
---------- Begin Simulation Statistics ----------
final_tick                                 1092840800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 185726                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407876                       # Number of bytes of host memory used
host_op_rate                                   323276                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.12                       # Real time elapsed on the host
host_tick_rate                               98302114                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2064729                       # Number of instructions simulated
sim_ops                                       3593908                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001093                       # Number of seconds simulated
sim_ticks                                  1092840800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               435728                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24359                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            461804                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             238243                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          435728                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197485                       # Number of indirect misses.
system.cpu.branchPred.lookups                  487705                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11253                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12378                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2368140                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1931864                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24448                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     344985                       # Number of branches committed
system.cpu.commit.bw_lim_events                596390                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          881970                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2064729                       # Number of instructions committed
system.cpu.commit.committedOps                3593908                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2328143                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.543680                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723961                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1152643     49.51%     49.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       178930      7.69%     57.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       171122      7.35%     64.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       229058      9.84%     74.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       596390     25.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2328143                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      76025                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9404                       # Number of function calls committed.
system.cpu.commit.int_insts                   3537137                       # Number of committed integer instructions.
system.cpu.commit.loads                        492403                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20699      0.58%      0.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2825494     78.62%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1350      0.04%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38180      1.06%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2964      0.08%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6274      0.17%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11601      0.32%     80.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12518      0.35%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7239      0.20%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1242      0.03%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          472817     13.16%     94.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         160429      4.46%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19586      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12267      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3593908                       # Class of committed instruction
system.cpu.commit.refs                         665099                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2064729                       # Number of Instructions Simulated
system.cpu.committedOps                       3593908                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.323226                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.323226                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8233                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33820                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49407                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4453                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1019614                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4692487                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   296396                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1139035                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24508                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89036                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      575011                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1997                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      192176                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           165                       # TLB misses on write requests
system.cpu.fetch.Branches                      487705                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    241161                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2210762                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4648                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2830836                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  131                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           652                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49016                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178509                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             332529                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             249496                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.036138                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2568589                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.934074                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930556                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1222196     47.58%     47.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73790      2.87%     50.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    60254      2.35%     52.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    75854      2.95%     55.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1136495     44.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2568589                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    125089                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    68812                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    216771600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    216771600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    216771600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    216771600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    216771200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    216771200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8728400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8728400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       585600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       585600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       584800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       584800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4520800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4675600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4877200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4708800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     78171600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     78142400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     78180000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     78189200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1651892000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          163514                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28915                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   374877                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.508705                       # Inst execution rate
system.cpu.iew.exec_refs                       768801                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     192165                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  692529                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                607183                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                963                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               560                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               202299                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4475843                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                576636                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34743                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4121938                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3362                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7471                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24508                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 13707                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           615                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39602                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          234                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       114778                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29602                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             73                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20760                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8155                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5774941                       # num instructions consuming a value
system.cpu.iew.wb_count                       4099934                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567032                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3274578                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.500651                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4106826                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6387276                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3541418                       # number of integer regfile writes
system.cpu.ipc                               0.755729                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.755729                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26951      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3251574     78.23%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1384      0.03%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42258      1.02%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4558      0.11%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1294      0.03%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6965      0.17%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15392      0.37%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14459      0.35%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7856      0.19%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2284      0.05%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               561021     13.50%     94.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              181183      4.36%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25908      0.62%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13598      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4156685                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   93560                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              188463                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        89982                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             137585                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4036174                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10711557                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4009952                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5220253                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4474692                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4156685                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1151                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          881924                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18065                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            391                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1314794                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2568589                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.618276                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669642                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1164452     45.33%     45.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              173342      6.75%     52.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              299962     11.68%     63.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              339913     13.23%     76.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              590920     23.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2568589                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.521423                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      241269                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           361                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              7791                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2316                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               607183                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              202299                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1553055                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          2732103                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  837451                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4922372                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               54                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46629                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   346847                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14290                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4552                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12065549                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4617326                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6312655                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1169087                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  71718                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24508                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                170114                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1390257                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            162948                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7330865                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20582                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                904                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    207669                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            959                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6207631                       # The number of ROB reads
system.cpu.rob.rob_writes                     9193115                       # The number of ROB writes
system.cpu.timesIdled                            1637                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18586                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          440                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38452                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              440                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          664                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            664                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               92                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9435                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22995                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1092840800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12234                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1350                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8085                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1326                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1326                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12234                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       954240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       954240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  954240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13560                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13560    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13560                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11383049                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29452051                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1092840800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17777                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4125                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23984                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                933                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2089                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2089                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17777                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8466                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49847                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58313                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       186048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1262592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1448640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10463                       # Total snoops (count)
system.l2bus.snoopTraffic                       86784                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30324                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015005                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121573                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29869     98.50%     98.50% # Request fanout histogram
system.l2bus.snoop_fanout::1                      455      1.50%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30324                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20349598                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19055782                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3490800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1092840800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1092840800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       237537                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           237537                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       237537                       # number of overall hits
system.cpu.icache.overall_hits::total          237537                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3623                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3623                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3623                       # number of overall misses
system.cpu.icache.overall_misses::total          3623                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    179012000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    179012000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    179012000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    179012000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       241160                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       241160                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       241160                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       241160                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015023                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015023                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015023                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015023                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49409.881314                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49409.881314                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49409.881314                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49409.881314                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           71                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          714                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          714                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          714                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          714                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2909                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2909                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2909                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2909                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143448000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143448000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143448000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143448000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49311.790993                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49311.790993                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49311.790993                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49311.790993                       # average overall mshr miss latency
system.cpu.icache.replacements                   2652                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       237537                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          237537                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3623                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3623                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    179012000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    179012000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       241160                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       241160                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49409.881314                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49409.881314                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          714                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          714                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2909                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2909                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143448000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143448000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49311.790993                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49311.790993                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1092840800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1092840800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.483818                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              232118                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2653                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.492650                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.483818                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990171                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990171                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            485229                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           485229                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1092840800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1092840800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1092840800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       672475                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           672475                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       672475                       # number of overall hits
system.cpu.dcache.overall_hits::total          672475                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34555                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34555                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34555                       # number of overall misses
system.cpu.dcache.overall_misses::total         34555                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1662800800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1662800800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1662800800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1662800800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       707030                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       707030                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       707030                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       707030                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048873                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048873                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048873                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048873                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48120.410939                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48120.410939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48120.410939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48120.410939                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28574                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          155                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               771                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.060960                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    77.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1778                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2773                       # number of writebacks
system.cpu.dcache.writebacks::total              2773                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21999                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21999                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21999                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21999                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12556                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12556                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12556                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4402                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16958                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    573820400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    573820400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    573820400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    252392856                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    826213256                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017759                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017759                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017759                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023985                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45700.892004                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45700.892004                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45700.892004                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57335.950931                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48721.149664                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15933                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       501900                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          501900                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32426                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32426                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1558883600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1558883600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       534326                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       534326                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060686                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060686                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48075.112564                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48075.112564                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21959                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21959                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10467                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10467                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    472973600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    472973600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45187.121429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45187.121429                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       170575                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         170575                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2129                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2129                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103917200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103917200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       172704                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       172704                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48810.333490                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48810.333490                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2089                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2089                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100846800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100846800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48275.155577                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48275.155577                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4402                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4402                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    252392856                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    252392856                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57335.950931                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57335.950931                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1092840800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1092840800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.733873                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633409                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15933                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.754535                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   736.851829                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   240.882044                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.719582                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.235236                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954818                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          224                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          800                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          480                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.218750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1431017                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1431017                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1092840800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             941                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4965                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          916                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6822                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            941                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4965                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          916                       # number of overall hits
system.l2cache.overall_hits::total               6822                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1964                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7588                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3486                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13038                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1964                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7588                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3486                       # number of overall misses
system.l2cache.overall_misses::total            13038                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132023200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    516735600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    242274751                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    891033551                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132023200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    516735600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    242274751                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    891033551                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2905                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12553                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4402                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19860                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2905                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12553                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4402                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19860                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.676076                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.604477                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.791913                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656495                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.676076                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.604477                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.791913                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656495                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67221.588595                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68099.051133                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69499.354848                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68341.275579                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67221.588595                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68099.051133                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69499.354848                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68341.275579                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1350                       # number of writebacks
system.l2cache.writebacks::total                 1350                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           18                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             30                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           18                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            30                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1964                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7576                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3468                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13008                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1964                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7576                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3468                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          552                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13560                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116311200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    455744800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    213952369                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    786008369                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116311200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    455744800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    213952369                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32853889                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    818862258                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.676076                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603521                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.787824                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654985                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.676076                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603521                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.787824                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.682779                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59221.588595                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60156.388596                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61693.301326                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60424.997617                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59221.588595                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60156.388596                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61693.301326                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59517.914855                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60388.072124                       # average overall mshr miss latency
system.l2cache.replacements                      9524                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2775                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2775                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2775                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2775                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          351                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          351                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          552                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          552                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32853889                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32853889                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59517.914855                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59517.914855                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          758                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              758                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1331                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1331                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     91969600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     91969600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2089                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2089                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.637147                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.637147                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69098.121713                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69098.121713                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1326                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1326                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81205600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81205600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.634753                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.634753                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61241.025641                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61241.025641                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          941                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4207                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          916                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6064                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1964                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6257                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3486                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11707                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132023200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    424766000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    242274751                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    799063951                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2905                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10464                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4402                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17771                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.676076                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.597955                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.791913                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.658770                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67221.588595                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67886.527090                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69499.354848                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68255.227727                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1964                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6250                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3468                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11682                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116311200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374539200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    213952369                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    704802769                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.676076                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.597286                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.787824                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.657363                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59221.588595                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59926.272000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61693.301326                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60332.371940                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1092840800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1092840800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3714.545191                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25943                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9524                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.723961                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.498191                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   284.836798                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2365.678794                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   909.369109                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   141.162299                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003295                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.069540                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.577558                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.222014                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034463                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.906871                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1188                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2908                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          126                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1056                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          964                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1840                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.290039                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.709961                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               321116                       # Number of tag accesses
system.l2cache.tags.data_accesses              321116                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1092840800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125696                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          484864                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       221952                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              867840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125696                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125696                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86400                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86400                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1964                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7576                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3468                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          552                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13560                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1350                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1350                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          115017668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          443673040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    203096370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32326758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              794113836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     115017668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         115017668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        79060006                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              79060006                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        79060006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         115017668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         443673040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    203096370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32326758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             873173842                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1097526800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               53225521                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407876                       # Number of bytes of host memory used
host_op_rate                                 92555979                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.04                       # Real time elapsed on the host
host_tick_rate                              120374264                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2068170                       # Number of instructions simulated
sim_ops                                       3601744                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000005                       # Number of seconds simulated
sim_ticks                                     4686000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1554                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               195                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1493                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                477                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1554                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1077                       # Number of indirect misses.
system.cpu.branchPred.lookups                    1666                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      68                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          152                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      5916                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     3017                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               195                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        819                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1163                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            4596                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 3441                       # Number of instructions committed
system.cpu.commit.committedOps                   7836                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         7878                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.994669                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.494936                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         4929     62.57%     62.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          793     10.07%     72.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          588      7.46%     80.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          405      5.14%     85.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1163     14.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         7878                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        659                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   45                       # Number of function calls committed.
system.cpu.commit.int_insts                      7343                       # Number of committed integer instructions.
system.cpu.commit.loads                          1149                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          238      3.04%      3.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             5396     68.86%     71.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               60      0.77%     72.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.37%     73.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.61%     73.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     73.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              44      0.56%     74.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.83%     75.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              88      1.12%     76.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             44      0.56%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            35      0.45%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             955     12.19%     89.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            532      6.79%     96.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          194      2.48%     98.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          108      1.38%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              7836                       # Class of committed instruction
system.cpu.commit.refs                           1789                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        3441                       # Number of Instructions Simulated
system.cpu.committedOps                          7836                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.404534                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.404534                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            7                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           12                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           24                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  3685                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  14179                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1611                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      3360                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    195                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   346                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1579                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            14                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         788                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        1666                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       936                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          7087                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    56                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                           7436                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     390                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.142211                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1915                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                545                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.634742                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples               9197                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.735783                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.915856                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     4856     52.80%     52.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      215      2.34%     55.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      259      2.82%     57.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      237      2.58%     60.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3630     39.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 9197                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1231                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      743                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)       505600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)       505200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)       505200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)       505200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)       505600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)       505600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        15200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        14800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        12400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        12400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        46800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        46400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        45600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        45200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       244400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       245600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       246000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       246000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        4276800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  244                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1013                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.917371                       # Inst execution rate
system.cpu.iew.exec_refs                         2360                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        788                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2389                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  1763                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                16                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  871                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               12433                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1572                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               299                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 10747                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    195                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    15                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               62                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          614                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          232                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          202                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             42                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     12165                       # num instructions consuming a value
system.cpu.iew.wb_count                         10587                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.601644                       # average fanout of values written-back
system.cpu.iew.wb_producers                      7319                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.903713                       # insts written-back per cycle
system.cpu.iew.wb_sent                          10636                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    15311                       # number of integer regfile reads
system.cpu.int_regfile_writes                    8066                       # number of integer regfile writes
system.cpu.ipc                               0.293726                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.293726                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               354      3.21%      3.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  7582     68.65%     71.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     71.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    75      0.68%     72.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  63      0.57%     73.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  58      0.53%     73.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   61      0.55%     74.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  127      1.15%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  134      1.21%     76.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  58      0.53%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 80      0.72%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1297     11.74%     89.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 698      6.32%     95.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             341      3.09%     98.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            117      1.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  11045                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1045                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2108                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          958                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1861                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                   9646                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              29284                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses         9629                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             15168                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      12401                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     11045                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  32                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            4596                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               104                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         5696                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples          9197                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.200935                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.570881                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                5219     56.75%     56.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 808      8.79%     65.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 765      8.32%     73.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 913      9.93%     83.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1492     16.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            9197                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.942808                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         936                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                25                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               20                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 1763                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 871                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    4222                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                            11715                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2788                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                  8776                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     53                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     1802                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     52                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    15                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 34854                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  13601                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               15355                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      3484                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    212                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    195                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   408                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     6580                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              2000                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            19672                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            520                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       627                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        19147                       # The number of ROB reads
system.cpu.rob.rob_writes                       26190                       # The number of ROB writes
system.cpu.timesIdled                              26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           97                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            194                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                5                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           54                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           108                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      4686000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 51                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               53                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 3                       # Transaction distribution
system.membus.trans_dist::ReadExResp                3                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            51                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                54                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      54    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  54                       # Request fanout histogram
system.membus.reqLayer2.occupancy               44800                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             115400                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      4686000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  93                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            14                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               139                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  4                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 4                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             93                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          153                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          138                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     291                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     7040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                56                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                153                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.032680                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.178381                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      148     96.73%     96.73% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      3.27%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  153                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               55200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                88398                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               61200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         4686000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      4686000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          870                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              870                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          870                       # number of overall hits
system.cpu.icache.overall_hits::total             870                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           66                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             66                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           66                       # number of overall misses
system.cpu.icache.overall_misses::total            66                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2720800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2720800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2720800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2720800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          936                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          936                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          936                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          936                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.070513                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.070513                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.070513                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.070513                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41224.242424                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41224.242424                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41224.242424                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41224.242424                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           51                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2189200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2189200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2189200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2189200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.054487                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.054487                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.054487                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.054487                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42925.490196                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42925.490196                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42925.490196                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42925.490196                       # average overall mshr miss latency
system.cpu.icache.replacements                     51                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          870                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             870                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           66                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            66                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2720800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2720800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          936                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          936                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.070513                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.070513                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41224.242424                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41224.242424                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2189200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2189200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.054487                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.054487                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42925.490196                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42925.490196                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      4686000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      4686000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 633                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                51                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.411765                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              1923                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             1923                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      4686000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      4686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      4686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2048                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2048                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2048                       # number of overall hits
system.cpu.dcache.overall_hits::total            2048                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          106                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            106                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          106                       # number of overall misses
system.cpu.dcache.overall_misses::total           106                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      4247200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4247200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      4247200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4247200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2154                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2154                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2154                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2154                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049211                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049211                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049211                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049211                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40067.924528                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40067.924528                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40067.924528                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40067.924528                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 5                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           13                       # number of writebacks
system.cpu.dcache.writebacks::total                13                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           61                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           61                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           45                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           45                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            1                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1834800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1834800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1834800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1844398                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020891                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020891                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020891                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021356                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40773.333333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40773.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40773.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40095.608696                       # average overall mshr miss latency
system.cpu.dcache.replacements                     46                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1412                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1412                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          102                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           102                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4036400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4036400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1514                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1514                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.067371                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.067371                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39572.549020                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39572.549020                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           61                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           41                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1627200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1627200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027081                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027081                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39687.804878                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39687.804878                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          636                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            636                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            4                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       210800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       210800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          640                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          640                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006250                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006250                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        52700                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        52700                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       207600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       207600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006250                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006250                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        51900                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        51900                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            1                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total         9598                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9598                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      4686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      4686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2099                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                46                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.630435                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   804.928811                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   219.071189                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.786063                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.213937                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          212                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          812                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          466                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          264                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.207031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              4354                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             4354                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      4686000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              21                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              21                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            1                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  43                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             21                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             21                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            1                       # number of overall hits
system.l2cache.overall_hits::total                 43                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            30                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            24                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                54                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           30                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           24                       # number of overall misses
system.l2cache.overall_misses::total               54                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1951200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1604000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3555200                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1951200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1604000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3555200                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           51                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           45                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              97                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           51                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           45                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            1                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             97                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.588235                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.533333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.556701                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.588235                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.533333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.556701                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        65040                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66833.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65837.037037                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        65040                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66833.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65837.037037                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              1                       # number of writebacks
system.l2cache.writebacks::total                    1                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           30                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           24                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           30                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           24                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1711200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1412000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3123200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1711200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1412000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3123200                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.588235                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.533333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.556701                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.588235                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.533333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.556701                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        57040                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58833.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57837.037037                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        57040                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58833.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57837.037037                       # average overall mshr miss latency
system.l2cache.replacements                        56                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            3                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              3                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       194400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       194400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.750000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        64800                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        64800                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            3                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            3                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       170400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       170400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.750000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        56800                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        56800                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           21                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           20                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           42                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           30                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           21                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           51                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1951200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1409600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3360800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           51                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           41                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           93                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.588235                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.512195                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.548387                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        65040                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67123.809524                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65898.039216                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           30                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           21                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           51                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1711200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1241600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2952800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.588235                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.512195                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.548387                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        57040                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59123.809524                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57898.039216                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      4686000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      4686000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    176                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   56                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.142857                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.878873                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1057.070169                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1822.354587                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1047.696370                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          130                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009492                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.258074                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.444911                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.255785                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031738                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1169                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2927                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          120                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1043                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          931                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1860                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.285400                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.714600                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1608                       # Number of tag accesses
system.l2cache.tags.data_accesses                1608                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      4686000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1920                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               30                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               24                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   54                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          409731114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          327784891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              737516005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     409731114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         409731114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        13657704                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              13657704                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        13657704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         409731114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         327784891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             751173709                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1124273200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                9164586                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412996                       # Number of bytes of host memory used
host_op_rate                                 15978124                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.23                       # Real time elapsed on the host
host_tick_rate                              117382454                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2087495                       # Number of instructions simulated
sim_ops                                       3640482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000027                       # Number of seconds simulated
sim_ticks                                    26746400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 6805                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               921                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              6401                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2095                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6805                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4710                       # Number of indirect misses.
system.cpu.branchPred.lookups                    7336                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     354                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          771                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     24864                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    16741                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               944                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       3789                       # Number of branches committed
system.cpu.commit.bw_lim_events                  5839                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           18216                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                19325                       # Number of instructions committed
system.cpu.commit.committedOps                  38738                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        40292                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.961432                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.499316                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26251     65.15%     65.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3347      8.31%     73.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2530      6.28%     79.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2325      5.77%     85.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5839     14.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        40292                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2688                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  215                       # Number of function calls committed.
system.cpu.commit.int_insts                     37650                       # Number of committed integer instructions.
system.cpu.commit.loads                          5842                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          279      0.72%      0.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            28022     72.34%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.03%     73.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.59%     73.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            139      0.36%     74.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.58%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.28%     74.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             190      0.49%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             288      0.74%     76.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            236      0.61%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            81      0.21%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5008     12.93%     89.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2535      6.54%     96.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          834      2.15%     98.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          556      1.44%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             38738                       # Class of committed instruction
system.cpu.commit.refs                           8933                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       19325                       # Number of Instructions Simulated
system.cpu.committedOps                         38738                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.460078                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.460078                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           88                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          208                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          374                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            58                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 17021                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  63992                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    10823                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     15489                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    950                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1279                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        7541                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            85                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3733                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        7336                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4011                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         32115                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   346                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          34912                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           144                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1900                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.109712                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12321                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2449                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.522119                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              45562                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.543062                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.889475                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26486     58.13%     58.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      979      2.15%     60.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1023      2.25%     62.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1016      2.23%     64.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    16058     35.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                45562                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3498                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2150                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2488800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2489200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2489200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2489200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2488800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2488800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        54400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        54400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        42400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        42800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        42800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        42400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       115200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       114800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       115600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       117600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1160000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1162400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1172400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1169600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       20340800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           21304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1139                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4578                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.748706                       # Inst execution rate
system.cpu.iew.exec_refs                        11245                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3724                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10579                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8391                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                196                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                34                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4182                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               56943                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7521                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1373                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 50063                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     33                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    28                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    950                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    91                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              348                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2551                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1091                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1002                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            137                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     57679                       # num instructions consuming a value
system.cpu.iew.wb_count                         49405                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.607465                       # average fanout of values written-back
system.cpu.iew.wb_producers                     35038                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.738866                       # insts written-back per cycle
system.cpu.iew.wb_sent                          49680                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    72353                       # number of integer regfile reads
system.cpu.int_regfile_writes                   39173                       # number of integer regfile writes
system.cpu.ipc                               0.289011                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.289011                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               584      1.14%      1.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 37332     72.58%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   12      0.02%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   260      0.51%     74.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 190      0.37%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.46%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  130      0.25%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  284      0.55%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  358      0.70%     76.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 256      0.50%     77.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                130      0.25%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6728     13.08%     90.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3263      6.34%     96.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1070      2.08%     98.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            600      1.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  51433                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3294                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                6623                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3145                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               4670                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  47555                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             142142                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        46260                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             70495                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      56650                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     51433                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 293                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           18216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               334                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            165                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        23426                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         45562                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.128857                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.556205                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27288     59.89%     59.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3400      7.46%     67.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3628      7.96%     75.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4207      9.23%     84.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7039     15.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           45562                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.769195                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4037                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            58                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               138                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              189                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8391                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4182                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   21503                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            66866                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   12030                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 46291                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    477                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    11713                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    410                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   193                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                155796                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  61582                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               72314                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     15798                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1302                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    950                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2445                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    26048                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              4651                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            90898                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2626                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                147                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2472                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            161                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        91407                       # The number of ROB reads
system.cpu.rob.rob_writes                      119214                       # The number of ROB writes
system.cpu.timesIdled                             264                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          720                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           46                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1439                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               46                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          368                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           762                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     26746400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                388                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           20                       # Transaction distribution
system.membus.trans_dist::CleanEvict              348                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           388                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        26496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        26496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   26496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               394                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     394    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 394                       # Request fanout histogram
system.membus.reqLayer2.occupancy              337248                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy             855552                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     26746400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 710                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            94                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1029                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  9                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 9                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            711                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1315                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          843                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2158                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        22720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    50752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               407                       # Total snoops (count)
system.l2bus.snoopTraffic                        1280                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1127                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.042591                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.202023                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1079     95.74%     95.74% # Request fanout histogram
system.l2bus.snoop_fanout::1                       48      4.26%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1127                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              337599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               655537                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              525600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        26746400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     26746400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3471                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3471                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3471                       # number of overall hits
system.cpu.icache.overall_hits::total            3471                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          540                       # number of overall misses
system.cpu.icache.overall_misses::total           540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     22748000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22748000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     22748000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22748000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4011                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4011                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4011                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4011                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.134630                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.134630                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.134630                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.134630                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42125.925926                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42125.925926                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42125.925926                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42125.925926                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          101                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          101                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          439                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          439                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          439                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          439                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     17524800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     17524800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     17524800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     17524800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.109449                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.109449                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.109449                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.109449                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39919.817768                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39919.817768                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39919.817768                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39919.817768                       # average overall mshr miss latency
system.cpu.icache.replacements                    438                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3471                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3471                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     22748000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22748000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4011                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4011                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.134630                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.134630                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42125.925926                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42125.925926                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          101                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          439                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          439                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     17524800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     17524800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.109449                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.109449                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39919.817768                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39919.817768                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     26746400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     26746400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               12525                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               694                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.047550                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8460                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8460                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     26746400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     26746400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     26746400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9795                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9795                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9795                       # number of overall hits
system.cpu.dcache.overall_hits::total            9795                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          461                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            461                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          461                       # number of overall misses
system.cpu.dcache.overall_misses::total           461                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19974400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19974400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19974400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19974400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10256                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10256                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10256                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10256                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.044949                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044949                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.044949                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.044949                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43328.416486                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43328.416486                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43328.416486                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43328.416486                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           28                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                25                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           74                       # number of writebacks
system.cpu.dcache.writebacks::total                74                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          244                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          244                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          217                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          217                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          217                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           64                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          281                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      8926400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8926400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8926400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3525135                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12451535                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021158                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021158                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021158                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027399                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41135.483871                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41135.483871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41135.483871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55080.234375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44311.512456                       # average overall mshr miss latency
system.cpu.dcache.replacements                    281                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6707                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6707                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          452                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           452                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19553200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19553200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7159                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7159                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.063137                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063137                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43259.292035                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43259.292035                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          244                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          244                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          208                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          208                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8512400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8512400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029054                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029054                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        40925                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        40925                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3088                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3088                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            9                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       421200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       421200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002906                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002906                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        46800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        46800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       414000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       414000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002906                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002906                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        46000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        46000                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           64                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           64                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3525135                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3525135                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55080.234375                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55080.234375                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     26746400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     26746400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               66095                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1305                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.647510                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   826.301858                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   197.698142                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.806935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.193065                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          185                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          839                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          477                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          274                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.180664                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.819336                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             20793                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            20793                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     26746400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             212                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             101                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           14                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 327                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            212                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            101                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           14                       # number of overall hits
system.l2cache.overall_hits::total                327                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           227                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           116                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           50                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               393                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          227                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          116                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           50                       # number of overall misses
system.l2cache.overall_misses::total              393                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15214000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      7813200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3370749                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     26397949                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15214000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      7813200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3370749                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     26397949                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          439                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          217                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           64                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             720                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          439                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          217                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           64                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            720                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.517084                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.534562                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.781250                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.545833                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.517084                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.534562                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.781250                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.545833                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67022.026432                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67355.172414                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67414.980000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67170.353690                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67022.026432                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67355.172414                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67414.980000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67170.353690                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             20                       # number of writebacks
system.l2cache.writebacks::total                   20                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          227                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          116                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           50                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          393                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          227                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          116                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           50                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     13406000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      6885200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2970749                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     23261949                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     13406000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      6885200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2970749                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       123197                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     23385146                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.517084                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.534562                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.781250                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.545833                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.517084                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.534562                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.781250                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.548611                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59057.268722                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59355.172414                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59414.980000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59190.709924                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59057.268722                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59355.172414                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59414.980000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 61598.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59202.901266                       # average overall mshr miss latency
system.l2cache.replacements                       404                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           74                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           74                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           74                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           74                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       123197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       123197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 61598.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 61598.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       378000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       378000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.666667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        63000                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        63000                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       330000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       330000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        55000                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        55000                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          212                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           98                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          324                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          227                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          110                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           50                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          387                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15214000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7435200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3370749                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     26019949                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          439                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          208                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           64                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          711                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.517084                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.528846                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.781250                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.544304                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67022.026432                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67592.727273                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67414.980000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67235.010336                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          227                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          110                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           50                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          387                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     13406000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6555200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2970749                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22931949                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.517084                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.528846                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.781250                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.544304                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59057.268722                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59592.727273                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59414.980000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59255.682171                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     26746400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     26746400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14109                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4500                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.135333                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    42.622319                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1145.851767                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1778.836432                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1003.503019                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   125.186462                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010406                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.279749                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.434286                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.244996                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030563                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1078                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3018                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          934                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          980                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1822                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.263184                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.736816                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                11908                       # Number of tag accesses
system.l2cache.tags.data_accesses               11908                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     26746400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           14464                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               25216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        14464                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          14464                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1280                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1280                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              226                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              116                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           50                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  394                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            20                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  20                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          540783059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          277570066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    119642270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      4785691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              942781085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     540783059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         540783059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        47856908                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              47856908                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        47856908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         540783059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         277570066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    119642270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      4785691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             990637992                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
