<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32650 Peripheral Driver API: pwrseq_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32650 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32650</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('pwrseq__regs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">pwrseq_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="pwrseq__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. (now owned by </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Analog Devices, Inc.),</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Copyright (C) 2023-2024 Analog Devices, Inc.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * limitations under the License.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32650_INCLUDE_PWRSEQ_REGS_H_</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32650_INCLUDE_PWRSEQ_REGS_H_</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a5f3ab705a4a67b17dcc04560cef193f3">   77</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a5f3ab705a4a67b17dcc04560cef193f3">ctrl</a>;                 </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#abea32a1e9ec07f641fb8145a3c32f19e">   78</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#abea32a1e9ec07f641fb8145a3c32f19e">gpio0_wk_fl</a>;          </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a2d7d52f47995af19d75e000fc03bb18e">   79</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a2d7d52f47995af19d75e000fc03bb18e">gpio0_wk_en</a>;          </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a0bcfce5e9faadbacdf4f040b500813d2">   80</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a0bcfce5e9faadbacdf4f040b500813d2">gpio1_wk_fl</a>;          </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#adf281f72bccd3f9dc62c40176bdbfd8e">   81</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#adf281f72bccd3f9dc62c40176bdbfd8e">gpio1_wk_en</a>;          </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#adef1f10f4fc52806da38973427966adf">   82</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#adef1f10f4fc52806da38973427966adf">gpio2_wk_fl</a>;          </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a294b7cec0d76150399511a7ae535a950">   83</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a294b7cec0d76150399511a7ae535a950">gpio2_wk_en</a>;          </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a4cea0d2b10adf307430c9095bccb1e62">   84</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a4cea0d2b10adf307430c9095bccb1e62">gpio3_wk_fl</a>;          </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#adb7f81a42a555076e349f8a24b91d49d">   85</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#adb7f81a42a555076e349f8a24b91d49d">gpio3_wk_en</a>;          </div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    __R  uint32_t rsv_0x24_0x2f[3];</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a76531dd5a518c4730a2e0116bb1f440a">   87</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a76531dd5a518c4730a2e0116bb1f440a">usb_wk_fl</a>;            </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#ab69b13487959af6f245c985a07c8b194">   88</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#ab69b13487959af6f245c985a07c8b194">usb_wk_en</a>;            </div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    __R  uint32_t rsv_0x38_0x3f[2];</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a63d3c2f7f5ee0bd3f628a8a8fec91f5b">   90</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a63d3c2f7f5ee0bd3f628a8a8fec91f5b">mem_pwr</a>;              </div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;} <a class="code" href="group__pwrseq__registers.html#structmxc__pwrseq__regs__t">mxc_pwrseq_regs_t</a>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* Register offsets for module PWRSEQ */</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gae8df9f3877900a05ff587bd006b13a4f">  100</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_CTRL                  ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga2ff11f63ad84e389b19496be7af32658">  101</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_GPIO0_WK_FL           ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga171b5114636f686d63665189de830554">  102</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_GPIO0_WK_EN           ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga9954c11581da454c1479d30b32d6be96">  103</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_GPIO1_WK_FL           ((uint32_t)0x0000000CUL) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gab3b5b1f133c546ce9cee56b3b517a05c">  104</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_GPIO1_WK_EN           ((uint32_t)0x00000010UL) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga148c3cc53914e6d5c585380d99b76688">  105</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_GPIO2_WK_FL           ((uint32_t)0x00000014UL) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gaf669cd1300b8f89212db9683a05f4efa">  106</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_GPIO2_WK_EN           ((uint32_t)0x00000018UL) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gae19eeb27c4ad1243f6c89afcd87c1d3f">  107</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_GPIO3_WK_FL           ((uint32_t)0x0000001CUL) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga732f8bfc121aacf12697d56165b0a099">  108</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_GPIO3_WK_EN           ((uint32_t)0x00000020UL) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga0af0004e822a1571158e94af078c179f">  109</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_USB_WK_FL             ((uint32_t)0x00000030UL) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga814547a64ee899d5b46e58ed8b108013">  110</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_USB_WK_EN             ((uint32_t)0x00000034UL) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga9dd58f53bee6b2a20ad96d066a796511">  111</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_MEM_PWR               ((uint32_t)0x00000040UL) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gabdece291b6dc509cf18578c69364d400">  120</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_RAMRET_POS                   0 </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga256ed1008cc96c7eafce5e587e258d27">  121</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_RAMRET                       ((uint32_t)(0x3UL &lt;&lt; MXC_F_PWRSEQ_CTRL_RAMRET_POS)) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gadb9ecf79f0a33a8dfece5dae336fdbf1">  122</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_RAMRET_DIS                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga058958db3c2dfbf3fa28eae2fcfee9e9">  123</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_RAMRET_DIS                   (MXC_V_PWRSEQ_CTRL_RAMRET_DIS &lt;&lt; MXC_F_PWRSEQ_CTRL_RAMRET_POS) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gacd733e424d866e9a6010b41ec765cd17">  124</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_RAMRET_EN1                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga5656dcca0c03be0ca1d56c8d684b8032">  125</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_RAMRET_EN1                   (MXC_V_PWRSEQ_CTRL_RAMRET_EN1 &lt;&lt; MXC_F_PWRSEQ_CTRL_RAMRET_POS) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gaa416074ee508e4f410e42a628b15e437">  126</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_RAMRET_EN2                   ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gaaaec2edb40774a1dc70ce1bf6d7c07d6">  127</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_RAMRET_EN2                   (MXC_V_PWRSEQ_CTRL_RAMRET_EN2 &lt;&lt; MXC_F_PWRSEQ_CTRL_RAMRET_POS) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gaa0845a199df4d4db8566aa88e40088ba">  128</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_RAMRET_EN3                   ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gaa4056160ccd2e97e507fe50308f42e40">  129</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_RAMRET_EN3                   (MXC_V_PWRSEQ_CTRL_RAMRET_EN3 &lt;&lt; MXC_F_PWRSEQ_CTRL_RAMRET_POS) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga23c346b390e2e10e257970e01a4e2a6f">  131</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_RREGEN_POS                   8 </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga080691ef9295e61f6fb575232f0b912a">  132</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_RREGEN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_CTRL_RREGEN_POS)) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga38a2062b6aaa3779d687d3ab875e4667">  133</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_RREGEN_DIS                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga50f907d80bea0af52eb6870a8b4aeb0a">  134</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_RREGEN_DIS                   (MXC_V_PWRSEQ_CTRL_RREGEN_DIS &lt;&lt; MXC_F_PWRSEQ_CTRL_RREGEN_POS) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gabfe77677ff42d45ea6eef25c8a92c053">  135</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_RREGEN_EN                    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gadccb12a6dd81a480b5b64ea223c8b360">  136</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_RREGEN_EN                    (MXC_V_PWRSEQ_CTRL_RREGEN_EN &lt;&lt; MXC_F_PWRSEQ_CTRL_RREGEN_POS) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gaa5b12162a351b956801c187f1fae7d2a">  138</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_BKGRND_POS                   9 </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gaefdb7273d211046dce601a7a907a8304">  139</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_BKGRND                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_CTRL_BKGRND_POS)) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga101a9c7e48d904e350beb6cbd1d30d9f">  140</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_BKGRND_DIS                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gaa34599315c68b2ace0db4e31a94b59d2">  141</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_BKGRND_DIS                   (MXC_V_PWRSEQ_CTRL_BKGRND_DIS &lt;&lt; MXC_F_PWRSEQ_CTRL_BKGRND_POS) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga34bb388f204202377a602845b3328a86">  142</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_BKGRND_EN                    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gad88a733a7d5f6a3dfe46cef7fc94346e">  143</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_BKGRND_EN                    (MXC_V_PWRSEQ_CTRL_BKGRND_EN &lt;&lt; MXC_F_PWRSEQ_CTRL_BKGRND_POS) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gaafbb9a3c9ed720bce251008ab1c2a0b9">  145</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_FWKM_POS                     10 </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gac5b8eef992a1e054756b1ca2580ad48f">  146</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_FWKM                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_CTRL_FWKM_POS)) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gae585c7357ba188723498ee9225f2b407">  147</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_FWKM_DIS                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga9df01346ea47af266088c24cd17823e0">  148</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_FWKM_DIS                     (MXC_V_PWRSEQ_CTRL_FWKM_DIS &lt;&lt; MXC_F_PWRSEQ_CTRL_FWKM_POS) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga7bfb7505f2a5f532aa37925895fc178e">  149</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_FWKM_EN                      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga9f4d84a9c505422f8f945273b918c789">  150</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_FWKM_EN                      (MXC_V_PWRSEQ_CTRL_FWKM_EN &lt;&lt; MXC_F_PWRSEQ_CTRL_FWKM_POS) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gae35977f5fdbd5106ee8b28665dde43eb">  152</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_BGOFF_POS                    11 </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga5def83f1d8c79ba9273bdfd22226d9f1">  153</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_BGOFF                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_CTRL_BGOFF_POS)) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gade5595b50042a78ab4dd5d66a873b96d">  154</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_BGOFF_ON                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga001f3a8bab828b073a1ebbc52e42c577">  155</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_BGOFF_ON                     (MXC_V_PWRSEQ_CTRL_BGOFF_ON &lt;&lt; MXC_F_PWRSEQ_CTRL_BGOFF_POS) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga5cf8aa0d4ecf0c6aab9e91c10b2e7ad7">  156</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_BGOFF_OFF                    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gac15b8b6582caf70fa394a663d3f31a48">  157</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_BGOFF_OFF                    (MXC_V_PWRSEQ_CTRL_BGOFF_OFF &lt;&lt; MXC_F_PWRSEQ_CTRL_BGOFF_POS) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga5c3db8818f4a3a86161a347e9191f5a9">  159</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_PORVCOREMD_POS               12 </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga50d1192285f5f65cff73c2a5a4ec9c33">  160</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_PORVCOREMD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_CTRL_PORVCOREMD_POS)) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga1256129333e628ec8515aad777579c07">  161</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_PORVCOREMD_EN                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga101f16ee6dfe4ec8f95e1248ec8f83a2">  162</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_PORVCOREMD_EN                (MXC_V_PWRSEQ_CTRL_PORVCOREMD_EN &lt;&lt; MXC_F_PWRSEQ_CTRL_PORVCOREMD_POS) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga8b73bcd432c57bfba616cb64be6dd5a2">  163</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_PORVCOREMD_DIS               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gad4a805cec7fed2a26dda9ee3302a3408">  164</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_PORVCOREMD_DIS               (MXC_V_PWRSEQ_CTRL_PORVCOREMD_DIS &lt;&lt; MXC_F_PWRSEQ_CTRL_PORVCOREMD_POS) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga7c5d65ef08c488248061d792774b2bb2">  166</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_VCOREMD_POS                  20 </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga28a79c0ce5838fd21f423c176b9258ce">  167</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_VCOREMD                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_CTRL_VCOREMD_POS)) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga2754531d3992117c0507899e4662427c">  168</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_VCOREMD_EN                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga11eca98d9cdf3d839bfc83b332723a2b">  169</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_VCOREMD_EN                   (MXC_V_PWRSEQ_CTRL_VCOREMD_EN &lt;&lt; MXC_F_PWRSEQ_CTRL_VCOREMD_POS) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gae199e3924e19e0d2adf6effbbcac4e6f">  170</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_VCOREMD_DIS                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga63960075ea4d1787653683c6ef9f3e45">  171</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_VCOREMD_DIS                  (MXC_V_PWRSEQ_CTRL_VCOREMD_DIS &lt;&lt; MXC_F_PWRSEQ_CTRL_VCOREMD_POS) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga7dc17c871c4a83b4fc5370b1426e44f0">  173</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_VRTCMD_POS                   21 </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga5dba9303653913955af0d94e9a8211ce">  174</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_VRTCMD                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_CTRL_VRTCMD_POS)) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga4ff4ae20be2da595db75ad0485e274c9">  175</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_VRTCMD_EN                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga49ec83cad0fc27dc7deb0c056a03d141">  176</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_VRTCMD_EN                    (MXC_V_PWRSEQ_CTRL_VRTCMD_EN &lt;&lt; MXC_F_PWRSEQ_CTRL_VRTCMD_POS) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gab57d2a2bbdf7991fc2a1aa9f6a7f2e00">  177</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_VRTCMD_DIS                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga6043bd00e90cfa46599cc8f7a7ae46bd">  178</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_VRTCMD_DIS                   (MXC_V_PWRSEQ_CTRL_VRTCMD_DIS &lt;&lt; MXC_F_PWRSEQ_CTRL_VRTCMD_POS) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga9e5f8c62107ab55bda562231efa9c3b2">  180</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_VDDAMD_POS                   22 </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gaf5749767af0f3fd6267c9c0a49045c4b">  181</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_VDDAMD                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_CTRL_VDDAMD_POS)) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga309f77b303178e04ba8018d8c23af84a">  182</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_VDDAMD_EN                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gaddf43b707b8bd04010572e3054c95ce7">  183</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_VDDAMD_EN                    (MXC_V_PWRSEQ_CTRL_VDDAMD_EN &lt;&lt; MXC_F_PWRSEQ_CTRL_VDDAMD_POS) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga9aacd97f90980f08d60d1143235cbe4d">  184</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_VDDAMD_DIS                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gaea3def895d7dea8b5a7519b3ceb66c10">  185</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_VDDAMD_DIS                   (MXC_V_PWRSEQ_CTRL_VDDAMD_DIS &lt;&lt; MXC_F_PWRSEQ_CTRL_VDDAMD_POS) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga608c0ee58f87c8d76e96838b67004bd2">  187</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_VDDIOMD_POS                  23 </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga374101d6cfac432b422df18491efc74a">  188</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_VDDIOMD                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_CTRL_VDDIOMD_POS)) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gaa67b3cf495bfb9246a53c0432237952a">  189</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_VDDIOMD_EN                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga6f82c60bfacd997723b10c9ec2f350c0">  190</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_VDDIOMD_EN                   (MXC_V_PWRSEQ_CTRL_VDDIOMD_EN &lt;&lt; MXC_F_PWRSEQ_CTRL_VDDIOMD_POS) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gaa3156b28a46b9e00a71c07a90e7d25b7">  191</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_VDDIOMD_DIS                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga73f22747e6e063da2870b56ee470d10c">  192</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_VDDIOMD_DIS                  (MXC_V_PWRSEQ_CTRL_VDDIOMD_DIS &lt;&lt; MXC_F_PWRSEQ_CTRL_VDDIOMD_POS) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga58de6be9874271fdeb4a964cb6c7d5a3">  194</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_VDDIOHMD_POS                 24 </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gac1fefe1a5196c651b84ac3c437ae9d82">  195</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_VDDIOHMD                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_CTRL_VDDIOHMD_POS)) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga7c2ec898f16f4988bfed058bf16112af">  196</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_VDDIOHMD_EN                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gadf1f4f5dca02c4cc7d4785770406e5cf">  197</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_VDDIOHMD_EN                  (MXC_V_PWRSEQ_CTRL_VDDIOHMD_EN &lt;&lt; MXC_F_PWRSEQ_CTRL_VDDIOHMD_POS) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga1e3b70cdc87b1e2fa662a5ee476a0b72">  198</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_VDDIOHMD_DIS                 ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga0894aaa3a4cc4b2b0d2e8a3b108d19e7">  199</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_VDDIOHMD_DIS                 (MXC_V_PWRSEQ_CTRL_VDDIOHMD_DIS &lt;&lt; MXC_F_PWRSEQ_CTRL_VDDIOHMD_POS) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga0772c0c3dcc26168010a34df149781f1">  201</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_PORVDDIOMD_POS               25 </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga77a865628a355cb98e1353d6102b4cb7">  202</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_PORVDDIOMD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_CTRL_PORVDDIOMD_POS)) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga23c0683b66131198f6f2447b3383ab13">  203</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_PORVDDIOMD_EN                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gaf3ab002f47fe0775477aeb1b65cd918d">  204</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_PORVDDIOMD_EN                (MXC_V_PWRSEQ_CTRL_PORVDDIOMD_EN &lt;&lt; MXC_F_PWRSEQ_CTRL_PORVDDIOMD_POS) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga53c66a42bf64b40471e1975b846cbeb5">  205</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_PORVDDIOMD_DIS               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga695c5cf036b0be3567784f1c8bd30d71">  206</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_PORVDDIOMD_DIS               (MXC_V_PWRSEQ_CTRL_PORVDDIOMD_DIS &lt;&lt; MXC_F_PWRSEQ_CTRL_PORVDDIOMD_POS) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga23fe37b0f0dedc9264d1fead92ac8850">  208</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_PORVDDIOHMD_POS              26 </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga07663dea340dcc7a2f64beeebc30f1e0">  209</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_PORVDDIOHMD                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_CTRL_PORVDDIOHMD_POS)) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gabd3f06ef0bb9aeff2d4165e67d968037">  210</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_PORVDDIOHMD_EN               ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga2a5601cc2b265f477951f2b0ef132e0d">  211</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_PORVDDIOHMD_EN               (MXC_V_PWRSEQ_CTRL_PORVDDIOHMD_EN &lt;&lt; MXC_F_PWRSEQ_CTRL_PORVDDIOHMD_POS) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gacbecbd60bcd0a9fc4f9824164f24c981">  212</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_PORVDDIOHMD_DIS              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga8906f6b21e77335dbb521083b87207e9">  213</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_PORVDDIOHMD_DIS              (MXC_V_PWRSEQ_CTRL_PORVDDIOHMD_DIS &lt;&lt; MXC_F_PWRSEQ_CTRL_PORVDDIOHMD_POS) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gad1c6b15aa80bdd8bb3df1a8c8af6fe2b">  215</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_VDDBMD_POS                   27 </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga1ff916d75398c77db8eda7eac9e2b8e3">  216</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_CTRL_VDDBMD                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_CTRL_VDDBMD_POS)) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga5024d3bf452d60db070278ebb2b3352e">  217</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_VDDBMD_EN                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#ga57e2f74400cc200f170a0b3c3c654d0c">  218</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_VDDBMD_EN                    (MXC_V_PWRSEQ_CTRL_VDDBMD_EN &lt;&lt; MXC_F_PWRSEQ_CTRL_VDDBMD_POS) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gaf114e3e9b30c81a4785c98ee641fbc13">  219</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_CTRL_VDDBMD_DIS                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___c_t_r_l.html#gabd9d044321f679bc1a9f39747154b2ef">  220</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_CTRL_VDDBMD_DIS                   (MXC_V_PWRSEQ_CTRL_VDDBMD_DIS &lt;&lt; MXC_F_PWRSEQ_CTRL_VDDBMD_POS) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___g_p_i_o0___w_k___f_l.html#gabecd06230992042817b36ec0ac7927d7">  231</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_GPIO0_WK_FL_WAKEST_POS            0 </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___g_p_i_o0___w_k___f_l.html#gada8eaf13284c186c9c8a438630f7c69e">  232</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_GPIO0_WK_FL_WAKEST                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_PWRSEQ_GPIO0_WK_FL_WAKEST_POS)) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___g_p_i_o0___w_k___e_n.html#gaa21536b16780d4c36dcdb47b1a5b2ed4">  243</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_GPIO0_WK_EN_WAKEEN_POS            0 </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___g_p_i_o0___w_k___e_n.html#ga6aa1ac7ccfe9184120bcbeea033463d7">  244</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_GPIO0_WK_EN_WAKEEN                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_PWRSEQ_GPIO0_WK_EN_WAKEEN_POS)) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___g_p_i_o1___w_k___f_l.html#gaecfad29be01f41324720a03121e62e1c">  255</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_GPIO1_WK_FL_WAKEST_POS            0 </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___g_p_i_o1___w_k___f_l.html#gaac63b97e45987c1a11d6a573b0eaa816">  256</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_GPIO1_WK_FL_WAKEST                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_PWRSEQ_GPIO1_WK_FL_WAKEST_POS)) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___g_p_i_o1___w_k___e_n.html#gab69bc8eed29cfd99a7ce2e92d1d853cf">  267</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_GPIO1_WK_EN_WAKEEN_POS            0 </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___g_p_i_o1___w_k___e_n.html#gaf5d78c3a4912d8387f1dc5f84e54fbe5">  268</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_GPIO1_WK_EN_WAKEEN                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_PWRSEQ_GPIO1_WK_EN_WAKEEN_POS)) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___g_p_i_o2___w_k___f_l.html#ga164e70738ee9805d2687a0ad39d3dd26">  279</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_GPIO2_WK_FL_WAKEST_POS            0 </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___g_p_i_o2___w_k___f_l.html#gae87f226a33c633dee248d00e40bb74bd">  280</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_GPIO2_WK_FL_WAKEST                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_PWRSEQ_GPIO2_WK_FL_WAKEST_POS)) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___g_p_i_o2___w_k___e_n.html#ga762e08e18e1a26f463e4849dca4b14c4">  291</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_GPIO2_WK_EN_WAKEEN_POS            0 </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___g_p_i_o2___w_k___e_n.html#ga6005dff71dbc3375d915a87a8866279b">  292</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_GPIO2_WK_EN_WAKEEN                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_PWRSEQ_GPIO2_WK_EN_WAKEEN_POS)) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___g_p_i_o3___w_k___f_l.html#ga53faf5a6f95f0851421e900b801e4271">  303</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_GPIO3_WK_FL_WAKEST_POS            0 </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___g_p_i_o3___w_k___f_l.html#gab2f7f11dd9f09f1ea3675856f0c10010">  304</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_GPIO3_WK_FL_WAKEST                ((uint32_t)(0x3FFUL &lt;&lt; MXC_F_PWRSEQ_GPIO3_WK_FL_WAKEST_POS)) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___g_p_i_o3___w_k___e_n.html#ga5c5b5c3433080fd09490d12ec293a35e">  315</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_GPIO3_WK_EN_WAKEEN_POS            0 </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___g_p_i_o3___w_k___e_n.html#ga40772d3125fb97ed223ebd59c23072a7">  316</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_GPIO3_WK_EN_WAKEEN                ((uint32_t)(0x3FFUL &lt;&lt; MXC_F_PWRSEQ_GPIO3_WK_EN_WAKEEN_POS)) </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___f_l.html#ga0b8a80cf269a71616a74247214b0fa59">  326</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_USB_WK_FL_USBLSWKST_POS           0 </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___f_l.html#ga20edb0608827ba44b2b82c89baa0e716">  327</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_USB_WK_FL_USBLSWKST               ((uint32_t)(0x3UL &lt;&lt; MXC_F_PWRSEQ_USB_WK_FL_USBLSWKST_POS)) </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___f_l.html#ga0b9d330270776d557bf2305d64a314bf">  328</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_USB_WK_FL_USBLSWKST_DPLUS         ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___f_l.html#gaf13a7023ec58fdc27db0089b0acf37cf">  329</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_USB_WK_FL_USBLSWKST_DPLUS         (MXC_V_PWRSEQ_USB_WK_FL_USBLSWKST_DPLUS &lt;&lt; MXC_F_PWRSEQ_USB_WK_FL_USBLSWKST_POS) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___f_l.html#ga312bd7ad2e49367de8998941f3b90706">  330</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_USB_WK_FL_USBLSWKST_DMINUS        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___f_l.html#gabf9cba5dce140afab54ae9cff1766b61">  331</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_USB_WK_FL_USBLSWKST_DMINUS        (MXC_V_PWRSEQ_USB_WK_FL_USBLSWKST_DMINUS &lt;&lt; MXC_F_PWRSEQ_USB_WK_FL_USBLSWKST_POS) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___f_l.html#ga04a5a2320a2f073ff2c20033ab2812e9">  333</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_USB_WK_FL_USBVBUSWKST_POS         2 </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___f_l.html#ga4a27463d1bb23c81f84a6a79527daa16">  334</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_USB_WK_FL_USBVBUSWKST             ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_USB_WK_FL_USBVBUSWKST_POS)) </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___f_l.html#ga36b06890bfb3dd2b422db14edd93df80">  335</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_USB_WK_FL_USBVBUSWKST_NORMAL      ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___f_l.html#ga5135a4c1f8914dcee1fed7863e4cbcc8">  336</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_USB_WK_FL_USBVBUSWKST_NORMAL      (MXC_V_PWRSEQ_USB_WK_FL_USBVBUSWKST_NORMAL &lt;&lt; MXC_F_PWRSEQ_USB_WK_FL_USBVBUSWKST_POS) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___f_l.html#gacb691c9771d6d34bb87b861ef44a4000">  337</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_USB_WK_FL_USBVBUSWKST_STCHNG      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___f_l.html#ga4e531332bbc33f4745015d87bf3832bd">  338</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_USB_WK_FL_USBVBUSWKST_STCHNG      (MXC_V_PWRSEQ_USB_WK_FL_USBVBUSWKST_STCHNG &lt;&lt; MXC_F_PWRSEQ_USB_WK_FL_USBVBUSWKST_POS) </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___e_n.html#gaf11ec4b19bd5383692dd5816361ea343">  348</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_USB_WK_EN_USBLSWKEN_POS           0 </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___e_n.html#ga2a1df9b9e00b10789bdfb2ae6e569263">  349</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_USB_WK_EN_USBLSWKEN               ((uint32_t)(0x3UL &lt;&lt; MXC_F_PWRSEQ_USB_WK_EN_USBLSWKEN_POS)) </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___e_n.html#ga86d494dfa0ccd4dd925ba074c2aae837">  350</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_USB_WK_EN_USBLSWKEN_DIS           ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___e_n.html#gac52a55a5124154410dfeabf912661905">  351</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_USB_WK_EN_USBLSWKEN_DIS           (MXC_V_PWRSEQ_USB_WK_EN_USBLSWKEN_DIS &lt;&lt; MXC_F_PWRSEQ_USB_WK_EN_USBLSWKEN_POS) </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___e_n.html#ga64ad272e5ad8c62c9debdbaede7744b4">  352</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_USB_WK_EN_USBLSWKEN_EN            ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___e_n.html#ga5179d7fb4ffb8f71c39d2fc52f5972d6">  353</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_USB_WK_EN_USBLSWKEN_EN            (MXC_V_PWRSEQ_USB_WK_EN_USBLSWKEN_EN &lt;&lt; MXC_F_PWRSEQ_USB_WK_EN_USBLSWKEN_POS) </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___e_n.html#gaaa8b18e8d48c6a43043bd02a9be1c79f">  355</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_USB_WK_EN_USBVBUSWKEN_POS         2 </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___e_n.html#gaaf733541e2f11c02d8dd5331619af38d">  356</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_USB_WK_EN_USBVBUSWKEN             ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_USB_WK_EN_USBVBUSWKEN_POS)) </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___e_n.html#ga839b9291d498cc250fba9868b0673bed">  357</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_USB_WK_EN_USBVBUSWKEN_DIS         ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___e_n.html#ga7fc5c35903c5525b15536e39b80c1d94">  358</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_USB_WK_EN_USBVBUSWKEN_DIS         (MXC_V_PWRSEQ_USB_WK_EN_USBVBUSWKEN_DIS &lt;&lt; MXC_F_PWRSEQ_USB_WK_EN_USBVBUSWKEN_POS) </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___e_n.html#ga3fc487249ff52cf0a60c536b05718fc0">  359</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_USB_WK_EN_USBVBUSWKEN_EN          ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___u_s_b___w_k___e_n.html#ga2e085c20022daec397b67bee5ad9844f">  360</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_USB_WK_EN_USBVBUSWKEN_EN          (MXC_V_PWRSEQ_USB_WK_EN_USBVBUSWKEN_EN &lt;&lt; MXC_F_PWRSEQ_USB_WK_EN_USBVBUSWKEN_POS) </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga647034817a00d2f0438dfa92a51bcd91">  370</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_SRAM0SD_POS               0 </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga893a6e561a80ad335f3589a3856ced30">  371</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_SRAM0SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SRAM0SD_POS)) </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga0cfa403870a568ff5bafee139ae1c420">  372</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_SRAM0SD_NORMAL            ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga8836d07875b6cc69bb6d54e41b958744">  373</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_SRAM0SD_NORMAL            (MXC_V_PWRSEQ_MEM_PWR_SRAM0SD_NORMAL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SRAM0SD_POS) </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga144e9acd05e4c01217e1c86f4c92ad72">  374</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_SRAM0SD_SHUTDOWN          ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gab1a44c638cce08d81842d1e21ddde92e">  375</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_SRAM0SD_SHUTDOWN          (MXC_V_PWRSEQ_MEM_PWR_SRAM0SD_SHUTDOWN &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SRAM0SD_POS) </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga5a9094e46120fd955b5412bbd6b4286a">  377</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_SRAM1SD_POS               1 </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gac3a53d7d2f7958dbbe3cda26e23bb243">  378</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_SRAM1SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SRAM1SD_POS)) </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga2a3f0ff7461f109d44c5ab9b6068e490">  379</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_SRAM1SD_NORMAL            ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga01d52b0231f95a4762cab24220808a4c">  380</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_SRAM1SD_NORMAL            (MXC_V_PWRSEQ_MEM_PWR_SRAM1SD_NORMAL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SRAM1SD_POS) </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga5a2267feec31f8395274c7e3c6a67bb3">  381</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_SRAM1SD_SHUTDOWN          ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gaadecaf0904a94853ac4da1f9af8a6956">  382</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_SRAM1SD_SHUTDOWN          (MXC_V_PWRSEQ_MEM_PWR_SRAM1SD_SHUTDOWN &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SRAM1SD_POS) </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga94983a571f9df884db62a5e5f1840660">  384</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_SRAM2SD_POS               2 </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gaef4af68c7a726f10486fb23bbd241539">  385</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_SRAM2SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SRAM2SD_POS)) </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga194c88e21131635d1fa209e789cef9ea">  386</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_SRAM2SD_NORMAL            ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gaf511ff39e36d09a4946280f0c9791ca3">  387</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_SRAM2SD_NORMAL            (MXC_V_PWRSEQ_MEM_PWR_SRAM2SD_NORMAL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SRAM2SD_POS) </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga9f1285e867ca50f2f78021b70b4c9a0b">  388</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_SRAM2SD_SHUTDOWN          ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga02555d2f29f8e90d68b503028539f76a">  389</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_SRAM2SD_SHUTDOWN          (MXC_V_PWRSEQ_MEM_PWR_SRAM2SD_SHUTDOWN &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SRAM2SD_POS) </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga6181a07362603c1a7b2b420f17640c1a">  391</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_SRAM3SD_POS               3 </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gabeb55837b047dbe35e2e12fec055ed5c">  392</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_SRAM3SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SRAM3SD_POS)) </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga8ee07fc9efb00a30a802664c12afc7a4">  393</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_SRAM3SD_NORMAL            ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gaf69d70519e8f6341804b96d9b47cc060">  394</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_SRAM3SD_NORMAL            (MXC_V_PWRSEQ_MEM_PWR_SRAM3SD_NORMAL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SRAM3SD_POS) </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gadad2458a166de875955d2886fb921542">  395</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_SRAM3SD_SHUTDOWN          ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gae7a2a0259a309d1226eba2310310aba9">  396</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_SRAM3SD_SHUTDOWN          (MXC_V_PWRSEQ_MEM_PWR_SRAM3SD_SHUTDOWN &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SRAM3SD_POS) </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga2bf3c4e46702c3074b36a91f542fd9be">  398</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_SRAM4SD_POS               4 </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga2ba9419496a22d18100d46cc3a8a5ad4">  399</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_SRAM4SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SRAM4SD_POS)) </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga9d20000a947d5fda1173fc57d5317956">  400</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_SRAM4SD_NORMAL            ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga6125a1022c760c0e55df945eb5e96b28">  401</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_SRAM4SD_NORMAL            (MXC_V_PWRSEQ_MEM_PWR_SRAM4SD_NORMAL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SRAM4SD_POS) </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga5c5be4448b923110825b9453fc0406fe">  402</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_SRAM4SD_SHUTDOWN          ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gae0b3d2b1300e35662536417225d59d80">  403</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_SRAM4SD_SHUTDOWN          (MXC_V_PWRSEQ_MEM_PWR_SRAM4SD_SHUTDOWN &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SRAM4SD_POS) </span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gaf651df6793e9d5ab026e120dfa7ddb52">  405</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_SRAM5SD_POS               5 </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gaaa1dfb6a5208ffa0736c690d279b20ef">  406</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_SRAM5SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SRAM5SD_POS)) </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gabeab050c949c8c95907c7873434d7802">  407</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_SRAM5SD_NORMAL            ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga9149833aa2771bd01faa282c7d34bfa2">  408</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_SRAM5SD_NORMAL            (MXC_V_PWRSEQ_MEM_PWR_SRAM5SD_NORMAL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SRAM5SD_POS) </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga05e3a1e3148ccc84aba2f0cd1ea369a1">  409</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_SRAM5SD_SHUTDOWN          ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga1a1396d60453c7dcadd8412b1e979685">  410</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_SRAM5SD_SHUTDOWN          (MXC_V_PWRSEQ_MEM_PWR_SRAM5SD_SHUTDOWN &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SRAM5SD_POS) </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga7fc098c9341f5e82b17f383a69842d91">  412</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_SRAM6SD_POS               6 </span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gabc7c601ab2d3c7a4a36dbd491d0e36a6">  413</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_SRAM6SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SRAM6SD_POS)) </span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gaef5bf8284ebc4494a8bb4d08a5aaba4b">  414</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_SRAM6SD_NORMAL            ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga4aa93ad8b7d0e71601ee7b47164996c1">  415</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_SRAM6SD_NORMAL            (MXC_V_PWRSEQ_MEM_PWR_SRAM6SD_NORMAL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SRAM6SD_POS) </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga944742d8033602bf14f811ad91bce54f">  416</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_SRAM6SD_SHUTDOWN          ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga761de1b9b7a004911d3b0c46f9668123">  417</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_SRAM6SD_SHUTDOWN          (MXC_V_PWRSEQ_MEM_PWR_SRAM6SD_SHUTDOWN &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SRAM6SD_POS) </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga6089698137bdd0fd4ef21979fd7367e5">  419</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_ICACHESD_POS              7 </span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga557a38ce0f875de22fc80ee77ad884b6">  420</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_ICACHESD                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_ICACHESD_POS)) </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga9cf11b38fc746a3322df939137bca468">  421</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_ICACHESD_NORMAL           ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gab33ddb862d2d4e52c5de98fb9f83f0ff">  422</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_ICACHESD_NORMAL           (MXC_V_PWRSEQ_MEM_PWR_ICACHESD_NORMAL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_ICACHESD_POS) </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga0424518a7d79e7cc4cdeb946a60cc8fe">  423</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_ICACHESD_SHUTDOWN         ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga8cb08934e12ea8909a6aad282e2e9060">  424</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_ICACHESD_SHUTDOWN         (MXC_V_PWRSEQ_MEM_PWR_ICACHESD_SHUTDOWN &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_ICACHESD_POS) </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga5790c5bb9b54bc3fa09ad64ef3064ded">  426</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_ICACHEXIPSD_POS           8 </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gad090ad7565c179185863a0d953e758f3">  427</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_ICACHEXIPSD               ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_ICACHEXIPSD_POS)) </span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga0f4e117e8a1cf6edf60f0b389a2b5b46">  428</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_ICACHEXIPSD_NORMAL        ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga7dbcce795ce99b95576e0f999936cad6">  429</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_ICACHEXIPSD_NORMAL        (MXC_V_PWRSEQ_MEM_PWR_ICACHEXIPSD_NORMAL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_ICACHEXIPSD_POS) </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga047dd145f9a5b7cf96a0a67615fc9b2e">  430</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_ICACHEXIPSD_SHUTDOWN      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga05ba539b0fee6a4778a6f457e6e06bff">  431</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_ICACHEXIPSD_SHUTDOWN      (MXC_V_PWRSEQ_MEM_PWR_ICACHEXIPSD_SHUTDOWN &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_ICACHEXIPSD_POS) </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga03f58b909539e159bb3a2cc3eb1f3638">  433</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_SCACHESD_POS              9 </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga899afe33c0b1ccaaf844a49de377ae7f">  434</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_SCACHESD                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SCACHESD_POS)) </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga8cbf34edbf5027ef5d37f77917653a01">  435</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_SCACHESD_NORMAL           ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gae238732466999613b68a788f1be1470c">  436</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_SCACHESD_NORMAL           (MXC_V_PWRSEQ_MEM_PWR_SCACHESD_NORMAL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SCACHESD_POS) </span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga92db60b1b3645be049753aece82900f3">  437</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_SCACHESD_SHUTDOWN         ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga32c864faed7095cfdaa5aa4a55f66f83">  438</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_SCACHESD_SHUTDOWN         (MXC_V_PWRSEQ_MEM_PWR_SCACHESD_SHUTDOWN &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_SCACHESD_POS) </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga53d78e9c79c2e0dfb640b8ad4e1c5070">  440</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_CRYPTOSD_POS              10 </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gadc93e52a19c80a00e450ae302067ad7a">  441</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_CRYPTOSD                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_CRYPTOSD_POS)) </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga82fd317301de42535d7706bb2110fc7c">  442</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_CRYPTOSD_NORMAL           ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gaa63101a040b08660a02d16d05c08dbc3">  443</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_CRYPTOSD_NORMAL           (MXC_V_PWRSEQ_MEM_PWR_CRYPTOSD_NORMAL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_CRYPTOSD_POS) </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gaf46dcd8a6cc5e9e4a9aee81134951244">  444</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_CRYPTOSD_SHUTDOWN         ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga32f2662f3067c88c2774bb93b2256ba2">  445</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_CRYPTOSD_SHUTDOWN         (MXC_V_PWRSEQ_MEM_PWR_CRYPTOSD_SHUTDOWN &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_CRYPTOSD_POS) </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gaf32cfa8ef399b90311daeac8e9ebb9de">  447</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_USBFIFOSD_POS             11 </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gaed5532d80401593624a31d4e49ccc1c2">  448</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_USBFIFOSD                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_USBFIFOSD_POS)) </span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga2eefb53db7ba1c7c4980f287bfd2ace4">  449</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_USBFIFOSD_NORMAL          ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga8870c44225892b8b588dbf840888cea7">  450</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_USBFIFOSD_NORMAL          (MXC_V_PWRSEQ_MEM_PWR_USBFIFOSD_NORMAL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_USBFIFOSD_POS) </span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga059b22bbcf723394bfe4874226e03a8a">  451</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_USBFIFOSD_SHUTDOWN        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga1559bda213b98b685c0c309acbccd3e9">  452</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_USBFIFOSD_SHUTDOWN        (MXC_V_PWRSEQ_MEM_PWR_USBFIFOSD_SHUTDOWN &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_USBFIFOSD_POS) </span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gaab1050846f916310c30ccdc64b1c3e5a">  454</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_ROMSD_POS                 12 </span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga761e8aa7b748e0eaa4f37dae81547c33">  455</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_MEM_PWR_ROMSD                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_ROMSD_POS)) </span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#gaf88895f4d0571e3911af405bd9f30f19">  456</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_ROMSD_NORMAL              ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga0ddd604ff2caa14f495785eb8e985574">  457</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_ROMSD_NORMAL              (MXC_V_PWRSEQ_MEM_PWR_ROMSD_NORMAL &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_ROMSD_POS) </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga0186a03893ed4e58cde67ad7454c1c66">  458</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_MEM_PWR_ROMSD_SHUTDOWN            ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___m_e_m___p_w_r.html#ga011957e6201787ef3b76e1cd108132a2">  459</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_MEM_PWR_ROMSD_SHUTDOWN            (MXC_V_PWRSEQ_MEM_PWR_ROMSD_SHUTDOWN &lt;&lt; MXC_F_PWRSEQ_MEM_PWR_ROMSD_POS) </span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;}</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#endif // LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32650_INCLUDE_PWRSEQ_REGS_H_</span></div><div class="ttc" id="group__pwrseq__registers_html_abea32a1e9ec07f641fb8145a3c32f19e"><div class="ttname"><a href="group__pwrseq__registers.html#abea32a1e9ec07f641fb8145a3c32f19e">mxc_pwrseq_regs_t::gpio0_wk_fl</a></div><div class="ttdeci">__IO uint32_t gpio0_wk_fl</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:78</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a2d7d52f47995af19d75e000fc03bb18e"><div class="ttname"><a href="group__pwrseq__registers.html#a2d7d52f47995af19d75e000fc03bb18e">mxc_pwrseq_regs_t::gpio0_wk_en</a></div><div class="ttdeci">__IO uint32_t gpio0_wk_en</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:79</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a76531dd5a518c4730a2e0116bb1f440a"><div class="ttname"><a href="group__pwrseq__registers.html#a76531dd5a518c4730a2e0116bb1f440a">mxc_pwrseq_regs_t::usb_wk_fl</a></div><div class="ttdeci">__IO uint32_t usb_wk_fl</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:87</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a0bcfce5e9faadbacdf4f040b500813d2"><div class="ttname"><a href="group__pwrseq__registers.html#a0bcfce5e9faadbacdf4f040b500813d2">mxc_pwrseq_regs_t::gpio1_wk_fl</a></div><div class="ttdeci">__IO uint32_t gpio1_wk_fl</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:80</div></div>
<div class="ttc" id="group__pwrseq__registers_html_ab69b13487959af6f245c985a07c8b194"><div class="ttname"><a href="group__pwrseq__registers.html#ab69b13487959af6f245c985a07c8b194">mxc_pwrseq_regs_t::usb_wk_en</a></div><div class="ttdeci">__IO uint32_t usb_wk_en</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:88</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a63d3c2f7f5ee0bd3f628a8a8fec91f5b"><div class="ttname"><a href="group__pwrseq__registers.html#a63d3c2f7f5ee0bd3f628a8a8fec91f5b">mxc_pwrseq_regs_t::mem_pwr</a></div><div class="ttdeci">__IO uint32_t mem_pwr</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:90</div></div>
<div class="ttc" id="group__pwrseq__registers_html_structmxc__pwrseq__regs__t"><div class="ttname"><a href="group__pwrseq__registers.html#structmxc__pwrseq__regs__t">mxc_pwrseq_regs_t</a></div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:76</div></div>
<div class="ttc" id="group__pwrseq__registers_html_adb7f81a42a555076e349f8a24b91d49d"><div class="ttname"><a href="group__pwrseq__registers.html#adb7f81a42a555076e349f8a24b91d49d">mxc_pwrseq_regs_t::gpio3_wk_en</a></div><div class="ttdeci">__IO uint32_t gpio3_wk_en</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:85</div></div>
<div class="ttc" id="group__pwrseq__registers_html_adef1f10f4fc52806da38973427966adf"><div class="ttname"><a href="group__pwrseq__registers.html#adef1f10f4fc52806da38973427966adf">mxc_pwrseq_regs_t::gpio2_wk_fl</a></div><div class="ttdeci">__IO uint32_t gpio2_wk_fl</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:82</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a4cea0d2b10adf307430c9095bccb1e62"><div class="ttname"><a href="group__pwrseq__registers.html#a4cea0d2b10adf307430c9095bccb1e62">mxc_pwrseq_regs_t::gpio3_wk_fl</a></div><div class="ttdeci">__IO uint32_t gpio3_wk_fl</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:84</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a294b7cec0d76150399511a7ae535a950"><div class="ttname"><a href="group__pwrseq__registers.html#a294b7cec0d76150399511a7ae535a950">mxc_pwrseq_regs_t::gpio2_wk_en</a></div><div class="ttdeci">__IO uint32_t gpio2_wk_en</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:83</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a5f3ab705a4a67b17dcc04560cef193f3"><div class="ttname"><a href="group__pwrseq__registers.html#a5f3ab705a4a67b17dcc04560cef193f3">mxc_pwrseq_regs_t::ctrl</a></div><div class="ttdeci">__IO uint32_t ctrl</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:77</div></div>
<div class="ttc" id="group__pwrseq__registers_html_adf281f72bccd3f9dc62c40176bdbfd8e"><div class="ttname"><a href="group__pwrseq__registers.html#adf281f72bccd3f9dc62c40176bdbfd8e">mxc_pwrseq_regs_t::gpio1_wk_en</a></div><div class="ttdeci">__IO uint32_t gpio1_wk_en</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:81</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_e2bdd9dc7b9a352f3f4a533908e5e3e0.html">MAX32650</a></li><li class="navelem"><a class="el" href="dir_e851be3a3e5719b09cf5e3a2932ccf9c.html">Include</a></li><li class="navelem"><a class="el" href="pwrseq__regs_8h.html">pwrseq_regs.h</a></li>
    <li class="footer">Generated on Wed Oct 16 2024 14:46:54 for MAX32650 Peripheral Driver API by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
