{
 "about": {
  "home": "http://iverilog.icarus.com/home",
  "license": "GPL-2.0",
  "summary": "Icarus Verilog is intended to compile ALL of the Verilog HDL as described in the IEEE-1364 standard."
 },
 "conda_build_config": {},
 "files": [
  "bin/iverilog",
  "bin/iverilog-vpi",
  "bin/vvp",
  "include/iverilog/_pli_types.h",
  "include/iverilog/acc_user.h",
  "include/iverilog/ivl_target.h",
  "include/iverilog/sv_vpi_user.h",
  "include/iverilog/veriuser.h",
  "include/iverilog/vpi_user.h",
  "lib/ivl/blif-s.conf",
  "lib/ivl/blif.conf",
  "lib/ivl/blif.tgt",
  "lib/ivl/cadpli.vpl",
  "lib/ivl/include/constants.vams",
  "lib/ivl/include/disciplines.vams",
  "lib/ivl/ivl",
  "lib/ivl/ivlpp",
  "lib/ivl/null-s.conf",
  "lib/ivl/null.conf",
  "lib/ivl/null.tgt",
  "lib/ivl/pcb-s.conf",
  "lib/ivl/pcb.conf",
  "lib/ivl/pcb.tgt",
  "lib/ivl/sizer-s.conf",
  "lib/ivl/sizer.conf",
  "lib/ivl/sizer.tgt",
  "lib/ivl/stub-s.conf",
  "lib/ivl/stub.conf",
  "lib/ivl/stub.tgt",
  "lib/ivl/system.sft",
  "lib/ivl/system.vpi",
  "lib/ivl/v2005_math.sft",
  "lib/ivl/v2005_math.vpi",
  "lib/ivl/v2009.sft",
  "lib/ivl/v2009.vpi",
  "lib/ivl/va_math.sft",
  "lib/ivl/va_math.vpi",
  "lib/ivl/vhdl-s.conf",
  "lib/ivl/vhdl.conf",
  "lib/ivl/vhdl.tgt",
  "lib/ivl/vhdl_sys.sft",
  "lib/ivl/vhdl_sys.vpi",
  "lib/ivl/vhdlpp",
  "lib/ivl/vlog95-s.conf",
  "lib/ivl/vlog95.conf",
  "lib/ivl/vlog95.tgt",
  "lib/ivl/vpi_debug.vpi",
  "lib/ivl/vvp-s.conf",
  "lib/ivl/vvp.conf",
  "lib/ivl/vvp.tgt",
  "lib/libveriuser.a",
  "lib/libvpi.a",
  "share/man/man1/iverilog-vpi.1",
  "share/man/man1/iverilog.1",
  "share/man/man1/vvp.1"
 ],
 "index": {
  "arch": "x86_64",
  "build": "2",
  "build_number": 2,
  "depends": [],
  "license": "GPL-2.0",
  "name": "iverilog",
  "platform": "linux",
  "subdir": "linux-64",
  "version": "10.1"
 },
 "name": "iverilog",
 "raw_recipe": "{% set version = \"10.1\" %}\n{% set git_tag = \"v10_1\" %}\n{% set sha256 = \"f4ff7990ae9ed87fad0b486586b03f6902de0dfb9de5ecb07ef32c20487c7dc6\" %}\n\npackage:\n  name: iverilog\n  version: {{ version }}\n\nsource:\n  fn: {{ git_tag }}.tar.gz\n  url: https://github.com/steveicarus/iverilog/archive/{{ git_tag }}.tar.gz\n  sha256: {{ sha256 }}\n  patches:\n    # Submitted upstream: PR: steveicarus/iverilog#116\n    # Uses /proc/self/exe at run-time to find ivl_root instead of\n    # static path at build-time.\n    - remove_static_build_path.patch\n\nbuild:\n  number: 2\n  skip: true  # [win]\n  detect_binary_files_with_prefix: True\n\nrequirements:\n  build:\n    - toolchain\n    - autoconf\n    - gperf\n    - bison\n    - flex\n    - readline 6.2*\n\ntest:\n  commands:\n    - test -f \"${PREFIX}/bin/iverilog\"  # [unix]\n    - test -f \"${PREFIX}/bin/iverilog-vpi\"  # [unix]\n    - test -f \"${PREFIX}/bin/vvp\"  # [unix]\n    - test -f \"${PREFIX}/lib/libveriuser.a\"  # [unix]\n    - test -f \"${PREFIX}/lib/libvpi.a\"  # [unix]\n    - test -f \"${PREFIX}/lib/ivl/ivl\"  # [unix]\n    - test -f \"${PREFIX}/lib/ivl/ivlpp\"  # [unix]\n    - test -f \"${PREFIX}/lib/ivl/vhdlpp\"  # [unix]\n\nabout:\n  home: http://iverilog.icarus.com/home\n  license: GPL-2.0\n  summary: 'Icarus Verilog is intended to compile ALL of the Verilog HDL as described in the IEEE-1364 standard.'\n\nextra:\n  recipe-maintainers:\n    - tfors\n",
 "rendered_recipe": {},
 "version": "10.1"
}