{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 24 15:19:23 2010 " "Info: Processing started: Wed Feb 24 15:19:23 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off de2lcd -c de2lcd --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2lcd -c de2lcd --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50Mhz " "Info: Assuming node \"clk_50Mhz\" is an undefined clock" {  } { { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLK_400HZ " "Info: Detected ripple clock \"CLK_400HZ\" as buffer" {  } { { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50Mhz register CLK_COUNT_400HZ\[4\] register CLK_COUNT_400HZ\[16\] 275.63 MHz 3.628 ns Internal " "Info: Clock \"clk_50Mhz\" has Internal fmax of 275.63 MHz between source register \"CLK_COUNT_400HZ\[4\]\" and destination register \"CLK_COUNT_400HZ\[16\]\" (period= 3.628 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.409 ns + Longest register register " "Info: + Longest register to register delay is 3.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLK_COUNT_400HZ\[4\] 1 REG LCFF_X14_Y14_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y14_N21; Fanout = 3; REG Node = 'CLK_COUNT_400HZ\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_COUNT_400HZ[4] } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.438 ns) 1.175 ns LessThan0~2 2 COMB LCCOMB_X15_Y14_N4 1 " "Info: 2: + IC(0.737 ns) + CELL(0.438 ns) = 1.175 ns; Loc. = LCCOMB_X15_Y14_N4; Fanout = 1; COMB Node = 'LessThan0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { CLK_COUNT_400HZ[4] LessThan0~2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.415 ns) 1.834 ns LessThan0~4 3 COMB LCCOMB_X15_Y14_N10 2 " "Info: 3: + IC(0.244 ns) + CELL(0.415 ns) = 1.834 ns; Loc. = LCCOMB_X15_Y14_N10; Fanout = 2; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { LessThan0~2 LessThan0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 2.236 ns CLK_COUNT_400HZ\[6\]~95 4 COMB LCCOMB_X15_Y14_N16 20 " "Info: 4: + IC(0.252 ns) + CELL(0.150 ns) = 2.236 ns; Loc. = LCCOMB_X15_Y14_N16; Fanout = 20; COMB Node = 'CLK_COUNT_400HZ\[6\]~95'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { LessThan0~4 CLK_COUNT_400HZ[6]~95 } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.510 ns) 3.409 ns CLK_COUNT_400HZ\[16\] 5 REG LCFF_X14_Y13_N13 3 " "Info: 5: + IC(0.663 ns) + CELL(0.510 ns) = 3.409 ns; Loc. = LCFF_X14_Y13_N13; Fanout = 3; REG Node = 'CLK_COUNT_400HZ\[16\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { CLK_COUNT_400HZ[6]~95 CLK_COUNT_400HZ[16] } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.513 ns ( 44.38 % ) " "Info: Total cell delay = 1.513 ns ( 44.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.896 ns ( 55.62 % ) " "Info: Total interconnect delay = 1.896 ns ( 55.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.409 ns" { CLK_COUNT_400HZ[4] LessThan0~2 LessThan0~4 CLK_COUNT_400HZ[6]~95 CLK_COUNT_400HZ[16] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.409 ns" { CLK_COUNT_400HZ[4] {} LessThan0~2 {} LessThan0~4 {} CLK_COUNT_400HZ[6]~95 {} CLK_COUNT_400HZ[16] {} } { 0.000ns 0.737ns 0.244ns 0.252ns 0.663ns } { 0.000ns 0.438ns 0.415ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz destination 2.679 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50Mhz\" to destination register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50Mhz~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'clk_50Mhz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50Mhz clk_50Mhz~clkctrl } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns CLK_COUNT_400HZ\[16\] 3 REG LCFF_X14_Y13_N13 3 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X14_Y13_N13; Fanout = 3; REG Node = 'CLK_COUNT_400HZ\[16\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { clk_50Mhz~clkctrl CLK_COUNT_400HZ[16] } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk_50Mhz clk_50Mhz~clkctrl CLK_COUNT_400HZ[16] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk_50Mhz {} clk_50Mhz~combout {} clk_50Mhz~clkctrl {} CLK_COUNT_400HZ[16] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz source 2.684 ns - Longest register " "Info: - Longest clock path from clock \"clk_50Mhz\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50Mhz~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'clk_50Mhz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50Mhz clk_50Mhz~clkctrl } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns CLK_COUNT_400HZ\[4\] 3 REG LCFF_X14_Y14_N21 3 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X14_Y14_N21; Fanout = 3; REG Node = 'CLK_COUNT_400HZ\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clk_50Mhz~clkctrl CLK_COUNT_400HZ[4] } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_50Mhz clk_50Mhz~clkctrl CLK_COUNT_400HZ[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk_50Mhz {} clk_50Mhz~combout {} clk_50Mhz~clkctrl {} CLK_COUNT_400HZ[4] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk_50Mhz clk_50Mhz~clkctrl CLK_COUNT_400HZ[16] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk_50Mhz {} clk_50Mhz~combout {} clk_50Mhz~clkctrl {} CLK_COUNT_400HZ[16] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_50Mhz clk_50Mhz~clkctrl CLK_COUNT_400HZ[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk_50Mhz {} clk_50Mhz~combout {} clk_50Mhz~clkctrl {} CLK_COUNT_400HZ[4] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.409 ns" { CLK_COUNT_400HZ[4] LessThan0~2 LessThan0~4 CLK_COUNT_400HZ[6]~95 CLK_COUNT_400HZ[16] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.409 ns" { CLK_COUNT_400HZ[4] {} LessThan0~2 {} LessThan0~4 {} CLK_COUNT_400HZ[6]~95 {} CLK_COUNT_400HZ[16] {} } { 0.000ns 0.737ns 0.244ns 0.252ns 0.663ns } { 0.000ns 0.438ns 0.415ns 0.150ns 0.510ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk_50Mhz clk_50Mhz~clkctrl CLK_COUNT_400HZ[16] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk_50Mhz {} clk_50Mhz~combout {} clk_50Mhz~clkctrl {} CLK_COUNT_400HZ[16] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_50Mhz clk_50Mhz~clkctrl CLK_COUNT_400HZ[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk_50Mhz {} clk_50Mhz~combout {} clk_50Mhz~clkctrl {} CLK_COUNT_400HZ[4] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CLK_COUNT_400HZ\[16\] reset clk_50Mhz 5.760 ns register " "Info: tsu for register \"CLK_COUNT_400HZ\[16\]\" (data pin = \"reset\", clock pin = \"clk_50Mhz\") is 5.760 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.475 ns + Longest pin register " "Info: + Longest pin to register delay is 8.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns reset 1 PIN PIN_P23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 3; PIN Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.185 ns) + CELL(0.275 ns) 7.302 ns CLK_COUNT_400HZ\[6\]~95 2 COMB LCCOMB_X15_Y14_N16 20 " "Info: 2: + IC(6.185 ns) + CELL(0.275 ns) = 7.302 ns; Loc. = LCCOMB_X15_Y14_N16; Fanout = 20; COMB Node = 'CLK_COUNT_400HZ\[6\]~95'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.460 ns" { reset CLK_COUNT_400HZ[6]~95 } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.510 ns) 8.475 ns CLK_COUNT_400HZ\[16\] 3 REG LCFF_X14_Y13_N13 3 " "Info: 3: + IC(0.663 ns) + CELL(0.510 ns) = 8.475 ns; Loc. = LCFF_X14_Y13_N13; Fanout = 3; REG Node = 'CLK_COUNT_400HZ\[16\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { CLK_COUNT_400HZ[6]~95 CLK_COUNT_400HZ[16] } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.627 ns ( 19.20 % ) " "Info: Total cell delay = 1.627 ns ( 19.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.848 ns ( 80.80 % ) " "Info: Total interconnect delay = 6.848 ns ( 80.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.475 ns" { reset CLK_COUNT_400HZ[6]~95 CLK_COUNT_400HZ[16] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.475 ns" { reset {} reset~combout {} CLK_COUNT_400HZ[6]~95 {} CLK_COUNT_400HZ[16] {} } { 0.000ns 0.000ns 6.185ns 0.663ns } { 0.000ns 0.842ns 0.275ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz destination 2.679 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50Mhz\" to destination register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50Mhz~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'clk_50Mhz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50Mhz clk_50Mhz~clkctrl } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns CLK_COUNT_400HZ\[16\] 3 REG LCFF_X14_Y13_N13 3 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X14_Y13_N13; Fanout = 3; REG Node = 'CLK_COUNT_400HZ\[16\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { clk_50Mhz~clkctrl CLK_COUNT_400HZ[16] } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk_50Mhz clk_50Mhz~clkctrl CLK_COUNT_400HZ[16] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk_50Mhz {} clk_50Mhz~combout {} clk_50Mhz~clkctrl {} CLK_COUNT_400HZ[16] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.475 ns" { reset CLK_COUNT_400HZ[6]~95 CLK_COUNT_400HZ[16] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.475 ns" { reset {} reset~combout {} CLK_COUNT_400HZ[6]~95 {} CLK_COUNT_400HZ[16] {} } { 0.000ns 0.000ns 6.185ns 0.663ns } { 0.000ns 0.842ns 0.275ns 0.510ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk_50Mhz clk_50Mhz~clkctrl CLK_COUNT_400HZ[16] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk_50Mhz {} clk_50Mhz~combout {} clk_50Mhz~clkctrl {} CLK_COUNT_400HZ[16] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50Mhz LCD_RS LCD_RS~reg0 12.465 ns register " "Info: tco from clock \"clk_50Mhz\" to destination pin \"LCD_RS\" through register \"LCD_RS~reg0\" is 12.465 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz source 6.196 ns + Longest register " "Info: + Longest clock path from clock \"clk_50Mhz\" to source register is 6.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.787 ns) 2.836 ns CLK_400HZ 2 REG LCFF_X15_Y14_N9 2 " "Info: 2: + IC(1.050 ns) + CELL(0.787 ns) = 2.836 ns; Loc. = LCFF_X15_Y14_N9; Fanout = 2; REG Node = 'CLK_400HZ'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.837 ns" { clk_50Mhz CLK_400HZ } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.818 ns) + CELL(0.000 ns) 4.654 ns CLK_400HZ~clkctrl 3 COMB CLKCTRL_G0 49 " "Info: 3: + IC(1.818 ns) + CELL(0.000 ns) = 4.654 ns; Loc. = CLKCTRL_G0; Fanout = 49; COMB Node = 'CLK_400HZ~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { CLK_400HZ CLK_400HZ~clkctrl } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 6.196 ns LCD_RS~reg0 4 REG LCFF_X32_Y27_N1 2 " "Info: 4: + IC(1.005 ns) + CELL(0.537 ns) = 6.196 ns; Loc. = LCFF_X32_Y27_N1; Fanout = 2; REG Node = 'LCD_RS~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { CLK_400HZ~clkctrl LCD_RS~reg0 } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.49 % ) " "Info: Total cell delay = 2.323 ns ( 37.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.873 ns ( 62.51 % ) " "Info: Total interconnect delay = 3.873 ns ( 62.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.196 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl LCD_RS~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.196 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} LCD_RS~reg0 {} } { 0.000ns 0.000ns 1.050ns 1.818ns 1.005ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 50 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.019 ns + Longest register pin " "Info: + Longest register to pin delay is 6.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_RS~reg0 1 REG LCFF_X32_Y27_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y27_N1; Fanout = 2; REG Node = 'LCD_RS~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_RS~reg0 } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.377 ns) + CELL(2.642 ns) 6.019 ns LCD_RS 2 PIN PIN_K1 0 " "Info: 2: + IC(3.377 ns) + CELL(2.642 ns) = 6.019 ns; Loc. = PIN_K1; Fanout = 0; PIN Node = 'LCD_RS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.019 ns" { LCD_RS~reg0 LCD_RS } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 43.89 % ) " "Info: Total cell delay = 2.642 ns ( 43.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.377 ns ( 56.11 % ) " "Info: Total interconnect delay = 3.377 ns ( 56.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.019 ns" { LCD_RS~reg0 LCD_RS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.019 ns" { LCD_RS~reg0 {} LCD_RS {} } { 0.000ns 3.377ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.196 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl LCD_RS~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.196 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} LCD_RS~reg0 {} } { 0.000ns 0.000ns 1.050ns 1.818ns 1.005ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.019 ns" { LCD_RS~reg0 LCD_RS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.019 ns" { LCD_RS~reg0 {} LCD_RS {} } { 0.000ns 3.377ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "checker LCD_ON 9.714 ns Longest " "Info: Longest tpd from source pin \"checker\" to destination pin \"LCD_ON\" is 9.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns checker 1 PIN PIN_V2 50 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 50; PIN Node = 'checker'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { checker } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.240 ns) + CELL(2.622 ns) 9.714 ns LCD_ON 2 PIN PIN_L4 0 " "Info: 2: + IC(6.240 ns) + CELL(2.622 ns) = 9.714 ns; Loc. = PIN_L4; Fanout = 0; PIN Node = 'LCD_ON'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.862 ns" { checker LCD_ON } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.474 ns ( 35.76 % ) " "Info: Total cell delay = 3.474 ns ( 35.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.240 ns ( 64.24 % ) " "Info: Total interconnect delay = 6.240 ns ( 64.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.714 ns" { checker LCD_ON } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.714 ns" { checker {} checker~combout {} LCD_ON {} } { 0.000ns 0.000ns 6.240ns } { 0.000ns 0.852ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LCD_E~reg0 checker clk_50Mhz -1.549 ns register " "Info: th for register \"LCD_E~reg0\" (data pin = \"checker\", clock pin = \"clk_50Mhz\") is -1.549 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz destination 6.196 ns + Longest register " "Info: + Longest clock path from clock \"clk_50Mhz\" to destination register is 6.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.787 ns) 2.836 ns CLK_400HZ 2 REG LCFF_X15_Y14_N9 2 " "Info: 2: + IC(1.050 ns) + CELL(0.787 ns) = 2.836 ns; Loc. = LCFF_X15_Y14_N9; Fanout = 2; REG Node = 'CLK_400HZ'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.837 ns" { clk_50Mhz CLK_400HZ } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.818 ns) + CELL(0.000 ns) 4.654 ns CLK_400HZ~clkctrl 3 COMB CLKCTRL_G0 49 " "Info: 3: + IC(1.818 ns) + CELL(0.000 ns) = 4.654 ns; Loc. = CLKCTRL_G0; Fanout = 49; COMB Node = 'CLK_400HZ~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { CLK_400HZ CLK_400HZ~clkctrl } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 6.196 ns LCD_E~reg0 4 REG LCFF_X30_Y27_N17 2 " "Info: 4: + IC(1.005 ns) + CELL(0.537 ns) = 6.196 ns; Loc. = LCFF_X30_Y27_N17; Fanout = 2; REG Node = 'LCD_E~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { CLK_400HZ~clkctrl LCD_E~reg0 } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.49 % ) " "Info: Total cell delay = 2.323 ns ( 37.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.873 ns ( 62.51 % ) " "Info: Total interconnect delay = 3.873 ns ( 62.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.196 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl LCD_E~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.196 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} LCD_E~reg0 {} } { 0.000ns 0.000ns 1.050ns 1.818ns 1.005ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 50 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.011 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns checker 1 PIN PIN_V2 50 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 50; PIN Node = 'checker'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { checker } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.637 ns) + CELL(0.438 ns) 7.927 ns LCD_E~0 2 COMB LCCOMB_X30_Y27_N16 1 " "Info: 2: + IC(6.637 ns) + CELL(0.438 ns) = 7.927 ns; Loc. = LCCOMB_X30_Y27_N16; Fanout = 1; COMB Node = 'LCD_E~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.075 ns" { checker LCD_E~0 } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.011 ns LCD_E~reg0 3 REG LCFF_X30_Y27_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 8.011 ns; Loc. = LCFF_X30_Y27_N17; Fanout = 2; REG Node = 'LCD_E~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_E~0 LCD_E~reg0 } "NODE_NAME" } } { "de2lcd.vhd" "" { Text "C:/altera/de_2lcd/de2lcd.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.374 ns ( 17.15 % ) " "Info: Total cell delay = 1.374 ns ( 17.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.637 ns ( 82.85 % ) " "Info: Total interconnect delay = 6.637 ns ( 82.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.011 ns" { checker LCD_E~0 LCD_E~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.011 ns" { checker {} checker~combout {} LCD_E~0 {} LCD_E~reg0 {} } { 0.000ns 0.000ns 6.637ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.196 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl LCD_E~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.196 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} LCD_E~reg0 {} } { 0.000ns 0.000ns 1.050ns 1.818ns 1.005ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.011 ns" { checker LCD_E~0 LCD_E~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.011 ns" { checker {} checker~combout {} LCD_E~0 {} LCD_E~reg0 {} } { 0.000ns 0.000ns 6.637ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Peak virtual memory: 134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 24 15:19:24 2010 " "Info: Processing ended: Wed Feb 24 15:19:24 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
