{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.19963,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.19969,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000366291,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000823692,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000741361,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000823692,
	"finish__design__instance__count__class:fill_cell": 212,
	"finish__design__instance__area__class:fill_cell": 529.805,
	"finish__design__instance__count__class:other": 1452,
	"finish__design__instance__area__class:other": 18044.2,
	"finish__design__instance__count__class:buffer": 13,
	"finish__design__instance__area__class:buffer": 110.678,
	"finish__design__instance__count__class:clock_buffer": 9,
	"finish__design__instance__area__class:clock_buffer": 65.3184,
	"finish__design__instance__count__class:timing_repair_buffer": 67,
	"finish__design__instance__area__class:timing_repair_buffer": 517.104,
	"finish__design__instance__count__class:inverter": 27,
	"finish__design__instance__area__class:inverter": 152.41,
	"finish__design__instance__count__class:clock_inverter": 5,
	"finish__design__instance__area__class:clock_inverter": 27.216,
	"finish__design__instance__count__class:sequential_cell": 35,
	"finish__design__instance__area__class:sequential_cell": 1651.1,
	"finish__design__instance__count__class:multi_input_combinational_cell": 297,
	"finish__design__instance__area__class:multi_input_combinational_cell": 3227.82,
	"finish__design__instance__count": 2117,
	"finish__design__instance__area": 24325.7,
	"finish__timing__setup__tns": -0.0596345,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -0.0424685,
	"finish__timing__hold__ws": 0.294183,
	"finish__clock__skew__setup": 0.0293121,
	"finish__clock__skew__hold": 0.0293121,
	"finish__timing__drv__max_slew_limit": 0.878915,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.811924,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 8,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 3,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00117849,
	"finish__power__switching__total": 0.000531756,
	"finish__power__leakage__total": 1.19137e-06,
	"finish__power__total": 0.00171144,
	"finish__design__io": 54,
	"finish__design__die__area": 36362.7,
	"finish__design__core__area": 24325.7,
	"finish__design__instance__count": 1905,
	"finish__design__instance__area": 23795.9,
	"finish__design__instance__count__stdcell": 1905,
	"finish__design__instance__area__stdcell": 23795.9,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.97822,
	"finish__design__instance__utilization__stdcell": 0.97822,
	"finish__design__rows": 41,
	"finish__design__rows:CoreSite": 41,
	"finish__design__sites": 13407,
	"finish__design__sites:CoreSite": 13407,
	"finish__flow__warnings__count": 12,
	"finish__flow__errors__count": 0
}