ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:996]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:997]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:998]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1122]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1123]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1124]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1125]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1126]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1127]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1128]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1253]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1254]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1255]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1256]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1257]
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
