// Seed: 1002021055
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    input id_6,
    input id_7
);
  always if (id_7) id_3 <= ~(1'h0);
endmodule
