{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635065170681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635065170683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 24 13:46:10 2021 " "Processing started: Sun Oct 24 13:46:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635065170683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1635065170683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off device -c device " "Command: quartus_eda --read_settings_files=off --write_settings_files=off device -c device" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1635065170684 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lvds_buf.qip " "Tcl Script File lvds_buf.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lvds_buf.qip " "set_global_assignment -name QIP_FILE lvds_buf.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1635065170813 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1635065170813 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "vhdl/pll_core/pll_core.qip " "Tcl Script File vhdl/pll_core/pll_core.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE vhdl/pll_core/pll_core.qip " "set_global_assignment -name QIP_FILE vhdl/pll_core/pll_core.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1635065170813 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1635065170813 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software/civ_001/pll_50_25.qip " "Tcl Script File software/civ_001/pll_50_25.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software/civ_001/pll_50_25.qip " "set_global_assignment -name QIP_FILE software/civ_001/pll_50_25.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1635065170813 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1635065170813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1635065171333 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "device_8_1200mv_85c_slow.vho /home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/ simulation " "Generated file device_8_1200mv_85c_slow.vho in folder \"/home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635065174045 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "device_8_1200mv_0c_slow.vho /home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/ simulation " "Generated file device_8_1200mv_0c_slow.vho in folder \"/home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635065175048 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "device_min_1200mv_0c_fast.vho /home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/ simulation " "Generated file device_min_1200mv_0c_fast.vho in folder \"/home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635065176053 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "device.vho /home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/ simulation " "Generated file device.vho in folder \"/home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635065177161 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "device_8_1200mv_85c_vhd_slow.sdo /home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/ simulation " "Generated file device_8_1200mv_85c_vhd_slow.sdo in folder \"/home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635065177991 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "device_8_1200mv_0c_vhd_slow.sdo /home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/ simulation " "Generated file device_8_1200mv_0c_vhd_slow.sdo in folder \"/home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635065179634 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "device_min_1200mv_0c_vhd_fast.sdo /home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/ simulation " "Generated file device_min_1200mv_0c_vhd_fast.sdo in folder \"/home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635065180765 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "device_vhd.sdo /home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/ simulation " "Generated file device_vhd.sdo in folder \"/home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635065181559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635065183739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 24 13:46:23 2021 " "Processing ended: Sun Oct 24 13:46:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635065183739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635065183739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635065183739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1635065183739 ""}
