#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jan 19 16:58:30 2018
# Process ID: 7156
# Current directory: D:/zynq7000资料/zynq/vivado视频代码 fpgapart里面/FPGA_Part/CodeSrc/CH29/MIZ702_1280X720P_OV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9508 D:\zynq7000资料\zynq\vivado视频代码 fpgapart里面\FPGA_Part\CodeSrc\CH29\MIZ702_1280X720P_OV\MIZ702.xpr
# Log file: D:/zynq7000资料/zynq/vivado视频代码 fpgapart里面/FPGA_Part/CodeSrc/CH29/MIZ702_1280X720P_OV/vivado.log
# Journal file: D:/zynq7000资料/zynq/vivado视频代码 fpgapart里面/FPGA_Part/CodeSrc/CH29/MIZ702_1280X720P_OV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/zynq7000资料/zynq/vivado视频代码 fpgapart里面/FPGA_Part/CodeSrc/CH29/MIZ702_1280X720P_OV/MIZ702.xpr}
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
open_bd_design {D:/zynq7000资料/zynq/vivado视频代码 fpgapart里面/FPGA_Part/CodeSrc/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd}
upgrade_ip [get_ips  {{d:/zynq7000×êá/zynq/vivadoêó′ú fpgapartà/FPGA_Part/CodeSrc/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/ip/system_axi_mem_intercon_0/system_axi_mem_intercon_0.xc} {d:/zynq7000×êá/zynq/vivadoêó′ú fpgapartà/FPGA_Part/CodeSrc/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/ip/system_ila_0_0/system_ila_0_0.xc} {d:/zynq7000×êá/zynq/vivadoêó′ú fpgapartà/FPGA_Part/CodeSrc/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xc} {d:/zynq7000×êá/zynq/vivadoêó′ú fpgapartà/FPGA_Part/CodeSrc/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0.xc} {d:/zynq7000×êá/zynq/vivadoêó′ú fpgapartà/FPGA_Part/CodeSrc/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xc} {d:/zynq7000×êá/zynq/vivadoêó′ú fpgapartà/FPGA_Part/CodeSrc/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xc} {d:/zynq7000×êá/zynq/vivadoêó′ú fpgapartà/FPGA_Part/CodeSrc/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_0/system_v_vid_in_axi4s_0_0.xc} {d:/zynq7000×êá/zynq/vivadoêó′ú fpgapartà/FPGA_Part/CodeSrc/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0.xc} {d:/zynq7000×êá/zynq/vivadoêó′ú fpgapartà/FPGA_Part/CodeSrc/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xc} {d:/zynq7000×êá/zynq/vivadoêó′ú fpgapartà/FPGA_Part/CodeSrc/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xc} {d:/zynq7000×êá/zynq/vivadoêó′ú fpgapartà/FPGA_Part/CodeSrc/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xc}}] -log ip_upgrade.log
close_project
