// Seed: 3222805067
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    output supply0 id_2,
    output tri1 id_3,
    input wire id_4,
    input supply0 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input wor id_8,
    input wire id_9,
    input wand id_10,
    input tri0 id_11,
    output tri1 id_12,
    output tri1 id_13,
    input tri0 id_14,
    input tri id_15,
    input tri id_16,
    input wire id_17,
    input supply1 id_18,
    output uwire id_19,
    output supply1 id_20
    , id_26,
    input wand id_21,
    output tri1 id_22,
    input uwire id_23,
    input wire id_24
);
  uwire id_27;
  for (id_28 = 1; 1; id_7 = 1) begin : LABEL_0
    assign id_19 = id_27 == 1;
  end
  wire id_29;
  wire id_30;
  module_0 modCall_1 (
      id_28,
      id_28,
      id_27,
      id_26,
      id_28,
      id_26
  );
endmodule
