module fibonacci_tb();
  reg clk,rst;
  wire [31:0] fib;
  fibonacci dut(clk,rst,fib);
  initial begin
    clk=0;
    forever #10 clk=~clk;
  end
  initial begin
    rst=1; #20 rst=0;
    #500;
    rst=1; #20; rst=0;
    #100;
    $finish;
  end
endmodule
