{
  "design": {
    "design_info": {
      "boundary_crc": "0x1307618064993699",
      "device": "xc7k410tffg900-2",
      "gen_directory": "../../../../bacon_fw.gen/sources_1/bd/bacon",
      "name": "bacon",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2.2"
    },
    "design_tree": {
      "microblaze_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "microblaze_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_us": ""
        },
        "m00_couplers": {
          "auto_ds": ""
        },
        "m01_couplers": {
          "auto_ds": ""
        },
        "m02_couplers": {
          "auto_ds": ""
        },
        "m03_couplers": {
          "auto_ds": ""
        },
        "m04_couplers": {
          "auto_pc": "",
          "auto_us": ""
        },
        "m05_couplers": {
          "auto_ds": ""
        },
        "m06_couplers": {
          "auto_ds": ""
        },
        "m07_couplers": {
          "auto_ds": ""
        },
        "m08_couplers": {
          "auto_ds": ""
        }
      },
      "microblaze_0_axi_intc": "",
      "microblaze_0_xlconcat": "",
      "mdm_0": "",
      "rst_wiz_100M": "",
      "clk_wiz_0": "",
      "xlconstant_reset": "",
      "xlconstant_0": "",
      "rst_clk_wiz_0_200M": "",
      "BCO_PROFILE_0": "",
      "DDS_CTRL_0": "",
      "xlslice_0": "",
      "xlconstant_2": "",
      "UARTS_AND_STROBES": {
        "SERIAL_BUF_CONFIG_0": "",
        "axi_uart16550_1": "",
        "SERIAL_BUF_CONFIG_1": "",
        "SERIAL_BUF_CONFIG_2": "",
        "SERIAL_BUF_CONFIG_3": "",
        "SERIAL_BUF_CONFIG_4": "",
        "axi_uart16550_0": "",
        "SERIAL_BUF_CONFIG_5": "",
        "clk_wiz_2": "",
        "SERIAL_BUF_CONFIG_6": "",
        "axi_uart16550_3": "",
        "util_vector_logic_1": "",
        "util_vector_logic_2": "",
        "SERIAL_BUF_CONFIG_7": "",
        "SERIAL_BUF_CONFIG_8": "",
        "SERIAL_BUF_CONFIG_9": "",
        "SERIAL_BUF_CONFIG_10": "",
        "SERIAL_BUF_CONFIG_11": ""
      },
      "SER7_IBUFDS_GTE2_v1_0_0": "",
      "SER7_IBUFDS_GTE2_v1_0_1": "",
      "SVV_AXI_CYCCNT_0": "",
      "SVV_LMB_GPIO_0": "",
      "SVV_LMB_LMK04828_SPI_0": "",
      "PROFILES_AND_STROBES": {
        "axi_bram_ctrl_0": "",
        "BACON_PROFILE_0": "",
        "blk_mem_gen_0": ""
      },
      "xlconstant_1": "",
      "fit_timer_0": ""
    },
    "interface_ports": {
      "DDS_AD9915": {
        "mode": "Master",
        "vlnv_bus_definition": "eliars:user:DDS_AD9915_CTRL:1.0",
        "vlnv": "eliars:user:DDS_AD9915_CTRL_rtl:1.0",
        "port_maps": {
          "drhold": {
            "physical_name": "DDS_AD9915_drhold",
            "direction": "O"
          },
          "rst": {
            "physical_name": "DDS_AD9915_rst",
            "direction": "O"
          },
          "PS": {
            "physical_name": "DDS_AD9915_ps",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "D": {
            "physical_name": "DDS_AD9915_d",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "F": {
            "physical_name": "DDS_AD9915_f",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "io_update": {
            "physical_name": "DDS_AD9915_io_update",
            "direction": "O"
          },
          "osk": {
            "physical_name": "DDS_AD9915_osk",
            "direction": "O"
          },
          "pwr_dwn": {
            "physical_name": "DDS_AD9915_pwr_dwn",
            "direction": "O"
          },
          "drctl": {
            "physical_name": "DDS_AD9915_drctl",
            "direction": "O"
          },
          "drover": {
            "physical_name": "DDS_AD9915_drover",
            "direction": "I"
          },
          "sync": {
            "physical_name": "DDS_AD9915_sync",
            "direction": "O"
          },
          "dir": {
            "physical_name": "DDS_AD9915_dir",
            "direction": "O"
          }
        }
      },
      "STR4_PN": {
        "mode": "Master",
        "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
        "vlnv": "eliars:user:SER_TRANS_rtl:1.0",
        "port_maps": {
          "DE": {
            "physical_name": "STR4_PN_de",
            "direction": "O"
          },
          "RE": {
            "physical_name": "STR4_PN_re",
            "direction": "O"
          },
          "DI": {
            "physical_name": "STR4_PN_di",
            "direction": "O"
          },
          "RO": {
            "physical_name": "STR4_PN_ro",
            "direction": "I"
          }
        }
      },
      "STR1_PN": {
        "mode": "Master",
        "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
        "vlnv": "eliars:user:SER_TRANS_rtl:1.0",
        "port_maps": {
          "DE": {
            "physical_name": "STR1_PN_de",
            "direction": "O"
          },
          "RE": {
            "physical_name": "STR1_PN_re",
            "direction": "O"
          },
          "DI": {
            "physical_name": "STR1_PN_di",
            "direction": "O"
          },
          "RO": {
            "physical_name": "STR1_PN_ro",
            "direction": "I"
          }
        }
      },
      "STR2_PRD": {
        "mode": "Master",
        "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
        "vlnv": "eliars:user:SER_TRANS_rtl:1.0",
        "port_maps": {
          "DE": {
            "physical_name": "STR2_PRD_de",
            "direction": "O"
          },
          "RE": {
            "physical_name": "STR2_PRD_re",
            "direction": "O"
          },
          "DI": {
            "physical_name": "STR2_PRD_di",
            "direction": "O"
          },
          "RO": {
            "physical_name": "STR2_PRD_ro",
            "direction": "I"
          }
        }
      },
      "STR3_PRM": {
        "mode": "Master",
        "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
        "vlnv": "eliars:user:SER_TRANS_rtl:1.0",
        "port_maps": {
          "DE": {
            "physical_name": "STR3_PRM_de",
            "direction": "O"
          },
          "RE": {
            "physical_name": "STR3_PRM_re",
            "direction": "O"
          },
          "DI": {
            "physical_name": "STR3_PRM_di",
            "direction": "O"
          },
          "RO": {
            "physical_name": "STR3_PRM_ro",
            "direction": "I"
          }
        }
      },
      "RS485_2_PC": {
        "mode": "Master",
        "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
        "vlnv": "eliars:user:SER_TRANS_rtl:1.0",
        "port_maps": {
          "DE": {
            "physical_name": "RS485_2_PC_de",
            "direction": "O"
          },
          "RE": {
            "physical_name": "RS485_2_PC_re",
            "direction": "O"
          },
          "DI": {
            "physical_name": "RS485_2_PC_di",
            "direction": "O"
          },
          "RO": {
            "physical_name": "RS485_2_PC_ro",
            "direction": "I"
          }
        }
      },
      "RS485_1_AFAR": {
        "mode": "Master",
        "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
        "vlnv": "eliars:user:SER_TRANS_rtl:1.0",
        "port_maps": {
          "DE": {
            "physical_name": "RS485_1_AFAR_de",
            "direction": "O"
          },
          "RE": {
            "physical_name": "RS485_1_AFAR_re",
            "direction": "O"
          },
          "DI": {
            "physical_name": "RS485_1_AFAR_di",
            "direction": "O"
          },
          "RO": {
            "physical_name": "RS485_1_AFAR_ro",
            "direction": "I"
          }
        }
      },
      "RS485_3": {
        "mode": "Master",
        "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
        "vlnv": "eliars:user:SER_TRANS_rtl:1.0",
        "port_maps": {
          "DE": {
            "physical_name": "RS485_3_de",
            "direction": "O"
          },
          "RE": {
            "physical_name": "RS485_3_re",
            "direction": "O"
          },
          "DI": {
            "physical_name": "RS485_3_di",
            "direction": "O"
          },
          "RO": {
            "physical_name": "RS485_3_ro",
            "direction": "I"
          }
        }
      },
      "RS485_4": {
        "mode": "Master",
        "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
        "vlnv": "eliars:user:SER_TRANS_rtl:1.0",
        "port_maps": {
          "DE": {
            "physical_name": "RS485_4_de",
            "direction": "O"
          },
          "RE": {
            "physical_name": "RS485_4_re",
            "direction": "O"
          },
          "DI": {
            "physical_name": "RS485_4_di",
            "direction": "O"
          },
          "RO": {
            "physical_name": "RS485_4_ro",
            "direction": "I"
          }
        }
      },
      "STR5": {
        "mode": "Master",
        "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
        "vlnv": "eliars:user:SER_TRANS_rtl:1.0",
        "port_maps": {
          "DE": {
            "physical_name": "STR5_de",
            "direction": "O"
          },
          "RE": {
            "physical_name": "STR5_re",
            "direction": "O"
          },
          "DI": {
            "physical_name": "STR5_di",
            "direction": "O"
          },
          "RO": {
            "physical_name": "STR5_ro",
            "direction": "I"
          }
        }
      },
      "STR6": {
        "mode": "Master",
        "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
        "vlnv": "eliars:user:SER_TRANS_rtl:1.0",
        "port_maps": {
          "DE": {
            "physical_name": "STR6_de",
            "direction": "O"
          },
          "RE": {
            "physical_name": "STR6_re",
            "direction": "O"
          },
          "DI": {
            "physical_name": "STR6_di",
            "direction": "O"
          },
          "RO": {
            "physical_name": "STR6_ro",
            "direction": "I"
          }
        }
      },
      "STR7": {
        "mode": "Master",
        "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
        "vlnv": "eliars:user:SER_TRANS_rtl:1.0",
        "port_maps": {
          "DE": {
            "physical_name": "STR7_de",
            "direction": "O"
          },
          "RE": {
            "physical_name": "STR7_re",
            "direction": "O"
          },
          "DI": {
            "physical_name": "STR7_di",
            "direction": "O"
          },
          "RO": {
            "physical_name": "STR7_ro",
            "direction": "I"
          }
        }
      },
      "STR8": {
        "mode": "Master",
        "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
        "vlnv": "eliars:user:SER_TRANS_rtl:1.0",
        "port_maps": {
          "DE": {
            "physical_name": "STR8_de",
            "direction": "O"
          },
          "RE": {
            "physical_name": "STR8_re",
            "direction": "O"
          },
          "DI": {
            "physical_name": "STR8_di",
            "direction": "O"
          },
          "RO": {
            "physical_name": "STR8_ro",
            "direction": "I"
          }
        }
      },
      "LMK04828": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:user:LMK04828:1.0",
        "vlnv": "xilinx.com:user:LMK04828_rtl:1.0",
        "port_maps": {
          "SDIO": {
            "physical_name": "LMK04828_sdio",
            "direction": "IO"
          },
          "SCLK": {
            "physical_name": "LMK04828_sclk",
            "direction": "O"
          },
          "RESET": {
            "physical_name": "LMK04828_reset",
            "direction": "O"
          },
          "SYNC": {
            "physical_name": "LMK04828_sync",
            "direction": "O"
          },
          "nCS": {
            "physical_name": "LMK04828_ncs",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "clk_in1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "SOUT_USB1": {
        "direction": "O"
      },
      "SIN_USB1": {
        "direction": "I"
      },
      "CLK0_JESD_P": {
        "direction": "I"
      },
      "CLK0_JESD_N": {
        "direction": "I"
      },
      "CLK1_JESD_P": {
        "direction": "I"
      },
      "CLK1_JESD_N": {
        "direction": "I"
      },
      "RESET_USB1": {
        "direction": "O"
      },
      "P76": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "P77": {
        "direction": "O"
      },
      "P74": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "P78": {
        "direction": "O"
      }
    },
    "components": {
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "ip_revision": "12",
        "xci_name": "bacon_microblaze_0_0",
        "xci_path": "ip\\bacon_microblaze_0_0\\bacon_microblaze_0_0.xci",
        "inst_hier_path": "microblaze_0",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_USE_BARREL": {
            "value": "1"
          },
          "C_USE_DIV": {
            "value": "1"
          },
          "C_USE_HW_MUL": {
            "value": "2"
          },
          "C_USE_INTERRUPT": {
            "value": "2"
          },
          "C_USE_MSR_INSTR": {
            "value": "1"
          },
          "C_USE_PCMP_INSTR": {
            "value": "1"
          }
        },
        "interface_ports": {
          "DLMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DP": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > bacon microblaze_0_local_memory/dlmb_bram_if_cntlr bacon PROFILES_AND_STROBES/axi_bram_ctrl_0",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "LMB_Sl_1": {
            "mode": "MirroredSlave",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "LMB_Sl_2": {
            "mode": "MirroredSlave",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "clk_in1": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "13",
            "xci_name": "bacon_dlmb_v10_0",
            "xci_path": "ip\\bacon_dlmb_v10_0\\bacon_dlmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_v10",
            "parameters": {
              "C_LMB_NUM_SLAVES": {
                "value": "3"
              }
            },
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0",
                  "LMB_Sl_1",
                  "LMB_Sl_2"
                ]
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "13",
            "xci_name": "bacon_ilmb_v10_0",
            "xci_path": "ip\\bacon_ilmb_v10_0\\bacon_ilmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "23",
            "xci_name": "bacon_dlmb_bram_if_cntlr_0",
            "xci_path": "ip\\bacon_dlmb_bram_if_cntlr_0\\bacon_dlmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > bacon microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "23",
            "xci_name": "bacon_ilmb_bram_if_cntlr_0",
            "xci_path": "ip\\bacon_ilmb_bram_if_cntlr_0\\bacon_ilmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "7",
            "xci_name": "bacon_lmb_bram_0",
            "xci_path": "ip\\bacon_lmb_bram_0\\bacon_lmb_bram_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/lmb_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_1",
              "LMB_Sl_1"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_2",
              "LMB_Sl_2"
            ]
          },
          "microblaze_0_dlmb": {
            "interface_ports": [
              "dlmb_v10/LMB_M",
              "DLMB"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ilmb_v10/LMB_M",
              "ILMB"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "clk_in1",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\bacon_microblaze_0_axi_periph_0\\bacon_microblaze_0_axi_periph_0.xci",
        "inst_hier_path": "microblaze_0_axi_periph",
        "xci_name": "bacon_microblaze_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "9"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "31",
            "xci_name": "bacon_xbar_0",
            "xci_path": "ip\\bacon_xbar_0\\bacon_xbar_0.xci",
            "inst_hier_path": "microblaze_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "9"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "30",
                "xci_name": "bacon_auto_us_1",
                "xci_path": "ip\\bacon_auto_us_1\\bacon_auto_us_1.xci",
                "inst_hier_path": "microblaze_0_axi_periph/s00_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s00_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "30",
                "xci_name": "bacon_auto_ds_0",
                "xci_path": "ip\\bacon_auto_ds_0\\bacon_auto_ds_0.xci",
                "inst_hier_path": "microblaze_0_axi_periph/m00_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "30",
                "xci_name": "bacon_auto_ds_1",
                "xci_path": "ip\\bacon_auto_ds_1\\bacon_auto_ds_1.xci",
                "inst_hier_path": "microblaze_0_axi_periph/m01_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m01_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "30",
                "xci_name": "bacon_auto_ds_2",
                "xci_path": "ip\\bacon_auto_ds_2\\bacon_auto_ds_2.xci",
                "inst_hier_path": "microblaze_0_axi_periph/m02_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m02_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "30",
                "xci_name": "bacon_auto_ds_3",
                "xci_path": "ip\\bacon_auto_ds_3\\bacon_auto_ds_3.xci",
                "inst_hier_path": "microblaze_0_axi_periph/m03_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m03_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "30",
                "xci_name": "bacon_auto_pc_0",
                "xci_path": "ip\\bacon_auto_pc_0\\bacon_auto_pc_0.xci",
                "inst_hier_path": "microblaze_0_axi_periph/m04_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "30",
                "xci_name": "bacon_auto_us_0",
                "xci_path": "ip\\bacon_auto_us_0\\bacon_auto_us_0.xci",
                "inst_hier_path": "microblaze_0_axi_periph/m04_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "512"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_auto_us": {
                "interface_ports": [
                  "auto_pc/M_AXI",
                  "auto_us/S_AXI"
                ]
              },
              "auto_us_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "m04_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "30",
                "xci_name": "bacon_auto_ds_4",
                "xci_path": "ip\\bacon_auto_ds_4\\bacon_auto_ds_4.xci",
                "inst_hier_path": "microblaze_0_axi_periph/m05_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m05_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "30",
                "xci_name": "bacon_auto_ds_5",
                "xci_path": "ip\\bacon_auto_ds_5\\bacon_auto_ds_5.xci",
                "inst_hier_path": "microblaze_0_axi_periph/m06_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m06_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "30",
                "xci_name": "bacon_auto_ds_6",
                "xci_path": "ip\\bacon_auto_ds_6\\bacon_auto_ds_6.xci",
                "inst_hier_path": "microblaze_0_axi_periph/m07_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m07_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "30",
                "xci_name": "bacon_auto_ds_7",
                "xci_path": "ip\\bacon_auto_ds_7\\bacon_auto_ds_7.xci",
                "inst_hier_path": "microblaze_0_axi_periph/m08_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m08_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "m05_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m05_couplers/M_AXI",
              "M05_AXI"
            ]
          },
          "m06_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m06_couplers/M_AXI",
              "M06_AXI"
            ]
          },
          "m07_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m07_couplers/M_AXI",
              "M07_AXI"
            ]
          },
          "m08_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m08_couplers/M_AXI",
              "M08_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m08_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m08_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN"
            ]
          }
        }
      },
      "microblaze_0_axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "ip_revision": "18",
        "xci_name": "bacon_microblaze_0_axi_intc_0",
        "xci_path": "ip\\bacon_microblaze_0_axi_intc_0\\bacon_microblaze_0_axi_intc_0.xci",
        "inst_hier_path": "microblaze_0_axi_intc",
        "parameters": {
          "C_HAS_FAST": {
            "value": "1"
          },
          "C_IRQ_IS_LEVEL": {
            "value": "0"
          }
        }
      },
      "microblaze_0_xlconcat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "bacon_microblaze_0_xlconcat_0",
        "xci_path": "ip\\bacon_microblaze_0_xlconcat_0\\bacon_microblaze_0_xlconcat_0.xci",
        "inst_hier_path": "microblaze_0_xlconcat",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1"
          },
          "IN10_WIDTH": {
            "value": "1"
          },
          "IN11_WIDTH": {
            "value": "1"
          },
          "IN12_WIDTH": {
            "value": "1"
          },
          "IN13_WIDTH": {
            "value": "1"
          },
          "IN14_WIDTH": {
            "value": "1"
          },
          "IN1_WIDTH": {
            "value": "1"
          },
          "IN2_WIDTH": {
            "value": "1"
          },
          "IN3_WIDTH": {
            "value": "1"
          },
          "IN4_WIDTH": {
            "value": "1"
          },
          "IN5_WIDTH": {
            "value": "1"
          },
          "IN6_WIDTH": {
            "value": "1"
          },
          "IN7_WIDTH": {
            "value": "1"
          },
          "IN8_WIDTH": {
            "value": "1"
          },
          "IN9_WIDTH": {
            "value": "1"
          },
          "NUM_PORTS": {
            "value": "15"
          }
        }
      },
      "mdm_0": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "ip_revision": "25",
        "xci_name": "bacon_mdm_1_0",
        "xci_path": "ip\\bacon_mdm_1_0\\bacon_mdm_1_0.xci",
        "inst_hier_path": "mdm_0",
        "parameters": {
          "C_ADDR_SIZE": {
            "value": "32"
          },
          "C_M_AXI_ADDR_WIDTH": {
            "value": "32"
          },
          "C_USE_UART": {
            "value": "1"
          }
        }
      },
      "rst_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "bacon_rst_clk_in1_100M_0",
        "xci_path": "ip\\bacon_rst_clk_in1_100M_0\\bacon_rst_clk_in1_100M_0.xci",
        "inst_hier_path": "rst_wiz_100M"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "bacon_clk_wiz_0_0",
        "xci_path": "ip\\bacon_clk_wiz_0_0\\bacon_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN2_JITTER_PS": {
            "value": "166.66"
          },
          "CLKOUT2_JITTER": {
            "value": "125.247"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "125.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "114.829"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_JITTER": {
            "value": "159.371"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "40.000"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_out_100M"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_out_125M"
          },
          "CLK_OUT3_PORT": {
            "value": "clk_out_200M"
          },
          "CLK_OUT4_PORT": {
            "value": "clk_out_40M"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "8"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "5"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "25"
          },
          "NUM_OUT_CLKS": {
            "value": "4"
          },
          "SECONDARY_IN_FREQ": {
            "value": "100.000"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_INCLK_SWITCHOVER": {
            "value": "false"
          }
        }
      },
      "xlconstant_reset": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "bacon_xlconstant_0_0",
        "xci_path": "ip\\bacon_xlconstant_0_0\\bacon_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_reset"
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "bacon_xlconstant_0_1",
        "xci_path": "ip\\bacon_xlconstant_0_1\\bacon_xlconstant_0_1.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "rst_clk_wiz_0_200M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "bacon_rst_clk_wiz_0_200M_0",
        "xci_path": "ip\\bacon_rst_clk_wiz_0_200M_0\\bacon_rst_clk_wiz_0_200M_0.xci",
        "inst_hier_path": "rst_clk_wiz_0_200M"
      },
      "BCO_PROFILE_0": {
        "vlnv": "eliars.ru:user:BCO_PROFILE:2.0",
        "ip_revision": "108",
        "xci_name": "bacon_BCO_PROFILE_0_2",
        "xci_path": "ip\\bacon_BCO_PROFILE_0_2\\bacon_BCO_PROFILE_0_2.xci",
        "inst_hier_path": "BCO_PROFILE_0"
      },
      "DDS_CTRL_0": {
        "vlnv": "eliars.ru:user:DDS_CTRL:1.1",
        "ip_revision": "281",
        "xci_name": "bacon_DDS_CTRL_0_0",
        "xci_path": "ip\\bacon_DDS_CTRL_0_0\\bacon_DDS_CTRL_0_0.xci",
        "inst_hier_path": "DDS_CTRL_0"
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "bacon_xlslice_0_0",
        "xci_path": "ip\\bacon_xlslice_0_0\\bacon_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0"
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "bacon_xlconstant_2_0",
        "xci_path": "ip\\bacon_xlconstant_2_0\\bacon_xlconstant_2_0.xci",
        "inst_hier_path": "xlconstant_2",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "UARTS_AND_STROBES": {
        "interface_ports": {
          "STR4_PN": {
            "mode": "Master",
            "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
            "vlnv": "eliars:user:SER_TRANS_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "STR1_PN": {
            "mode": "Master",
            "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
            "vlnv": "eliars:user:SER_TRANS_rtl:1.0"
          },
          "STR2_PRD": {
            "mode": "Master",
            "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
            "vlnv": "eliars:user:SER_TRANS_rtl:1.0"
          },
          "STR3_PRM": {
            "mode": "Master",
            "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
            "vlnv": "eliars:user:SER_TRANS_rtl:1.0"
          },
          "RS485_2_PC": {
            "mode": "Master",
            "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
            "vlnv": "eliars:user:SER_TRANS_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "RS485_1_AFAR": {
            "mode": "Master",
            "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
            "vlnv": "eliars:user:SER_TRANS_rtl:1.0"
          },
          "RS485_3": {
            "mode": "Master",
            "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
            "vlnv": "eliars:user:SER_TRANS_rtl:1.0"
          },
          "S_AXI3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "RS485_4": {
            "mode": "Master",
            "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
            "vlnv": "eliars:user:SER_TRANS_rtl:1.0"
          },
          "STR5": {
            "mode": "Master",
            "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
            "vlnv": "eliars:user:SER_TRANS_rtl:1.0"
          },
          "STR6": {
            "mode": "Master",
            "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
            "vlnv": "eliars:user:SER_TRANS_rtl:1.0"
          },
          "STR7": {
            "mode": "Master",
            "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
            "vlnv": "eliars:user:SER_TRANS_rtl:1.0"
          },
          "STR8": {
            "mode": "Master",
            "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
            "vlnv": "eliars:user:SER_TRANS_rtl:1.0"
          }
        },
        "ports": {
          "STR_PN": {
            "direction": "I"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "STR_PRD": {
            "direction": "I"
          },
          "STR_PRM": {
            "direction": "I"
          },
          "intr_uart_rs485_pc": {
            "direction": "O"
          },
          "intr_uart_rs485_afar": {
            "direction": "O"
          },
          "sout_usb1": {
            "direction": "O"
          },
          "sin_usb1": {
            "direction": "I"
          },
          "intr_uart_usb1": {
            "direction": "O"
          },
          "RESET_USB1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "SERIAL_BUF_CONFIG_0": {
            "vlnv": "eliars:user:SERIAL_BUF_CONFIG:1.0",
            "ip_revision": "10",
            "xci_name": "bacon_SERIAL_BUF_CONFIG_0_1",
            "xci_path": "ip\\bacon_SERIAL_BUF_CONFIG_0_1\\bacon_SERIAL_BUF_CONFIG_0_1.xci",
            "inst_hier_path": "UARTS_AND_STROBES/SERIAL_BUF_CONFIG_0",
            "parameters": {
              "MODE": {
                "value": "Transmit Only"
              }
            }
          },
          "axi_uart16550_1": {
            "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
            "ip_revision": "32",
            "xci_name": "bacon_axi_uart16550_1_0",
            "xci_path": "ip\\bacon_axi_uart16550_1_0\\bacon_axi_uart16550_1_0.xci",
            "inst_hier_path": "UARTS_AND_STROBES/axi_uart16550_1",
            "parameters": {
              "C_EXTERNAL_XIN_CLK_HZ": {
                "value": "14745600"
              },
              "C_EXTERNAL_XIN_CLK_HZ_d": {
                "value": "14.7456"
              },
              "C_HAS_EXTERNAL_XIN": {
                "value": "1"
              }
            }
          },
          "SERIAL_BUF_CONFIG_1": {
            "vlnv": "eliars:user:SERIAL_BUF_CONFIG:1.0",
            "ip_revision": "10",
            "xci_name": "bacon_SERIAL_BUF_CONFIG_1_0",
            "xci_path": "ip\\bacon_SERIAL_BUF_CONFIG_1_0\\bacon_SERIAL_BUF_CONFIG_1_0.xci",
            "inst_hier_path": "UARTS_AND_STROBES/SERIAL_BUF_CONFIG_1",
            "parameters": {
              "MODE": {
                "value": "Transmit Only"
              }
            }
          },
          "SERIAL_BUF_CONFIG_2": {
            "vlnv": "eliars:user:SERIAL_BUF_CONFIG:1.0",
            "ip_revision": "10",
            "xci_name": "bacon_SERIAL_BUF_CONFIG_2_0",
            "xci_path": "ip\\bacon_SERIAL_BUF_CONFIG_2_0\\bacon_SERIAL_BUF_CONFIG_2_0.xci",
            "inst_hier_path": "UARTS_AND_STROBES/SERIAL_BUF_CONFIG_2",
            "parameters": {
              "MODE": {
                "value": "Transmit Only"
              }
            }
          },
          "SERIAL_BUF_CONFIG_3": {
            "vlnv": "eliars:user:SERIAL_BUF_CONFIG:1.0",
            "ip_revision": "10",
            "xci_name": "bacon_SERIAL_BUF_CONFIG_3_0",
            "xci_path": "ip\\bacon_SERIAL_BUF_CONFIG_3_0\\bacon_SERIAL_BUF_CONFIG_3_0.xci",
            "inst_hier_path": "UARTS_AND_STROBES/SERIAL_BUF_CONFIG_3",
            "parameters": {
              "MODE": {
                "value": "Transmit Only"
              }
            }
          },
          "SERIAL_BUF_CONFIG_4": {
            "vlnv": "eliars:user:SERIAL_BUF_CONFIG:1.0",
            "ip_revision": "10",
            "xci_name": "bacon_SERIAL_BUF_CONFIG_4_0",
            "xci_path": "ip\\bacon_SERIAL_BUF_CONFIG_4_0\\bacon_SERIAL_BUF_CONFIG_4_0.xci",
            "inst_hier_path": "UARTS_AND_STROBES/SERIAL_BUF_CONFIG_4"
          },
          "axi_uart16550_0": {
            "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
            "ip_revision": "32",
            "xci_name": "bacon_axi_uart16550_0_0",
            "xci_path": "ip\\bacon_axi_uart16550_0_0\\bacon_axi_uart16550_0_0.xci",
            "inst_hier_path": "UARTS_AND_STROBES/axi_uart16550_0",
            "parameters": {
              "C_EXTERNAL_XIN_CLK_HZ": {
                "value": "14745600"
              },
              "C_EXTERNAL_XIN_CLK_HZ_d": {
                "value": "14.7456"
              },
              "C_HAS_EXTERNAL_XIN": {
                "value": "1"
              }
            }
          },
          "SERIAL_BUF_CONFIG_5": {
            "vlnv": "eliars:user:SERIAL_BUF_CONFIG:1.0",
            "ip_revision": "10",
            "xci_name": "bacon_SERIAL_BUF_CONFIG_5_0",
            "xci_path": "ip\\bacon_SERIAL_BUF_CONFIG_5_0\\bacon_SERIAL_BUF_CONFIG_5_0.xci",
            "inst_hier_path": "UARTS_AND_STROBES/SERIAL_BUF_CONFIG_5",
            "parameters": {
              "MODE": {
                "value": "Half Duplex"
              }
            }
          },
          "clk_wiz_2": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "ip_revision": "13",
            "xci_name": "bacon_clk_wiz_2_0",
            "xci_path": "ip\\bacon_clk_wiz_2_0\\bacon_clk_wiz_2_0.xci",
            "inst_hier_path": "UARTS_AND_STROBES/clk_wiz_2",
            "parameters": {
              "CLKOUT1_JITTER": {
                "value": "462.254"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "507.185"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "14.7456"
              },
              "CLK_OUT1_PORT": {
                "value": "clk_out_14M7456"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "60.250"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "58.375"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "7"
              },
              "USE_LOCKED": {
                "value": "false"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "SERIAL_BUF_CONFIG_6": {
            "vlnv": "eliars:user:SERIAL_BUF_CONFIG:1.0",
            "ip_revision": "10",
            "xci_name": "bacon_SERIAL_BUF_CONFIG_6_0",
            "xci_path": "ip\\bacon_SERIAL_BUF_CONFIG_6_0\\bacon_SERIAL_BUF_CONFIG_6_0.xci",
            "inst_hier_path": "UARTS_AND_STROBES/SERIAL_BUF_CONFIG_6",
            "parameters": {
              "MODE": {
                "value": "Unused"
              }
            }
          },
          "axi_uart16550_3": {
            "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
            "ip_revision": "32",
            "xci_name": "bacon_axi_uart16550_3_0",
            "xci_path": "ip\\bacon_axi_uart16550_3_0\\bacon_axi_uart16550_3_0.xci",
            "inst_hier_path": "UARTS_AND_STROBES/axi_uart16550_3",
            "parameters": {
              "C_EXTERNAL_XIN_CLK_HZ": {
                "value": "14745600"
              },
              "C_EXTERNAL_XIN_CLK_HZ_d": {
                "value": "14.7456"
              },
              "C_HAS_EXTERNAL_XIN": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "ip_revision": "3",
            "xci_name": "bacon_util_vector_logic_1_0",
            "xci_path": "ip\\bacon_util_vector_logic_1_0\\bacon_util_vector_logic_1_0.xci",
            "inst_hier_path": "UARTS_AND_STROBES/util_vector_logic_1",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "ip_revision": "3",
            "xci_name": "bacon_util_vector_logic_2_0",
            "xci_path": "ip\\bacon_util_vector_logic_2_0\\bacon_util_vector_logic_2_0.xci",
            "inst_hier_path": "UARTS_AND_STROBES/util_vector_logic_2",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              }
            }
          },
          "SERIAL_BUF_CONFIG_7": {
            "vlnv": "eliars:user:SERIAL_BUF_CONFIG:1.0",
            "ip_revision": "10",
            "xci_name": "bacon_SERIAL_BUF_CONFIG_7_0",
            "xci_path": "ip\\bacon_SERIAL_BUF_CONFIG_7_0\\bacon_SERIAL_BUF_CONFIG_7_0.xci",
            "inst_hier_path": "UARTS_AND_STROBES/SERIAL_BUF_CONFIG_7",
            "parameters": {
              "MODE": {
                "value": "Unused"
              }
            }
          },
          "SERIAL_BUF_CONFIG_8": {
            "vlnv": "eliars:user:SERIAL_BUF_CONFIG:1.0",
            "ip_revision": "10",
            "xci_name": "bacon_SERIAL_BUF_CONFIG_8_0",
            "xci_path": "ip\\bacon_SERIAL_BUF_CONFIG_8_0\\bacon_SERIAL_BUF_CONFIG_8_0.xci",
            "inst_hier_path": "UARTS_AND_STROBES/SERIAL_BUF_CONFIG_8",
            "parameters": {
              "MODE": {
                "value": "Unused"
              }
            }
          },
          "SERIAL_BUF_CONFIG_9": {
            "vlnv": "eliars:user:SERIAL_BUF_CONFIG:1.0",
            "ip_revision": "10",
            "xci_name": "bacon_SERIAL_BUF_CONFIG_9_0",
            "xci_path": "ip\\bacon_SERIAL_BUF_CONFIG_9_0\\bacon_SERIAL_BUF_CONFIG_9_0.xci",
            "inst_hier_path": "UARTS_AND_STROBES/SERIAL_BUF_CONFIG_9",
            "parameters": {
              "MODE": {
                "value": "Unused"
              }
            }
          },
          "SERIAL_BUF_CONFIG_10": {
            "vlnv": "eliars:user:SERIAL_BUF_CONFIG:1.0",
            "ip_revision": "10",
            "xci_name": "bacon_SERIAL_BUF_CONFIG_10_0",
            "xci_path": "ip\\bacon_SERIAL_BUF_CONFIG_10_0\\bacon_SERIAL_BUF_CONFIG_10_0.xci",
            "inst_hier_path": "UARTS_AND_STROBES/SERIAL_BUF_CONFIG_10",
            "parameters": {
              "MODE": {
                "value": "Unused"
              }
            }
          },
          "SERIAL_BUF_CONFIG_11": {
            "vlnv": "eliars:user:SERIAL_BUF_CONFIG:1.0",
            "ip_revision": "10",
            "xci_name": "bacon_SERIAL_BUF_CONFIG_11_0",
            "xci_path": "ip\\bacon_SERIAL_BUF_CONFIG_11_0\\bacon_SERIAL_BUF_CONFIG_11_0.xci",
            "inst_hier_path": "UARTS_AND_STROBES/SERIAL_BUF_CONFIG_11",
            "parameters": {
              "MODE": {
                "value": "Unused"
              }
            }
          }
        },
        "interface_nets": {
          "Conn2": {
            "interface_ports": [
              "axi_uart16550_3/S_AXI",
              "S_AXI3"
            ]
          },
          "SERIAL_BUF_CONFIG_0_SER_TRANS": {
            "interface_ports": [
              "STR4_PN",
              "SERIAL_BUF_CONFIG_0/SER_TRANS"
            ]
          },
          "SERIAL_BUF_CONFIG_10_SER_TRANS": {
            "interface_ports": [
              "STR7",
              "SERIAL_BUF_CONFIG_10/SER_TRANS"
            ]
          },
          "SERIAL_BUF_CONFIG_11_SER_TRANS": {
            "interface_ports": [
              "STR8",
              "SERIAL_BUF_CONFIG_11/SER_TRANS"
            ]
          },
          "SERIAL_BUF_CONFIG_1_SER_TRANS": {
            "interface_ports": [
              "STR1_PN",
              "SERIAL_BUF_CONFIG_1/SER_TRANS"
            ]
          },
          "SERIAL_BUF_CONFIG_2_SER_TRANS": {
            "interface_ports": [
              "STR2_PRD",
              "SERIAL_BUF_CONFIG_2/SER_TRANS"
            ]
          },
          "SERIAL_BUF_CONFIG_3_SER_TRANS": {
            "interface_ports": [
              "STR3_PRM",
              "SERIAL_BUF_CONFIG_3/SER_TRANS"
            ]
          },
          "SERIAL_BUF_CONFIG_4_SER_TRANS": {
            "interface_ports": [
              "RS485_2_PC",
              "SERIAL_BUF_CONFIG_4/SER_TRANS"
            ]
          },
          "SERIAL_BUF_CONFIG_5_SER_TRANS": {
            "interface_ports": [
              "RS485_1_AFAR",
              "SERIAL_BUF_CONFIG_5/SER_TRANS"
            ]
          },
          "SERIAL_BUF_CONFIG_6_SER_TRANS": {
            "interface_ports": [
              "RS485_3",
              "SERIAL_BUF_CONFIG_6/SER_TRANS"
            ]
          },
          "SERIAL_BUF_CONFIG_7_SER_TRANS": {
            "interface_ports": [
              "RS485_4",
              "SERIAL_BUF_CONFIG_7/SER_TRANS"
            ]
          },
          "SERIAL_BUF_CONFIG_8_SER_TRANS": {
            "interface_ports": [
              "STR5",
              "SERIAL_BUF_CONFIG_8/SER_TRANS"
            ]
          },
          "SERIAL_BUF_CONFIG_9_SER_TRANS": {
            "interface_ports": [
              "STR6",
              "SERIAL_BUF_CONFIG_9/SER_TRANS"
            ]
          },
          "microblaze_0_axi_periph_M05_AXI": {
            "interface_ports": [
              "S_AXI1",
              "axi_uart16550_0/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_M06_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_uart16550_1/S_AXI"
            ]
          }
        },
        "nets": {
          "BCO_PROFILE_0_str_pn_out": {
            "ports": [
              "STR_PN",
              "SERIAL_BUF_CONFIG_0/in_DI",
              "SERIAL_BUF_CONFIG_1/in_DI"
            ]
          },
          "BCO_PROFILE_0_str_prd": {
            "ports": [
              "STR_PRD",
              "SERIAL_BUF_CONFIG_2/in_DI"
            ]
          },
          "BCO_PROFILE_0_str_prm": {
            "ports": [
              "STR_PRM",
              "SERIAL_BUF_CONFIG_3/in_DI"
            ]
          },
          "INVERTER_1_dout": {
            "ports": [
              "util_vector_logic_1/Res",
              "SERIAL_BUF_CONFIG_5/in_DE",
              "SERIAL_BUF_CONFIG_5/in_RE"
            ]
          },
          "INVERTER_2_dout": {
            "ports": [
              "util_vector_logic_2/Res",
              "SERIAL_BUF_CONFIG_4/in_DE",
              "SERIAL_BUF_CONFIG_4/in_RE"
            ]
          },
          "SERIAL_BUF_CONFIG_4_out_RO": {
            "ports": [
              "SERIAL_BUF_CONFIG_4/out_RO",
              "axi_uart16550_0/sin"
            ]
          },
          "SERIAL_BUF_CONFIG_5_out_RO": {
            "ports": [
              "SERIAL_BUF_CONFIG_5/out_RO",
              "axi_uart16550_1/sin"
            ]
          },
          "axi_uart16550_0_dtrn": {
            "ports": [
              "axi_uart16550_0/dtrn",
              "util_vector_logic_2/Op1"
            ]
          },
          "axi_uart16550_0_ip2intc_irpt": {
            "ports": [
              "axi_uart16550_0/ip2intc_irpt",
              "intr_uart_rs485_pc"
            ]
          },
          "axi_uart16550_0_sout": {
            "ports": [
              "axi_uart16550_0/sout",
              "SERIAL_BUF_CONFIG_4/in_DI"
            ]
          },
          "axi_uart16550_1_dtrn": {
            "ports": [
              "axi_uart16550_1/dtrn",
              "util_vector_logic_1/Op1"
            ]
          },
          "axi_uart16550_1_ip2intc_irpt": {
            "ports": [
              "axi_uart16550_1/ip2intc_irpt",
              "intr_uart_rs485_afar"
            ]
          },
          "axi_uart16550_1_sout": {
            "ports": [
              "axi_uart16550_1/sout",
              "SERIAL_BUF_CONFIG_5/in_DI"
            ]
          },
          "axi_uart16550_3_ip2intc_irpt": {
            "ports": [
              "axi_uart16550_3/ip2intc_irpt",
              "intr_uart_usb1"
            ]
          },
          "axi_uart16550_3_out1n": {
            "ports": [
              "axi_uart16550_3/out1n",
              "RESET_USB1"
            ]
          },
          "axi_uart16550_3_sout": {
            "ports": [
              "axi_uart16550_3/sout",
              "sout_usb1"
            ]
          },
          "clk_wiz_0_clk_out_100M": {
            "ports": [
              "s_axi_aclk",
              "axi_uart16550_0/s_axi_aclk",
              "axi_uart16550_1/s_axi_aclk",
              "axi_uart16550_3/s_axi_aclk",
              "clk_wiz_2/clk_in1"
            ]
          },
          "clk_wiz_2_clk_out_29M4912": {
            "ports": [
              "clk_wiz_2/clk_out_14M7456",
              "axi_uart16550_0/xin",
              "axi_uart16550_1/xin",
              "axi_uart16550_3/xin"
            ]
          },
          "rst_clk_in1_100M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_uart16550_0/s_axi_aresetn",
              "axi_uart16550_1/s_axi_aresetn",
              "axi_uart16550_3/s_axi_aresetn"
            ]
          },
          "sin_usb1_1": {
            "ports": [
              "sin_usb1",
              "axi_uart16550_3/sin"
            ]
          }
        }
      },
      "SER7_IBUFDS_GTE2_v1_0_0": {
        "vlnv": "xilinx.com:user:SER7_IBUFDS_GTE2_v1_0:1.0",
        "ip_revision": "2",
        "xci_name": "bacon_SER7_IBUFDS_GTE2_v1_0_0_0",
        "xci_path": "ip\\bacon_SER7_IBUFDS_GTE2_v1_0_0_0\\bacon_SER7_IBUFDS_GTE2_v1_0_0_0.xci",
        "inst_hier_path": "SER7_IBUFDS_GTE2_v1_0_0"
      },
      "SER7_IBUFDS_GTE2_v1_0_1": {
        "vlnv": "xilinx.com:user:SER7_IBUFDS_GTE2_v1_0:1.0",
        "ip_revision": "2",
        "xci_name": "bacon_SER7_IBUFDS_GTE2_v1_0_1_0",
        "xci_path": "ip\\bacon_SER7_IBUFDS_GTE2_v1_0_1_0\\bacon_SER7_IBUFDS_GTE2_v1_0_1_0.xci",
        "inst_hier_path": "SER7_IBUFDS_GTE2_v1_0_1"
      },
      "SVV_AXI_CYCCNT_0": {
        "vlnv": "xilinx.com:user:SVV_AXI_CYCCNT:1.0",
        "ip_revision": "3",
        "xci_name": "bacon_SVV_AXI_CYCCNT_0_0",
        "xci_path": "ip\\bacon_SVV_AXI_CYCCNT_0_0\\bacon_SVV_AXI_CYCCNT_0_0.xci",
        "inst_hier_path": "SVV_AXI_CYCCNT_0"
      },
      "SVV_LMB_GPIO_0": {
        "vlnv": "eliars:user:SVV_LMB_GPIO:2.0",
        "ip_revision": "38",
        "xci_name": "bacon_SVV_LMB_GPIO_0_0",
        "xci_path": "ip\\bacon_SVV_LMB_GPIO_0_0\\bacon_SVV_LMB_GPIO_0_0.xci",
        "inst_hier_path": "SVV_LMB_GPIO_0",
        "interface_ports": {
          "SLMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SLMB"
          }
        }
      },
      "SVV_LMB_LMK04828_SPI_0": {
        "vlnv": "xilinx.com:user:SVV_LMB_LMK04828_SPI:1.0",
        "ip_revision": "14",
        "xci_name": "bacon_SVV_LMB_LMK04828_SPI_0_0",
        "xci_path": "ip\\bacon_SVV_LMB_LMK04828_SPI_0_0\\bacon_SVV_LMB_LMK04828_SPI_0_0.xci",
        "inst_hier_path": "SVV_LMB_LMK04828_SPI_0",
        "interface_ports": {
          "SLMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SLMB"
          }
        }
      },
      "PROFILES_AND_STROBES": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "en_zond_in": {
            "direction": "I"
          },
          "clk_prof": {
            "direction": "I"
          },
          "str_pn": {
            "direction": "O"
          },
          "str_pn_out": {
            "direction": "O"
          },
          "str_dds": {
            "direction": "O"
          },
          "str_prd": {
            "direction": "O"
          },
          "str_prm": {
            "direction": "O"
          },
          "str_adc": {
            "direction": "O"
          },
          "clk_adc_div16": {
            "direction": "O"
          },
          "en_zond": {
            "direction": "O"
          }
        },
        "components": {
          "axi_bram_ctrl_0": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "ip_revision": "9",
            "xci_name": "bacon_axi_bram_ctrl_0_1",
            "xci_path": "ip\\bacon_axi_bram_ctrl_0_1\\bacon_axi_bram_ctrl_0_1.xci",
            "inst_hier_path": "PROFILES_AND_STROBES/axi_bram_ctrl_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512"
              },
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0xC2000000 512 > bacon PROFILES_AND_STROBES/blk_mem_gen_0",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "BACON_PROFILE_0": {
            "vlnv": "xilinx.com:user:BACON_PROFILE:2.0",
            "ip_revision": "15",
            "xci_name": "bacon_BACON_PROFILE_0_1",
            "xci_path": "ip\\bacon_BACON_PROFILE_0_1\\bacon_BACON_PROFILE_0_1.xci",
            "inst_hier_path": "PROFILES_AND_STROBES/BACON_PROFILE_0"
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "7",
            "xci_name": "bacon_blk_mem_gen_0_2",
            "xci_path": "ip\\bacon_blk_mem_gen_0_2\\bacon_blk_mem_gen_0_2.xci",
            "inst_hier_path": "PROFILES_AND_STROBES/blk_mem_gen_0",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              }
            }
          }
        },
        "interface_nets": {
          "BACON_PROFILE_0_BRAM": {
            "interface_ports": [
              "BACON_PROFILE_0/BRAM",
              "blk_mem_gen_0/BRAM_PORTB"
            ]
          },
          "axi_bram_ctrl_0_BRAM_PORTA": {
            "interface_ports": [
              "axi_bram_ctrl_0/BRAM_PORTA",
              "blk_mem_gen_0/BRAM_PORTA"
            ]
          },
          "microblaze_0_axi_periph_M04_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_bram_ctrl_0/S_AXI"
            ]
          }
        },
        "nets": {
          "BACON_PROFILE_0_clk_adc_div_16": {
            "ports": [
              "BACON_PROFILE_0/clk_adc_div_16",
              "clk_adc_div16"
            ]
          },
          "BACON_PROFILE_0_en_zond_snc": {
            "ports": [
              "BACON_PROFILE_0/en_zond_snc",
              "en_zond"
            ]
          },
          "BACON_PROFILE_0_str_adc": {
            "ports": [
              "BACON_PROFILE_0/str_adc",
              "str_adc"
            ]
          },
          "BACON_PROFILE_0_str_dds": {
            "ports": [
              "BACON_PROFILE_0/str_dds",
              "str_dds"
            ]
          },
          "BACON_PROFILE_0_str_pn": {
            "ports": [
              "BACON_PROFILE_0/str_pn",
              "str_pn"
            ]
          },
          "BACON_PROFILE_0_str_pn_out": {
            "ports": [
              "BACON_PROFILE_0/str_pn_out",
              "str_pn_out"
            ]
          },
          "BACON_PROFILE_0_str_prd": {
            "ports": [
              "BACON_PROFILE_0/str_prd",
              "str_prd"
            ]
          },
          "BACON_PROFILE_0_str_prm": {
            "ports": [
              "BACON_PROFILE_0/str_prm",
              "str_prm"
            ]
          },
          "clk_wiz_0_clk_out_100M": {
            "ports": [
              "s_axi_aclk",
              "axi_bram_ctrl_0/s_axi_aclk"
            ]
          },
          "clk_wiz_0_clk_out_125M": {
            "ports": [
              "clk_prof",
              "BACON_PROFILE_0/clk_prof"
            ]
          },
          "rst_clk_wiz_0_200M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_bram_ctrl_0/s_axi_aresetn"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "en_zond_in",
              "BACON_PROFILE_0/en_zond"
            ]
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "bacon_xlconstant_1_0",
        "xci_path": "ip\\bacon_xlconstant_1_0\\bacon_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "fit_timer_0": {
        "vlnv": "xilinx.com:ip:fit_timer:2.0",
        "ip_revision": "11",
        "xci_name": "bacon_fit_timer_0_0",
        "xci_path": "ip\\bacon_fit_timer_0_0\\bacon_fit_timer_0_0.xci",
        "inst_hier_path": "fit_timer_0",
        "parameters": {
          "C_NO_CLOCKS": {
            "value": "1000000"
          }
        }
      }
    },
    "interface_nets": {
      "Conn": {
        "interface_ports": [
          "SVV_LMB_GPIO_0/SLMB",
          "microblaze_0_local_memory/LMB_Sl_1"
        ]
      },
      "Conn1": {
        "interface_ports": [
          "microblaze_0_local_memory/LMB_Sl_2",
          "SVV_LMB_LMK04828_SPI_0/SLMB"
        ]
      },
      "DDS_CTRL_0_AD9915": {
        "interface_ports": [
          "DDS_AD9915",
          "DDS_CTRL_0/AD9915"
        ]
      },
      "SERIAL_BUF_CONFIG_0_SER_TRANS": {
        "interface_ports": [
          "STR4_PN",
          "UARTS_AND_STROBES/STR4_PN"
        ]
      },
      "SERIAL_BUF_CONFIG_1_SER_TRANS": {
        "interface_ports": [
          "STR1_PN",
          "UARTS_AND_STROBES/STR1_PN"
        ]
      },
      "SERIAL_BUF_CONFIG_2_SER_TRANS": {
        "interface_ports": [
          "STR2_PRD",
          "UARTS_AND_STROBES/STR2_PRD"
        ]
      },
      "SERIAL_BUF_CONFIG_3_SER_TRANS": {
        "interface_ports": [
          "STR3_PRM",
          "UARTS_AND_STROBES/STR3_PRM"
        ]
      },
      "SERIAL_BUF_CONFIG_4_SER_TRANS": {
        "interface_ports": [
          "RS485_2_PC",
          "UARTS_AND_STROBES/RS485_2_PC"
        ]
      },
      "SERIAL_BUF_CONFIG_5_SER_TRANS": {
        "interface_ports": [
          "RS485_1_AFAR",
          "UARTS_AND_STROBES/RS485_1_AFAR"
        ]
      },
      "SVV_LMB_LMK04828_SPI_0_LMK": {
        "interface_ports": [
          "LMK04828",
          "SVV_LMB_LMK04828_SPI_0/LMK"
        ]
      },
      "UARTS_AND_STROBES_RS485_3": {
        "interface_ports": [
          "RS485_3",
          "UARTS_AND_STROBES/RS485_3"
        ]
      },
      "UARTS_AND_STROBES_RS485_4": {
        "interface_ports": [
          "RS485_4",
          "UARTS_AND_STROBES/RS485_4"
        ]
      },
      "UARTS_AND_STROBES_STR5": {
        "interface_ports": [
          "STR5",
          "UARTS_AND_STROBES/STR5"
        ]
      },
      "UARTS_AND_STROBES_STR6": {
        "interface_ports": [
          "STR6",
          "UARTS_AND_STROBES/STR6"
        ]
      },
      "UARTS_AND_STROBES_STR7": {
        "interface_ports": [
          "STR7",
          "UARTS_AND_STROBES/STR7"
        ]
      },
      "UARTS_AND_STROBES_STR8": {
        "interface_ports": [
          "STR8",
          "UARTS_AND_STROBES/STR8"
        ]
      },
      "microblaze_0_axi_dp": {
        "interface_ports": [
          "microblaze_0_axi_periph/S00_AXI",
          "microblaze_0/M_AXI_DP"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M01_AXI",
          "mdm_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M02_AXI",
          "BCO_PROFILE_0/s00_axi"
        ]
      },
      "microblaze_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M03_AXI",
          "DDS_CTRL_0/s00_axi"
        ]
      },
      "microblaze_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M04_AXI",
          "PROFILES_AND_STROBES/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M05_AXI",
          "UARTS_AND_STROBES/S_AXI1"
        ]
      },
      "microblaze_0_axi_periph_M06_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M06_AXI",
          "UARTS_AND_STROBES/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M07_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M07_AXI",
          "SVV_AXI_CYCCNT_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M08_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M08_AXI",
          "UARTS_AND_STROBES/S_AXI3"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_0/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "microblaze_0_intc_axi": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "microblaze_0_axi_intc/s_axi"
        ]
      },
      "microblaze_0_interrupt": {
        "interface_ports": [
          "microblaze_0_axi_intc/interrupt",
          "microblaze_0/INTERRUPT"
        ]
      }
    },
    "nets": {
      "BCO_PROFILE_0_clk_adc_div_16": {
        "ports": [
          "BCO_PROFILE_0/clk_adc_div_16",
          "DDS_CTRL_0/clk_dds"
        ]
      },
      "BCO_PROFILE_0_cur_prof": {
        "ports": [
          "BCO_PROFILE_0/cur_prof",
          "DDS_CTRL_0/CUR_PROF"
        ]
      },
      "BCO_PROFILE_0_nxt_prof": {
        "ports": [
          "BCO_PROFILE_0/nxt_prof",
          "DDS_CTRL_0/NXT_PROF"
        ]
      },
      "BCO_PROFILE_0_str_dds": {
        "ports": [
          "BCO_PROFILE_0/str_dds",
          "DDS_CTRL_0/str_prd"
        ]
      },
      "BCO_PROFILE_0_str_pn": {
        "ports": [
          "BCO_PROFILE_0/str_pn",
          "DDS_CTRL_0/str_pn"
        ]
      },
      "BCO_PROFILE_0_str_pn_out": {
        "ports": [
          "BCO_PROFILE_0/str_pn_out",
          "UARTS_AND_STROBES/STR_PN"
        ]
      },
      "BCO_PROFILE_0_str_prd": {
        "ports": [
          "BCO_PROFILE_0/str_prd",
          "UARTS_AND_STROBES/STR_PRD"
        ]
      },
      "BCO_PROFILE_0_str_prm": {
        "ports": [
          "BCO_PROFILE_0/str_prm",
          "UARTS_AND_STROBES/STR_PRM"
        ]
      },
      "CLK0_JESD_N_1": {
        "ports": [
          "CLK0_JESD_N",
          "SER7_IBUFDS_GTE2_v1_0_0/IB"
        ]
      },
      "CLK0_JESD_P_1": {
        "ports": [
          "CLK0_JESD_P",
          "SER7_IBUFDS_GTE2_v1_0_0/I"
        ]
      },
      "CLK1_JESD_N_1": {
        "ports": [
          "CLK1_JESD_N",
          "SER7_IBUFDS_GTE2_v1_0_1/IB"
        ]
      },
      "CLK1_JESD_P_1": {
        "ports": [
          "CLK1_JESD_P",
          "SER7_IBUFDS_GTE2_v1_0_1/I"
        ]
      },
      "PROFILES_AND_STROBES_en_zond": {
        "ports": [
          "PROFILES_AND_STROBES/en_zond",
          "P74"
        ]
      },
      "PROFILES_AND_STROBES_str_pn": {
        "ports": [
          "PROFILES_AND_STROBES/str_pn",
          "P76"
        ]
      },
      "PROFILES_AND_STROBES_str_prd": {
        "ports": [
          "PROFILES_AND_STROBES/str_prd",
          "P77"
        ]
      },
      "PROFILES_AND_STROBES_str_prm": {
        "ports": [
          "PROFILES_AND_STROBES/str_prm",
          "P78"
        ]
      },
      "SIN_USB1_1": {
        "ports": [
          "SIN_USB1",
          "UARTS_AND_STROBES/sin_usb1"
        ]
      },
      "SVV_LMB_GPIO_0_DIR": {
        "ports": [
          "SVV_LMB_GPIO_0/DIR",
          "SVV_LMB_GPIO_0/GPI"
        ]
      },
      "SVV_LMB_GPIO_0_GPO": {
        "ports": [
          "SVV_LMB_GPIO_0/GPO",
          "xlslice_0/Din"
        ]
      },
      "UARTS_AND_STROBES_RESET_USB1": {
        "ports": [
          "UARTS_AND_STROBES/RESET_USB1",
          "RESET_USB1"
        ]
      },
      "UARTS_AND_STROBES_intr_uart_rs485_afar": {
        "ports": [
          "UARTS_AND_STROBES/intr_uart_rs485_afar",
          "microblaze_0_xlconcat/In3"
        ]
      },
      "UARTS_AND_STROBES_intr_uart_rs485_pc": {
        "ports": [
          "UARTS_AND_STROBES/intr_uart_rs485_pc",
          "microblaze_0_xlconcat/In8"
        ]
      },
      "UARTS_AND_STROBES_intr_uart_usb1": {
        "ports": [
          "UARTS_AND_STROBES/intr_uart_usb1",
          "microblaze_0_xlconcat/In2"
        ]
      },
      "UARTS_AND_STROBES_sout_usb1": {
        "ports": [
          "UARTS_AND_STROBES/sout_usb1",
          "SOUT_USB1"
        ]
      },
      "clk_in1_1": {
        "ports": [
          "clk_in1",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out_100M": {
        "ports": [
          "clk_wiz_0/clk_out_100M",
          "microblaze_0/Clk",
          "microblaze_0_local_memory/clk_in1",
          "microblaze_0_axi_intc/s_axi_aclk",
          "rst_wiz_100M/slowest_sync_clk",
          "mdm_0/S_AXI_ACLK",
          "microblaze_0_axi_intc/processor_clk",
          "rst_clk_wiz_0_200M/slowest_sync_clk",
          "BCO_PROFILE_0/s00_axi_aclk",
          "DDS_CTRL_0/s00_axi_aclk",
          "microblaze_0_axi_periph/ACLK",
          "microblaze_0_axi_periph/S00_ACLK",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_periph/M01_ACLK",
          "microblaze_0_axi_periph/M02_ACLK",
          "microblaze_0_axi_periph/M03_ACLK",
          "microblaze_0_axi_periph/M04_ACLK",
          "microblaze_0_axi_periph/M05_ACLK",
          "microblaze_0_axi_periph/M06_ACLK",
          "UARTS_AND_STROBES/s_axi_aclk",
          "microblaze_0_axi_periph/M07_ACLK",
          "microblaze_0_axi_periph/M08_ACLK",
          "SVV_AXI_CYCCNT_0/s_axi_aclk",
          "SVV_LMB_GPIO_0/slmb_aclk",
          "PROFILES_AND_STROBES/s_axi_aclk",
          "fit_timer_0/Clk",
          "SVV_LMB_LMK04828_SPI_0/slmb_aclk"
        ]
      },
      "clk_wiz_0_clk_out_125M": {
        "ports": [
          "clk_wiz_0/clk_out_125M",
          "BCO_PROFILE_0/clk_prof",
          "PROFILES_AND_STROBES/clk_prof"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "rst_wiz_100M/dcm_locked",
          "rst_clk_wiz_0_200M/dcm_locked"
        ]
      },
      "fit_timer_0_Interrupt": {
        "ports": [
          "fit_timer_0/Interrupt",
          "microblaze_0_xlconcat/In14"
        ]
      },
      "mdm_0_Interrupt": {
        "ports": [
          "mdm_0/Interrupt",
          "microblaze_0_xlconcat/In12"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_0/Debug_SYS_Rst",
          "rst_wiz_100M/mb_debug_sys_rst"
        ]
      },
      "microblaze_0_xlconcat_dout": {
        "ports": [
          "microblaze_0_xlconcat/dout",
          "microblaze_0_axi_intc/intr"
        ]
      },
      "rst_clk_in1_100M_bus_struct_reset": {
        "ports": [
          "rst_wiz_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "rst_clk_in1_100M_mb_reset": {
        "ports": [
          "rst_wiz_100M/mb_reset",
          "microblaze_0/Reset",
          "microblaze_0_axi_intc/processor_rst"
        ]
      },
      "rst_clk_in1_100M_peripheral_aresetn": {
        "ports": [
          "rst_wiz_100M/peripheral_aresetn",
          "microblaze_0_axi_intc/s_axi_aresetn",
          "mdm_0/S_AXI_ARESETN",
          "BCO_PROFILE_0/s00_axi_aresetn",
          "DDS_CTRL_0/s00_axi_aresetn",
          "microblaze_0_axi_periph/ARESETN",
          "microblaze_0_axi_periph/S00_ARESETN",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_periph/M01_ARESETN",
          "microblaze_0_axi_periph/M02_ARESETN",
          "microblaze_0_axi_periph/M03_ARESETN",
          "microblaze_0_axi_periph/M04_ARESETN",
          "microblaze_0_axi_periph/M05_ARESETN",
          "microblaze_0_axi_periph/M06_ARESETN",
          "UARTS_AND_STROBES/s_axi_aresetn",
          "microblaze_0_axi_periph/M07_ARESETN",
          "microblaze_0_axi_periph/M08_ARESETN",
          "SVV_AXI_CYCCNT_0/s_axi_aresetn"
        ]
      },
      "rst_clk_wiz_0_200M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_0_200M/peripheral_aresetn",
          "SVV_LMB_GPIO_0/slmb_aresetn",
          "PROFILES_AND_STROBES/s_axi_aresetn",
          "SVV_LMB_LMK04828_SPI_0/slmb_aresetn"
        ]
      },
      "rst_clk_wiz_0_200M_peripheral_reset": {
        "ports": [
          "rst_clk_wiz_0_200M/peripheral_reset",
          "fit_timer_0/Rst"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "microblaze_0_xlconcat/In0",
          "microblaze_0_xlconcat/In1",
          "microblaze_0_xlconcat/In4",
          "microblaze_0_xlconcat/In5",
          "microblaze_0_xlconcat/In6",
          "microblaze_0_xlconcat/In7",
          "microblaze_0_xlconcat/In9",
          "microblaze_0_xlconcat/In10",
          "microblaze_0_xlconcat/In13",
          "microblaze_0_xlconcat/In11"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "clk_wiz_0/reset"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "DDS_CTRL_0/osk_in",
          "DDS_CTRL_0/drctrl_in",
          "DDS_CTRL_0/drhold_in",
          "DDS_CTRL_0/io_upd_in",
          "DDS_CTRL_0/sinc_in"
        ]
      },
      "xlconstant_reset_dout": {
        "ports": [
          "xlconstant_reset/dout",
          "rst_wiz_100M/ext_reset_in",
          "rst_clk_wiz_0_200M/ext_reset_in"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "BCO_PROFILE_0/en_zond",
          "DDS_CTRL_0/en_zond",
          "PROFILES_AND_STROBES/en_zond_in"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_BCO_PROFILE_0_reg0": {
                "address_block": "/BCO_PROFILE_0/s00_axi/reg0",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_DDS_CTRL_0_reg0": {
                "address_block": "/DDS_CTRL_0/s00_axi/reg0",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_SVV_AXI_CYCCNT_0_S_AXI_reg": {
                "address_block": "/SVV_AXI_CYCCNT_0/S_AXI/S_AXI_reg",
                "offset": "0x44A40000",
                "range": "4K",
                "offset_base_param": "C_S_AXI_BASEADDR",
                "offset_high_param": "C_S_AXI_HIGHADDR"
              },
              "SEG_SVV_LMB_GPIO_0_GPIO": {
                "address_block": "/SVV_LMB_GPIO_0/SLMB/GPIO",
                "offset": "0xC0000000",
                "range": "4K"
              },
              "SEG_SVV_LMB_LMK04828_SPI_0_SVV_LMK04828_SPI": {
                "address_block": "/SVV_LMB_LMK04828_SPI_0/SLMB/SVV_LMK04828_SPI",
                "offset": "0xC4000000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/PROFILES_AND_STROBES/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0xC2000000",
                "range": "4K"
              },
              "SEG_axi_uart16550_0_Reg": {
                "address_block": "/UARTS_AND_STROBES/axi_uart16550_0/S_AXI/Reg",
                "offset": "0x44A20000",
                "range": "64K"
              },
              "SEG_axi_uart16550_1_Reg": {
                "address_block": "/UARTS_AND_STROBES/axi_uart16550_1/S_AXI/Reg",
                "offset": "0x44A30000",
                "range": "64K"
              },
              "SEG_axi_uart16550_3_Reg": {
                "address_block": "/UARTS_AND_STROBES/axi_uart16550_3/S_AXI/Reg",
                "offset": "0x44A50000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_mdm_1_Reg": {
                "address_block": "/mdm_0/S_AXI/Reg",
                "offset": "0x41400000",
                "range": "4K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "16K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}