# virtual memory

  

![image-20211209222748921](https://raw.githubusercontent.com/RogersLj/Image/master/PicGo/image-20211209222748921.png)



每个处理器都会分配一个页表

![image-20211210153057543](https://raw.githubusercontent.com/RogersLj/Image/master/PicGo/image-20211210153057543.png)

![image-20211210183753799](https://raw.githubusercontent.com/RogersLj/Image/master/PicGo/image-20211210183753799.png)

![image-20211210183913595](https://raw.githubusercontent.com/RogersLj/Image/master/PicGo/image-20211210183913595.png)

cache接受的是物理地址，所以TLB需要在cache之前



![image-20211210184043711](https://raw.githubusercontent.com/RogersLj/Image/master/PicGo/image-20211210184043711.png)



![image-20211210184102205](https://raw.githubusercontent.com/RogersLj/Image/master/PicGo/image-20211210184102205.png)