User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_area/LeakagePower/SRAM/32KB/32KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 32KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for leakage power ...

=============
CONFIGURATION
=============
Bank Organization: 2 x 1
 - Row Activation   : 1 / 2
 - Column Activation: 1 / 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 32 Rows x 1024 Columns
Mux Level:
 - Senseamp Mux      : 4
 - Output Level-1 Mux: 2
 - Output Level-2 Mux: 4
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 48.572um x 466.162um = 22642.214um^2
 |--- Mat Area      = 24.286um x 466.162um = 11321.107um^2   (81.812%)
 |--- Subarray Area = 12.143um x 230.717um = 2801.570um^2   (82.651%)
 - Area Efficiency = 81.812%
Timing:
 -  Read Latency = 1.500ns
 |--- H-Tree Latency = 0.202ps
 |--- Mat Latency    = 1.500ns
    |--- Predecoder Latency = 175.353ps
    |--- Subarray Latency   = 1.325ns
       |--- Row Decoder Latency = 1.033ns
       |--- Bitline Latency     = 241.325ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 46.346ps
       |--- Precharge Latency   = 95.280ps
 - Write Latency = 1.500ns
 |--- H-Tree Latency = 0.101ps
 |--- Mat Latency    = 1.500ns
    |--- Predecoder Latency = 175.353ps
    |--- Subarray Latency   = 1.325ns
       |--- Row Decoder Latency = 1.033ns
       |--- Charge Latency      = 87.474ps
 - Read Bandwidth  = 41.350GB/s
 - Write Bandwidth = 12.079GB/s
Power:
 -  Read Dynamic Energy = 6.221pJ
 |--- H-Tree Dynamic Energy = 0.316pJ
 |--- Mat Dynamic Energy    = 5.905pJ per mat
    |--- Predecoder Dynamic Energy = 0.109pJ
    |--- Subarray Dynamic Energy   = 1.449pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.093pJ
       |--- Mux Decoder Dynamic Energy = 0.225pJ
       |--- Senseamp Dynamic Energy    = 0.093pJ
       |--- Mux Dynamic Energy         = 0.075pJ
       |--- Precharge Dynamic Energy   = 0.394pJ
 - Write Dynamic Energy = 2.069pJ
 |--- H-Tree Dynamic Energy = 0.316pJ
 |--- Mat Dynamic Energy    = 1.754pJ per mat
    |--- Predecoder Dynamic Energy = 0.109pJ
    |--- Subarray Dynamic Energy   = 0.411pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.093pJ
       |--- Mux Decoder Dynamic Energy = 0.225pJ
       |--- Mux Dynamic Energy         = 0.075pJ
 - Leakage Power = 2.815uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 1.407uW per mat

Finished!
