#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May 22 10:34:33 2020
# Process ID: 15744
# Current directory: C:/Users/nicol/Downloads/ExamSimulation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23716 C:\Users\nicol\Downloads\ExamSimulation\ExamSimulation.xpr
# Log file: C:/Users/nicol/Downloads/ExamSimulation/vivado.log
# Journal file: C:/Users/nicol/Downloads/ExamSimulation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.xpr
INFO: [Project 1-313] Project file moved from '/home/nicola/Documents/vivado/logs/.Xil/Vivado-16869-debianDesktop/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.ipdefs/ip_repo_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 932.816 ; gain = 296.152
update_compile_order -fileset sources_1
update_module_reference design_1_AXI4Stream_GPI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.ipdefs/ip_repo_0_0'.
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - axis_switch_0
Adding component instance block -- TimeEngineers:ip:AXI4Stream_UART:1.0 - AXI4Stream_UART_0
Adding component instance block -- xilinx.com:module_ref:AXI4Stream_GPI:1.0 - AXI4Stream_GPI_0
Adding component instance block -- xilinx.com:module_ref:AXI4Stream_Depacketizer:1.0 - AXI4Stream_Depacketi_0
Adding component instance block -- xilinx.com:module_ref:AXI4Stream_7Segment:1.0 - AXI4Stream_7Segment_0
Successfully read diagram <design_1> from BD file <C:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_AXI4Stream_GPI_0_0 from AXI4Stream_GPI_v1_0 1.0 to AXI4Stream_GPI_v1_0 1.0
Wrote  : <C:\Users\nicol\Downloads\ExamSimulation\ExamSimulation.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1174.961 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1174.961 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
CRITICAL WARNING: [BD 41-1348] Reset pin /AXI4Stream_UART_0/rst (associated clock /AXI4Stream_UART_0/clk_uart) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
WARNING: [BD 41-927] Following properties on pin /AXI4Stream_Depacketi_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /AXI4Stream_7Segment_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /AXI4Stream_GPI_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/AXI4Stream_UART_0/s00_axis_tx_tvalid

Wrote  : <C:\Users\nicol\Downloads\ExamSimulation\ExamSimulation.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI4Stream_7Segment_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI4Stream_GPI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_switch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI4Stream_Depacketi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI4Stream_UART_0 .
Exporting to file C:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri May 22 10:38:55 2020] Launched design_1_AXI4Stream_GPI_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_AXI4Stream_GPI_0_0_synth_1: C:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.runs/design_1_AXI4Stream_GPI_0_0_synth_1/runme.log
synth_1: C:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.runs/synth_1/runme.log
[Fri May 22 10:38:56 2020] Launched impl_1...
Run output will be captured here: C:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1236.391 ; gain = 61.430
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1246.031 ; gain = 3.219
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0D17A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2485.113 ; gain = 1239.082
set_property PROGRAM.FILE {C:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
archive_project C:/Users/nicol/Downloads/ExamSimulation_Solution_proj.xpr.zip -temp_dir C:/Users/nicol/Downloads/ExamSimulation/.Xil/Vivado-15744-NicolaPC -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/nicol/Downloads/ExamSimulation/.Xil/Vivado-15744-NicolaPC' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.ipdefs/ip_repo_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.ipdefs/ip_repo_0_0'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.ipdefs/ip_repo_0_0'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.ipdefs/ip_repo_0_0'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_clk_wiz_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_util_vector_logic_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_AXI4Stream_Depacketi_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_AXI4Stream_7Segment_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_AXI4Stream_GPI_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_util_vector_logic_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_AXI4Stream_Depacketi_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_AXI4Stream_7Segment_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_AXI4Stream_GPI_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_AXI4Stream_7Segment_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_AXI4Stream_7Segment_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_AXI4Stream_Depacketi_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_AXI4Stream_Depacketi_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_AXI4Stream_GPI_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_AXI4Stream_GPI_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_util_vector_logic_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_util_vector_logic_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/nicol/Downloads/ExamSimulation_Solution_proj.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 2542.305 ; gain = 19.168
save_project_as ExamSimulation_Template_proj C:/Users/nicol/Downloads/ExamSimulation_Template_proj -force
Wrote  : <C:/Users/nicol/Downloads/ExamSimulation_Template_proj/ExamSimulation_Template_proj.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.ipdefs/ip_repo_0_0'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.ipdefs/ip_repo_0_0'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Downloads/ExamSimulation/ExamSimulation.ipdefs/ip_repo_0_0'.
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_AXI4Stream_7Segment_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_AXI4Stream_7Segment_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_AXI4Stream_Depacketi_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_AXI4Stream_Depacketi_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_AXI4Stream_GPI_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_AXI4Stream_GPI_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_util_vector_logic_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_util_vector_logic_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
WARNING: [filemgmt 20-354] The following file(s) were not imported. Local copy of file(s) already exists:
C:/Users/nicol/Downloads/ExamSimulation/archive_project_summary.txt
Hint: use the '-force' option to overwrite the local copies.
delete_bd_objs [get_bd_intf_nets AXI4Stream_GPI_0_m_axis] [get_bd_nets trigger_0_1] [get_bd_nets gpi_0_1] [get_bd_cells AXI4Stream_GPI_0]
delete_bd_objs [get_bd_intf_nets AXI4Stream_Depacketi_0_m_axis] [get_bd_intf_nets axis_switch_0_M00_AXIS] [get_bd_cells axis_switch_0]
update_compile_order -fileset sources_1
connect_bd_intf_net [get_bd_intf_pins AXI4Stream_Depacketi_0/m_axis] [get_bd_intf_pins AXI4Stream_7Segment_0/s00_axis]
delete_bd_objs [get_bd_ports trigger_0]
delete_bd_objs [get_bd_ports gpi_0]
save_bd_design
Wrote  : <C:\Users\nicol\Downloads\ExamSimulation_Template_proj\ExamSimulation_Template_proj.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/nicol/Downloads/ExamSimulation_Template_proj/ExamSimulation_Template_proj.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
CRITICAL WARNING: [BD 41-1348] Reset pin /AXI4Stream_UART_0/rst (associated clock /AXI4Stream_UART_0/clk_uart) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
WARNING: [BD 41-927] Following properties on pin /AXI4Stream_Depacketi_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /AXI4Stream_7Segment_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/AXI4Stream_UART_0/s00_axis_tx_tvalid

Wrote  : <C:\Users\nicol\Downloads\ExamSimulation_Template_proj\ExamSimulation_Template_proj.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/nicol/Downloads/ExamSimulation_Template_proj/ExamSimulation_Template_proj.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/nicol/Downloads/ExamSimulation_Template_proj/ExamSimulation_Template_proj.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/nicol/Downloads/ExamSimulation_Template_proj/ExamSimulation_Template_proj.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI4Stream_7Segment_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI4Stream_Depacketi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI4Stream_UART_0 .
Exporting to file C:/Users/nicol/Downloads/ExamSimulation_Template_proj/ExamSimulation_Template_proj.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/nicol/Downloads/ExamSimulation_Template_proj/ExamSimulation_Template_proj.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/nicol/Downloads/ExamSimulation_Template_proj/ExamSimulation_Template_proj.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri May 22 11:06:55 2020] Launched synth_1...
Run output will be captured here: C:/Users/nicol/Downloads/ExamSimulation_Template_proj/ExamSimulation_Template_proj.runs/synth_1/runme.log
[Fri May 22 11:06:55 2020] Launched impl_1...
Run output will be captured here: C:/Users/nicol/Downloads/ExamSimulation_Template_proj/ExamSimulation_Template_proj.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2556.715 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0D17A
set_property PROGRAM.FILE {C:/Users/nicol/Downloads/ExamSimulation_Template_proj/ExamSimulation_Template_proj.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/nicol/Downloads/ExamSimulation_Template_proj/ExamSimulation_Template_proj.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_project
****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/nicol/Downloads/ExamSimulation_Template_proj/ExamSimulation_Template_proj.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/nicol/Downloads/ExamSimulation_Template_proj/ExamSimulation_Template_proj.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Fri May 22 11:16:37 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May 22 11:16:37 2020...
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2740.430 ; gain = 5.180
create_project ExamSimulation_Template C:/DESD/ExamSimulation_Template -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse {C:/DESD/ExamSimulation/ExamSimulation.srcs/sources_1/new/AXI4Stream_Depacketizer.vhd C:/DESD/ExamSimulation/ExamSimulation.srcs/sources_1/new/AXI4Stream_GPI.vhd C:/DESD/ExamSimulation/ExamSimulation.srcs/sources_1/new/AXI4Stream_7Segment_solution.vhd C:/DESD/ExamSimulation/ExamSimulation.srcs/sources_1/new/AXI4Stream_7Segment.vhd}
add_files -fileset constrs_1 -norecurse C:/DESD/ExamSimulation/ExamSimulation.srcs/constrs_1/new/io.xdc
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/DESD/ExamSimulation/ExamSimulation.srcs/sources_1/new/AXI4Stream_7Segment_solution.vhd]
update_compile_order -fileset sources_1
archive_project C:/DESD/ExamSimulation_Template_proj.xpr.zip -temp_dir C:/Users/nicol/Downloads/ExamSimulation/.Xil/Vivado-15744-NicolaPC -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/nicol/Downloads/ExamSimulation/.Xil/Vivado-15744-NicolaPC' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
