verilog xil_defaultlib --include "../../../../LAB_8_ARM_BASIC.srcs/sources_1/bd/design_test/ipshared/ec67/hdl" --include "../../../../LAB_8_ARM_BASIC.srcs/sources_1/bd/design_test/ipshared/8c62/hdl" --include "../../../../LAB_8_ARM_BASIC.srcs/sources_1/bd/design_test/ip/design_test_processing_system7_0_0" \
"../../../bd/design_test/ip/design_test_processing_system7_0_0/sim/design_test_processing_system7_0_0.v" \
"../../../bd/design_test/sim/design_test.v" \

verilog xil_defaultlib "glbl.v"

nosort
