{"vcs1":{"timestamp_begin":1747219925.908025335, "rt":8.01, "ut":8.14, "st":0.58}}
{"vcselab":{"timestamp_begin":1747219933.995942671, "rt":0.37, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1747219934.427839784, "rt":0.42, "ut":0.18, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747219925.271684909}
{"VCS_COMP_START_TIME": 1747219925.271684909}
{"VCS_COMP_END_TIME": 1747219934.991886891}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483056}}
{"vcselab": {"peak_mem": 183888}}
