# H01L Semiconductor Device Patent Application Template

## TITLE OF INVENTION
[Provide a clear, concise title describing the semiconductor device/structure]
Examples:
- "Semiconductor Device with Enhanced [Feature]"
- "Method for Fabricating [Structure] with Improved [Property]"
- "[Type] Transistor with Reduced [Parameter]"

---

## CROSS-REFERENCE TO RELATED APPLICATIONS
[If applicable, reference any related patent applications]

---

## BACKGROUND OF THE INVENTION

### Field of the Invention
This invention relates to semiconductor devices and manufacturing processes, and more particularly to [specific area: e.g., MOSFET structures, dielectric materials, packaging techniques, III-V compound semiconductors, power devices, memory devices, etc.].

CPC Classification: H01L [specific subclass]

### Description of Related Art
[Discuss existing semiconductor technology and limitations]

Key considerations for H01L background:
- Current device architectures and their limitations
- Manufacturing challenges (yield, cost, complexity)
- Performance issues (power consumption, speed, reliability)
- Material limitations
- Scaling challenges
- Integration difficulties

---

## BRIEF SUMMARY OF THE INVENTION

### Technical Problem
The present invention addresses the following challenges in semiconductor technology:
- [Problem 1: e.g., high leakage current in sub-10nm nodes]
- [Problem 2: e.g., thermal management in high-power devices]
- [Problem 3: e.g., manufacturing complexity]

### Solution
The invention provides a semiconductor device/method comprising:
- [Key structural feature 1]
- [Key structural feature 2]
- [Novel process step or material]

### Technical Advantages
- **Performance:** [e.g., 30% reduction in on-resistance, 2x increase in switching speed]
- **Reliability:** [e.g., improved electromigration resistance, reduced hot carrier degradation]
- **Manufacturing:** [e.g., compatible with standard CMOS process, reduced mask count]
- **Cost:** [e.g., lower cost per die, higher yield]
- **Scalability:** [e.g., scalable to 5nm and beyond]

---

## BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a cross-sectional view of a semiconductor device according to a first embodiment of the present invention.

FIG. 2 is a cross-sectional view illustrating a first step in the fabrication process according to the present invention.

FIG. 3 is a cross-sectional view illustrating a subsequent step in the fabrication process.

FIG. 4 is a top plan view of the semiconductor device of FIG. 1.

FIG. 5 is a graph showing [performance characteristic] comparison between the present invention and prior art.

FIG. 6 is a cross-sectional view of an alternative embodiment.

[Add additional figures as needed for process flow, alternative embodiments, equivalent circuits]

---

## DETAILED DESCRIPTION OF THE INVENTION

### General Description

The present invention provides a semiconductor device that addresses [problem] through [solution approach]. The device can be fabricated using conventional semiconductor processing equipment with modifications to [specific process steps].

### Reference Numbering Convention
- 100-199: First embodiment substrate and base structures
- 200-299: Active device regions and wells
- 300-399: Gate structures and dielectrics
- 400-499: Source/drain regions and contacts
- 500-599: Interconnect layers
- 600-699: Alternative embodiment structures

### First Embodiment - Device Structure

Referring to FIG. 1, a semiconductor device (100) according to the present invention comprises:

**Substrate (102):**
- Material: [e.g., single-crystal silicon, SiC, GaN, sapphire]
- Orientation: [e.g., (100), (111)]
- Doping: [e.g., p-type, n-type, concentration range]
- Thickness: [e.g., 100-800 μm]

**Epitaxial Layer (104) [if applicable]:**
- Material: [e.g., Si, SiGe, GaN, AlGaN]
- Thickness: [e.g., 0.5-10 μm]
- Doping concentration: [e.g., 1×10^15 - 1×10^17 cm^-3]
- Growth method: [e.g., CVD, MBE, MOCVD]

**Isolation Structures (106):**
- Type: [e.g., STI, LOCOS, mesa isolation]
- Material: [e.g., SiO2, Si3N4]
- Depth: [e.g., 200-500 nm]

**Well Regions (108, 110):**
- N-well (108): [doping concentration, depth, profile]
- P-well (110): [doping concentration, depth, profile]
- Formation method: [e.g., ion implantation, diffusion]

**Gate Dielectric (112):**
- Material: [e.g., SiO2, high-k dielectric (HfO2, Al2O3), native oxide]
- Thickness: [e.g., 1-50 nm, EOT for high-k]
- Formation method: [e.g., thermal oxidation, ALD, CVD]
- Interface characteristics: [e.g., Dit, fixed charge]

**Gate Electrode (114):**
- Material: [e.g., polysilicon, metal gate (TiN, TaN, W), silicide]
- Thickness: [e.g., 50-300 nm]
- Doping/work function: [e.g., n+ poly, work function 4.2-5.0 eV]
- Pattern dimensions: [e.g., gate length, width]

**Source/Drain Regions (116, 118):**
- Doping type and concentration: [e.g., n+ at 1×10^20 cm^-3]
- Junction depth: [e.g., 50-200 nm]
- Extension/LDD regions: [characteristics]
- Silicide contacts (120): [e.g., NiSi, CoSi2, TiSi2]

**Sidewall Spacers (122):**
- Material: [e.g., Si3N4, SiO2, composite structure]
- Width: [e.g., 20-100 nm]

**Interlayer Dielectric (124):**
- Material: [e.g., SiO2, low-k dielectric, BPSG]
- Thickness: [e.g., 300-1000 nm]

**Contact/Via Structures (126):**
- Material: [e.g., tungsten, copper]
- Dimensions: [diameter, depth]
- Barrier layer: [e.g., TiN, TaN]

**Interconnect Layers (128):**
- Metal levels: [e.g., M1-M6]
- Material: [e.g., Al-Cu, copper with barrier]
- Dimensions: [line width, spacing, thickness]

### Novel Features and Key Aspects

The inventive semiconductor device incorporates the following novel features:

**Feature 1: [Novel Structure/Material]**
[Detailed description of what makes this novel, why it's different from prior art, and how it achieves technical advantages]

For example: The gate dielectric (112) comprises a bilayer structure with a first layer (112a) of [material] having a thickness of [X nm] and a second layer (112b) of [material] having a thickness of [Y nm]. This configuration provides [advantage] while avoiding [problem in prior art].

**Feature 2: [Novel Process/Configuration]**
[Detailed technical description]

**Feature 3: [Novel Combination/Integration]**
[Detailed technical description]

### Manufacturing Process

The semiconductor device of the present invention can be manufactured using the following process:

**Step 1: Substrate Preparation (FIG. 2)**
1. Provide a [substrate type] substrate (102)
2. Clean using [cleaning process]
3. Optional: Form epitaxial layer (104) by [process]

**Step 2: Isolation Formation (FIG. 2)**
1. Deposit pad oxide: [thickness] SiO2
2. Deposit nitride mask: [thickness] Si3N4
3. Pattern isolation regions using photolithography
4. Etch trenches: [depth] using [etch chemistry]
5. Fill with [isolation material]
6. CMP to planarize
7. Strip nitride and pad oxide

**Step 3: Well Formation (FIG. 2)**
1. Pattern n-well regions
2. Implant: [dopant] at [energy] and [dose]
3. Pattern p-well regions
4. Implant: [dopant] at [energy] and [dose]
5. Drive-in anneal: [temperature] for [time]

**Step 4: Gate Dielectric Formation (FIG. 3)**
1. Clean substrate surface
2. For thermal oxide: oxidize at [temperature] in [ambient]
3. For deposited dielectric: [deposition method] at [conditions]
4. Target thickness: [X nm]
5. Optional: Post-deposition anneal

**Step 5: Gate Electrode Formation (FIG. 3)**
1. Deposit gate material: [method] to [thickness]
2. For poly-Si: dope using [method]
3. Pattern gate using photolithography
4. Etch gate: [etch chemistry and conditions]
5. Critical dimension: [gate length]

**Step 6: Extension/LDD Implants (FIG. 4)**
1. Pattern n-LDD regions
2. Implant: [dopant] at [energy] and [dose]
3. Pattern p-LDD regions
4. Implant: [dopant] at [energy] and [dose]

**Step 7: Spacer Formation (FIG. 4)**
1. Deposit spacer material: [thickness] of [material]
2. Anisotropic etch to form sidewall spacers (122)
3. Resulting spacer width: [X nm]

**Step 8: Source/Drain Formation (FIG. 4)**
1. Pattern n+ source/drain regions
2. Implant: [dopant] at [energy] and [dose]
3. Pattern p+ source/drain regions
4. Implant: [dopant] at [energy] and [dose]
5. Activation anneal: [temperature] for [time]
6. Optional: Laser or flash anneal

**Step 9: Silicide Formation (FIG. 5)**
1. Clean exposed silicon surfaces
2. Deposit metal: [e.g., Ni, Co] to [thickness]
3. First anneal: [temperature] to form high-resistance phase
4. Strip unreacted metal
5. Second anneal: [temperature] to form low-resistance phase

**Step 10: Contact and Interconnect Formation**
1. Deposit ILD: [material] to [thickness]
2. CMP to planarize
3. Pattern contact holes
4. Etch contacts
5. Deposit barrier layer: [material] to [thickness]
6. Fill contacts with [material]
7. CMP
8. Form metal layers using [damascene/subtractive] process
9. Repeat for multiple metal levels

### Alternative Embodiments

**Second Embodiment - Alternative Structure (FIG. 6)**
In an alternative embodiment, the semiconductor device further comprises [alternative feature]. This embodiment provides [specific advantage] and is particularly suitable for [application].

**Third Embodiment - Process Variation**
The device can alternatively be manufactured using [alternative process], which provides [advantage] at the cost of [tradeoff].

**Material Alternatives:**
- Substrate: Can be silicon, SiC, GaN, sapphire, or other suitable semiconductor
- Gate dielectric: Can be SiO2, Si3N4, Al2O3, HfO2, ZrO2, or layered combinations
- Gate electrode: Can be doped polysilicon, metal (W, TiN, TaN), or silicide
- [Other material options]

**Dimensional Ranges:**
The invention is not limited to specific dimensions but can be practiced with:
- Gate length: [X-Y nm]
- Gate dielectric thickness: [X-Y nm]
- Junction depth: [X-Y nm]
- [Other dimensional ranges]

### Device Operation

The semiconductor device operates as follows:
[Describe electrical operation, including bias conditions, current flow, switching behavior, etc.]

**Operating Characteristics:**
- Threshold voltage: [range] V
- On-current: [range] A/μm
- Off-current: [range] A/μm
- Subthreshold swing: [range] mV/dec
- Breakdown voltage: [range] V
- On-resistance: [range] Ω-mm²

### Applications

The semiconductor device of the present invention is suitable for:
- [Application 1: e.g., power management ICs]
- [Application 2: e.g., RF amplifiers]
- [Application 3: e.g., memory arrays]
- [Application 4: e.g., logic circuits]

---

## INDUSTRIAL APPLICABILITY

The present invention provides significant improvements in semiconductor device technology and is applicable to:
- Integrated circuit manufacturing
- Power electronics
- Radio frequency devices
- Sensors and MEMS
- Optoelectronic devices
- High-temperature electronics

The invention is compatible with high-volume manufacturing and can be integrated into existing semiconductor fabrication facilities with minimal modification to standard processes.

---

## CLAIMS
[See H01L claims template]

---

## ABSTRACT
[150-word technical summary following USPTO requirements]

A semiconductor device comprises [substrate type] substrate, [key structural feature], and [key structural feature]. The [specific element] is configured to [function] and includes [novel aspect]. A method for fabricating the device includes steps of [key process step], [key process step], and [key process step]. The invention provides advantages of [advantage 1], [advantage 2], and [advantage 3] compared to conventional devices. Applications include [application areas].

---

## METADATA
- **Inventor(s):** [Names]
- **Assignee:** [Company/Individual]
- **Date:** [Date]
- **Application Type:** Utility Patent
- **CPC Classification:** H01L [specific]
- **Technology:** Semiconductor Devices
- **Status:** Draft

---

## H01L-SPECIFIC NOTES

### Common H01L Subclasses
- H01L 21/00: Processes or apparatus for manufacture
- H01L 23/00: Details of semiconductor devices
- H01L 27/00: Devices with multiple components
- H01L 29/00: Semiconductor devices adapted for rectifying, amplifying, oscillating or switching
- H01L 31/00: Semiconductor devices sensitive to infrared, light, or electromagnetic radiation
- H01L 33/00: Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission

### Key Technical Parameters to Include
- Doping concentrations and profiles
- Layer thicknesses and compositions
- Process temperatures and times
- Critical dimensions
- Material properties (resistivity, work function, dielectric constant)
- Performance metrics (current, voltage, speed, efficiency)

### Prior Art Considerations
- Search major semiconductor companies (Intel, Samsung, TSMC, GlobalFoundries)
- Review IEDM, VLSI Symposium proceedings
- Check semiconductor manufacturing equipment patents (AMAT, LAM, TEL)
- Consider both device structure and process method claims

### Enablement Requirements
- Provide sufficient detail for person skilled in art to make and use
- Include specific process parameters where critical
- Describe characterization and testing methods
- Provide working examples if possible
