<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>VCVTM (floating-point) -- AArch32</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">VCVTM (floating-point)</h2><p id="desc">
      <p class="aml">Convert floating-point to integer with Round towards -Infinity converts a value in a register from floating-point to a 32-bit integer using the Round towards -Infinity rounding mode, and places the result in a second register.</p>
      <p class="aml">Depending on settings in the <a class="armarm-xref" title="Reference to Armv8 ARM section">CPACR</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section">NSACR</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section">HCPTR</a>, and <a class="armarm-xref" title="Reference to Armv8 ARM section">FPEXC</a> registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be <span class="arm-defined-word">undefined</span>, or trapped to Hyp mode. For more information see <a class="armarm-xref" title="Reference to Armv8 ARM section">Enabling Advanced SIMD and floating-point support</a>.</p>
    </p>
    <p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
      )
       and 
       T32 (
      <a href="#t1">T1</a>
      )
      .
    </p>
    <h3 class="classheading"><a name="a1" id="a1"></a>A1</h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">1</td><td class="l">1</td><td class="r">1</td><td colspan="4" class="lr">Vd</td><td class="l">1</td><td class="r">0</td><td colspan="2" class="lr">!= 00</td><td class="lr">op</td><td class="lr">1</td><td class="lr">M</td><td class="lr">0</td><td colspan="4" class="lr">Vm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td colspan="3"></td><td></td><td colspan="2" class="droppedname">RM</td><td colspan="4"></td><td colspan="2"></td><td colspan="2" class="droppedname">size</td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Half-precision scalar<span class="bitdiff"> (size == 01)</span><font style="font-size:smaller;"><br />(Armv8.2)
            </font></h4><p class="asm-code"><a name="VCVTM_vfp_A1_H" id="VCVTM_vfp_A1_H"></a>VCVTM{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.<a href="#dt" title="Data type for elements of destination (field &quot;op&quot;)">&lt;dt&gt;</a>.F16 <a href="#sd" title="32-bit SIMD&amp;FP destination register (field &quot;Vd:D&quot;)">&lt;Sd&gt;</a>, <a href="#sm" title="32-bit SIMD&amp;FP source register (field &quot;Vm:M&quot;)">&lt;Sm&gt;</a></p></div><div class="encoding"><h4 class="encoding">Single-precision scalar<span class="bitdiff"> (size == 10)</span></h4><p class="asm-code"><a name="VCVTM_vfp_A1_S" id="VCVTM_vfp_A1_S"></a>VCVTM{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.<a href="#dt" title="Data type for elements of destination (field &quot;op&quot;)">&lt;dt&gt;</a>.F32 <a href="#sd" title="32-bit SIMD&amp;FP destination register (field &quot;Vd:D&quot;)">&lt;Sd&gt;</a>, <a href="#sm" title="32-bit SIMD&amp;FP source register (field &quot;Vm:M&quot;)">&lt;Sm&gt;</a></p></div><div class="encoding"><h4 class="encoding">Double-precision scalar<span class="bitdiff"> (size == 11)</span></h4><p class="asm-code"><a name="VCVTM_vfp_A1_D" id="VCVTM_vfp_A1_D"></a>VCVTM{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.<a href="#dt" title="Data type for elements of destination (field &quot;op&quot;)">&lt;dt&gt;</a>.F64 <a href="#sd" title="32-bit SIMD&amp;FP destination register (field &quot;Vd:D&quot;)">&lt;Sd&gt;</a>, <a href="#dm" title="64-bit SIMD&amp;FP source register (field &quot;M:Vm&quot;)">&lt;Dm&gt;</a></p></div><p class="pseudocode">if size == '00' || (size == '01' &amp;&amp; !<a href="shared_pseudocode.html#impl-shared.HaveFP16Ext.0" title="function: boolean HaveFP16Ext()">HaveFP16Ext</a>()) then UNDEFINED;
rounding = <a href="shared_pseudocode.html#impl-shared.FPDecodeRM.1" title="function: FPRounding FPDecodeRM(bits(2) rm)">FPDecodeRM</a>(RM);  unsigned = (op == '0');
d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vd:D);
case size of
    when '01' esize = 16; m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vm:M);
    when '10' esize = 32; m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vm:M);
    when '11' esize = 64; m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(M:Vm);</p>
    <h3 class="classheading"><a name="t1" id="t1"></a>T1</h3><p class="desc"></p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">1</td><td class="l">1</td><td class="r">1</td><td colspan="4" class="lr">Vd</td><td class="l">1</td><td class="r">0</td><td colspan="2" class="lr">!= 00</td><td class="lr">op</td><td class="lr">1</td><td class="lr">M</td><td class="lr">0</td><td colspan="4" class="lr">Vm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td colspan="3"></td><td></td><td colspan="2" class="droppedname">RM</td><td colspan="4"></td><td colspan="2"></td><td colspan="2" class="droppedname">size</td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Half-precision scalar<span class="bitdiff"> (size == 01)</span><font style="font-size:smaller;"><br />(Armv8.2)
            </font></h4><p class="asm-code"><a name="VCVTM_vfp_T1_H" id="VCVTM_vfp_T1_H"></a>VCVTM{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.<a href="#dt" title="Data type for elements of destination (field &quot;op&quot;)">&lt;dt&gt;</a>.F16 <a href="#sd" title="32-bit SIMD&amp;FP destination register (field &quot;Vd:D&quot;)">&lt;Sd&gt;</a>, <a href="#sm" title="32-bit SIMD&amp;FP source register (field &quot;Vm:M&quot;)">&lt;Sm&gt;</a></p></div><div class="encoding"><h4 class="encoding">Single-precision scalar<span class="bitdiff"> (size == 10)</span></h4><p class="asm-code"><a name="VCVTM_vfp_T1_S" id="VCVTM_vfp_T1_S"></a>VCVTM{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.<a href="#dt" title="Data type for elements of destination (field &quot;op&quot;)">&lt;dt&gt;</a>.F32 <a href="#sd" title="32-bit SIMD&amp;FP destination register (field &quot;Vd:D&quot;)">&lt;Sd&gt;</a>, <a href="#sm" title="32-bit SIMD&amp;FP source register (field &quot;Vm:M&quot;)">&lt;Sm&gt;</a></p></div><div class="encoding"><h4 class="encoding">Double-precision scalar<span class="bitdiff"> (size == 11)</span></h4><p class="asm-code"><a name="VCVTM_vfp_T1_D" id="VCVTM_vfp_T1_D"></a>VCVTM{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.<a href="#dt" title="Data type for elements of destination (field &quot;op&quot;)">&lt;dt&gt;</a>.F64 <a href="#sd" title="32-bit SIMD&amp;FP destination register (field &quot;Vd:D&quot;)">&lt;Sd&gt;</a>, <a href="#dm" title="64-bit SIMD&amp;FP source register (field &quot;M:Vm&quot;)">&lt;Dm&gt;</a></p></div><p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>() then UNPREDICTABLE;
if size == '00' || (size == '01' &amp;&amp; !<a href="shared_pseudocode.html#impl-shared.HaveFP16Ext.0" title="function: boolean HaveFP16Ext()">HaveFP16Ext</a>()) then UNDEFINED;
rounding = <a href="shared_pseudocode.html#impl-shared.FPDecodeRM.1" title="function: FPRounding FPDecodeRM(bits(2) rm)">FPDecodeRM</a>(RM);  unsigned = (op == '0');
d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vd:D);
case size of
    when '01' esize = 16; m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vm:M);
    when '10' esize = 32; m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vm:M);
    when '11' esize = 64; m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(M:Vm);</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">InITBlock()</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as if it passes the Condition code check.</li><li>The instruction executes as NOP. This means it behaves as if it fails the Condition code check.</li></ul>
  <p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;q&gt;</td><td><a name="q" id="q"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;dt&gt;</td><td><a name="dt" id="dt"></a>
        Is the data type for the elements of the destination, 
    encoded in 
    <q>op</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">op</th>
                <th class="symbol">&lt;dt&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">U32</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">S32</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Sd&gt;</td><td><a name="sd" id="sd"></a>
        
          <p class="aml">Is the 32-bit name of the SIMD&amp;FP destination register, encoded in the "Vd:D" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Sm&gt;</td><td><a name="sm" id="sm"></a>
        
          <p class="aml">Is the 32-bit name of the SIMD&amp;FP source register, encoded in the "Vm:M" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Dm&gt;</td><td><a name="dm" id="dm"></a>
        
          <p class="aml">Is the 64-bit name of the SIMD&amp;FP source register, encoded in the "M:Vm" field.</p>
        
      </td></tr></table></div><p class="syntax-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">EncodingSpecificOperations(); <a href="shared_pseudocode.html#impl-aarch32.CheckVFPEnabled.1" title="function: CheckVFPEnabled(boolean include_fpexc_check)">CheckVFPEnabled</a>(TRUE);
case esize of
    when 16
        <a href="shared_pseudocode.html#impl-aarch32.S.write.1" title="accessor: S[integer n] = bits(32) value">S</a>[d] = <a href="shared_pseudocode.html#impl-shared.FPToFixed.5" title="function: bits(M) FPToFixed(bits(N) op, integer fbits, boolean unsigned, FPCRType fpcr, FPRounding rounding)">FPToFixed</a>(<a href="shared_pseudocode.html#impl-aarch32.S.read.1" title="accessor: bits(32) S[integer n]">S</a>[m]&lt;15:0&gt;, 0, unsigned, FPSCR, rounding);
    when 32
        <a href="shared_pseudocode.html#impl-aarch32.S.write.1" title="accessor: S[integer n] = bits(32) value">S</a>[d] = <a href="shared_pseudocode.html#impl-shared.FPToFixed.5" title="function: bits(M) FPToFixed(bits(N) op, integer fbits, boolean unsigned, FPCRType fpcr, FPRounding rounding)">FPToFixed</a>(<a href="shared_pseudocode.html#impl-aarch32.S.read.1" title="accessor: bits(32) S[integer n]">S</a>[m], 0, unsigned, FPSCR, rounding);
    when 64
        <a href="shared_pseudocode.html#impl-aarch32.S.write.1" title="accessor: S[integer n] = bits(32) value">S</a>[d] = <a href="shared_pseudocode.html#impl-shared.FPToFixed.5" title="function: bits(M) FPToFixed(bits(N) op, integer fbits, boolean unsigned, FPCRType fpcr, FPRounding rounding)">FPToFixed</a>(<a href="shared_pseudocode.html#impl-aarch32.D.read.1" title="accessor: bits(64) D[integer n]">D</a>[m], 0, unsigned, FPSCR, rounding);</p>
    </div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v00_88, pseudocode v85-xml-00bet9_rc1_1
      ; Build timestamp: 2018-12-12T12:33
    </p><p class="copyconf">
      Copyright Â© 2010-2018 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
