Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx75t-fgg676-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o top_map.ncd top.ngd top.pcf 
Target Device  : xc6slx75t
Target Package : fgg676
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Wed Jul 01 20:47:31 2015

Design Summary
--------------
Number of errors:      0
Number of warnings:   65
Slice Logic Utilization:
  Number of Slice Registers:                16,026 out of  93,296   17%
    Number used as Flip Flops:              16,004
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               21
  Number of Slice LUTs:                     23,497 out of  46,648   50%
    Number used as logic:                   22,825 out of  46,648   48%
      Number using O6 output only:          18,016
      Number using O5 output only:             290
      Number using O5 and O6:                4,519
      Number used as ROM:                        0
    Number used as Memory:                     512 out of  11,072    4%
      Number used as Dual Port RAM:            512
        Number using O6 output only:           256
        Number using O5 output only:             0
        Number using O5 and O6:                256
      Number used as Single Port RAM:            0
      Number used as Shift Register:             0
    Number used exclusively as route-thrus:    160
      Number with same-slice register load:    146
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 8,464 out of  11,662   72%
  Number of MUXCYs used:                     2,752 out of  23,324   11%
  Number of LUT Flip Flop pairs used:       25,754
    Number with an unused Flip Flop:        10,904 out of  25,754   42%
    Number with an unused LUT:               2,257 out of  25,754    8%
    Number of fully used LUT-FF pairs:      12,593 out of  25,754   48%
    Number of unique control sets:           1,018
    Number of slice register sites lost
      to control set restrictions:           2,499 out of  93,296    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       101 out of     348   29%
    Number of LOCed IOBs:                       93 out of     101   92%

Specific Feature Utilization:
  Number of RAMB16BWERs:                       139 out of     172   80%
  Number of RAMB8BWERs:                          0 out of     344    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       1 out of      16    6%
    Number used as BUFGs:                        1
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     442    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     442    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     442    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            4 out of     132    3%
  Number of GTPA1_DUALs:                         0 out of       4    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       4    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       6    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.93

Peak Memory Usage:  1105 MB
Total REAL time to MAP completion:  13 mins 46 secs 
Total CPU time to MAP completion:   13 mins 35 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   or1200_sopc_inst_0/or1200/u_or1200/or1200_cpu/or1200_genpc/rst_GND_18_o_AND_1
   73_o is sourced by a combinatorial pin. This is not good design practice. Use
   the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart4/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart16/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart16/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart14/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart14/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart8/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart8/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart10/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart10/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart4/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart15/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart3/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart10/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart15/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart10/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart12/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart14/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart5/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart9/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart2/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart2/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart15/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart3/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart6/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart6/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart15/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart12/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart14/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart5/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart6/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart7/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart7/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart11/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart8/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart8/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart9/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart1/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart16/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart12/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart13/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart9/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart13/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart12/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart6/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart11/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart9/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart11/regs/receiver/fifo
   _rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart11/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart13/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart16/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart7/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart3/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart2/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart1/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart13/regs/transmitter/f
   ifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart3/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupB/uart1/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart7/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart4/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart1/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart5/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart4/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart5/regs/receiver/fifo_
   rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <or1200_sopc_inst_0/or1200/uart_control/uart_groupA/uart2/regs/transmitter/fi
   fo_tx/tfifo/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network SDK_FIFO_CH<7>_IBUF has no load.
INFO:LIT:395 - The above info message is repeated 137 more times for the
   following (max. 5 shown):
   SDK_FIFO_CH<6>_IBUF,
   SDK_FIFO_CH<5>_IBUF,
   SDK_FIFO_CH<4>_IBUF,
   SDK_FIFO_CH<3>_IBUF,
   SDK_FIFO_CH<2>_IBUF
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 101 IOs, 93 are locked
   and 8 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   6 block(s) optimized away
   1 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "or1200_sopc_inst_0/or1200/u_ram0/u_ram0/N0" is sourceless and has
been removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		or1200_sopc_inst_0/or1200/u_ram0/u_ram0/XST_GND
VCC 		or1200_sopc_inst_0/or1200/u_ram0/u_ram0/XST_VCC
GND 		or1200_sopc_inst_0/or1200/uart_control/XST_GND
VCC 		or1200_sopc_inst_0/or1200/uart_control/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| GPIO_IO_PORTA_O<0>                 | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<1>                 | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<2>                 | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<3>                 | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<4>                 | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<5>                 | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<6>                 | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<7>                 | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<8>                 | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<9>                 | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<10>                | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<11>                | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<12>                | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<13>                | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<14>                | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<15>                | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<16>                | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<17>                | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<18>                | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<19>                | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<20>                | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<21>                | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<22>                | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<23>                | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<24>                | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<25>                | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<26>                | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<27>                | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<28>                | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<29>                | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<30>                | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTA_O<31>                | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTB_O<0>                 | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTB_O<1>                 | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTB_O<2>                 | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTB_O<3>                 | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTC_O<0>                 | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTC_O<1>                 | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTC_O<2>                 | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTC_O<3>                 | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTD_O<0>                 | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTD_O<1>                 | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTD_O<2>                 | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO_IO_PORTD_O<3>                 | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED<0>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<1>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<2>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<3>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<4>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<5>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<6>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<7>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDK_CLK                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_AlmostEmpty               | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_AlmostFull                | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_CH<0>                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_CH<1>                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_CH<2>                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_CH<3>                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_CH<4>                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_CH<5>                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_CH<6>                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_CH<7>                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_DI<0>                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_DI<1>                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_DI<2>                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_DI<3>                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_DI<4>                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_DI<5>                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_DI<6>                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_DI<7>                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_DI<8>                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_DI<9>                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_DI<10>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_DI<11>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_DI<12>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_DI<13>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_DI<14>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_DI<15>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_DO<0>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDK_FIFO_DO<1>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDK_FIFO_DO<2>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDK_FIFO_DO<3>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDK_FIFO_DO<4>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDK_FIFO_DO<5>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDK_FIFO_DO<6>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDK_FIFO_DO<7>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDK_FIFO_DO<8>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDK_FIFO_DO<9>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDK_FIFO_DO<10>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDK_FIFO_DO<11>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDK_FIFO_DO<12>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDK_FIFO_DO<13>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDK_FIFO_DO<14>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDK_FIFO_DO<15>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDK_FIFO_Empty                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_Full                      | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDK_FIFO_RD                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDK_FIFO_WR                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDK_Interrupt                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDK_RSTN                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
