/*
    * Copyright 2024 NXP
    *
    * SPDX-License-Identifier: BSD-3-Clause
*/
/***********************************************************************************************************************
 * This file was generated by the MCUXpresso Config Tools. Any manual edits made to this file
 * will be overwritten if the respective MCUXpresso Config Tools is used to update this file.
 **********************************************************************************************************************/

/* clang-format off */
/* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
!!GlobalInfo
product: Peripherals v15.0
processor: MC56F82748
package_id: MC56F82748VLH
mcu_data: ksdk2_0
processor_version: 0.16.3
functionalGroups:
- name: BOARD_InitPeripherals
  UUID: a0504504-26ee-46eb-a3aa-d90fb0b2490f
  called_from_default_init: true
  selectedCore: core0
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/

/* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
component:
- type: 'system'
- type_id: 'system_54b53072540eeeb8f8e9343e71f28176'
- global_system_definitions:
  - user_definitions: ''
  - user_includes: ''
  - global_init: ''
  - init_delay_enable: 'false'
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/

/* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
component:
- type: 'uart_cmsis_common'
- type_id: 'uart_cmsis_common_9cb8e302497aa696fdbb5a4fd622c2a8'
- global_USART_CMSIS_common:
  - quick_selection: 'default'
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/

/* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
component:
- type: 'gpio_adapter_common'
- type_id: 'gpio_adapter_common_57579b9ac814fe26bf95df0a384c36b6'
- global_gpio_adapter_common:
  - quick_selection: 'default'
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/
/* clang-format on */

/***********************************************************************************************************************
 * Included files
 **********************************************************************************************************************/
#include "peripherals.h"

/***********************************************************************************************************************
 * BOARD_InitPeripherals functional group
 **********************************************************************************************************************/
/***********************************************************************************************************************
 * INTC initialization code
 **********************************************************************************************************************/
/* clang-format off */
/* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
instance:
- name: 'INTC'
- type: 'intc_reg'
- mode: 'general'
- custom_name_enabled: 'false'
- type_id: 'intc_reg'
- functional_group: 'BOARD_InitPeripherals'
- peripheral: 'INTC'
- config_sets:
  - intc:
    - dsc_core_int_level: 'mask_level_0_1_2'
    - interrupt_table:
      - 0: []
      - 1: []
      - 2: []
    - interrupts:
      - 0:
        - channelId: 'button'
        - interrupt_t:
          - IRQn: 'kGPIOF_VECTORn'
          - dsc_enable_interrrupt: 'iprVal1'
          - enable_custom_name: 'false'
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/
/* clang-format on */

/* Empty initialization function (commented out)
static void INTC_init(void) {
} */

/***********************************************************************************************************************
 * Flash_configuration initialization code
 **********************************************************************************************************************/
/* clang-format off */
/* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
instance:
- name: 'Flash_configuration'
- type: 'dsc_flash_config'
- mode: 'general'
- custom_name_enabled: 'false'
- type_id: 'dsc_flash_config'
- functional_group: 'BOARD_InitPeripherals'
- config_sets:
  - fcf_config:
    - flashConfig:
      - keyBytes:
        - 0:
          - byteValue: '0xFF'
        - 1:
          - byteValue: '0xFF'
        - 2:
          - byteValue: '0xFF'
        - 3:
          - byteValue: '0xFF'
        - 4:
          - byteValue: '0xFF'
        - 5:
          - byteValue: '0xFF'
        - 6:
          - byteValue: '0xFF'
        - 7:
          - byteValue: '0xFF'
      - protBytes:
        - 0:
          - byteValue: '0xFF'
        - 1:
          - byteValue: '0xFF'
        - 2:
          - byteValue: '0xFF'
        - 3:
          - byteValue: '0xFF'
      - FSEC:
        - SEC: 'unsecure'
        - FSLACC: 'granted'
        - KEYEN: 'false'
        - MEEN: 'true'
      - pwrMode: '1'
    - fcf_codegenerator: []
    - quick_selection: 'default'
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/
/* clang-format on */

/* Empty initialization function (commented out)
static void Flash_configuration_init(void) {
} */

/***********************************************************************************************************************
 * PWMA initialization code
 **********************************************************************************************************************/
/* clang-format off */
/* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
instance:
- name: 'PWMA'
- type: 'pwm_reg'
- mode: 'general'
- custom_name_enabled: 'false'
- type_id: 'pwm_reg'
- functional_group: 'BOARD_InitPeripherals'
- peripheral: 'PWMA'
- config_sets:
  - fsl_pwm:
    - clockSource: 'SystemClock'
    - clockSourceFreq: 'BOARD_BootClockRUN'
    - pllMonitor: '0'
    - submodules:
      - 0:
        - sm: 'kPWM_Module_0'
        - sm_template_params: []
        - config:
          - clockSource: 'kPWM_BusClock'
          - prescale: '0'
          - loadOK: 'true'
          - startCounter: 'true'
          - signed_unsigned: 'signed'
          - init: '-5000'
          - val1: '4999'
          - fracval1: '0'
          - val0: '0'
          - val2: '-2500'
          - fracval2: '0'
          - val3: '2500'
          - fracval3: '0'
          - val4: '-4980'
          - fracval4: '0'
          - val5: '0'
          - fracval5: '0'
          - initializationControl: '0'
          - enableDebugMode: 'false'
          - enableWait: 'false'
          - pairOperation: '0'
          - pairMain: '0'
          - deadtime_logic_inputs:
            - pwm23:
              - deadtime_input_by_force: '0'
              - SW_value: '0'
            - pwm45:
              - deadtime_input_by_force: '0'
              - SW_value: '0'
          - deadtime_params:
            - deadTime0:
              - clockSource: 'kPWM_BusClock'
              - deadtimeValue: '50'
            - deadTime1:
              - clockSource: 'kPWM_BusClock'
              - deadtimeValue: '50'
          - reloadControl:
            - reloadImmediate: 'false'
            - reloadLogic: 'kPWM_ReloadPwmFullCycle'
            - reloadSelect: '0'
            - reloadFrequency: '0'
          - forceControl:
            - forceTrigger: '0'
            - pwm23Init: '0'
            - pwm45Init: '0'
            - pwmxInit: '0'
            - forceEn: 'false'
          - fracControl:
            - fracEn: ''
            - powerUp: 'false'
          - doubleSwitching:
            - doubleEn: 'false'
            - doubleX: 'false'
            - split: '0'
          - outputEn: ''
          - outputMask: ''
          - maskImmediately: 'false'
          - outputTrigger_sel: 'kPWM_ValueRegister_4'
          - triggerSource0: '0'
          - triggerSource1: '0'
          - interrupt_sel: ''
          - interrupt_flags: ''
          - dma_used: 'false'
          - dma:
            - pwmDMA_activate: 'false'
            - captureDMA_enable: ''
            - captureDMA_source: '0'
            - captureDMA_watermark_control: '0'
        - channels:
          - 0:
            - functionSel: 'pwmOutput'
            - pwm:
              - level: '1'
              - fault_channel0:
                - dismap: 's0'
              - fault_channel1:
                - dismap: ''
              - faultState: '0'
          - 1:
            - functionSel: 'pwmOutput'
            - pwm:
              - level: '0'
              - fault_channel0:
                - dismap: 's0'
              - fault_channel1:
                - dismap: ''
              - faultState: '0'
          - 2:
            - functionSel: 'notUsed'
        - compare_interruptEn: 'false'
        - compare_interrupt:
          - IRQn: 'keFlexPWMA_CMP0_VECTORn'
          - dsc_enable_interrrupt: 'iprVal0'
          - enable_custom_name: 'false'
        - reload_interruptEn: 'false'
        - reload_interrupt:
          - IRQn: 'keFlexPWMA_RELOAD0_VECTORn'
          - dsc_enable_interrrupt: 'iprVal0'
          - enable_custom_name: 'false'
      - 1:
        - sm: 'kPWM_Module_1'
        - sm_template_params: []
        - config:
          - clockSource: 'kPWM_Submodule0Clock'
          - prescale: '0'
          - loadOK: 'false'
          - startCounter: 'false'
          - signed_unsigned: 'signed'
          - init: '-5000'
          - val1: '4999'
          - fracval1: '0'
          - val0: '0'
          - val2: '-2500'
          - fracval2: '0'
          - val3: '2500'
          - fracval3: '0'
          - val4: '0'
          - fracval4: '0'
          - val5: '0'
          - fracval5: '0'
          - initializationControl: '2'
          - enableDebugMode: 'false'
          - enableWait: 'false'
          - pairOperation: '0'
          - pairMain: '0'
          - deadtime_logic_inputs:
            - pwm23:
              - deadtime_input_by_force: '0'
              - SW_value: '0'
            - pwm45:
              - deadtime_input_by_force: '0'
              - SW_value: '0'
          - deadtime_params:
            - deadTime0:
              - clockSource: 'kPWM_BusClock'
              - deadtimeValue: '50'
            - deadTime1:
              - clockSource: 'kPWM_BusClock'
              - deadtimeValue: '50'
          - reloadControl:
            - reloadImmediate: 'false'
            - reloadLogic: 'kPWM_ReloadPwmFullCycle'
            - reloadSelect: '1'
            - reloadFrequency: '0'
          - forceControl:
            - forceTrigger: '0'
            - pwm23Init: '0'
            - pwm45Init: '0'
            - pwmxInit: '0'
            - forceEn: 'false'
          - fracControl:
            - fracEn: ''
            - powerUp: 'false'
          - doubleSwitching:
            - doubleEn: 'false'
            - doubleX: 'false'
            - split: '0'
          - outputEn: ''
          - outputMask: ''
          - maskImmediately: 'false'
          - outputTrigger_sel: ''
          - triggerSource0: '0'
          - triggerSource1: '0'
          - interrupt_sel: ''
          - interrupt_flags: ''
          - dma_used: 'false'
          - dma:
            - pwmDMA_activate: 'false'
            - captureDMA_enable: ''
            - captureDMA_source: '0'
            - captureDMA_watermark_control: '0'
        - channels:
          - 0:
            - functionSel: 'pwmOutput'
            - pwm:
              - level: '1'
              - fault_channel0:
                - dismap: 's0'
              - fault_channel1:
                - dismap: ''
              - faultState: '0'
          - 1:
            - functionSel: 'pwmOutput'
            - pwm:
              - level: '0'
              - fault_channel0:
                - dismap: 's0'
              - fault_channel1:
                - dismap: ''
              - faultState: '0'
          - 2:
            - functionSel: 'notUsed'
        - compare_interruptEn: 'false'
        - compare_interrupt:
          - IRQn: 'keFlexPWMA_CMP1_VECTORn'
          - dsc_enable_interrrupt: 'iprVal0'
          - enable_custom_name: 'false'
        - reload_interruptEn: 'false'
        - reload_interrupt:
          - IRQn: 'keFlexPWMA_RELOAD1_VECTORn'
          - dsc_enable_interrrupt: 'iprVal0'
          - enable_custom_name: 'false'
      - 2:
        - sm: 'kPWM_Module_2'
        - sm_template_params: []
        - config:
          - clockSource: 'kPWM_Submodule0Clock'
          - prescale: '0'
          - loadOK: 'true'
          - startCounter: 'true'
          - signed_unsigned: 'signed'
          - init: '-5000'
          - val1: '4999'
          - fracval1: '0'
          - val0: '0'
          - val2: '-2500'
          - fracval2: '0'
          - val3: '2500'
          - fracval3: '0'
          - val4: '0'
          - fracval4: '0'
          - val5: '0'
          - fracval5: '0'
          - initializationControl: '2'
          - enableDebugMode: 'false'
          - enableWait: 'false'
          - pairOperation: '0'
          - pairMain: '0'
          - deadtime_logic_inputs:
            - pwm23:
              - deadtime_input_by_force: '0'
              - SW_value: '0'
            - pwm45:
              - deadtime_input_by_force: '0'
              - SW_value: '0'
          - deadtime_params:
            - deadTime0:
              - clockSource: 'kPWM_BusClock'
              - deadtimeValue: '50'
            - deadTime1:
              - clockSource: 'kPWM_BusClock'
              - deadtimeValue: '50'
          - reloadControl:
            - reloadImmediate: 'false'
            - reloadLogic: 'kPWM_ReloadPwmFullCycle'
            - reloadSelect: '1'
            - reloadFrequency: '0'
          - forceControl:
            - forceTrigger: '0'
            - pwm23Init: '0'
            - pwm45Init: '0'
            - pwmxInit: '0'
            - forceEn: 'false'
          - fracControl:
            - fracEn: ''
            - powerUp: 'false'
          - doubleSwitching:
            - doubleEn: 'false'
            - doubleX: 'false'
            - split: '0'
          - outputEn: ''
          - outputMask: ''
          - maskImmediately: 'false'
          - outputTrigger_sel: ''
          - triggerSource0: '0'
          - triggerSource1: '0'
          - interrupt_sel: ''
          - interrupt_flags: ''
          - dma_used: 'false'
          - dma:
            - pwmDMA_activate: 'false'
            - captureDMA_enable: ''
            - captureDMA_source: '0'
            - captureDMA_watermark_control: '0'
        - channels:
          - 0:
            - functionSel: 'pwmOutput'
            - pwm:
              - level: '1'
              - fault_channel0:
                - dismap: 's0'
              - fault_channel1:
                - dismap: ''
              - faultState: '0'
          - 1:
            - functionSel: 'pwmOutput'
            - pwm:
              - level: '0'
              - fault_channel0:
                - dismap: 's0'
              - fault_channel1:
                - dismap: ''
              - faultState: '0'
          - 2:
            - functionSel: 'notUsed'
        - compare_interruptEn: 'false'
        - compare_interrupt:
          - IRQn: 'keFlexPWMA_CMP2_VECTORn'
          - dsc_enable_interrrupt: 'iprVal0'
          - enable_custom_name: 'false'
        - reload_interruptEn: 'false'
        - reload_interrupt:
          - IRQn: 'keFlexPWMA_RELOAD2_VECTORn'
          - dsc_enable_interrrupt: 'iprVal0'
          - enable_custom_name: 'false'
    - faultChannels:
      - 0:
        - commonFaultSetting:
          - clockSource: 'kPWM_BusClock'
          - faultFilterPeriod: '20'
          - faultFilterCount: '5'
          - faultGlitchStretch: 'false'
          - testFault: 'false'
        - faults:
          - 0:
            - faultClearingMode: 'kPWM_Automatic'
            - faultLevelR: '1'
            - recoverMode: 'kPWM_NoRecovery'
            - fault_int_source: 'false'
          - 1:
            - faultClearingMode: 'kPWM_ManualNormal'
            - faultLevelR: '0'
            - recoverMode: 'kPWM_NoRecovery'
            - fault_int_source: 'false'
          - 2:
            - faultClearingMode: 'kPWM_ManualNormal'
            - faultLevelR: '0'
            - recoverMode: 'kPWM_NoRecovery'
            - fault_int_source: 'false'
          - 3:
            - faultClearingMode: 'kPWM_ManualNormal'
            - faultLevelR: '0'
            - recoverMode: 'kPWM_NoRecovery'
            - fault_int_source: 'false'
        - fault_template_params: []
      - 1:
        - commonFaultSetting:
          - clockSource: 'kPWM_BusClock'
          - faultFilterPeriod: '0'
          - faultFilterCount: '3'
          - faultGlitchStretch: 'false'
          - testFault: 'false'
        - faults:
          - 0:
            - faultClearingMode: 'kPWM_ManualNormal'
            - faultLevelR: '0'
            - recoverMode: 'kPWM_NoRecovery'
            - fault_int_source: 'false'
          - 1:
            - faultClearingMode: 'kPWM_ManualNormal'
            - faultLevelR: '0'
            - recoverMode: 'kPWM_NoRecovery'
            - fault_int_source: 'false'
          - 2:
            - faultClearingMode: 'kPWM_ManualNormal'
            - faultLevelR: '0'
            - recoverMode: 'kPWM_NoRecovery'
            - fault_int_source: 'false'
          - 3:
            - faultClearingMode: 'kPWM_ManualNormal'
            - faultLevelR: '0'
            - recoverMode: 'kPWM_NoRecovery'
            - fault_int_source: 'false'
        - fault_template_params: []
    - capture_interruptEn: 'false'
    - capture_interrupt:
      - IRQn: 'keFlexPWMA_CAP_VECTORn'
      - dsc_enable_interrrupt: 'iprVal0'
      - enable_custom_name: 'false'
    - fault_interruptEn: 'false'
    - fault_interrupt:
      - IRQn: 'keFlexPWMA_FAULT_VECTORn'
      - dsc_enable_interrrupt: 'iprVal0'
      - enable_custom_name: 'false'
    - error_interruptEn: 'false'
    - error_interrupt:
      - IRQn: 'keFlexPWMA_RERR_VECTORn'
      - dsc_enable_interrrupt: 'iprVal0'
      - enable_custom_name: 'false'
    - pwm_common_template_params: []
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/
/* clang-format on */

static void PWMA_init(void) {
/****************************************************************************/
/* Submodule 1 initialization */
/****************************************************************************/
  /* Disable the submodule and its output before the submodule init. */
  PWMA->OUTEN &= ~(PWM_OUTEN_PWMA_EN(1U << 1) | PWM_OUTEN_PWMB_EN(1U << 1) | PWM_OUTEN_PWMX_EN(1U << 1));
  PWMA->MCTRL &= ~(PWM_MCTRL_RUN(1U << 1) | PWM_MCTRL_CLDOK(1U << 1));
#ifdef PWMA_SM1CTRL_INIT
  PWMA->SM[1].CTRL = PWMA_SM1CTRL_INIT;
#else
  PWMA->SM[1].CTRL = 0x400U;
#endif /* PWMA_SM1CTRL_INIT */
#ifdef PWMA_SM1CTRL2_INIT
  PWMA->SM[1].CTRL2 = PWMA_SM1CTRL2_INIT;
#else
  PWMA->SM[1].CTRL2 = 0x0U;
#endif /* PWMA_SM1CTRL2_INIT */
#ifdef PWMA_SM1INIT_INIT
  PWMA->SM[1].INIT = PWMA_SM1INIT_INIT;
#else
  PWMA->SM[1].INIT = 0x0U;
#endif /* PWMA_SM1INIT_INIT */
#ifdef PWMA_SM1VAL0_INIT
  PWMA->SM[1].VAL0 = PWMA_SM1VAL0_INIT;
#else
  PWMA->SM[1].VAL0 = 0x0U;
#endif /* PWMA_SM1VAL0_INIT */
#ifdef PWMA_SM1VAL1_INIT
  PWMA->SM[1].VAL1 = PWMA_SM1VAL1_INIT;
#else
  PWMA->SM[1].VAL1 = 0x0U;
#endif /* PWMA_SM1VAL1_INIT */
#ifdef PWMA_SM1VAL2_INIT
  PWMA->SM[1].VAL2 = PWMA_SM1VAL2_INIT;
#else
  PWMA->SM[1].VAL2 = 0x0U;
#endif /* PWMA_SM1VAL2_INIT */
#ifdef PWMA_SM1VAL3_INIT
  PWMA->SM[1].VAL3 = PWMA_SM1VAL3_INIT;
#else
  PWMA->SM[1].VAL3 = 0x0U;
#endif /* PWMA_SM1VAL3_INIT */
#ifdef PWMA_SM1VAL4_INIT
  PWMA->SM[1].VAL4 = PWMA_SM1VAL4_INIT;
#else
  PWMA->SM[1].VAL4 = 0x0U;
#endif /* PWMA_SM1VAL4_INIT */
#ifdef PWMA_SM1VAL5_INIT
  PWMA->SM[1].VAL5 = PWMA_SM1VAL5_INIT;
#else
  PWMA->SM[1].VAL5 = 0x0U;
#endif /* PWMA_SM1VAL5_INIT */
#if (defined(PWMA_SM1_FRACTIONAL_BLOCK_AVAILABLE))
#ifdef PWMA_SM1FRACVAL1_INIT
  PWMA->SM[1].FRACVAL1 = PWMA_SM1FRACVAL1_INIT;
#else
  PWMA->SM[1].FRACVAL1 = 0x0U;
#endif /* PWMA_SM1FRACVAL1_INIT */
#ifdef PWMA_SM1FRACVAL2_INIT
  PWMA->SM[1].FRACVAL2 = PWMA_SM1FRACVAL2_INIT;
#else
  PWMA->SM[1].FRACVAL2 = 0x0U;
#endif /* PWMA_SM1FRACVAL2_INIT */
#ifdef PWMA_SM1FRACVAL3_INIT
  PWMA->SM[1].FRACVAL3 = PWMA_SM1FRACVAL3_INIT;
#else
  PWMA->SM[1].FRACVAL3 = 0x0U;
#endif /* PWMA_SM1FRACVAL3_INIT */
#ifdef PWMA_SM1FRACVAL4_INIT
  PWMA->SM[1].FRACVAL4 = PWMA_SM1FRACVAL4_INIT;
#else
  PWMA->SM[1].FRACVAL4 = 0x0U;
#endif /* PWMA_SM1FRACVAL4_INIT */
#ifdef PWMA_SM1FRACVAL5_INIT
  PWMA->SM[1].FRACVAL5 = PWMA_SM1FRACVAL5_INIT;
#else
  PWMA->SM[1].FRACVAL5 = 0x0U;
#endif /* PWMA_SM1FRACVAL5_INIT */
#ifdef PWMA_SM1FRCTRL_INIT
  PWMA->SM[1].FRCTRL = PWMA_SM1FRCTRL_INIT;
#else
  PWMA->SM[1].FRCTRL = 0x0U;
#endif /* PWMA_SM1FRCTRL_INIT */
#endif /* (defined(PWMA_SM1_FRACTIONAL_BLOCK_AVAILABLE)) */
#ifdef PWMA_SM1OCTRL_INIT
  PWMA->SM[1].OCTRL = PWMA_SM1OCTRL_INIT;
#else
  PWMA->SM[1].OCTRL = 0x0U;
#endif /* PWMA_SM1OCTRL_INIT */
#ifdef PWMA_SM1STS_INIT
  PWMA->SM[1].STS = PWMA_SM1STS_INIT;
#else
  PWMA->SM[1].STS = 0x3fffU;
#endif /* PWMA_SM1STS_INIT */
#ifdef PWMA_SM1INTEN_INIT
  PWMA->SM[1].INTEN = PWMA_SM1INTEN_INIT;
#else
  PWMA->SM[1].INTEN = 0x0U;
#endif /* PWMA_SM1INTEN_INIT */
#ifdef PWMA_SM1DMAEN_INIT
  PWMA->SM[1].DMAEN = PWMA_SM1DMAEN_INIT;
#else
  PWMA->SM[1].DMAEN = 0x0U;
#endif /* PWMA_SM1DMAEN_INIT */
#ifdef PWMA_SM1TCTRL_INIT
  PWMA->SM[1].TCTRL = PWMA_SM1TCTRL_INIT;
#else
  PWMA->SM[1].TCTRL = 0x0U;
#endif /* PWMA_SM1TCTRL_INIT */
#ifdef PWMA_SM1DISMAP0_INIT
  PWMA->SM[1].DISMAP[0] = PWMA_SM1DISMAP0_INIT;
#else
  PWMA->SM[1].DISMAP[0] = 0xffffU;
#endif /* PWMA_SM1DISMAP0_INIT */
#ifdef PWMA_SM1DISMAP1_INIT
  PWMA->SM[1].DISMAP[1] = PWMA_SM1DISMAP1_INIT;
#else
  PWMA->SM[1].DISMAP[1] = 0xffffU;
#endif /* PWMA_SM1DISMAP1_INIT */
#ifdef PWMA_SM1DTCNT0_INIT
  PWMA->SM[1].DTCNT0 = PWMA_SM1DTCNT0_INIT;
#else
  PWMA->SM[1].DTCNT0 = 0x7ffU;
#endif /* PWMA_SM1DTCNT0_INIT */
#ifdef PWMA_SM1DTCNT1_INIT
  PWMA->SM[1].DTCNT1 = PWMA_SM1DTCNT1_INIT;
#else
  PWMA->SM[1].DTCNT1 = 0x7ffU;
#endif /* PWMA_SM1DTCNT1_INIT */

#ifdef PWM_CAPTCTRLA_EDGA0_MASK
#ifdef PWMA_SM1CAPTCTRLA_INIT
  PWMA->SM[1].CAPTCTRLA = PWMA_SM1CAPTCTRLA_INIT;
#else
  PWMA->SM[1].CAPTCTRLA = 0x0U;
#endif /* PWMA_SM1CAPTCTRLA_INIT */
#ifdef PWMA_SM1CAPTCOMPA_INIT
  PWMA->SM[1].CAPTCOMPA = PWMA_SM1CAPTCOMPA_INIT;
#else
  PWMA->SM[1].CAPTCOMPA = 0x0U;
#endif /* PWMA_SM1CAPTCOMPA_INIT */
#endif /* PWM_CAPTCTRLA_EDGA0_MASK */

#ifdef PWM_CAPTFILTA_CAPTA_FILT_PER_MASK
  PWMA->SM[1].CAPTFILTA = 0x0U;
#ifdef PWMA_SM1CAPTFILTA_INIT
  PWMA->SM[1].CAPTFILTA = PWMA_SM1CAPTFILTA_INIT;
#endif
#endif  /* PWM_CAPTFILTA_CAPTA_FILT_PER_MASK */

#ifdef PWM_CAPTCTRLB_EDGB0_MASK
#ifdef PWMA_SM1CAPTCTRLB_INIT
  PWMA->SM[1].CAPTCTRLB = PWMA_SM1CAPTCTRLB_INIT;
#else
  PWMA->SM[1].CAPTCTRLB = 0x0U;
#endif /* PWMA_SM1CAPTCTRLB_INIT */
#ifdef PWMA_SM1CAPTCOMPB_INIT
  PWMA->SM[1].CAPTCOMPB = PWMA_SM1CAPTCOMPB_INIT;
#else
  PWMA->SM[1].CAPTCOMPB = 0x0U;
#endif /* PWMA_SM1CAPTCOMPB_INIT */
#endif /* PWM_CAPTCTRLB_EDGB0_MASK */

#ifdef PWM_CAPTFILTB_CAPTB_FILT_PER_MASK
  PWMA->SM[1].CAPTFILTB = 0x0U;
#ifdef PWMA_SM1CAPTFILTB_INIT
  PWMA->SM[1].CAPTFILTB = PWMA_SM1CAPTFILTB_INIT;
#endif
#endif  /* PWM_CAPTFILTB_CAPTB_FILT_PER_MASK */

#ifdef PWM_CAPTCTRLX_EDGX0_MASK
#ifdef PWMA_SM1CAPTCTRLX_INIT
  PWMA->SM[1].CAPTCTRLX = PWMA_SM1CAPTCTRLX_INIT;
#else
  PWMA->SM[1].CAPTCTRLX = 0x0U;
#endif /* PWMA_SM1CAPTCTRLX_INIT */
#ifdef PWMA_SM1CAPTCOMPX_INIT
  PWMA->SM[1].CAPTCOMPX = PWMA_SM1CAPTCOMPX_INIT;
#else
  PWMA->SM[1].CAPTCOMPX = 0x0U;
#endif /* PWMA_SM1CAPTCOMPX_INIT */
#endif /* PWM_CAPTCTRLX_EDGX0_MASK */

#ifdef PWM_CAPTFILTX_CAPTX_FILT_PER_MASK
  PWMA->SM[1].CAPTFILTX = 0x0U;
#ifdef PWMA_SM1CAPTFILTX_INIT
  PWMA->SM[1].CAPTFILTX = PWMA_SM1CAPTFILTX_INIT;
#endif
#endif  /* PWM_CAPTFILTX_CAPTX_FILT_PER_MASK */

#if (0 != 1)
#ifdef PWM_PHASEDLY_PHASEDLY_MASK
#ifdef PWMA_SM1PHASEDLY_INIT
  PWMA->SM[1].PHASEDLY = PWMA_SM1PHASEDLY_INIT;
#else
  PWMA->SM[1].PHASEDLY = 0x0U;
#endif /* PWMA_SM1PHASEDLY_INIT */
#endif /* PWM_PHASEDLY_PHASEDLY_MASK */
#endif /* (0 != 1) */
#if ((!defined(PWMA_SM1CTRL_INIT)) || (0U == (PWMA_SM1CTRL_INIT & PWM_CTRL_LDMOD_MASK)))
  PWMA->MCTRL |= PWM_MCTRL_LDOK(1U << 1);
#endif /* ((!defined(PWMA_SM1CTRL_INIT)) || (0U == (PWMA_SM1CTRL_INIT & PWM_CTRL_LDMOD_MASK))) */

/****************************************************************************/
/* Submodule 2 initialization */
/****************************************************************************/
  /* Disable the submodule and its output before the submodule init. */
  PWMA->OUTEN &= ~(PWM_OUTEN_PWMA_EN(1U << 2) | PWM_OUTEN_PWMB_EN(1U << 2) | PWM_OUTEN_PWMX_EN(1U << 2));
  PWMA->MCTRL &= ~(PWM_MCTRL_RUN(1U << 2) | PWM_MCTRL_CLDOK(1U << 2));
#ifdef PWMA_SM2CTRL_INIT
  PWMA->SM[2].CTRL = PWMA_SM2CTRL_INIT;
#else
  PWMA->SM[2].CTRL = 0x400U;
#endif /* PWMA_SM2CTRL_INIT */
#ifdef PWMA_SM2CTRL2_INIT
  PWMA->SM[2].CTRL2 = PWMA_SM2CTRL2_INIT;
#else
  PWMA->SM[2].CTRL2 = 0x0U;
#endif /* PWMA_SM2CTRL2_INIT */
#ifdef PWMA_SM2INIT_INIT
  PWMA->SM[2].INIT = PWMA_SM2INIT_INIT;
#else
  PWMA->SM[2].INIT = 0x0U;
#endif /* PWMA_SM2INIT_INIT */
#ifdef PWMA_SM2VAL0_INIT
  PWMA->SM[2].VAL0 = PWMA_SM2VAL0_INIT;
#else
  PWMA->SM[2].VAL0 = 0x0U;
#endif /* PWMA_SM2VAL0_INIT */
#ifdef PWMA_SM2VAL1_INIT
  PWMA->SM[2].VAL1 = PWMA_SM2VAL1_INIT;
#else
  PWMA->SM[2].VAL1 = 0x0U;
#endif /* PWMA_SM2VAL1_INIT */
#ifdef PWMA_SM2VAL2_INIT
  PWMA->SM[2].VAL2 = PWMA_SM2VAL2_INIT;
#else
  PWMA->SM[2].VAL2 = 0x0U;
#endif /* PWMA_SM2VAL2_INIT */
#ifdef PWMA_SM2VAL3_INIT
  PWMA->SM[2].VAL3 = PWMA_SM2VAL3_INIT;
#else
  PWMA->SM[2].VAL3 = 0x0U;
#endif /* PWMA_SM2VAL3_INIT */
#ifdef PWMA_SM2VAL4_INIT
  PWMA->SM[2].VAL4 = PWMA_SM2VAL4_INIT;
#else
  PWMA->SM[2].VAL4 = 0x0U;
#endif /* PWMA_SM2VAL4_INIT */
#ifdef PWMA_SM2VAL5_INIT
  PWMA->SM[2].VAL5 = PWMA_SM2VAL5_INIT;
#else
  PWMA->SM[2].VAL5 = 0x0U;
#endif /* PWMA_SM2VAL5_INIT */
#if (defined(PWMA_SM2_FRACTIONAL_BLOCK_AVAILABLE))
#ifdef PWMA_SM2FRACVAL1_INIT
  PWMA->SM[2].FRACVAL1 = PWMA_SM2FRACVAL1_INIT;
#else
  PWMA->SM[2].FRACVAL1 = 0x0U;
#endif /* PWMA_SM2FRACVAL1_INIT */
#ifdef PWMA_SM2FRACVAL2_INIT
  PWMA->SM[2].FRACVAL2 = PWMA_SM2FRACVAL2_INIT;
#else
  PWMA->SM[2].FRACVAL2 = 0x0U;
#endif /* PWMA_SM2FRACVAL2_INIT */
#ifdef PWMA_SM2FRACVAL3_INIT
  PWMA->SM[2].FRACVAL3 = PWMA_SM2FRACVAL3_INIT;
#else
  PWMA->SM[2].FRACVAL3 = 0x0U;
#endif /* PWMA_SM2FRACVAL3_INIT */
#ifdef PWMA_SM2FRACVAL4_INIT
  PWMA->SM[2].FRACVAL4 = PWMA_SM2FRACVAL4_INIT;
#else
  PWMA->SM[2].FRACVAL4 = 0x0U;
#endif /* PWMA_SM2FRACVAL4_INIT */
#ifdef PWMA_SM2FRACVAL5_INIT
  PWMA->SM[2].FRACVAL5 = PWMA_SM2FRACVAL5_INIT;
#else
  PWMA->SM[2].FRACVAL5 = 0x0U;
#endif /* PWMA_SM2FRACVAL5_INIT */
#ifdef PWMA_SM2FRCTRL_INIT
  PWMA->SM[2].FRCTRL = PWMA_SM2FRCTRL_INIT;
#else
  PWMA->SM[2].FRCTRL = 0x0U;
#endif /* PWMA_SM2FRCTRL_INIT */
#endif /* (defined(PWMA_SM2_FRACTIONAL_BLOCK_AVAILABLE)) */
#ifdef PWMA_SM2OCTRL_INIT
  PWMA->SM[2].OCTRL = PWMA_SM2OCTRL_INIT;
#else
  PWMA->SM[2].OCTRL = 0x0U;
#endif /* PWMA_SM2OCTRL_INIT */
#ifdef PWMA_SM2STS_INIT
  PWMA->SM[2].STS = PWMA_SM2STS_INIT;
#else
  PWMA->SM[2].STS = 0x3fffU;
#endif /* PWMA_SM2STS_INIT */
#ifdef PWMA_SM2INTEN_INIT
  PWMA->SM[2].INTEN = PWMA_SM2INTEN_INIT;
#else
  PWMA->SM[2].INTEN = 0x0U;
#endif /* PWMA_SM2INTEN_INIT */
#ifdef PWMA_SM2DMAEN_INIT
  PWMA->SM[2].DMAEN = PWMA_SM2DMAEN_INIT;
#else
  PWMA->SM[2].DMAEN = 0x0U;
#endif /* PWMA_SM2DMAEN_INIT */
#ifdef PWMA_SM2TCTRL_INIT
  PWMA->SM[2].TCTRL = PWMA_SM2TCTRL_INIT;
#else
  PWMA->SM[2].TCTRL = 0x0U;
#endif /* PWMA_SM2TCTRL_INIT */
#ifdef PWMA_SM2DISMAP0_INIT
  PWMA->SM[2].DISMAP[0] = PWMA_SM2DISMAP0_INIT;
#else
  PWMA->SM[2].DISMAP[0] = 0xffffU;
#endif /* PWMA_SM2DISMAP0_INIT */
#ifdef PWMA_SM2DISMAP1_INIT
  PWMA->SM[2].DISMAP[1] = PWMA_SM2DISMAP1_INIT;
#else
  PWMA->SM[2].DISMAP[1] = 0xffffU;
#endif /* PWMA_SM2DISMAP1_INIT */
#ifdef PWMA_SM2DTCNT0_INIT
  PWMA->SM[2].DTCNT0 = PWMA_SM2DTCNT0_INIT;
#else
  PWMA->SM[2].DTCNT0 = 0x7ffU;
#endif /* PWMA_SM2DTCNT0_INIT */
#ifdef PWMA_SM2DTCNT1_INIT
  PWMA->SM[2].DTCNT1 = PWMA_SM2DTCNT1_INIT;
#else
  PWMA->SM[2].DTCNT1 = 0x7ffU;
#endif /* PWMA_SM2DTCNT1_INIT */

#ifdef PWM_CAPTCTRLA_EDGA0_MASK
#ifdef PWMA_SM2CAPTCTRLA_INIT
  PWMA->SM[2].CAPTCTRLA = PWMA_SM2CAPTCTRLA_INIT;
#else
  PWMA->SM[2].CAPTCTRLA = 0x0U;
#endif /* PWMA_SM2CAPTCTRLA_INIT */
#ifdef PWMA_SM2CAPTCOMPA_INIT
  PWMA->SM[2].CAPTCOMPA = PWMA_SM2CAPTCOMPA_INIT;
#else
  PWMA->SM[2].CAPTCOMPA = 0x0U;
#endif /* PWMA_SM2CAPTCOMPA_INIT */
#endif /* PWM_CAPTCTRLA_EDGA0_MASK */

#ifdef PWM_CAPTFILTA_CAPTA_FILT_PER_MASK
  PWMA->SM[2].CAPTFILTA = 0x0U;
#ifdef PWMA_SM2CAPTFILTA_INIT
  PWMA->SM[2].CAPTFILTA = PWMA_SM2CAPTFILTA_INIT;
#endif
#endif  /* PWM_CAPTFILTA_CAPTA_FILT_PER_MASK */

#ifdef PWM_CAPTCTRLB_EDGB0_MASK
#ifdef PWMA_SM2CAPTCTRLB_INIT
  PWMA->SM[2].CAPTCTRLB = PWMA_SM2CAPTCTRLB_INIT;
#else
  PWMA->SM[2].CAPTCTRLB = 0x0U;
#endif /* PWMA_SM2CAPTCTRLB_INIT */
#ifdef PWMA_SM2CAPTCOMPB_INIT
  PWMA->SM[2].CAPTCOMPB = PWMA_SM2CAPTCOMPB_INIT;
#else
  PWMA->SM[2].CAPTCOMPB = 0x0U;
#endif /* PWMA_SM2CAPTCOMPB_INIT */
#endif /* PWM_CAPTCTRLB_EDGB0_MASK */

#ifdef PWM_CAPTFILTB_CAPTB_FILT_PER_MASK
  PWMA->SM[2].CAPTFILTB = 0x0U;
#ifdef PWMA_SM2CAPTFILTB_INIT
  PWMA->SM[2].CAPTFILTB = PWMA_SM2CAPTFILTB_INIT;
#endif
#endif  /* PWM_CAPTFILTB_CAPTB_FILT_PER_MASK */

#ifdef PWM_CAPTCTRLX_EDGX0_MASK
#ifdef PWMA_SM2CAPTCTRLX_INIT
  PWMA->SM[2].CAPTCTRLX = PWMA_SM2CAPTCTRLX_INIT;
#else
  PWMA->SM[2].CAPTCTRLX = 0x0U;
#endif /* PWMA_SM2CAPTCTRLX_INIT */
#ifdef PWMA_SM2CAPTCOMPX_INIT
  PWMA->SM[2].CAPTCOMPX = PWMA_SM2CAPTCOMPX_INIT;
#else
  PWMA->SM[2].CAPTCOMPX = 0x0U;
#endif /* PWMA_SM2CAPTCOMPX_INIT */
#endif /* PWM_CAPTCTRLX_EDGX0_MASK */

#ifdef PWM_CAPTFILTX_CAPTX_FILT_PER_MASK
  PWMA->SM[2].CAPTFILTX = 0x0U;
#ifdef PWMA_SM2CAPTFILTX_INIT
  PWMA->SM[2].CAPTFILTX = PWMA_SM2CAPTFILTX_INIT;
#endif
#endif  /* PWM_CAPTFILTX_CAPTX_FILT_PER_MASK */

#if (0 != 2)
#ifdef PWM_PHASEDLY_PHASEDLY_MASK
#ifdef PWMA_SM2PHASEDLY_INIT
  PWMA->SM[2].PHASEDLY = PWMA_SM2PHASEDLY_INIT;
#else
  PWMA->SM[2].PHASEDLY = 0x0U;
#endif /* PWMA_SM2PHASEDLY_INIT */
#endif /* PWM_PHASEDLY_PHASEDLY_MASK */
#endif /* (0 != 2) */
#if ((!defined(PWMA_SM2CTRL_INIT)) || (0U == (PWMA_SM2CTRL_INIT & PWM_CTRL_LDMOD_MASK)))
  PWMA->MCTRL |= PWM_MCTRL_LDOK(1U << 2);
#endif /* ((!defined(PWMA_SM2CTRL_INIT)) || (0U == (PWMA_SM2CTRL_INIT & PWM_CTRL_LDMOD_MASK))) */

/****************************************************************************/
/* Submodule 0 initialization */
/****************************************************************************/
  /* Disable the submodule and its output before the submodule init. */
  PWMA->OUTEN &= ~(PWM_OUTEN_PWMA_EN(1U << 0) | PWM_OUTEN_PWMB_EN(1U << 0) | PWM_OUTEN_PWMX_EN(1U << 0));
  PWMA->MCTRL &= ~(PWM_MCTRL_RUN(1U << 0) | PWM_MCTRL_CLDOK(1U << 0));
#ifdef PWMA_SM0CTRL_INIT
  PWMA->SM[0].CTRL = PWMA_SM0CTRL_INIT;
#else
  PWMA->SM[0].CTRL = 0x400U;
#endif /* PWMA_SM0CTRL_INIT */
#ifdef PWMA_SM0CTRL2_INIT
  PWMA->SM[0].CTRL2 = PWMA_SM0CTRL2_INIT;
#else
  PWMA->SM[0].CTRL2 = 0x0U;
#endif /* PWMA_SM0CTRL2_INIT */
#ifdef PWMA_SM0INIT_INIT
  PWMA->SM[0].INIT = PWMA_SM0INIT_INIT;
#else
  PWMA->SM[0].INIT = 0x0U;
#endif /* PWMA_SM0INIT_INIT */
#ifdef PWMA_SM0VAL0_INIT
  PWMA->SM[0].VAL0 = PWMA_SM0VAL0_INIT;
#else
  PWMA->SM[0].VAL0 = 0x0U;
#endif /* PWMA_SM0VAL0_INIT */
#ifdef PWMA_SM0VAL1_INIT
  PWMA->SM[0].VAL1 = PWMA_SM0VAL1_INIT;
#else
  PWMA->SM[0].VAL1 = 0x0U;
#endif /* PWMA_SM0VAL1_INIT */
#ifdef PWMA_SM0VAL2_INIT
  PWMA->SM[0].VAL2 = PWMA_SM0VAL2_INIT;
#else
  PWMA->SM[0].VAL2 = 0x0U;
#endif /* PWMA_SM0VAL2_INIT */
#ifdef PWMA_SM0VAL3_INIT
  PWMA->SM[0].VAL3 = PWMA_SM0VAL3_INIT;
#else
  PWMA->SM[0].VAL3 = 0x0U;
#endif /* PWMA_SM0VAL3_INIT */
#ifdef PWMA_SM0VAL4_INIT
  PWMA->SM[0].VAL4 = PWMA_SM0VAL4_INIT;
#else
  PWMA->SM[0].VAL4 = 0x0U;
#endif /* PWMA_SM0VAL4_INIT */
#ifdef PWMA_SM0VAL5_INIT
  PWMA->SM[0].VAL5 = PWMA_SM0VAL5_INIT;
#else
  PWMA->SM[0].VAL5 = 0x0U;
#endif /* PWMA_SM0VAL5_INIT */
#if (defined(PWMA_SM0_FRACTIONAL_BLOCK_AVAILABLE))
#ifdef PWMA_SM0FRACVAL1_INIT
  PWMA->SM[0].FRACVAL1 = PWMA_SM0FRACVAL1_INIT;
#else
  PWMA->SM[0].FRACVAL1 = 0x0U;
#endif /* PWMA_SM0FRACVAL1_INIT */
#ifdef PWMA_SM0FRACVAL2_INIT
  PWMA->SM[0].FRACVAL2 = PWMA_SM0FRACVAL2_INIT;
#else
  PWMA->SM[0].FRACVAL2 = 0x0U;
#endif /* PWMA_SM0FRACVAL2_INIT */
#ifdef PWMA_SM0FRACVAL3_INIT
  PWMA->SM[0].FRACVAL3 = PWMA_SM0FRACVAL3_INIT;
#else
  PWMA->SM[0].FRACVAL3 = 0x0U;
#endif /* PWMA_SM0FRACVAL3_INIT */
#ifdef PWMA_SM0FRACVAL4_INIT
  PWMA->SM[0].FRACVAL4 = PWMA_SM0FRACVAL4_INIT;
#else
  PWMA->SM[0].FRACVAL4 = 0x0U;
#endif /* PWMA_SM0FRACVAL4_INIT */
#ifdef PWMA_SM0FRACVAL5_INIT
  PWMA->SM[0].FRACVAL5 = PWMA_SM0FRACVAL5_INIT;
#else
  PWMA->SM[0].FRACVAL5 = 0x0U;
#endif /* PWMA_SM0FRACVAL5_INIT */
#ifdef PWMA_SM0FRCTRL_INIT
  PWMA->SM[0].FRCTRL = PWMA_SM0FRCTRL_INIT;
#else
  PWMA->SM[0].FRCTRL = 0x0U;
#endif /* PWMA_SM0FRCTRL_INIT */
#endif /* (defined(PWMA_SM0_FRACTIONAL_BLOCK_AVAILABLE)) */
#ifdef PWMA_SM0OCTRL_INIT
  PWMA->SM[0].OCTRL = PWMA_SM0OCTRL_INIT;
#else
  PWMA->SM[0].OCTRL = 0x0U;
#endif /* PWMA_SM0OCTRL_INIT */
#ifdef PWMA_SM0STS_INIT
  PWMA->SM[0].STS = PWMA_SM0STS_INIT;
#else
  PWMA->SM[0].STS = 0x3fffU;
#endif /* PWMA_SM0STS_INIT */
#ifdef PWMA_SM0INTEN_INIT
  PWMA->SM[0].INTEN = PWMA_SM0INTEN_INIT;
#else
  PWMA->SM[0].INTEN = 0x0U;
#endif /* PWMA_SM0INTEN_INIT */
#ifdef PWMA_SM0DMAEN_INIT
  PWMA->SM[0].DMAEN = PWMA_SM0DMAEN_INIT;
#else
  PWMA->SM[0].DMAEN = 0x0U;
#endif /* PWMA_SM0DMAEN_INIT */
#ifdef PWMA_SM0TCTRL_INIT
  PWMA->SM[0].TCTRL = PWMA_SM0TCTRL_INIT;
#else
  PWMA->SM[0].TCTRL = 0x0U;
#endif /* PWMA_SM0TCTRL_INIT */
#ifdef PWMA_SM0DISMAP0_INIT
  PWMA->SM[0].DISMAP[0] = PWMA_SM0DISMAP0_INIT;
#else
  PWMA->SM[0].DISMAP[0] = 0xffffU;
#endif /* PWMA_SM0DISMAP0_INIT */
#ifdef PWMA_SM0DISMAP1_INIT
  PWMA->SM[0].DISMAP[1] = PWMA_SM0DISMAP1_INIT;
#else
  PWMA->SM[0].DISMAP[1] = 0xffffU;
#endif /* PWMA_SM0DISMAP1_INIT */
#ifdef PWMA_SM0DTCNT0_INIT
  PWMA->SM[0].DTCNT0 = PWMA_SM0DTCNT0_INIT;
#else
  PWMA->SM[0].DTCNT0 = 0x7ffU;
#endif /* PWMA_SM0DTCNT0_INIT */
#ifdef PWMA_SM0DTCNT1_INIT
  PWMA->SM[0].DTCNT1 = PWMA_SM0DTCNT1_INIT;
#else
  PWMA->SM[0].DTCNT1 = 0x7ffU;
#endif /* PWMA_SM0DTCNT1_INIT */

#ifdef PWM_CAPTCTRLA_EDGA0_MASK
#ifdef PWMA_SM0CAPTCTRLA_INIT
  PWMA->SM[0].CAPTCTRLA = PWMA_SM0CAPTCTRLA_INIT;
#else
  PWMA->SM[0].CAPTCTRLA = 0x0U;
#endif /* PWMA_SM0CAPTCTRLA_INIT */
#ifdef PWMA_SM0CAPTCOMPA_INIT
  PWMA->SM[0].CAPTCOMPA = PWMA_SM0CAPTCOMPA_INIT;
#else
  PWMA->SM[0].CAPTCOMPA = 0x0U;
#endif /* PWMA_SM0CAPTCOMPA_INIT */
#endif /* PWM_CAPTCTRLA_EDGA0_MASK */

#ifdef PWM_CAPTFILTA_CAPTA_FILT_PER_MASK
  PWMA->SM[0].CAPTFILTA = 0x0U;
#ifdef PWMA_SM0CAPTFILTA_INIT
  PWMA->SM[0].CAPTFILTA = PWMA_SM0CAPTFILTA_INIT;
#endif
#endif  /* PWM_CAPTFILTA_CAPTA_FILT_PER_MASK */

#ifdef PWM_CAPTCTRLB_EDGB0_MASK
#ifdef PWMA_SM0CAPTCTRLB_INIT
  PWMA->SM[0].CAPTCTRLB = PWMA_SM0CAPTCTRLB_INIT;
#else
  PWMA->SM[0].CAPTCTRLB = 0x0U;
#endif /* PWMA_SM0CAPTCTRLB_INIT */
#ifdef PWMA_SM0CAPTCOMPB_INIT
  PWMA->SM[0].CAPTCOMPB = PWMA_SM0CAPTCOMPB_INIT;
#else
  PWMA->SM[0].CAPTCOMPB = 0x0U;
#endif /* PWMA_SM0CAPTCOMPB_INIT */
#endif /* PWM_CAPTCTRLB_EDGB0_MASK */

#ifdef PWM_CAPTFILTB_CAPTB_FILT_PER_MASK
  PWMA->SM[0].CAPTFILTB = 0x0U;
#ifdef PWMA_SM0CAPTFILTB_INIT
  PWMA->SM[0].CAPTFILTB = PWMA_SM0CAPTFILTB_INIT;
#endif
#endif  /* PWM_CAPTFILTB_CAPTB_FILT_PER_MASK */

#ifdef PWM_CAPTCTRLX_EDGX0_MASK
#ifdef PWMA_SM0CAPTCTRLX_INIT
  PWMA->SM[0].CAPTCTRLX = PWMA_SM0CAPTCTRLX_INIT;
#else
  PWMA->SM[0].CAPTCTRLX = 0x0U;
#endif /* PWMA_SM0CAPTCTRLX_INIT */
#ifdef PWMA_SM0CAPTCOMPX_INIT
  PWMA->SM[0].CAPTCOMPX = PWMA_SM0CAPTCOMPX_INIT;
#else
  PWMA->SM[0].CAPTCOMPX = 0x0U;
#endif /* PWMA_SM0CAPTCOMPX_INIT */
#endif /* PWM_CAPTCTRLX_EDGX0_MASK */

#ifdef PWM_CAPTFILTX_CAPTX_FILT_PER_MASK
  PWMA->SM[0].CAPTFILTX = 0x0U;
#ifdef PWMA_SM0CAPTFILTX_INIT
  PWMA->SM[0].CAPTFILTX = PWMA_SM0CAPTFILTX_INIT;
#endif
#endif  /* PWM_CAPTFILTX_CAPTX_FILT_PER_MASK */

#if (0 != 0)
#ifdef PWM_PHASEDLY_PHASEDLY_MASK
#ifdef PWMA_SM0PHASEDLY_INIT
  PWMA->SM[0].PHASEDLY = PWMA_SM0PHASEDLY_INIT;
#else
  PWMA->SM[0].PHASEDLY = 0x0U;
#endif /* PWMA_SM0PHASEDLY_INIT */
#endif /* PWM_PHASEDLY_PHASEDLY_MASK */
#endif /* (0 != 0) */
#if ((!defined(PWMA_SM0CTRL_INIT)) || (0U == (PWMA_SM0CTRL_INIT & PWM_CTRL_LDMOD_MASK)))
  PWMA->MCTRL |= PWM_MCTRL_LDOK(1U << 0);
#endif /* ((!defined(PWMA_SM0CTRL_INIT)) || (0U == (PWMA_SM0CTRL_INIT & PWM_CTRL_LDMOD_MASK))) */

/****************************************************************************/
/* Fault channel0 initialization */
/****************************************************************************/
  /* Fault setting are shared for all submodules, it is allowed to initiate it in each
     initialization function, but suggest to initiate it only once. */
#ifdef PWMA_FCTRL0_INIT
  PWMA->FAULT[0].FCTRL = PWMA_FCTRL0_INIT;
#else
  PWMA->FAULT[0].FCTRL = 0x0U;
#endif /* PWMA_FCTRL0_INIT */
#ifdef PWMA_FSTS0_INIT
  PWMA->FAULT[0].FSTS = PWMA_FSTS0_INIT;
#else
  PWMA->FAULT[0].FSTS = 0xfU;
#endif /* PWMA_FSTS0_INIT */
#ifdef PWMA_FFILT0_INIT
  PWMA->FAULT[0].FFILT = PWMA_FFILT0_INIT;
#else
  PWMA->FAULT[0].FFILT = 0x0U;
#endif /* PWMA_FFILT0_INIT */
#ifdef PWMA_FTST0_INIT
  PWMA->FAULT[0].FTST = PWMA_FTST0_INIT;
#else
  PWMA->FAULT[0].FTST = 0x0U;
#endif /* PWMA_FTST0_INIT */
#ifdef PWM_FCTRL2_NOCOMB_MASK
#ifdef PWMA_FCTRL20_INIT
  PWMA->FAULT[0].FCTRL2 = PWMA_FCTRL20_INIT;
#else
  PWMA->FAULT[0].FCTRL2 = 0x0U;
#endif /* PWMA_FCTRL20_INIT */
#endif /* PWM_FCTRL2_NOCOMB_MASK */

/****************************************************************************/
/* Fault channel1 initialization */
/****************************************************************************/
  /* Fault setting are shared for all submodules, it is allowed to initiate it in each
     initialization function, but suggest to initiate it only once. */
#ifdef PWMA_FCTRL1_INIT
  PWMA->FAULT[1].FCTRL = PWMA_FCTRL1_INIT;
#else
  PWMA->FAULT[1].FCTRL = 0x0U;
#endif /* PWMA_FCTRL1_INIT */
#ifdef PWMA_FSTS1_INIT
  PWMA->FAULT[1].FSTS = PWMA_FSTS1_INIT;
#else
  PWMA->FAULT[1].FSTS = 0xfU;
#endif /* PWMA_FSTS1_INIT */
#ifdef PWMA_FFILT1_INIT
  PWMA->FAULT[1].FFILT = PWMA_FFILT1_INIT;
#else
  PWMA->FAULT[1].FFILT = 0x0U;
#endif /* PWMA_FFILT1_INIT */
#ifdef PWMA_FTST1_INIT
  PWMA->FAULT[1].FTST = PWMA_FTST1_INIT;
#else
  PWMA->FAULT[1].FTST = 0x0U;
#endif /* PWMA_FTST1_INIT */
#ifdef PWM_FCTRL2_NOCOMB_MASK
#ifdef PWMA_FCTRL21_INIT
  PWMA->FAULT[1].FCTRL2 = PWMA_FCTRL21_INIT;
#else
  PWMA->FAULT[1].FCTRL2 = 0x0U;
#endif /* PWMA_FCTRL21_INIT */
#endif /* PWM_FCTRL2_NOCOMB_MASK */

/****************************************************************************/
/* PWMA initialization */
/****************************************************************************/
#ifdef PWMA_OUTEN_INIT
  PWMA->OUTEN = (PWMA->OUTEN & (~PWMA_OUTEN_INIT_MASK)) | (PWMA_OUTEN_INIT & PWMA_OUTEN_INIT_MASK);
#endif /* PWMA_PWMA_OUTEN_INIT */
#ifdef PWMA_MASK_INIT
  PWMA->MASK = (PWMA->MASK & (~PWMA_MASK_INIT_MASK)) | (PWMA_MASK_INIT & PWMA_MASK_INIT_MASK);
#endif /* PWMA_PWMA_MASK_INIT */
#ifdef PWMA_SWCOUT_INIT
  PWMA->SWCOUT = (PWMA->SWCOUT & (~PWMA_SWCOUT_INIT_MASK)) | (PWMA_SWCOUT_INIT & PWMA_SWCOUT_INIT_MASK);
#endif /* PWMA_PWMA_SWCOUT_INIT */
#ifdef PWMA_DTSRCSEL_INIT
  PWMA->DTSRCSEL = (PWMA->DTSRCSEL & (~PWMA_DTSRCSEL_INIT_MASK)) | (PWMA_DTSRCSEL_INIT & PWMA_DTSRCSEL_INIT_MASK);
#endif /* PWMA_PWMA_DTSRCSEL_INIT */
#ifdef PWMA_MCTRL2_INIT
  PWMA->MCTRL2 = PWMA_MCTRL2_INIT;
#endif /* PWMA_PWMA_MCTRL2_INIT */
#ifdef PWMA_MCTRL_INIT
  PWMA->MCTRL = (PWMA->MCTRL & (~PWMA_MCTRL_INIT_MASK)) | (PWMA_MCTRL_INIT & PWMA_MCTRL_INIT_MASK);
#endif /* PWMA_PWMA_MCTRL_INIT */
#ifdef PWMA_SM0CTRL_INIT
#if ((!defined(PWMA_SM0CTRL2_INIT)) || (0U == (PWMA_SM0CTRL2_INIT & PWM_CTRL2_FORCE_SEL_MASK)))
  PWMA->SM[0].CTRL2 |= PWM_CTRL2_FORCE(1U);
#endif /* ((!defined(PWMA_SM0CTRL2_INIT)) || (0U == (PWMA_SM0CTRL2_INIT & PWM_CTRL2_FORCE_SEL_MASK))) */
#endif /* PWMA_SM0CTRL_INIT */
#ifdef PWMA_SM1CTRL_INIT
#if ((!defined(PWMA_SM1CTRL2_INIT)) || (0U == (PWMA_SM1CTRL2_INIT & PWM_CTRL2_FORCE_SEL_MASK)))
  PWMA->SM[1].CTRL2 |= PWM_CTRL2_FORCE(1U);
#endif /* ((!defined(PWMA_SM1CTRL2_INIT)) || (0U == (PWMA_SM1CTRL2_INIT & PWM_CTRL2_FORCE_SEL_MASK))) */
#endif /* PWMA_SM1CTRL_INIT */
#ifdef PWMA_SM2CTRL_INIT
#if ((!defined(PWMA_SM2CTRL2_INIT)) || (0U == (PWMA_SM2CTRL2_INIT & PWM_CTRL2_FORCE_SEL_MASK)))
  PWMA->SM[2].CTRL2 |= PWM_CTRL2_FORCE(1U);
#endif /* ((!defined(PWMA_SM2CTRL2_INIT)) || (0U == (PWMA_SM2CTRL2_INIT & PWM_CTRL2_FORCE_SEL_MASK))) */
#endif /* PWMA_SM2CTRL_INIT */
#ifdef PWMA_SM3CTRL_INIT
#if ((!defined(PWMA_SM3CTRL2_INIT)) || (0U == (PWMA_SM3CTRL2_INIT & PWM_CTRL2_FORCE_SEL_MASK)))
  PWMA->SM[3].CTRL2 |= PWM_CTRL2_FORCE(1U);
#endif /* ((!defined(PWMA_SM3CTRL2_INIT)) || (0U == (PWMA_SM3CTRL2_INIT & PWM_CTRL2_FORCE_SEL_MASK))) */
#endif /* PWMA_SM3CTRL_INIT */
}

/***********************************************************************************************************************
 * ADC initialization code
 **********************************************************************************************************************/
/* clang-format off */
/* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
instance:
- name: 'ADC'
- type: 'cadc_reg'
- mode: 'CADC'
- custom_name_enabled: 'false'
- type_id: 'cadc_reg'
- functional_group: 'BOARD_InitPeripherals'
- peripheral: 'ADC'
- config_sets:
  - fsl_cadc:
    - cadcConfig:
      - clockSource: 'BusInterfaceClock'
      - clockSourceFreq: 'BOARD_BootClockRUN'
      - dualConverterScanMode: 'kCADC_DualConverterWorkAsTriggeredParallel'
      - enableSimultaneousMode: 'true'
      - DMATriggerSource: 'kCADC_DMATriggerSourceAsEndOfScan'
      - powerUpDelay: '26'
      - autoPowerDown: 'false'
      - autoStandby: 'false'
      - clockDivisorInt: '5'
      - enableDMA0: 'false'
      - enableStop0: 'false'
      - startConversion0: 'false'
      - enableSYNC0: 'true'
      - manualPowerDownA: 'false'
      - highReferenceA: 'vdda'
      - lowReferenceA: 'vssa'
      - onChipAnalogInputA: 'normal'
      - tempSensorA: 'normal'
      - manualPowerDownB: 'false'
      - highReferenceB: 'vdda'
      - lowReferenceB: 'vssa'
      - onChipAnalogInputB: 'normal'
      - tempSensorB: 'normal'
    - channelConfig:
      - 0:
        - chMode: '0'
      - 1:
        - chMode: '0'
      - 2:
        - chMode: '0'
      - 3:
        - chMode: '0'
      - 4:
        - chMode: '0'
      - 5:
        - chMode: '0'
      - 6:
        - chMode: '0'
      - 7:
        - chMode: '0'
    - inputGainConfig:
      - channels_inputGain_convA:
        - 0:
          - channelGain: '0'
        - 1:
          - channelGain: '0'
        - 2:
          - channelGain: '0'
        - 3:
          - channelGain: '0'
        - 4:
          - channelGain: '0'
        - 5:
          - channelGain: '0'
        - 6:
          - channelGain: '0'
        - 7:
          - channelGain: '0'
        - 8:
          - channelGain: '0'
        - 9:
          - channelGain: '0'
      - channels_inputGain_convB:
        - 0:
          - channelGain: '0'
        - 1:
          - channelGain: '0'
        - 2:
          - channelGain: '0'
        - 3:
          - channelGain: '0'
        - 4:
          - channelGain: '0'
        - 5:
          - channelGain: '0'
        - 6:
          - channelGain: '0'
        - 7:
          - channelGain: '0'
        - 8:
          - channelGain: '0'
        - 9:
          - channelGain: '0'
    - channels_config:
      - 0:
        - sampleName: 'Sample_0'
        - disableSample: 'false'
        - channelNumberEnum: 'ANA.0'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 1:
        - sampleName: 'Sample_1'
        - disableSample: 'false'
        - channelNumberEnum: 'ANA.1'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 2:
        - sampleName: 'Sample_2'
        - disableSample: 'false'
        - channelNumberEnum: 'ANA.2'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 3:
        - sampleName: 'Sample_3'
        - disableSample: 'false'
        - channelNumberEnum: 'ANA.3'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 4:
        - sampleName: 'Sample_4'
        - disableSample: 'false'
        - channelNumberEnum: 'ANA.4'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 5:
        - sampleName: 'Sample_5'
        - disableSample: 'false'
        - channelNumberEnum: 'ANA.5'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 6:
        - sampleName: 'Sample_6'
        - disableSample: 'false'
        - channelNumberEnum: 'ANA.6'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 7:
        - sampleName: 'Sample_7'
        - disableSample: 'false'
        - channelNumberEnum: 'ANA.7'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 8:
        - sampleName: 'Sample_8'
        - disableSample: 'false'
        - channelNumberEnum: 'ANB.0'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 9:
        - sampleName: 'Sample_9'
        - disableSample: 'false'
        - channelNumberEnum: 'ANB.1'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 10:
        - sampleName: 'Sample_10'
        - disableSample: 'false'
        - channelNumberEnum: 'ANB.2'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 11:
        - sampleName: 'Sample_11'
        - disableSample: 'false'
        - channelNumberEnum: 'ANB.3'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 12:
        - sampleName: 'Sample_12'
        - disableSample: 'false'
        - channelNumberEnum: 'ANB.4'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 13:
        - sampleName: 'Sample_13'
        - disableSample: 'false'
        - channelNumberEnum: 'ANB.5'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 14:
        - sampleName: 'Sample_14'
        - disableSample: 'false'
        - channelNumberEnum: 'ANB.6'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 15:
        - sampleName: 'Sample_15'
        - disableSample: 'false'
        - channelNumberEnum: 'ANB.7'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 16:
        - sampleName: 'Sample_16'
        - disableSample: 'false'
        - channelNumberEnum: 'ANA.8'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 17:
        - sampleName: 'Sample_17'
        - disableSample: 'false'
        - channelNumberEnum: 'ANA.9'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 18:
        - sampleName: 'Sample_18'
        - disableSample: 'false'
        - channelNumberEnum: 'ANB.8'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 19:
        - sampleName: 'Sample_19'
        - disableSample: 'false'
        - channelNumberEnum: 'ANB.9'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
    - channels_config_A_parallel:
      - 0:
        - sampleName: 'Sample_0'
        - disableSample: 'false'
        - channelNumberEnum: 'ANA.0'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 1:
        - sampleName: 'Sample_1'
        - disableSample: 'false'
        - channelNumberEnum: 'ANA.1'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 2:
        - sampleName: 'Sample_2'
        - disableSample: 'true'
        - channelNumberEnum: 'ANA.2'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 3:
        - sampleName: 'Sample_3'
        - disableSample: 'true'
        - channelNumberEnum: 'ANA.3'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 4:
        - sampleName: 'Sample_4'
        - disableSample: 'true'
        - channelNumberEnum: 'ANA.4'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 5:
        - sampleName: 'Sample_5'
        - disableSample: 'true'
        - channelNumberEnum: 'ANA.5'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 6:
        - sampleName: 'Sample_6'
        - disableSample: 'true'
        - channelNumberEnum: 'ANA.6'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 7:
        - sampleName: 'Sample_7'
        - disableSample: 'true'
        - channelNumberEnum: 'ANA.7'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 8:
        - sampleName: 'Sample_16'
        - disableSample: 'true'
        - channelNumberEnum: 'ANA.8'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 9:
        - sampleName: 'Sample_17'
        - disableSample: 'true'
        - channelNumberEnum: 'ANA.9'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
    - channels_config_B_parallel:
      - 0:
        - sampleName: 'Sample_8'
        - disableSample: 'false'
        - channelNumberEnum: 'ANB.1'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 1:
        - sampleName: 'Sample_9'
        - disableSample: 'false'
        - channelNumberEnum: 'ANB.0'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 2:
        - sampleName: 'Sample_10'
        - disableSample: 'true'
        - channelNumberEnum: 'ANB.2'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 3:
        - sampleName: 'Sample_11'
        - disableSample: 'true'
        - channelNumberEnum: 'ANB.3'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 4:
        - sampleName: 'Sample_12'
        - disableSample: 'true'
        - channelNumberEnum: 'ANB.4'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 5:
        - sampleName: 'Sample_13'
        - disableSample: 'true'
        - channelNumberEnum: 'ANB.5'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 6:
        - sampleName: 'Sample_14'
        - disableSample: 'true'
        - channelNumberEnum: 'ANB.6'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 7:
        - sampleName: 'Sample_15'
        - disableSample: 'true'
        - channelNumberEnum: 'ANB.7'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 8:
        - sampleName: 'Sample_18'
        - disableSample: 'true'
        - channelNumberEnum: 'ANB.8'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
      - 9:
        - sampleName: 'Sample_19'
        - disableSample: 'true'
        - channelNumberEnum: 'ANB.9'
        - zeroCrossingMode: '0'
        - highLimitValue: '4095'
        - lowLimitValue: '0'
        - offsetValue: '0'
        - enableWaitSync: 'false'
        - enableSampleInterrupt: 'false'
        - cadcTemplateSampleVariables: []
    - interrupt:
      - interruptSources: 'kCADC_ConverterAEndOfScanInterruptEnable'
      - enable_err_irq: 'false'
      - interrupt_err:
        - IRQn: 'kADC_ERR_VECTORn'
        - dsc_enable_interrrupt: 'iprVal0'
        - enable_custom_name: 'false'
      - enable_cc0_irq: 'true'
      - interrupt_cc0:
        - IRQn: 'kADC_CC0_VECTORn'
        - dsc_enable_interrrupt: 'iprVal3'
        - enable_custom_name: 'false'
      - enable_cc1_irq: 'false'
      - interrupt_cc1:
        - IRQn: 'kADC_CC1_VECTORn'
        - dsc_enable_interrrupt: 'iprVal0'
        - enable_custom_name: 'false'
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/
/* clang-format on */

static void ADC_init(void) {
  /* Software reset Cyclic ADC. */
  SIM->PSWR2 |= SIM_PSWR2_CYCADC_MASK;
  SIM->PSWR2 &= ~ SIM_PSWR2_CYCADC_MASK;
#if defined(ADC_CTRL1_INIT)
  ADC->CTRL1 = ADC_CTRL1_INIT;
#endif /* ADC_CTRL1_INIT */
#if defined(ADC_CTRL2_INIT)
  ADC->CTRL2 = ADC_CTRL2_INIT;
#endif /* ADC_CTRL2_INIT */
#if defined(ADC_STAT_INIT)
  ADC->STAT = ADC_STAT_INIT;
#endif /* ADC_STAT_INIT */
#if defined(ADC_PWR_INIT)
  ADC->PWR = ADC_PWR_INIT;
#if (defined(ADC_PWR_INIT) && (((ADC_PWR_INIT) & (ADC_PWR_PD0_MASK | ADC_PWR_APD_MASK)) == 0UL))
while(((ADC->PWR) & ADC_PWR_PSTS0_MASK) != 0UL)
{}
#elif (defined(ADC_PWR_INIT) && (((ADC_PWR_INIT) & (ADC_PWR_PD1_MASK | ADC_PWR_APD_MASK)) == 0UL))
while(((ADC->PWR) & ADC_PWR_PSTS1_MASK) != 0UL)
{}
#elif (defined(ADC_PWR_INIT) && (((ADC_PWR_INIT) & (ADC_PWR_PD0_MASK | ADC_PWR_PD1_MASK | ADC_PWR_APD_MASK)) == 0UL))
while(((ADC->PWR) & (ADC_PWR_PSTS1_MASK | ADC_PWR_PSTS0_MASK)) != 0UL)
{}
#endif /* defined(ADC_PWR_INIT) && (((ADC_PWR_INIT) & (ADC_PWR_PD0_MASK | ADC_PWR_APD_MASK)) == 0UL) */
#endif /* ADC_PWR_INIT */
#if defined(ADC_CAL_INIT)
  ADC->CAL = ADC_CAL_INIT;
#endif /* ADC_CAL_INIT */
#if defined(ADC_PWR2_INIT)
  ADC->PWR2 = ADC_PWR2_INIT;
#endif /* ADC_PWR2_INIT */
#if defined(ADC_CTRL3_INIT)
  ADC->CTRL3 = ADC_CTRL3_INIT;
#endif /* ADC_CTRL3_INIT */
#if defined(ADC_ZXCTRL1_INIT)
  ADC->ZXCTRL1 = ADC_ZXCTRL1_INIT;
#endif /* ADC_ZXCTRL1_INIT */
#if defined(ADC_ZXCTRL2_INIT)
  ADC->ZXCTRL2 = ADC_ZXCTRL2_INIT;
#endif /* ADC_ZXCTRL2_INIT */
#if defined(ADC_ZXCTRL3_INIT)
  ADC->ZXCTRL3 = ADC_ZXCTRL3_INIT;
#endif /* ADC_ZXCTRL3_INIT */
#if defined(ADC_CLIST1_INIT)
  ADC->CLIST1 = ADC_CLIST1_INIT;
#endif /* ADC_CLIST1_INIT */
#if defined(ADC_CLIST2_INIT)
  ADC->CLIST2 = ADC_CLIST2_INIT;
#endif /* ADC_CLIST2_INIT */
#if defined(ADC_CLIST3_INIT)
  ADC->CLIST3 = ADC_CLIST3_INIT;
#endif /* ADC_CLIST3_INIT */
#if defined(ADC_CLIST4_INIT)
  ADC->CLIST4 = ADC_CLIST4_INIT;
#endif /* ADC_CLIST4_INIT */
#if defined(ADC_CLIST5_INIT)
  ADC->CLIST5 = ADC_CLIST5_INIT;
#endif /* ADC_CLIST5_INIT */
#if defined(ADC_SDIS_INIT)
  ADC->SDIS = ADC_SDIS_INIT;
#endif /* ADC_SDIS_INIT */
#if defined(ADC_SDIS2_INIT)
  ADC->SDIS2 = ADC_SDIS2_INIT;
#endif /* ADC_SDIS2_INIT */
#if defined(ADC_LOLIMSTAT_INIT)
  ADC->LOLIMSTAT = ADC_LOLIMSTAT_INIT;
#endif /* ADC_LOLIMSTAT_INIT */
#if defined(ADC_LOLIMSTAT2_INIT)
  ADC->LOLIMSTAT2 = ADC_LOLIMSTAT2_INIT;
#endif /* ADC_LOLIMSTAT2_INIT */
#if defined(ADC_HILIMSTAT_INIT)
  ADC->HILIMSTAT = ADC_HILIMSTAT_INIT;
#endif /* ADC_HILIMSTAT_INIT */
#if defined(ADC_HILIMSTAT2_INIT)
  ADC->HILIMSTAT2 = ADC_HILIMSTAT2_INIT;
#endif /* ADC_HILIMSTAT2_INIT */
#if defined(ADC_ZXSTAT_INIT)
  ADC->ZXSTAT = ADC_ZXSTAT_INIT;
#endif /* ADC_ZXSTAT_INIT */
#if defined(ADC_ZXSTAT2_INIT)
  ADC->ZXSTAT2 = ADC_ZXSTAT2_INIT;
#endif /* ADC_ZXSTAT2_INIT */
#if defined(ADC_GC1_INIT)
  ADC->GC1 = ADC_GC1_INIT;
#endif /* ADC_GC1_INIT */
#if defined(ADC_GC2_INIT)
  ADC->GC2 = ADC_GC2_INIT;
#endif /* ADC_GC2_INIT */
#if defined(ADC_GC3_INIT)
  ADC->GC3 = ADC_GC3_INIT;
#endif /* ADC_GC3_INIT */
#if defined(ADC_SCTRL_INIT)
  ADC->SCTRL = ADC_SCTRL_INIT;
#endif /* ADC_SCTRL_INIT */
#if defined(ADC_SCTRL2_INIT)
  ADC->SCTRL2 = ADC_SCTRL2_INIT;
#endif /* ADC_SCTRL2_INIT */
#if defined(ADC_SCHLTEN_INIT)
  ADC->SCHLTEN = ADC_SCHLTEN_INIT;
#endif /* ADC_SCHLTEN_INIT */
#if defined(ADC_SCHLTEN2_INIT)
  ADC->SCHLTEN2 = ADC_SCHLTEN2_INIT;
#endif /* ADC_SCHLTEN2_INIT */
#if defined(ADC_EXPCFG_INIT)
  ADC->EXPCFG = ADC_EXPCFG_INIT;
#endif /* ADC_EXPCFG_INIT */
#if defined(ADC_EXPAUX4A_INIT)
  ADC->EXPAUX4A = ADC_EXPAUX4A_INIT;
#endif /* ADC_EXPAUX4A_INIT */
#if defined(ADC_EXPAUX4B_INIT)
  ADC->EXPAUX4B = ADC_EXPAUX4B_INIT;
#endif /* ADC_EXPAUX4B_INIT */
#if defined(ADC_EXPMUX4A0_INIT)
  ADC->EXPMUX4A0 = ADC_EXPMUX4A0_INIT;
#endif /* ADC_EXPMUX4A0_INIT */
#if defined(ADC_EXPMUX4A1_INIT)
  ADC->EXPMUX4A1 = ADC_EXPMUX4A1_INIT;
#endif /* ADC_EXPMUX4A1_INIT */
#if defined(ADC_EXPMUX4B0_INIT)
  ADC->EXPMUX4B0 = ADC_EXPMUX4B0_INIT;
#endif /* ADC_EXPMUX4B0_INIT */
#if defined(ADC_EXPMUX4B1_INIT)
  ADC->EXPMUX4B1 = ADC_EXPMUX4B1_INIT;
#endif /* ADC_EXPMUX4B1_INIT */

#if defined(ADC_LOLIM0_INIT)
  ADC->LOLIM[0] = ADC_LOLIM0_INIT;
#endif /* ADC_LOLIM0_INIT */
#if defined(ADC_LOLIM20_INIT)
  ADC->LOLIM2[0 - ADC_MIN_REGS2_INDEX] = ADC_LOLIM20_INIT;
#endif /* ADC_LOLIM20_INIT */
#if defined(ADC_HILIM0_INIT)
  ADC->HILIM[0] = ADC_HILIM0_INIT;
#endif /* ADC_HILIM0_INIT */
#if defined(ADC_HILIM20_INIT)
  ADC->HILIM2[0 - ADC_MIN_REGS2_INDEX] = ADC_HILIM20_INIT;
#endif /* ADC_HILIM20_INIT */
#if defined(ADC_OFFST0_INIT)
  ADC->OFFST[0] = ADC_OFFST0_INIT;
#endif /* ADC_OFFST0_INIT */
#if defined (ADC_OFFST20_INIT)
  ADC->OFFST2[0 - ADC_MIN_REGS2_INDEX] = ADC_OFFST20_INIT;
#endif /* ADC_OFFST20_INIT */
#if defined(ADC_LOLIM1_INIT)
  ADC->LOLIM[1] = ADC_LOLIM1_INIT;
#endif /* ADC_LOLIM1_INIT */
#if defined(ADC_LOLIM21_INIT)
  ADC->LOLIM2[1 - ADC_MIN_REGS2_INDEX] = ADC_LOLIM21_INIT;
#endif /* ADC_LOLIM21_INIT */
#if defined(ADC_HILIM1_INIT)
  ADC->HILIM[1] = ADC_HILIM1_INIT;
#endif /* ADC_HILIM1_INIT */
#if defined(ADC_HILIM21_INIT)
  ADC->HILIM2[1 - ADC_MIN_REGS2_INDEX] = ADC_HILIM21_INIT;
#endif /* ADC_HILIM21_INIT */
#if defined(ADC_OFFST1_INIT)
  ADC->OFFST[1] = ADC_OFFST1_INIT;
#endif /* ADC_OFFST1_INIT */
#if defined (ADC_OFFST21_INIT)
  ADC->OFFST2[1 - ADC_MIN_REGS2_INDEX] = ADC_OFFST21_INIT;
#endif /* ADC_OFFST21_INIT */
#if defined(ADC_LOLIM2_INIT)
  ADC->LOLIM[2] = ADC_LOLIM2_INIT;
#endif /* ADC_LOLIM2_INIT */
#if defined(ADC_LOLIM22_INIT)
  ADC->LOLIM2[2 - ADC_MIN_REGS2_INDEX] = ADC_LOLIM22_INIT;
#endif /* ADC_LOLIM22_INIT */
#if defined(ADC_HILIM2_INIT)
  ADC->HILIM[2] = ADC_HILIM2_INIT;
#endif /* ADC_HILIM2_INIT */
#if defined(ADC_HILIM22_INIT)
  ADC->HILIM2[2 - ADC_MIN_REGS2_INDEX] = ADC_HILIM22_INIT;
#endif /* ADC_HILIM22_INIT */
#if defined(ADC_OFFST2_INIT)
  ADC->OFFST[2] = ADC_OFFST2_INIT;
#endif /* ADC_OFFST2_INIT */
#if defined (ADC_OFFST22_INIT)
  ADC->OFFST2[2 - ADC_MIN_REGS2_INDEX] = ADC_OFFST22_INIT;
#endif /* ADC_OFFST22_INIT */
#if defined(ADC_LOLIM3_INIT)
  ADC->LOLIM[3] = ADC_LOLIM3_INIT;
#endif /* ADC_LOLIM3_INIT */
#if defined(ADC_LOLIM23_INIT)
  ADC->LOLIM2[3 - ADC_MIN_REGS2_INDEX] = ADC_LOLIM23_INIT;
#endif /* ADC_LOLIM23_INIT */
#if defined(ADC_HILIM3_INIT)
  ADC->HILIM[3] = ADC_HILIM3_INIT;
#endif /* ADC_HILIM3_INIT */
#if defined(ADC_HILIM23_INIT)
  ADC->HILIM2[3 - ADC_MIN_REGS2_INDEX] = ADC_HILIM23_INIT;
#endif /* ADC_HILIM23_INIT */
#if defined(ADC_OFFST3_INIT)
  ADC->OFFST[3] = ADC_OFFST3_INIT;
#endif /* ADC_OFFST3_INIT */
#if defined (ADC_OFFST23_INIT)
  ADC->OFFST2[3 - ADC_MIN_REGS2_INDEX] = ADC_OFFST23_INIT;
#endif /* ADC_OFFST23_INIT */
#if defined(ADC_LOLIM4_INIT)
  ADC->LOLIM[4] = ADC_LOLIM4_INIT;
#endif /* ADC_LOLIM4_INIT */
#if defined(ADC_LOLIM24_INIT)
  ADC->LOLIM2[4 - ADC_MIN_REGS2_INDEX] = ADC_LOLIM24_INIT;
#endif /* ADC_LOLIM24_INIT */
#if defined(ADC_HILIM4_INIT)
  ADC->HILIM[4] = ADC_HILIM4_INIT;
#endif /* ADC_HILIM4_INIT */
#if defined(ADC_HILIM24_INIT)
  ADC->HILIM2[4 - ADC_MIN_REGS2_INDEX] = ADC_HILIM24_INIT;
#endif /* ADC_HILIM24_INIT */
#if defined(ADC_OFFST4_INIT)
  ADC->OFFST[4] = ADC_OFFST4_INIT;
#endif /* ADC_OFFST4_INIT */
#if defined (ADC_OFFST24_INIT)
  ADC->OFFST2[4 - ADC_MIN_REGS2_INDEX] = ADC_OFFST24_INIT;
#endif /* ADC_OFFST24_INIT */
#if defined(ADC_LOLIM5_INIT)
  ADC->LOLIM[5] = ADC_LOLIM5_INIT;
#endif /* ADC_LOLIM5_INIT */
#if defined(ADC_LOLIM25_INIT)
  ADC->LOLIM2[5 - ADC_MIN_REGS2_INDEX] = ADC_LOLIM25_INIT;
#endif /* ADC_LOLIM25_INIT */
#if defined(ADC_HILIM5_INIT)
  ADC->HILIM[5] = ADC_HILIM5_INIT;
#endif /* ADC_HILIM5_INIT */
#if defined(ADC_HILIM25_INIT)
  ADC->HILIM2[5 - ADC_MIN_REGS2_INDEX] = ADC_HILIM25_INIT;
#endif /* ADC_HILIM25_INIT */
#if defined(ADC_OFFST5_INIT)
  ADC->OFFST[5] = ADC_OFFST5_INIT;
#endif /* ADC_OFFST5_INIT */
#if defined (ADC_OFFST25_INIT)
  ADC->OFFST2[5 - ADC_MIN_REGS2_INDEX] = ADC_OFFST25_INIT;
#endif /* ADC_OFFST25_INIT */
#if defined(ADC_LOLIM6_INIT)
  ADC->LOLIM[6] = ADC_LOLIM6_INIT;
#endif /* ADC_LOLIM6_INIT */
#if defined(ADC_LOLIM26_INIT)
  ADC->LOLIM2[6 - ADC_MIN_REGS2_INDEX] = ADC_LOLIM26_INIT;
#endif /* ADC_LOLIM26_INIT */
#if defined(ADC_HILIM6_INIT)
  ADC->HILIM[6] = ADC_HILIM6_INIT;
#endif /* ADC_HILIM6_INIT */
#if defined(ADC_HILIM26_INIT)
  ADC->HILIM2[6 - ADC_MIN_REGS2_INDEX] = ADC_HILIM26_INIT;
#endif /* ADC_HILIM26_INIT */
#if defined(ADC_OFFST6_INIT)
  ADC->OFFST[6] = ADC_OFFST6_INIT;
#endif /* ADC_OFFST6_INIT */
#if defined (ADC_OFFST26_INIT)
  ADC->OFFST2[6 - ADC_MIN_REGS2_INDEX] = ADC_OFFST26_INIT;
#endif /* ADC_OFFST26_INIT */
#if defined(ADC_LOLIM7_INIT)
  ADC->LOLIM[7] = ADC_LOLIM7_INIT;
#endif /* ADC_LOLIM7_INIT */
#if defined(ADC_LOLIM27_INIT)
  ADC->LOLIM2[7 - ADC_MIN_REGS2_INDEX] = ADC_LOLIM27_INIT;
#endif /* ADC_LOLIM27_INIT */
#if defined(ADC_HILIM7_INIT)
  ADC->HILIM[7] = ADC_HILIM7_INIT;
#endif /* ADC_HILIM7_INIT */
#if defined(ADC_HILIM27_INIT)
  ADC->HILIM2[7 - ADC_MIN_REGS2_INDEX] = ADC_HILIM27_INIT;
#endif /* ADC_HILIM27_INIT */
#if defined(ADC_OFFST7_INIT)
  ADC->OFFST[7] = ADC_OFFST7_INIT;
#endif /* ADC_OFFST7_INIT */
#if defined (ADC_OFFST27_INIT)
  ADC->OFFST2[7 - ADC_MIN_REGS2_INDEX] = ADC_OFFST27_INIT;
#endif /* ADC_OFFST27_INIT */
#if defined(ADC_LOLIM16_INIT)
  ADC->LOLIM[16] = ADC_LOLIM16_INIT;
#endif /* ADC_LOLIM16_INIT */
#if defined(ADC_LOLIM216_INIT)
  ADC->LOLIM2[16 - ADC_MIN_REGS2_INDEX] = ADC_LOLIM216_INIT;
#endif /* ADC_LOLIM216_INIT */
#if defined(ADC_HILIM16_INIT)
  ADC->HILIM[16] = ADC_HILIM16_INIT;
#endif /* ADC_HILIM16_INIT */
#if defined(ADC_HILIM216_INIT)
  ADC->HILIM2[16 - ADC_MIN_REGS2_INDEX] = ADC_HILIM216_INIT;
#endif /* ADC_HILIM216_INIT */
#if defined(ADC_OFFST16_INIT)
  ADC->OFFST[16] = ADC_OFFST16_INIT;
#endif /* ADC_OFFST16_INIT */
#if defined (ADC_OFFST216_INIT)
  ADC->OFFST2[16 - ADC_MIN_REGS2_INDEX] = ADC_OFFST216_INIT;
#endif /* ADC_OFFST216_INIT */
#if defined(ADC_LOLIM17_INIT)
  ADC->LOLIM[17] = ADC_LOLIM17_INIT;
#endif /* ADC_LOLIM17_INIT */
#if defined(ADC_LOLIM217_INIT)
  ADC->LOLIM2[17 - ADC_MIN_REGS2_INDEX] = ADC_LOLIM217_INIT;
#endif /* ADC_LOLIM217_INIT */
#if defined(ADC_HILIM17_INIT)
  ADC->HILIM[17] = ADC_HILIM17_INIT;
#endif /* ADC_HILIM17_INIT */
#if defined(ADC_HILIM217_INIT)
  ADC->HILIM2[17 - ADC_MIN_REGS2_INDEX] = ADC_HILIM217_INIT;
#endif /* ADC_HILIM217_INIT */
#if defined(ADC_OFFST17_INIT)
  ADC->OFFST[17] = ADC_OFFST17_INIT;
#endif /* ADC_OFFST17_INIT */
#if defined (ADC_OFFST217_INIT)
  ADC->OFFST2[17 - ADC_MIN_REGS2_INDEX] = ADC_OFFST217_INIT;
#endif /* ADC_OFFST217_INIT */
#if defined(ADC_LOLIM8_INIT)
  ADC->LOLIM[8] = ADC_LOLIM8_INIT;
#endif /* ADC_LOLIM8_INIT */
#if defined(ADC_LOLIM28_INIT)
  ADC->LOLIM2[8 - ADC_MIN_REGS2_INDEX] = ADC_LOLIM28_INIT;
#endif /* ADC_LOLIM28_INIT */
#if defined(ADC_HILIM8_INIT)
  ADC->HILIM[8] = ADC_HILIM8_INIT;
#endif /* ADC_HILIM8_INIT */
#if defined(ADC_HILIM28_INIT)
  ADC->HILIM2[8 - ADC_MIN_REGS2_INDEX] = ADC_HILIM28_INIT;
#endif /* ADC_HILIM28_INIT */
#if defined(ADC_OFFST8_INIT)
  ADC->OFFST[8] = ADC_OFFST8_INIT;
#endif /* ADC_OFFST8_INIT */
#if defined (ADC_OFFST28_INIT)
  ADC->OFFST2[8 - ADC_MIN_REGS2_INDEX] = ADC_OFFST28_INIT;
#endif /* ADC_OFFST28_INIT */
#if defined(ADC_LOLIM9_INIT)
  ADC->LOLIM[9] = ADC_LOLIM9_INIT;
#endif /* ADC_LOLIM9_INIT */
#if defined(ADC_LOLIM29_INIT)
  ADC->LOLIM2[9 - ADC_MIN_REGS2_INDEX] = ADC_LOLIM29_INIT;
#endif /* ADC_LOLIM29_INIT */
#if defined(ADC_HILIM9_INIT)
  ADC->HILIM[9] = ADC_HILIM9_INIT;
#endif /* ADC_HILIM9_INIT */
#if defined(ADC_HILIM29_INIT)
  ADC->HILIM2[9 - ADC_MIN_REGS2_INDEX] = ADC_HILIM29_INIT;
#endif /* ADC_HILIM29_INIT */
#if defined(ADC_OFFST9_INIT)
  ADC->OFFST[9] = ADC_OFFST9_INIT;
#endif /* ADC_OFFST9_INIT */
#if defined (ADC_OFFST29_INIT)
  ADC->OFFST2[9 - ADC_MIN_REGS2_INDEX] = ADC_OFFST29_INIT;
#endif /* ADC_OFFST29_INIT */
#if defined(ADC_LOLIM10_INIT)
  ADC->LOLIM[10] = ADC_LOLIM10_INIT;
#endif /* ADC_LOLIM10_INIT */
#if defined(ADC_LOLIM210_INIT)
  ADC->LOLIM2[10 - ADC_MIN_REGS2_INDEX] = ADC_LOLIM210_INIT;
#endif /* ADC_LOLIM210_INIT */
#if defined(ADC_HILIM10_INIT)
  ADC->HILIM[10] = ADC_HILIM10_INIT;
#endif /* ADC_HILIM10_INIT */
#if defined(ADC_HILIM210_INIT)
  ADC->HILIM2[10 - ADC_MIN_REGS2_INDEX] = ADC_HILIM210_INIT;
#endif /* ADC_HILIM210_INIT */
#if defined(ADC_OFFST10_INIT)
  ADC->OFFST[10] = ADC_OFFST10_INIT;
#endif /* ADC_OFFST10_INIT */
#if defined (ADC_OFFST210_INIT)
  ADC->OFFST2[10 - ADC_MIN_REGS2_INDEX] = ADC_OFFST210_INIT;
#endif /* ADC_OFFST210_INIT */
#if defined(ADC_LOLIM11_INIT)
  ADC->LOLIM[11] = ADC_LOLIM11_INIT;
#endif /* ADC_LOLIM11_INIT */
#if defined(ADC_LOLIM211_INIT)
  ADC->LOLIM2[11 - ADC_MIN_REGS2_INDEX] = ADC_LOLIM211_INIT;
#endif /* ADC_LOLIM211_INIT */
#if defined(ADC_HILIM11_INIT)
  ADC->HILIM[11] = ADC_HILIM11_INIT;
#endif /* ADC_HILIM11_INIT */
#if defined(ADC_HILIM211_INIT)
  ADC->HILIM2[11 - ADC_MIN_REGS2_INDEX] = ADC_HILIM211_INIT;
#endif /* ADC_HILIM211_INIT */
#if defined(ADC_OFFST11_INIT)
  ADC->OFFST[11] = ADC_OFFST11_INIT;
#endif /* ADC_OFFST11_INIT */
#if defined (ADC_OFFST211_INIT)
  ADC->OFFST2[11 - ADC_MIN_REGS2_INDEX] = ADC_OFFST211_INIT;
#endif /* ADC_OFFST211_INIT */
#if defined(ADC_LOLIM12_INIT)
  ADC->LOLIM[12] = ADC_LOLIM12_INIT;
#endif /* ADC_LOLIM12_INIT */
#if defined(ADC_LOLIM212_INIT)
  ADC->LOLIM2[12 - ADC_MIN_REGS2_INDEX] = ADC_LOLIM212_INIT;
#endif /* ADC_LOLIM212_INIT */
#if defined(ADC_HILIM12_INIT)
  ADC->HILIM[12] = ADC_HILIM12_INIT;
#endif /* ADC_HILIM12_INIT */
#if defined(ADC_HILIM212_INIT)
  ADC->HILIM2[12 - ADC_MIN_REGS2_INDEX] = ADC_HILIM212_INIT;
#endif /* ADC_HILIM212_INIT */
#if defined(ADC_OFFST12_INIT)
  ADC->OFFST[12] = ADC_OFFST12_INIT;
#endif /* ADC_OFFST12_INIT */
#if defined (ADC_OFFST212_INIT)
  ADC->OFFST2[12 - ADC_MIN_REGS2_INDEX] = ADC_OFFST212_INIT;
#endif /* ADC_OFFST212_INIT */
#if defined(ADC_LOLIM13_INIT)
  ADC->LOLIM[13] = ADC_LOLIM13_INIT;
#endif /* ADC_LOLIM13_INIT */
#if defined(ADC_LOLIM213_INIT)
  ADC->LOLIM2[13 - ADC_MIN_REGS2_INDEX] = ADC_LOLIM213_INIT;
#endif /* ADC_LOLIM213_INIT */
#if defined(ADC_HILIM13_INIT)
  ADC->HILIM[13] = ADC_HILIM13_INIT;
#endif /* ADC_HILIM13_INIT */
#if defined(ADC_HILIM213_INIT)
  ADC->HILIM2[13 - ADC_MIN_REGS2_INDEX] = ADC_HILIM213_INIT;
#endif /* ADC_HILIM213_INIT */
#if defined(ADC_OFFST13_INIT)
  ADC->OFFST[13] = ADC_OFFST13_INIT;
#endif /* ADC_OFFST13_INIT */
#if defined (ADC_OFFST213_INIT)
  ADC->OFFST2[13 - ADC_MIN_REGS2_INDEX] = ADC_OFFST213_INIT;
#endif /* ADC_OFFST213_INIT */
#if defined(ADC_LOLIM14_INIT)
  ADC->LOLIM[14] = ADC_LOLIM14_INIT;
#endif /* ADC_LOLIM14_INIT */
#if defined(ADC_LOLIM214_INIT)
  ADC->LOLIM2[14 - ADC_MIN_REGS2_INDEX] = ADC_LOLIM214_INIT;
#endif /* ADC_LOLIM214_INIT */
#if defined(ADC_HILIM14_INIT)
  ADC->HILIM[14] = ADC_HILIM14_INIT;
#endif /* ADC_HILIM14_INIT */
#if defined(ADC_HILIM214_INIT)
  ADC->HILIM2[14 - ADC_MIN_REGS2_INDEX] = ADC_HILIM214_INIT;
#endif /* ADC_HILIM214_INIT */
#if defined(ADC_OFFST14_INIT)
  ADC->OFFST[14] = ADC_OFFST14_INIT;
#endif /* ADC_OFFST14_INIT */
#if defined (ADC_OFFST214_INIT)
  ADC->OFFST2[14 - ADC_MIN_REGS2_INDEX] = ADC_OFFST214_INIT;
#endif /* ADC_OFFST214_INIT */
#if defined(ADC_LOLIM15_INIT)
  ADC->LOLIM[15] = ADC_LOLIM15_INIT;
#endif /* ADC_LOLIM15_INIT */
#if defined(ADC_LOLIM215_INIT)
  ADC->LOLIM2[15 - ADC_MIN_REGS2_INDEX] = ADC_LOLIM215_INIT;
#endif /* ADC_LOLIM215_INIT */
#if defined(ADC_HILIM15_INIT)
  ADC->HILIM[15] = ADC_HILIM15_INIT;
#endif /* ADC_HILIM15_INIT */
#if defined(ADC_HILIM215_INIT)
  ADC->HILIM2[15 - ADC_MIN_REGS2_INDEX] = ADC_HILIM215_INIT;
#endif /* ADC_HILIM215_INIT */
#if defined(ADC_OFFST15_INIT)
  ADC->OFFST[15] = ADC_OFFST15_INIT;
#endif /* ADC_OFFST15_INIT */
#if defined (ADC_OFFST215_INIT)
  ADC->OFFST2[15 - ADC_MIN_REGS2_INDEX] = ADC_OFFST215_INIT;
#endif /* ADC_OFFST215_INIT */
#if defined(ADC_LOLIM18_INIT)
  ADC->LOLIM[18] = ADC_LOLIM18_INIT;
#endif /* ADC_LOLIM18_INIT */
#if defined(ADC_LOLIM218_INIT)
  ADC->LOLIM2[18 - ADC_MIN_REGS2_INDEX] = ADC_LOLIM218_INIT;
#endif /* ADC_LOLIM218_INIT */
#if defined(ADC_HILIM18_INIT)
  ADC->HILIM[18] = ADC_HILIM18_INIT;
#endif /* ADC_HILIM18_INIT */
#if defined(ADC_HILIM218_INIT)
  ADC->HILIM2[18 - ADC_MIN_REGS2_INDEX] = ADC_HILIM218_INIT;
#endif /* ADC_HILIM218_INIT */
#if defined(ADC_OFFST18_INIT)
  ADC->OFFST[18] = ADC_OFFST18_INIT;
#endif /* ADC_OFFST18_INIT */
#if defined (ADC_OFFST218_INIT)
  ADC->OFFST2[18 - ADC_MIN_REGS2_INDEX] = ADC_OFFST218_INIT;
#endif /* ADC_OFFST218_INIT */
#if defined(ADC_LOLIM19_INIT)
  ADC->LOLIM[19] = ADC_LOLIM19_INIT;
#endif /* ADC_LOLIM19_INIT */
#if defined(ADC_LOLIM219_INIT)
  ADC->LOLIM2[19 - ADC_MIN_REGS2_INDEX] = ADC_LOLIM219_INIT;
#endif /* ADC_LOLIM219_INIT */
#if defined(ADC_HILIM19_INIT)
  ADC->HILIM[19] = ADC_HILIM19_INIT;
#endif /* ADC_HILIM19_INIT */
#if defined(ADC_HILIM219_INIT)
  ADC->HILIM2[19 - ADC_MIN_REGS2_INDEX] = ADC_HILIM219_INIT;
#endif /* ADC_HILIM219_INIT */
#if defined(ADC_OFFST19_INIT)
  ADC->OFFST[19] = ADC_OFFST19_INIT;
#endif /* ADC_OFFST19_INIT */
#if defined (ADC_OFFST219_INIT)
  ADC->OFFST2[19 - ADC_MIN_REGS2_INDEX] = ADC_OFFST219_INIT;
#endif /* ADC_OFFST219_INIT */
}

/***********************************************************************************************************************
 * QSCI1 initialization code
 **********************************************************************************************************************/
/* clang-format off */
/* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
instance:
- name: 'QSCI1'
- type: 'qsci_reg'
- mode: 'general'
- custom_name_enabled: 'false'
- type_id: 'qsci_reg'
- functional_group: 'BOARD_InitPeripherals'
- peripheral: 'QSCI1'
- config_sets:
  - fsl_qsci:
    - qsciConfig:
      - clockSource: 'BusInterfaceClock'
      - clockSourceFreq: 'BOARD_BootClockRUN'
      - DividerBaudRateStr: '115200bps'
      - parityEnable: 'false'
      - parityMode: '0'
      - dataBitCount: '0'
      - polarityMode: '0'
      - fifoEn: 'false'
      - txFifoWatermark: '0'
      - rxFifoWatermark: '1'
      - enableTx: 'true'
      - enableRx: 'true'
      - LINSlaveEnable: 'false'
      - LoopEnable: 'false'
      - ReceiverSource: '0'
      - WaitEnable: 'false'
      - StopHoldEnable: 'false'
      - StandbyEnable: 'false'
      - WakeUpCondition: '0'
      - txDMAEn: 'false'
      - rxDMAEn: 'false'
      - interrupt_vectors:
        - interrupt_types: ''
        - enable_tx_irq: 'false'
        - interrupt_tx:
          - IRQn: 'kQSCI0_TDRE_VECTORn'
          - dsc_enable_interrrupt: 'iprVal0'
          - enable_custom_name: 'false'
        - enable_rx_irq: 'false'
        - interrupt_rx:
          - IRQn: 'kQSCI0_RCV_VECTORn'
          - dsc_enable_interrrupt: 'iprVal0'
          - enable_custom_name: 'false'
        - enable_rx_err_irq: 'false'
        - interrupt_rx_err:
          - IRQn: 'kQSCI0_RERR_VECTORn'
          - dsc_enable_interrrupt: 'iprVal0'
          - enable_custom_name: 'false'
        - enable_tridle_irq: 'false'
        - interrupt_tridle:
          - IRQn: 'kQSCI0_TIDLE_VECTORn'
          - dsc_enable_interrrupt: 'iprVal0'
          - enable_custom_name: 'false'
    - qsci_params: []
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/
/* clang-format on */

static void QSCI1_init(void) {
/****************************************************************************/
/* QSCI1 initialization */
/****************************************************************************/
  /* Software peripheral reset to a known state. */
  SIM->PSWR1 |= SIM_PSWR1_SCI1_MASK;
  SIM->PSWR1 &= ~ SIM_PSWR1_SCI1_MASK;
#if defined(QSCI1_RATE_INIT)
  QSCI1->RATE = QSCI1_RATE_INIT;
#endif /* QSCI1_RATE_INIT */
#if defined(QSCI1_CTRL2_INIT)
  QSCI1->CTRL2 = QSCI1_CTRL2_INIT;
#endif /* QSCI1_CTRL2_INIT */
#if defined(QSCI1_CTRL3_INIT)
  QSCI1->CTRL3 = QSCI1_CTRL3_INIT;
#endif /* QSCI1_CTRL3_INIT */
#if defined(QSCI1_CTRL1_INIT)
  QSCI1->CTRL1 = QSCI1_CTRL1_INIT;
#endif /* QSCI1_CTRL1_INIT */

}

/***********************************************************************************************************************
 * PIT0 initialization code
 **********************************************************************************************************************/
/* clang-format off */
/* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
instance:
- name: 'PIT0'
- type: 'pit_reg'
- mode: 'PIT_GENERAL'
- custom_name_enabled: 'false'
- type_id: 'pit_reg'
- functional_group: 'BOARD_InitPeripherals'
- peripheral: 'PIT0'
- config_sets:
  - pit_reg:
    - clock_config:
      - clockSource: 'kAltClock0'
      - clockSourceFreq: 'BOARD_BootClockRUN'
      - prescaler: 'p8'
      - modulo: '195'
    - slaveMode: 'false'
    - enableCounter: 'true'
    - enableRollOverInterruptSource: 'true'
    - enable_irq: 'true'
    - interrupt:
      - IRQn: 'kPIT0_ROLLOVR_VECTORn'
      - dsc_enable_interrrupt: 'iprVal2'
      - enable_custom_name: 'false'
    - pit_template_params: []
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/
/* clang-format on */

static void PIT0_init(void) {
/****************************************************************************/
/* PIT0 initialization */
/****************************************************************************/
    /* Software reset PIT0. */
    SIM->PSWR2 |= SIM_PSWR2_PIT0_MASK;
    SIM->PSWR2 &= ~ SIM_PSWR2_PIT0_MASK;

#if defined(PIT0_MOD_L_INIT) && defined(PIT0_MOD_H_INIT)
    PIT0->MOD_L = PIT0_MOD_L_INIT;
    PIT0->MOD_H = PIT0_MOD_H_INIT;
#endif
#if defined(PIT0_MOD_INIT)
    PIT0->MOD = PIT0_MOD_INIT;
#endif
#if defined(PIT0_FILT_INIT)
    PIT0->FILT = PIT0_FILT_INIT;
#endif
#if defined(PIT0_CTRL2_INIT)
    PIT0->CTRL2 = PIT0_CTRL2_INIT;
#endif
#if defined(PIT0_CTRL_INIT)
#if ((PIT0_CTRL_INIT & PIT_CTRL_CNT_EN_MASK) != 0)
    PIT0->CTRL = (PIT0_CTRL_INIT & (~PIT_CTRL_CNT_EN_MASK));
    PIT0->CTRL |= PIT_CTRL_CNT_EN_MASK;
#else
    PIT0->CTRL = PIT0_CTRL_INIT;
#endif
#endif
}

/***********************************************************************************************************************
 * QSPI0 initialization code
 **********************************************************************************************************************/
/* clang-format off */
/* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
instance:
- name: 'QSPI0'
- type: 'queued_spi_reg'
- mode: 'general'
- custom_name_enabled: 'false'
- type_id: 'queued_spi_reg'
- functional_group: 'BOARD_InitPeripherals'
- peripheral: 'QSPI0'
- config_sets:
  - generalConfig:
    - clkConfig:
      - clockSource: 'BusInterfaceClock'
      - clockSourceFreq: 'BOARD_BootClockRUN'
    - control:
      - SPMSTR: '1'
      - SPE: 'true'
      - SPR: '5'
      - BD2X: 'false'
      - DS: '8'
      - CPOL: '1'
      - CPHA: '0'
      - DSO: '0'
      - WAIT: '1'
      - SHEN: '0'
      - WOM: 'false'
      - TDMAEN: 'false'
      - RDMAEN: 'false'
      - MODFEN: 'false'
    - ssControl:
      - SSB_AUTO: '1'
      - SSB_STRB: '0'
      - SSB_DDR: '1'
      - SSB_DATA: '1'
      - SSB_ODM: '0'
      - SSB_OVER: 'false'
    - fifoConfig:
      - FIFO_ENA: 'false'
      - TFWM: '0'
      - RFWM: '3'
    - irqSources: ''
    - enable_tx_irq: 'false'
    - interruptTx:
      - IRQn: 'kQSPI0_XMIT_VECTORn'
      - dsc_enable_interrrupt: 'iprVal0'
      - enable_custom_name: 'false'
    - enable_rx_irq: 'false'
    - interruptRx:
      - IRQn: 'kQSPI0_RCV_VECTORn'
      - dsc_enable_interrrupt: 'iprVal0'
      - enable_custom_name: 'false'
    - qspi_params: []
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/
/* clang-format on */

static void QSPI0_init(void) {
/****************************************************************************/
/* QSPI0 initialization */
/****************************************************************************/
  /* Software peripheral reset to a known state. */
  SIM->PSWR1 |= SIM_PSWR1_QSPI0_MASK;
  SIM->PSWR1 &= ~ SIM_PSWR1_QSPI0_MASK;
QSPI0->SPSCR = QSPI0->SPSCR | QSPI_SPSCR_MODF_MASK;
#if defined(QSPI0_SPDSR_INIT)
  QSPI0->SPDSR = QSPI0_SPDSR_INIT;
#endif /* QSPI0_SPDSR_INIT */
#if defined(QSPI0_SPFIFO_INIT)
  QSPI0->SPFIFO = QSPI0_SPFIFO_INIT;
#endif /* QSPI0_SPFIFO_INIT */
#if defined(QSPI0_SPWAIT_INIT)
  QSPI0->SPWAIT = QSPI0_SPWAIT_INIT;
#endif /* QSPI0_SPWAIT_INIT */
#if defined(QSPI0_SPCTL2_INIT)
  QSPI0->SPCTL2 = QSPI0_SPCTL2_INIT;
#endif /* QSPI0_SPCTL2_INIT */
#if defined(QSPI0_SPSCR_INIT)
  QSPI0->SPSCR = QSPI0_SPSCR_INIT & (~QSPI_SPSCR_SPE_MASK);
#if ((QSPI0_SPSCR_INIT & QSPI_SPSCR_SPE_MASK) != 0U)
  QSPI0->SPSCR = QSPI0->SPSCR | QSPI_SPSCR_SPE_MASK;
#endif /* (QSPI0_SPSCR_INIT & QSPI_SPSCR_SPE_MASK) != 0U */
#endif /* QSPI0_SPSCR_INIT */
}

/***********************************************************************************************************************
 * TMRA initialization code
 **********************************************************************************************************************/
/* clang-format off */
/* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
instance:
- name: 'TMRA'
- type: 'qtmr_reg'
- mode: 'general'
- custom_name_enabled: 'false'
- type_id: 'qtmr_reg'
- functional_group: 'BOARD_InitPeripherals'
- peripheral: 'TMRA'
- config_sets:
  - generalConfig:
    - clockSource: 'BusInterfaceClock'
    - clockSourceFreq: 'BOARD_BootClockRUN'
    - enable_timer_channels:
      - 0:
        - enableTimerChannel: 'true'
      - 1:
        - enableTimerChannel: 'true'
      - 2:
        - enableTimerChannel: 'true'
      - 3:
        - enableTimerChannel: 'true'
    - input_filters:
      - 0:
        - inputFilterPeriod: '0'
        - inputFilterCount: '3'
      - 1:
        - inputFilterPeriod: '0'
        - inputFilterCount: '3'
      - 2:
        - inputFilterPeriod: '0'
        - inputFilterCount: '3'
      - 3:
        - inputFilterPeriod: '0'
        - inputFilterCount: '3'
    - qtmr_channels:
      - 0:
        - channel: '0'
        - channelConfig:
          - primarySource: '8'
          - secondarySource: '0'
          - inputPolarity: 'false'
          - inputFault: 'false'
          - countingMode: '1'
          - enableCountOnce: 'false'
          - countLength: '0'
          - inputAltLoad: 'false'
          - countDirection: '0'
          - triggeredCountInit: '0'
          - enableMasterMode: 'false'
          - enableExternalForce: 'false'
          - enableCoChannelReinit: 'false'
          - outputMode: '0'
          - forceOutputValue: 'false'
          - forcedOutputValue: '0'
          - outputPolarity: 'false'
          - outputEnabled: 'false'
          - captureMode: '0'
          - reloadOnCapture: 'false'
          - compare1Period: '0'
          - compareLoadControl1: '0'
          - compare2Period: '0'
          - compareLoadControl2: '0'
          - compareLoad1: '0'
          - compareLoad2: '0'
          - counterLoad: '0'
          - counterInit: '0'
          - debugMode: '0'
          - interruptSources:
            - kQTMR_CompareInterruptEnable: 'false'
            - kQTMR_Compare1InterruptEnable: 'false'
            - kQTMR_Compare2InterruptEnable: 'false'
            - kQTMR_OverflowInterruptEnable: 'false'
            - kQTMR_EdgeInterruptEnable: 'false'
          - enable_irq: 'false'
          - interrupt:
            - IRQn: 'kTMRA_0_VECTORn'
            - dsc_enable_interrrupt: 'iprVal0'
            - enable_custom_name: 'false'
          - dma:
            - kQTMR_InputEdgeFlagDmaEnable: 'false'
            - kQTMR_ComparatorPreload1DmaEnable: 'false'
            - kQTMR_ComparatorPreload2DmaEnable: 'false'
        - template_params: []
    - qtmr_params: []
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/
/* clang-format on */

static void TMRA_init(void) {
/****************************************************************************/
/* Channel 0 initialization */
/****************************************************************************/
  /* Disable the channel before the module init*/
  TMRA->CHANNEL[0].ENBL &= ~(TMR_ENBL_ENBL(1U << 0));
  TMRA->CHANNEL[0].HOLD = 0x0U;
  TMRA->CHANNEL[0].CAPT = 0x0U;
#ifdef TMRA_COMP10_INIT
  TMRA->CHANNEL[0].COMP1 = TMRA_COMP10_INIT;
#else
  TMRA->CHANNEL[0].COMP1 = 0x0U;
#endif /*TMRA_COMP10_INIT*/
#ifdef TMRA_COMP20_INIT
  TMRA->CHANNEL[0].COMP2 = TMRA_COMP20_INIT;
#else
  TMRA->CHANNEL[0].COMP2 = 0x0U;
#endif /*TMRA_COMP20_INIT */
#ifdef TMRA_LOAD0_INIT
  TMRA->CHANNEL[0].LOAD = TMRA_LOAD0_INIT;
#else
  TMRA->CHANNEL[0].LOAD = 0x0U;
#endif /*TMRA_LOAD0_INIT */
#ifdef TMRA_CNTR0_INIT
  TMRA->CHANNEL[0].CNTR = TMRA_CNTR0_INIT;
#else
  TMRA->CHANNEL[0].CNTR = 0x0U;
#endif /*TMRA_CNTR0_INIT */
#ifdef TMRA_SCTRL0_INIT
  TMRA->CHANNEL[0].SCTRL = TMRA_SCTRL0_INIT;
#else
  TMRA->CHANNEL[0].SCTRL = 0x0U;
#endif /*TMRA_SCTRL0_INIT */
#ifdef TMRA_CMPLD10_INIT
  TMRA->CHANNEL[0].CMPLD1 = TMRA_CMPLD10_INIT;
#else
  TMRA->CHANNEL[0].CMPLD1 = 0x0U;
#endif /*TMRA_CMPLD10_INIT */
#ifdef TMRA_CMPLD20_INIT
  TMRA->CHANNEL[0].CMPLD2 = TMRA_CMPLD20_INIT;
#else
  TMRA->CHANNEL[0].CMPLD2 = 0x0U;
#endif /*TMRA_CMPLD20_INIT */
#ifdef TMRA_CSCTRL0_INIT
  TMRA->CHANNEL[0].CSCTRL = TMRA_CSCTRL0_INIT;
#else
  TMRA->CHANNEL[0].CSCTRL = 0x0U;
#endif /*TMRA_CSCTRL0_INIT */
#ifdef TMRA_DMA0_INIT
  TMRA->CHANNEL[0].DMA = TMRA_DMA0_INIT;
#else
  TMRA->CHANNEL[0].DMA = 0x0U;
#endif /*TMRA_DMA0_INIT */
#ifdef TMRA_CTRL0_INIT
  TMRA->CHANNEL[0].CTRL = TMRA_CTRL0_INIT;
#else
  TMRA->CHANNEL[0].CTRL = 0x0U;
#endif /*TMRA_CTRL0_INIT */
/****************************************************************************/
/* Quad timer global initialization */
/****************************************************************************/
  /* Input filters configuration */
#ifdef TMRA_FILT0_INIT
  TMRA->CHANNEL[0].FILT = TMRA_FILT0_INIT;
#else
  TMRA->CHANNEL[0].FILT = 0x0U;
#endif /*TMRA_FILT0_INIT */
#ifdef TMRA_FILT1_INIT
  TMRA->CHANNEL[1].FILT = TMRA_FILT1_INIT;
#else
  TMRA->CHANNEL[1].FILT = 0x0U;
#endif /*TMRA_FILT1_INIT */
#ifdef TMRA_FILT2_INIT
  TMRA->CHANNEL[2].FILT = TMRA_FILT2_INIT;
#else
  TMRA->CHANNEL[2].FILT = 0x0U;
#endif /*TMRA_FILT2_INIT */
#ifdef TMRA_FILT3_INIT
  TMRA->CHANNEL[3].FILT = TMRA_FILT3_INIT;
#else
  TMRA->CHANNEL[3].FILT = 0x0U;
#endif /*TMRA_FILT3_INIT */
  /* Synchronous start of all channels */
#if defined(TMRA_ENBL_INIT)
   TMRA->CHANNEL[0].ENBL = (TMRA->CHANNEL[0].ENBL & (~TMRA_ENBL_INIT_MASK)) | (TMRA_ENBL_INIT & TMRA_ENBL_INIT_MASK);
#endif /*TMRA_TMRA_ENBL_INIT */
}

/***********************************************************************************************************************
 * FreeMASTER initialization code
 **********************************************************************************************************************/
/* clang-format off */
/* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
instance:
- name: 'FreeMASTER'
- type: 'freemaster'
- mode: 'general'
- custom_name_enabled: 'false'
- type_id: 'freemaster_3.0.1'
- functional_group: 'BOARD_InitPeripherals'
- config_sets:
  - freemaster_config:
    - FMSTR_DISABLE: 'false'
    - initFreemaster: 'true'
    - generalConfig:
      - commInterface: 'serial'
      - interruptMode: 'polling'
      - initType: 'true'
      - serialConfig:
        - peripheralUART: 'QSCI1'
        - clockSource: 'genericUartClockSource'
        - clockSourceFreq: 'BOARD_BootClockRUN'
        - u32BaudRateBps: '1'
        - parityMode_qsci: 'kQSCI_ParityDisabled'
        - dataBitCount_qsci: 'kQSCI_Data8Bit'
        - polarityMode_qsci: 'kQSCI_PolarityNormal'
        - enableUserInit: 'false'
        - user_init:
          - initFunctionID: 'SERIAL_communication_init'
        - enable_rx_irq: 'false'
        - interrupt_rx:
          - IRQn: 'kQSCI1_RCV_VECTORn'
          - dsc_enable_interrrupt: ''
          - intmuxChannel: '0'
          - useDefaultISR: 'false'
          - enable_custom_name: 'false'
          - handler_custom_name: ''
        - enable_tx_irq: 'false'
        - interrupt_tx:
          - IRQn: 'kQSCI1_TDRE_VECTORn'
          - dsc_enable_interrrupt: ''
          - intmuxChannel: '0'
          - useDefaultISR: 'false'
          - enable_custom_name: 'false'
          - handler_custom_name: ''
        - enable_err_irq: 'false'
        - interrupt_error:
          - IRQn: 'kQSCI1_RERR_VECTORn'
          - dsc_enable_interrrupt: ''
          - intmuxChannel: '0'
          - useDefaultISR: 'false'
          - enable_custom_name: 'false'
          - handler_custom_name: ''
        - enable_tidle_irq: 'false'
        - interrupt_tidle:
          - IRQn: 'kQSCI1_TIDLE_VECTORn'
          - dsc_enable_interrrupt: ''
          - intmuxChannel: '0'
          - useDefaultISR: 'false'
          - enable_custom_name: 'false'
          - handler_custom_name: ''
      - canConfig:
        - peripheralCAN: 'CAN0'
        - generic_can_driver_version: '2.0.0'
        - clockSource: 'kMSCAN_ClkSrcBus'
        - clockSourceFreq: 'BOARD_BootClockRUN'
        - dscMscanConfig:
          - baudRate: '500000'
        - enableUserInit: 'false'
        - user_init:
          - initFunctionID: 'CAN_communication_init'
        - enable_dscmscan_tx_irq: 'true'
        - dscmscan_interrupt_tx:
          - IRQn: 'kCAN_TX_WARN_VECTORn'
          - dsc_enable_interrrupt: ''
          - intmuxChannel: '0'
          - useDefaultISR: 'true'
          - enable_custom_name: 'false'
          - handler_custom_name: ''
        - enable_dscmscan_rx_irq: 'true'
        - dscmscan_interrupt_rx:
          - IRQn: 'kCAN_RX_WARN_VECTORn'
          - dsc_enable_interrrupt: ''
          - intmuxChannel: '0'
          - useDefaultISR: 'true'
          - enable_custom_name: 'false'
          - handler_custom_name: ''
        - enable_dscmscan_wakeup_irq: 'true'
        - dscmscan_interrupt_wakeup:
          - IRQn: 'kCAN_WAKEUP_VECTORn'
          - dsc_enable_interrrupt: ''
          - intmuxChannel: '0'
          - useDefaultISR: 'true'
          - enable_custom_name: 'false'
          - handler_custom_name: ''
        - enable_dscmscan_error_irq: 'true'
        - dscmscan_interrupt_error:
          - IRQn: 'kCAN_ERROR_VECTORn'
          - dsc_enable_interrrupt: ''
          - intmuxChannel: '0'
          - useDefaultISR: 'true'
          - enable_custom_name: 'false'
          - handler_custom_name: ''
        - quick_selection: 'QuickSelection1'
      - dsc_eonce_config:
        - txRegInterruptEnable: 'false'
        - tx_interrupt_vector:
          - IRQn: 'kTX_REG_VECTORn'
          - dsc_enable_interrrupt: ''
          - intmuxChannel: '0'
          - useDefaultISR: 'false'
          - enable_custom_name: 'false'
          - handler_custom_name: ''
        - rxRegInterruptEnable: 'false'
        - rx_interrupt_vector:
          - IRQn: 'kRX_REG_VECTORn'
          - dsc_enable_interrrupt: ''
          - intmuxChannel: '0'
          - useDefaultISR: 'false'
          - enable_custom_name: 'false'
          - handler_custom_name: ''
      - FMSTR_FLEXCAN_TXMB: '0'
      - FMSTR_FLEXCAN_RXMB: '0'
      - mcanRamConfig:
        - RAMbufferType: 'default'
        - bufferAddressValue: '0'
        - bufferAddress: ''
        - bufferExternDef: ''
        - mcan_tx: '0'
        - mcan_rx: '0'
      - FMSTR_COMM_BUFFER_SIZE: 'autoSize'
      - FMSTR_COMM_RQUEUE_SIZE: '32'
      - FMSTR_USE_SCOPE: '2'
      - FMSTR_MAX_SCOPE_VARS: '8'
      - FMSTR_REC_FLOAT_TRIG: 'false'
      - recorders:
        - 0:
          - recID:
            - enableCustomID: 'false'
          - nameRec: 'Description of recorder 0'
          - recBuff:
            - customBuffer: 'false'
            - bufferAddress: ''
            - bufferExternDef: ''
            - bufferSize: '1024'
          - basePeriod_ns: '100000'
          - recInit: 'true'
      - FMSTR_USE_TSA: 'false'
      - FMSTR_USE_TSA_INROM: 'false'
      - FMSTR_USE_TSA_SAFETY: 'false'
      - FMSTR_USE_TSA_DYNAMIC: 'false'
      - tsaBufferInit: 'false'
      - tsaBuff:
        - customBuffer: 'false'
        - bufferAddress: ''
        - bufferExternDef: ''
        - bufferSize: ''
      - pipes: []
      - FMSTR_USE_READMEM: 'true'
      - FMSTR_USE_WRITEMEM: 'true'
      - FMSTR_USE_WRITEMEMMASK: 'true'
      - passR: ''
      - passRW: ''
      - passRWF: ''
      - FMSTR_USE_HASHED_PASSWORDS: 'false'
      - FMSTR_USE_APPCMD: 'false'
      - FMSTR_APPCMD_BUFF_SIZE: '32'
      - FMSTR_MAX_APPCMD_CALLS: '8'
      - FMSTR_DEBUG_LEVEL: '0'
      - FMSTR_DEBUG_PRINTF: 'debug_console'
      - FMSTR_DEBUG_TX: 'false'
      - FMSTR_CUSTOM_INCLUDES: '#include "fsl_common.h"'
      - FMSTR_CUSTOM_OPTIONS: '#if 0\n#ifdef DATA_IN_XFLASH\n// Target-side address translation (TSA)\n#define FMSTR_TSA_CDECL const __declspec(DATA_IN_XFLASH)
        __attribute__((far))\n#undef  FMSTR_USE_TSA\n#define FMSTR_USE_TSA           1   // Enable TSA functionality\n#endif // DATA_IN_XFLASH\n#endif // 0'
    - freemaster_codegenerator: []
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/
/* clang-format on */
/* Recorder0 configuration */
FMSTR_U8 FreeMASTER_RecBuffer0[FREEMASTER_REC_0_SIZE];
FMSTR_REC_BUFF FreeMASTER_Recorder_0 = {
  .name = "Description of recorder 0",
  .addr = (FMSTR_ADDR)FreeMASTER_RecBuffer0,
  .size = (FMSTR_SIZE) sizeof(FreeMASTER_RecBuffer0),
  .basePeriod_ns = 100000UL
};

static void FreeMASTER_init(void) {
  /* FreeMASTER middleware initialization */
  FMSTR_Init();
  /* FreeMASTER recorder 0 configuration initialization  */
  FMSTR_RecorderCreate(0, &FreeMASTER_Recorder_0);
}

/***********************************************************************************************************************
 * Initialization functions
 **********************************************************************************************************************/
static void BOARD_InitPeripherals_CommonPreInit(void)
{
  /* Disable all interrupts to prevent invoking of any interrupt during initialization of peripherals. */
  INTC->CTRL |= INTC_CTRL_INT_DIS_MASK;
  /* Enable clock gate of the PWMA peripheral. */
  SIM->PCE3 |= SIM_PCE3_PWMACH0_MASK;
  /* Enable clock gate of the PWMA peripheral. */
  SIM->PCE3 |= SIM_PCE3_PWMACH1_MASK;
  /* Enable clock gate of the PWMA peripheral. */
  SIM->PCE3 |= SIM_PCE3_PWMACH2_MASK;
  /* Enable clock gate of the ADC peripheral. */
  SIM->PCE2 |= SIM_PCE2_CYCADC_MASK;
  /* Enable clock gate of the QSCI1 peripheral. */
  SIM->PCE1 |= SIM_PCE1_SCI1_MASK;
  /* Enable clock gate of the PIT0 peripheral. */
  SIM->PCE2 |= SIM_PCE2_PIT0_MASK;
  /* Enable clock gate of the QSPI0 peripheral. */
  SIM->PCE1 |= SIM_PCE1_QSPI0_MASK;
  /* Enable clock gate of the TMRA peripheral. */
  SIM->PCE0 |= SIM_PCE0_TA0_MASK;
}

static void BOARD_InitPeripherals_CommonPostInit(void)
{
  /* Set the interrupt priority: Priority 0 of the kGPIOF_VECTORn request in the INTC. */
  INTC->IPR11 = (INTC->IPR11 & ~INTC_IPR11_GPIOF_MASK) | INTC_IPR11_GPIOF(1);
  /* Set the interrupt priority: Priority 2 of the kADC_CC0_VECTORn request in the INTC. */
  INTC->IPR2 = (INTC->IPR2 & ~INTC_IPR2_ADC_CC0_MASK) | INTC_IPR2_ADC_CC0(3);
  /* Set the interrupt priority: Priority 1 of the kPIT0_ROLLOVR_VECTORn request in the INTC. */
  INTC->IPR10 = (INTC->IPR10 & ~INTC_IPR10_PIT0_ROLLOVR_MASK) | INTC_IPR10_PIT0_ROLLOVR(2);
  /* Enable all interrupts after initialization of peripherals. */
  INTC->CTRL &= ~INTC_CTRL_INT_DIS_MASK;
  /* Initialization of masked/enabled DSC core interrupt levels. */
  __EI(3);
}

void BOARD_InitPeripherals(void)
{
  /* Common pre-initialization */
  BOARD_InitPeripherals_CommonPreInit();
  /* Initialize components */
  PWMA_init();
  ADC_init();
  QSCI1_init();
  PIT0_init();
  QSPI0_init();
  TMRA_init();
  FreeMASTER_init();
  /* Common post-initialization */
  BOARD_InitPeripherals_CommonPostInit();
}

/***********************************************************************************************************************
 * BOARD_InitBootPeripherals function
 **********************************************************************************************************************/
void BOARD_InitBootPeripherals(void)
{
  BOARD_InitPeripherals();
}
