From 003a087385aec1beeafcf3c5a819b02d41356648 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?=E2=80=9Cweijinmei=E2=80=9D?= <jinmei.wei@spacemit.com>
Date: Sun, 7 Apr 2024 11:33:19 +0800
Subject: [PATCH 0557/1204] clock: add audio clocks

Change-Id: I79d381496c0aa525cf65a719248b201f34d14d16
---
 arch/riscv/boot/dts/spacemit/k1-x.dtsi        |  5 +--
 drivers/clk/spacemit/ccu-spacemit-k1x.c       | 36 ++++++++++++++++++-
 drivers/clk/spacemit/ccu-spacemit-k1x.h       |  2 ++
 .../dt-bindings/clock/spacemit-k1x-clock.h    |  6 +++-
 4 files changed, 45 insertions(+), 4 deletions(-)

diff --git a/arch/riscv/boot/dts/spacemit/k1-x.dtsi b/arch/riscv/boot/dts/spacemit/k1-x.dtsi
index ff0a738be0f8..d52f07c46480 100644
--- a/arch/riscv/boot/dts/spacemit/k1-x.dtsi
+++ b/arch/riscv/boot/dts/spacemit/k1-x.dtsi
@@ -589,8 +589,9 @@ ccu: clock-controller@d4050000 {
 				<0x0 0xd4282c00 0x0 0x400>,
 				<0x0 0xd8440000 0x0 0x98>,
 				<0x0 0xc0000000 0x0 0x4280>,
-				<0x0 0xf0610000 0x0 0x20>;
-			reg-names = "mpmu", "apmu", "apbc", "apbs", "ciu", "dciu", "ddrc", "apbc2";
+				<0x0 0xf0610000 0x0 0x20>,
+				<0x0 0xc0882000 0x0 0x50>;
+			reg-names = "mpmu", "apmu", "apbc", "apbs", "ciu", "dciu", "ddrc", "apbc2", "rcpu";
 			clocks = <&vctcxo_24>, <&vctcxo_3>, <&vctcxo_1>, <&pll1_2457p6_vco>,
 				<&clk_32k>;
 			clock-names = "vctcxo_24", "vctcxo_3", "vctcxo_1", "pll1_2457p6_vco",
diff --git a/drivers/clk/spacemit/ccu-spacemit-k1x.c b/drivers/clk/spacemit/ccu-spacemit-k1x.c
index d4370c4dcdda..fefd84d2ee0b 100755
--- a/drivers/clk/spacemit/ccu-spacemit-k1x.c
+++ b/drivers/clk/spacemit/ccu-spacemit-k1x.c
@@ -113,6 +113,7 @@ DEFINE_SPINLOCK(g_cru_lock);
 #define MPMU_RIPCCR     0x210 //no define
 #define MPMU_ACGR       0x1024
 #define MPMU_SUCCR      0x14
+#define MPMU_ISCCR      0x44
 #define MPMU_SUCCR_1    0x10b0
 #define MPMU_APBCSCR    0x1050
 
@@ -165,6 +166,10 @@ DEFINE_SPINLOCK(g_cru_lock);
 #define APBC2_GPIO_CLK_RST		0x1c
 /* end of APBC2 register offset */
 
+/* RCPU register offset */
+#define RCPU_HDMI_CLK_RST		0x44
+/* end of RCPU register offset */
+
 struct spacemit_k1x_clk k1x_clock_controller;
 
 //apbs
@@ -633,8 +638,16 @@ static SPACEMIT_CCU_GATE_NO_PARENT(onewire_clk, "onewire_clk", NULL,
 	BASE_TYPE_APBC, APBC_ONEWIRE_CLK_RST,
 	0x3, 0x3, 0x0, 0);
 
+static SPACEMIT_CCU_GATE_FACTOR(i2s_sysclk, "i2s_sysclk", "pll1_d16_153p6",
+	BASE_TYPE_MPMU, MPMU_ISCCR,
+	BIT(31), BIT(31), 0x0,
+	50, 1, 0);
+static SPACEMIT_CCU_GATE_FACTOR(i2s_bclk, "i2s_bclk", "i2s_sysclk",
+	BASE_TYPE_MPMU, MPMU_ISCCR,
+	BIT(29), BIT(29), 0x0,
+	1, 1, 0);
 static const char *sspa_parent_names[] = { "pll1_d384_6p4", "pll1_d192_12p8", "pll1_d96_25p6",
-	"pll1_d48_51p2", "pll1_d768_3p2", "pll1_d1536_1p6", "pll1_d3072_0p8"
+	"pll1_d48_51p2", "pll1_d768_3p2", "pll1_d1536_1p6", "pll1_d3072_0p8", "i2s_bclk"
 };
 static SPACEMIT_CCU_MUX_GATE(sspa0_clk, "sspa0_clk", sspa_parent_names,
 	BASE_TYPE_APBC, APBC_SSPA0_CLK_RST,
@@ -1083,6 +1096,15 @@ static const char * const apb_parent_names[] = {
 static SPACEMIT_CCU_MUX(apb_clk, "apb_clk", apb_parent_names,
 	BASE_TYPE_MPMU, MPMU_APBCSCR,
 	0, 2, 0);
+//rcpu
+static const char *rhdmi_audio_parent_names[] = {
+	"pll1_aud_24p5", "pll1_aud_245p7"
+};
+static SPACEMIT_CCU_DIV_MUX_GATE(rhdmi_audio_clk, "rhdmi_audio_clk", rhdmi_audio_parent_names,
+	BASE_TYPE_RCPU, RCPU_HDMI_CLK_RST,
+	4, 11, 16, 2,
+	0x6, 0x6, 0x0,
+	0);
 
 static struct clk_hw_onecell_data spacemit_k1x_hw_clks = {
 	.hws	= {
@@ -1267,6 +1289,9 @@ static struct clk_hw_onecell_data spacemit_k1x_hw_clks = {
 		[CLK_SEC_GPIO]		= &gpio_sec_clk.common.hw,
 		[CLK_APB]		= &apb_clk.common.hw,
 		[CLK_SLOW_UART]		= &slow_uart.common.hw,
+		[CLK_I2S_SYSCLK]	= &i2s_sysclk.common.hw,
+		[CLK_I2S_BCLK]		= &i2s_bclk.common.hw,
+		[CLK_RCPU_HDMIAUDIO]	= &rhdmi_audio_clk.common.hw,
 	},
 	.num = CLK_MAX_NO,
 };
@@ -1342,6 +1367,9 @@ int ccu_common_init(struct clk_hw * hw, struct spacemit_k1x_clk *clk_info)
 	case BASE_TYPE_APBC2:
 		common->base = clk_info->apbc2_base;
 		break;
+	case BASE_TYPE_RCPU:
+		common->base = clk_info->rcpu_base;
+		break;
 	default:
 		common->base = clk_info->apbc_base;
 		break;
@@ -1452,6 +1480,12 @@ static void spacemit_k1x_ccu_probe(struct device_node *np)
 			pr_err("failed to map apbc2 registers\n");
 			goto out;
 		}
+
+		clk_info->rcpu_base = of_iomap(np, 8);
+		if (!clk_info->rcpu_base) {
+			pr_err("failed to map rcpu registers\n");
+			goto out;
+		}
 	}
 	ret = spacemit_ccu_probe(np, clk_info, hw_clks);
 	//LOG_INFO("init clock finish");
diff --git a/drivers/clk/spacemit/ccu-spacemit-k1x.h b/drivers/clk/spacemit/ccu-spacemit-k1x.h
index 46577e254328..44b81cbf8daa 100755
--- a/drivers/clk/spacemit/ccu-spacemit-k1x.h
+++ b/drivers/clk/spacemit/ccu-spacemit-k1x.h
@@ -20,6 +20,7 @@ enum ccu_base_type{
 	BASE_TYPE_DDRC       = 6,
 	BASE_TYPE_AUDC       = 7,
 	BASE_TYPE_APBC2      = 8,
+	BASE_TYPE_RCPU       = 9,
 };
 
 enum {
@@ -59,6 +60,7 @@ struct spacemit_k1x_clk {
 	void __iomem *ddrc_base;
 	void __iomem *audio_ctrl_base;
 	void __iomem *apbc2_base;
+	void __iomem *rcpu_base;
 };
 
 struct clk_hw_table {
diff --git a/include/dt-bindings/clock/spacemit-k1x-clock.h b/include/dt-bindings/clock/spacemit-k1x-clock.h
index 4abf7b20ec64..430e87f5843d 100755
--- a/include/dt-bindings/clock/spacemit-k1x-clock.h
+++ b/include/dt-bindings/clock/spacemit-k1x-clock.h
@@ -189,5 +189,9 @@
 
 #define CLK_SLOW_UART   180
 
-#define CLK_MAX_NO      181
+#define CLK_I2S_SYSCLK  181
+#define CLK_I2S_BCLK    182
+#define CLK_RCPU_HDMIAUDIO  183
+
+#define CLK_MAX_NO      184
 #endif /* _DT_BINDINGS_CLK_SPACEMIT_K1X_H_ */
-- 
2.47.0

