<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/mips/include/mips32/cp0.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_645f33c83920dd2fb5c00bd939f75d13.html">mips</a></li><li class="navelem"><a class="el" href="dir_b477839ec260a7c7fa123146c47b674c.html">include</a></li><li class="navelem"><a class="el" href="dir_0c2ab70649e7d588238a43d200dd0ac0.html">mips32</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cp0.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/mips/include/mips32/cp0.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2011 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef __ARCH_MIPS_INCLUDE_MIPS32_CP0_H</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_MIPS_INCLUDE_MIPS32_CP0_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* CP0 Register Addresses *******************************************************************/</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#ifdef __ASSEMBLY__</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_INDEX1         $0,0   </span><span class="comment">/* Index into the TLB array */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_RANDOM1        $1,0   </span><span class="comment">/* Randomly generated index into the TLB array */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_ENTRYLO01      $2,0   </span><span class="comment">/* LS TLB entry for even-numbered pages */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_ENTRYLO11      $3,0   </span><span class="comment">/* LS TLB entry for odd-numbered pages */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_CONTEXT2       $4,0   </span><span class="comment">/* Page table address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_PAGEMASK1      $5,0   </span><span class="comment">/* Variable page sizes in TLB entries */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_WIRED1         $6,0   </span><span class="comment">/* umber of fixed (“wired”) TLB entries */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_BADVADDR       $8,0   </span><span class="comment">/* Address of most recent exception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_COUNT          $9,0   </span><span class="comment">/* Processor cycle count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_ENTRYHI1       $10,0  </span><span class="comment">/* High-order portion of the TLB entry */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_COMPARE        $11,0  </span><span class="comment">/* Timer interrupt control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_STATUS         $12,0  </span><span class="comment">/* Processor status and control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_CAUSE          $13,0  </span><span class="comment">/* Cause of last general exception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_EPC            $14,0  </span><span class="comment">/* Program counter at last exception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_PRID           $15,0  </span><span class="comment">/* Processor identification and revision */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_CONFIG         $16,0  </span><span class="comment">/* Configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_CONFIG1        $16,1  </span><span class="comment">/* Configuration register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_CONFIG2        $16,2  </span><span class="comment">/* Configuration register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_CONFIG3        $16,2  </span><span class="comment">/* Configuration register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_LLADDR         $17,0  </span><span class="comment">/* Load linked address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_WATCHLO2       $18,0  </span><span class="comment">/* LS Watchpoint address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_WATCHHI2       $19,0  </span><span class="comment">/* MS Watchpoint address and mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_DEBUG3         $23,0  </span><span class="comment">/* Debug control and exception status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_DEPC3          $24,0  </span><span class="comment">/* Program counter at last debug exception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_ERRCTL         $26,0  </span><span class="comment">/* Controls access data CACHE instruction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_TAGLO          $28,0  </span><span class="comment">/* LS portion of cache tag interface */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_DATALO         $28,1  </span><span class="comment">/* LS portion of cache tag interface */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_TAGHI          $29,0  </span><span class="comment">/* MS portion of cache tag interface */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_DATAHI         $29,1  </span><span class="comment">/* MS portion of cache tag interface */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_ERROREPC2      $30,0  </span><span class="comment">/* Program counter at last error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MIPS32_CP0_DESAVE3        $31,0  </span><span class="comment">/* Debug handler scratchpad register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/* CP0 Registers ****************************************************************************/</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/* Register Number: 0 Sel: 0 Name: Index</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * Function: Index into the TLB array</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> * Compliance Level: Required for TLB-based MMUs; Optional otherwise.</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define CP0_INDEX_SHIFT             (0)       </span><span class="comment">/* Bits 0-(n-1): TLB Index */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_INDEX_MASK              (0x7fffffff)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_INDEX_P                 (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Probe failure */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* Register Number: 1 Sel: 0 Name: Random</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * Function: Randomly generated index into the TLB array</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * Compliance Level: Required for TLB-based MMUs; Optional otherwise.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> *   This is a 32-bit register containing a random TLB index.  The valid width is some fixed</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> *   number, &#39;n&#39;, but the upper bits are padded so that no fields need be defined for this</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> *   register.</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/* Register Number: 2 Sel: 0 Name: EntryLo0</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * Function: Low-order portion of the TLB entry for even-numbered virtual pages</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * Compliance Level: EntryLo0 is Required for a TLB-based MMU; Optional</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> *   otherwise.</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * Register Number: 3 Sel: 0 Name: EntryLo1</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * Function: Low-order portion of the TLB entry for odd-numbered virtual pages</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * Compliance Level: EntryLo1 is Required for a TLB-based MMU; Optional otherwise.</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define CP0_ENTRYLO_G               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Global bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_ENTRYLO_V               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Valild bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_ENTRYLO_D               (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Dirty bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_ENTRYLO_C_SHIFT         (3)       </span><span class="comment">/* Bits 3-5: Coherency attribute */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_ENTRYLO_C_MASK          (7 &lt;&lt; CP0_ENTRYLO_CSHIFT)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_ENTRYLO_UNCACHED      (2 &lt;&lt; CP0_ENTRYLO_CSHIFT)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_ENTRYLO_CACHEABLE     (3 &lt;&lt; CP0_ENTRYLO_CSHIFT)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_ENTRYLO_PFN_SHIFT       (6)       </span><span class="comment">/* Bits 6-29: Page frame number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_ENTRYLO_PFN_MASK        (0x00ffffff &lt;&lt; CP0_ENTRYLO_CSHIFT)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* Register Number: 4 Sel: 0 Name: Context</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> * Function: Pointer to page table entry in memory</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> * Compliance Level: Required for TLB-based MMUs; Optional otherwise.</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define CP0_CONTEXT_BADVPN2_SHIFT   (4)       </span><span class="comment">/* Bits 4-22: Virtual address that cause an excpetion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONTEXT_BADVPN2_MASK    (0x0007ffff &lt;&lt; CP0_CONTEXT_BADVPN2_SHIFT)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONTEXT_PTEBASE_SHIFT   (23)      </span><span class="comment">/* Bits 23-31: Page table base address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONTEXT_PTEBASE_MASK    (0x000001ff &lt;&lt; CP0_CONTEXT_PTEBASE_SHIFT)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/* Register Number: 5 Sel: 0 Name: PageMask</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> * Function: Control for variable page size in TLB entries.</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> * Compliance Level: Required for TLB-based MMUs; Optional otherwise.</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define CP0_PAGEMASK_SHIFT          (13)      </span><span class="comment">/* Bits 13-28: Page mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_PAGEMASK_MASK           (0xffff &lt;&lt; CP0_PAGEMASK_SHIFT)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_PAGEMASK_4KB          (0x0000 &lt;&lt; CP0_PAGEMASK_SHIFT)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_PAGEMASK_16KB         (0x0003 &lt;&lt; CP0_PAGEMASK_SHIFT)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_PAGEMASK_64KB         (0x000f &lt;&lt; CP0_PAGEMASK_SHIFT)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_PAGEMASK_256KB        (0x003f &lt;&lt; CP0_PAGEMASK_SHIFT)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_PAGEMASK_1MB          (0x00ff &lt;&lt; CP0_PAGEMASK_SHIFT)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_PAGEMASK_4MB          (0x03ff &lt;&lt; CP0_PAGEMASK_SHIFT)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_PAGEMASK_16MB         (0x0fff &lt;&lt; CP0_PAGEMASK_SHIFT)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_PAGEMASK_64MB         (0x3fff &lt;&lt; CP0_PAGEMASK_SHIFT)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_PAGEMASK_256MB        (0xffff &lt;&lt; CP0_PAGEMASK_SHIFT)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/* Register Number: 6 Sel: 0 Name: Wired</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> * Function: Controls the number of fixed (“wired”) TLB entries</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> * Compliance Level: Required for TLB-based MMUs; Optional otherwise.</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> *   This is a 32-bit register containing the TLB wired boundary.  The valid width is some</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> *   fixed number, &#39;n&#39;, but the upper bits are padded so that no fields need be defined for</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> *   this register.</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> * Register Number: 7 Sel: all (Reserved for future extensions)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> * Register Number: 8 Sel: 0 Name: BadVAddr</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> * Function: Reports the address for the most recent address-related exception</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> * Compliance Level: Required.</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"> *   This register contains a 32-bit address value; No fields need be defined for this</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"> *   register.</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> * Register Number: 9 Sel: 0 Name: Count</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> * Function: Processor cycle count</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> * Compliance Level: Required.</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> *   This register contains a 32-bit count value; No fields need be defined for this</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> *   register.</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> * Register Number: 9 Sel: 6-7 (Available for implementation dependent user)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* Register Number: 10 Sel: 0 Name: EntryHi</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> * Function: High-order portion of the TLB entry</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> * Compliance Level: Required for TLB-based MMU; Optional otherwise.</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define CP0_ENTRYHI_ASID_SHIFT      (0)       </span><span class="comment">/* Bits 0-7: Address space identifier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_ENTRYHI_ASID_MASK       (0xff &lt;&lt; CP0_ENTRYHI_ASID_SHIFT)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_ENTRYHI_VPN2_SHIFT      (13)      </span><span class="comment">/* Bits 13-31: Virtual address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_ENTRYHI_VPN2_MASK       (0x0007ffff &lt;&lt; CP0_ENTRYHI_VPN2_SHIFT)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/* Register Number: 11 Sel: 0 Name: Compare</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> * Function: Timer interrupt control</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> * Compliance Level: Required.</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> *   This register contains a 32-bit compare value; No fields need be defined for this</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"> *   register.</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"> * Register Number: 11 Sel: 6-7 (Available for implementation dependent user)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/* Register Number: 12 Sel: 0 Name: Status</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"> * Function: Processor status and control</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"> * Compliance Level: Required.</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define CP0_STATUS_IE               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_EXL              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Exception Level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_ERL              (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Error Level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_KSU_SHIFT        (3)       </span><span class="comment">/* Bits 3-4: Operating mode (with supervisor mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_KSU_MASK         (3 &lt;&lt; CP0_STATUS_KSU_SHIFT)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_STATUS_KSU_KERNEL     (0 &lt;&lt; CP0_STATUS_KSU_SHIFT)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_STATUS_KSU_SUPER      (1 &lt;&lt; CP0_STATUS_KSU_SHIFT)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_STATUS_KSU_USER       (2 &lt;&lt; CP0_STATUS_KSU_SHIFT)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_UM               (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Operating mode == USER (No supervisor mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_UX               (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: Enables 64-bit user address space (Not MIPS32) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_SX               (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: Enables 64-bit supervisor address space (Not MIPS32) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_KX               (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Enables 64-bit kernel address space (Not MIPS32) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_IM_SHIFT         (8)       </span><span class="comment">/* Bits 8-15: Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_IM_MASK          (0xff &lt;&lt; CP0_STATUS_IM_SHIFT)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_STATUS_IM_SWINTS      (0x03 &lt;&lt; CP0_STATUS_IM_SHIFT) </span><span class="comment">/* IM0-1 = Software interrupts */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_STATUS_IM0            (0x01 &lt;&lt; CP0_STATUS_IM_SHIFT)</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_STATUS_IM1            (0x02 &lt;&lt; CP0_STATUS_IM_SHIFT)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_STATUS_IM_HWINTS      (0x7c &lt;&lt; CP0_STATUS_IM_SHIFT) </span><span class="comment">/* IM2-6 = Hardware interrupts */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_STATUS_IM2            (0x04 &lt;&lt; CP0_STATUS_IM_SHIFT)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_STATUS_IM3            (0x08 &lt;&lt; CP0_STATUS_IM_SHIFT)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_STATUS_IM4            (0x10 &lt;&lt; CP0_STATUS_IM_SHIFT)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_STATUS_IM5            (0x20 &lt;&lt; CP0_STATUS_IM_SHIFT)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_STATUS_IM6            (0x40 &lt;&lt; CP0_STATUS_IM_SHIFT)</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_STATUS_IM_TIMER       (0x80 &lt;&lt; CP0_STATUS_IM_SHIFT) </span><span class="comment">/* IM7 = Hardware/Timer/Perf interrupts */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_STATUS_IM7            (0x80 &lt;&lt; CP0_STATUS_IM_SHIFT)</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_STATUS_IM_ALL         (0xff &lt;&lt; CP0_STATUS_IM_SHIFT)</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_IMPL_SHIFT       (16)      </span><span class="comment">/* Bits 16-17: Implementation dependent */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_IMPL_MASK        (3 &lt;&lt; CP0_STATUS_IMPL_SHIFT)</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_NMI              (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Reset exception due to an NMI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_SR               (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Reset exception due to a Soft Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_TS               (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: TLB detected match on multiple entries */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_BEV              (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: Location of exception vectors 1-&gt;Bootstrap */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_PX               (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: Enables 64-bit operations (Not MIPS32) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_MX               (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Enables MDMX™ (Not MIPS32) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_RE               (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Enable reverse-endian memory in user mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_FR               (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: Controls the floating point register mode (Not MIPS32) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_RP               (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: Enables reduced power mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_CU0              (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Controls access to coprocessor 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_CU1              (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: Controls access to coprocessor 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_CU2              (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Controls access to coprocessor 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_STATUS_CU3              (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Controls access to coprocessor 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/* Register Number: 13 Sel: 0 Name: Cause</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"> * Function: Cause of last general exception</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"> * Compliance Level: Required.</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define CP0_CAUSE_EXCCODE_SHIFT     (2)       </span><span class="comment">/* Bits 2-6: Exception code */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CAUSE_EXCCODE_MASK      (31 &lt;&lt; CP0_CAUSE_EXCCODE_SHIFT)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define CP0_CAUSE_EXCCODE_INT      (0 &lt;&lt; CP0_CAUSE_EXCCODE_SHIFT)  </span><span class="comment">/* Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define CP0_CAUSE_EXCCODE_TLBL     (2 &lt;&lt; CP0_CAUSE_EXCCODE_SHIFT)  </span><span class="comment">/* TLB exception (load or instruction fetch) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define CP0_CAUSE_EXCCODE_TLBS     (3 &lt;&lt; CP0_CAUSE_EXCCODE_SHIFT)  </span><span class="comment">/* TLB exception (store) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define CP0_CAUSE_EXCCODE_ADEL     (4 &lt;&lt; CP0_CAUSE_EXCCODE_SHIFT)  </span><span class="comment">/* Address error exception (load or instruction fetch) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define CP0_CAUSE_EXCCODE_ADES     (5 &lt;&lt; CP0_CAUSE_EXCCODE_SHIFT)  </span><span class="comment">/* Address error exception (store) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define CP0_CAUSE_EXCCODE_IBE      (6 &lt;&lt; CP0_CAUSE_EXCCODE_SHIFT)  </span><span class="comment">/* Bus error exception (instruction fetch) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define CP0_CAUSE_EXCCODE_DBE      (7 &lt;&lt; CP0_CAUSE_EXCCODE_SHIFT)  </span><span class="comment">/* Bus error exception (data reference: load or store) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define CP0_CAUSE_EXCCODE_SYS      (8 &lt;&lt; CP0_CAUSE_EXCCODE_SHIFT)  </span><span class="comment">/* Syscall exception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define CP0_CAUSE_EXCCODE_BP       (9 &lt;&lt; CP0_CAUSE_EXCCODE_SHIFT)  </span><span class="comment">/* Breakpoint exception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define CP0_CAUSE_EXCCODE_RI       (10 &lt;&lt; CP0_CAUSE_EXCCODE_SHIFT) </span><span class="comment">/* Reserved instruction exception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define CP0_CAUSE_EXCCODE_CPU      (11 &lt;&lt; CP0_CAUSE_EXCCODE_SHIFT) </span><span class="comment">/* Coprocessor Unusable exception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define CP0_CAUSE_EXCCODE_OV       (12 &lt;&lt; CP0_CAUSE_EXCCODE_SHIFT) </span><span class="comment">/* Arithmetic Overflow exception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define CP0_CAUSE_EXCCODE_TR       (13 &lt;&lt; CP0_CAUSE_EXCCODE_SHIFT) </span><span class="comment">/* Trap exception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define CP0_CAUSE_EXCCODE_FPE      (15 &lt;&lt; CP0_CAUSE_EXCCODE_SHIFT) </span><span class="comment">/* Floating point exception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define CP0_CAUSE_EXCCODE_C2E      (18 &lt;&lt; CP0_CAUSE_EXCCODE_SHIFT) </span><span class="comment">/* Precise Coprocessor 2 exceptions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define CP0_CAUSE_EXCCODE_MDMX     (22 &lt;&lt; CP0_CAUSE_EXCCODE_SHIFT) </span><span class="comment">/* MDMX Unusable (MIPS64) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define CP0_CAUSE_EXCCODE_WATCH    (23 &lt;&lt; CP0_CAUSE_EXCCODE_SHIFT) </span><span class="comment">/* WatchHi/WatchLo address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define CP0_CAUSE_EXCCODE_MCHECK   (24 &lt;&lt; CP0_CAUSE_EXCCODE_SHIFT) </span><span class="comment">/* Machine check */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define CP0_CAUSE_EXCCODE_CACHEERR (30 &lt;&lt; CP0_CAUSE_EXCCODE_SHIFT) </span><span class="comment">/* Cache error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CAUSE_IP0               (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: Controls request for software interrupt 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CAUSE_IP1               (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: Controls request for software interrupt 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CAUSE_IP_SHIFT          (10)      </span><span class="comment">/* Bits 10-15:  Pending external interrupts */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CAUSE_IP_MASK           (0x3f &lt;&lt; CP0_CAUSE_IP_SHIFT)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CAUSE_IP2             (0x10 &lt;&lt; CP0_CAUSE_IP_SHIFT) </span><span class="comment">/*  Hardware interrupt 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CAUSE_IP3             (0x11 &lt;&lt; CP0_CAUSE_IP_SHIFT) </span><span class="comment">/*  Hardware interrupt 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CAUSE_IP4             (0x12 &lt;&lt; CP0_CAUSE_IP_SHIFT) </span><span class="comment">/*  Hardware interrupt 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CAUSE_IP5             (0x13 &lt;&lt; CP0_CAUSE_IP_SHIFT) </span><span class="comment">/*  Hardware interrupt 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CAUSE_IP6             (0x14 &lt;&lt; CP0_CAUSE_IP_SHIFT) </span><span class="comment">/*  Hardware interrupt 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CAUSE_IP7             (0x15 &lt;&lt; CP0_CAUSE_IP_SHIFT) </span><span class="comment">/*  Hardware interrupt 5, timer or performance counter interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CAUSE_WP                (1 &lt;&lt; 22) </span><span class="comment">/* Watch exception was deferred */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CAUSE_IV                (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23:  Interrupt exception uses special interrupt vector */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CAUSE_CE_SHIFT          (28)      </span><span class="comment">/* Bits 28-29: Coprocessor unit number fo Coprocessor Unusable exception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CAUSE_CE_MASK           (3 &lt;&lt; CP0_CAUSE_CE_SHIFT)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CAUSE_BD                (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31:  Last exception occurred in a branch delay slot */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">/* Register Number: 14 Sel: 0 Name: EPC</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"> * Function: Program counter at last exception</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"> * Compliance Level: Required.</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"> *   This register contains a 32-bit address value; No fields need be defined for this</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"> *   register.</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">/* Register Number: 15 Sel: 0 Name: PRId</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"> * Function: Processor identification and revision</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"> * Compliance Level: Required.</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define CP0_PRID_REV_SHIFT          (0)       </span><span class="comment">/* Bits 0-7: Revision number of the processor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_PRID_REV_MASK           (0xff &lt;&lt; CP0_PRID_REV_SHIFT)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_PRID_PROCID_SHIFT       (8)       </span><span class="comment">/* Bits 8-15: Type of processor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_PRID_PROCID_MASK        (0xff &lt;&lt; CP0_PRID_PROCID_SHIFT)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_PRID_COMPANY_SHIFT      (16)      </span><span class="comment">/* Bits 16-23:  Company ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_PRID_COMPANY_MASK       (0xff &lt;&lt; CP0_PRID_COMPANY_SHIFT)</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_PRID_OPTIONS_SHIFT      (24)      </span><span class="comment">/* Bits 24-31: Company-dependent options */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_PRID_OPTIONS_MASK       (0xff &lt;&lt; CP0_PRID_OPTIONS_SHIFT)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/* Register Number: 16 Sel: 0 Name: Config</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"> * Function: Configuration register</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"> * Compliance Level: Required.</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define CP0_CONFIG_K0_SHIFT         (0)       </span><span class="comment">/* Bits 0-2: KSEG0 coherency algorithm */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG_K0_MASK          (7 &lt;&lt; CP0_CONFIG_K0_SHIFT)</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG_K0_UNCACHED    (2 &lt;&lt; CP0_CONFIG_K0_SHIFT)</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG_K0_CACHEABLE   (3 &lt;&lt; CP0_CONFIG_K0_SHIFT)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG_MT_SHIFT         (7)      </span><span class="comment">/* Bits 7-9: MMU Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG_MT_MASK          (7 &lt;&lt; CP0_CONFIG_MT_SHIFT)</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG_MT_NONE        (0 &lt;&lt; CP0_CONFIG_MT_SHIFT) </span><span class="comment">/* None */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG_MT_TLB         (1 &lt;&lt; CP0_CONFIG_MT_SHIFT) </span><span class="comment">/* Standard TLB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG_MT_BAT         (2 &lt;&lt; CP0_CONFIG_MT_SHIFT) </span><span class="comment">/* Standard BAT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG_MT_FIXED       (3 &lt;&lt; CP0_CONFIG_MT_SHIFT) </span><span class="comment">/* Standard fixed mapping */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG_AR_SHIFT         (10)     </span><span class="comment">/* Bits 10-12: Architecture revision level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG_AR_MASK          (7 &lt;&lt; CP0_CONFIG_AR_SHIFT)</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG_AR_REV1        (0 &lt;&lt; CP0_CONFIG_AR_SHIFT)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG_AR_REV2        (1 &lt;&lt; CP0_CONFIG_AR_SHIFT)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG_AT_SHIFT         (13)     </span><span class="comment">/* Bits 13-14: Architecture type implemented by the processor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG_AT_MASK          (3 &lt;&lt; CP0_CONFIG_AT_SHIFT)</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG_AT_MIPS32      (0 &lt;&lt; CP0_CONFIG_AT_SHIFT) </span><span class="comment">/* MIPS32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG_AT_MIPS64CMP   (0 &lt;&lt; CP0_CONFIG_AT_SHIFT) </span><span class="comment">/* MIPS64 with 32-bit compatibility segments */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG_AT_MIPS64      (1 &lt;&lt; CP0_CONFIG_AT_SHIFT) </span><span class="comment">/* MIPS64 with access to all address segments */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG_BE               (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Processor is running in big-endian mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG_IMPL_SHIFT       (16)      </span><span class="comment">/* Bits 16-30: Implementation dependent */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG_IMPL_MASK        (0x7fff &lt;&lt; CP0_CONFIG_IMPL_SHIFT)</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG_M                (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Config1 register is implemented at select=1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/* Register Number: 16 Sel: 1 Name: Config1</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"> * Function: Configuration register 1</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"> * Compliance Level: Required.</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define CP0_CONFIG1_FP              (1 &lt;&lt; 0 FPU implemented</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG1_EP              (1 &lt;&lt; 1 EJTAG implemented</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG1_CA              (1 &lt;&lt; 2 Code compression (MIPS16) implemented</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG1_WR              (1 &lt;&lt; 3 Watch registers implemented</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG1_PC              (1 &lt;&lt; 4 Performance Counter registers implemented</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG1_MD              (1 &lt;&lt; 5 MDMX ASE implemented (MIPS64)</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG1_C2              (1 &lt;&lt; 6 Coprocessor 2 implemented</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG1_DA_SHIFT        (7)       </span><span class="comment">/* Bits 7-9: Dcache associativity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG1_DA_MASK         (7 &lt;&lt; CP0_CONFIG1_DA_SHIFT)</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_DA_DIRECT     (0 &lt;&lt; CP0_CONFIG1_DA_SHIFT) </span><span class="comment">/* Direct mapped */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_DA_2WAY       (1 &lt;&lt; CP0_CONFIG1_DA_SHIFT) </span><span class="comment">/* 2-way */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_DA_3WAY       (2 &lt;&lt; CP0_CONFIG1_DA_SHIFT) </span><span class="comment">/* 3-way */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_DA_4WAY       (3 &lt;&lt; CP0_CONFIG1_DA_SHIFT) </span><span class="comment">/* 4-way */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_DA_5WAY       (4 &lt;&lt; CP0_CONFIG1_DA_SHIFT) </span><span class="comment">/* 5-way */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_DA_6WAY       (5 &lt;&lt; CP0_CONFIG1_DA_SHIFT) </span><span class="comment">/* 6-way */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_DA_7WAY       (6 &lt;&lt; CP0_CONFIG1_DA_SHIFT) </span><span class="comment">/* 7-way */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_DA_8WAY       (7 &lt;&lt; CP0_CONFIG1_DA_SHIFT) </span><span class="comment">/* 8-way */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG1_DL_SHIFT        (10)      </span><span class="comment">/* Bits 10-12:  Dcache line size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG1_DL_MASK         (7 &lt;&lt; CP0_CONFIG1_DL_SHIFT)</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_DL_NONE       (0 &lt;&lt; CP0_CONFIG1_DL_SHIFT) </span><span class="comment">/* No Dcache present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_DL_4BYTES     (1 &lt;&lt; CP0_CONFIG1_DL_SHIFT) </span><span class="comment">/* 4 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_DL_8BYTES     (2 &lt;&lt; CP0_CONFIG1_DL_SHIFT) </span><span class="comment">/* 8 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_DL_16BYTES    (3 &lt;&lt; CP0_CONFIG1_DL_SHIFT) </span><span class="comment">/* 16 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_DL_32BYTES    (4 &lt;&lt; CP0_CONFIG1_DL_SHIFT) </span><span class="comment">/* 32 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_DL_64BYTES    (5 &lt;&lt; CP0_CONFIG1_DL_SHIFT) </span><span class="comment">/* 64 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_DL_128BYTES   (6 &lt;&lt; CP0_CONFIG1_DL_SHIFT) </span><span class="comment">/* 128 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG1_DS_SHIFT        (13)      </span><span class="comment">/* Bits 13-15: Dcache sets per way */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG1_DS_MASK         (7 &lt;&lt; CP0_CONFIG1_DS_SHIFT)</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_DS_64SETS     (0 &lt;&lt; CP0_CONFIG1_DS_SHIFT)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_DS_128SETS    (1 &lt;&lt; CP0_CONFIG1_DS_SHIFT)</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_DS_256SETS    (2 &lt;&lt; CP0_CONFIG1_DS_SHIFT)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_DS_512SETS    (3 &lt;&lt; CP0_CONFIG1_DS_SHIFT)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_DS_1024SETS   (4 &lt;&lt; CP0_CONFIG1_DS_SHIFT)</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_DS_2048SETS   (5 &lt;&lt; CP0_CONFIG1_DS_SHIFT)</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_DS_4096SETS   (6 &lt;&lt; CP0_CONFIG1_DS_SHIFT)</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG1_IA_SHIFT        (16)      </span><span class="comment">/* Bits 16-18: Icache associativity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG1_IA_MASK         (7 &lt;&lt; CP0_CONFIG1_IA_SHIFT)</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_IA_DIRECT     (0 &lt;&lt; CP0_CONFIG1_IA_SHIFT) </span><span class="comment">/* Direct mapped */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_IA_2WAY       (1 &lt;&lt; CP0_CONFIG1_IA_SHIFT) </span><span class="comment">/* 2-way */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_IA_3WAY       (2 &lt;&lt; CP0_CONFIG1_IA_SHIFT) </span><span class="comment">/* 3-way */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_IA_4WAY       (3 &lt;&lt; CP0_CONFIG1_IA_SHIFT) </span><span class="comment">/* 4-way */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_IA_5WAY       (4 &lt;&lt; CP0_CONFIG1_IA_SHIFT) </span><span class="comment">/* 5-way */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_IA_6WAY       (5 &lt;&lt; CP0_CONFIG1_IA_SHIFT) </span><span class="comment">/* 6-way */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_IA_7WAY       (6 &lt;&lt; CP0_CONFIG1_IA_SHIFT) </span><span class="comment">/* 7-way */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_IA_8WAY       (7 &lt;&lt; CP0_CONFIG1_IA_SHIFT) </span><span class="comment">/* 8-way */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG1_IL_SHIFT        (19)      </span><span class="comment">/* Bits 19-21: Icache line size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG1_IL_MASK         (7 &lt;&lt; CP0_CONFIG1_IL_SHIFT)</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_IL_NONE       (0 &lt;&lt; CP0_CONFIG1_IL_SHIFT) </span><span class="comment">/* No Dcache present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_IL_4BYTES     (1 &lt;&lt; CP0_CONFIG1_IL_SHIFT) </span><span class="comment">/* 4 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_IL_8BYTES     (2 &lt;&lt; CP0_CONFIG1_IL_SHIFT) </span><span class="comment">/* 8 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_IL_16BYTES    (3 &lt;&lt; CP0_CONFIG1_IL_SHIFT) </span><span class="comment">/* 16 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_IL_32BYTES    (4 &lt;&lt; CP0_CONFIG1_IL_SHIFT) </span><span class="comment">/* 32 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_IL_64BYTES    (5 &lt;&lt; CP0_CONFIG1_IL_SHIFT) </span><span class="comment">/* 64 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_IL_128BYTES   (6 &lt;&lt; CP0_CONFIG1_IL_SHIFT) </span><span class="comment">/* 128 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG1_IS_SHIFT        (22)      </span><span class="comment">/* Bits 22-24: Icache sets per way */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG1_IS_MASK         (7 &lt;&lt; CP0_CONFIG1_IS_SHIFT)</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_IS_64SETS     (0 &lt;&lt; CP0_CONFIG1_IS_SHIFT)</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_IS_128SETS    (1 &lt;&lt; CP0_CONFIG1_IS_SHIFT)</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_IS_256SETS    (2 &lt;&lt; CP0_CONFIG1_IS_SHIFT)</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_IS_512SETS    (3 &lt;&lt; CP0_CONFIG1_IS_SHIFT)</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_IS_1024SETS   (4 &lt;&lt; CP0_CONFIG1_IS_SHIFT)</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_IS_2048SETS   (5 &lt;&lt; CP0_CONFIG1_IS_SHIFT)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CP0_CONFIG1_IS_4096SETS   (6 &lt;&lt; CP0_CONFIG1_IS_SHIFT)</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG1_MMUSIZE_SHIFT   (25)      </span><span class="comment">/* Bits 25-30: Number of entries in the TLB minus one */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG1_MMUSIZE_MASK    (0x3f &lt;&lt; CP0_CONFIG1_MMUSIZE_SHIFT)</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG1_M               (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Config2 register is present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">/* Register Number: 16 Sel: 2 Name: Config2</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment"> * Function: Configuration register 2</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment"> * Compliance Level: Optional.</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define CP0_CONFIG2_TBS_SHIFT       (0)       </span><span class="comment">/* Bits 0-30: Configuration of the level 2 and level 3 caches */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG2_TBS_MASK        (0x7fffffff &lt;&lt; CP0_CONFIG2_TBS_SHIFT)</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG2_M               (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Config3 register is present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">/* Register Number: 16 Sel: 3 Name: Config3</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment"> * Function: Configuration register 3</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"> * Compliance Level: Optional.</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define CP0_CONFIG3_TL              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Trace Logic implemented */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG3_SM              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: SmartMIPS™ ASE implemented */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_CONFIG3_M               (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Config4 register is present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/* Register Number: 16 Sel: 6-7 (Available for implementation dependent use) */</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/* Register Number: 17 Sel: 0 Name: LLAddr</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment"> * Function: Load linked address</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"> * Compliance Level: Optional.</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"> *   This register contains a 32-bit address value; No fields need be defined for this</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"> *   register.</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/* Register Number: 18 Sel: 0-n Name: WatchLo</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"> * Function: Watchpoint address</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"> * Compliance Level: Optional.</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define CP0_WATCHLO_W               (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Exceptions are enabled for stores */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_WATCHLO_R               (1 &lt;&lt; 1) </span><span class="comment">/* Bit 0: Exceptions are enabled for loads */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_WATCHLO_I               (1 &lt;&lt; 2) </span><span class="comment">/* Bit 0: Exceptions are enabled for instructions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_WATCHLO_VADDR_SHIFT     (3)      </span><span class="comment">/* Bits 3-31: Virtual address to match */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_WATCHLO_VADDR_MASK      (0x1fffffff &lt;&lt; CP0_WATCHLO_VADDR_SHIFT)</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">/* Register Number: 19 Sel: 0-n Name: WatchHi</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment"> * Function: Watchpoint control</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"> * Compliance Level: Optional.</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define CP0_WATCHHI_MASK_SHIFT      (3)        </span><span class="comment">/* Bits 3-11:  Mask that qualifies the WatchLo address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_WATCHHI_MASK_MASK       (0x1ff &lt;&lt; CP0_WATCHHI_MASK_SHIFT)</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_WATCHHI_ASID_SHIFT      (16)       </span><span class="comment">/* Bits 16-23:  ASID value which to match that in the EntryHi register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_WATCHHI_ASID_MASK       (0xff &lt;&lt; CP0_WATCHHI_ASID_SHIFT)</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_WATCHHI_G               (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Any address matcing the WatchLo addr will cause an exception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_WATCHHI_M               (1 &lt;&lt; 31) </span><span class="comment">/* Bit 30: Another pair of WatchHi/WatchLo registers at select n+1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">/* Register Number: 20 Sel: 0 Name: XContext</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"> * Function: in 64-bit implementations</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment"> * Register Number: 21 Sel: all (Reserved for future extensions)</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment"> * Register Number: 22 Sel: all Available for implementation dependent use)</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"> * Register Number: 23 Sel: 0 Name: Debug</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment"> * Function: EJTAG Debug register</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment"> * Compliance Level: Optional, part of the EJTAG specification.</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"> * Register Number: 24 Sel: 0 Name: DEPC</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment"> * Function: Program counter at last EJTAG debug exception</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment"> * Compliance Level: Optional, part of the EJTAG specification.</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment"> *   This register contains a 32-bit address value; No fields need be defined for this</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment"> *   register.</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">/* Register Number: 25 Sel: 0-n Name: PerfCnt</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"> * Function: Performance counter interface</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"> * Compliance Level: Recommended.</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define CP0_PERFCNT_EXL             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Enables event counting when STATUS EXL=1 ERL=0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_PERFCNT_K               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Enables event counting in Kernel Mode (EXL=0 ERL=0) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_PERFCNT_S               (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Enables event counting in Supervisor Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_PERFCNT_U               (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Enables event counting in User Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_PERFCNT_IE              (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_PERFCNT_EVENT_SHIFT     (5)       </span><span class="comment">/* Bits 5-10:  Event to be counted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_PERFCNT_EVENT_MASK      (0xffff &lt;&lt; CP0_PERFCNT_EVENT_SHIFT)</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CP0_PERFCNT_M               (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Another pair of performance registers at n+2 and n+3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">/* Register Number: 26 Sel: 0 Name: ErrCtl</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"> * Function: Parity/ECC error control and status</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"> * Compliance Level: Optional.</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment"> *   The bit definitions within the ErrCtl register are implementation dependent.</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment"> * Register Number: 27 Sel: 0-3 Name: CacheErr</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment"> * Function: Cache parity error control and status</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"> * Compliance Level: Optional.</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment"> *   The bit definitions within the CacheErr register are implementation dependent.</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment"> * Register Number: 28 Sel: 0 Name: TagLo</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment"> * Function: Low-order portion of cache tag interface</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment"> * Compliance Level: Required if a cache is implemented; Optional otherwise.</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"> *   The bit definitions within the TagLo register are implementation dependent.</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment"> * Register Number: 28 Sel: 1, 3 Name: DataLo</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment"> * Function: The DataLo and DataHi registers are read-only registers that</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment"> *   act as the interface to the cache data array and are intended for</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment"> *   diagnostic operation only.</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"> * Compliance Level: Optional.</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment"> *   The bit definitions within the DataLo register are implementation dependent.</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"> * Register Number: 29 Sel: 0 Name: TagHi</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"> * Function: High-order portion of cache tag interface</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment"> * Compliance Level: Required if a cache is implemented; Optional otherwise.</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment"> *   The bit definitions within the TagHi register are implementation dependent.</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment"> * Register Number: 29 Sel: 1, 3 Name: DataHi</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment"> * Function: The DataLo and DataHi registers are read-only registers that</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment"> *   act as the interface to the cache data array and are intended for</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment"> *   diagnostic operation only.</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"> * Compliance Level: Optional.</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"> *   The bit definitions within the DataHi register are implementation dependent.</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment"> * Register Number: 30 Sel: 0 Name: ErrorEPC</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment"> * Function: Program counter at last error</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"> * Compliance Level: Required.</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"> *   This register contains a 32-bit address value; No fields need be defined for this</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment"> *   register.</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment"> * Register Number: 31 Sel: 0 Name: DESAVE</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment"> * Function: EJTAG debug exception save register</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"> * Compliance Level: Optional, part of the EJTAG specification.</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment"> *   This register contains a 32-bit address value; No fields need be defined for this</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment"> *   register.</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"> * Public Types</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment"> * Inline Functions</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"> * Public Function Prototypes</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EXTERN extern &quot;C&quot;</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;{</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EXTERN extern</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#undef EXTERN</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor"></span>}</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* __ARCH_MIPS_INCLUDE_MIPS32_CP0_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
