// Seed: 3301437113
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  tri [-1  *  -1 : ""] id_3, id_4, id_5, id_6, id_7, id_8;
  assign module_1._id_5 = 0;
  assign id_7 = -1'b0;
endmodule
module module_1 #(
    parameter id_2 = 32'd35,
    parameter id_5 = 32'd60
) (
    output supply1 id_0,
    input tri0 id_1
    , id_10,
    input uwire _id_2,
    output wand id_3,
    input wor id_4,
    input wor _id_5,
    input tri0 id_6,
    input uwire id_7,
    output tri1 id_8
);
  assign id_0 = 1;
  wor id_11;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  wire [id_5  &&  -1  &&  1 'b0 : id_2] id_12;
  assign id_11 = -1;
  assign id_3  = id_10;
endmodule
