// Seed: 2309669257
module module_0 (
    input  tri   id_0,
    output logic id_1,
    input  tri0  id_2,
    output logic id_3
);
  always_comb @(-1 < 1) begin : LABEL_0
    id_3 <= -1'b0;
    id_1 = id_0;
    if (1) id_3 <= 1;
    else id_1 = "";
  end
  assign module_1.id_6 = 0;
  assign id_3 = 1'b0;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply0 id_4,
    output supply0 id_5,
    output wor id_6,
    input tri id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_1
  );
  always @(posedge id_7 or posedge 1'b0) id_1 = id_2;
endmodule
