--- a/gputils/header/Makefile.am
+++ b/gputils/header/Makefile.am
@@ -520,6 +520,7 @@
 	p18f25k40.inc \
 	p18f25k50.inc \
 	p18f25k80.inc \
+	p18f25k83.inc \
 	p18f26j11.inc \
 	p18f26j13.inc \
 	p18f26j50.inc \
@@ -528,6 +529,7 @@
 	p18f26k22.inc \
 	p18f26k40.inc \
 	p18f26k80.inc \
+	p18f26k83.inc \
 	p18f27j13.inc \
 	p18f27j53.inc \
 	p18f27k40.inc \
--- a/gputils/header/Makefile.in
+++ b/gputils/header/Makefile.in
@@ -785,6 +785,7 @@
 	p18f25k40.inc \
 	p18f25k50.inc \
 	p18f25k80.inc \
+	p18f25k83.inc \
 	p18f26j11.inc \
 	p18f26j13.inc \
 	p18f26j50.inc \
@@ -793,6 +794,7 @@
 	p18f26k22.inc \
 	p18f26k40.inc \
 	p18f26k80.inc \
+	p18f26k83.inc \
 	p18f27j13.inc \
 	p18f27j53.inc \
 	p18f27k40.inc \
--- a/gputils/lkr/Makefile.am
+++ b/gputils/lkr/Makefile.am
@@ -515,6 +515,7 @@
 	18f25k40_g.lkr \
 	18f25k50_g.lkr \
 	18f25k80_g.lkr \
+	18f25k83_g.lkr \
 	18f26j11_g.lkr \
 	18f26j13_g.lkr \
 	18f26j50_g.lkr \
@@ -523,6 +524,7 @@
 	18f26k22_g.lkr \
 	18f26k40_g.lkr \
 	18f26k80_g.lkr \
+	18f26k83_g.lkr \
 	18f27j13_g.lkr \
 	18f27j53_g.lkr \
 	18f27k40_g.lkr \
--- a/gputils/lkr/Makefile.in
+++ b/gputils/lkr/Makefile.in
@@ -780,6 +780,7 @@
 	18f25k40_g.lkr \
 	18f25k50_g.lkr \
 	18f25k80_g.lkr \
+	18f25k83_g.lkr \
 	18f26j11_g.lkr \
 	18f26j13_g.lkr \
 	18f26j50_g.lkr \
@@ -788,6 +789,7 @@
 	18f26k22_g.lkr \
 	18f26k40_g.lkr \
 	18f26k80_g.lkr \
+	18f26k83_g.lkr \
 	18f27j13_g.lkr \
 	18f27j53_g.lkr \
 	18f27k40_g.lkr \
--- a/gputils/header/p18cxxx.inc
+++ b/gputils/header/p18cxxx.inc
@@ -115,6 +115,9 @@
 ifdef __18F25K80
   include <p18f25k80.inc>
 endif
+ifdef __18F25K83
+  include <p18f26k83.inc>
+endif
 ifdef __18F26J11
   include <p18f26j11.inc>
 endif
@@ -139,6 +142,9 @@
 ifdef __18F26K80
   include <p18f26k80.inc>
 endif
+ifdef __18F26K83
+  include <p18f26k83.inc>
+endif
 ifdef __18F27J13
   include <p18f27j13.inc>
 endif
--- a/gputils/header/p18f25k83.inc
+++ b/gputils/header/p18f25k83.inc
@@ -0,0 +1,12751 @@
+        LIST
+
+;==========================================================================
+; Build date : Nov 22 2017
+;  MPASM PIC18F25K83 processor include
+; 
+;  (c) Copyright 1999-2017 Microchip Technology, All rights reserved
+;==========================================================================
+
+        NOLIST
+
+;==========================================================================
+;  This header file defines configurations, registers, and other useful
+;  bits of information for the PIC18F25K83 microcontroller.  These names
+;  are taken to match the data sheets as closely as possible.
+;
+;  Note that the processor must be selected before this file is included.
+;  The processor may be selected the following ways:
+;
+;       1. Command line switch:
+;               C:\MPASM MYFILE.ASM /PIC18F25K83
+;       2. LIST directive in the source file
+;               LIST   P=PIC18F25K83
+;       3. Processor Type entry in the MPASM full-screen interface
+;       4. Setting the processor in the MPLAB Project Dialog
+;==========================================================================
+
+;==========================================================================
+;
+;       Verify Processor
+;
+;==========================================================================
+        IFNDEF __18F25K83
+           MESSG "Processor-header file mismatch.  Verify selected processor."
+        ENDIF
+
+;==========================================================================
+;       18xxxx Family        EQUates
+;==========================================================================
+FSR0             EQU  0
+FSR1             EQU  1
+FSR2             EQU  2
+
+FAST             EQU  1
+
+W                EQU  0
+A                EQU  0
+ACCESS           EQU  0
+BANKED           EQU  1
+;==========================================================================
+
+;==========================================================================
+;       16Cxxx/17Cxxx Substitutions
+;==========================================================================
+  #define DDRA  TRISA      ; PIC17Cxxx SFR substitution
+  #define DDRB  TRISB      ; PIC17Cxxx SFR substitution
+  #define DDRC  TRISC      ; PIC17Cxxx SFR substitution
+  #define DDRD  TRISD      ; PIC17Cxxx SFR substitution
+  #define DDRE  TRISE      ; PIC17Cxxx SFR substitution
+
+;==========================================================================
+;
+;       Register Definitions
+;
+;==========================================================================
+
+;----- Register Files -----------------------------------------------------
+CIOCON           EQU  H'3700'
+RXERRCNT         EQU  H'3701'
+TXERRCNT         EQU  H'3702'
+BRGCON1          EQU  H'3703'
+BRGCON2          EQU  H'3704'
+BRGCON3          EQU  H'3705'
+RXFCON0          EQU  H'3706'
+RXFCON1          EQU  H'3707'
+RXF6SIDH         EQU  H'3708'
+RXF6SIDL         EQU  H'3709'
+RXF6EIDH         EQU  H'370A'
+RXF6EIDL         EQU  H'370B'
+RXF7SIDH         EQU  H'370C'
+RXF7SIDL         EQU  H'370D'
+RXF7EIDH         EQU  H'370E'
+RXF7EIDL         EQU  H'370F'
+RXF8SIDH         EQU  H'3710'
+RXF8SIDL         EQU  H'3711'
+RXF8EIDH         EQU  H'3712'
+RXF8EIDL         EQU  H'3713'
+RXF9SIDH         EQU  H'3714'
+RXF9SIDL         EQU  H'3715'
+RXF9EIDH         EQU  H'3716'
+RXF9EIDL         EQU  H'3717'
+RXF10SIDH        EQU  H'3718'
+RXF10SIDL        EQU  H'3719'
+RXF10EIDH        EQU  H'371A'
+RXF10EIDL        EQU  H'371B'
+RXF11SIDH        EQU  H'371C'
+RXF11SIDL        EQU  H'371D'
+RXF11EIDH        EQU  H'371E'
+RXF11EIDL        EQU  H'371F'
+RXF12SIDH        EQU  H'3720'
+RXF12SIDL        EQU  H'3721'
+RXF12EIDH        EQU  H'3722'
+RXF12EIDL        EQU  H'3723'
+RXF13SIDH        EQU  H'3724'
+RXF13SIDL        EQU  H'3725'
+RXF13EIDH        EQU  H'3726'
+RXF13EIDL        EQU  H'3727'
+RXF14SIDH        EQU  H'3728'
+RXF14SIDL        EQU  H'3729'
+RXF14EIDH        EQU  H'372A'
+RXF14EIDL        EQU  H'372B'
+RXF15SIDH        EQU  H'372C'
+RXF15SIDL        EQU  H'372D'
+RXF15EIDH        EQU  H'372E'
+RXF15EIDL        EQU  H'372F'
+SDFLC            EQU  H'3730'
+RXFBCON0         EQU  H'3731'
+RXFBCON1         EQU  H'3732'
+RXFBCON2         EQU  H'3733'
+RXFBCON3         EQU  H'3734'
+RXFBCON4         EQU  H'3735'
+RXFBCON5         EQU  H'3736'
+RXFBCON6         EQU  H'3737'
+RXFBCON7         EQU  H'3738'
+MSEL0            EQU  H'3739'
+MSEL1            EQU  H'373A'
+MSEL2            EQU  H'373B'
+MSEL3            EQU  H'373C'
+BSEL0            EQU  H'373D'
+BIE0             EQU  H'373E'
+TXBIE            EQU  H'373F'
+B0CON            EQU  H'3740'
+B0SIDH           EQU  H'3741'
+B0SIDL           EQU  H'3742'
+B0EIDH           EQU  H'3743'
+B0EIDL           EQU  H'3744'
+B0DLC            EQU  H'3745'
+B0D0             EQU  H'3746'
+B0D1             EQU  H'3747'
+B0D2             EQU  H'3748'
+B0D3             EQU  H'3749'
+B0D4             EQU  H'374A'
+B0D5             EQU  H'374B'
+B0D6             EQU  H'374C'
+B0D7             EQU  H'374D'
+CANSTAT_RO9      EQU  H'374E'
+CANCON_RO9       EQU  H'374F'
+B1CON            EQU  H'3750'
+B1SIDH           EQU  H'3751'
+B1SIDL           EQU  H'3752'
+B1EIDH           EQU  H'3753'
+B1EIDL           EQU  H'3754'
+B1DLC            EQU  H'3755'
+B1D0             EQU  H'3756'
+B1D1             EQU  H'3757'
+B1D2             EQU  H'3758'
+B1D3             EQU  H'3759'
+B1D4             EQU  H'375A'
+B1D5             EQU  H'375B'
+B1D6             EQU  H'375C'
+B1D7             EQU  H'375D'
+CANSTAT_RO8      EQU  H'375E'
+CANCON_RO8       EQU  H'375F'
+B2CON            EQU  H'3760'
+B2SIDH           EQU  H'3761'
+B2SIDL           EQU  H'3762'
+B2EIDH           EQU  H'3763'
+B2EIDL           EQU  H'3764'
+B2DLC            EQU  H'3765'
+B2D0             EQU  H'3766'
+B2D1             EQU  H'3767'
+B2D2             EQU  H'3768'
+B2D3             EQU  H'3769'
+B2D4             EQU  H'376A'
+B2D5             EQU  H'376B'
+B2D6             EQU  H'376C'
+B2D7             EQU  H'376D'
+CANSTAT_RO7      EQU  H'376E'
+CANCON_RO7       EQU  H'376F'
+B3CON            EQU  H'3770'
+B3SIDH           EQU  H'3771'
+B3SIDL           EQU  H'3772'
+B3EIDH           EQU  H'3773'
+B3EIDL           EQU  H'3774'
+B3DLC            EQU  H'3775'
+B3D0             EQU  H'3776'
+B3D1             EQU  H'3777'
+B3D2             EQU  H'3778'
+B3D3             EQU  H'3779'
+B3D4             EQU  H'377A'
+B3D5             EQU  H'377B'
+B3D6             EQU  H'377C'
+B3D7             EQU  H'377D'
+CANSTAT_RO6      EQU  H'377E'
+CANCON_RO6       EQU  H'377F'
+B4CON            EQU  H'3780'
+B4SIDH           EQU  H'3781'
+B4SIDL           EQU  H'3782'
+B4EIDH           EQU  H'3783'
+B4EIDL           EQU  H'3784'
+B4DLC            EQU  H'3785'
+B4D0             EQU  H'3786'
+B4D1             EQU  H'3787'
+B4D2             EQU  H'3788'
+B4D3             EQU  H'3789'
+B4D4             EQU  H'378A'
+B4D5             EQU  H'378B'
+B4D6             EQU  H'378C'
+B4D7             EQU  H'378D'
+CANSTAT_RO5      EQU  H'378E'
+CANCON_RO5       EQU  H'378F'
+B5CON            EQU  H'3790'
+B5SIDH           EQU  H'3791'
+B5SIDL           EQU  H'3792'
+B5EIDH           EQU  H'3793'
+B5EIDL           EQU  H'3794'
+B5DLC            EQU  H'3795'
+B5D0             EQU  H'3796'
+B5D1             EQU  H'3797'
+B5D2             EQU  H'3798'
+B5D3             EQU  H'3799'
+B5D4             EQU  H'379A'
+B5D5             EQU  H'379B'
+B5D6             EQU  H'379C'
+B5D7             EQU  H'379D'
+CANSTAT_RO4      EQU  H'379E'
+CANCON_RO4       EQU  H'379F'
+RXF0SIDH         EQU  H'37A0'
+RXF0SIDL         EQU  H'37A1'
+RXF0EIDH         EQU  H'37A2'
+RXF0EIDL         EQU  H'37A3'
+RXF1SIDH         EQU  H'37A4'
+RXF1SIDL         EQU  H'37A5'
+RXF1EIDH         EQU  H'37A6'
+RXF1EIDL         EQU  H'37A7'
+RXF2SIDH         EQU  H'37A8'
+RXF2SIDL         EQU  H'37A9'
+RXF2EIDH         EQU  H'37AA'
+RXF2EIDL         EQU  H'37AB'
+RXF3SIDH         EQU  H'37AC'
+RXF3SIDL         EQU  H'37AD'
+RXF3EIDH         EQU  H'37AE'
+RXF3EIDL         EQU  H'37AF'
+RXF4SIDH         EQU  H'37B0'
+RXF4SIDL         EQU  H'37B1'
+RXF4EIDH         EQU  H'37B2'
+RXF4EIDL         EQU  H'37B3'
+RXF5SIDH         EQU  H'37B4'
+RXF5SIDL         EQU  H'37B5'
+RXF5EIDH         EQU  H'37B6'
+RXF5EIDL         EQU  H'37B7'
+RXM0SIDH         EQU  H'37B8'
+RXM0SIDL         EQU  H'37B9'
+RXM0EIDH         EQU  H'37BA'
+RXM0EIDL         EQU  H'37BB'
+RXM1SIDH         EQU  H'37BC'
+RXM1SIDL         EQU  H'37BD'
+RXM1EIDH         EQU  H'37BE'
+RXM1EIDL         EQU  H'37BF'
+TXB2CON          EQU  H'37C0'
+TXB2SIDH         EQU  H'37C1'
+TXB2SIDL         EQU  H'37C2'
+TXB2EIDH         EQU  H'37C3'
+TXB2EIDL         EQU  H'37C4'
+TXB2DLC          EQU  H'37C5'
+TXB2D0           EQU  H'37C6'
+TXB2D1           EQU  H'37C7'
+TXB2D2           EQU  H'37C8'
+TXB2D3           EQU  H'37C9'
+TXB2D4           EQU  H'37CA'
+TXB2D5           EQU  H'37CB'
+TXB2D6           EQU  H'37CC'
+TXB2D7           EQU  H'37CD'
+CANSTAT_R03      EQU  H'37CE'
+CANCON_R03       EQU  H'37CF'
+TXB1CON          EQU  H'37D0'
+TXB1SIDH         EQU  H'37D1'
+TXB1SIDL         EQU  H'37D2'
+TXB1EIDH         EQU  H'37D3'
+TXB1EIDL         EQU  H'37D4'
+TXB1DLC          EQU  H'37D5'
+TXB1D0           EQU  H'37D6'
+TXB1D1           EQU  H'37D7'
+TXB1D2           EQU  H'37D8'
+TXB1D3           EQU  H'37D9'
+TXB1D4           EQU  H'37DA'
+TXB1D5           EQU  H'37DB'
+TXB1D6           EQU  H'37DC'
+TXB1D7           EQU  H'37DD'
+CANSTAT_RO2      EQU  H'37DE'
+CANCON_RO2       EQU  H'37DF'
+TXB0CON          EQU  H'37E0'
+TXB0SIDH         EQU  H'37E1'
+TXB0SIDL         EQU  H'37E2'
+TXB0EIDH         EQU  H'37E3'
+TXB0EIDL         EQU  H'37E4'
+TXB0DLC          EQU  H'37E5'
+TXB0D0           EQU  H'37E6'
+TXB0D1           EQU  H'37E7'
+TXB0D2           EQU  H'37E8'
+TXB0D3           EQU  H'37E9'
+TXB0D4           EQU  H'37EA'
+TXB0D5           EQU  H'37EB'
+TXB0D6           EQU  H'37EC'
+TXB0D7           EQU  H'37ED'
+CANSTAT_RO1      EQU  H'37EE'
+CANCON_RO1       EQU  H'37EF'
+RXB1CON          EQU  H'37F0'
+RXB1SIDH         EQU  H'37F1'
+RXB1SIDL         EQU  H'37F2'
+RXB1EIDH         EQU  H'37F3'
+RXB1EIDL         EQU  H'37F4'
+RXB1DLC          EQU  H'37F5'
+RXB1D0           EQU  H'37F6'
+RXB1D1           EQU  H'37F7'
+RXB1D2           EQU  H'37F8'
+RXB1D3           EQU  H'37F9'
+RXB1D4           EQU  H'37FA'
+RXB1D5           EQU  H'37FB'
+RXB1D6           EQU  H'37FC'
+RXB1D7           EQU  H'37FD'
+CANSTAT_RO0      EQU  H'37FE'
+CANCON_RO0       EQU  H'37FF'
+STATUS_CSHAD     EQU  H'3880'
+WREG_CSHAD       EQU  H'3881'
+BSR_CSHAD        EQU  H'3882'
+SHADCON          EQU  H'3883'
+STATUS_SHAD      EQU  H'3884'
+WREG_SHAD        EQU  H'3885'
+BSR_SHAD         EQU  H'3886'
+PCLATH_SHAD      EQU  H'3887'
+PCLATU_SHAD      EQU  H'3888'
+FSR0L_SHAD       EQU  H'3889'
+FSR0SH           EQU  H'3889'
+FSR0H_SHAD       EQU  H'388A'
+FSR1L_SHAD       EQU  H'388B'
+FSR1SH           EQU  H'388B'
+FSR1H_SHAD       EQU  H'388C'
+FSR2L_SHAD       EQU  H'388D'
+FSR2SH           EQU  H'388D'
+FSR2H_SHAD       EQU  H'388E'
+PRODL_SHAD       EQU  H'388F'
+PRODSH           EQU  H'388F'
+PRODH_SHAD       EQU  H'3890'
+IVTADL           EQU  H'389D'
+IVTADH           EQU  H'389E'
+IVTADU           EQU  H'389F'
+WDTCON0          EQU  H'395B'
+WDTCON1          EQU  H'395C'
+WDTPSL           EQU  H'395D'
+WDTPSH           EQU  H'395E'
+WDTTMR           EQU  H'395F'
+CRCDATA          EQU  H'3960'
+CRCDATL          EQU  H'3960'
+CRCDATH          EQU  H'3961'
+CRCACC           EQU  H'3962'
+CRCACCL          EQU  H'3962'
+CRCACCH          EQU  H'3963'
+CRCSHFT          EQU  H'3964'
+CRCSHIFTL        EQU  H'3964'
+CRCSHIFTH        EQU  H'3965'
+CRCXOR           EQU  H'3966'
+CRCXORL          EQU  H'3966'
+CRCXORH          EQU  H'3967'
+CRCCON0          EQU  H'3968'
+CRCCON1          EQU  H'3969'
+SCANLADR         EQU  H'3976'
+SCANLADRL        EQU  H'3976'
+SCANLADRH        EQU  H'3977'
+SCANLADRU        EQU  H'3978'
+SCANHADR         EQU  H'3979'
+SCANHADRL        EQU  H'3979'
+SCANHADRH        EQU  H'397A'
+SCANHADRU        EQU  H'397B'
+SCANCON0         EQU  H'397C'
+SCANTRIG         EQU  H'397D'
+IPR0             EQU  H'3980'
+IPR1             EQU  H'3981'
+IPR2             EQU  H'3982'
+IPR3             EQU  H'3983'
+IPR4             EQU  H'3984'
+IPR5             EQU  H'3985'
+IPR6             EQU  H'3986'
+IPR7             EQU  H'3987'
+IPR8             EQU  H'3988'
+IPR9             EQU  H'3989'
+PIE0             EQU  H'3990'
+PIE1             EQU  H'3991'
+PIE2             EQU  H'3992'
+PIE3             EQU  H'3993'
+PIE4             EQU  H'3994'
+PIE5             EQU  H'3995'
+PIE6             EQU  H'3996'
+PIE7             EQU  H'3997'
+PIE8             EQU  H'3998'
+PIE9             EQU  H'3999'
+PIR0             EQU  H'39A0'
+PIR1             EQU  H'39A1'
+PIR2             EQU  H'39A2'
+PIR3             EQU  H'39A3'
+PIR4             EQU  H'39A4'
+PIR5             EQU  H'39A5'
+PIR6             EQU  H'39A6'
+PIR7             EQU  H'39A7'
+PIR8             EQU  H'39A8'
+PIR9             EQU  H'39A9'
+PMD0             EQU  H'39C0'
+PMD1             EQU  H'39C1'
+PMD2             EQU  H'39C2'
+PMD3             EQU  H'39C3'
+PMD4             EQU  H'39C4'
+PMD5             EQU  H'39C5'
+PMD6             EQU  H'39C6'
+PMD7             EQU  H'39C7'
+BORCON           EQU  H'39D0'
+VREGCON          EQU  H'39D1'
+CPUDOZE          EQU  H'39D8'
+OSCCON1          EQU  H'39D9'
+OSCCON2          EQU  H'39DA'
+OSCCON3          EQU  H'39DB'
+OSCSTAT          EQU  H'39DC'
+OSCSTAT1         EQU  H'39DC'
+OSCEN            EQU  H'39DD'
+OSCTUNE          EQU  H'39DE'
+OSCFRQ           EQU  H'39DF'
+NVMADRL          EQU  H'39E0'
+NVMADRH          EQU  H'39E1'
+NVMDAT           EQU  H'39E3'
+NVMCON1          EQU  H'39E5'
+NVMCON2          EQU  H'39E6'
+PRLOCK           EQU  H'39EF'
+ISRPR            EQU  H'39F1'
+MAINPR           EQU  H'39F2'
+DMA1PR           EQU  H'39F3'
+DMA2PR           EQU  H'39F4'
+SCANPR           EQU  H'39F7'
+RA0PPS           EQU  H'3A00'
+RA1PPS           EQU  H'3A01'
+RA2PPS           EQU  H'3A02'
+RA3PPS           EQU  H'3A03'
+RA4PPS           EQU  H'3A04'
+RA5PPS           EQU  H'3A05'
+RA6PPS           EQU  H'3A06'
+RA7PPS           EQU  H'3A07'
+RB0PPS           EQU  H'3A08'
+RB1PPS           EQU  H'3A09'
+RB2PPS           EQU  H'3A0A'
+RB3PPS           EQU  H'3A0B'
+RB4PPS           EQU  H'3A0C'
+RB5PPS           EQU  H'3A0D'
+RB6PPS           EQU  H'3A0E'
+RB7PPS           EQU  H'3A0F'
+RC0PPS           EQU  H'3A10'
+RC1PPS           EQU  H'3A11'
+RC2PPS           EQU  H'3A12'
+RC3PPS           EQU  H'3A13'
+RC4PPS           EQU  H'3A14'
+RC5PPS           EQU  H'3A15'
+RC6PPS           EQU  H'3A16'
+RC7PPS           EQU  H'3A17'
+ANSELA           EQU  H'3A40'
+WPUA             EQU  H'3A41'
+ODCONA           EQU  H'3A42'
+SLRCONA          EQU  H'3A43'
+INLVLA           EQU  H'3A44'
+IOCAP            EQU  H'3A45'
+IOCAN            EQU  H'3A46'
+IOCAF            EQU  H'3A47'
+ANSELB           EQU  H'3A50'
+WPUB             EQU  H'3A51'
+ODCONB           EQU  H'3A52'
+SLRCONB          EQU  H'3A53'
+INLVLB           EQU  H'3A54'
+IOCBP            EQU  H'3A55'
+IOCBN            EQU  H'3A56'
+IOCBF            EQU  H'3A57'
+RB1I2C           EQU  H'3A5A'
+RB2I2C           EQU  H'3A5B'
+ANSELC           EQU  H'3A60'
+WPUC             EQU  H'3A61'
+ODCONC           EQU  H'3A62'
+SLRCONC          EQU  H'3A63'
+INLVLC           EQU  H'3A64'
+IOCCP            EQU  H'3A65'
+IOCCN            EQU  H'3A66'
+IOCCF            EQU  H'3A67'
+RC3I2C           EQU  H'3A6A'
+RC4I2C           EQU  H'3A6B'
+WPUE             EQU  H'3A81'
+INLVLE           EQU  H'3A84'
+IOCEP            EQU  H'3A85'
+IOCEN            EQU  H'3A86'
+IOCEF            EQU  H'3A87'
+PPSLOCK          EQU  H'3ABF'
+INT0PPS          EQU  H'3AC0'
+INT1PPS          EQU  H'3AC1'
+INT2PPS          EQU  H'3AC2'
+T0CKIPPS         EQU  H'3AC3'
+T1CKIPPS         EQU  H'3AC4'
+T1GPPS           EQU  H'3AC5'
+T3CKIPPS         EQU  H'3AC6'
+T3GPPS           EQU  H'3AC7'
+T5CKIPPS         EQU  H'3AC8'
+T5GPPS           EQU  H'3AC9'
+T2INPPS          EQU  H'3ACA'
+T4INPPS          EQU  H'3ACB'
+T6INPPS          EQU  H'3ACC'
+CCP1PPS          EQU  H'3ACD'
+CCP2PPS          EQU  H'3ACE'
+CCP3PPS          EQU  H'3ACF'
+CCP4PPS          EQU  H'3AD0'
+SMT1WINPPS       EQU  H'3AD1'
+SMT1SIGPPS       EQU  H'3AD2'
+SMT2WINPPS       EQU  H'3AD3'
+SMT2SIGPPS       EQU  H'3AD4'
+CWG1INPPS        EQU  H'3AD5'
+CWG2INPPS        EQU  H'3AD6'
+CWG3INPPS        EQU  H'3AD7'
+MD1CARLPPS       EQU  H'3AD8'
+MD1CARHPPS       EQU  H'3AD9'
+MD1SRCPPS        EQU  H'3ADA'
+CLCIN0PPS        EQU  H'3ADB'
+CLCIN1PPS        EQU  H'3ADC'
+CLCIN2PPS        EQU  H'3ADD'
+CLCIN3PPS        EQU  H'3ADE'
+ADACTPPS         EQU  H'3ADF'
+SPI1SCKPPS       EQU  H'3AE0'
+SPI1SDIPPS       EQU  H'3AE1'
+SPI1SSPPS        EQU  H'3AE2'
+I2C1SCLPPS       EQU  H'3AE3'
+I2C1SDAPPS       EQU  H'3AE4'
+I2C2SCLPPS       EQU  H'3AE5'
+I2C2SDAPPS       EQU  H'3AE6'
+U1RXPPS          EQU  H'3AE7'
+U1CTSPPS         EQU  H'3AE8'
+U2RXPPS          EQU  H'3AEA'
+U2CTSPPS         EQU  H'3AEB'
+CANRXPPS         EQU  H'3AED'
+DMA2BUF          EQU  H'3BC9'
+DMA2DCNT         EQU  H'3BCA'
+DMA2DCNTL        EQU  H'3BCA'
+DMA2DCNTH        EQU  H'3BCB'
+DMA2DPTR         EQU  H'3BCC'
+DMA2DPTRL        EQU  H'3BCC'
+DMA2DPTRH        EQU  H'3BCD'
+DMA2DSZ          EQU  H'3BCE'
+DMA2DSZL         EQU  H'3BCE'
+DMA2DSZH         EQU  H'3BCF'
+DMA2DSA          EQU  H'3BD0'
+DMA2DSAL         EQU  H'3BD0'
+DMA2DSAH         EQU  H'3BD1'
+DMA2SCNT         EQU  H'3BD2'
+DMA2SCNTL        EQU  H'3BD2'
+DMA2SCNTH        EQU  H'3BD3'
+DMA2SPTR         EQU  H'3BD4'
+DMA2SPTRL        EQU  H'3BD4'
+DMA2SPTRH        EQU  H'3BD5'
+DMA2SPTRU        EQU  H'3BD6'
+DMA2SSZ          EQU  H'3BD7'
+DMA2SSZL         EQU  H'3BD7'
+DMA2SSZH         EQU  H'3BD8'
+DMA2SSA          EQU  H'3BD9'
+DMA2SSAL         EQU  H'3BD9'
+DMA2SSAH         EQU  H'3BDA'
+DMA2SSAU         EQU  H'3BDB'
+DMA2CON0         EQU  H'3BDC'
+DMA2CON1         EQU  H'3BDD'
+DMA2AIRQ         EQU  H'3BDE'
+DMA2SIRQ         EQU  H'3BDF'
+DMA1BUF          EQU  H'3BE9'
+DMA1DCNT         EQU  H'3BEA'
+DMA1DCNTL        EQU  H'3BEA'
+DMA1DCNTH        EQU  H'3BEB'
+DMA1DPTR         EQU  H'3BEC'
+DMA1DPTRL        EQU  H'3BEC'
+DMA1DPTRH        EQU  H'3BED'
+DMA1DSZ          EQU  H'3BEE'
+DMA1DSZL         EQU  H'3BEE'
+DMA1DSZH         EQU  H'3BEF'
+DMA1DSA          EQU  H'3BF0'
+DMA1DSAL         EQU  H'3BF0'
+DMA1DSAH         EQU  H'3BF1'
+DMA1SCNT         EQU  H'3BF2'
+DMA1SCNTL        EQU  H'3BF2'
+DMA1SCNTH        EQU  H'3BF3'
+DMA1SPTR         EQU  H'3BF4'
+DMA1SPTRL        EQU  H'3BF4'
+DMA1SPTRH        EQU  H'3BF5'
+DMA1SPTRU        EQU  H'3BF6'
+DMA1SSZ          EQU  H'3BF7'
+DMA1SSZL         EQU  H'3BF7'
+DMA1SSZH         EQU  H'3BF8'
+DMA1SSA          EQU  H'3BF9'
+DMA1SSAL         EQU  H'3BF9'
+DMA1SSAH         EQU  H'3BFA'
+DMA1SSAU         EQU  H'3BFB'
+DMA1CON0         EQU  H'3BFC'
+DMA1CON1         EQU  H'3BFD'
+DMA1AIRQ         EQU  H'3BFE'
+DMA1SIRQ         EQU  H'3BFF'
+CLC4CON          EQU  H'3C56'
+CLC4POL          EQU  H'3C57'
+CLC4SEL0         EQU  H'3C58'
+CLC4SEL1         EQU  H'3C59'
+CLC4SEL2         EQU  H'3C5A'
+CLC4SEL3         EQU  H'3C5B'
+CLC4GLS0         EQU  H'3C5C'
+CLC4GLS1         EQU  H'3C5D'
+CLC4GLS2         EQU  H'3C5E'
+CLC4GLS3         EQU  H'3C5F'
+CLC3CON          EQU  H'3C60'
+CLC3POL          EQU  H'3C61'
+CLC3SEL0         EQU  H'3C62'
+CLC3SEL1         EQU  H'3C63'
+CLC3SEL2         EQU  H'3C64'
+CLC3SEL3         EQU  H'3C65'
+CLC3GLS0         EQU  H'3C66'
+CLC3GLS1         EQU  H'3C67'
+CLC3GLS2         EQU  H'3C68'
+CLC3GLS3         EQU  H'3C69'
+CLC2CON          EQU  H'3C6A'
+CLC2POL          EQU  H'3C6B'
+CLC2SEL0         EQU  H'3C6C'
+CLC2SEL1         EQU  H'3C6D'
+CLC2SEL2         EQU  H'3C6E'
+CLC2SEL3         EQU  H'3C6F'
+CLC2GLS0         EQU  H'3C70'
+CLC2GLS1         EQU  H'3C71'
+CLC2GLS2         EQU  H'3C72'
+CLC2GLS3         EQU  H'3C73'
+CLC1CON          EQU  H'3C74'
+CLC1POL          EQU  H'3C75'
+CLC1SEL0         EQU  H'3C76'
+CLC1SEL1         EQU  H'3C77'
+CLC1SEL2         EQU  H'3C78'
+CLC1SEL3         EQU  H'3C79'
+CLC1GLS0         EQU  H'3C7A'
+CLC1GLS1         EQU  H'3C7B'
+CLC1GLS2         EQU  H'3C7C'
+CLC1GLS3         EQU  H'3C7D'
+CLCDATA0         EQU  H'3C7E'
+CLKRCON          EQU  H'3CE5'
+CLKRCLK          EQU  H'3CE6'
+MD1CON0          EQU  H'3CFA'
+MD1CON1          EQU  H'3CFB'
+MD1SRC           EQU  H'3CFC'
+MD1CARL          EQU  H'3CFD'
+MD1CARH          EQU  H'3CFE'
+SPI1RXB          EQU  H'3D10'
+SPI1TXB          EQU  H'3D11'
+SPI1TCNT         EQU  H'3D12'
+SPI1TCNTL        EQU  H'3D12'
+SPI1TCNTH        EQU  H'3D13'
+SPI1CON0         EQU  H'3D14'
+SPI1CON1         EQU  H'3D15'
+SPI1CON2         EQU  H'3D16'
+SPI1STATUS       EQU  H'3D17'
+SPI1TWIDTH       EQU  H'3D18'
+SPI1BAUD         EQU  H'3D19'
+SPI1INTF         EQU  H'3D1A'
+SPI1INTE         EQU  H'3D1B'
+SPI1CLK          EQU  H'3D1C'
+I2C2RXB          EQU  H'3D54'
+I2C2TXB          EQU  H'3D55'
+I2C2CNT          EQU  H'3D56'
+I2C2ADB0         EQU  H'3D57'
+I2C2ADB1         EQU  H'3D58'
+I2C2ADR0         EQU  H'3D59'
+I2C2ADR1         EQU  H'3D5A'
+I2C2ADR2         EQU  H'3D5B'
+I2C2ADR3         EQU  H'3D5C'
+I2C2CON0         EQU  H'3D5D'
+I2C2CON1         EQU  H'3D5E'
+I2C2CON2         EQU  H'3D5F'
+I2C2ERR          EQU  H'3D60'
+I2C2STAT0        EQU  H'3D61'
+I2C2STAT1        EQU  H'3D62'
+I2C2PIR          EQU  H'3D63'
+I2C2PIE          EQU  H'3D64'
+I2C2CLK          EQU  H'3D65'
+I2C2BTO          EQU  H'3D66'
+I2C1RXB          EQU  H'3D6A'
+I2C1TXB          EQU  H'3D6B'
+I2C1CNT          EQU  H'3D6C'
+I2C1ADB0         EQU  H'3D6D'
+I2C1ADB1         EQU  H'3D6E'
+I2C1ADR0         EQU  H'3D6F'
+I2C1ADR1         EQU  H'3D70'
+I2C1ADR2         EQU  H'3D71'
+I2C1ADR3         EQU  H'3D72'
+I2C1CON0         EQU  H'3D73'
+I2C1CON1         EQU  H'3D74'
+I2C1CON2         EQU  H'3D75'
+I2C1ERR          EQU  H'3D76'
+I2C1STAT0        EQU  H'3D77'
+I2C1STAT1        EQU  H'3D78'
+I2C1PIR          EQU  H'3D79'
+I2C1PIE          EQU  H'3D7A'
+I2C1CLK          EQU  H'3D7B'
+I2C1BTO          EQU  H'3D7C'
+U2RXB            EQU  H'3DD0'
+U2RXBL           EQU  H'3DD0'
+U2RXCHK          EQU  H'3DD1'
+U2TXB            EQU  H'3DD2'
+U2TXBL           EQU  H'3DD2'
+U2TXCHK          EQU  H'3DD3'
+U2P1             EQU  H'3DD4'
+U2P1L            EQU  H'3DD4'
+U2P1H            EQU  H'3DD5'
+U2P2             EQU  H'3DD6'
+U2P2L            EQU  H'3DD6'
+U2P2H            EQU  H'3DD7'
+U2P3             EQU  H'3DD8'
+U2P3L            EQU  H'3DD8'
+U2P3H            EQU  H'3DD9'
+U2CON0           EQU  H'3DDA'
+U2CON1           EQU  H'3DDB'
+U2CON2           EQU  H'3DDC'
+U2BRG            EQU  H'3DDD'
+U2BRGL           EQU  H'3DDD'
+U2BRGH           EQU  H'3DDE'
+U2FIFO           EQU  H'3DDF'
+U2UIR            EQU  H'3DE0'
+U2ERRIR          EQU  H'3DE1'
+U2ERRIE          EQU  H'3DE2'
+U1RXB            EQU  H'3DE8'
+U1RXBL           EQU  H'3DE8'
+U1RXCHK          EQU  H'3DE9'
+U1TXB            EQU  H'3DEA'
+U1TXBL           EQU  H'3DEA'
+U1TXCHK          EQU  H'3DEB'
+U1P1             EQU  H'3DEC'
+U1P1L            EQU  H'3DEC'
+U1P1H            EQU  H'3DED'
+U1P2             EQU  H'3DEE'
+U1P2L            EQU  H'3DEE'
+U1P2H            EQU  H'3DEF'
+U1P3             EQU  H'3DF0'
+U1P3L            EQU  H'3DF0'
+U1P3H            EQU  H'3DF1'
+U1CON0           EQU  H'3DF2'
+U1CON1           EQU  H'3DF3'
+U1CON2           EQU  H'3DF4'
+U1BRG            EQU  H'3DF5'
+U1BRGL           EQU  H'3DF5'
+U1BRGH           EQU  H'3DF6'
+U1FIFO           EQU  H'3DF7'
+U1UIR            EQU  H'3DF8'
+U1ERRIR          EQU  H'3DF9'
+U1ERRIE          EQU  H'3DFA'
+DAC1CON1         EQU  H'3E9C'
+DAC1CON0         EQU  H'3E9E'
+CM2CON0          EQU  H'3EB8'
+CM2CON1          EQU  H'3EB9'
+CM2NCH           EQU  H'3EBA'
+CM2PCH           EQU  H'3EBB'
+CM1CON0          EQU  H'3EBC'
+CM1CON1          EQU  H'3EBD'
+CM1NCH           EQU  H'3EBE'
+CM1PCH           EQU  H'3EBF'
+CMOUT            EQU  H'3EC0'
+FVRCON           EQU  H'3EC1'
+ZCDCON           EQU  H'3EC3'
+HLVDCON0         EQU  H'3EC9'
+HLVDCON1         EQU  H'3ECA'
+ADCP             EQU  H'3ED7'
+ADLTH            EQU  H'3EDE'
+ADLTHL           EQU  H'3EDE'
+ADLTHH           EQU  H'3EDF'
+ADUTH            EQU  H'3EE0'
+ADUTHL           EQU  H'3EE0'
+ADUTHH           EQU  H'3EE1'
+ADERR            EQU  H'3EE2'
+ADERRL           EQU  H'3EE2'
+ADERRH           EQU  H'3EE3'
+ADSTPT           EQU  H'3EE4'
+ADSTPTL          EQU  H'3EE4'
+ADSTPTH          EQU  H'3EE5'
+ADFLTR           EQU  H'3EE6'
+ADFLTRL          EQU  H'3EE6'
+ADFLTRH          EQU  H'3EE7'
+ADACC            EQU  H'3EE8'
+ADACCL           EQU  H'3EE8'
+ADACCH           EQU  H'3EE9'
+ADACCU           EQU  H'3EEA'
+ADCNT            EQU  H'3EEB'
+ADRPT            EQU  H'3EEC'
+ADPREV           EQU  H'3EED'
+ADPREVL          EQU  H'3EED'
+ADPREVH          EQU  H'3EEE'
+ADRES            EQU  H'3EEF'
+ADRESL           EQU  H'3EEF'
+ADRESH           EQU  H'3EF0'
+ADPCH            EQU  H'3EF1'
+ADACQ            EQU  H'3EF3'
+ADACQL           EQU  H'3EF3'
+ADACQH           EQU  H'3EF4'
+ADCAP            EQU  H'3EF5'
+ADPRE            EQU  H'3EF6'
+ADPREL           EQU  H'3EF6'
+ADPREH           EQU  H'3EF7'
+ADCON0           EQU  H'3EF8'
+ADCON1           EQU  H'3EF9'
+ADCON2           EQU  H'3EFA'
+ADCON3           EQU  H'3EFB'
+ADSTAT           EQU  H'3EFC'
+ADREF            EQU  H'3EFD'
+ADACT            EQU  H'3EFE'
+ADCLK            EQU  H'3EFF'
+SMT2TMR          EQU  H'3F00'
+SMT2TMRL         EQU  H'3F00'
+SMT2TMRH         EQU  H'3F01'
+SMT2TMRU         EQU  H'3F02'
+SMT2CPR          EQU  H'3F03'
+SMT2CPRL         EQU  H'3F03'
+SMT2CPRH         EQU  H'3F04'
+SMT2CPRU         EQU  H'3F05'
+SMT2CPW          EQU  H'3F06'
+SMT2CPWL         EQU  H'3F06'
+SMT2CPWH         EQU  H'3F07'
+SMT2CPWU         EQU  H'3F08'
+SMT2PR           EQU  H'3F09'
+SMT2PRL          EQU  H'3F09'
+SMT2PRH          EQU  H'3F0A'
+SMT2PRU          EQU  H'3F0B'
+SMT2CON0         EQU  H'3F0C'
+SMT2CON1         EQU  H'3F0D'
+SMT2STAT         EQU  H'3F0E'
+SMT2CLK          EQU  H'3F0F'
+SMT2SIG          EQU  H'3F10'
+SMT2WIN          EQU  H'3F11'
+SMT1TMR          EQU  H'3F12'
+SMT1TMRL         EQU  H'3F12'
+SMT1TMRH         EQU  H'3F13'
+SMT1TMRU         EQU  H'3F14'
+SMT1CPR          EQU  H'3F15'
+SMT1CPRL         EQU  H'3F15'
+SMT1CPRH         EQU  H'3F16'
+SMT1CPRU         EQU  H'3F17'
+SMT1CPW          EQU  H'3F18'
+SMT1CPWL         EQU  H'3F18'
+SMT1CPWH         EQU  H'3F19'
+SMT1CPWU         EQU  H'3F1A'
+SMT1PR           EQU  H'3F1B'
+SMT1PRL          EQU  H'3F1B'
+SMT1PRH          EQU  H'3F1C'
+SMT1PRU          EQU  H'3F1D'
+SMT1CON0         EQU  H'3F1E'
+SMT1CON1         EQU  H'3F1F'
+SMT1STAT         EQU  H'3F20'
+SMT1CLK          EQU  H'3F21'
+SMT1SIG          EQU  H'3F22'
+SMT1WIN          EQU  H'3F23'
+NCO1ACC          EQU  H'3F38'
+NCO1ACCL         EQU  H'3F38'
+NCO1ACCH         EQU  H'3F39'
+NCO1ACCU         EQU  H'3F3A'
+NCO1INC          EQU  H'3F3B'
+NCO1INCL         EQU  H'3F3B'
+NCO1INCH         EQU  H'3F3C'
+NCO1INCU         EQU  H'3F3D'
+NCO1CON          EQU  H'3F3E'
+NCO1CLK          EQU  H'3F3F'
+CWG3CLK          EQU  H'3F40'
+CWG3CLKCON       EQU  H'3F40'
+CWG3ISM          EQU  H'3F41'
+CWG3DBR          EQU  H'3F42'
+CWG3DBF          EQU  H'3F43'
+CWG3CON0         EQU  H'3F44'
+CWG3CON1         EQU  H'3F45'
+CWG3AS0          EQU  H'3F46'
+CWG3AS1          EQU  H'3F47'
+CWG3STR          EQU  H'3F48'
+CWG2CLK          EQU  H'3F49'
+CWG2CLKCON       EQU  H'3F49'
+CWG2ISM          EQU  H'3F4A'
+CWG2DBR          EQU  H'3F4B'
+CWG2DBF          EQU  H'3F4C'
+CWG2CON0         EQU  H'3F4D'
+CWG2CON1         EQU  H'3F4E'
+CWG2AS0          EQU  H'3F4F'
+CWG2AS1          EQU  H'3F50'
+CWG2STR          EQU  H'3F51'
+CWG1CLK          EQU  H'3F52'
+CWG1CLKCON       EQU  H'3F52'
+CWG1ISM          EQU  H'3F53'
+CWG1DBR          EQU  H'3F54'
+CWG1DBF          EQU  H'3F55'
+CWG1CON0         EQU  H'3F56'
+CWG1CON1         EQU  H'3F57'
+CWG1AS0          EQU  H'3F58'
+CWG1AS1          EQU  H'3F59'
+CWG1STR          EQU  H'3F5A'
+CCPTMRS0         EQU  H'3F5E'
+CCPTMRS1         EQU  H'3F5F'
+PWM8DCL          EQU  H'3F60'
+PWM8DCH          EQU  H'3F61'
+PWM8CON          EQU  H'3F62'
+PWM7DCL          EQU  H'3F64'
+PWM7DCH          EQU  H'3F65'
+PWM7CON          EQU  H'3F66'
+PWM6DCL          EQU  H'3F68'
+PWM6DCH          EQU  H'3F69'
+PWM6CON          EQU  H'3F6A'
+PWM5DCL          EQU  H'3F6C'
+PWM5DCH          EQU  H'3F6D'
+PWM5CON          EQU  H'3F6E'
+CCPR4            EQU  H'3F70'
+CCPR4L           EQU  H'3F70'
+CCPR4H           EQU  H'3F71'
+CCP4CON          EQU  H'3F72'
+CCP4CAP          EQU  H'3F73'
+CCPR3            EQU  H'3F74'
+CCPR3L           EQU  H'3F74'
+CCPR3H           EQU  H'3F75'
+CCP3CON          EQU  H'3F76'
+CCP3CAP          EQU  H'3F77'
+CCPR2            EQU  H'3F78'
+CCPR2L           EQU  H'3F78'
+CCPR2H           EQU  H'3F79'
+CCP2CON          EQU  H'3F7A'
+CCP2CAP          EQU  H'3F7B'
+CCPR1            EQU  H'3F7C'
+CCPR1L           EQU  H'3F7C'
+CCPR1H           EQU  H'3F7D'
+CCP1CON          EQU  H'3F7E'
+CCP1CAP          EQU  H'3F7F'
+RXB0CON          EQU  H'3F80'
+RXB0SIDH         EQU  H'3F81'
+RXB0SIDL         EQU  H'3F82'
+RXB0EIDH         EQU  H'3F83'
+RXB0EIDL         EQU  H'3F84'
+RXB0DLC          EQU  H'3F85'
+RXB0D0           EQU  H'3F86'
+RXB0D1           EQU  H'3F87'
+RXB0D2           EQU  H'3F88'
+RXB0D3           EQU  H'3F89'
+RXB0D4           EQU  H'3F8A'
+RXB0D5           EQU  H'3F8B'
+RXB0D6           EQU  H'3F8C'
+RXB0D7           EQU  H'3F8D'
+CANSTAT          EQU  H'3F8E'
+CANCON           EQU  H'3F8F'
+COMSTAT          EQU  H'3F90'
+ECANCON          EQU  H'3F91'
+T6TMR            EQU  H'3F92'
+TMR6             EQU  H'3F92'
+PR6              EQU  H'3F93'
+T6PR             EQU  H'3F93'
+T6CON            EQU  H'3F94'
+T6HLT            EQU  H'3F95'
+T6CLK            EQU  H'3F96'
+T6CLKCON         EQU  H'3F96'
+T6RST            EQU  H'3F97'
+TMR5L            EQU  H'3F98'
+TMR5H            EQU  H'3F99'
+T5CON            EQU  H'3F9A'
+TMR5CON          EQU  H'3F9A'
+T5GCON           EQU  H'3F9B'
+TMR5GCON         EQU  H'3F9B'
+T5GATE           EQU  H'3F9C'
+TMR5GATE         EQU  H'3F9C'
+T5CLK            EQU  H'3F9D'
+TMR5CLK          EQU  H'3F9D'
+T4TMR            EQU  H'3F9E'
+TMR4             EQU  H'3F9E'
+PR4              EQU  H'3F9F'
+T4PR             EQU  H'3F9F'
+T4CON            EQU  H'3FA0'
+T4HLT            EQU  H'3FA1'
+T4CLK            EQU  H'3FA2'
+T4CLKCON         EQU  H'3FA2'
+T4RST            EQU  H'3FA3'
+TMR3L            EQU  H'3FA4'
+TMR3H            EQU  H'3FA5'
+T3CON            EQU  H'3FA6'
+TMR3CON          EQU  H'3FA6'
+T3GCON           EQU  H'3FA7'
+TMR3GCON         EQU  H'3FA7'
+T3GATE           EQU  H'3FA8'
+TMR3GATE         EQU  H'3FA8'
+T3CLK            EQU  H'3FA9'
+TMR3CLK          EQU  H'3FA9'
+T2TMR            EQU  H'3FAA'
+TMR2             EQU  H'3FAA'
+PR2              EQU  H'3FAB'
+T2PR             EQU  H'3FAB'
+T2CON            EQU  H'3FAC'
+T2HLT            EQU  H'3FAD'
+T2CLK            EQU  H'3FAE'
+T2CLKCON         EQU  H'3FAE'
+T2RST            EQU  H'3FAF'
+TMR1L            EQU  H'3FB0'
+TMR1H            EQU  H'3FB1'
+T1CON            EQU  H'3FB2'
+TMR1CON          EQU  H'3FB2'
+T1GCON           EQU  H'3FB3'
+TMR1GCON         EQU  H'3FB3'
+T1GATE           EQU  H'3FB4'
+TMR1GATE         EQU  H'3FB4'
+T1CLK            EQU  H'3FB5'
+TMR1CLK          EQU  H'3FB5'
+TMR0             EQU  H'3FB6'
+TMR0L            EQU  H'3FB6'
+PR0              EQU  H'3FB7'
+TMR0H            EQU  H'3FB7'
+T0CON0           EQU  H'3FB8'
+T0CON1           EQU  H'3FB9'
+LATA             EQU  H'3FBA'
+LATB             EQU  H'3FBB'
+LATC             EQU  H'3FBC'
+TRISA            EQU  H'3FC2'
+TRISB            EQU  H'3FC3'
+TRISC            EQU  H'3FC4'
+PORTA            EQU  H'3FCA'
+PORTB            EQU  H'3FCB'
+PORTC            EQU  H'3FCC'
+PORTE            EQU  H'3FCE'
+INTCON0          EQU  H'3FD2'
+INTCON1          EQU  H'3FD3'
+IVTLOCK          EQU  H'3FD4'
+IVTBASE          EQU  H'3FD5'
+IVTBASEL         EQU  H'3FD5'
+IVTBASEH         EQU  H'3FD6'
+IVTBASEU         EQU  H'3FD7'
+STATUS           EQU  H'3FD8'
+FSR2L            EQU  H'3FD9'
+FSR2H            EQU  H'3FDA'
+PLUSW2           EQU  H'3FDB'
+PREINC2          EQU  H'3FDC'
+POSTDEC2         EQU  H'3FDD'
+POSTINC2         EQU  H'3FDE'
+INDF2            EQU  H'3FDF'
+BSR              EQU  H'3FE0'
+FSR1L            EQU  H'3FE1'
+FSR1H            EQU  H'3FE2'
+PLUSW1           EQU  H'3FE3'
+PREINC1          EQU  H'3FE4'
+POSTDEC1         EQU  H'3FE5'
+POSTINC1         EQU  H'3FE6'
+INDF1            EQU  H'3FE7'
+WREG             EQU  H'3FE8'
+FSR0L            EQU  H'3FE9'
+FSR0H            EQU  H'3FEA'
+PLUSW0           EQU  H'3FEB'
+PREINC0          EQU  H'3FEC'
+POSTDEC0         EQU  H'3FED'
+POSTINC0         EQU  H'3FEE'
+INDF0            EQU  H'3FEF'
+PCON0            EQU  H'3FF0'
+PCON1            EQU  H'3FF1'
+PROD             EQU  H'3FF3'
+PRODL            EQU  H'3FF3'
+PRODH            EQU  H'3FF4'
+TABLAT           EQU  H'3FF5'
+TBLPTR           EQU  H'3FF6'
+TBLPTRL          EQU  H'3FF6'
+TBLPTRH          EQU  H'3FF7'
+TBLPTRU          EQU  H'3FF8'
+PC               EQU  H'3FF9'
+PCL              EQU  H'3FF9'
+PCLATH           EQU  H'3FFA'
+PCLATU           EQU  H'3FFB'
+STKPTR           EQU  H'3FFC'
+TOS              EQU  H'3FFD'
+TOSL             EQU  H'3FFD'
+TOSH             EQU  H'3FFE'
+TOSU             EQU  H'3FFF'
+
+;----- CIOCON Bits -----------------------------------------------------
+CLKSEL           EQU  H'0000'
+TX1SRC           EQU  H'0007'
+
+
+;----- RXERRCNT Bits -----------------------------------------------------
+REC0             EQU  H'0000'
+REC1             EQU  H'0001'
+REC2             EQU  H'0002'
+REC3             EQU  H'0003'
+REC4             EQU  H'0004'
+REC5             EQU  H'0005'
+REC6             EQU  H'0006'
+REC7             EQU  H'0007'
+
+
+
+;----- TXERRCNT Bits -----------------------------------------------------
+TEC0             EQU  H'0000'
+TEC1             EQU  H'0001'
+TEC2             EQU  H'0002'
+TEC3             EQU  H'0003'
+TEC4             EQU  H'0004'
+TEC5             EQU  H'0005'
+TEC6             EQU  H'0006'
+TEC7             EQU  H'0007'
+
+
+
+;----- BRGCON1 Bits -----------------------------------------------------
+BRP0             EQU  H'0000'
+BRP1             EQU  H'0001'
+BRP2             EQU  H'0002'
+BRP3             EQU  H'0003'
+BRP4             EQU  H'0004'
+BRP5             EQU  H'0005'
+SJW0             EQU  H'0006'
+SJW1             EQU  H'0007'
+
+
+
+;----- BRGCON2 Bits -----------------------------------------------------
+PRSEG0           EQU  H'0000'
+PRSEG1           EQU  H'0001'
+PRSEG2           EQU  H'0002'
+SEG1PH0          EQU  H'0003'
+SEG1PH1          EQU  H'0004'
+SEG1PH2          EQU  H'0005'
+SAM              EQU  H'0006'
+SEG2PHTS         EQU  H'0007'
+
+
+
+;----- BRGCON3 Bits -----------------------------------------------------
+SEG2PH0          EQU  H'0000'
+SEG2PH1          EQU  H'0001'
+SEG2PH2          EQU  H'0002'
+WAKFIL           EQU  H'0006'
+WAKDIS           EQU  H'0007'
+
+
+
+;----- RXFCON0 Bits -----------------------------------------------------
+RXF0EN           EQU  H'0000'
+RXF1EN           EQU  H'0001'
+RXF2EN           EQU  H'0002'
+RXF3EN           EQU  H'0003'
+RXF4EN           EQU  H'0004'
+RXF5EN           EQU  H'0005'
+RXF6EN           EQU  H'0006'
+RXF7EN           EQU  H'0007'
+
+
+;----- RXFCON1 Bits -----------------------------------------------------
+RXF8EN           EQU  H'0000'
+RXF9EN           EQU  H'0001'
+RXF10EN          EQU  H'0002'
+RXF11EN          EQU  H'0003'
+RXF12EN          EQU  H'0004'
+RXF13EN          EQU  H'0005'
+RXF14EN          EQU  H'0006'
+RXF15EN          EQU  H'0007'
+
+
+;----- RXF6SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF6SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDF            EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF6EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF6EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF7SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF7SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF7EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF7EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF8SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF8SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF8EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF8EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF9SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF9SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF9EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF9EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF10SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF10SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF10EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF10EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF11SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF11SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF11EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF11EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF12SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF12SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF12EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF12EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF13SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF13SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF13EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF13EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF14SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF14SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF14EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF14EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF15SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF15SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF15EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF15EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- SDFLC Bits -----------------------------------------------------
+FLC0             EQU  H'0000'
+FLC1             EQU  H'0001'
+FLC2             EQU  H'0002'
+FLC3             EQU  H'0003'
+FLC4             EQU  H'0004'
+
+
+;----- RXFBCON0 Bits -----------------------------------------------------
+F0BP_0           EQU  H'0000'
+F0BP_1           EQU  H'0001'
+F0BP_2           EQU  H'0002'
+F0BP_3           EQU  H'0003'
+F1BP_0           EQU  H'0004'
+F1BP_1           EQU  H'0005'
+F1BP_2           EQU  H'0006'
+F1BP_3           EQU  H'0007'
+
+
+;----- RXFBCON1 Bits -----------------------------------------------------
+F2BP_0           EQU  H'0000'
+F2BP_1           EQU  H'0001'
+F2BP_2           EQU  H'0002'
+F2BP_3           EQU  H'0003'
+F3BP_0           EQU  H'0004'
+F3BP_1           EQU  H'0005'
+F3BP_2           EQU  H'0006'
+F3BP_3           EQU  H'0007'
+
+
+;----- RXFBCON2 Bits -----------------------------------------------------
+F4BP_0           EQU  H'0000'
+F4BP_1           EQU  H'0001'
+F4BP_2           EQU  H'0002'
+F4BP_3           EQU  H'0003'
+F5BP_0           EQU  H'0004'
+F5BP_1           EQU  H'0005'
+F5BP_2           EQU  H'0006'
+F5BP_3           EQU  H'0007'
+
+
+;----- RXFBCON3 Bits -----------------------------------------------------
+F6BP_0           EQU  H'0000'
+F6BP_1           EQU  H'0001'
+F6BP_2           EQU  H'0002'
+F6BP_3           EQU  H'0003'
+F7BP_0           EQU  H'0004'
+F7BP_1           EQU  H'0005'
+F7BP_2           EQU  H'0006'
+F7BP_3           EQU  H'0007'
+
+
+;----- RXFBCON4 Bits -----------------------------------------------------
+F8BP_0           EQU  H'0000'
+F8BP_1           EQU  H'0001'
+F8BP_2           EQU  H'0002'
+F8BP_3           EQU  H'0003'
+F9BP_0           EQU  H'0004'
+F9BP_1           EQU  H'0005'
+F9BP_2           EQU  H'0006'
+F9BP_3           EQU  H'0007'
+
+
+;----- RXFBCON5 Bits -----------------------------------------------------
+F10BP_0          EQU  H'0000'
+F10BP_1          EQU  H'0001'
+F10BP_2          EQU  H'0002'
+F10BP_3          EQU  H'0003'
+F11BP_0          EQU  H'0004'
+F11BP_1          EQU  H'0005'
+F11BP_2          EQU  H'0006'
+F11BP_3          EQU  H'0007'
+
+
+;----- RXFBCON6 Bits -----------------------------------------------------
+F12BP_0          EQU  H'0000'
+F12BP_1          EQU  H'0001'
+F12BP_2          EQU  H'0002'
+F12BP_3          EQU  H'0003'
+F13BP_0          EQU  H'0004'
+F13BP_1          EQU  H'0005'
+F13BP_2          EQU  H'0006'
+F13BP_3          EQU  H'0007'
+
+
+;----- RXFBCON7 Bits -----------------------------------------------------
+F14BP_0          EQU  H'0000'
+F14BP_1          EQU  H'0001'
+F14BP_2          EQU  H'0002'
+F14BP_3          EQU  H'0003'
+F15BP_0          EQU  H'0004'
+F15BP_1          EQU  H'0005'
+F15BP_2          EQU  H'0006'
+F15BP_3          EQU  H'0007'
+
+
+;----- MSEL0 Bits -----------------------------------------------------
+FIL0_0           EQU  H'0000'
+FIL0_1           EQU  H'0001'
+FIL1_0           EQU  H'0002'
+FIL1_1           EQU  H'0003'
+FIL2_0           EQU  H'0004'
+FIL2_1           EQU  H'0005'
+FIL3_0           EQU  H'0006'
+FIL3_1           EQU  H'0007'
+
+
+;----- MSEL1 Bits -----------------------------------------------------
+FIL4_0           EQU  H'0000'
+FIL4_1           EQU  H'0001'
+FIL5_0           EQU  H'0002'
+FIL5_1           EQU  H'0003'
+FIL6_0           EQU  H'0004'
+FIL6_1           EQU  H'0005'
+FIL7_0           EQU  H'0006'
+FIL7_1           EQU  H'0007'
+
+
+;----- MSEL2 Bits -----------------------------------------------------
+FIL8_0           EQU  H'0000'
+FIL8_1           EQU  H'0001'
+FIL9_0           EQU  H'0002'
+FIL9_1           EQU  H'0003'
+FIL10_0          EQU  H'0004'
+FIL10_1          EQU  H'0005'
+FIL11_0          EQU  H'0006'
+FIL11_1          EQU  H'0007'
+
+
+;----- MSEL3 Bits -----------------------------------------------------
+FIL12_0          EQU  H'0000'
+FIL12_1          EQU  H'0001'
+FIL13_0          EQU  H'0002'
+FIL13_1          EQU  H'0003'
+FIL14_0          EQU  H'0004'
+FIL14_1          EQU  H'0005'
+FIL15_0          EQU  H'0006'
+FIL15_1          EQU  H'0007'
+
+
+;----- BSEL0 Bits -----------------------------------------------------
+B0TXEN           EQU  H'0002'
+B1TXEN           EQU  H'0003'
+B2TXEN           EQU  H'0004'
+B3TXEN           EQU  H'0005'
+B4TXEN           EQU  H'0006'
+B5TXEN           EQU  H'0007'
+
+
+;----- BIE0 Bits -----------------------------------------------------
+RXB0IE           EQU  H'0000'
+RXB1IE           EQU  H'0001'
+B0IE             EQU  H'0002'
+B1IE             EQU  H'0003'
+B2IE             EQU  H'0004'
+B3IE             EQU  H'0005'
+B4IE             EQU  H'0006'
+B5IE             EQU  H'0007'
+
+
+;----- TXBIE Bits -----------------------------------------------------
+TXB0IE           EQU  H'0002'
+TXB1IE           EQU  H'0003'
+TXB2IE           EQU  H'0004'
+
+
+;----- B0CON Bits -----------------------------------------------------
+FILHIT0_TXPRI0   EQU  H'0000'
+FILHIT1_TXPRI1   EQU  H'0001'
+FILHIT2_RTREN    EQU  H'0002'
+FILHIT3_TXREQ    EQU  H'0003'
+FILHIT4_TXERR    EQU  H'0004'
+RXRTRRO_TXLARB   EQU  H'0005'
+RXM1_TXABT       EQU  H'0006'
+RXFUL_TXBIF      EQU  H'0007'
+
+FILHIT0          EQU  H'0000'
+FILHIT1          EQU  H'0001'
+FILHIT2          EQU  H'0002'
+FILHIT3          EQU  H'0003'
+FILHIT4          EQU  H'0004'
+RXRTRRO_B0CON    EQU  H'0005'
+RXM1             EQU  H'0006'
+RXFUL            EQU  H'0007'
+
+TXPRI0           EQU  H'0000'
+TXPRI1           EQU  H'0001'
+RTREN            EQU  H'0002'
+TXREQ            EQU  H'0003'
+TXERR            EQU  H'0004'
+TXLARB           EQU  H'0005'
+TXABT            EQU  H'0006'
+TXBIF            EQU  H'0007'
+
+
+
+
+;----- B0SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- B0SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDE            EQU  H'0003'
+SRR              EQU  H'0004'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- B0EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- B0EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- B0DLC Bits -----------------------------------------------------
+DLC0             EQU  H'0000'
+DLC1             EQU  H'0001'
+DLC2             EQU  H'0002'
+DLC3             EQU  H'0003'
+RB0_B0DLC        EQU  H'0004'
+RB1_B0DLC        EQU  H'0005'
+RXRTR_TXRTR      EQU  H'0006'
+
+RXRTR            EQU  H'0006'
+
+TXRTR            EQU  H'0006'
+
+
+;----- B0D0 Bits -----------------------------------------------------
+B0D00            EQU  H'0000'
+B0D01            EQU  H'0001'
+B0D02            EQU  H'0002'
+B0D03            EQU  H'0003'
+B0D04            EQU  H'0004'
+B0D05            EQU  H'0005'
+B0D06            EQU  H'0006'
+B0D07            EQU  H'0007'
+
+
+;----- B0D1 Bits -----------------------------------------------------
+B0D10            EQU  H'0000'
+B0D11            EQU  H'0001'
+B0D12            EQU  H'0002'
+B0D13            EQU  H'0003'
+B0D14            EQU  H'0004'
+B0D15            EQU  H'0005'
+B0D16            EQU  H'0006'
+B0D17            EQU  H'0007'
+
+
+;----- B0D2 Bits -----------------------------------------------------
+B0D20            EQU  H'0000'
+B0D21            EQU  H'0001'
+B0D22            EQU  H'0002'
+B0D23            EQU  H'0003'
+B0D24            EQU  H'0004'
+B0D25            EQU  H'0005'
+B0D26            EQU  H'0006'
+B0D27            EQU  H'0007'
+
+
+;----- B0D3 Bits -----------------------------------------------------
+B0D30            EQU  H'0000'
+B0D31            EQU  H'0001'
+B0D32            EQU  H'0002'
+B0D33            EQU  H'0003'
+B0D34            EQU  H'0004'
+B0D35            EQU  H'0005'
+B0D36            EQU  H'0006'
+B0D37            EQU  H'0007'
+
+
+;----- B0D4 Bits -----------------------------------------------------
+B0D40            EQU  H'0000'
+B0D41            EQU  H'0001'
+B0D42            EQU  H'0002'
+B0D43            EQU  H'0003'
+B0D44            EQU  H'0004'
+B0D45            EQU  H'0005'
+B0D46            EQU  H'0006'
+B0D47            EQU  H'0007'
+
+
+;----- B0D5 Bits -----------------------------------------------------
+B0D50            EQU  H'0000'
+B0D51            EQU  H'0001'
+B0D52            EQU  H'0002'
+B0D53            EQU  H'0003'
+B0D54            EQU  H'0004'
+B0D55            EQU  H'0005'
+B0D56            EQU  H'0006'
+B0D57            EQU  H'0007'
+
+
+;----- B0D6 Bits -----------------------------------------------------
+B0D60            EQU  H'0000'
+B0D61            EQU  H'0001'
+B0D62            EQU  H'0002'
+B0D63            EQU  H'0003'
+B0D64            EQU  H'0004'
+B0D65            EQU  H'0005'
+B0D66            EQU  H'0006'
+B0D67            EQU  H'0007'
+
+
+;----- B0D7 Bits -----------------------------------------------------
+B0D70            EQU  H'0000'
+B0D71            EQU  H'0001'
+B0D72            EQU  H'0002'
+B0D73            EQU  H'0003'
+B0D74            EQU  H'0004'
+B0D75            EQU  H'0005'
+B0D76            EQU  H'0006'
+B0D77            EQU  H'0007'
+
+
+;----- CANSTAT_RO9 Bits -----------------------------------------------------
+EICODE0          EQU  H'0000'
+EICODE1_ICODE0   EQU  H'0001'
+EICODE2_ICODE1   EQU  H'0002'
+EICODE3_ICODE2   EQU  H'0003'
+EICODE4          EQU  H'0004'
+
+EICODE1          EQU  H'0001'
+EICODE2          EQU  H'0002'
+EICODE3          EQU  H'0003'
+OPMODE0          EQU  H'0005'
+OPMODE1          EQU  H'0006'
+OPMODE2          EQU  H'0007'
+
+ICODE0           EQU  H'0001'
+ICODE1           EQU  H'0002'
+ICODE2           EQU  H'0003'
+
+
+
+
+;----- CANCON_RO9 Bits -----------------------------------------------------
+FP0              EQU  H'0000'
+WIN0_FP1         EQU  H'0001'
+WIN1_FP2         EQU  H'0002'
+WIN2_FP3         EQU  H'0003'
+ABAT             EQU  H'0004'
+
+WIN0             EQU  H'0001'
+WIN1             EQU  H'0002'
+WIN2             EQU  H'0003'
+
+FP1              EQU  H'0001'
+FP2              EQU  H'0002'
+FP3              EQU  H'0003'
+
+
+
+
+;----- B1CON Bits -----------------------------------------------------
+FILHIT0_TXPRI0   EQU  H'0000'
+FILHIT1_TXPRI1   EQU  H'0001'
+FILHIT2_RTREN    EQU  H'0002'
+FILHIT3_TXREQ    EQU  H'0003'
+FILHIT4_TXERR    EQU  H'0004'
+RXRTRRO_TXLARB   EQU  H'0005'
+RXM1_TXABT       EQU  H'0006'
+RXFUL_TXBIF      EQU  H'0007'
+
+FILHIT0          EQU  H'0000'
+FILHIT1          EQU  H'0001'
+FILHIT2          EQU  H'0002'
+FILHIT3          EQU  H'0003'
+FILHIT4          EQU  H'0004'
+RXRTRRO_B1CON    EQU  H'0005'
+RXM1             EQU  H'0006'
+RXFUL            EQU  H'0007'
+
+TXPRI0           EQU  H'0000'
+TXPRI1           EQU  H'0001'
+RTREN            EQU  H'0002'
+TXREQ            EQU  H'0003'
+TXERR            EQU  H'0004'
+TXLARB           EQU  H'0005'
+TXABT            EQU  H'0006'
+TXBIF            EQU  H'0007'
+
+
+
+
+;----- B1SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- B1SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDE            EQU  H'0003'
+SRR              EQU  H'0004'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- B1EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- B1EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- B1DLC Bits -----------------------------------------------------
+DLC0             EQU  H'0000'
+DLC1             EQU  H'0001'
+DLC2             EQU  H'0002'
+DLC3             EQU  H'0003'
+RB0_B1DLC        EQU  H'0004'
+RB1_B1DLC        EQU  H'0005'
+RXRTR_TXRTR      EQU  H'0006'
+
+RXRTR            EQU  H'0006'
+
+TXRTR            EQU  H'0006'
+
+
+;----- B1D0 Bits -----------------------------------------------------
+B1D00            EQU  H'0000'
+B1D01            EQU  H'0001'
+B1D02            EQU  H'0002'
+B1D03            EQU  H'0003'
+B1D04            EQU  H'0004'
+B1D05            EQU  H'0005'
+B1D06            EQU  H'0006'
+B1D07            EQU  H'0007'
+
+
+;----- B1D1 Bits -----------------------------------------------------
+B1D10            EQU  H'0000'
+B1D11            EQU  H'0001'
+B1D12            EQU  H'0002'
+B1D13            EQU  H'0003'
+B1D14            EQU  H'0004'
+B1D15            EQU  H'0005'
+B1D16            EQU  H'0006'
+B1D17            EQU  H'0007'
+
+
+;----- B1D2 Bits -----------------------------------------------------
+B1D20            EQU  H'0000'
+B1D21            EQU  H'0001'
+B1D22            EQU  H'0002'
+B1D23            EQU  H'0003'
+B1D24            EQU  H'0004'
+B1D25            EQU  H'0005'
+B1D26            EQU  H'0006'
+B1D27            EQU  H'0007'
+
+
+;----- B1D3 Bits -----------------------------------------------------
+B1D30            EQU  H'0000'
+B1D31            EQU  H'0001'
+B1D32            EQU  H'0002'
+B1D33            EQU  H'0003'
+B1D34            EQU  H'0004'
+B1D35            EQU  H'0005'
+B1D36            EQU  H'0006'
+B1D37            EQU  H'0007'
+
+
+;----- B1D4 Bits -----------------------------------------------------
+B1D40            EQU  H'0000'
+B1D41            EQU  H'0001'
+B1D42            EQU  H'0002'
+B1D43            EQU  H'0003'
+B1D44            EQU  H'0004'
+B1D45            EQU  H'0005'
+B1D46            EQU  H'0006'
+B1D47            EQU  H'0007'
+
+
+;----- B1D5 Bits -----------------------------------------------------
+B1D50            EQU  H'0000'
+B1D51            EQU  H'0001'
+B1D52            EQU  H'0002'
+B1D53            EQU  H'0003'
+B1D54            EQU  H'0004'
+B1D55            EQU  H'0005'
+B1D56            EQU  H'0006'
+B1D57            EQU  H'0007'
+
+
+;----- B1D6 Bits -----------------------------------------------------
+B1D60            EQU  H'0000'
+B1D61            EQU  H'0001'
+B1D62            EQU  H'0002'
+B1D63            EQU  H'0003'
+B1D64            EQU  H'0004'
+B1D65            EQU  H'0005'
+B1D66            EQU  H'0006'
+B1D67            EQU  H'0007'
+
+
+;----- B1D7 Bits -----------------------------------------------------
+B1D70            EQU  H'0000'
+B1D71            EQU  H'0001'
+B1D72            EQU  H'0002'
+B1D73            EQU  H'0003'
+B1D74            EQU  H'0004'
+B1D75            EQU  H'0005'
+B1D76            EQU  H'0006'
+B1D77            EQU  H'0007'
+
+
+;----- CANSTAT_RO8 Bits -----------------------------------------------------
+EICODE0          EQU  H'0000'
+EICODE1_ICODE0   EQU  H'0001'
+EICODE2_ICODE1   EQU  H'0002'
+EICODE3_ICODE2   EQU  H'0003'
+EICODE4          EQU  H'0004'
+
+EICODE1          EQU  H'0001'
+EICODE2          EQU  H'0002'
+EICODE3          EQU  H'0003'
+OPMODE0          EQU  H'0005'
+OPMODE1          EQU  H'0006'
+OPMODE2          EQU  H'0007'
+
+ICODE0           EQU  H'0001'
+ICODE1           EQU  H'0002'
+ICODE2           EQU  H'0003'
+
+
+
+
+;----- CANCON_RO8 Bits -----------------------------------------------------
+FP0              EQU  H'0000'
+WIN0_FP1         EQU  H'0001'
+WIN1_FP2         EQU  H'0002'
+WIN2_FP3         EQU  H'0003'
+ABAT             EQU  H'0004'
+
+WIN0             EQU  H'0001'
+WIN1             EQU  H'0002'
+WIN2             EQU  H'0003'
+
+FP1              EQU  H'0001'
+FP2              EQU  H'0002'
+FP3              EQU  H'0003'
+
+REQOP0           EQU  H'0005'
+REQOP1           EQU  H'0006'
+REQOP2           EQU  H'0007'
+
+
+
+;----- B2CON Bits -----------------------------------------------------
+FILHIT0_TXPRI0   EQU  H'0000'
+FILHIT1_TXPRI1   EQU  H'0001'
+FILHIT2_RTREN    EQU  H'0002'
+FILHIT3_TXREQ    EQU  H'0003'
+FILHIT4_TXERR    EQU  H'0004'
+RXRTRRO_TXLARB   EQU  H'0005'
+RXM1_TXABT       EQU  H'0006'
+RXFUL_TXBIF      EQU  H'0007'
+
+FILHIT0          EQU  H'0000'
+FILHIT1          EQU  H'0001'
+FILHIT2          EQU  H'0002'
+FILHIT3          EQU  H'0003'
+FILHIT4          EQU  H'0004'
+RXRTRRO_B2CON    EQU  H'0005'
+RXM1             EQU  H'0006'
+RXFUL            EQU  H'0007'
+
+TXPRI0           EQU  H'0000'
+TXPRI1           EQU  H'0001'
+RTREN            EQU  H'0002'
+TXREQ            EQU  H'0003'
+TXERR            EQU  H'0004'
+TXLARB           EQU  H'0005'
+TXABT            EQU  H'0006'
+TXBIF            EQU  H'0007'
+
+
+
+
+;----- B2SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- B2SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDE            EQU  H'0003'
+SRR              EQU  H'0004'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- B2EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- B2EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- B2DLC Bits -----------------------------------------------------
+DLC0             EQU  H'0000'
+DLC1             EQU  H'0001'
+DLC2             EQU  H'0002'
+DLC3             EQU  H'0003'
+RB0_B2DLC        EQU  H'0004'
+RB1_B2DLC        EQU  H'0005'
+RXRTR_TX         EQU  H'0006'
+
+RXRTR            EQU  H'0006'
+
+TXRTR            EQU  H'0006'
+
+
+;----- B2D0 Bits -----------------------------------------------------
+B2D00            EQU  H'0000'
+B2D01            EQU  H'0001'
+B2D02            EQU  H'0002'
+B2D03            EQU  H'0003'
+B2D04            EQU  H'0004'
+B2D05            EQU  H'0005'
+B2D06            EQU  H'0006'
+B2D07            EQU  H'0007'
+
+
+;----- B2D1 Bits -----------------------------------------------------
+B2D10            EQU  H'0000'
+B2D11            EQU  H'0001'
+B2D12            EQU  H'0002'
+B2D13            EQU  H'0003'
+B2D14            EQU  H'0004'
+B2D15            EQU  H'0005'
+B2D16            EQU  H'0006'
+B2D17            EQU  H'0007'
+
+
+;----- B2D2 Bits -----------------------------------------------------
+B2D20            EQU  H'0000'
+B2D21            EQU  H'0001'
+B2D22            EQU  H'0002'
+B2D23            EQU  H'0003'
+B2D24            EQU  H'0004'
+B2D25            EQU  H'0005'
+B2D26            EQU  H'0006'
+B2D27            EQU  H'0007'
+
+
+;----- B2D3 Bits -----------------------------------------------------
+B2D30            EQU  H'0000'
+B2D31            EQU  H'0001'
+B2D32            EQU  H'0002'
+B2D33            EQU  H'0003'
+B2D34            EQU  H'0004'
+B2D35            EQU  H'0005'
+B2D36            EQU  H'0006'
+B2D37            EQU  H'0007'
+
+
+;----- B2D4 Bits -----------------------------------------------------
+B2D40            EQU  H'0000'
+B2D41            EQU  H'0001'
+B2D42            EQU  H'0002'
+B2D43            EQU  H'0003'
+B2D44            EQU  H'0004'
+B2D45            EQU  H'0005'
+B2D46            EQU  H'0006'
+B2D47            EQU  H'0007'
+
+
+;----- B2D5 Bits -----------------------------------------------------
+B2D50            EQU  H'0000'
+B2D51            EQU  H'0001'
+B2D52            EQU  H'0002'
+B2D53            EQU  H'0003'
+B2D54            EQU  H'0004'
+B2D55            EQU  H'0005'
+B2D56            EQU  H'0006'
+B2D57            EQU  H'0007'
+
+
+;----- B2D6 Bits -----------------------------------------------------
+B2D60            EQU  H'0000'
+B2D61            EQU  H'0001'
+B2D62            EQU  H'0002'
+B2D63            EQU  H'0003'
+B2D64            EQU  H'0004'
+B2D65            EQU  H'0005'
+B2D66            EQU  H'0006'
+B2D67            EQU  H'0007'
+
+
+;----- B2D7 Bits -----------------------------------------------------
+B2D70            EQU  H'0000'
+B2D71            EQU  H'0001'
+B2D72            EQU  H'0002'
+B2D73            EQU  H'0003'
+B2D74            EQU  H'0004'
+B2D75            EQU  H'0005'
+B2D76            EQU  H'0006'
+B2D77            EQU  H'0007'
+
+
+;----- CANSTAT_RO7 Bits -----------------------------------------------------
+EICODE0          EQU  H'0000'
+EICODE1_ICODE0   EQU  H'0001'
+EIDCODE2_ICODE1  EQU  H'0002'
+EICODE3_ICOD2    EQU  H'0003'
+EICODE4          EQU  H'0004'
+
+EICODE1          EQU  H'0001'
+EICODE2          EQU  H'0002'
+EICODE3          EQU  H'0003'
+OPMODE0          EQU  H'0005'
+OPMODE1          EQU  H'0006'
+OPMODE2          EQU  H'0007'
+
+ICODE0           EQU  H'0001'
+ICODE1           EQU  H'0002'
+ICODE2           EQU  H'0003'
+
+
+
+
+;----- CANCON_RO7 Bits -----------------------------------------------------
+FP0              EQU  H'0000'
+WIN0_FP1         EQU  H'0001'
+WIN1_FP2         EQU  H'0002'
+WIN2_FP3         EQU  H'0003'
+ABAT             EQU  H'0004'
+
+WIN0             EQU  H'0001'
+WIN1             EQU  H'0002'
+WIN2             EQU  H'0003'
+REQOP0           EQU  H'0005'
+REQOP1           EQU  H'0006'
+REQOP2           EQU  H'0007'
+
+FP1              EQU  H'0001'
+FP2              EQU  H'0002'
+FP3              EQU  H'0003'
+
+
+
+
+;----- B3CON Bits -----------------------------------------------------
+FILHIT0_TXPRI0   EQU  H'0000'
+FILHIT1_TXPRI1   EQU  H'0001'
+FILHIT2_RTREN    EQU  H'0002'
+FILHIT3_TXREQ    EQU  H'0003'
+FILHIT4_TXERR    EQU  H'0004'
+RXRTRRO_TXLARB   EQU  H'0005'
+RXM1_TXABT       EQU  H'0006'
+RXFUL_TXBIF      EQU  H'0007'
+
+FILHIT0          EQU  H'0000'
+FILHIT1          EQU  H'0001'
+FILHIT2          EQU  H'0002'
+FILHIT3          EQU  H'0003'
+FILHIT4          EQU  H'0004'
+RXRTRRO_B3CON    EQU  H'0005'
+RXM1             EQU  H'0006'
+RXFUL            EQU  H'0007'
+
+TXPRI0           EQU  H'0000'
+TXPRI1           EQU  H'0001'
+RTREN            EQU  H'0002'
+TXREQ            EQU  H'0003'
+TXERR            EQU  H'0004'
+TXLARB           EQU  H'0005'
+TXABT            EQU  H'0006'
+TXBIF            EQU  H'0007'
+
+
+
+
+;----- B3SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- B3SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDE            EQU  H'0003'
+SRR              EQU  H'0004'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- B3EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- B3EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- B3DLC Bits -----------------------------------------------------
+DLC0             EQU  H'0000'
+DLC1             EQU  H'0001'
+DLC2             EQU  H'0002'
+DLC3             EQU  H'0003'
+RB0_B3DLC        EQU  H'0004'
+RB1_B3DLC        EQU  H'0005'
+RXRTR_TXRTR      EQU  H'0006'
+
+RXRTR            EQU  H'0006'
+
+TXRTR            EQU  H'0006'
+
+
+;----- B3D0 Bits -----------------------------------------------------
+B3D00            EQU  H'0000'
+B3D01            EQU  H'0001'
+B3D02            EQU  H'0002'
+B3D03            EQU  H'0003'
+B3D04            EQU  H'0004'
+B3D05            EQU  H'0005'
+B3D06            EQU  H'0006'
+B3D07            EQU  H'0007'
+
+
+;----- B3D1 Bits -----------------------------------------------------
+B3D10            EQU  H'0000'
+B3D11            EQU  H'0001'
+B3D12            EQU  H'0002'
+B3D13            EQU  H'0003'
+B3D14            EQU  H'0004'
+B3D15            EQU  H'0005'
+B3D16            EQU  H'0006'
+B3D17            EQU  H'0007'
+
+
+;----- B3D2 Bits -----------------------------------------------------
+B3D20            EQU  H'0000'
+B3D21            EQU  H'0001'
+B3D22            EQU  H'0002'
+B3D23            EQU  H'0003'
+B3D24            EQU  H'0004'
+B3D25            EQU  H'0005'
+B3D26            EQU  H'0006'
+B3D27            EQU  H'0007'
+
+
+;----- B3D3 Bits -----------------------------------------------------
+B3D30            EQU  H'0000'
+B3D31            EQU  H'0001'
+B3D32            EQU  H'0002'
+B3D33            EQU  H'0003'
+B3D34            EQU  H'0004'
+B3D35            EQU  H'0005'
+B3D36            EQU  H'0006'
+B3D37            EQU  H'0007'
+
+
+;----- B3D4 Bits -----------------------------------------------------
+B3D40            EQU  H'0000'
+B3D41            EQU  H'0001'
+B3D42            EQU  H'0002'
+B3D43            EQU  H'0003'
+B3D44            EQU  H'0004'
+B3D45            EQU  H'0005'
+B3D46            EQU  H'0006'
+B3D47            EQU  H'0007'
+
+
+;----- B3D5 Bits -----------------------------------------------------
+B3D50            EQU  H'0000'
+B3D51            EQU  H'0001'
+B3D52            EQU  H'0002'
+B3D53            EQU  H'0003'
+B3D54            EQU  H'0004'
+B3D55            EQU  H'0005'
+B3D56            EQU  H'0006'
+B3D57            EQU  H'0007'
+
+
+;----- B3D6 Bits -----------------------------------------------------
+B3D60            EQU  H'0000'
+B3D61            EQU  H'0001'
+B3D62            EQU  H'0002'
+B3D63            EQU  H'0003'
+B3D64            EQU  H'0004'
+B3D65            EQU  H'0005'
+B3D66            EQU  H'0006'
+B3D67            EQU  H'0007'
+
+
+;----- B3D7 Bits -----------------------------------------------------
+B3D70            EQU  H'0000'
+B3D71            EQU  H'0001'
+B3D72            EQU  H'0002'
+B3D73            EQU  H'0003'
+B3D74            EQU  H'0004'
+B3D75            EQU  H'0005'
+B3D76            EQU  H'0006'
+B3D77            EQU  H'0007'
+
+
+;----- CANSTAT_RO6 Bits -----------------------------------------------------
+EICODE0          EQU  H'0000'
+EICODE1_ICODE0   EQU  H'0001'
+EICODE2_ICODE1   EQU  H'0002'
+EICODE3_ICODE2   EQU  H'0003'
+EICODE4          EQU  H'0004'
+
+EICODE1          EQU  H'0001'
+EICODE2          EQU  H'0002'
+EICODE3          EQU  H'0003'
+OPMODE0          EQU  H'0005'
+OPMODE1          EQU  H'0006'
+OPMODE2          EQU  H'0007'
+
+ICODE0           EQU  H'0001'
+ICODE1           EQU  H'0002'
+ICODE2           EQU  H'0003'
+
+
+;----- CANCON_RO6 Bits -----------------------------------------------------
+FP0              EQU  H'0000'
+WIN0_FP1         EQU  H'0001'
+WIN1_FP2         EQU  H'0002'
+WIN2_FP3         EQU  H'0003'
+ABAT             EQU  H'0004'
+
+WIN0             EQU  H'0001'
+WIN1             EQU  H'0002'
+WIN2             EQU  H'0003'
+REQOP0           EQU  H'0005'
+REQOP1           EQU  H'0006'
+REQOP2           EQU  H'0007'
+
+FP1              EQU  H'0001'
+FP2              EQU  H'0002'
+FP3              EQU  H'0003'
+
+
+
+
+;----- B4CON Bits -----------------------------------------------------
+FILHIT0_TXPRI0   EQU  H'0000'
+FILHIT1_TXPRI1   EQU  H'0001'
+FILHIT2_RTREN    EQU  H'0002'
+FILHIT3_TXREQ    EQU  H'0003'
+FILHIT4_TXERR    EQU  H'0004'
+RXRTRRO_TXLARB   EQU  H'0005'
+RXM1_TXABT       EQU  H'0006'
+RXFUL_TXBIF      EQU  H'0007'
+
+FILHIT0          EQU  H'0000'
+FILHIT1          EQU  H'0001'
+FILHIT2          EQU  H'0002'
+FILHIT3          EQU  H'0003'
+FILHIT4          EQU  H'0004'
+RXRTRRO_B4CON    EQU  H'0005'
+RXM1             EQU  H'0006'
+RXFUL            EQU  H'0007'
+
+TXPRI0           EQU  H'0000'
+TXPRI1           EQU  H'0001'
+RTREN            EQU  H'0002'
+TXREQ            EQU  H'0003'
+TXERR            EQU  H'0004'
+TXLARB           EQU  H'0005'
+TXABT            EQU  H'0006'
+TXBIF            EQU  H'0007'
+
+
+
+
+;----- B4SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- B4SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDE            EQU  H'0003'
+SRR              EQU  H'0004'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- B4EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- B4EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- B4DLC Bits -----------------------------------------------------
+DLC0             EQU  H'0000'
+DLC1             EQU  H'0001'
+DLC2             EQU  H'0002'
+DLC3             EQU  H'0003'
+RB0_B4DLC        EQU  H'0004'
+RB1_B4DLC        EQU  H'0005'
+RXRTR_TXRTR      EQU  H'0006'
+
+RXRTR            EQU  H'0006'
+
+TXRTR            EQU  H'0006'
+
+
+;----- B4D0 Bits -----------------------------------------------------
+B4D00            EQU  H'0000'
+B4D01            EQU  H'0001'
+B4D02            EQU  H'0002'
+B4D03            EQU  H'0003'
+B4D04            EQU  H'0004'
+B4D05            EQU  H'0005'
+B4D06            EQU  H'0006'
+B4D07            EQU  H'0007'
+
+
+;----- B4D1 Bits -----------------------------------------------------
+B4D10            EQU  H'0000'
+B4D11            EQU  H'0001'
+B4D12            EQU  H'0002'
+B4D13            EQU  H'0003'
+B4D14            EQU  H'0004'
+B4D15            EQU  H'0005'
+B4D16            EQU  H'0006'
+B4D17            EQU  H'0007'
+
+
+;----- B4D2 Bits -----------------------------------------------------
+B4D20            EQU  H'0000'
+B4D21            EQU  H'0001'
+B4D22            EQU  H'0002'
+B4D23            EQU  H'0003'
+B4D24            EQU  H'0004'
+B4D25            EQU  H'0005'
+B4D26            EQU  H'0006'
+B4D27            EQU  H'0007'
+
+
+;----- B4D3 Bits -----------------------------------------------------
+B4D30            EQU  H'0000'
+B4D31            EQU  H'0001'
+B4D32            EQU  H'0002'
+B4D33            EQU  H'0003'
+B4D34            EQU  H'0004'
+B4D35            EQU  H'0005'
+B4D36            EQU  H'0006'
+B4D37            EQU  H'0007'
+
+
+;----- B4D4 Bits -----------------------------------------------------
+B4D40            EQU  H'0000'
+B4D41            EQU  H'0001'
+B4D42            EQU  H'0002'
+B4D43            EQU  H'0003'
+B4D44            EQU  H'0004'
+B4D45            EQU  H'0005'
+B4D46            EQU  H'0006'
+B4D47            EQU  H'0007'
+
+
+;----- B4D5 Bits -----------------------------------------------------
+B4D50            EQU  H'0000'
+B4D51            EQU  H'0001'
+B4D52            EQU  H'0002'
+B4D53            EQU  H'0003'
+B4D54            EQU  H'0004'
+B4D55            EQU  H'0005'
+B4D56            EQU  H'0006'
+B4D57            EQU  H'0007'
+
+
+;----- B4D6 Bits -----------------------------------------------------
+B4D60            EQU  H'0000'
+B4D61            EQU  H'0001'
+B4D62            EQU  H'0002'
+B4D63            EQU  H'0003'
+B4D64            EQU  H'0004'
+B4D65            EQU  H'0005'
+B4D66            EQU  H'0006'
+B4D67            EQU  H'0007'
+
+
+;----- B4D7 Bits -----------------------------------------------------
+B4D70            EQU  H'0000'
+B4D71            EQU  H'0001'
+B4D72            EQU  H'0002'
+B4D73            EQU  H'0003'
+B4D74            EQU  H'0004'
+B4D75            EQU  H'0005'
+B4D76            EQU  H'0006'
+B4D77            EQU  H'0007'
+
+
+;----- CANSTAT_RO5 Bits -----------------------------------------------------
+EICODE0          EQU  H'0000'
+EICOD1_ICODE0    EQU  H'0001'
+EICODE2_ICODE1   EQU  H'0002'
+EICODE3_ICODE2   EQU  H'0003'
+EICODE4          EQU  H'0004'
+
+EICODE1          EQU  H'0001'
+EICODE2          EQU  H'0002'
+EICODE3          EQU  H'0003'
+OPMODE0          EQU  H'0005'
+OPMODE1          EQU  H'0006'
+OPMODE2          EQU  H'0007'
+
+ICODE0           EQU  H'0001'
+ICODE1           EQU  H'0002'
+ICODE2           EQU  H'0003'
+
+
+
+
+;----- CANCON_RO5 Bits -----------------------------------------------------
+FP0              EQU  H'0000'
+WIN0_FP1         EQU  H'0001'
+WIN1_FP2         EQU  H'0002'
+WIN2_FP3         EQU  H'0003'
+ABAT             EQU  H'0004'
+
+WIN0             EQU  H'0001'
+WIN1             EQU  H'0002'
+WIN2             EQU  H'0003'
+REQOP0           EQU  H'0005'
+REQOP1           EQU  H'0006'
+REQOP2           EQU  H'0007'
+
+FP1              EQU  H'0001'
+FP2              EQU  H'0002'
+FP3              EQU  H'0003'
+
+
+
+
+;----- B5CON Bits -----------------------------------------------------
+FILHIT0_TXPRI0   EQU  H'0000'
+FILHIT1_TXPRI1   EQU  H'0001'
+FILHIT2_RTREN    EQU  H'0002'
+FILHIT3_TXREQ    EQU  H'0003'
+FILHIT4_TXERR    EQU  H'0004'
+RXRTRRO_TXLARB   EQU  H'0005'
+RXM1_TXABT       EQU  H'0006'
+RXFUL_TXBIF      EQU  H'0007'
+
+FILHIT0          EQU  H'0000'
+FILHIT1          EQU  H'0001'
+FILHIT2          EQU  H'0002'
+FILHIT3          EQU  H'0003'
+FILHIT4          EQU  H'0004'
+RXRTRRO_B5CON    EQU  H'0005'
+RXM1             EQU  H'0006'
+RXFUL            EQU  H'0007'
+
+TXPRI0           EQU  H'0000'
+TXPRI1           EQU  H'0001'
+RTREN            EQU  H'0002'
+TXREQ            EQU  H'0003'
+TXERR            EQU  H'0004'
+TXLARB           EQU  H'0005'
+TXABT            EQU  H'0006'
+TXBIF            EQU  H'0007'
+
+
+
+
+;----- B5SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- B5SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDE            EQU  H'0003'
+SRR              EQU  H'0004'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- B5EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- B5EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- B5DLC Bits -----------------------------------------------------
+DLC0             EQU  H'0000'
+DLC1             EQU  H'0001'
+DLC2             EQU  H'0002'
+DLC3             EQU  H'0003'
+RB0_B5DLC        EQU  H'0004'
+RB1_B5DLC        EQU  H'0005'
+RXRTR_TXRTR      EQU  H'0006'
+
+RXRTR            EQU  H'0006'
+
+TXRTR            EQU  H'0006'
+
+
+;----- B5D0 Bits -----------------------------------------------------
+B5D00            EQU  H'0000'
+B5D01            EQU  H'0001'
+B5D02            EQU  H'0002'
+B5D03            EQU  H'0003'
+B5D04            EQU  H'0004'
+B5D05            EQU  H'0005'
+B5D06            EQU  H'0006'
+B5D07            EQU  H'0007'
+
+
+;----- B5D1 Bits -----------------------------------------------------
+B5D10            EQU  H'0000'
+B5D11            EQU  H'0001'
+B5D12            EQU  H'0002'
+B5D13            EQU  H'0003'
+B5D14            EQU  H'0004'
+B5D15            EQU  H'0005'
+B5D16            EQU  H'0006'
+B5D17            EQU  H'0007'
+
+
+;----- B5D2 Bits -----------------------------------------------------
+B5D20            EQU  H'0000'
+B5D21            EQU  H'0001'
+B5D22            EQU  H'0002'
+B5D23            EQU  H'0003'
+B5D24            EQU  H'0004'
+B5D25            EQU  H'0005'
+B5D26            EQU  H'0006'
+B5D27            EQU  H'0007'
+
+
+;----- B5D3 Bits -----------------------------------------------------
+B5D30            EQU  H'0000'
+B5D31            EQU  H'0001'
+B5D32            EQU  H'0002'
+B5D33            EQU  H'0003'
+B5D34            EQU  H'0004'
+B5D35            EQU  H'0005'
+B5D36            EQU  H'0006'
+B5D37            EQU  H'0007'
+
+
+;----- B5D4 Bits -----------------------------------------------------
+B5D40            EQU  H'0000'
+B5D41            EQU  H'0001'
+B5D42            EQU  H'0002'
+B5D43            EQU  H'0003'
+B5D44            EQU  H'0004'
+B5D45            EQU  H'0005'
+B5D46            EQU  H'0006'
+B5D47            EQU  H'0007'
+
+
+;----- B5D5 Bits -----------------------------------------------------
+B5D50            EQU  H'0000'
+B5D51            EQU  H'0001'
+B5D52            EQU  H'0002'
+B5D53            EQU  H'0003'
+B5D54            EQU  H'0004'
+B5D55            EQU  H'0005'
+B5D56            EQU  H'0006'
+B5D57            EQU  H'0007'
+
+
+;----- B5D6 Bits -----------------------------------------------------
+B5D60            EQU  H'0000'
+B5D61            EQU  H'0001'
+B5D62            EQU  H'0002'
+B5D63            EQU  H'0003'
+B5D64            EQU  H'0004'
+B5D65            EQU  H'0005'
+B5D66            EQU  H'0006'
+B5D67            EQU  H'0007'
+
+
+;----- B5D7 Bits -----------------------------------------------------
+B5D70            EQU  H'0000'
+B5D71            EQU  H'0001'
+B5D72            EQU  H'0002'
+B5D73            EQU  H'0003'
+B5D74            EQU  H'0004'
+B5D75            EQU  H'0005'
+B5D76            EQU  H'0006'
+B5D77            EQU  H'0007'
+
+
+;----- CANSTAT_RO4 Bits -----------------------------------------------------
+EICODE0          EQU  H'0000'
+EICODE1_ICODE0   EQU  H'0001'
+EICODE2_ICODE1   EQU  H'0002'
+EICODE3_ICODE2   EQU  H'0003'
+EIDCODE4         EQU  H'0004'
+
+EICODE1          EQU  H'0001'
+EICODE2          EQU  H'0002'
+EICODE3          EQU  H'0003'
+OPMODE0          EQU  H'0005'
+OPMODE1          EQU  H'0006'
+OPMODE2          EQU  H'0007'
+
+ICODE0           EQU  H'0001'
+ICODE1           EQU  H'0002'
+ICODE2           EQU  H'0003'
+
+
+
+
+;----- CANCON_RO4 Bits -----------------------------------------------------
+FP0              EQU  H'0000'
+WIN0_FP1         EQU  H'0001'
+WIN1_FP2         EQU  H'0002'
+WIN2_FP3         EQU  H'0003'
+ABAT             EQU  H'0004'
+
+WIN0             EQU  H'0001'
+WIN1             EQU  H'0002'
+WIN2             EQU  H'0003'
+REQOP0           EQU  H'0005'
+REQOP1           EQU  H'0006'
+REQOP2           EQU  H'0007'
+
+FP1              EQU  H'0001'
+FP2              EQU  H'0002'
+FP3              EQU  H'0003'
+
+
+
+
+;----- RXF0SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF0SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF0EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF0EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF1SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF1SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF1EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF1EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF2SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF2SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF2EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF2EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF3SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF3SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF3EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF3EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF4SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF4SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF4EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF4EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF5SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF5SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF5EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF5EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXM0SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXM0SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXM0EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXM0EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXM1SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXM1SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXM1EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXM1EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- TXB2CON Bits -----------------------------------------------------
+TXREQ            EQU  H'0003'
+TXERR            EQU  H'0004'
+TXLARB           EQU  H'0005'
+TXABT            EQU  H'0006'
+TXBIF            EQU  H'0007'
+
+TXPRI0           EQU  H'0000'
+TXPRI1           EQU  H'0001'
+
+
+;----- TXB2SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- TXB2SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDE            EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- TXB2EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- TXB2EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- TXB2DLC Bits -----------------------------------------------------
+TXRTR            EQU  H'0006'
+
+DLC0             EQU  H'0000'
+DLC1             EQU  H'0001'
+DLC2             EQU  H'0002'
+DLC3             EQU  H'0003'
+
+
+;----- TXB2D0 Bits -----------------------------------------------------
+TXB2D00          EQU  H'0000'
+TXB2D01          EQU  H'0001'
+TXB2D02          EQU  H'0002'
+TXB2D03          EQU  H'0003'
+TXB2D04          EQU  H'0004'
+TXB2D05          EQU  H'0005'
+TXB2D06          EQU  H'0006'
+TXB2D07          EQU  H'0007'
+
+
+;----- TXB2D1 Bits -----------------------------------------------------
+TXB2D10          EQU  H'0000'
+TXB2D11          EQU  H'0001'
+TXB2D12          EQU  H'0002'
+TXB2D13          EQU  H'0003'
+TXB2D14          EQU  H'0004'
+TXB2D15          EQU  H'0005'
+TXB2D16          EQU  H'0006'
+TXB2D17          EQU  H'0007'
+
+
+;----- TXB2D2 Bits -----------------------------------------------------
+TXB2D20          EQU  H'0000'
+TXB2D21          EQU  H'0001'
+TXB2D22          EQU  H'0002'
+TXB2D23          EQU  H'0003'
+TXB2D24          EQU  H'0004'
+TXB2D25          EQU  H'0005'
+TXB2D26          EQU  H'0006'
+TXB2D27          EQU  H'0007'
+
+
+;----- TXB2D3 Bits -----------------------------------------------------
+TXB2D30          EQU  H'0000'
+TXB2D31          EQU  H'0001'
+TXB2D32          EQU  H'0002'
+TXB2D33          EQU  H'0003'
+TXB2D34          EQU  H'0004'
+TXB2D35          EQU  H'0005'
+TXB2D36          EQU  H'0006'
+TXB2D37          EQU  H'0007'
+
+
+;----- TXB2D4 Bits -----------------------------------------------------
+TXB2D40          EQU  H'0000'
+TXB2D41          EQU  H'0001'
+TXB2D42          EQU  H'0002'
+TXB2D43          EQU  H'0003'
+TXB2D44          EQU  H'0004'
+TXB2D45          EQU  H'0005'
+TXB2D46          EQU  H'0006'
+TXB2D47          EQU  H'0007'
+
+
+;----- TXB2D5 Bits -----------------------------------------------------
+TXB2D50          EQU  H'0000'
+TXB2D51          EQU  H'0001'
+TXB2D52          EQU  H'0002'
+TXB2D53          EQU  H'0003'
+TXB2D54          EQU  H'0004'
+TXB2D55          EQU  H'0005'
+TXB2D56          EQU  H'0006'
+TXB2D57          EQU  H'0007'
+
+
+;----- TXB2D6 Bits -----------------------------------------------------
+TXB2D60          EQU  H'0000'
+TXB2D61          EQU  H'0001'
+TXB2D62          EQU  H'0002'
+TXB2D63          EQU  H'0003'
+TXB2D64          EQU  H'0004'
+TXB2D65          EQU  H'0005'
+TXB2D66          EQU  H'0006'
+TXB2D67          EQU  H'0007'
+
+
+;----- TXB2D7 Bits -----------------------------------------------------
+TXB2D70          EQU  H'0000'
+TXB2D71          EQU  H'0001'
+TXB2D72          EQU  H'0002'
+TXB2D73          EQU  H'0003'
+TXB2D74          EQU  H'0004'
+TXB2D75          EQU  H'0005'
+TXB2D76          EQU  H'0006'
+TXB2D77          EQU  H'0007'
+
+
+;----- CANSTAT_R03 Bits -----------------------------------------------------
+EICODE0          EQU  H'0000'
+EICODE1_ICODE0   EQU  H'0001'
+EICODE2_ICODE1   EQU  H'0002'
+EICODE3_ICODE2   EQU  H'0003'
+EICODE4          EQU  H'0004'
+
+EICODE1          EQU  H'0001'
+EICODE2          EQU  H'0002'
+EICODE3          EQU  H'0003'
+OPMODE0          EQU  H'0005'
+OPMODE1          EQU  H'0006'
+OPMODE2          EQU  H'0007'
+
+ICODE0           EQU  H'0001'
+ICODE1           EQU  H'0002'
+ICODE2           EQU  H'0003'
+
+
+
+
+;----- CANCON_R03 Bits -----------------------------------------------------
+FP0              EQU  H'0000'
+WIN0_FP1         EQU  H'0001'
+WIN1_FP2         EQU  H'0002'
+WIN2_FP3         EQU  H'0003'
+ABAT             EQU  H'0004'
+
+WIN0             EQU  H'0001'
+WIN1             EQU  H'0002'
+WIN2             EQU  H'0003'
+REQOP0           EQU  H'0005'
+REQOP1           EQU  H'0006'
+REQOP2           EQU  H'0007'
+
+FP1              EQU  H'0001'
+FP2              EQU  H'0002'
+FP3              EQU  H'0003'
+
+
+
+
+;----- TXB1CON Bits -----------------------------------------------------
+TXREQ            EQU  H'0003'
+TXERR            EQU  H'0004'
+TXLARB           EQU  H'0005'
+TXABT            EQU  H'0006'
+TXBIF            EQU  H'0007'
+
+TXPRI0           EQU  H'0000'
+TXPRI1           EQU  H'0001'
+
+
+;----- TXB1SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- TXB1SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDE            EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- TXB1EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- TXB1EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- TXB1DLC Bits -----------------------------------------------------
+TXRTR            EQU  H'0006'
+
+DLC0             EQU  H'0000'
+DLC1             EQU  H'0001'
+DLC2             EQU  H'0002'
+DLC3             EQU  H'0003'
+
+
+;----- TXB1D0 Bits -----------------------------------------------------
+TXB1D00          EQU  H'0000'
+TXB1D01          EQU  H'0001'
+TXB1D02          EQU  H'0002'
+TXB1D03          EQU  H'0003'
+TXB1D04          EQU  H'0004'
+TXB1D05          EQU  H'0005'
+TXB1D06          EQU  H'0006'
+TXB1D07          EQU  H'0007'
+
+
+;----- TXB1D1 Bits -----------------------------------------------------
+TXB1D10          EQU  H'0000'
+TXB1D11          EQU  H'0001'
+TXB1D12          EQU  H'0002'
+TXB1D13          EQU  H'0003'
+TXB1D14          EQU  H'0004'
+TXB1D15          EQU  H'0005'
+TXB1D16          EQU  H'0006'
+TXB1D17          EQU  H'0007'
+
+
+;----- TXB1D2 Bits -----------------------------------------------------
+TXB1D20          EQU  H'0000'
+TXB1D21          EQU  H'0001'
+TXB1D22          EQU  H'0002'
+TXB1D23          EQU  H'0003'
+TXB1D24          EQU  H'0004'
+TXB1D25          EQU  H'0005'
+TXB1D26          EQU  H'0006'
+TXB1D27          EQU  H'0007'
+
+
+;----- TXB1D3 Bits -----------------------------------------------------
+TXB1D30          EQU  H'0000'
+TXB1D31          EQU  H'0001'
+TXB1D32          EQU  H'0002'
+TXB1D33          EQU  H'0003'
+TXB1D34          EQU  H'0004'
+TXB1D35          EQU  H'0005'
+TXB1D36          EQU  H'0006'
+TXB1D37          EQU  H'0007'
+
+
+;----- TXB1D4 Bits -----------------------------------------------------
+TXB1D40          EQU  H'0000'
+TXB1D41          EQU  H'0001'
+TXB1D42          EQU  H'0002'
+TXB1D43          EQU  H'0003'
+TXB1D44          EQU  H'0004'
+TXB1D45          EQU  H'0005'
+TXB1D46          EQU  H'0006'
+TXB1D47          EQU  H'0007'
+
+
+;----- TXB1D5 Bits -----------------------------------------------------
+TXB1D50          EQU  H'0000'
+TXB1D51          EQU  H'0001'
+TXB1D52          EQU  H'0002'
+TXB1D53          EQU  H'0003'
+TXB1D54          EQU  H'0004'
+TXB1D55          EQU  H'0005'
+TXB1D56          EQU  H'0006'
+TXB1D57          EQU  H'0007'
+
+
+;----- TXB1D6 Bits -----------------------------------------------------
+TXB1D60          EQU  H'0000'
+TXB1D61          EQU  H'0001'
+TXB1D62          EQU  H'0002'
+TXB1D63          EQU  H'0003'
+TXB1D64          EQU  H'0004'
+TXB1D65          EQU  H'0005'
+TXB1D66          EQU  H'0006'
+TXB1D67          EQU  H'0007'
+
+
+;----- TXB1D7 Bits -----------------------------------------------------
+TXB1D70          EQU  H'0000'
+TXB1D71          EQU  H'0001'
+TXB1D72          EQU  H'0002'
+TXB1D73          EQU  H'0003'
+TXB1D74          EQU  H'0004'
+TXB1D75          EQU  H'0005'
+TXB1D76          EQU  H'0006'
+TXB1D77          EQU  H'0007'
+
+
+;----- CANSTAT_RO2 Bits -----------------------------------------------------
+EICODE0          EQU  H'0000'
+EICODE1_ICODE0   EQU  H'0001'
+EICODE2_ICODE1   EQU  H'0002'
+EICODE3_ICODE2   EQU  H'0003'
+EICODE4          EQU  H'0004'
+
+EICODE1          EQU  H'0001'
+EICODE2          EQU  H'0002'
+EICODE3          EQU  H'0003'
+OPMODE0          EQU  H'0005'
+OPMODE1          EQU  H'0006'
+OPMODE2          EQU  H'0007'
+
+ICODE0           EQU  H'0001'
+ICODE1           EQU  H'0002'
+ICODE2           EQU  H'0003'
+
+
+;----- CANCON_RO2 Bits -----------------------------------------------------
+FP0              EQU  H'0000'
+WIN0_FP1         EQU  H'0001'
+WIN1_FP2         EQU  H'0002'
+WIN2_FP3         EQU  H'0003'
+ABAT             EQU  H'0004'
+
+WIN0             EQU  H'0001'
+WIN1             EQU  H'0002'
+WIN2             EQU  H'0003'
+REQOP0           EQU  H'0005'
+REQOP1           EQU  H'0006'
+REQOP2           EQU  H'0007'
+
+FP1              EQU  H'0001'
+FP2              EQU  H'0002'
+FP3              EQU  H'0003'
+
+
+
+
+;----- TXB0CON Bits -----------------------------------------------------
+TXREQ            EQU  H'0003'
+TXERR            EQU  H'0004'
+TXLARB           EQU  H'0005'
+TXABT            EQU  H'0006'
+TXBIF            EQU  H'0007'
+
+TXPRI0           EQU  H'0000'
+TXPRI1           EQU  H'0001'
+
+
+;----- TXB0SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- TXB0SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDE            EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- TXB0EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- TXB0EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- TXB0DLC Bits -----------------------------------------------------
+TXRTR            EQU  H'0006'
+
+DLC0             EQU  H'0000'
+DLC1             EQU  H'0001'
+DLC2             EQU  H'0002'
+DLC3             EQU  H'0003'
+
+
+;----- TXB0D0 Bits -----------------------------------------------------
+TXB0D00          EQU  H'0000'
+TXB0D01          EQU  H'0001'
+TXB0D02          EQU  H'0002'
+TXB0D03          EQU  H'0003'
+TXB0D04          EQU  H'0004'
+TXB0D05          EQU  H'0005'
+TXB0D06          EQU  H'0006'
+TXB0D07          EQU  H'0007'
+
+
+;----- TXB0D1 Bits -----------------------------------------------------
+TXB0D10          EQU  H'0000'
+TXB0D11          EQU  H'0001'
+TXB0D12          EQU  H'0002'
+TXB0D13          EQU  H'0003'
+TXB0D14          EQU  H'0004'
+TXB0D15          EQU  H'0005'
+TXB0D16          EQU  H'0006'
+TXB0D17          EQU  H'0007'
+
+
+;----- TXB0D2 Bits -----------------------------------------------------
+TXB0D20          EQU  H'0000'
+TXB0D21          EQU  H'0001'
+TXB0D22          EQU  H'0002'
+TXB0D23          EQU  H'0003'
+TXB0D24          EQU  H'0004'
+TXB0D25          EQU  H'0005'
+TXB0D26          EQU  H'0006'
+TXB0D27          EQU  H'0007'
+
+
+;----- TXB0D3 Bits -----------------------------------------------------
+TXB0D30          EQU  H'0000'
+TXB0D31          EQU  H'0001'
+TXB0D32          EQU  H'0002'
+TXB0D33          EQU  H'0003'
+TXB0D34          EQU  H'0004'
+TXB0D35          EQU  H'0005'
+TXB0D36          EQU  H'0006'
+TXB0D37          EQU  H'0007'
+
+
+;----- TXB0D4 Bits -----------------------------------------------------
+TXB0D40          EQU  H'0000'
+TXB0D41          EQU  H'0001'
+TXB0D42          EQU  H'0002'
+TXB0D43          EQU  H'0003'
+TXB0D44          EQU  H'0004'
+TXB0D45          EQU  H'0005'
+TXB0D46          EQU  H'0006'
+TXB0D47          EQU  H'0007'
+
+
+;----- TXB0D5 Bits -----------------------------------------------------
+TXB0D50          EQU  H'0000'
+TXB0D51          EQU  H'0001'
+TXB0D52          EQU  H'0002'
+TXB0D53          EQU  H'0003'
+TXB0D54          EQU  H'0004'
+TXB0D55          EQU  H'0005'
+TXB0D56          EQU  H'0006'
+TXB0D57          EQU  H'0007'
+
+
+;----- TXB0D6 Bits -----------------------------------------------------
+TXB0D60          EQU  H'0000'
+TXB0D61          EQU  H'0001'
+TXB0D62          EQU  H'0002'
+TXB0D63          EQU  H'0003'
+TXB0D64          EQU  H'0004'
+TXB0D65          EQU  H'0005'
+TXB0D66          EQU  H'0006'
+TXB0D67          EQU  H'0007'
+
+
+;----- TXB0D7 Bits -----------------------------------------------------
+TXB0D70          EQU  H'0000'
+TXB0D71          EQU  H'0001'
+TXB0D72          EQU  H'0002'
+TXB0D73          EQU  H'0003'
+TXB0D74          EQU  H'0004'
+TXB0D75          EQU  H'0005'
+TXB0D76          EQU  H'0006'
+TXB0D77          EQU  H'0007'
+
+
+;----- CANSTAT_RO1 Bits -----------------------------------------------------
+EICODE0          EQU  H'0000'
+EICODE1_ICODE0   EQU  H'0001'
+EICODE2_ICODE1   EQU  H'0002'
+EICODE3_ICODE2   EQU  H'0003'
+EICODE4          EQU  H'0004'
+
+EICODE1          EQU  H'0001'
+EICODE2          EQU  H'0002'
+EICODE3          EQU  H'0003'
+OPMODE0          EQU  H'0005'
+OPMODE1          EQU  H'0006'
+OPMODE2          EQU  H'0007'
+
+ICODE0           EQU  H'0001'
+ICODE1           EQU  H'0002'
+ICODE2           EQU  H'0003'
+
+
+
+
+;----- CANCON_RO1 Bits -----------------------------------------------------
+FP0              EQU  H'0000'
+WIN0_FP1         EQU  H'0001'
+WIN1_FP2         EQU  H'0002'
+WIN2_FP3         EQU  H'0003'
+ABAT             EQU  H'0004'
+
+WIN0             EQU  H'0001'
+WIN1             EQU  H'0002'
+WIN2             EQU  H'0003'
+REQOP0           EQU  H'0005'
+REQOP1           EQU  H'0006'
+REQOP2           EQU  H'0007'
+
+FP1              EQU  H'0001'
+FP2              EQU  H'0002'
+FP3              EQU  H'0003'
+
+
+
+
+;----- RXB1CON Bits -----------------------------------------------------
+FILHIT0          EQU  H'0000'
+FILHIT1          EQU  H'0001'
+FILHIT2          EQU  H'0002'
+RXRTRRO_FILHIT3  EQU  H'0003'
+FILHIT4          EQU  H'0004'
+RXM0_RTRRO       EQU  H'0005'
+RXM1             EQU  H'0006'
+RXFUL            EQU  H'0007'
+
+RXRTRRO_RXB1CON  EQU  H'0003'
+RXM0             EQU  H'0005'
+
+FILHIT3          EQU  H'0003'
+RTRRO            EQU  H'0005'
+
+
+;----- RXB1SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXB1SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXID             EQU  H'0003'
+SRR              EQU  H'0004'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXB1EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXB1EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXB1DLC Bits -----------------------------------------------------
+RXRTR            EQU  H'0006'
+
+DLC0             EQU  H'0000'
+DLC1             EQU  H'0001'
+DLC2             EQU  H'0002'
+DLC3             EQU  H'0003'
+RB0_RXB1DLC      EQU  H'0004'
+RB1_RXB1DLC      EQU  H'0005'
+
+
+;----- RXB1D0 Bits -----------------------------------------------------
+RXB1D00          EQU  H'0000'
+RXB1D01          EQU  H'0001'
+RXB1D02          EQU  H'0002'
+RXB1D03          EQU  H'0003'
+RXB1D04          EQU  H'0004'
+RXB1D05          EQU  H'0005'
+RXB1D06          EQU  H'0006'
+RXB1D07          EQU  H'0007'
+
+
+;----- RXB1D1 Bits -----------------------------------------------------
+RXB1D10          EQU  H'0000'
+RXB1D11          EQU  H'0001'
+RXB1D12          EQU  H'0002'
+RXB1D13          EQU  H'0003'
+RXB1D14          EQU  H'0004'
+RXB1D15          EQU  H'0005'
+RXB1D16          EQU  H'0006'
+RXB1D17          EQU  H'0007'
+
+
+;----- RXB1D2 Bits -----------------------------------------------------
+RXB1D20          EQU  H'0000'
+RXB1D21          EQU  H'0001'
+RXB1D22          EQU  H'0002'
+RXB1D23          EQU  H'0003'
+RXB1D24          EQU  H'0004'
+RXB1D25          EQU  H'0005'
+RXB1D26          EQU  H'0006'
+RXB1D27          EQU  H'0007'
+
+
+;----- RXB1D3 Bits -----------------------------------------------------
+RXB1D30          EQU  H'0000'
+RXB1D31          EQU  H'0001'
+RXB1D32          EQU  H'0002'
+RXB1D33          EQU  H'0003'
+RXB1D34          EQU  H'0004'
+RXB1D35          EQU  H'0005'
+RXB1D36          EQU  H'0006'
+RXB1D37          EQU  H'0007'
+
+
+;----- RXB1D4 Bits -----------------------------------------------------
+RXB1D40          EQU  H'0000'
+RXB1D41          EQU  H'0001'
+RXB1D42          EQU  H'0002'
+RXB1D43          EQU  H'0003'
+RXB1D44          EQU  H'0004'
+RXB1D45          EQU  H'0005'
+RXB1D46          EQU  H'0006'
+RXB1D47          EQU  H'0007'
+
+
+;----- RXB1D5 Bits -----------------------------------------------------
+RXB1D50          EQU  H'0000'
+RXB1D51          EQU  H'0001'
+RXB1D52          EQU  H'0002'
+RXB1D53          EQU  H'0003'
+RXB1D54          EQU  H'0004'
+RXB1D55          EQU  H'0005'
+RXB1D56          EQU  H'0006'
+RXB1D57          EQU  H'0007'
+
+
+;----- RXB1D6 Bits -----------------------------------------------------
+RXB1D60          EQU  H'0000'
+RXB1D61          EQU  H'0001'
+RXB1D62          EQU  H'0002'
+RXB1D63          EQU  H'0003'
+RXB1D64          EQU  H'0004'
+RXB1D65          EQU  H'0005'
+RXB1D66          EQU  H'0006'
+RXB1D67          EQU  H'0007'
+
+
+;----- RXB1D7 Bits -----------------------------------------------------
+RXB1D70          EQU  H'0000'
+RXB1D71          EQU  H'0001'
+RXB1D72          EQU  H'0002'
+RXB1D73          EQU  H'0003'
+RXB1D74          EQU  H'0004'
+RXB1D75          EQU  H'0005'
+RXB1D76          EQU  H'0006'
+RXB1D77          EQU  H'0007'
+
+
+;----- CANSTAT_RO0 Bits -----------------------------------------------------
+EICODE0          EQU  H'0000'
+EICODE1_ICODE0   EQU  H'0001'
+EICODE2_ICODE1   EQU  H'0002'
+EICODE3_ICODE2   EQU  H'0003'
+EICODE4          EQU  H'0004'
+
+EICODE1          EQU  H'0001'
+EICODE2          EQU  H'0002'
+EICODE3          EQU  H'0003'
+OPMODE0          EQU  H'0005'
+OPMODE1          EQU  H'0006'
+OPMODE2          EQU  H'0007'
+
+ICODE0           EQU  H'0001'
+ICODE1           EQU  H'0002'
+ICODE2           EQU  H'0003'
+
+
+
+
+;----- CANCON_RO0 Bits -----------------------------------------------------
+FP0              EQU  H'0000'
+WIN0_FP1         EQU  H'0001'
+WIN1_FP2         EQU  H'0002'
+WIN2_FP3         EQU  H'0003'
+ABAT             EQU  H'0004'
+
+WIN0             EQU  H'0001'
+WIN1             EQU  H'0002'
+WIN2             EQU  H'0003'
+REQOP0           EQU  H'0005'
+REQOP1           EQU  H'0006'
+REQOP2           EQU  H'0007'
+
+FP1              EQU  H'0001'
+FP2              EQU  H'0002'
+FP3              EQU  H'0003'
+
+
+
+
+;----- STATUS_CSHAD Bits -----------------------------------------------------
+C                EQU  H'0000'
+DC               EQU  H'0001'
+Z                EQU  H'0002'
+OV_STATUS_CSHAD  EQU  H'0003'
+N                EQU  H'0004'
+NOT_PD           EQU  H'0005'
+NOT_TO           EQU  H'0006'
+
+PD               EQU  H'0005'
+TO               EQU  H'0006'
+
+
+;----- SHADCON Bits -----------------------------------------------------
+SHADLO           EQU  H'0000'
+
+
+;----- STATUS_SHAD Bits -----------------------------------------------------
+C                EQU  H'0000'
+DC               EQU  H'0001'
+Z                EQU  H'0002'
+OV_STATUS_SHAD   EQU  H'0003'
+N                EQU  H'0004'
+NOT_PD           EQU  H'0005'
+NOT_TO           EQU  H'0006'
+
+PD               EQU  H'0005'
+TO               EQU  H'0006'
+
+
+;----- WDTCON0 Bits -----------------------------------------------------
+SEN_WDTCON0      EQU  H'0000'
+
+SWDTEN           EQU  H'0000'
+
+WDTSEN           EQU  H'0000'
+
+WDTPS0           EQU  H'0001'
+WDTPS1           EQU  H'0002'
+WDTPS2           EQU  H'0003'
+WDTPS3           EQU  H'0004'
+WDTPS4           EQU  H'0005'
+
+
+;----- WDTCON1 Bits -----------------------------------------------------
+WINDOW0          EQU  H'0000'
+WINDOW1          EQU  H'0001'
+WINDOW2          EQU  H'0002'
+
+
+WDTWINDOW0       EQU  H'0000'
+WDTWINDOW1       EQU  H'0001'
+WDTWINDOW2       EQU  H'0002'
+WDTCS0           EQU  H'0004'
+WDTCS1           EQU  H'0005'
+WDTCS2           EQU  H'0006'
+
+
+;----- WDTPSL Bits -----------------------------------------------------
+PSCNT0           EQU  H'0000'
+PSCNT1           EQU  H'0001'
+PSCNT2           EQU  H'0002'
+PSCNT3           EQU  H'0003'
+PSCNT4           EQU  H'0004'
+PSCNT5           EQU  H'0005'
+PSCNT6           EQU  H'0006'
+PSCNT7           EQU  H'0007'
+
+
+WDTPSCNT0        EQU  H'0000'
+WDTPSCNT1        EQU  H'0001'
+WDTPSCNT2        EQU  H'0002'
+WDTPSCNT3        EQU  H'0003'
+WDTPSCNT4        EQU  H'0004'
+WDTPSCNT5        EQU  H'0005'
+WDTPSCNT6        EQU  H'0006'
+WDTPSCNT7        EQU  H'0007'
+
+
+;----- WDTPSH Bits -----------------------------------------------------
+PSCNT8           EQU  H'0000'
+PSCNT9           EQU  H'0001'
+PSCNT10          EQU  H'0002'
+PSCNT11          EQU  H'0003'
+PSCNT12          EQU  H'0004'
+PSCNT13          EQU  H'0005'
+PSCNT14          EQU  H'0006'
+PSCNT15          EQU  H'0007'
+
+
+WDTPSCNT8        EQU  H'0000'
+WDTPSCNT9        EQU  H'0001'
+WDTPSCNT10       EQU  H'0002'
+WDTPSCNT11       EQU  H'0003'
+WDTPSCNT12       EQU  H'0004'
+WDTPSCNT13       EQU  H'0005'
+WDTPSCNT14       EQU  H'0006'
+WDTPSCNT15       EQU  H'0007'
+
+
+;----- WDTTMR Bits -----------------------------------------------------
+PSCNT16          EQU  H'0000'
+PSCNT17          EQU  H'0001'
+STATE            EQU  H'0002'
+
+WDTPSCNT16       EQU  H'0000'
+WDTPSCNT17       EQU  H'0001'
+WDTSTATE         EQU  H'0002'
+WDTTMR0          EQU  H'0003'
+WDTTMR1          EQU  H'0004'
+WDTTMR2          EQU  H'0005'
+WDTTMR3          EQU  H'0006'
+WDTTMR4          EQU  H'0007'
+
+
+;----- CRCDATL Bits -----------------------------------------------------
+DATA0            EQU  H'0000'
+DATA1            EQU  H'0001'
+DATA2            EQU  H'0002'
+DATA3            EQU  H'0003'
+DATA4            EQU  H'0004'
+DATA5            EQU  H'0005'
+DATA6            EQU  H'0006'
+DATA7            EQU  H'0007'
+
+
+;----- CRCDATH Bits -----------------------------------------------------
+DATA8            EQU  H'0000'
+DATA9            EQU  H'0001'
+DATA10           EQU  H'0002'
+DATA11           EQU  H'0003'
+DATA12           EQU  H'0004'
+DATA13           EQU  H'0005'
+DATA14           EQU  H'0006'
+DATA15           EQU  H'0007'
+
+
+;----- CRCACCL Bits -----------------------------------------------------
+ACC0             EQU  H'0000'
+ACC1             EQU  H'0001'
+ACC2             EQU  H'0002'
+ACC3             EQU  H'0003'
+ACC4             EQU  H'0004'
+ACC5             EQU  H'0005'
+ACC6             EQU  H'0006'
+ACC7             EQU  H'0007'
+
+
+;----- CRCACCH Bits -----------------------------------------------------
+ACC8             EQU  H'0000'
+ACC9             EQU  H'0001'
+ACC10            EQU  H'0002'
+ACC11            EQU  H'0003'
+ACC12            EQU  H'0004'
+ACC13            EQU  H'0005'
+ACC14            EQU  H'0006'
+ACC15            EQU  H'0007'
+
+
+;----- CRCSHIFTL Bits -----------------------------------------------------
+SHFT0            EQU  H'0000'
+SHFT1            EQU  H'0001'
+SHFT2            EQU  H'0002'
+SHFT3            EQU  H'0003'
+SHFT4            EQU  H'0004'
+SHFT5            EQU  H'0005'
+SHFT6            EQU  H'0006'
+SHFT7            EQU  H'0007'
+
+
+;----- CRCSHIFTH Bits -----------------------------------------------------
+SHFT8            EQU  H'0000'
+SHFT9            EQU  H'0001'
+SHFT10           EQU  H'0002'
+SHFT11           EQU  H'0003'
+SHFT12           EQU  H'0004'
+SHFT13           EQU  H'0005'
+SHFT14           EQU  H'0006'
+SHFT15           EQU  H'0007'
+
+
+;----- CRCXORL Bits -----------------------------------------------------
+X1               EQU  H'0001'
+X2               EQU  H'0002'
+X3               EQU  H'0003'
+X4               EQU  H'0004'
+X5               EQU  H'0005'
+X6               EQU  H'0006'
+X7               EQU  H'0007'
+
+
+;----- CRCXORH Bits -----------------------------------------------------
+X8               EQU  H'0000'
+X9               EQU  H'0001'
+X10              EQU  H'0002'
+X11              EQU  H'0003'
+X12              EQU  H'0004'
+X13              EQU  H'0005'
+X14              EQU  H'0006'
+X15              EQU  H'0007'
+
+
+;----- CRCCON0 Bits -----------------------------------------------------
+FULL             EQU  H'0000'
+SHIFTM           EQU  H'0001'
+ACCM             EQU  H'0004'
+BUSY_CRCCON0     EQU  H'0005'
+CRCGO            EQU  H'0006'
+EN               EQU  H'0007'
+
+CRCEN            EQU  H'0007'
+
+
+;----- CRCCON1 Bits -----------------------------------------------------
+PLEN0            EQU  H'0000'
+PLEN1            EQU  H'0001'
+PLEN2            EQU  H'0002'
+PLEN3            EQU  H'0003'
+DLEN0            EQU  H'0004'
+DLEN1            EQU  H'0005'
+DLEN2            EQU  H'0006'
+DLEN3            EQU  H'0007'
+
+
+;----- SCANLADRL Bits -----------------------------------------------------
+LADR0            EQU  H'0000'
+LADR1            EQU  H'0001'
+LADR2            EQU  H'0002'
+LADR3            EQU  H'0003'
+LADR4            EQU  H'0004'
+LADR5            EQU  H'0005'
+LADR6            EQU  H'0006'
+LADR7            EQU  H'0007'
+
+
+SCANLADR0        EQU  H'0000'
+SCANLADR1        EQU  H'0001'
+SCANLADR2        EQU  H'0002'
+SCANLADR3        EQU  H'0003'
+SCANLADR4        EQU  H'0004'
+SCANLADR5        EQU  H'0005'
+SCANLADR6        EQU  H'0006'
+SCANLADR7        EQU  H'0007'
+
+
+;----- SCANLADRH Bits -----------------------------------------------------
+LADR8            EQU  H'0000'
+LADR9            EQU  H'0001'
+LADR10           EQU  H'0002'
+LADR11           EQU  H'0003'
+LADR12           EQU  H'0004'
+LADR13           EQU  H'0005'
+LADR14           EQU  H'0006'
+LADR15           EQU  H'0007'
+
+
+SCANLADR8        EQU  H'0000'
+SCANLADR9        EQU  H'0001'
+SCANLADR10       EQU  H'0002'
+SCANLADR11       EQU  H'0003'
+SCANLADR12       EQU  H'0004'
+SCANLADR13       EQU  H'0005'
+SCANLADR14       EQU  H'0006'
+SCANLADR15       EQU  H'0007'
+
+
+;----- SCANLADRU Bits -----------------------------------------------------
+LADR16           EQU  H'0000'
+LADR17           EQU  H'0001'
+LADR18           EQU  H'0002'
+LADR19           EQU  H'0003'
+LADR20           EQU  H'0004'
+LADR21           EQU  H'0005'
+
+
+SCANLADR16       EQU  H'0000'
+SCANLADR17       EQU  H'0001'
+SCANLADR18       EQU  H'0002'
+SCANLADR19       EQU  H'0003'
+SCANLADR20       EQU  H'0004'
+SCANLADR21       EQU  H'0005'
+
+
+;----- SCANHADRL Bits -----------------------------------------------------
+HADR0            EQU  H'0000'
+HADR1            EQU  H'0001'
+HADR2            EQU  H'0002'
+HADR3            EQU  H'0003'
+HADR4            EQU  H'0004'
+HADR5            EQU  H'0005'
+HADR6            EQU  H'0006'
+HADR7            EQU  H'0007'
+
+
+SCANHADR0        EQU  H'0000'
+SCANHADR1        EQU  H'0001'
+SCANHADR2        EQU  H'0002'
+SCANHADR3        EQU  H'0003'
+SCANHADR4        EQU  H'0004'
+SCANHADR5        EQU  H'0005'
+SCANHADR6        EQU  H'0006'
+SCANHADR7        EQU  H'0007'
+
+
+;----- SCANHADRH Bits -----------------------------------------------------
+HADR8            EQU  H'0000'
+HADR9            EQU  H'0001'
+HADR10           EQU  H'0002'
+HADR11           EQU  H'0003'
+HADR12           EQU  H'0004'
+HADR13           EQU  H'0005'
+HADR14           EQU  H'0006'
+HADR15           EQU  H'0007'
+
+
+SCANHADR8        EQU  H'0000'
+SCANHADR9        EQU  H'0001'
+SCANHADR10       EQU  H'0002'
+SCANHADR11       EQU  H'0003'
+SCANHADR12       EQU  H'0004'
+SCANHADR13       EQU  H'0005'
+SCANHADR14       EQU  H'0006'
+SCANHADR15       EQU  H'0007'
+
+
+;----- SCANHADRU Bits -----------------------------------------------------
+HADR16           EQU  H'0000'
+HADR17           EQU  H'0001'
+HADR18           EQU  H'0002'
+HADR19           EQU  H'0003'
+HADR20           EQU  H'0004'
+HADR21           EQU  H'0005'
+
+
+SCANHADR16       EQU  H'0000'
+SCANHADR17       EQU  H'0001'
+SCANHADR18       EQU  H'0002'
+SCANHADR19       EQU  H'0003'
+SCANHADR20       EQU  H'0004'
+SCANHADR21       EQU  H'0005'
+
+
+;----- SCANCON0 Bits -----------------------------------------------------
+BUSY_SCANCON0    EQU  H'0000'
+BURSTMD          EQU  H'0001'
+MREG             EQU  H'0002'
+SGO              EQU  H'0005'
+TRIGEN           EQU  H'0006'
+EN               EQU  H'0007'
+
+
+;----- IPR0 Bits -----------------------------------------------------
+SWIP             EQU  H'0000'
+HLVDIP           EQU  H'0001'
+OSFIP            EQU  H'0002'
+CSWIP            EQU  H'0003'
+NVMIP            EQU  H'0004'
+SCANIP           EQU  H'0005'
+CRCIP            EQU  H'0006'
+IOCIP            EQU  H'0007'
+
+
+;----- IPR1 Bits -----------------------------------------------------
+INT0IP           EQU  H'0000'
+ZCDIP            EQU  H'0001'
+ADIP             EQU  H'0002'
+ADTIP            EQU  H'0003'
+C1IP             EQU  H'0004'
+SMT1IP           EQU  H'0005'
+SMT1PRAIP        EQU  H'0006'
+SMT1PWAIP        EQU  H'0007'
+
+
+;----- IPR2 Bits -----------------------------------------------------
+DMA1SCNTIP       EQU  H'0000'
+DMA1DCNTIP       EQU  H'0001'
+DMA1ORIP         EQU  H'0002'
+DMA1AIP          EQU  H'0003'
+SPI1RXIP         EQU  H'0004'
+SPI1TXIP         EQU  H'0005'
+SPI1IP           EQU  H'0006'
+I2C1RXIP         EQU  H'0007'
+
+
+;----- IPR3 Bits -----------------------------------------------------
+I2C1TXIP         EQU  H'0000'
+I2C1IP           EQU  H'0001'
+I2C1EIP          EQU  H'0002'
+U1RXIP           EQU  H'0003'
+U1TXIP           EQU  H'0004'
+U1EIP            EQU  H'0005'
+U1IP             EQU  H'0006'
+TMR0IP           EQU  H'0007'
+
+
+;----- IPR4 Bits -----------------------------------------------------
+TMR1IP           EQU  H'0000'
+TMR1GIP          EQU  H'0001'
+TMR2IP           EQU  H'0002'
+CCP1IP           EQU  H'0003'
+NCO1IP           EQU  H'0004'
+CWG1IP           EQU  H'0005'
+CLC1IP           EQU  H'0006'
+INT1IP           EQU  H'0007'
+
+
+;----- IPR5 Bits -----------------------------------------------------
+RXB0IP           EQU  H'0000'
+RXB1IP           EQU  H'0001'
+TXB0IP           EQU  H'0002'
+TXB1IP           EQU  H'0003'
+TXB2IP           EQU  H'0004'
+ERRIP            EQU  H'0005'
+WAKIP            EQU  H'0006'
+IRXIP            EQU  H'0007'
+
+FIFOFIP          EQU  H'0000'
+RXBnIP           EQU  H'0001'
+TXBnIP           EQU  H'0004'
+
+
+;----- IPR6 Bits -----------------------------------------------------
+C2IP             EQU  H'0000'
+SMT2IP           EQU  H'0001'
+SMT2PRAIP        EQU  H'0002'
+SMT2PWAIP        EQU  H'0003'
+DMA2SCNTIP       EQU  H'0004'
+DMA2DCNTIP       EQU  H'0005'
+DMA2ORIP         EQU  H'0006'
+DMA2AIP          EQU  H'0007'
+
+
+;----- IPR7 Bits -----------------------------------------------------
+I2C2RXIP         EQU  H'0000'
+I2C2TXIP         EQU  H'0001'
+I2C2IP           EQU  H'0002'
+I2C2EIP          EQU  H'0003'
+U2RXIP           EQU  H'0004'
+U2TXIP           EQU  H'0005'
+U2EIP            EQU  H'0006'
+U2IP             EQU  H'0007'
+
+
+;----- IPR8 Bits -----------------------------------------------------
+TMR3IP           EQU  H'0000'
+TMR3GIP          EQU  H'0001'
+TMR4IP           EQU  H'0002'
+CCP2IP           EQU  H'0003'
+CWG2IP           EQU  H'0004'
+CLC2IP           EQU  H'0005'
+INT2IP           EQU  H'0006'
+TMR5IP           EQU  H'0007'
+
+
+;----- IPR9 Bits -----------------------------------------------------
+TMR5GIP          EQU  H'0000'
+TMR6IP           EQU  H'0001'
+CCP3IP           EQU  H'0002'
+CWG3IP           EQU  H'0003'
+CLC3IP           EQU  H'0004'
+CCP4IP           EQU  H'0005'
+CLC4IP           EQU  H'0006'
+
+
+;----- PIE0 Bits -----------------------------------------------------
+SWIE             EQU  H'0000'
+HLVDIE           EQU  H'0001'
+OSFIE            EQU  H'0002'
+CSWIE            EQU  H'0003'
+NVMIE            EQU  H'0004'
+SCANIE           EQU  H'0005'
+CRCIE            EQU  H'0006'
+IOCIE            EQU  H'0007'
+
+
+;----- PIE1 Bits -----------------------------------------------------
+INT0IE           EQU  H'0000'
+ZCDIE            EQU  H'0001'
+ADIE             EQU  H'0002'
+ADTIE            EQU  H'0003'
+C1IE             EQU  H'0004'
+SMT1IE           EQU  H'0005'
+SMT1PRAIE        EQU  H'0006'
+SMT1PWAIE        EQU  H'0007'
+
+
+;----- PIE2 Bits -----------------------------------------------------
+DMA1SCNTIE       EQU  H'0000'
+DMA1DCNTIE       EQU  H'0001'
+DMA1ORIE         EQU  H'0002'
+DMA1AIE          EQU  H'0003'
+SPI1RXIE         EQU  H'0004'
+SPI1TXIE         EQU  H'0005'
+SPI1IE           EQU  H'0006'
+I2C1RXIE         EQU  H'0007'
+
+
+;----- PIE3 Bits -----------------------------------------------------
+I2C1TXIE         EQU  H'0000'
+I2C1IE           EQU  H'0001'
+I2C1EIE          EQU  H'0002'
+U1RXIE           EQU  H'0003'
+U1TXIE           EQU  H'0004'
+U1EIE            EQU  H'0005'
+U1IE             EQU  H'0006'
+TMR0IE           EQU  H'0007'
+
+
+;----- PIE4 Bits -----------------------------------------------------
+TMR1IE           EQU  H'0000'
+TMR1GIE          EQU  H'0001'
+TMR2IE           EQU  H'0002'
+CCP1IE           EQU  H'0003'
+NCO1IE           EQU  H'0004'
+CWG1IE           EQU  H'0005'
+CLC1IE           EQU  H'0006'
+INT1IE           EQU  H'0007'
+
+
+;----- PIE5 Bits -----------------------------------------------------
+RXB0IE           EQU  H'0000'
+RXB1IE           EQU  H'0001'
+TXB0IE           EQU  H'0002'
+TXB1IE           EQU  H'0003'
+TXB2IE           EQU  H'0004'
+ERRIE            EQU  H'0005'
+WAKIE            EQU  H'0006'
+IRXIE            EQU  H'0007'
+
+FIFOFIE          EQU  H'0000'
+RXBnIE           EQU  H'0001'
+TXBnIE           EQU  H'0004'
+
+
+;----- PIE6 Bits -----------------------------------------------------
+C2IE             EQU  H'0000'
+SMT2IE           EQU  H'0001'
+SMT2PRAIE        EQU  H'0002'
+SMT2PWAIE        EQU  H'0003'
+DMA2SCNTIE       EQU  H'0004'
+DMA2DCNTIE       EQU  H'0005'
+DMA2ORIE         EQU  H'0006'
+DMA2AIE          EQU  H'0007'
+
+
+;----- PIE7 Bits -----------------------------------------------------
+I2C2RXIE         EQU  H'0000'
+I2C2TXIE         EQU  H'0001'
+I2C2IE           EQU  H'0002'
+I2C2EIE          EQU  H'0003'
+U2RXIE           EQU  H'0004'
+U2TXIE           EQU  H'0005'
+U2EIE            EQU  H'0006'
+U2IE             EQU  H'0007'
+
+
+;----- PIE8 Bits -----------------------------------------------------
+TMR3IE           EQU  H'0000'
+TMR3GIE          EQU  H'0001'
+TMR4IE           EQU  H'0002'
+CCP2IE           EQU  H'0003'
+CWG2IE           EQU  H'0004'
+CLC2IE           EQU  H'0005'
+INT2IE           EQU  H'0006'
+TMR5IE           EQU  H'0007'
+
+
+;----- PIE9 Bits -----------------------------------------------------
+TMR5GIE          EQU  H'0000'
+TMR6IE           EQU  H'0001'
+CCP3IE           EQU  H'0002'
+CWG3IE           EQU  H'0003'
+CLC3IE           EQU  H'0004'
+CCP4IE           EQU  H'0005'
+CLC4IE           EQU  H'0006'
+
+
+;----- PIR0 Bits -----------------------------------------------------
+SWIF             EQU  H'0000'
+HLVDIF           EQU  H'0001'
+OSFIF            EQU  H'0002'
+CSWIF            EQU  H'0003'
+NVMIF            EQU  H'0004'
+SCANIF           EQU  H'0005'
+CRCIF            EQU  H'0006'
+IOCIF            EQU  H'0007'
+
+
+;----- PIR1 Bits -----------------------------------------------------
+INT0IF           EQU  H'0000'
+ZCDIF            EQU  H'0001'
+ADIF             EQU  H'0002'
+ADTIF            EQU  H'0003'
+C1IF             EQU  H'0004'
+SMT1IF           EQU  H'0005'
+SMT1PRAIF        EQU  H'0006'
+SMT1PWAIF        EQU  H'0007'
+
+
+;----- PIR2 Bits -----------------------------------------------------
+DMA1SCNTIF       EQU  H'0000'
+DMA1DCNTIF       EQU  H'0001'
+DMA1ORIF         EQU  H'0002'
+DMA1AIF          EQU  H'0003'
+SPI1RXIF         EQU  H'0004'
+SPI1TXIF         EQU  H'0005'
+SPI1IF           EQU  H'0006'
+I2C1RXIF         EQU  H'0007'
+
+
+;----- PIR3 Bits -----------------------------------------------------
+I2C1TXIF         EQU  H'0000'
+I2C1IF           EQU  H'0001'
+I2C1EIF          EQU  H'0002'
+U1RXIF           EQU  H'0003'
+U1TXIF           EQU  H'0004'
+U1EIF            EQU  H'0005'
+U1IF             EQU  H'0006'
+TMR0IF           EQU  H'0007'
+
+
+;----- PIR4 Bits -----------------------------------------------------
+TMR1IF           EQU  H'0000'
+TMR1GIF          EQU  H'0001'
+TMR2IF           EQU  H'0002'
+CCP1IF           EQU  H'0003'
+NCO1IF           EQU  H'0004'
+CWG1IF           EQU  H'0005'
+CLC1IF           EQU  H'0006'
+INT1IF           EQU  H'0007'
+
+
+;----- PIR5 Bits -----------------------------------------------------
+RXB0IF           EQU  H'0000'
+RXB1IF           EQU  H'0001'
+TXB0IF           EQU  H'0002'
+TXB1IF           EQU  H'0003'
+TXB2IF           EQU  H'0004'
+ERRIF            EQU  H'0005'
+WAKIF            EQU  H'0006'
+IRXIF            EQU  H'0007'
+
+FIFOFIF          EQU  H'0000'
+RXBnIF           EQU  H'0001'
+TXBnIF           EQU  H'0004'
+
+
+;----- PIR6 Bits -----------------------------------------------------
+C2IF             EQU  H'0000'
+SMT2IF           EQU  H'0001'
+SMT2PRAIF        EQU  H'0002'
+SMT2PWAIF        EQU  H'0003'
+DMA2SCNTIF       EQU  H'0004'
+DMA2DCNTIF       EQU  H'0005'
+DMA2ORIF         EQU  H'0006'
+DMA2AIF          EQU  H'0007'
+
+
+;----- PIR7 Bits -----------------------------------------------------
+I2C2RXIF         EQU  H'0000'
+I2C2TXIF         EQU  H'0001'
+I2C2IF           EQU  H'0002'
+I2C2EIF          EQU  H'0003'
+U2RXIF           EQU  H'0004'
+U2TXIF           EQU  H'0005'
+U2EIF            EQU  H'0006'
+U2IF             EQU  H'0007'
+
+
+;----- PIR8 Bits -----------------------------------------------------
+TMR3IF           EQU  H'0000'
+TMR3GIF          EQU  H'0001'
+TMR4IF           EQU  H'0002'
+CCP2IF           EQU  H'0003'
+CWG2IF           EQU  H'0004'
+CLC2IF           EQU  H'0005'
+INT2IF           EQU  H'0006'
+TMR5IF           EQU  H'0007'
+
+
+;----- PIR9 Bits -----------------------------------------------------
+TMR5GIF          EQU  H'0000'
+TMR6IF           EQU  H'0001'
+CCP3IF           EQU  H'0002'
+CWG3IF           EQU  H'0003'
+CLC3IF           EQU  H'0004'
+CCP4IF           EQU  H'0005'
+CLC4IF           EQU  H'0006'
+
+
+;----- PMD0 Bits -----------------------------------------------------
+IOCMD            EQU  H'0000'
+CLKRMD           EQU  H'0001'
+NVMMD            EQU  H'0002'
+SCANMD           EQU  H'0003'
+CRCMD            EQU  H'0004'
+HLVDMD           EQU  H'0005'
+FVRMD            EQU  H'0006'
+SYSCMD           EQU  H'0007'
+
+
+;----- PMD1 Bits -----------------------------------------------------
+TMR0MD           EQU  H'0000'
+TMR1MD           EQU  H'0001'
+TMR2MD           EQU  H'0002'
+TMR3MD           EQU  H'0003'
+TMR4MD           EQU  H'0004'
+TMR5MD           EQU  H'0005'
+TMR6MD           EQU  H'0006'
+NCO1MD           EQU  H'0007'
+
+
+;----- PMD2 Bits -----------------------------------------------------
+ZCDMD            EQU  H'0000'
+CMP1MD           EQU  H'0001'
+CMP2MD           EQU  H'0002'
+ADCMD            EQU  H'0005'
+DACMD            EQU  H'0006'
+
+
+;----- PMD3 Bits -----------------------------------------------------
+CCP1MD           EQU  H'0000'
+CCP2MD           EQU  H'0001'
+CCP3MD           EQU  H'0002'
+CCP4MD           EQU  H'0003'
+PWM5MD           EQU  H'0004'
+PWM6MD           EQU  H'0005'
+PWM7MD           EQU  H'0006'
+PWM8MD           EQU  H'0007'
+
+
+;----- PMD4 Bits -----------------------------------------------------
+CWG1MD           EQU  H'0005'
+CWG2MD           EQU  H'0006'
+CWG3MD           EQU  H'0007'
+
+
+;----- PMD5 Bits -----------------------------------------------------
+I2C1MD           EQU  H'0000'
+I2C2MD           EQU  H'0001'
+SPI1MD           EQU  H'0002'
+U1MD             EQU  H'0004'
+U2MD             EQU  H'0005'
+
+
+;----- PMD6 Bits -----------------------------------------------------
+DSMMD            EQU  H'0000'
+CLC1MD           EQU  H'0001'
+CLC2MD           EQU  H'0002'
+CLC3MD           EQU  H'0003'
+CLC4MD           EQU  H'0004'
+SMT1MD           EQU  H'0005'
+SMT2MD           EQU  H'0006'
+
+
+;----- PMD7 Bits -----------------------------------------------------
+DMA1MD           EQU  H'0000'
+DMA2MD           EQU  H'0001'
+CANMD            EQU  H'0007'
+
+
+;----- BORCON Bits -----------------------------------------------------
+BORRDY           EQU  H'0000'
+SBOREN           EQU  H'0007'
+
+
+;----- VREGCON Bits -----------------------------------------------------
+VREGPM           EQU  H'0001'
+
+
+;----- CPUDOZE Bits -----------------------------------------------------
+DOE              EQU  H'0004'
+ROI              EQU  H'0005'
+DOZEN            EQU  H'0006'
+IDLEN            EQU  H'0007'
+
+DOZE0            EQU  H'0000'
+DOZE1            EQU  H'0001'
+DOZE2            EQU  H'0002'
+
+
+;----- OSCCON1 Bits -----------------------------------------------------
+NDIV0            EQU  H'0000'
+NDIV1            EQU  H'0001'
+NDIV2            EQU  H'0002'
+NDIV3            EQU  H'0003'
+NOSC0            EQU  H'0004'
+NOSC1            EQU  H'0005'
+NOSC2            EQU  H'0006'
+
+
+;----- OSCCON2 Bits -----------------------------------------------------
+CDIV0            EQU  H'0000'
+CDIV1            EQU  H'0001'
+CDIV2            EQU  H'0002'
+CDIV3            EQU  H'0003'
+COSC0            EQU  H'0004'
+COSC1            EQU  H'0005'
+COSC2            EQU  H'0006'
+
+
+;----- OSCCON3 Bits -----------------------------------------------------
+NOSCR            EQU  H'0003'
+ORDY             EQU  H'0004'
+SOSCPWR          EQU  H'0006'
+CSWHOLD          EQU  H'0007'
+
+
+;----- OSCSTAT Bits -----------------------------------------------------
+PLLR             EQU  H'0000'
+ADOR             EQU  H'0002'
+SOR              EQU  H'0003'
+LFOR             EQU  H'0004'
+MFOR             EQU  H'0005'
+HFOR             EQU  H'0006'
+EXTOR            EQU  H'0007'
+
+
+;----- OSCSTAT1 Bits -----------------------------------------------------
+PLLR             EQU  H'0000'
+ADOR             EQU  H'0002'
+SOR              EQU  H'0003'
+LFOR             EQU  H'0004'
+MFOR             EQU  H'0005'
+HFOR             EQU  H'0006'
+EXTOR            EQU  H'0007'
+
+
+;----- OSCEN Bits -----------------------------------------------------
+ADOEN            EQU  H'0002'
+SOSCEN           EQU  H'0003'
+LFOEN            EQU  H'0004'
+MFOEN            EQU  H'0005'
+HFOEN            EQU  H'0006'
+EXTOEN           EQU  H'0007'
+
+
+;----- OSCTUNE Bits -----------------------------------------------------
+TUN0             EQU  H'0000'
+TUN1             EQU  H'0001'
+TUN2             EQU  H'0002'
+TUN3             EQU  H'0003'
+TUN4             EQU  H'0004'
+TUN5             EQU  H'0005'
+
+
+HFTUN0           EQU  H'0000'
+HFTUN1           EQU  H'0001'
+HFTUN2           EQU  H'0002'
+HFTUN3           EQU  H'0003'
+HFTUN4           EQU  H'0004'
+HFTUN5           EQU  H'0005'
+
+
+;----- OSCFRQ Bits -----------------------------------------------------
+FRQ0             EQU  H'0000'
+FRQ1             EQU  H'0001'
+FRQ2             EQU  H'0002'
+FRQ3             EQU  H'0003'
+
+
+HFFRQ0           EQU  H'0000'
+HFFRQ1           EQU  H'0001'
+HFFRQ2           EQU  H'0002'
+HFFRQ3           EQU  H'0003'
+
+
+;----- NVMADRL Bits -----------------------------------------------------
+ADR0             EQU  H'0000'
+ADR1             EQU  H'0001'
+ADR2             EQU  H'0002'
+ADR3             EQU  H'0003'
+ADR4             EQU  H'0004'
+ADR5             EQU  H'0005'
+ADR6             EQU  H'0006'
+ADR7             EQU  H'0007'
+
+
+NVMADR0          EQU  H'0000'
+NVMADR1          EQU  H'0001'
+NVMADR2          EQU  H'0002'
+NVMADR3          EQU  H'0003'
+NVMADR4          EQU  H'0004'
+NVMADR5          EQU  H'0005'
+NVMADR6          EQU  H'0006'
+NVMADR7          EQU  H'0007'
+
+
+;----- NVMADRH Bits -----------------------------------------------------
+ADR8             EQU  H'0000'
+ADR9             EQU  H'0001'
+
+
+NVMADR8          EQU  H'0000'
+NVMADR9          EQU  H'0001'
+
+
+;----- NVMDAT Bits -----------------------------------------------------
+DAT0             EQU  H'0000'
+DAT1             EQU  H'0001'
+DAT2             EQU  H'0002'
+DAT3             EQU  H'0003'
+DAT4             EQU  H'0004'
+DAT5             EQU  H'0005'
+DAT6             EQU  H'0006'
+DAT7             EQU  H'0007'
+
+
+NVMDAT0          EQU  H'0000'
+NVMDAT1          EQU  H'0001'
+NVMDAT2          EQU  H'0002'
+NVMDAT3          EQU  H'0003'
+NVMDAT4          EQU  H'0004'
+NVMDAT5          EQU  H'0005'
+NVMDAT6          EQU  H'0006'
+NVMDAT7          EQU  H'0007'
+
+
+;----- NVMCON1 Bits -----------------------------------------------------
+RD               EQU  H'0000'
+WR               EQU  H'0001'
+WREN             EQU  H'0002'
+WRERR            EQU  H'0003'
+FREE             EQU  H'0004'
+
+REG0             EQU  H'0006'
+REG1             EQU  H'0007'
+
+
+NVMREG0          EQU  H'0006'
+NVMREG1          EQU  H'0007'
+
+
+;----- PRLOCK Bits -----------------------------------------------------
+PRLOCKED         EQU  H'0000'
+
+
+;----- ISRPR Bits -----------------------------------------------------
+;PR0              EQU  H'0000'
+PR1              EQU  H'0001'
+;PR2              EQU  H'0002'
+
+
+ISRPR0           EQU  H'0000'
+ISRPR1           EQU  H'0001'
+ISRPR2           EQU  H'0002'
+
+
+;----- MAINPR Bits -----------------------------------------------------
+;PR0              EQU  H'0000'
+PR1              EQU  H'0001'
+;PR2              EQU  H'0002'
+
+
+MAINPR0          EQU  H'0000'
+MAINPR1          EQU  H'0001'
+MAINPR2          EQU  H'0002'
+
+
+;----- DMA1PR Bits -----------------------------------------------------
+;PR0              EQU  H'0000'
+PR1              EQU  H'0001'
+;PR2              EQU  H'0002'
+
+
+DMA1PR0          EQU  H'0000'
+DMA1PR1          EQU  H'0001'
+DMA1PR2          EQU  H'0002'
+
+
+;----- DMA2PR Bits -----------------------------------------------------
+;PR0              EQU  H'0000'
+PR1              EQU  H'0001'
+;PR2              EQU  H'0002'
+
+
+DMA2PR0          EQU  H'0000'
+DMA2PR1          EQU  H'0001'
+DMA2PR2          EQU  H'0002'
+
+
+;----- SCANPR Bits -----------------------------------------------------
+;PR0              EQU  H'0000'
+PR1              EQU  H'0001'
+;PR2              EQU  H'0002'
+
+
+SCANPR0          EQU  H'0000'
+SCANPR1          EQU  H'0001'
+SCANPR2          EQU  H'0002'
+
+
+;----- RA0PPS Bits -----------------------------------------------------
+RA0PPS0          EQU  H'0000'
+RA0PPS1          EQU  H'0001'
+RA0PPS2          EQU  H'0002'
+RA0PPS3          EQU  H'0003'
+RA0PPS4          EQU  H'0004'
+
+
+;----- RA1PPS Bits -----------------------------------------------------
+RA1PPS0          EQU  H'0000'
+RA1PPS1          EQU  H'0001'
+RA1PPS2          EQU  H'0002'
+RA1PPS3          EQU  H'0003'
+RA1PPS4          EQU  H'0004'
+
+
+;----- RA2PPS Bits -----------------------------------------------------
+RA2PPS0          EQU  H'0000'
+RA2PPS1          EQU  H'0001'
+RA2PPS2          EQU  H'0002'
+RA2PPS3          EQU  H'0003'
+RA2PPS4          EQU  H'0004'
+
+
+;----- RA3PPS Bits -----------------------------------------------------
+RA3PPS0          EQU  H'0000'
+RA3PPS1          EQU  H'0001'
+RA3PPS2          EQU  H'0002'
+RA3PPS3          EQU  H'0003'
+RA3PPS4          EQU  H'0004'
+
+
+;----- RA4PPS Bits -----------------------------------------------------
+RA4PPS0          EQU  H'0000'
+RA4PPS1          EQU  H'0001'
+RA4PPS2          EQU  H'0002'
+RA4PPS3          EQU  H'0003'
+RA4PPS4          EQU  H'0004'
+
+
+;----- RA5PPS Bits -----------------------------------------------------
+RA5PPS0          EQU  H'0000'
+RA5PPS1          EQU  H'0001'
+RA5PPS2          EQU  H'0002'
+RA5PPS3          EQU  H'0003'
+RA5PPS4          EQU  H'0004'
+
+
+;----- RA6PPS Bits -----------------------------------------------------
+RA6PPS0          EQU  H'0000'
+RA6PPS1          EQU  H'0001'
+RA6PPS2          EQU  H'0002'
+RA6PPS3          EQU  H'0003'
+RA6PPS4          EQU  H'0004'
+
+
+;----- RA7PPS Bits -----------------------------------------------------
+RA7PPS0          EQU  H'0000'
+RA7PPS1          EQU  H'0001'
+RA7PPS2          EQU  H'0002'
+RA7PPS3          EQU  H'0003'
+RA7PPS4          EQU  H'0004'
+
+
+;----- RB0PPS Bits -----------------------------------------------------
+RB0PPS0          EQU  H'0000'
+RB0PPS1          EQU  H'0001'
+RB0PPS2          EQU  H'0002'
+RB0PPS3          EQU  H'0003'
+RB0PPS4          EQU  H'0004'
+
+
+;----- RB1PPS Bits -----------------------------------------------------
+RB1PPS0          EQU  H'0000'
+RB1PPS1          EQU  H'0001'
+RB1PPS2          EQU  H'0002'
+RB1PPS3          EQU  H'0003'
+RB1PPS4          EQU  H'0004'
+
+
+;----- RB2PPS Bits -----------------------------------------------------
+RB2PPS0          EQU  H'0000'
+RB2PPS1          EQU  H'0001'
+RB2PPS2          EQU  H'0002'
+RB2PPS3          EQU  H'0003'
+RB2PPS4          EQU  H'0004'
+
+
+;----- RB3PPS Bits -----------------------------------------------------
+RB3PPS0          EQU  H'0000'
+RB3PPS1          EQU  H'0001'
+RB3PPS2          EQU  H'0002'
+RB3PPS3          EQU  H'0003'
+RB3PPS4          EQU  H'0004'
+
+
+;----- RB4PPS Bits -----------------------------------------------------
+RB4PPS0          EQU  H'0000'
+RB4PPS1          EQU  H'0001'
+RB4PPS2          EQU  H'0002'
+RB4PPS3          EQU  H'0003'
+RB4PPS4          EQU  H'0004'
+
+
+;----- RB5PPS Bits -----------------------------------------------------
+RB5PPS0          EQU  H'0000'
+RB5PPS1          EQU  H'0001'
+RB5PPS2          EQU  H'0002'
+RB5PPS3          EQU  H'0003'
+RB5PPS4          EQU  H'0004'
+
+
+;----- RB6PPS Bits -----------------------------------------------------
+RB6PPS0          EQU  H'0000'
+RB6PPS1          EQU  H'0001'
+RB6PPS2          EQU  H'0002'
+RB6PPS3          EQU  H'0003'
+RB6PPS4          EQU  H'0004'
+
+
+;----- RB7PPS Bits -----------------------------------------------------
+RB7PPS0          EQU  H'0000'
+RB7PPS1          EQU  H'0001'
+RB7PPS2          EQU  H'0002'
+RB7PPS3          EQU  H'0003'
+RB7PPS4          EQU  H'0004'
+
+
+;----- RC0PPS Bits -----------------------------------------------------
+RC0PPS0          EQU  H'0000'
+RC0PPS1          EQU  H'0001'
+RC0PPS2          EQU  H'0002'
+RC0PPS3          EQU  H'0003'
+RC0PPS4          EQU  H'0004'
+
+
+;----- RC1PPS Bits -----------------------------------------------------
+RC1PPS0          EQU  H'0000'
+RC1PPS1          EQU  H'0001'
+RC1PPS2          EQU  H'0002'
+RC1PPS3          EQU  H'0003'
+RC1PPS4          EQU  H'0004'
+
+
+;----- RC2PPS Bits -----------------------------------------------------
+RC2PPS0          EQU  H'0000'
+RC2PPS1          EQU  H'0001'
+RC2PPS2          EQU  H'0002'
+RC2PPS3          EQU  H'0003'
+RC2PPS4          EQU  H'0004'
+
+
+;----- RC3PPS Bits -----------------------------------------------------
+RC3PPS0          EQU  H'0000'
+RC3PPS1          EQU  H'0001'
+RC3PPS2          EQU  H'0002'
+RC3PPS3          EQU  H'0003'
+RC3PPS4          EQU  H'0004'
+
+
+;----- RC4PPS Bits -----------------------------------------------------
+RC4PPS0          EQU  H'0000'
+RC4PPS1          EQU  H'0001'
+RC4PPS2          EQU  H'0002'
+RC4PPS3          EQU  H'0003'
+RC4PPS4          EQU  H'0004'
+
+
+;----- RC5PPS Bits -----------------------------------------------------
+RC5PPS0          EQU  H'0000'
+RC5PPS1          EQU  H'0001'
+RC5PPS2          EQU  H'0002'
+RC5PPS3          EQU  H'0003'
+RC5PPS4          EQU  H'0004'
+
+
+;----- RC6PPS Bits -----------------------------------------------------
+RC6PPS0          EQU  H'0000'
+RC6PPS1          EQU  H'0001'
+RC6PPS2          EQU  H'0002'
+RC6PPS3          EQU  H'0003'
+RC6PPS4          EQU  H'0004'
+
+
+;----- RC7PPS Bits -----------------------------------------------------
+RC7PPS0          EQU  H'0000'
+RC7PPS1          EQU  H'0001'
+RC7PPS2          EQU  H'0002'
+RC7PPS3          EQU  H'0003'
+RC7PPS4          EQU  H'0004'
+
+
+;----- ANSELA Bits -----------------------------------------------------
+ANSELA0          EQU  H'0000'
+ANSELA1          EQU  H'0001'
+ANSELA2          EQU  H'0002'
+ANSELA3          EQU  H'0003'
+ANSELA4          EQU  H'0004'
+ANSELA5          EQU  H'0005'
+ANSELA6          EQU  H'0006'
+ANSELA7          EQU  H'0007'
+
+
+;----- WPUA Bits -----------------------------------------------------
+WPUA0            EQU  H'0000'
+WPUA1            EQU  H'0001'
+WPUA2            EQU  H'0002'
+WPUA3            EQU  H'0003'
+WPUA4            EQU  H'0004'
+WPUA5            EQU  H'0005'
+WPUA6            EQU  H'0006'
+WPUA7            EQU  H'0007'
+
+
+;----- ODCONA Bits -----------------------------------------------------
+ODCA0            EQU  H'0000'
+ODCA1            EQU  H'0001'
+ODCA2            EQU  H'0002'
+ODCA3            EQU  H'0003'
+ODCA4            EQU  H'0004'
+ODCA5            EQU  H'0005'
+ODCA6            EQU  H'0006'
+ODCA7            EQU  H'0007'
+
+
+;----- SLRCONA Bits -----------------------------------------------------
+SLRA0            EQU  H'0000'
+SLRA1            EQU  H'0001'
+SLRA2            EQU  H'0002'
+SLRA3            EQU  H'0003'
+SLRA4            EQU  H'0004'
+SLRA5            EQU  H'0005'
+SLRA6            EQU  H'0006'
+SLRA7            EQU  H'0007'
+
+
+;----- INLVLA Bits -----------------------------------------------------
+INLVLA0          EQU  H'0000'
+INLVLA1          EQU  H'0001'
+INLVLA2          EQU  H'0002'
+INLVLA3          EQU  H'0003'
+INLVLA4          EQU  H'0004'
+INLVLA5          EQU  H'0005'
+INLVLA6          EQU  H'0006'
+INLVLA7          EQU  H'0007'
+
+
+;----- IOCAP Bits -----------------------------------------------------
+IOCAP0           EQU  H'0000'
+IOCAP1           EQU  H'0001'
+IOCAP2           EQU  H'0002'
+IOCAP3           EQU  H'0003'
+IOCAP4           EQU  H'0004'
+IOCAP5           EQU  H'0005'
+IOCAP6           EQU  H'0006'
+IOCAP7           EQU  H'0007'
+
+
+;----- IOCAN Bits -----------------------------------------------------
+IOCAN0           EQU  H'0000'
+IOCAN1           EQU  H'0001'
+IOCAN2           EQU  H'0002'
+IOCAN3           EQU  H'0003'
+IOCAN4           EQU  H'0004'
+IOCAN5           EQU  H'0005'
+IOCAN6           EQU  H'0006'
+IOCAN7           EQU  H'0007'
+
+
+;----- IOCAF Bits -----------------------------------------------------
+IOCAF0           EQU  H'0000'
+IOCAF1           EQU  H'0001'
+IOCAF2           EQU  H'0002'
+IOCAF3           EQU  H'0003'
+IOCAF4           EQU  H'0004'
+IOCAF5           EQU  H'0005'
+IOCAF6           EQU  H'0006'
+IOCAF7           EQU  H'0007'
+
+
+;----- ANSELB Bits -----------------------------------------------------
+ANSELB0          EQU  H'0000'
+ANSELB1          EQU  H'0001'
+ANSELB2          EQU  H'0002'
+ANSELB3          EQU  H'0003'
+ANSELB4          EQU  H'0004'
+ANSELB5          EQU  H'0005'
+ANSELB6          EQU  H'0006'
+ANSELB7          EQU  H'0007'
+
+
+;----- WPUB Bits -----------------------------------------------------
+WPUB0            EQU  H'0000'
+WPUB1            EQU  H'0001'
+WPUB2            EQU  H'0002'
+WPUB3            EQU  H'0003'
+WPUB4            EQU  H'0004'
+WPUB5            EQU  H'0005'
+WPUB6            EQU  H'0006'
+WPUB7            EQU  H'0007'
+
+
+;----- ODCONB Bits -----------------------------------------------------
+ODCB0            EQU  H'0000'
+ODCB1            EQU  H'0001'
+ODCB2            EQU  H'0002'
+ODCB3            EQU  H'0003'
+ODCB4            EQU  H'0004'
+ODCB5            EQU  H'0005'
+ODCB6            EQU  H'0006'
+ODCB7            EQU  H'0007'
+
+
+;----- SLRCONB Bits -----------------------------------------------------
+SLRB0            EQU  H'0000'
+SLRB1            EQU  H'0001'
+SLRB2            EQU  H'0002'
+SLRB3            EQU  H'0003'
+SLRB4            EQU  H'0004'
+SLRB5            EQU  H'0005'
+SLRB6            EQU  H'0006'
+SLRB7            EQU  H'0007'
+
+
+;----- INLVLB Bits -----------------------------------------------------
+INLVLB0          EQU  H'0000'
+INLVLB1          EQU  H'0001'
+INLVLB2          EQU  H'0002'
+INLVLB3          EQU  H'0003'
+INLVLB4          EQU  H'0004'
+INLVLB5          EQU  H'0005'
+INLVLB6          EQU  H'0006'
+INLVLB7          EQU  H'0007'
+
+
+;----- IOCBP Bits -----------------------------------------------------
+IOCBP0           EQU  H'0000'
+IOCBP1           EQU  H'0001'
+IOCBP2           EQU  H'0002'
+IOCBP3           EQU  H'0003'
+IOCBP4           EQU  H'0004'
+IOCBP5           EQU  H'0005'
+IOCBP6           EQU  H'0006'
+IOCBP7           EQU  H'0007'
+
+
+;----- IOCBN Bits -----------------------------------------------------
+IOCBN0           EQU  H'0000'
+IOCBN1           EQU  H'0001'
+IOCBN2           EQU  H'0002'
+IOCBN3           EQU  H'0003'
+IOCBN4           EQU  H'0004'
+IOCBN5           EQU  H'0005'
+IOCBN6           EQU  H'0006'
+IOCBN7           EQU  H'0007'
+
+
+;----- IOCBF Bits -----------------------------------------------------
+IOCBF0           EQU  H'0000'
+IOCBF1           EQU  H'0001'
+IOCBF2           EQU  H'0002'
+IOCBF3           EQU  H'0003'
+IOCBF4           EQU  H'0004'
+IOCBF5           EQU  H'0005'
+IOCBF6           EQU  H'0006'
+IOCBF7           EQU  H'0007'
+
+
+;----- RB1I2C Bits -----------------------------------------------------
+SLEW             EQU  H'0006'
+
+TH0              EQU  H'0000'
+TH1              EQU  H'0001'
+PU0              EQU  H'0004'
+PU1              EQU  H'0005'
+
+I2CSLEW          EQU  H'0006'
+
+I2CTH0           EQU  H'0000'
+I2CTH1           EQU  H'0001'
+I2CPU0           EQU  H'0004'
+I2CPU1           EQU  H'0005'
+
+
+;----- RB2I2C Bits -----------------------------------------------------
+SLEW             EQU  H'0006'
+
+TH0              EQU  H'0000'
+TH1              EQU  H'0001'
+PU0              EQU  H'0004'
+PU1              EQU  H'0005'
+
+I2CSLEW          EQU  H'0006'
+
+I2CTH0           EQU  H'0000'
+I2CTH1           EQU  H'0001'
+I2CPU0           EQU  H'0004'
+I2CPU1           EQU  H'0005'
+
+
+;----- ANSELC Bits -----------------------------------------------------
+ANSELC0          EQU  H'0000'
+ANSELC1          EQU  H'0001'
+ANSELC2          EQU  H'0002'
+ANSELC3          EQU  H'0003'
+ANSELC4          EQU  H'0004'
+ANSELC5          EQU  H'0005'
+ANSELC6          EQU  H'0006'
+ANSELC7          EQU  H'0007'
+
+
+;----- WPUC Bits -----------------------------------------------------
+WPUC0            EQU  H'0000'
+WPUC1            EQU  H'0001'
+WPUC2            EQU  H'0002'
+WPUC3            EQU  H'0003'
+WPUC4            EQU  H'0004'
+WPUC5            EQU  H'0005'
+WPUC6            EQU  H'0006'
+WPUC7            EQU  H'0007'
+
+
+;----- ODCONC Bits -----------------------------------------------------
+ODCC0            EQU  H'0000'
+ODCC1            EQU  H'0001'
+ODCC2            EQU  H'0002'
+ODCC3            EQU  H'0003'
+ODCC4            EQU  H'0004'
+ODCC5            EQU  H'0005'
+ODCC6            EQU  H'0006'
+ODCC7            EQU  H'0007'
+
+
+;----- SLRCONC Bits -----------------------------------------------------
+SLRC0            EQU  H'0000'
+SLRC1            EQU  H'0001'
+SLRC2            EQU  H'0002'
+SLRC3            EQU  H'0003'
+SLRC4            EQU  H'0004'
+SLRC5            EQU  H'0005'
+SLRC6            EQU  H'0006'
+SLRC7            EQU  H'0007'
+
+
+;----- INLVLC Bits -----------------------------------------------------
+INLVLC0          EQU  H'0000'
+INLVLC1          EQU  H'0001'
+INLVLC2          EQU  H'0002'
+INLVLC3          EQU  H'0003'
+INLVLC4          EQU  H'0004'
+INLVLC5          EQU  H'0005'
+INLVLC6          EQU  H'0006'
+INLVLC7          EQU  H'0007'
+
+
+;----- IOCCP Bits -----------------------------------------------------
+IOCCP0           EQU  H'0000'
+IOCCP1           EQU  H'0001'
+IOCCP2           EQU  H'0002'
+IOCCP3           EQU  H'0003'
+IOCCP4           EQU  H'0004'
+IOCCP5           EQU  H'0005'
+IOCCP6           EQU  H'0006'
+IOCCP7           EQU  H'0007'
+
+
+;----- IOCCN Bits -----------------------------------------------------
+IOCCN0           EQU  H'0000'
+IOCCN1           EQU  H'0001'
+IOCCN2           EQU  H'0002'
+IOCCN3           EQU  H'0003'
+IOCCN4           EQU  H'0004'
+IOCCN5           EQU  H'0005'
+IOCCN6           EQU  H'0006'
+IOCCN7           EQU  H'0007'
+
+
+;----- IOCCF Bits -----------------------------------------------------
+IOCCF0           EQU  H'0000'
+IOCCF1           EQU  H'0001'
+IOCCF2           EQU  H'0002'
+IOCCF3           EQU  H'0003'
+IOCCF4           EQU  H'0004'
+IOCCF5           EQU  H'0005'
+IOCCF6           EQU  H'0006'
+IOCCF7           EQU  H'0007'
+
+
+;----- RC3I2C Bits -----------------------------------------------------
+SLEW             EQU  H'0006'
+
+TH0              EQU  H'0000'
+TH1              EQU  H'0001'
+PU0              EQU  H'0004'
+PU1              EQU  H'0005'
+
+I2CSLEW          EQU  H'0006'
+
+I2CTH0           EQU  H'0000'
+I2CTH1           EQU  H'0001'
+I2CPU0           EQU  H'0004'
+I2CPU1           EQU  H'0005'
+
+
+;----- RC4I2C Bits -----------------------------------------------------
+SLEW             EQU  H'0006'
+
+TH0              EQU  H'0000'
+TH1              EQU  H'0001'
+PU0              EQU  H'0004'
+PU1              EQU  H'0005'
+
+I2CSLEW          EQU  H'0006'
+
+I2CTH0           EQU  H'0000'
+I2CTH1           EQU  H'0001'
+I2CPU0           EQU  H'0004'
+I2CPU1           EQU  H'0005'
+
+
+;----- WPUE Bits -----------------------------------------------------
+WPUE3            EQU  H'0003'
+
+
+;----- INLVLE Bits -----------------------------------------------------
+INLVLE3          EQU  H'0003'
+
+
+;----- IOCEP Bits -----------------------------------------------------
+IOCEP3           EQU  H'0003'
+
+
+;----- IOCEN Bits -----------------------------------------------------
+IOCEN3           EQU  H'0003'
+
+
+;----- IOCEF Bits -----------------------------------------------------
+IOCEF3           EQU  H'0003'
+
+
+;----- PPSLOCK Bits -----------------------------------------------------
+PPSLOCKED        EQU  H'0000'
+
+
+;----- DMA2BUF Bits -----------------------------------------------------
+BUF0             EQU  H'0000'
+BUF1             EQU  H'0001'
+BUF2             EQU  H'0002'
+BUF3             EQU  H'0003'
+BUF4             EQU  H'0004'
+BUF5             EQU  H'0005'
+BUF6             EQU  H'0006'
+BUF7             EQU  H'0007'
+
+
+DMA2BUF0         EQU  H'0000'
+DMA2BUF1         EQU  H'0001'
+DMA2BUF2         EQU  H'0002'
+DMA2BUF3         EQU  H'0003'
+DMA2BUF4         EQU  H'0004'
+DMA2BUF5         EQU  H'0005'
+DMA2BUF6         EQU  H'0006'
+DMA2BUF7         EQU  H'0007'
+
+
+;----- DMA2DCNTL Bits -----------------------------------------------------
+DCNT0            EQU  H'0000'
+DCNT1            EQU  H'0001'
+DCNT2            EQU  H'0002'
+DCNT3            EQU  H'0003'
+DCNT4            EQU  H'0004'
+DCNT5            EQU  H'0005'
+DCNT6            EQU  H'0006'
+DCNT7            EQU  H'0007'
+
+
+DMA2DCNT0        EQU  H'0000'
+DMA2DCNT1        EQU  H'0001'
+DMA2DCNT2        EQU  H'0002'
+DMA2DCNT3        EQU  H'0003'
+DMA2DCNT4        EQU  H'0004'
+DMA2DCNT5        EQU  H'0005'
+DMA2DCNT6        EQU  H'0006'
+DMA2DCNT7        EQU  H'0007'
+
+
+;----- DMA2DCNTH Bits -----------------------------------------------------
+DCNT8            EQU  H'0000'
+DCNT9            EQU  H'0001'
+DCNT10           EQU  H'0002'
+DCNT11           EQU  H'0003'
+
+
+DMA2DCNT8        EQU  H'0000'
+DMA2DCNT9        EQU  H'0001'
+DMA2DCNT10       EQU  H'0002'
+DMA2DCNT11       EQU  H'0003'
+
+
+;----- DMA2DPTRL Bits -----------------------------------------------------
+DPTR0            EQU  H'0000'
+DPTR1            EQU  H'0001'
+DPTR2            EQU  H'0002'
+DPTR3            EQU  H'0003'
+DPTR4            EQU  H'0004'
+DPTR5            EQU  H'0005'
+DPTR6            EQU  H'0006'
+DPTR7            EQU  H'0007'
+
+
+DMA2DPTR0        EQU  H'0000'
+DMA2DPTR1        EQU  H'0001'
+DMA2DPTR2        EQU  H'0002'
+DMA2DPTR3        EQU  H'0003'
+DMA2DPTR4        EQU  H'0004'
+DMA2DPTR5        EQU  H'0005'
+DMA2DPTR6        EQU  H'0006'
+DMA2DPTR7        EQU  H'0007'
+
+
+;----- DMA2DPTRH Bits -----------------------------------------------------
+DPTR8            EQU  H'0000'
+DPTR9            EQU  H'0001'
+DPTR10           EQU  H'0002'
+DPTR11           EQU  H'0003'
+DPTR12           EQU  H'0004'
+DPTR13           EQU  H'0005'
+DPTR14           EQU  H'0006'
+DPTR15           EQU  H'0007'
+
+
+DMA2DPTR8        EQU  H'0000'
+DMA2DPTR9        EQU  H'0001'
+DMA2DPTR10       EQU  H'0002'
+DMA2DPTR11       EQU  H'0003'
+DMA2DPTR12       EQU  H'0004'
+DMA2DPTR13       EQU  H'0005'
+DMA2DPTR14       EQU  H'0006'
+DMA2DPTR15       EQU  H'0007'
+
+
+;----- DMA2DSZL Bits -----------------------------------------------------
+DSZ0             EQU  H'0000'
+DSZ1             EQU  H'0001'
+DSZ2             EQU  H'0002'
+DSZ3             EQU  H'0003'
+DSZ4             EQU  H'0004'
+DSZ5             EQU  H'0005'
+DSZ6             EQU  H'0006'
+DSZ7             EQU  H'0007'
+
+DMA2DSZ0         EQU  H'0000'
+DMA2DSZ1         EQU  H'0001'
+DMA2DSZ2         EQU  H'0002'
+DMA2DSZ3         EQU  H'0003'
+DMA2DSZ4         EQU  H'0004'
+DMA2DSZ5         EQU  H'0005'
+DMA2DSZ6         EQU  H'0006'
+DMA2DSZ7         EQU  H'0007'
+
+
+;----- DMA2DSZH Bits -----------------------------------------------------
+DSZ8             EQU  H'0000'
+DSZ9             EQU  H'0001'
+DSZ10            EQU  H'0002'
+DSZ11            EQU  H'0003'
+
+DMA2DSZ8         EQU  H'0000'
+DMA2DSZ9         EQU  H'0001'
+DMA2DSZ10        EQU  H'0002'
+DMA2DSZ11        EQU  H'0003'
+
+
+;----- DMA2DSAL Bits -----------------------------------------------------
+SSA0             EQU  H'0000'
+SSA1             EQU  H'0001'
+SSA2             EQU  H'0002'
+SSA3             EQU  H'0003'
+SSA4             EQU  H'0004'
+SSA5             EQU  H'0005'
+SSA6             EQU  H'0006'
+SSA7             EQU  H'0007'
+
+
+DMA2DSA0         EQU  H'0000'
+DMA2DSA1         EQU  H'0001'
+DMA2DSA2         EQU  H'0002'
+DMA2DSA3         EQU  H'0003'
+DMA2DSA4         EQU  H'0004'
+DMA2DSA5         EQU  H'0005'
+DMA2DSA6         EQU  H'0006'
+DMA2DSA7         EQU  H'0007'
+
+
+;----- DMA2DSAH Bits -----------------------------------------------------
+DSA8             EQU  H'0000'
+DSA9             EQU  H'0001'
+DSA10            EQU  H'0002'
+DSA11            EQU  H'0003'
+DSA12            EQU  H'0004'
+DSA13            EQU  H'0005'
+DSA14            EQU  H'0006'
+DSA15            EQU  H'0007'
+
+
+DMA2DSA8         EQU  H'0000'
+DMA2DSA9         EQU  H'0001'
+DMA2DSA10        EQU  H'0002'
+DMA2DSA11        EQU  H'0003'
+DMA2DSA12        EQU  H'0004'
+DMA2DSA13        EQU  H'0005'
+DMA2DSA14        EQU  H'0006'
+DMA2DSA15        EQU  H'0007'
+
+
+;----- DMA2SCNTL Bits -----------------------------------------------------
+SCNT0            EQU  H'0000'
+SCNT1            EQU  H'0001'
+SCNT2            EQU  H'0002'
+SCNT3            EQU  H'0003'
+SCNT4            EQU  H'0004'
+SCNT5            EQU  H'0005'
+SCNT6            EQU  H'0006'
+SCNT7            EQU  H'0007'
+
+
+DMA2SCNT0        EQU  H'0000'
+DMA2SCNT1        EQU  H'0001'
+DMA2SCNT2        EQU  H'0002'
+DMA2SCNT3        EQU  H'0003'
+DMA2SCNT4        EQU  H'0004'
+DMA2SCNT5        EQU  H'0005'
+DMA2SCNT6        EQU  H'0006'
+DMA2SCNT7        EQU  H'0007'
+
+
+;----- DMA2SCNTH Bits -----------------------------------------------------
+SCNT8            EQU  H'0000'
+SCNT9            EQU  H'0001'
+SCNT10           EQU  H'0002'
+SCNT11           EQU  H'0003'
+
+
+DMA2SCNT8        EQU  H'0000'
+DMA2SCNT9        EQU  H'0001'
+DMA2SCNT10       EQU  H'0002'
+DMA2SCNT11       EQU  H'0003'
+
+
+;----- DMA2SPTRL Bits -----------------------------------------------------
+SPTR0            EQU  H'0000'
+SPTR1            EQU  H'0001'
+SPTR2            EQU  H'0002'
+SPTR3            EQU  H'0003'
+SPTR4            EQU  H'0004'
+SPTR5            EQU  H'0005'
+SPTR6            EQU  H'0006'
+SPTR7            EQU  H'0007'
+
+
+DMA2SPTR0        EQU  H'0000'
+DMA2SPTR1        EQU  H'0001'
+DMA2SPTR2        EQU  H'0002'
+DMA2SPTR3        EQU  H'0003'
+DMA2SPTR4        EQU  H'0004'
+DMA2SPTR5        EQU  H'0005'
+DMA2SPTR6        EQU  H'0006'
+DMA2SPTR7        EQU  H'0007'
+
+
+;----- DMA2SPTRH Bits -----------------------------------------------------
+SPTR8            EQU  H'0000'
+SPTR9            EQU  H'0001'
+SPTR10           EQU  H'0002'
+SPTR11           EQU  H'0003'
+SPTR12           EQU  H'0004'
+SPTR13           EQU  H'0005'
+SPTR14           EQU  H'0006'
+SPTR15           EQU  H'0007'
+
+
+DMA2SPTR8        EQU  H'0000'
+DMA2SPTR9        EQU  H'0001'
+DMA2SPTR10       EQU  H'0002'
+DMA2SPTR11       EQU  H'0003'
+DMA2SPTR12       EQU  H'0004'
+DMA2SPTR13       EQU  H'0005'
+DMA2SPTR14       EQU  H'0006'
+DMA2SPTR15       EQU  H'0007'
+
+
+;----- DMA2SPTRU Bits -----------------------------------------------------
+SPTR16           EQU  H'0000'
+SPTR17           EQU  H'0001'
+SPTR18           EQU  H'0002'
+SPTR19           EQU  H'0003'
+SPTR20           EQU  H'0004'
+SPTR21           EQU  H'0005'
+
+
+DMA2SPTR16       EQU  H'0000'
+DMA2SPTR17       EQU  H'0001'
+DMA2SPTR18       EQU  H'0002'
+DMA2SPTR19       EQU  H'0003'
+DMA2SPTR20       EQU  H'0004'
+DMA2SPTR21       EQU  H'0005'
+
+
+;----- DMA2SSZL Bits -----------------------------------------------------
+SSZ0             EQU  H'0000'
+SSZ1             EQU  H'0001'
+SSZ2             EQU  H'0002'
+SSZ3             EQU  H'0003'
+SSZ4             EQU  H'0004'
+SSZ5             EQU  H'0005'
+SSZ6             EQU  H'0006'
+SSZ7             EQU  H'0007'
+
+DMA2SSZ0         EQU  H'0000'
+DMA2SSZ1         EQU  H'0001'
+DMA2SSZ2         EQU  H'0002'
+DMA2SSZ3         EQU  H'0003'
+DMA2SSZ4         EQU  H'0004'
+DMA2SSZ5         EQU  H'0005'
+DMA2SSZ6         EQU  H'0006'
+DMA2SSZ7         EQU  H'0007'
+
+
+;----- DMA2SSZH Bits -----------------------------------------------------
+SSZ8             EQU  H'0000'
+SSZ9             EQU  H'0001'
+SSZ10            EQU  H'0002'
+SSZ11            EQU  H'0003'
+
+DMA2SSZ8         EQU  H'0000'
+DMA2SSZ9         EQU  H'0001'
+DMA2SSZ10        EQU  H'0002'
+DMA2SSZ11        EQU  H'0003'
+
+
+;----- DMA2SSAL Bits -----------------------------------------------------
+SSA0             EQU  H'0000'
+SSA1             EQU  H'0001'
+SSA2             EQU  H'0002'
+SSA3             EQU  H'0003'
+SSA4             EQU  H'0004'
+SSA5             EQU  H'0005'
+SSA6             EQU  H'0006'
+SSA7             EQU  H'0007'
+
+
+DMA2SSA0         EQU  H'0000'
+DMA2SSA1         EQU  H'0001'
+DMA2SSA2         EQU  H'0002'
+DMA2SSA3         EQU  H'0003'
+DMA2SSA4         EQU  H'0004'
+DMA2SSA5         EQU  H'0005'
+DMA2SSA6         EQU  H'0006'
+DMA2SSA7         EQU  H'0007'
+
+
+;----- DMA2SSAH Bits -----------------------------------------------------
+SSA8             EQU  H'0000'
+SSA9             EQU  H'0001'
+SSA10            EQU  H'0002'
+SSA11            EQU  H'0003'
+SSA12            EQU  H'0004'
+SSA13            EQU  H'0005'
+SSA14            EQU  H'0006'
+SSA15            EQU  H'0007'
+
+
+DMA2SSA8         EQU  H'0000'
+DMA2SSA9         EQU  H'0001'
+DMA2SSA10        EQU  H'0002'
+DMA2SSA11        EQU  H'0003'
+DMA2SSA12        EQU  H'0004'
+DMA2SSA13        EQU  H'0005'
+DMA2SSA14        EQU  H'0006'
+DMA2SSA15        EQU  H'0007'
+
+
+;----- DMA2SSAU Bits -----------------------------------------------------
+SSA16            EQU  H'0000'
+SSA17            EQU  H'0001'
+SSA18            EQU  H'0002'
+SSA19            EQU  H'0003'
+SSA20            EQU  H'0004'
+SSA21            EQU  H'0005'
+
+
+DMA2SSA16        EQU  H'0000'
+DMA2SSA17        EQU  H'0001'
+DMA2SSA18        EQU  H'0002'
+DMA2SSA19        EQU  H'0003'
+DMA2SSA20        EQU  H'0004'
+DMA2SSA21        EQU  H'0005'
+
+
+;----- DMA2CON0 Bits -----------------------------------------------------
+XIP              EQU  H'0000'
+AIRQEN           EQU  H'0002'
+DGO              EQU  H'0005'
+SIRQEN           EQU  H'0006'
+EN               EQU  H'0007'
+
+DMA2XIP          EQU  H'0000'
+DMA2AIRQEN       EQU  H'0002'
+DMA2DGO          EQU  H'0005'
+DMA2SIRQEN       EQU  H'0006'
+DMA2EN           EQU  H'0007'
+
+
+;----- DMA2CON1 Bits -----------------------------------------------------
+SSTP             EQU  H'0000'
+DSTP             EQU  H'0005'
+
+
+;----- DMA2AIRQ Bits -----------------------------------------------------
+AIRQ0            EQU  H'0000'
+AIRQ1            EQU  H'0001'
+AIRQ2            EQU  H'0002'
+AIRQ3            EQU  H'0003'
+AIRQ4            EQU  H'0004'
+AIRQ5            EQU  H'0005'
+AIRQ6            EQU  H'0006'
+AIRQ7            EQU  H'0007'
+
+DMA2AIRQ0        EQU  H'0000'
+DMA2AIRQ1        EQU  H'0001'
+DMA2AIRQ2        EQU  H'0002'
+DMA2AIRQ3        EQU  H'0003'
+DMA2AIRQ4        EQU  H'0004'
+DMA2AIRQ5        EQU  H'0005'
+DMA2AIRQ6        EQU  H'0006'
+DMA2AIRQ7        EQU  H'0007'
+
+
+;----- DMA2SIRQ Bits -----------------------------------------------------
+SIRQ0            EQU  H'0000'
+SIRQ1            EQU  H'0001'
+SIRQ2            EQU  H'0002'
+SIRQ3            EQU  H'0003'
+SIRQ4            EQU  H'0004'
+SIRQ5            EQU  H'0005'
+SIRQ6            EQU  H'0006'
+SIRQ7            EQU  H'0007'
+
+DMA2SIRQ0        EQU  H'0000'
+DMA2SIRQ1        EQU  H'0001'
+DMA2SIRQ2        EQU  H'0002'
+DMA2SIRQ3        EQU  H'0003'
+DMA2SIRQ4        EQU  H'0004'
+DMA2SIRQ5        EQU  H'0005'
+DMA2SIRQ6        EQU  H'0006'
+DMA2SIRQ7        EQU  H'0007'
+
+
+;----- DMA1BUF Bits -----------------------------------------------------
+BUF0             EQU  H'0000'
+BUF1             EQU  H'0001'
+BUF2             EQU  H'0002'
+BUF3             EQU  H'0003'
+BUF4             EQU  H'0004'
+BUF5             EQU  H'0005'
+BUF6             EQU  H'0006'
+BUF7             EQU  H'0007'
+
+
+DMA1BUF0         EQU  H'0000'
+DMA1BUF1         EQU  H'0001'
+DMA1BUF2         EQU  H'0002'
+DMA1BUF3         EQU  H'0003'
+DMA1BUF4         EQU  H'0004'
+DMA1BUF5         EQU  H'0005'
+DMA1BUF6         EQU  H'0006'
+DMA1BUF7         EQU  H'0007'
+
+
+;----- DMA1DCNTL Bits -----------------------------------------------------
+DCNT0            EQU  H'0000'
+DCNT1            EQU  H'0001'
+DCNT2            EQU  H'0002'
+DCNT3            EQU  H'0003'
+DCNT4            EQU  H'0004'
+DCNT5            EQU  H'0005'
+DCNT6            EQU  H'0006'
+DCNT7            EQU  H'0007'
+
+
+DMA1DCNT0        EQU  H'0000'
+DMA1DCNT1        EQU  H'0001'
+DMA1DCNT2        EQU  H'0002'
+DMA1DCNT3        EQU  H'0003'
+DMA1DCNT4        EQU  H'0004'
+DMA1DCNT5        EQU  H'0005'
+DMA1DCNT6        EQU  H'0006'
+DMA1DCNT7        EQU  H'0007'
+
+
+;----- DMA1DCNTH Bits -----------------------------------------------------
+DCNT8            EQU  H'0000'
+DCNT9            EQU  H'0001'
+DCNT10           EQU  H'0002'
+DCNT11           EQU  H'0003'
+
+
+DMA1DCNT8        EQU  H'0000'
+DMA1DCNT9        EQU  H'0001'
+DMA1DCNT10       EQU  H'0002'
+DMA1DCNT11       EQU  H'0003'
+
+
+;----- DMA1DPTRL Bits -----------------------------------------------------
+DPTR0            EQU  H'0000'
+DPTR1            EQU  H'0001'
+DPTR2            EQU  H'0002'
+DPTR3            EQU  H'0003'
+DPTR4            EQU  H'0004'
+DPTR5            EQU  H'0005'
+DPTR6            EQU  H'0006'
+DPTR7            EQU  H'0007'
+
+
+DMA1DPTR0        EQU  H'0000'
+DMA1DPTR1        EQU  H'0001'
+DMA1DPTR2        EQU  H'0002'
+DMA1DPTR3        EQU  H'0003'
+DMA1DPTR4        EQU  H'0004'
+DMA1DPTR5        EQU  H'0005'
+DMA1DPTR6        EQU  H'0006'
+DMA1DPTR7        EQU  H'0007'
+
+
+;----- DMA1DPTRH Bits -----------------------------------------------------
+DPTR8            EQU  H'0000'
+DPTR9            EQU  H'0001'
+DPTR10           EQU  H'0002'
+DPTR11           EQU  H'0003'
+DPTR12           EQU  H'0004'
+DPTR13           EQU  H'0005'
+DPTR14           EQU  H'0006'
+DPTR15           EQU  H'0007'
+
+
+DMA1DPTR8        EQU  H'0000'
+DMA1DPTR9        EQU  H'0001'
+DMA1DPTR10       EQU  H'0002'
+DMA1DPTR11       EQU  H'0003'
+DMA1DPTR12       EQU  H'0004'
+DMA1DPTR13       EQU  H'0005'
+DMA1DPTR14       EQU  H'0006'
+DMA1DPTR15       EQU  H'0007'
+
+
+;----- DMA1DSZL Bits -----------------------------------------------------
+DSZ0             EQU  H'0000'
+DSZ1             EQU  H'0001'
+DSZ2             EQU  H'0002'
+DSZ3             EQU  H'0003'
+DSZ4             EQU  H'0004'
+DSZ5             EQU  H'0005'
+DSZ6             EQU  H'0006'
+DSZ7             EQU  H'0007'
+
+DMA1DSZ0         EQU  H'0000'
+DMA1DSZ1         EQU  H'0001'
+DMA1DSZ2         EQU  H'0002'
+DMA1DSZ3         EQU  H'0003'
+DMA1DSZ4         EQU  H'0004'
+DMA1DSZ5         EQU  H'0005'
+DMA1DSZ6         EQU  H'0006'
+DMA1DSZ7         EQU  H'0007'
+
+
+;----- DMA1DSZH Bits -----------------------------------------------------
+DSZ8             EQU  H'0000'
+DSZ9             EQU  H'0001'
+DSZ10            EQU  H'0002'
+DSZ11            EQU  H'0003'
+
+DMA1DSZ8         EQU  H'0000'
+DMA1DSZ9         EQU  H'0001'
+DMA1DSZ10        EQU  H'0002'
+DMA1DSZ11        EQU  H'0003'
+
+
+;----- DMA1DSAL Bits -----------------------------------------------------
+SSA0             EQU  H'0000'
+SSA1             EQU  H'0001'
+SSA2             EQU  H'0002'
+SSA3             EQU  H'0003'
+SSA4             EQU  H'0004'
+SSA5             EQU  H'0005'
+SSA6             EQU  H'0006'
+SSA7             EQU  H'0007'
+
+
+DMA1DSA0         EQU  H'0000'
+DMA1DSA1         EQU  H'0001'
+DMA1DSA2         EQU  H'0002'
+DMA1DSA3         EQU  H'0003'
+DMA1DSA4         EQU  H'0004'
+DMA1DSA5         EQU  H'0005'
+DMA1DSA6         EQU  H'0006'
+DMA1DSA7         EQU  H'0007'
+
+
+;----- DMA1DSAH Bits -----------------------------------------------------
+DSA8             EQU  H'0000'
+DSA9             EQU  H'0001'
+DSA10            EQU  H'0002'
+DSA11            EQU  H'0003'
+DSA12            EQU  H'0004'
+DSA13            EQU  H'0005'
+DSA14            EQU  H'0006'
+DSA15            EQU  H'0007'
+
+
+DMA1DSA8         EQU  H'0000'
+DMA1DSA9         EQU  H'0001'
+DMA1DSA10        EQU  H'0002'
+DMA1DSA11        EQU  H'0003'
+DMA1DSA12        EQU  H'0004'
+DMA1DSA13        EQU  H'0005'
+DMA1DSA14        EQU  H'0006'
+DMA1DSA15        EQU  H'0007'
+
+
+;----- DMA1SCNTL Bits -----------------------------------------------------
+SCNT0            EQU  H'0000'
+SCNT1            EQU  H'0001'
+SCNT2            EQU  H'0002'
+SCNT3            EQU  H'0003'
+SCNT4            EQU  H'0004'
+SCNT5            EQU  H'0005'
+SCNT6            EQU  H'0006'
+SCNT7            EQU  H'0007'
+
+
+DMA1SCNT0        EQU  H'0000'
+DMA1SCNT1        EQU  H'0001'
+DMA1SCNT2        EQU  H'0002'
+DMA1SCNT3        EQU  H'0003'
+DMA1SCNT4        EQU  H'0004'
+DMA1SCNT5        EQU  H'0005'
+DMA1SCNT6        EQU  H'0006'
+DMA1SCNT7        EQU  H'0007'
+
+
+;----- DMA1SCNTH Bits -----------------------------------------------------
+SCNT8            EQU  H'0000'
+SCNT9            EQU  H'0001'
+SCNT10           EQU  H'0002'
+SCNT11           EQU  H'0003'
+
+
+DMA1SCNT8        EQU  H'0000'
+DMA1SCNT9        EQU  H'0001'
+DMA1SCNT10       EQU  H'0002'
+DMA1SCNT11       EQU  H'0003'
+
+
+;----- DMA1SPTRL Bits -----------------------------------------------------
+SPTR0            EQU  H'0000'
+SPTR1            EQU  H'0001'
+SPTR2            EQU  H'0002'
+SPTR3            EQU  H'0003'
+SPTR4            EQU  H'0004'
+SPTR5            EQU  H'0005'
+SPTR6            EQU  H'0006'
+SPTR7            EQU  H'0007'
+
+
+DMA1SPTR0        EQU  H'0000'
+DMA1SPTR1        EQU  H'0001'
+DMA1SPTR2        EQU  H'0002'
+DMA1SPTR3        EQU  H'0003'
+DMA1SPTR4        EQU  H'0004'
+DMA1SPTR5        EQU  H'0005'
+DMA1SPTR6        EQU  H'0006'
+DMA1SPTR7        EQU  H'0007'
+
+
+;----- DMA1SPTRH Bits -----------------------------------------------------
+SPTR8            EQU  H'0000'
+SPTR9            EQU  H'0001'
+SPTR10           EQU  H'0002'
+SPTR11           EQU  H'0003'
+SPTR12           EQU  H'0004'
+SPTR13           EQU  H'0005'
+SPTR14           EQU  H'0006'
+SPTR15           EQU  H'0007'
+
+
+DMA1SPTR8        EQU  H'0000'
+DMA1SPTR9        EQU  H'0001'
+DMA1SPTR10       EQU  H'0002'
+DMA1SPTR11       EQU  H'0003'
+DMA1SPTR12       EQU  H'0004'
+DMA1SPTR13       EQU  H'0005'
+DMA1SPTR14       EQU  H'0006'
+DMA1SPTR15       EQU  H'0007'
+
+
+;----- DMA1SPTRU Bits -----------------------------------------------------
+SPTR16           EQU  H'0000'
+SPTR17           EQU  H'0001'
+SPTR18           EQU  H'0002'
+SPTR19           EQU  H'0003'
+SPTR20           EQU  H'0004'
+SPTR21           EQU  H'0005'
+
+
+DMA1SPTR16       EQU  H'0000'
+DMA1SPTR17       EQU  H'0001'
+DMA1SPTR18       EQU  H'0002'
+DMA1SPTR19       EQU  H'0003'
+DMA1SPTR20       EQU  H'0004'
+DMA1SPTR21       EQU  H'0005'
+
+
+;----- DMA1SSZL Bits -----------------------------------------------------
+SSZ0             EQU  H'0000'
+SSZ1             EQU  H'0001'
+SSZ2             EQU  H'0002'
+SSZ3             EQU  H'0003'
+SSZ4             EQU  H'0004'
+SSZ5             EQU  H'0005'
+SSZ6             EQU  H'0006'
+SSZ7             EQU  H'0007'
+
+DMA1SSZ0         EQU  H'0000'
+DMA1SSZ1         EQU  H'0001'
+DMA1SSZ2         EQU  H'0002'
+DMA1SSZ3         EQU  H'0003'
+DMA1SSZ4         EQU  H'0004'
+DMA1SSZ5         EQU  H'0005'
+DMA1SSZ6         EQU  H'0006'
+DMA1SSZ7         EQU  H'0007'
+
+
+;----- DMA1SSZH Bits -----------------------------------------------------
+SSZ8             EQU  H'0000'
+SSZ9             EQU  H'0001'
+SSZ10            EQU  H'0002'
+SSZ11            EQU  H'0003'
+
+DMA1SSZ8         EQU  H'0000'
+DMA1SSZ9         EQU  H'0001'
+DMA1SSZ10        EQU  H'0002'
+DMA1SSZ11        EQU  H'0003'
+
+
+;----- DMA1SSAL Bits -----------------------------------------------------
+SSA0             EQU  H'0000'
+SSA1             EQU  H'0001'
+SSA2             EQU  H'0002'
+SSA3             EQU  H'0003'
+SSA4             EQU  H'0004'
+SSA5             EQU  H'0005'
+SSA6             EQU  H'0006'
+SSA7             EQU  H'0007'
+
+
+DMA1SSA0         EQU  H'0000'
+DMA1SSA1         EQU  H'0001'
+DMA1SSA2         EQU  H'0002'
+DMA1SSA3         EQU  H'0003'
+DMA1SSA4         EQU  H'0004'
+DMA1SSA5         EQU  H'0005'
+DMA1SSA6         EQU  H'0006'
+DMA1SSA7         EQU  H'0007'
+
+
+;----- DMA1SSAH Bits -----------------------------------------------------
+SSA8             EQU  H'0000'
+SSA9             EQU  H'0001'
+SSA10            EQU  H'0002'
+SSA11            EQU  H'0003'
+SSA12            EQU  H'0004'
+SSA13            EQU  H'0005'
+SSA14            EQU  H'0006'
+SSA15            EQU  H'0007'
+
+
+DMA1SSA8         EQU  H'0000'
+DMA1SSA9         EQU  H'0001'
+DMA1SSA10        EQU  H'0002'
+DMA1SSA11        EQU  H'0003'
+DMA1SSA12        EQU  H'0004'
+DMA1SSA13        EQU  H'0005'
+DMA1SSA14        EQU  H'0006'
+DMA1SSA15        EQU  H'0007'
+
+
+;----- DMA1SSAU Bits -----------------------------------------------------
+SSA16            EQU  H'0000'
+SSA17            EQU  H'0001'
+SSA18            EQU  H'0002'
+SSA19            EQU  H'0003'
+SSA20            EQU  H'0004'
+SSA21            EQU  H'0005'
+
+
+DMA1SSA16        EQU  H'0000'
+DMA1SSA17        EQU  H'0001'
+DMA1SSA18        EQU  H'0002'
+DMA1SSA19        EQU  H'0003'
+DMA1SSA20        EQU  H'0004'
+DMA1SSA21        EQU  H'0005'
+
+
+;----- DMA1CON0 Bits -----------------------------------------------------
+XIP              EQU  H'0000'
+AIRQEN           EQU  H'0002'
+DGO              EQU  H'0005'
+SIRQEN           EQU  H'0006'
+EN               EQU  H'0007'
+
+DMA1XIP          EQU  H'0000'
+DMA1AIRQEN       EQU  H'0002'
+DMA1DGO          EQU  H'0005'
+DMA1SIRQEN       EQU  H'0006'
+DMA1EN           EQU  H'0007'
+
+
+;----- DMA1CON1 Bits -----------------------------------------------------
+SSTP             EQU  H'0000'
+DSTP             EQU  H'0005'
+
+
+;----- DMA1AIRQ Bits -----------------------------------------------------
+AIRQ0            EQU  H'0000'
+AIRQ1            EQU  H'0001'
+AIRQ2            EQU  H'0002'
+AIRQ3            EQU  H'0003'
+AIRQ4            EQU  H'0004'
+AIRQ5            EQU  H'0005'
+AIRQ6            EQU  H'0006'
+AIRQ7            EQU  H'0007'
+
+DMA1AIRQ0        EQU  H'0000'
+DMA1AIRQ1        EQU  H'0001'
+DMA1AIRQ2        EQU  H'0002'
+DMA1AIRQ3        EQU  H'0003'
+DMA1AIRQ4        EQU  H'0004'
+DMA1AIRQ5        EQU  H'0005'
+DMA1AIRQ6        EQU  H'0006'
+DMA1AIRQ7        EQU  H'0007'
+
+
+;----- DMA1SIRQ Bits -----------------------------------------------------
+SIRQ0            EQU  H'0000'
+SIRQ1            EQU  H'0001'
+SIRQ2            EQU  H'0002'
+SIRQ3            EQU  H'0003'
+SIRQ4            EQU  H'0004'
+SIRQ5            EQU  H'0005'
+SIRQ6            EQU  H'0006'
+SIRQ7            EQU  H'0007'
+
+DMA1SIRQ0        EQU  H'0000'
+DMA1SIRQ1        EQU  H'0001'
+DMA1SIRQ2        EQU  H'0002'
+DMA1SIRQ3        EQU  H'0003'
+DMA1SIRQ4        EQU  H'0004'
+DMA1SIRQ5        EQU  H'0005'
+DMA1SIRQ6        EQU  H'0006'
+DMA1SIRQ7        EQU  H'0007'
+
+
+;----- CLC4CON Bits -----------------------------------------------------
+INTN_CLC4CON     EQU  H'0003'
+INTP_CLC4CON     EQU  H'0004'
+OUT_CLC4CON      EQU  H'0005'
+OE               EQU  H'0006'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+
+LC4INTN          EQU  H'0003'
+LC4INTP          EQU  H'0004'
+LC4OUT           EQU  H'0005'
+LC4OE            EQU  H'0006'
+LC4EN            EQU  H'0007'
+
+LC4MODE0         EQU  H'0000'
+LC4MODE1         EQU  H'0001'
+LC4MODE2         EQU  H'0002'
+
+
+;----- CLC4POL Bits -----------------------------------------------------
+G1POL            EQU  H'0000'
+G2POL            EQU  H'0001'
+G3POL            EQU  H'0002'
+G4POL            EQU  H'0003'
+POL_CLC4POL      EQU  H'0007'
+
+LC4G1POL         EQU  H'0000'
+LC4G2POL         EQU  H'0001'
+LC4G3POL         EQU  H'0002'
+LC4G4POL         EQU  H'0003'
+LC4POL           EQU  H'0007'
+
+
+;----- CLC4SEL0 Bits -----------------------------------------------------
+D1S0             EQU  H'0000'
+D1S1             EQU  H'0001'
+D1S2             EQU  H'0002'
+D1S3             EQU  H'0003'
+D1S4             EQU  H'0004'
+D1S5             EQU  H'0005'
+D1S6             EQU  H'0006'
+D1S7             EQU  H'0007'
+
+LC4D1S0          EQU  H'0000'
+LC4D1S1          EQU  H'0001'
+LC4D1S2          EQU  H'0002'
+LC4D1S3          EQU  H'0003'
+LC4D1S4          EQU  H'0004'
+LC4D1S5          EQU  H'0005'
+LC4D1S6          EQU  H'0006'
+LC4D1S7          EQU  H'0007'
+
+
+;----- CLC4SEL1 Bits -----------------------------------------------------
+D2S0             EQU  H'0000'
+D2S1             EQU  H'0001'
+D2S2             EQU  H'0002'
+D2S3             EQU  H'0003'
+D2S4             EQU  H'0004'
+D2S5             EQU  H'0005'
+D2S6             EQU  H'0006'
+D2S7             EQU  H'0007'
+
+LC4D2S0          EQU  H'0000'
+LC4D2S1          EQU  H'0001'
+LC4D2S2          EQU  H'0002'
+LC4D2S3          EQU  H'0003'
+LC4D2S4          EQU  H'0004'
+LC4D2S5          EQU  H'0005'
+LC4D2S6          EQU  H'0006'
+LC4D2S7          EQU  H'0007'
+
+
+;----- CLC4SEL2 Bits -----------------------------------------------------
+D3S0             EQU  H'0000'
+D3S1             EQU  H'0001'
+D3S2             EQU  H'0002'
+D3S3             EQU  H'0003'
+D3S4             EQU  H'0004'
+D3S5             EQU  H'0005'
+D3S6             EQU  H'0006'
+D3S7             EQU  H'0007'
+
+LC4D3S0          EQU  H'0000'
+LC4D3S1          EQU  H'0001'
+LC4D3S2          EQU  H'0002'
+LC4D3S3          EQU  H'0003'
+LC4D3S4          EQU  H'0004'
+LC4D3S5          EQU  H'0005'
+LC4D3S6          EQU  H'0006'
+LC4D3S7          EQU  H'0007'
+
+
+;----- CLC4SEL3 Bits -----------------------------------------------------
+D4S0             EQU  H'0000'
+D4S1             EQU  H'0001'
+D4S2             EQU  H'0002'
+D4S3             EQU  H'0003'
+D4S4             EQU  H'0004'
+D4S5             EQU  H'0005'
+D4S6             EQU  H'0006'
+D4S7             EQU  H'0007'
+
+LC4D4S0          EQU  H'0000'
+LC4D4S1          EQU  H'0001'
+LC4D4S2          EQU  H'0002'
+LC4D4S3          EQU  H'0003'
+LC4D4S4          EQU  H'0004'
+LC4D4S5          EQU  H'0005'
+LC4D4S6          EQU  H'0006'
+LC4D4S7          EQU  H'0007'
+
+
+;----- CLC4GLS0 Bits -----------------------------------------------------
+G1D1N            EQU  H'0000'
+G1D1T            EQU  H'0001'
+G1D2N            EQU  H'0002'
+G1D2T            EQU  H'0003'
+G1D3N            EQU  H'0004'
+G1D3T            EQU  H'0005'
+G1D4N            EQU  H'0006'
+G1D4T            EQU  H'0007'
+
+LC4G1D1N         EQU  H'0000'
+LC4G1D1T         EQU  H'0001'
+LC4G1D2N         EQU  H'0002'
+LC4G1D2T         EQU  H'0003'
+LC4G1D3N         EQU  H'0004'
+LC4G1D3T         EQU  H'0005'
+LC4G1D4N         EQU  H'0006'
+LC4G1D4T         EQU  H'0007'
+
+
+;----- CLC4GLS1 Bits -----------------------------------------------------
+G2D1N            EQU  H'0000'
+G2D1T            EQU  H'0001'
+G2D2N            EQU  H'0002'
+G2D2T            EQU  H'0003'
+G2D3N            EQU  H'0004'
+G2D3T            EQU  H'0005'
+G2D4N            EQU  H'0006'
+G2D4T            EQU  H'0007'
+
+LC4G2D1N         EQU  H'0000'
+LC4G2D1T         EQU  H'0001'
+LC4G2D2N         EQU  H'0002'
+LC4G2D2T         EQU  H'0003'
+LC4G2D3N         EQU  H'0004'
+LC4G2D3T         EQU  H'0005'
+LC4G2D4N         EQU  H'0006'
+LC4G2D4T         EQU  H'0007'
+
+
+;----- CLC4GLS2 Bits -----------------------------------------------------
+G3D1N            EQU  H'0000'
+G3D1T            EQU  H'0001'
+G3D2N            EQU  H'0002'
+G3D2T            EQU  H'0003'
+G3D3N            EQU  H'0004'
+G3D3T            EQU  H'0005'
+G3D4N            EQU  H'0006'
+G3D4T            EQU  H'0007'
+
+LC4G3D1N         EQU  H'0000'
+LC4G3D1T         EQU  H'0001'
+LC4G3D2N         EQU  H'0002'
+LC4G3D2T         EQU  H'0003'
+LC4G3D3N         EQU  H'0004'
+LC4G3D3T         EQU  H'0005'
+LC4G3D4N         EQU  H'0006'
+LC4G3D4T         EQU  H'0007'
+
+
+;----- CLC4GLS3 Bits -----------------------------------------------------
+G4D1N            EQU  H'0000'
+G4D1T            EQU  H'0001'
+G4D2N            EQU  H'0002'
+G4D2T            EQU  H'0003'
+G4D3N            EQU  H'0004'
+G4D3T            EQU  H'0005'
+G4D4N            EQU  H'0006'
+G4D4T            EQU  H'0007'
+
+LC4G4D1N         EQU  H'0000'
+LC4G4D1T         EQU  H'0001'
+LC4G4D2N         EQU  H'0002'
+LC4G4D2T         EQU  H'0003'
+LC4G4D3N         EQU  H'0004'
+LC4G4D3T         EQU  H'0005'
+LC4G4D4N         EQU  H'0006'
+LC4G4D4T         EQU  H'0007'
+
+
+;----- CLC3CON Bits -----------------------------------------------------
+INTN_CLC3CON     EQU  H'0003'
+INTP_CLC3CON     EQU  H'0004'
+OUT_CLC3CON      EQU  H'0005'
+OE               EQU  H'0006'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+
+LC3INTN          EQU  H'0003'
+LC3INTP          EQU  H'0004'
+LC3OUT           EQU  H'0005'
+LC3OE            EQU  H'0006'
+LC3EN            EQU  H'0007'
+
+LC3MODE0         EQU  H'0000'
+LC3MODE1         EQU  H'0001'
+LC3MODE2         EQU  H'0002'
+
+
+;----- CLC3POL Bits -----------------------------------------------------
+G1POL            EQU  H'0000'
+G2POL            EQU  H'0001'
+G3POL            EQU  H'0002'
+G4POL            EQU  H'0003'
+POL_CLC3POL      EQU  H'0007'
+
+LC3G1POL         EQU  H'0000'
+LC3G2POL         EQU  H'0001'
+LC3G3POL         EQU  H'0002'
+LC3G4POL         EQU  H'0003'
+LC3POL           EQU  H'0007'
+
+
+;----- CLC3SEL0 Bits -----------------------------------------------------
+D1S0             EQU  H'0000'
+D1S1             EQU  H'0001'
+D1S2             EQU  H'0002'
+D1S3             EQU  H'0003'
+D1S4             EQU  H'0004'
+D1S5             EQU  H'0005'
+D1S6             EQU  H'0006'
+D1S7             EQU  H'0007'
+
+LC3D1S0          EQU  H'0000'
+LC3D1S1          EQU  H'0001'
+LC3D1S2          EQU  H'0002'
+LC3D1S3          EQU  H'0003'
+LC3D1S4          EQU  H'0004'
+LC3D1S5          EQU  H'0005'
+LC3D1S6          EQU  H'0006'
+LC3D1S7          EQU  H'0007'
+
+
+;----- CLC3SEL1 Bits -----------------------------------------------------
+D2S0             EQU  H'0000'
+D2S1             EQU  H'0001'
+D2S2             EQU  H'0002'
+D2S3             EQU  H'0003'
+D2S4             EQU  H'0004'
+D2S5             EQU  H'0005'
+D2S6             EQU  H'0006'
+D2S7             EQU  H'0007'
+
+LC3D2S0          EQU  H'0000'
+LC3D2S1          EQU  H'0001'
+LC3D2S2          EQU  H'0002'
+LC3D2S3          EQU  H'0003'
+LC3D2S4          EQU  H'0004'
+LC3D2S5          EQU  H'0005'
+LC3D2S6          EQU  H'0006'
+LC3D2S7          EQU  H'0007'
+
+
+;----- CLC3SEL2 Bits -----------------------------------------------------
+D3S0             EQU  H'0000'
+D3S1             EQU  H'0001'
+D3S2             EQU  H'0002'
+D3S3             EQU  H'0003'
+D3S4             EQU  H'0004'
+D3S5             EQU  H'0005'
+D3S6             EQU  H'0006'
+D3S7             EQU  H'0007'
+
+LC3D3S0          EQU  H'0000'
+LC3D3S1          EQU  H'0001'
+LC3D3S2          EQU  H'0002'
+LC3D3S3          EQU  H'0003'
+LC3D3S4          EQU  H'0004'
+LC3D3S5          EQU  H'0005'
+LC3D3S6          EQU  H'0006'
+LC3D3S7          EQU  H'0007'
+
+
+;----- CLC3SEL3 Bits -----------------------------------------------------
+D4S0             EQU  H'0000'
+D4S1             EQU  H'0001'
+D4S2             EQU  H'0002'
+D4S3             EQU  H'0003'
+D4S4             EQU  H'0004'
+D4S5             EQU  H'0005'
+D4S6             EQU  H'0006'
+D4S7             EQU  H'0007'
+
+LC3D4S0          EQU  H'0000'
+LC3D4S1          EQU  H'0001'
+LC3D4S2          EQU  H'0002'
+LC3D4S3          EQU  H'0003'
+LC3D4S4          EQU  H'0004'
+LC3D4S5          EQU  H'0005'
+LC3D4S6          EQU  H'0006'
+LC3D4S7          EQU  H'0007'
+
+
+;----- CLC3GLS0 Bits -----------------------------------------------------
+G1D1N            EQU  H'0000'
+G1D1T            EQU  H'0001'
+G1D2N            EQU  H'0002'
+G1D2T            EQU  H'0003'
+G1D3N            EQU  H'0004'
+G1D3T            EQU  H'0005'
+G1D4N            EQU  H'0006'
+G1D4T            EQU  H'0007'
+
+LC3G1D1N         EQU  H'0000'
+LC3G1D1T         EQU  H'0001'
+LC3G1D2N         EQU  H'0002'
+LC3G1D2T         EQU  H'0003'
+LC3G1D3N         EQU  H'0004'
+LC3G1D3T         EQU  H'0005'
+LC3G1D4N         EQU  H'0006'
+LC3G1D4T         EQU  H'0007'
+
+
+;----- CLC3GLS1 Bits -----------------------------------------------------
+G2D1N            EQU  H'0000'
+G2D1T            EQU  H'0001'
+G2D2N            EQU  H'0002'
+G2D2T            EQU  H'0003'
+G2D3N            EQU  H'0004'
+G2D3T            EQU  H'0005'
+G2D4N            EQU  H'0006'
+G2D4T            EQU  H'0007'
+
+LC3G2D1N         EQU  H'0000'
+LC3G2D1T         EQU  H'0001'
+LC3G2D2N         EQU  H'0002'
+LC3G2D2T         EQU  H'0003'
+LC3G2D3N         EQU  H'0004'
+LC3G2D3T         EQU  H'0005'
+LC3G2D4N         EQU  H'0006'
+LC3G2D4T         EQU  H'0007'
+
+
+;----- CLC3GLS2 Bits -----------------------------------------------------
+G3D1N            EQU  H'0000'
+G3D1T            EQU  H'0001'
+G3D2N            EQU  H'0002'
+G3D2T            EQU  H'0003'
+G3D3N            EQU  H'0004'
+G3D3T            EQU  H'0005'
+G3D4N            EQU  H'0006'
+G3D4T            EQU  H'0007'
+
+LC3G3D1N         EQU  H'0000'
+LC3G3D1T         EQU  H'0001'
+LC3G3D2N         EQU  H'0002'
+LC3G3D2T         EQU  H'0003'
+LC3G3D3N         EQU  H'0004'
+LC3G3D3T         EQU  H'0005'
+LC3G3D4N         EQU  H'0006'
+LC3G3D4T         EQU  H'0007'
+
+
+;----- CLC3GLS3 Bits -----------------------------------------------------
+G4D1N            EQU  H'0000'
+G4D1T            EQU  H'0001'
+G4D2N            EQU  H'0002'
+G4D2T            EQU  H'0003'
+G4D3N            EQU  H'0004'
+G4D3T            EQU  H'0005'
+G4D4N            EQU  H'0006'
+G4D4T            EQU  H'0007'
+
+LC3G4D1N         EQU  H'0000'
+LC3G4D1T         EQU  H'0001'
+LC3G4D2N         EQU  H'0002'
+LC3G4D2T         EQU  H'0003'
+LC3G4D3N         EQU  H'0004'
+LC3G4D3T         EQU  H'0005'
+LC3G4D4N         EQU  H'0006'
+LC3G4D4T         EQU  H'0007'
+
+
+;----- CLC2CON Bits -----------------------------------------------------
+INTN_CLC2CON     EQU  H'0003'
+INTP_CLC2CON     EQU  H'0004'
+OUT_CLC2CON      EQU  H'0005'
+OE               EQU  H'0006'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+
+LC2INTN          EQU  H'0003'
+LC2INTP          EQU  H'0004'
+LC2OUT           EQU  H'0005'
+LC2OE            EQU  H'0006'
+LC2EN            EQU  H'0007'
+
+LC2MODE0         EQU  H'0000'
+LC2MODE1         EQU  H'0001'
+LC2MODE2         EQU  H'0002'
+
+
+;----- CLC2POL Bits -----------------------------------------------------
+G1POL            EQU  H'0000'
+G2POL            EQU  H'0001'
+G3POL            EQU  H'0002'
+G4POL            EQU  H'0003'
+POL_CLC2POL      EQU  H'0007'
+
+LC2G1POL         EQU  H'0000'
+LC2G2POL         EQU  H'0001'
+LC2G3POL         EQU  H'0002'
+LC2G4POL         EQU  H'0003'
+LC2POL           EQU  H'0007'
+
+
+;----- CLC2SEL0 Bits -----------------------------------------------------
+D1S0             EQU  H'0000'
+D1S1             EQU  H'0001'
+D1S2             EQU  H'0002'
+D1S3             EQU  H'0003'
+D1S4             EQU  H'0004'
+D1S5             EQU  H'0005'
+D1S6             EQU  H'0006'
+D1S7             EQU  H'0007'
+
+LC2D1S0          EQU  H'0000'
+LC2D1S1          EQU  H'0001'
+LC2D1S2          EQU  H'0002'
+LC2D1S3          EQU  H'0003'
+LC2D1S4          EQU  H'0004'
+LC2D1S5          EQU  H'0005'
+LC2D1S6          EQU  H'0006'
+LC2D1S7          EQU  H'0007'
+
+
+;----- CLC2SEL1 Bits -----------------------------------------------------
+D2S0             EQU  H'0000'
+D2S1             EQU  H'0001'
+D2S2             EQU  H'0002'
+D2S3             EQU  H'0003'
+D2S4             EQU  H'0004'
+D2S5             EQU  H'0005'
+D2S6             EQU  H'0006'
+D2S7             EQU  H'0007'
+
+LC2D2S0          EQU  H'0000'
+LC2D2S1          EQU  H'0001'
+LC2D2S2          EQU  H'0002'
+LC2D2S3          EQU  H'0003'
+LC2D2S4          EQU  H'0004'
+LC2D2S5          EQU  H'0005'
+LC2D2S6          EQU  H'0006'
+LC2D2S7          EQU  H'0007'
+
+
+;----- CLC2SEL2 Bits -----------------------------------------------------
+D3S0             EQU  H'0000'
+D3S1             EQU  H'0001'
+D3S2             EQU  H'0002'
+D3S3             EQU  H'0003'
+D3S4             EQU  H'0004'
+D3S5             EQU  H'0005'
+D3S6             EQU  H'0006'
+D3S7             EQU  H'0007'
+
+LC2D3S0          EQU  H'0000'
+LC2D3S1          EQU  H'0001'
+LC2D3S2          EQU  H'0002'
+LC2D3S3          EQU  H'0003'
+LC2D3S4          EQU  H'0004'
+LC2D3S5          EQU  H'0005'
+LC2D3S6          EQU  H'0006'
+LC2D3S7          EQU  H'0007'
+
+
+;----- CLC2SEL3 Bits -----------------------------------------------------
+D4S0             EQU  H'0000'
+D4S1             EQU  H'0001'
+D4S2             EQU  H'0002'
+D4S3             EQU  H'0003'
+D4S4             EQU  H'0004'
+D4S5             EQU  H'0005'
+D4S6             EQU  H'0006'
+D4S7             EQU  H'0007'
+
+LC2D4S0          EQU  H'0000'
+LC2D4S1          EQU  H'0001'
+LC2D4S2          EQU  H'0002'
+LC2D4S3          EQU  H'0003'
+LC2D4S4          EQU  H'0004'
+LC2D4S5          EQU  H'0005'
+LC2D4S6          EQU  H'0006'
+LC2D4S7          EQU  H'0007'
+
+
+;----- CLC2GLS0 Bits -----------------------------------------------------
+G1D1N            EQU  H'0000'
+G1D1T            EQU  H'0001'
+G1D2N            EQU  H'0002'
+G1D2T            EQU  H'0003'
+G1D3N            EQU  H'0004'
+G1D3T            EQU  H'0005'
+G1D4N            EQU  H'0006'
+G1D4T            EQU  H'0007'
+
+LC2G1D1N         EQU  H'0000'
+LC2G1D1T         EQU  H'0001'
+LC2G1D2N         EQU  H'0002'
+LC2G1D2T         EQU  H'0003'
+LC2G1D3N         EQU  H'0004'
+LC2G1D3T         EQU  H'0005'
+LC2G1D4N         EQU  H'0006'
+LC2G1D4T         EQU  H'0007'
+
+
+;----- CLC2GLS1 Bits -----------------------------------------------------
+G2D1N            EQU  H'0000'
+G2D1T            EQU  H'0001'
+G2D2N            EQU  H'0002'
+G2D2T            EQU  H'0003'
+G2D3N            EQU  H'0004'
+G2D3T            EQU  H'0005'
+G2D4N            EQU  H'0006'
+G2D4T            EQU  H'0007'
+
+LC2G2D1N         EQU  H'0000'
+LC2G2D1T         EQU  H'0001'
+LC2G2D2N         EQU  H'0002'
+LC2G2D2T         EQU  H'0003'
+LC2G2D3N         EQU  H'0004'
+LC2G2D3T         EQU  H'0005'
+LC2G2D4N         EQU  H'0006'
+LC2G2D4T         EQU  H'0007'
+
+
+;----- CLC2GLS2 Bits -----------------------------------------------------
+G3D1N            EQU  H'0000'
+G3D1T            EQU  H'0001'
+G3D2N            EQU  H'0002'
+G3D2T            EQU  H'0003'
+G3D3N            EQU  H'0004'
+G3D3T            EQU  H'0005'
+G3D4N            EQU  H'0006'
+G3D4T            EQU  H'0007'
+
+LC2G3D1N         EQU  H'0000'
+LC2G3D1T         EQU  H'0001'
+LC2G3D2N         EQU  H'0002'
+LC2G3D2T         EQU  H'0003'
+LC2G3D3N         EQU  H'0004'
+LC2G3D3T         EQU  H'0005'
+LC2G3D4N         EQU  H'0006'
+LC2G3D4T         EQU  H'0007'
+
+
+;----- CLC2GLS3 Bits -----------------------------------------------------
+G4D1N            EQU  H'0000'
+G4D1T            EQU  H'0001'
+G4D2N            EQU  H'0002'
+G4D2T            EQU  H'0003'
+G4D3N            EQU  H'0004'
+G4D3T            EQU  H'0005'
+G4D4N            EQU  H'0006'
+G4D4T            EQU  H'0007'
+
+LC2G4D1N         EQU  H'0000'
+LC2G4D1T         EQU  H'0001'
+LC2G4D2N         EQU  H'0002'
+LC2G4D2T         EQU  H'0003'
+LC2G4D3N         EQU  H'0004'
+LC2G4D3T         EQU  H'0005'
+LC2G4D4N         EQU  H'0006'
+LC2G4D4T         EQU  H'0007'
+
+
+;----- CLC1CON Bits -----------------------------------------------------
+INTN_CLC1CON     EQU  H'0003'
+INTP_CLC1CON     EQU  H'0004'
+OUT_CLC1CON      EQU  H'0005'
+OE               EQU  H'0006'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+
+LC1INTN          EQU  H'0003'
+LC1INTP          EQU  H'0004'
+LC1OUT           EQU  H'0005'
+LC1OE            EQU  H'0006'
+LC1EN            EQU  H'0007'
+
+LC1MODE0         EQU  H'0000'
+LC1MODE1         EQU  H'0001'
+LC1MODE2         EQU  H'0002'
+
+
+;----- CLC1POL Bits -----------------------------------------------------
+G1POL            EQU  H'0000'
+G2POL            EQU  H'0001'
+G3POL            EQU  H'0002'
+G4POL            EQU  H'0003'
+POL_CLC1POL      EQU  H'0007'
+
+LC1G1POL         EQU  H'0000'
+LC1G2POL         EQU  H'0001'
+LC1G3POL         EQU  H'0002'
+LC1G4POL         EQU  H'0003'
+LC1POL           EQU  H'0007'
+
+
+;----- CLC1SEL0 Bits -----------------------------------------------------
+D1S0             EQU  H'0000'
+D1S1             EQU  H'0001'
+D1S2             EQU  H'0002'
+D1S3             EQU  H'0003'
+D1S4             EQU  H'0004'
+D1S5             EQU  H'0005'
+D1S6             EQU  H'0006'
+D1S7             EQU  H'0007'
+
+LC1D1S0          EQU  H'0000'
+LC1D1S1          EQU  H'0001'
+LC1D1S2          EQU  H'0002'
+LC1D1S3          EQU  H'0003'
+LC1D1S4          EQU  H'0004'
+LC1D1S5          EQU  H'0005'
+LC1D1S6          EQU  H'0006'
+LC1D1S7          EQU  H'0007'
+
+
+;----- CLC1SEL1 Bits -----------------------------------------------------
+D2S0             EQU  H'0000'
+D2S1             EQU  H'0001'
+D2S2             EQU  H'0002'
+D2S3             EQU  H'0003'
+D2S4             EQU  H'0004'
+D2S5             EQU  H'0005'
+D2S6             EQU  H'0006'
+D2S7             EQU  H'0007'
+
+LC1D2S0          EQU  H'0000'
+LC1D2S1          EQU  H'0001'
+LC1D2S2          EQU  H'0002'
+LC1D2S3          EQU  H'0003'
+LC1D2S4          EQU  H'0004'
+LC1D2S5          EQU  H'0005'
+LC1D2S6          EQU  H'0006'
+LC1D2S7          EQU  H'0007'
+
+
+;----- CLC1SEL2 Bits -----------------------------------------------------
+D3S0             EQU  H'0000'
+D3S1             EQU  H'0001'
+D3S2             EQU  H'0002'
+D3S3             EQU  H'0003'
+D3S4             EQU  H'0004'
+D3S5             EQU  H'0005'
+D3S6             EQU  H'0006'
+D3S7             EQU  H'0007'
+
+LC1D3S0          EQU  H'0000'
+LC1D3S1          EQU  H'0001'
+LC1D3S2          EQU  H'0002'
+LC1D3S3          EQU  H'0003'
+LC1D3S4          EQU  H'0004'
+LC1D3S5          EQU  H'0005'
+LC1D3S6          EQU  H'0006'
+LC1D3S7          EQU  H'0007'
+
+
+;----- CLC1SEL3 Bits -----------------------------------------------------
+D4S0             EQU  H'0000'
+D4S1             EQU  H'0001'
+D4S2             EQU  H'0002'
+D4S3             EQU  H'0003'
+D4S4             EQU  H'0004'
+D4S5             EQU  H'0005'
+D4S6             EQU  H'0006'
+D4S7             EQU  H'0007'
+
+LC1D4S0          EQU  H'0000'
+LC1D4S1          EQU  H'0001'
+LC1D4S2          EQU  H'0002'
+LC1D4S3          EQU  H'0003'
+LC1D4S4          EQU  H'0004'
+LC1D4S5          EQU  H'0005'
+LC1D4S6          EQU  H'0006'
+LC1D4S7          EQU  H'0007'
+
+
+;----- CLC1GLS0 Bits -----------------------------------------------------
+G1D1N            EQU  H'0000'
+G1D1T            EQU  H'0001'
+G1D2N            EQU  H'0002'
+G1D2T            EQU  H'0003'
+G1D3N            EQU  H'0004'
+G1D3T            EQU  H'0005'
+G1D4N            EQU  H'0006'
+G1D4T            EQU  H'0007'
+
+LC1G1D1N         EQU  H'0000'
+LC1G1D1T         EQU  H'0001'
+LC1G1D2N         EQU  H'0002'
+LC1G1D2T         EQU  H'0003'
+LC1G1D3N         EQU  H'0004'
+LC1G1D3T         EQU  H'0005'
+LC1G1D4N         EQU  H'0006'
+LC1G1D4T         EQU  H'0007'
+
+
+;----- CLC1GLS1 Bits -----------------------------------------------------
+G2D1N            EQU  H'0000'
+G2D1T            EQU  H'0001'
+G2D2N            EQU  H'0002'
+G2D2T            EQU  H'0003'
+G2D3N            EQU  H'0004'
+G2D3T            EQU  H'0005'
+G2D4N            EQU  H'0006'
+G2D4T            EQU  H'0007'
+
+LC1G2D1N         EQU  H'0000'
+LC1G2D1T         EQU  H'0001'
+LC1G2D2N         EQU  H'0002'
+LC1G2D2T         EQU  H'0003'
+LC1G2D3N         EQU  H'0004'
+LC1G2D3T         EQU  H'0005'
+LC1G2D4N         EQU  H'0006'
+LC1G2D4T         EQU  H'0007'
+
+
+;----- CLC1GLS2 Bits -----------------------------------------------------
+G3D1N            EQU  H'0000'
+G3D1T            EQU  H'0001'
+G3D2N            EQU  H'0002'
+G3D2T            EQU  H'0003'
+G3D3N            EQU  H'0004'
+G3D3T            EQU  H'0005'
+G3D4N            EQU  H'0006'
+G3D4T            EQU  H'0007'
+
+LC1G3D1N         EQU  H'0000'
+LC1G3D1T         EQU  H'0001'
+LC1G3D2N         EQU  H'0002'
+LC1G3D2T         EQU  H'0003'
+LC1G3D3N         EQU  H'0004'
+LC1G3D3T         EQU  H'0005'
+LC1G3D4N         EQU  H'0006'
+LC1G3D4T         EQU  H'0007'
+
+
+;----- CLC1GLS3 Bits -----------------------------------------------------
+G4D1N            EQU  H'0000'
+G4D1T            EQU  H'0001'
+G4D2N            EQU  H'0002'
+G4D2T            EQU  H'0003'
+G4D3N            EQU  H'0004'
+G4D3T            EQU  H'0005'
+G4D4N            EQU  H'0006'
+G4D4T            EQU  H'0007'
+
+LC1G4D1N         EQU  H'0000'
+LC1G4D1T         EQU  H'0001'
+LC1G4D2N         EQU  H'0002'
+LC1G4D2T         EQU  H'0003'
+LC1G4D3N         EQU  H'0004'
+LC1G4D3T         EQU  H'0005'
+LC1G4D4N         EQU  H'0006'
+LC1G4D4T         EQU  H'0007'
+
+
+;----- CLCDATA0 Bits -----------------------------------------------------
+CLC1OUT          EQU  H'0000'
+CLC2OUT          EQU  H'0001'
+CLC3OUT          EQU  H'0002'
+CLC4OUT          EQU  H'0003'
+
+
+;----- CLKRCON Bits -----------------------------------------------------
+EN               EQU  H'0007'
+
+CLKRDIV0         EQU  H'0000'
+CLKRDIV1         EQU  H'0001'
+CLKRDIV2         EQU  H'0002'
+CLKRDC0          EQU  H'0003'
+CLKRDC1          EQU  H'0004'
+CLKREN           EQU  H'0007'
+
+
+
+;----- CLKRCLK Bits -----------------------------------------------------
+CLK0             EQU  H'0000'
+CLK1             EQU  H'0001'
+CLK2             EQU  H'0002'
+CLK3             EQU  H'0003'
+
+CLKRCLK0         EQU  H'0000'
+CLKRCLK1         EQU  H'0001'
+CLKRCLK2         EQU  H'0002'
+CLKRCLK3         EQU  H'0003'
+
+
+;----- MD1CON0 Bits -----------------------------------------------------
+BIT              EQU  H'0000'
+OPOL             EQU  H'0004'
+OUT_MD1CON0      EQU  H'0005'
+EN               EQU  H'0007'
+
+MD1BIT           EQU  H'0000'
+MD1OPOL          EQU  H'0004'
+MD1OUT           EQU  H'0005'
+MD1EN            EQU  H'0007'
+
+
+;----- MD1CON1 Bits -----------------------------------------------------
+CLSYNC           EQU  H'0000'
+CLPOL            EQU  H'0001'
+CHSYNC           EQU  H'0004'
+CHPOL            EQU  H'0005'
+
+MD1CLSYNC        EQU  H'0000'
+MD1CLPOL         EQU  H'0001'
+MD1CHSYNC        EQU  H'0004'
+MD1CHPOL         EQU  H'0005'
+
+
+;----- MD1SRC Bits -----------------------------------------------------
+MS0              EQU  H'0000'
+MS1              EQU  H'0001'
+MS2              EQU  H'0002'
+MS3              EQU  H'0003'
+MS4              EQU  H'0004'
+
+
+MD1MS0           EQU  H'0000'
+MD1MS1           EQU  H'0001'
+MD1MS2           EQU  H'0002'
+MD1MS3           EQU  H'0003'
+MD1MS4           EQU  H'0004'
+
+
+;----- MD1CARL Bits -----------------------------------------------------
+CL0              EQU  H'0000'
+CL1              EQU  H'0001'
+CL2              EQU  H'0002'
+CL3              EQU  H'0003'
+CL4              EQU  H'0004'
+
+
+MD1CL0           EQU  H'0000'
+MD1CL1           EQU  H'0001'
+MD1CL2           EQU  H'0002'
+MD1CL3           EQU  H'0003'
+MD1CL4           EQU  H'0004'
+
+
+;----- MD1CARH Bits -----------------------------------------------------
+CH0              EQU  H'0000'
+CH1              EQU  H'0001'
+CH2              EQU  H'0002'
+CH3              EQU  H'0003'
+CH4              EQU  H'0004'
+
+
+MD1CH0           EQU  H'0000'
+MD1CH1           EQU  H'0001'
+MD1CH2           EQU  H'0002'
+MD1CH3           EQU  H'0003'
+MD1CH4           EQU  H'0004'
+
+
+;----- SPI1RXB Bits -----------------------------------------------------
+RXB0             EQU  H'0000'
+RXB1             EQU  H'0001'
+RXB2             EQU  H'0002'
+RXB3             EQU  H'0003'
+RXB4             EQU  H'0004'
+RXB5             EQU  H'0005'
+RXB6             EQU  H'0006'
+RXB7             EQU  H'0007'
+
+
+;----- SPI1TXB Bits -----------------------------------------------------
+TXB0             EQU  H'0000'
+TXB1             EQU  H'0001'
+TXB2             EQU  H'0002'
+TXB3             EQU  H'0003'
+TXB4             EQU  H'0004'
+TXB5             EQU  H'0005'
+TXB6             EQU  H'0006'
+TXB7             EQU  H'0007'
+
+
+;----- SPI1CON0 Bits -----------------------------------------------------
+BMODE            EQU  H'0000'
+MST              EQU  H'0001'
+LSBF             EQU  H'0002'
+EN               EQU  H'0007'
+
+SPI1BMODE        EQU  H'0000'
+SPI1MST          EQU  H'0001'
+SPI1LSBF         EQU  H'0002'
+SPI1SPIEN        EQU  H'0007'
+
+
+;----- SPI1CON1 Bits -----------------------------------------------------
+SDOP             EQU  H'0000'
+SDIP             EQU  H'0001'
+SSP              EQU  H'0002'
+FST              EQU  H'0004'
+CKP              EQU  H'0005'
+CKE              EQU  H'0006'
+SMP              EQU  H'0007'
+
+SPI1SDOP         EQU  H'0000'
+SPI1SDIP         EQU  H'0001'
+SPI1SSP          EQU  H'0002'
+SPI1FST          EQU  H'0004'
+SPI1CKP          EQU  H'0005'
+SPI1CKE          EQU  H'0006'
+SPI1SMP          EQU  H'0007'
+
+
+;----- SPI1CON2 Bits -----------------------------------------------------
+RXR              EQU  H'0000'
+TXR              EQU  H'0001'
+SSET             EQU  H'0002'
+SSFLT            EQU  H'0006'
+BUSY_SPI1CON2    EQU  H'0007'
+
+SPI1RXR          EQU  H'0000'
+SPI1TXR          EQU  H'0001'
+SPI1SSET         EQU  H'0002'
+SPI1SSFLT        EQU  H'0006'
+SPI1BUSY         EQU  H'0007'
+
+
+;----- SPI1STATUS Bits -----------------------------------------------------
+RXBF             EQU  H'0000'
+CLRBF            EQU  H'0002'
+RXRE             EQU  H'0003'
+TXBE             EQU  H'0005'
+TXWE             EQU  H'0007'
+
+SPI1RXBF         EQU  H'0000'
+SPI1CLRBF        EQU  H'0002'
+SPI1RXRE         EQU  H'0003'
+SPI1TXBE         EQU  H'0005'
+SPI1TXWE         EQU  H'0007'
+
+
+;----- SPI1TWIDTH Bits -----------------------------------------------------
+TWIDTH0          EQU  H'0000'
+TWIDTH1          EQU  H'0001'
+TWIDTH2          EQU  H'0002'
+
+
+;----- SPI1BAUD Bits -----------------------------------------------------
+BAUD0            EQU  H'0000'
+BAUD1            EQU  H'0001'
+BAUD2            EQU  H'0002'
+BAUD3            EQU  H'0003'
+BAUD4            EQU  H'0004'
+BAUD5            EQU  H'0005'
+BAUD6            EQU  H'0006'
+BAUD7            EQU  H'0007'
+
+
+;----- SPI1INTF Bits -----------------------------------------------------
+TXUIF            EQU  H'0001'
+RXOIF            EQU  H'0002'
+EOSIF            EQU  H'0004'
+SOSIF            EQU  H'0005'
+TCZIF            EQU  H'0006'
+SRMTIF           EQU  H'0007'
+
+SPI1TXUIF        EQU  H'0001'
+SPI1RXOIF        EQU  H'0002'
+SPI1EOSIF        EQU  H'0004'
+SPI1SOSIF        EQU  H'0005'
+SPI1TCZIF        EQU  H'0006'
+SPI1SRMTIF       EQU  H'0007'
+
+
+;----- SPI1INTE Bits -----------------------------------------------------
+TXUIE            EQU  H'0001'
+RXOIE            EQU  H'0002'
+EOSIE            EQU  H'0004'
+SOSIE            EQU  H'0005'
+TCZIE            EQU  H'0006'
+SRMTIE           EQU  H'0007'
+
+SPI1TXUIE        EQU  H'0001'
+SPI1RXOIE        EQU  H'0002'
+SPI1EOSIE        EQU  H'0004'
+SPI1SOSIE        EQU  H'0005'
+SPI1TCZIE        EQU  H'0006'
+SPI1SRMTIE       EQU  H'0007'
+
+
+;----- SPI1CLK Bits -----------------------------------------------------
+CLKSEL0          EQU  H'0000'
+CLKSEL1          EQU  H'0001'
+CLKSEL2          EQU  H'0002'
+
+
+SPI1CLKSEL0      EQU  H'0000'
+SPI1CLKSEL1      EQU  H'0001'
+SPI1CLKSEL2      EQU  H'0002'
+
+
+;----- I2C2CNT Bits -----------------------------------------------------
+CNT0             EQU  H'0000'
+CNT1             EQU  H'0001'
+CNT2             EQU  H'0002'
+CNT3             EQU  H'0003'
+CNT4             EQU  H'0004'
+CNT5             EQU  H'0005'
+CNT6             EQU  H'0006'
+CNT7             EQU  H'0007'
+
+
+;----- I2C2CON0 Bits -----------------------------------------------------
+MDR              EQU  H'0003'
+CSTR             EQU  H'0004'
+S                EQU  H'0005'
+RSEN             EQU  H'0006'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+I2CEN            EQU  H'0007'
+
+
+;----- I2C2CON1 Bits -----------------------------------------------------
+CSD              EQU  H'0000'
+TXU              EQU  H'0001'
+RXO              EQU  H'0002'
+ACKT             EQU  H'0004'
+ACKSTAT          EQU  H'0005'
+ACKDT            EQU  H'0006'
+ACKCNT           EQU  H'0007'
+
+
+;----- I2C2CON2 Bits -----------------------------------------------------
+ABD              EQU  H'0004'
+FME              EQU  H'0005'
+GCEN             EQU  H'0006'
+ACNT             EQU  H'0007'
+
+BFRET0           EQU  H'0000'
+BFRET1           EQU  H'0001'
+SDAHT0           EQU  H'0002'
+SDAHT1           EQU  H'0003'
+
+
+;----- I2C2ERR Bits -----------------------------------------------------
+NACKIE           EQU  H'0000'
+BCLIE            EQU  H'0001'
+BTOIE            EQU  H'0002'
+NACKIF           EQU  H'0004'
+BCLIF            EQU  H'0005'
+BTOIF            EQU  H'0006'
+
+NACK2IE          EQU  H'0000'
+BCL2IE           EQU  H'0001'
+BTO2IE           EQU  H'0002'
+NACK2IF          EQU  H'0004'
+BCL2IF           EQU  H'0005'
+BTO2IF           EQU  H'0006'
+
+
+;----- I2C2STAT0 Bits -----------------------------------------------------
+D                EQU  H'0003'
+R                EQU  H'0004'
+MMA              EQU  H'0005'
+SMA              EQU  H'0006'
+BFRE             EQU  H'0007'
+
+; DATA is a reserved word
+; DATA             EQU  H'0003'
+READ             EQU  H'0004'
+
+NOT_ADDRESS      EQU  H'0003'
+NOT_WRITE        EQU  H'0004'
+
+NOT_A            EQU  H'0003'
+NOT_W            EQU  H'0004'
+
+
+;----- I2C2STAT1 Bits -----------------------------------------------------
+RXBF             EQU  H'0000'
+CLRBF            EQU  H'0002'
+RXRE             EQU  H'0003'
+TXBE             EQU  H'0005'
+TXWE             EQU  H'0007'
+
+
+;----- I2C2PIR Bits -----------------------------------------------------
+SCIF             EQU  H'0000'
+RSCIF            EQU  H'0001'
+PCIF             EQU  H'0002'
+ADRIF            EQU  H'0003'
+WRIF             EQU  H'0004'
+ACKTIF           EQU  H'0006'
+CNTIF            EQU  H'0007'
+
+SC2IF            EQU  H'0000'
+RSC2IF           EQU  H'0001'
+PC2IF            EQU  H'0002'
+ADR2IF           EQU  H'0003'
+WR2IF            EQU  H'0004'
+ACKT2IF          EQU  H'0006'
+CNT2IF           EQU  H'0007'
+
+
+;----- I2C2PIE Bits -----------------------------------------------------
+SCIE             EQU  H'0000'
+RSCIE            EQU  H'0001'
+PCIE             EQU  H'0002'
+ADRIE            EQU  H'0003'
+WRIE             EQU  H'0004'
+ACKTIE           EQU  H'0006'
+CNTIE            EQU  H'0007'
+
+SC2IE            EQU  H'0000'
+RSC2IE           EQU  H'0001'
+PC2IE            EQU  H'0002'
+ADR2IE           EQU  H'0003'
+WR2IE            EQU  H'0004'
+ACKT2IE          EQU  H'0006'
+CNT2IE           EQU  H'0007'
+
+
+;----- I2C2CLK Bits -----------------------------------------------------
+CLK0             EQU  H'0000'
+CLK1             EQU  H'0001'
+CLK2             EQU  H'0002'
+CLK3             EQU  H'0003'
+
+I2CCLK0          EQU  H'0000'
+I2CCLK1          EQU  H'0001'
+I2CCLK2          EQU  H'0002'
+I2CCLK3          EQU  H'0003'
+
+
+;----- I2C2BTO Bits -----------------------------------------------------
+BTO0             EQU  H'0000'
+BTO1             EQU  H'0001'
+BTO2             EQU  H'0002'
+
+I2CBTO0          EQU  H'0000'
+I2CBTO1          EQU  H'0001'
+I2CBTO2          EQU  H'0002'
+
+
+;----- I2C1CNT Bits -----------------------------------------------------
+CNT0             EQU  H'0000'
+CNT1             EQU  H'0001'
+CNT2             EQU  H'0002'
+CNT3             EQU  H'0003'
+CNT4             EQU  H'0004'
+CNT5             EQU  H'0005'
+CNT6             EQU  H'0006'
+CNT7             EQU  H'0007'
+
+
+;----- I2C1CON0 Bits -----------------------------------------------------
+MDR              EQU  H'0003'
+CSTR             EQU  H'0004'
+S                EQU  H'0005'
+RSEN             EQU  H'0006'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+I2CEN            EQU  H'0007'
+
+
+;----- I2C1CON1 Bits -----------------------------------------------------
+CSD              EQU  H'0000'
+TXU              EQU  H'0001'
+RXO              EQU  H'0002'
+ACKT             EQU  H'0004'
+ACKSTAT          EQU  H'0005'
+ACKDT            EQU  H'0006'
+ACKCNT           EQU  H'0007'
+
+
+;----- I2C1CON2 Bits -----------------------------------------------------
+ABD              EQU  H'0004'
+FME              EQU  H'0005'
+GCEN             EQU  H'0006'
+ACNT             EQU  H'0007'
+
+BFRET0           EQU  H'0000'
+BFRET1           EQU  H'0001'
+SDAHT0           EQU  H'0002'
+SDAHT1           EQU  H'0003'
+
+
+;----- I2C1ERR Bits -----------------------------------------------------
+NACKIE           EQU  H'0000'
+BCLIE            EQU  H'0001'
+BTOIE            EQU  H'0002'
+NACKIF           EQU  H'0004'
+BCLIF            EQU  H'0005'
+BTOIF            EQU  H'0006'
+
+NACK1IE          EQU  H'0000'
+BCL1IE           EQU  H'0001'
+BTO1IE           EQU  H'0002'
+NACK1IF          EQU  H'0004'
+BCL1IF           EQU  H'0005'
+BTO1IF           EQU  H'0006'
+
+
+;----- I2C1STAT0 Bits -----------------------------------------------------
+D                EQU  H'0003'
+R                EQU  H'0004'
+MMA              EQU  H'0005'
+SMA              EQU  H'0006'
+BFRE             EQU  H'0007'
+
+; DATA is a reserved word
+; DATA             EQU  H'0003'
+READ             EQU  H'0004'
+
+NOT_ADDRESS      EQU  H'0003'
+NOT_WRITE        EQU  H'0004'
+
+NOT_A            EQU  H'0003'
+NOT_W            EQU  H'0004'
+
+
+;----- I2C1STAT1 Bits -----------------------------------------------------
+RXBF             EQU  H'0000'
+CLRBF            EQU  H'0002'
+RXRE             EQU  H'0003'
+TXBE             EQU  H'0005'
+TXWE             EQU  H'0007'
+
+
+;----- I2C1PIR Bits -----------------------------------------------------
+SCIF             EQU  H'0000'
+RSCIF            EQU  H'0001'
+PCIF             EQU  H'0002'
+ADRIF            EQU  H'0003'
+WRIF             EQU  H'0004'
+ACKTIF           EQU  H'0006'
+CNTIF            EQU  H'0007'
+
+SC1IF            EQU  H'0000'
+RSC1IF           EQU  H'0001'
+PC1IF            EQU  H'0002'
+ADR1IF           EQU  H'0003'
+WR1IF            EQU  H'0004'
+ACKT1IF          EQU  H'0006'
+CNT1IF           EQU  H'0007'
+
+
+;----- I2C1PIE Bits -----------------------------------------------------
+SCIE             EQU  H'0000'
+RSCIE            EQU  H'0001'
+PCIE             EQU  H'0002'
+ADRIE            EQU  H'0003'
+WRIE             EQU  H'0004'
+ACKTIE           EQU  H'0006'
+CNTIE            EQU  H'0007'
+
+SC1IE            EQU  H'0000'
+RSC1IE           EQU  H'0001'
+PC1IE            EQU  H'0002'
+ADR1IE           EQU  H'0003'
+WR1IE            EQU  H'0004'
+ACKT1IE          EQU  H'0006'
+CNT1IE           EQU  H'0007'
+
+
+;----- I2C1CLK Bits -----------------------------------------------------
+CLK0             EQU  H'0000'
+CLK1             EQU  H'0001'
+CLK2             EQU  H'0002'
+CLK3             EQU  H'0003'
+
+I2CCLK0          EQU  H'0000'
+I2CCLK1          EQU  H'0001'
+I2CCLK2          EQU  H'0002'
+I2CCLK3          EQU  H'0003'
+
+
+;----- I2C1BTO Bits -----------------------------------------------------
+BTO0             EQU  H'0000'
+BTO1             EQU  H'0001'
+BTO2             EQU  H'0002'
+
+I2CBTO0          EQU  H'0000'
+I2CBTO1          EQU  H'0001'
+I2CBTO2          EQU  H'0002'
+
+
+;----- U2P1H Bits -----------------------------------------------------
+P1H              EQU  H'0000'
+
+
+;----- U2P2H Bits -----------------------------------------------------
+P2H              EQU  H'0000'
+
+
+;----- U2P3H Bits -----------------------------------------------------
+P3H              EQU  H'0000'
+
+
+;----- U2CON0 Bits -----------------------------------------------------
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+MODE3            EQU  H'0003'
+
+U2RXEN           EQU  H'0004'
+U2TXEN           EQU  H'0005'
+U2ABDEN          EQU  H'0006'
+U2BRGS           EQU  H'0007'
+
+U2MODE0          EQU  H'0000'
+U2MODE1          EQU  H'0001'
+U2MODE2          EQU  H'0002'
+U2MODE3          EQU  H'0003'
+
+RXEN             EQU  H'0004'
+TXEN             EQU  H'0005'
+ABDEN            EQU  H'0006'
+BRGS             EQU  H'0007'
+
+
+;----- U2CON1 Bits -----------------------------------------------------
+SENDB            EQU  H'0000'
+BRKOVR           EQU  H'0001'
+RXBIMD           EQU  H'0003'
+WUE              EQU  H'0004'
+ON_U2CON1        EQU  H'0007'
+
+U2SENDB          EQU  H'0000'
+U2BRKOVR         EQU  H'0001'
+U2RXBIMD         EQU  H'0003'
+U2WUE            EQU  H'0004'
+U2ON             EQU  H'0007'
+
+
+;----- U2CON2 Bits -----------------------------------------------------
+TXPOL            EQU  H'0002'
+C0EN             EQU  H'0003'
+RXPOL            EQU  H'0006'
+RUNOVF           EQU  H'0007'
+
+FLO0             EQU  H'0000'
+FLO1             EQU  H'0001'
+STP0             EQU  H'0004'
+STP1             EQU  H'0005'
+
+U2TXPOL          EQU  H'0002'
+U2C0EN           EQU  H'0003'
+U2RXPOL          EQU  H'0006'
+U2RUNOVF         EQU  H'0007'
+
+U2FLO0           EQU  H'0000'
+U2FLO1           EQU  H'0001'
+U2STP0           EQU  H'0004'
+U2STP1           EQU  H'0005'
+
+
+;----- U2FIFO Bits -----------------------------------------------------
+RXBF             EQU  H'0000'
+RXBE             EQU  H'0001'
+XON              EQU  H'0002'
+RXIDL            EQU  H'0003'
+TXBF             EQU  H'0004'
+TXBE             EQU  H'0005'
+STPMD            EQU  H'0006'
+TXWRE            EQU  H'0007'
+
+U2RXBF           EQU  H'0000'
+U2RXBE           EQU  H'0001'
+U2XON            EQU  H'0002'
+U2RXIDL          EQU  H'0003'
+U2TXBF           EQU  H'0004'
+U2TXBE           EQU  H'0005'
+U2STPMD          EQU  H'0006'
+U2TXWRE          EQU  H'0007'
+
+U2RCIDL          EQU  H'0003'
+
+RCIDL            EQU  H'0003'
+
+
+;----- U2UIR Bits -----------------------------------------------------
+ABDIE            EQU  H'0002'
+ABDIF            EQU  H'0006'
+WUIF             EQU  H'0007'
+
+U2ABDIE          EQU  H'0002'
+U2ABDIF          EQU  H'0006'
+U2WUIF           EQU  H'0007'
+
+
+;----- U2ERRIR Bits -----------------------------------------------------
+TXCIF            EQU  H'0000'
+RXFOIF           EQU  H'0001'
+RXBKIF           EQU  H'0002'
+FERIF            EQU  H'0003'
+CERIF            EQU  H'0004'
+ABDOVF           EQU  H'0005'
+PERIF            EQU  H'0006'
+TXMTIF           EQU  H'0007'
+
+U2TXCIF          EQU  H'0000'
+U2RXFOIF         EQU  H'0001'
+U2RXBKIF         EQU  H'0002'
+U2FERIF          EQU  H'0003'
+U2CERIF          EQU  H'0004'
+U2ABDOVF         EQU  H'0005'
+U2PERIF          EQU  H'0006'
+U2TXMTIF         EQU  H'0007'
+
+
+;----- U2ERRIE Bits -----------------------------------------------------
+TXCIE            EQU  H'0000'
+RXFOIE           EQU  H'0001'
+RXBKIE           EQU  H'0002'
+FERIE            EQU  H'0003'
+CERIE            EQU  H'0004'
+ABDOVE           EQU  H'0005'
+PERIE            EQU  H'0006'
+TXMTIE           EQU  H'0007'
+
+U2TXCIE          EQU  H'0000'
+U2RXFOIE         EQU  H'0001'
+U2RXBKIE         EQU  H'0002'
+U2FERIE          EQU  H'0003'
+U2CERIE          EQU  H'0004'
+U2ABDOVE         EQU  H'0005'
+U2PERIE          EQU  H'0006'
+U2TXMTIE         EQU  H'0007'
+
+
+;----- U1P1H Bits -----------------------------------------------------
+P1H              EQU  H'0000'
+
+
+;----- U1P2H Bits -----------------------------------------------------
+P2H              EQU  H'0000'
+
+
+;----- U1P3H Bits -----------------------------------------------------
+P3H              EQU  H'0000'
+
+
+;----- U1CON0 Bits -----------------------------------------------------
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+MODE3            EQU  H'0003'
+
+U1RXEN           EQU  H'0004'
+U1TXEN           EQU  H'0005'
+U1ABDEN          EQU  H'0006'
+U1BRGS           EQU  H'0007'
+
+U1MODE0          EQU  H'0000'
+U1MODE1          EQU  H'0001'
+U1MODE2          EQU  H'0002'
+U1MODE3          EQU  H'0003'
+
+RXEN             EQU  H'0004'
+TXEN             EQU  H'0005'
+ABDEN            EQU  H'0006'
+BRGS             EQU  H'0007'
+
+
+;----- U1CON1 Bits -----------------------------------------------------
+SENDB            EQU  H'0000'
+BRKOVR           EQU  H'0001'
+RXBIMD           EQU  H'0003'
+WUE              EQU  H'0004'
+ON_U1CON1        EQU  H'0007'
+
+U1SENDB          EQU  H'0000'
+U1BRKOVR         EQU  H'0001'
+U1RXBIMD         EQU  H'0003'
+U1WUE            EQU  H'0004'
+U1ON             EQU  H'0007'
+
+
+;----- U1CON2 Bits -----------------------------------------------------
+TXPOL            EQU  H'0002'
+C0EN             EQU  H'0003'
+RXPOL            EQU  H'0006'
+RUNOVF           EQU  H'0007'
+
+FLO0             EQU  H'0000'
+FLO1             EQU  H'0001'
+STP0             EQU  H'0004'
+STP1             EQU  H'0005'
+
+U1TXPOL          EQU  H'0002'
+U1C0EN           EQU  H'0003'
+U1RXPOL          EQU  H'0006'
+U1RUNOVF         EQU  H'0007'
+
+U1FLO0           EQU  H'0000'
+U1FLO1           EQU  H'0001'
+U1STP0           EQU  H'0004'
+U1STP1           EQU  H'0005'
+
+
+;----- U1FIFO Bits -----------------------------------------------------
+RXBF             EQU  H'0000'
+RXBE             EQU  H'0001'
+XON              EQU  H'0002'
+RXIDL            EQU  H'0003'
+TXBF             EQU  H'0004'
+TXBE             EQU  H'0005'
+STPMD            EQU  H'0006'
+TXWRE            EQU  H'0007'
+
+U1RXBF           EQU  H'0000'
+U1RXBE           EQU  H'0001'
+U1XON            EQU  H'0002'
+U1RXIDL          EQU  H'0003'
+U1TXBF           EQU  H'0004'
+U1TXBE           EQU  H'0005'
+U1STPMD          EQU  H'0006'
+U1TXWRE          EQU  H'0007'
+
+U1RCIDL          EQU  H'0003'
+
+RCIDL            EQU  H'0003'
+
+
+;----- U1UIR Bits -----------------------------------------------------
+ABDIE            EQU  H'0002'
+ABDIF            EQU  H'0006'
+WUIF             EQU  H'0007'
+
+U1ABDIE          EQU  H'0002'
+U1ABDIF          EQU  H'0006'
+U1WUIF           EQU  H'0007'
+
+
+;----- U1ERRIR Bits -----------------------------------------------------
+TXCIF            EQU  H'0000'
+RXFOIF           EQU  H'0001'
+RXBKIF           EQU  H'0002'
+FERIF            EQU  H'0003'
+CERIF            EQU  H'0004'
+ABDOVF           EQU  H'0005'
+PERIF            EQU  H'0006'
+TXMTIF           EQU  H'0007'
+
+U1TXCIF          EQU  H'0000'
+U1RXFOIF         EQU  H'0001'
+U1RXBKIF         EQU  H'0002'
+U1FERIF          EQU  H'0003'
+U1CERIF          EQU  H'0004'
+U1ABDOVF         EQU  H'0005'
+U1PERIF          EQU  H'0006'
+U1TXMTIF         EQU  H'0007'
+
+
+;----- U1ERRIE Bits -----------------------------------------------------
+TXCIE            EQU  H'0000'
+RXFOIE           EQU  H'0001'
+RXBKIE           EQU  H'0002'
+FERIE            EQU  H'0003'
+CERIE            EQU  H'0004'
+ABDOVE           EQU  H'0005'
+PERIE            EQU  H'0006'
+TXMTIE           EQU  H'0007'
+
+U1TXCIE          EQU  H'0000'
+U1RXFOIE         EQU  H'0001'
+U1RXBKIE         EQU  H'0002'
+U1FERIE          EQU  H'0003'
+U1CERIE          EQU  H'0004'
+U1ABDOVE         EQU  H'0005'
+U1PERIE          EQU  H'0006'
+U1TXMTIE         EQU  H'0007'
+
+
+;----- DAC1CON1 Bits -----------------------------------------------------
+DAC1R0           EQU  H'0000'
+DAC1R1           EQU  H'0001'
+DAC1R2           EQU  H'0002'
+DAC1R3           EQU  H'0003'
+DAC1R4           EQU  H'0004'
+
+
+
+;----- DAC1CON0 Bits -----------------------------------------------------
+NSS              EQU  H'0000'
+OE2              EQU  H'0004'
+OE1              EQU  H'0005'
+EN               EQU  H'0007'
+
+DAC1NSS          EQU  H'0000'
+DAC1PSS0         EQU  H'0002'
+DAC1PSS1         EQU  H'0003'
+DAC1OE2          EQU  H'0004'
+DAC1OE1          EQU  H'0005'
+DAC1EN           EQU  H'0007'
+
+PSS0             EQU  H'0002'
+PSS1             EQU  H'0003'
+
+
+;----- CM2CON0 Bits -----------------------------------------------------
+SYNC             EQU  H'0000'
+HYS              EQU  H'0001'
+POL_CM2CON0      EQU  H'0004'
+OUT_CM2CON0      EQU  H'0006'
+EN               EQU  H'0007'
+
+C2SYNC           EQU  H'0000'
+C2HYS            EQU  H'0001'
+C2POL            EQU  H'0004'
+C2OUT_CM2CON0    EQU  H'0006'
+C2EN             EQU  H'0007'
+
+
+;----- CM2CON1 Bits -----------------------------------------------------
+INTN_CM2CON1     EQU  H'0000'
+INTP_CM2CON1     EQU  H'0001'
+
+C2INTN           EQU  H'0000'
+C2INTP           EQU  H'0001'
+
+
+;----- CM2NCH Bits -----------------------------------------------------
+NCH0             EQU  H'0000'
+NCH1             EQU  H'0001'
+NCH2             EQU  H'0002'
+
+C2NCH0           EQU  H'0000'
+C2NCH1           EQU  H'0001'
+C2NCH2           EQU  H'0002'
+
+
+;----- CM2PCH Bits -----------------------------------------------------
+PCH0             EQU  H'0000'
+PCH1             EQU  H'0001'
+PCH2             EQU  H'0002'
+
+C2PCH0           EQU  H'0000'
+C2PCH1           EQU  H'0001'
+C2PCH2           EQU  H'0002'
+
+
+;----- CM1CON0 Bits -----------------------------------------------------
+SYNC             EQU  H'0000'
+HYS              EQU  H'0001'
+POL_CM1CON0      EQU  H'0004'
+OUT_CM1CON0      EQU  H'0006'
+EN               EQU  H'0007'
+
+C1SYNC           EQU  H'0000'
+C1HYS            EQU  H'0001'
+C1POL            EQU  H'0004'
+C1OUT_CM1CON0    EQU  H'0006'
+C1EN             EQU  H'0007'
+
+
+;----- CM1CON1 Bits -----------------------------------------------------
+INTN_CM1CON1     EQU  H'0000'
+INTP_CM1CON1     EQU  H'0001'
+
+C1INTN           EQU  H'0000'
+C1INTP           EQU  H'0001'
+
+
+;----- CM1NCH Bits -----------------------------------------------------
+NCH0             EQU  H'0000'
+NCH1             EQU  H'0001'
+NCH2             EQU  H'0002'
+
+C1NCH0           EQU  H'0000'
+C1NCH1           EQU  H'0001'
+C1NCH2           EQU  H'0002'
+
+
+;----- CM1PCH Bits -----------------------------------------------------
+PCH0             EQU  H'0000'
+PCH1             EQU  H'0001'
+PCH2             EQU  H'0002'
+
+C1PCH0           EQU  H'0000'
+C1PCH1           EQU  H'0001'
+C1PCH2           EQU  H'0002'
+
+
+;----- CMOUT Bits -----------------------------------------------------
+C1OUT_CMOUT      EQU  H'0000'
+C2OUT_CMOUT      EQU  H'0001'
+
+
+;----- FVRCON Bits -----------------------------------------------------
+TSRNG            EQU  H'0004'
+TSEN             EQU  H'0005'
+RDY_FVRCON       EQU  H'0006'
+EN               EQU  H'0007'
+
+ADFVR0           EQU  H'0000'
+ADFVR1           EQU  H'0001'
+CDAFVR0          EQU  H'0002'
+CDAFVR1          EQU  H'0003'
+FVRRDY           EQU  H'0006'
+FVREN            EQU  H'0007'
+
+
+;----- ZCDCON Bits -----------------------------------------------------
+INTN_ZCDCON      EQU  H'0000'
+INTP_ZCDCON      EQU  H'0001'
+POL_ZCDCON       EQU  H'0004'
+OUT_ZCDCON       EQU  H'0005'
+SEN_ZCDCON       EQU  H'0007'
+
+ZCDINTN          EQU  H'0000'
+ZCDINTP          EQU  H'0001'
+ZCDPOL           EQU  H'0004'
+ZCDOUT           EQU  H'0005'
+ZCDSEN           EQU  H'0007'
+
+
+;----- HLVDCON0 Bits -----------------------------------------------------
+INTL             EQU  H'0000'
+INTH             EQU  H'0001'
+RDY_HLVDCON0     EQU  H'0004'
+OUT_HLVDCON0     EQU  H'0005'
+EN               EQU  H'0007'
+
+HLVDINTL         EQU  H'0000'
+HLVDINTH         EQU  H'0001'
+HLVDRDY          EQU  H'0004'
+HLVDOUT          EQU  H'0005'
+HLVDEN           EQU  H'0007'
+
+
+;----- HLVDCON1 Bits -----------------------------------------------------
+SEL0             EQU  H'0000'
+SEL1             EQU  H'0001'
+SEL2             EQU  H'0002'
+SEL3             EQU  H'0003'
+
+HLVDSEL0         EQU  H'0000'
+HLVDSEL1         EQU  H'0001'
+HLVDSEL2         EQU  H'0002'
+HLVDSEL3         EQU  H'0003'
+
+
+;----- ADCP Bits -----------------------------------------------------
+CPRDY            EQU  H'0000'
+ON_ADCP          EQU  H'0007'
+
+ADCPRDY          EQU  H'0000'
+CPON             EQU  H'0007'
+
+ADCPON           EQU  H'0007'
+
+
+;----- ADLTHL Bits -----------------------------------------------------
+ADLTH0           EQU  H'0000'
+ADLTH1           EQU  H'0001'
+ADLTH2           EQU  H'0002'
+ADLTH3           EQU  H'0003'
+ADLTH4           EQU  H'0004'
+ADLTH5           EQU  H'0005'
+ADLTH6           EQU  H'0006'
+ADLTH7           EQU  H'0007'
+
+
+LTH0             EQU  H'0000'
+LTH1             EQU  H'0001'
+LTH2             EQU  H'0002'
+LTH3             EQU  H'0003'
+LTH4             EQU  H'0004'
+LTH5             EQU  H'0005'
+LTH6             EQU  H'0006'
+LTH7             EQU  H'0007'
+
+
+;----- ADLTHH Bits -----------------------------------------------------
+ADLTH8           EQU  H'0000'
+ADLTH9           EQU  H'0001'
+ADLTH10          EQU  H'0002'
+ADLTH11          EQU  H'0003'
+ADLTH12          EQU  H'0004'
+ADLTH13          EQU  H'0005'
+ADLTH14          EQU  H'0006'
+ADLTH15          EQU  H'0007'
+
+
+LTH8             EQU  H'0000'
+LTH9             EQU  H'0001'
+LTH10            EQU  H'0002'
+LTH11            EQU  H'0003'
+LTH12            EQU  H'0004'
+LTH13            EQU  H'0005'
+LTH14            EQU  H'0006'
+LTH15            EQU  H'0007'
+
+
+;----- ADUTHL Bits -----------------------------------------------------
+ADUTH0           EQU  H'0000'
+ADUTH1           EQU  H'0001'
+ADUTH2           EQU  H'0002'
+ADUTH3           EQU  H'0003'
+ADUTH4           EQU  H'0004'
+ADUTH5           EQU  H'0005'
+ADUTH6           EQU  H'0006'
+ADUTH7           EQU  H'0007'
+
+
+UTH0             EQU  H'0000'
+UTH1             EQU  H'0001'
+UTH2             EQU  H'0002'
+UTH3             EQU  H'0003'
+UTH4             EQU  H'0004'
+UTH5             EQU  H'0005'
+UTH6             EQU  H'0006'
+UTH7             EQU  H'0007'
+
+
+;----- ADUTHH Bits -----------------------------------------------------
+ADUTH8           EQU  H'0000'
+ADUTH9           EQU  H'0001'
+ADUTH10          EQU  H'0002'
+ADUTH11          EQU  H'0003'
+ADUTH12          EQU  H'0004'
+ADUTH13          EQU  H'0005'
+ADUTH14          EQU  H'0006'
+ADUTH15          EQU  H'0007'
+
+
+UTH8             EQU  H'0000'
+UTH9             EQU  H'0001'
+UTH10            EQU  H'0002'
+UTH11            EQU  H'0003'
+UTH12            EQU  H'0004'
+UTH13            EQU  H'0005'
+UTH14            EQU  H'0006'
+UTH15            EQU  H'0007'
+
+
+;----- ADERRL Bits -----------------------------------------------------
+ADERR0           EQU  H'0000'
+ADERR1           EQU  H'0001'
+ADERR2           EQU  H'0002'
+ADERR3           EQU  H'0003'
+ADERR4           EQU  H'0004'
+ADERR5           EQU  H'0005'
+ADERR6           EQU  H'0006'
+ADERR7           EQU  H'0007'
+
+
+ERR0             EQU  H'0000'
+ERR1             EQU  H'0001'
+ERR2             EQU  H'0002'
+ERR3             EQU  H'0003'
+ERR4             EQU  H'0004'
+ERR5             EQU  H'0005'
+ERR6             EQU  H'0006'
+ERR7             EQU  H'0007'
+
+
+;----- ADERRH Bits -----------------------------------------------------
+ADERR8           EQU  H'0000'
+ADERR9           EQU  H'0001'
+ADERR10          EQU  H'0002'
+ADERR11          EQU  H'0003'
+ADERR12          EQU  H'0004'
+ADERR13          EQU  H'0005'
+ADERR14          EQU  H'0006'
+ADERR15          EQU  H'0007'
+
+
+ERR8             EQU  H'0000'
+ERR9             EQU  H'0001'
+ERR10            EQU  H'0002'
+ERR11            EQU  H'0003'
+ERR12            EQU  H'0004'
+ERR13            EQU  H'0005'
+ERR14            EQU  H'0006'
+ERR15            EQU  H'0007'
+
+
+;----- ADSTPTL Bits -----------------------------------------------------
+ADSTPT0          EQU  H'0000'
+ADSTPT1          EQU  H'0001'
+ADSTPT2          EQU  H'0002'
+ADSTPT3          EQU  H'0003'
+ADSTPT4          EQU  H'0004'
+ADSTPT5          EQU  H'0005'
+ADSTPT6          EQU  H'0006'
+ADSTPT7          EQU  H'0007'
+
+
+STPT0            EQU  H'0000'
+STPT1            EQU  H'0001'
+STPT2            EQU  H'0002'
+STPT3            EQU  H'0003'
+STPT4            EQU  H'0004'
+STPT5            EQU  H'0005'
+STPT6            EQU  H'0006'
+STPT7            EQU  H'0007'
+
+
+;----- ADSTPTH Bits -----------------------------------------------------
+ADSTPT8          EQU  H'0000'
+ADSTPT9          EQU  H'0001'
+ADSTPT10         EQU  H'0002'
+ADSTPT11         EQU  H'0003'
+ADSTPT12         EQU  H'0004'
+ADSTPT13         EQU  H'0005'
+ADSTPT14         EQU  H'0006'
+ADSTPT15         EQU  H'0007'
+
+
+STPT8            EQU  H'0000'
+STPT9            EQU  H'0001'
+STPT10           EQU  H'0002'
+STPT11           EQU  H'0003'
+STPT12           EQU  H'0004'
+STPT13           EQU  H'0005'
+STPT15           EQU  H'0006'
+STPT16           EQU  H'0007'
+
+
+;----- ADFLTRL Bits -----------------------------------------------------
+ADFLTR0          EQU  H'0000'
+ADFLTR1          EQU  H'0001'
+ADFLTR2          EQU  H'0002'
+ADFLTR3          EQU  H'0003'
+ADFLTR4          EQU  H'0004'
+ADFLTR5          EQU  H'0005'
+ADFLTR6          EQU  H'0006'
+ADFLTR7          EQU  H'0007'
+
+
+FLTR0            EQU  H'0000'
+FLTR1            EQU  H'0001'
+FLTR2            EQU  H'0002'
+FLTR3            EQU  H'0003'
+FLTR4            EQU  H'0004'
+FLTR5            EQU  H'0005'
+FLTR6            EQU  H'0006'
+FLTR7            EQU  H'0007'
+
+
+;----- ADFLTRH Bits -----------------------------------------------------
+ADFLTR8          EQU  H'0000'
+ADFLTR9          EQU  H'0001'
+ADFLTR10         EQU  H'0002'
+ADFLTR11         EQU  H'0003'
+ADFLTR12         EQU  H'0004'
+ADFLTR13         EQU  H'0005'
+ADFLTR14         EQU  H'0006'
+ADFLTR15         EQU  H'0007'
+
+
+FLTR8            EQU  H'0000'
+FLTR9            EQU  H'0001'
+FLTR10           EQU  H'0002'
+FLTR11           EQU  H'0003'
+FLTR12           EQU  H'0004'
+FLTR13           EQU  H'0005'
+FLTR14           EQU  H'0006'
+FLTR15           EQU  H'0007'
+
+
+;----- ADACCL Bits -----------------------------------------------------
+ADACC0           EQU  H'0000'
+ADACC1           EQU  H'0001'
+ADACC2           EQU  H'0002'
+ADACC3           EQU  H'0003'
+ADACC4           EQU  H'0004'
+ADACC5           EQU  H'0005'
+ADACC6           EQU  H'0006'
+ADACC7           EQU  H'0007'
+
+
+ACC0             EQU  H'0000'
+ACC1             EQU  H'0001'
+ACC2             EQU  H'0002'
+ACC3             EQU  H'0003'
+ACC4             EQU  H'0004'
+ACC5             EQU  H'0005'
+ACC6             EQU  H'0006'
+ACC7             EQU  H'0007'
+
+
+;----- ADACCH Bits -----------------------------------------------------
+ADACC8           EQU  H'0000'
+ADACC9           EQU  H'0001'
+ADACC10          EQU  H'0002'
+ADACC11          EQU  H'0003'
+ADACC12          EQU  H'0004'
+ADACC13          EQU  H'0005'
+ADACC14          EQU  H'0006'
+ADACC15          EQU  H'0007'
+
+
+ACC8             EQU  H'0000'
+ACC9             EQU  H'0001'
+ACC10            EQU  H'0002'
+ACC11            EQU  H'0003'
+ACC12            EQU  H'0004'
+ACC13            EQU  H'0005'
+ACC14            EQU  H'0006'
+ACC15            EQU  H'0007'
+
+
+;----- ADACCU Bits -----------------------------------------------------
+ADACC16          EQU  H'0000'
+ADACC17          EQU  H'0001'
+ADACC18          EQU  H'0002'
+ADACC19          EQU  H'0003'
+ADACC20          EQU  H'0004'
+ADACC21          EQU  H'0005'
+ADACC22          EQU  H'0006'
+ADACC23          EQU  H'0007'
+
+
+ACC16            EQU  H'0000'
+ACC17            EQU  H'0001'
+ACC18            EQU  H'0002'
+ACC19            EQU  H'0003'
+ACC20            EQU  H'0004'
+ACC21            EQU  H'0005'
+ACC22            EQU  H'0006'
+ACC23            EQU  H'0007'
+
+
+;----- ADCNT Bits -----------------------------------------------------
+ADCNT0           EQU  H'0000'
+ADCNT1           EQU  H'0001'
+ADCNT2           EQU  H'0002'
+ADCNT3           EQU  H'0003'
+ADCNT4           EQU  H'0004'
+ADCNT5           EQU  H'0005'
+ADCNT6           EQU  H'0006'
+ADCNT7           EQU  H'0007'
+
+
+CNT0             EQU  H'0000'
+CNT1             EQU  H'0001'
+CNT2             EQU  H'0002'
+CNT3             EQU  H'0003'
+CNT4             EQU  H'0004'
+CNT5             EQU  H'0005'
+CNT6             EQU  H'0006'
+CNT7             EQU  H'0007'
+
+
+;----- ADRPT Bits -----------------------------------------------------
+ADRPT0           EQU  H'0000'
+ADRPT1           EQU  H'0001'
+ADRPT2           EQU  H'0002'
+ADRPT3           EQU  H'0003'
+ADRPT4           EQU  H'0004'
+ADRPT5           EQU  H'0005'
+ADRPT6           EQU  H'0006'
+ADRPT7           EQU  H'0007'
+
+
+RPT0             EQU  H'0000'
+RPT1             EQU  H'0001'
+RPT2             EQU  H'0002'
+RPT3             EQU  H'0003'
+RPT4             EQU  H'0004'
+RPT5             EQU  H'0005'
+RPT6             EQU  H'0006'
+RPT7             EQU  H'0007'
+
+
+;----- ADPREVL Bits -----------------------------------------------------
+ADPREV0          EQU  H'0000'
+ADPREV1          EQU  H'0001'
+ADPREV2          EQU  H'0002'
+ADPREV3          EQU  H'0003'
+ADPREV4          EQU  H'0004'
+ADPREV5          EQU  H'0005'
+ADPREV6          EQU  H'0006'
+ADPREV7          EQU  H'0007'
+
+
+PREV0            EQU  H'0000'
+PREV1            EQU  H'0001'
+PREV2            EQU  H'0002'
+PREV3            EQU  H'0003'
+PREV4            EQU  H'0004'
+PREV5            EQU  H'0005'
+PREV6            EQU  H'0006'
+PREV7            EQU  H'0007'
+
+
+;----- ADPREVH Bits -----------------------------------------------------
+ADPREV8          EQU  H'0000'
+ADPREV9          EQU  H'0001'
+ADPREV10         EQU  H'0002'
+ADPREV11         EQU  H'0003'
+ADPREV12         EQU  H'0004'
+ADPREV13         EQU  H'0005'
+ADPREV14         EQU  H'0006'
+ADPREV15         EQU  H'0007'
+
+
+PREV8            EQU  H'0000'
+PREV9            EQU  H'0001'
+PREV10           EQU  H'0002'
+PREV11           EQU  H'0003'
+PREV12           EQU  H'0004'
+PREV13           EQU  H'0005'
+PREV14           EQU  H'0006'
+PREV15           EQU  H'0007'
+
+
+;----- ADRESL Bits -----------------------------------------------------
+ADRES0           EQU  H'0000'
+ADRES1           EQU  H'0001'
+ADRES2           EQU  H'0002'
+ADRES3           EQU  H'0003'
+ADRES4           EQU  H'0004'
+ADRES5           EQU  H'0005'
+ADRES6           EQU  H'0006'
+ADRES7           EQU  H'0007'
+
+
+RES0             EQU  H'0000'
+RES1             EQU  H'0001'
+RES2             EQU  H'0002'
+RES3             EQU  H'0003'
+RES4             EQU  H'0004'
+RES5             EQU  H'0005'
+RES6             EQU  H'0006'
+RES7             EQU  H'0007'
+
+
+;----- ADRESH Bits -----------------------------------------------------
+ADRES8           EQU  H'0000'
+ADRES9           EQU  H'0001'
+ADRES10          EQU  H'0002'
+ADRES11          EQU  H'0003'
+ADRES12          EQU  H'0004'
+ADRES13          EQU  H'0005'
+ADRES14          EQU  H'0006'
+ADRES15          EQU  H'0007'
+
+
+RES8             EQU  H'0000'
+RES9             EQU  H'0001'
+RES10            EQU  H'0002'
+RES11            EQU  H'0003'
+RES12            EQU  H'0004'
+RES13            EQU  H'0005'
+RES14            EQU  H'0006'
+RES15            EQU  H'0007'
+
+
+;----- ADPCH Bits -----------------------------------------------------
+ADPCH0           EQU  H'0000'
+ADPCH1           EQU  H'0001'
+ADPCH2           EQU  H'0002'
+ADPCH3           EQU  H'0003'
+ADPCH4           EQU  H'0004'
+ADPCH5           EQU  H'0005'
+
+
+;----- ADACQL Bits -----------------------------------------------------
+ADACQ0           EQU  H'0000'
+ADACQ1           EQU  H'0001'
+ADACQ2           EQU  H'0002'
+ADACQ3           EQU  H'0003'
+ADACQ4           EQU  H'0004'
+ADACQ5           EQU  H'0005'
+ADACQ6           EQU  H'0006'
+ADACQ7           EQU  H'0007'
+
+
+ACQ0             EQU  H'0000'
+ACQ1             EQU  H'0001'
+ACQ2             EQU  H'0002'
+ACQ3             EQU  H'0003'
+ACQ4             EQU  H'0004'
+ACQ5             EQU  H'0005'
+ACQ6             EQU  H'0006'
+ACQ7             EQU  H'0007'
+
+
+;----- ADACQH Bits -----------------------------------------------------
+ADACQ8           EQU  H'0000'
+ADACQ9           EQU  H'0001'
+ADACQ10          EQU  H'0002'
+ADACQ11          EQU  H'0003'
+ADACQ12          EQU  H'0004'
+
+
+ACQ8             EQU  H'0000'
+ACQ9             EQU  H'0001'
+ACQ10            EQU  H'0002'
+ACQ11            EQU  H'0003'
+ACQ12            EQU  H'0004'
+
+
+;----- ADCAP Bits -----------------------------------------------------
+ADCAP0           EQU  H'0000'
+ADCAP1           EQU  H'0001'
+ADCAP2           EQU  H'0002'
+ADCAP3           EQU  H'0003'
+ADCAP4           EQU  H'0004'
+
+
+;----- ADPREL Bits -----------------------------------------------------
+PRE0             EQU  H'0000'
+PRE1             EQU  H'0001'
+PRE2             EQU  H'0002'
+PRE3             EQU  H'0003'
+PRE4             EQU  H'0004'
+PRE5             EQU  H'0005'
+PRE6             EQU  H'0006'
+PRE7             EQU  H'0007'
+
+
+ADPRE0           EQU  H'0000'
+ADPRE1           EQU  H'0001'
+ADPRE2           EQU  H'0002'
+ADPRE3           EQU  H'0003'
+ADPRE4           EQU  H'0004'
+ADPRE5           EQU  H'0005'
+ADPRE6           EQU  H'0006'
+ADPRE7           EQU  H'0007'
+
+
+;----- ADPREH Bits -----------------------------------------------------
+PRE8             EQU  H'0000'
+PRE9             EQU  H'0001'
+PRE10            EQU  H'0002'
+PRE11            EQU  H'0003'
+PRE12            EQU  H'0004'
+
+
+ADPRE8           EQU  H'0000'
+ADPRE9           EQU  H'0001'
+ADPRE10          EQU  H'0002'
+ADPRE11          EQU  H'0003'
+ADPRE12          EQU  H'0004'
+
+
+;----- ADCON0 Bits -----------------------------------------------------
+GO_ADCON0        EQU  H'0000'
+CS_ADCON0        EQU  H'0004'
+CONT             EQU  H'0006'
+ON_ADCON0        EQU  H'0007'
+
+ADGO             EQU  H'0000'
+ADCS             EQU  H'0004'
+ADCONT           EQU  H'0006'
+ADON             EQU  H'0007'
+
+DONE             EQU  H'0000'
+FM0              EQU  H'0002'
+FM1              EQU  H'0003'
+
+GO_NOT_DONE      EQU  H'0000'
+ADFM0            EQU  H'0002'
+ADFM1            EQU  H'0003'
+
+
+;----- ADCON1 Bits -----------------------------------------------------
+DSEN             EQU  H'0000'
+GPOL_ADCON1      EQU  H'0005'
+IPEN_ADCON1      EQU  H'0006'
+PPOL             EQU  H'0007'
+
+ADDSEN           EQU  H'0000'
+ADGPOL           EQU  H'0005'
+ADIPEN           EQU  H'0006'
+ADPPOL           EQU  H'0007'
+
+
+;----- ADCON2 Bits -----------------------------------------------------
+ACLR             EQU  H'0003'
+PSIS             EQU  H'0007'
+
+ADMD0            EQU  H'0000'
+ADMD1            EQU  H'0001'
+ADMD2            EQU  H'0002'
+ADACLR           EQU  H'0003'
+ADCRS0           EQU  H'0004'
+ADCRS1           EQU  H'0005'
+ADCRS2           EQU  H'0006'
+ADPSIS           EQU  H'0007'
+
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+CRS0             EQU  H'0004'
+CRS1             EQU  H'0005'
+CRS2             EQU  H'0006'
+
+
+MD0              EQU  H'0000'
+MD1              EQU  H'0001'
+MD2              EQU  H'0002'
+
+
+
+;----- ADCON3 Bits -----------------------------------------------------
+SOI              EQU  H'0003'
+
+ADTMD0           EQU  H'0000'
+ADTMD1           EQU  H'0001'
+ADTMD2           EQU  H'0002'
+ADSOI            EQU  H'0003'
+ADCALC0          EQU  H'0004'
+ADCALC1          EQU  H'0005'
+ADCALC2          EQU  H'0006'
+
+
+TMD0             EQU  H'0000'
+TMD1             EQU  H'0001'
+TMD2             EQU  H'0002'
+CALC0            EQU  H'0004'
+CALC1            EQU  H'0005'
+CALC2            EQU  H'0006'
+
+
+;----- ADSTAT Bits -----------------------------------------------------
+MATH             EQU  H'0004'
+LTHR             EQU  H'0005'
+UTHR             EQU  H'0006'
+OV_ADSTAT        EQU  H'0007'
+
+ADSTAT0          EQU  H'0000'
+ADSTAT1          EQU  H'0001'
+ADSTAT2          EQU  H'0002'
+ADMATH           EQU  H'0004'
+ADLTHR           EQU  H'0005'
+ADUTHR           EQU  H'0006'
+ADAOV            EQU  H'0007'
+
+ADOV             EQU  H'0007'
+
+STAT0_ADSTAT     EQU  H'0000'
+STAT1_ADSTAT     EQU  H'0001'
+STAT2            EQU  H'0002'
+
+
+;----- ADREF Bits -----------------------------------------------------
+PREF0            EQU  H'0000'
+PREF1            EQU  H'0001'
+NREF0            EQU  H'0004'
+
+ADPREF0          EQU  H'0000'
+ADPREF1          EQU  H'0001'
+ADNREF0          EQU  H'0004'
+
+
+;----- ADACT Bits -----------------------------------------------------
+ADACT0           EQU  H'0000'
+ADACT1           EQU  H'0001'
+ADACT2           EQU  H'0002'
+ADACT3           EQU  H'0003'
+ADACT4           EQU  H'0004'
+
+
+ACT0             EQU  H'0000'
+ACT1             EQU  H'0001'
+ACT2             EQU  H'0002'
+ACT3             EQU  H'0003'
+ACT4             EQU  H'0004'
+
+
+;----- ADCLK Bits -----------------------------------------------------
+ADCS0            EQU  H'0000'
+ADCS1            EQU  H'0001'
+ADCS2            EQU  H'0002'
+ADCS3            EQU  H'0003'
+ADCS4            EQU  H'0004'
+ADCS5            EQU  H'0005'
+
+
+CS0_ADCLK        EQU  H'0000'
+CS1_ADCLK        EQU  H'0001'
+CS2_ADCLK        EQU  H'0002'
+CS3              EQU  H'0003'
+CS4              EQU  H'0004'
+CS5              EQU  H'0005'
+
+
+;----- SMT2TMRL Bits -----------------------------------------------------
+;TMR0             EQU  H'0000'
+TMR1             EQU  H'0001'
+;TMR2             EQU  H'0002'
+TMR3             EQU  H'0003'
+;TMR4             EQU  H'0004'
+TMR5             EQU  H'0005'
+;TMR6             EQU  H'0006'
+TMR7             EQU  H'0007'
+
+
+SMT2TMR0         EQU  H'0000'
+SMT2TMR1         EQU  H'0001'
+SMT2TMR2         EQU  H'0002'
+SMT2TMR3         EQU  H'0003'
+SMT2TMR4         EQU  H'0004'
+SMT2TMR5         EQU  H'0005'
+SMT2TMR6         EQU  H'0006'
+SMT2TMR7         EQU  H'0007'
+
+
+;----- SMT2TMRH Bits -----------------------------------------------------
+TMR8             EQU  H'0000'
+TMR9             EQU  H'0001'
+TMR10            EQU  H'0002'
+TMR11            EQU  H'0003'
+TMR12            EQU  H'0004'
+TMR13            EQU  H'0005'
+TMR14            EQU  H'0006'
+TMR15            EQU  H'0007'
+
+
+SMT2TMR8         EQU  H'0000'
+SMT2TMR9         EQU  H'0001'
+SMT2TMR10        EQU  H'0002'
+SMT2TMR11        EQU  H'0003'
+SMT2TMR12        EQU  H'0004'
+SMT2TMR13        EQU  H'0005'
+SMT2TMR14        EQU  H'0006'
+SMT2TMR15        EQU  H'0007'
+
+
+;----- SMT2TMRU Bits -----------------------------------------------------
+TMR16            EQU  H'0000'
+TMR17            EQU  H'0001'
+TMR18            EQU  H'0002'
+TMR19            EQU  H'0003'
+TMR20            EQU  H'0004'
+TMR21            EQU  H'0005'
+TMR22            EQU  H'0006'
+TMR23            EQU  H'0007'
+
+
+SMT2TMR16        EQU  H'0000'
+SMT2TMR17        EQU  H'0001'
+SMT2TMR18        EQU  H'0002'
+SMT2TMR19        EQU  H'0003'
+SMT2TMR20        EQU  H'0004'
+SMT2TMR21        EQU  H'0005'
+SMT2TMR22        EQU  H'0006'
+SMT2TMR23        EQU  H'0007'
+
+
+;----- SMT2CPRL Bits -----------------------------------------------------
+CPR0             EQU  H'0000'
+CPR1             EQU  H'0001'
+CPR2             EQU  H'0002'
+CPR3             EQU  H'0003'
+CPR4             EQU  H'0004'
+CPR5             EQU  H'0005'
+CPR6             EQU  H'0006'
+CPR7             EQU  H'0007'
+
+
+SMT2CPR0         EQU  H'0000'
+SMT2CPR1         EQU  H'0001'
+SMT2CPR2         EQU  H'0002'
+SMT2CPR3         EQU  H'0003'
+SMT2CPR4         EQU  H'0004'
+SMT2CPR5         EQU  H'0005'
+SMT2CPR6         EQU  H'0006'
+SMT2CPR7         EQU  H'0007'
+
+
+;----- SMT2CPRH Bits -----------------------------------------------------
+CPR8             EQU  H'0000'
+CPR9             EQU  H'0001'
+CPR10            EQU  H'0002'
+CPR11            EQU  H'0003'
+CPR12            EQU  H'0004'
+CPR13            EQU  H'0005'
+CPR14            EQU  H'0006'
+CPR15            EQU  H'0007'
+
+SMT2CPR8         EQU  H'0000'
+SMT2CPR9         EQU  H'0001'
+SMT2CPR10        EQU  H'0002'
+SMT2CPR11        EQU  H'0003'
+SMT2CPR12        EQU  H'0004'
+SMT2CPR13        EQU  H'0005'
+SMT2CPR14        EQU  H'0006'
+SMT2CPR15        EQU  H'0007'
+
+
+
+;----- SMT2CPRU Bits -----------------------------------------------------
+CPR16            EQU  H'0000'
+CPR17            EQU  H'0001'
+CPR18            EQU  H'0002'
+CPR19            EQU  H'0003'
+CPR20            EQU  H'0004'
+CPR21            EQU  H'0005'
+CPR22            EQU  H'0006'
+CPR23            EQU  H'0007'
+
+SMT2CPR16        EQU  H'0000'
+SMT2CPR17        EQU  H'0001'
+SMT2CPR18        EQU  H'0002'
+SMT2CPR19        EQU  H'0003'
+SMT2CPR20        EQU  H'0004'
+SMT2CPR21        EQU  H'0005'
+SMT2CPR22        EQU  H'0006'
+SMT2CPR23        EQU  H'0007'
+
+
+
+;----- SMT2CPWL Bits -----------------------------------------------------
+CPW0             EQU  H'0000'
+CPW1             EQU  H'0001'
+CPW2             EQU  H'0002'
+CPW3             EQU  H'0003'
+CPW4             EQU  H'0004'
+CPW5             EQU  H'0005'
+CPW6             EQU  H'0006'
+CPW7             EQU  H'0007'
+
+
+SMT2CPW0         EQU  H'0000'
+SMT2CPW1         EQU  H'0001'
+SMT2CPW2         EQU  H'0002'
+SMT2CPW3         EQU  H'0003'
+SMT2CPW4         EQU  H'0004'
+SMT2CPW5         EQU  H'0005'
+SMT2CPW6         EQU  H'0006'
+SMT2CPW7         EQU  H'0007'
+
+
+;----- SMT2CPWH Bits -----------------------------------------------------
+CPW8             EQU  H'0000'
+CPW9             EQU  H'0001'
+CPW10            EQU  H'0002'
+CPW11            EQU  H'0003'
+CPW12            EQU  H'0004'
+CPW13            EQU  H'0005'
+CPW14            EQU  H'0006'
+CPW15            EQU  H'0007'
+
+
+SMT2CPW8         EQU  H'0000'
+SMT2CPW9         EQU  H'0001'
+SMT2CPW10        EQU  H'0002'
+SMT2CPW11        EQU  H'0003'
+SMT2CPW12        EQU  H'0004'
+SMT2CPW13        EQU  H'0005'
+SMT2CPW14        EQU  H'0006'
+SMT2CPW15        EQU  H'0007'
+
+
+;----- SMT2CPWU Bits -----------------------------------------------------
+CPW16            EQU  H'0000'
+CPW17            EQU  H'0001'
+CPW18            EQU  H'0002'
+CPW19            EQU  H'0003'
+CPW20            EQU  H'0004'
+CPW21            EQU  H'0005'
+CPW22            EQU  H'0006'
+CPW23            EQU  H'0007'
+
+
+SMT2CPW16        EQU  H'0000'
+SMT2CPW17        EQU  H'0001'
+SMT2CPW18        EQU  H'0002'
+SMT2CPW19        EQU  H'0003'
+SMT2CPW20        EQU  H'0004'
+SMT2CPW21        EQU  H'0005'
+SMT2CPW22        EQU  H'0006'
+SMT2CPW23        EQU  H'0007'
+
+
+;----- SMT2PRL Bits -----------------------------------------------------
+;PR0              EQU  H'0000'
+PR1              EQU  H'0001'
+;PR2              EQU  H'0002'
+PR3              EQU  H'0003'
+;PR4              EQU  H'0004'
+PR5              EQU  H'0005'
+;PR6              EQU  H'0006'
+PR7              EQU  H'0007'
+
+
+SMT2PR0          EQU  H'0000'
+SMT2PR1          EQU  H'0001'
+SMT2PR2          EQU  H'0002'
+SMT2PR3          EQU  H'0003'
+SMT2PR4          EQU  H'0004'
+SMT2PR5          EQU  H'0005'
+SMT2PR6          EQU  H'0006'
+SMT2PR7          EQU  H'0007'
+
+
+;----- SMT2PRH Bits -----------------------------------------------------
+PR8              EQU  H'0000'
+PR9              EQU  H'0001'
+PR10             EQU  H'0002'
+PR11             EQU  H'0003'
+PR12             EQU  H'0004'
+PR13             EQU  H'0005'
+PR14             EQU  H'0006'
+PR15             EQU  H'0007'
+
+
+SMT2PR8          EQU  H'0000'
+SMT2PR9          EQU  H'0001'
+SMT2PR10         EQU  H'0002'
+SMT2PR11         EQU  H'0003'
+SMT2PR12         EQU  H'0004'
+SMT2PR13         EQU  H'0005'
+SMT2PR14         EQU  H'0006'
+SMT2PR15         EQU  H'0007'
+
+
+;----- SMT2PRU Bits -----------------------------------------------------
+PR16             EQU  H'0000'
+PR17             EQU  H'0001'
+PR18             EQU  H'0002'
+PR19             EQU  H'0003'
+PR20             EQU  H'0004'
+PR21             EQU  H'0005'
+PR22             EQU  H'0006'
+PR23             EQU  H'0007'
+
+
+SMT2PR16         EQU  H'0000'
+SMT2PR17         EQU  H'0001'
+SMT2PR18         EQU  H'0002'
+SMT2PR19         EQU  H'0003'
+SMT2PR20         EQU  H'0004'
+SMT2PR21         EQU  H'0005'
+SMT2PR22         EQU  H'0006'
+SMT2PR23         EQU  H'0007'
+
+
+;----- SMT2CON0 Bits -----------------------------------------------------
+CPOL             EQU  H'0002'
+SPOL             EQU  H'0003'
+WPOL             EQU  H'0004'
+STP              EQU  H'0005'
+EN               EQU  H'0007'
+
+SMT2CPOL         EQU  H'0002'
+SMT2SPOL         EQU  H'0003'
+SMT2WOL          EQU  H'0004'
+SMT2STP          EQU  H'0005'
+SMT2EN           EQU  H'0007'
+
+PS0              EQU  H'0000'
+PS1              EQU  H'0001'
+
+SMT2PS0          EQU  H'0000'
+SMT2PS1          EQU  H'0001'
+
+
+;----- SMT2CON1 Bits -----------------------------------------------------
+REPEAT           EQU  H'0006'
+GO_SMT2CON1      EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+MODE3            EQU  H'0003'
+SMT2REPEAT       EQU  H'0006'
+SMT2GO           EQU  H'0007'
+
+
+
+;----- SMT2STAT Bits -----------------------------------------------------
+AS               EQU  H'0000'
+WS               EQU  H'0001'
+TS               EQU  H'0002'
+RST              EQU  H'0005'
+CPWUP            EQU  H'0006'
+CPRUP            EQU  H'0007'
+
+SMT2AS           EQU  H'0000'
+SMT2WS           EQU  H'0001'
+SMT2TS           EQU  H'0002'
+SMT2RESET        EQU  H'0005'
+SMT2CPWUP        EQU  H'0006'
+SMT2CPRUP        EQU  H'0007'
+
+SMT2RST          EQU  H'0005'
+
+
+;----- SMT2CLK Bits -----------------------------------------------------
+CSEL0            EQU  H'0000'
+CSEL1            EQU  H'0001'
+CSEL2            EQU  H'0002'
+
+
+SMT2CSEL0        EQU  H'0000'
+SMT2CSEL1        EQU  H'0001'
+SMT2CSEL2        EQU  H'0002'
+
+
+;----- SMT2SIG Bits -----------------------------------------------------
+SSEL0            EQU  H'0000'
+SSEL1            EQU  H'0001'
+SSEL2            EQU  H'0002'
+SSEL3            EQU  H'0003'
+SSEL4            EQU  H'0004'
+
+
+SMT2SSEL0        EQU  H'0000'
+SMT2SSEL1        EQU  H'0001'
+SMT2SSEL2        EQU  H'0002'
+SMT2SSEL3        EQU  H'0003'
+SMT2SSEL4        EQU  H'0004'
+
+
+;----- SMT2WIN Bits -----------------------------------------------------
+WSEL0            EQU  H'0000'
+WSEL1            EQU  H'0001'
+WSEL2            EQU  H'0002'
+WSEL3            EQU  H'0003'
+WSEL4            EQU  H'0004'
+
+
+SMT2WSEL0        EQU  H'0000'
+SMT2WSEL1        EQU  H'0001'
+SMT2WSEL2        EQU  H'0002'
+SMT2WSEL3        EQU  H'0003'
+SMT2WSEL4        EQU  H'0004'
+
+
+;----- SMT1TMRL Bits -----------------------------------------------------
+;TMR0             EQU  H'0000'
+TMR1             EQU  H'0001'
+;TMR2             EQU  H'0002'
+TMR3             EQU  H'0003'
+;TMR4             EQU  H'0004'
+TMR5             EQU  H'0005'
+;TMR6             EQU  H'0006'
+TMR7             EQU  H'0007'
+
+
+SMT1TMR0         EQU  H'0000'
+SMT1TMR1         EQU  H'0001'
+SMT1TMR2         EQU  H'0002'
+SMT1TMR3         EQU  H'0003'
+SMT1TMR4         EQU  H'0004'
+SMT1TMR5         EQU  H'0005'
+SMT1TMR6         EQU  H'0006'
+SMT1TMR7         EQU  H'0007'
+
+
+;----- SMT1TMRH Bits -----------------------------------------------------
+TMR8             EQU  H'0000'
+TMR9             EQU  H'0001'
+TMR10            EQU  H'0002'
+TMR11            EQU  H'0003'
+TMR12            EQU  H'0004'
+TMR13            EQU  H'0005'
+TMR14            EQU  H'0006'
+TMR15            EQU  H'0007'
+
+
+SMT1TMR8         EQU  H'0000'
+SMT1TMR9         EQU  H'0001'
+SMT1TMR10        EQU  H'0002'
+SMT1TMR11        EQU  H'0003'
+SMT1TMR12        EQU  H'0004'
+SMT1TMR13        EQU  H'0005'
+SMT1TMR14        EQU  H'0006'
+SMT1TMR15        EQU  H'0007'
+
+
+;----- SMT1TMRU Bits -----------------------------------------------------
+TMR16            EQU  H'0000'
+TMR17            EQU  H'0001'
+TMR18            EQU  H'0002'
+TMR19            EQU  H'0003'
+TMR20            EQU  H'0004'
+TMR21            EQU  H'0005'
+TMR22            EQU  H'0006'
+TMR23            EQU  H'0007'
+
+
+SMT1TMR16        EQU  H'0000'
+SMT1TMR17        EQU  H'0001'
+SMT1TMR18        EQU  H'0002'
+SMT1TMR19        EQU  H'0003'
+SMT1TMR20        EQU  H'0004'
+SMT1TMR21        EQU  H'0005'
+SMT1TMR22        EQU  H'0006'
+SMT1TMR23        EQU  H'0007'
+
+
+;----- SMT1CPRL Bits -----------------------------------------------------
+CPR0             EQU  H'0000'
+CPR1             EQU  H'0001'
+CPR2             EQU  H'0002'
+CPR3             EQU  H'0003'
+CPR4             EQU  H'0004'
+CPR5             EQU  H'0005'
+CPR6             EQU  H'0006'
+CPR7             EQU  H'0007'
+
+
+SMT1CPR0         EQU  H'0000'
+SMT1CPR1         EQU  H'0001'
+SMT1CPR2         EQU  H'0002'
+SMT1CPR3         EQU  H'0003'
+SMT1CPR4         EQU  H'0004'
+SMT1CPR5         EQU  H'0005'
+SMT1CPR6         EQU  H'0006'
+SMT1CPR7         EQU  H'0007'
+
+
+;----- SMT1CPRH Bits -----------------------------------------------------
+CPR8             EQU  H'0000'
+CPR9             EQU  H'0001'
+CPR10            EQU  H'0002'
+CPR11            EQU  H'0003'
+CPR12            EQU  H'0004'
+CPR13            EQU  H'0005'
+CPR14            EQU  H'0006'
+CPR15            EQU  H'0007'
+
+SMT1CPR8         EQU  H'0000'
+SMT1CPR9         EQU  H'0001'
+SMT1CPR10        EQU  H'0002'
+SMT1CPR11        EQU  H'0003'
+SMT1CPR12        EQU  H'0004'
+SMT1CPR13        EQU  H'0005'
+SMT1CPR14        EQU  H'0006'
+SMT1CPR15        EQU  H'0007'
+
+
+
+;----- SMT1CPRU Bits -----------------------------------------------------
+CPR16            EQU  H'0000'
+CPR17            EQU  H'0001'
+CPR18            EQU  H'0002'
+CPR19            EQU  H'0003'
+CPR20            EQU  H'0004'
+CPR21            EQU  H'0005'
+CPR22            EQU  H'0006'
+CPR23            EQU  H'0007'
+
+SMT1CPR16        EQU  H'0000'
+SMT1CPR17        EQU  H'0001'
+SMT1CPR18        EQU  H'0002'
+SMT1CPR19        EQU  H'0003'
+SMT1CPR20        EQU  H'0004'
+SMT1CPR21        EQU  H'0005'
+SMT1CPR22        EQU  H'0006'
+SMT1CPR23        EQU  H'0007'
+
+
+
+;----- SMT1CPWL Bits -----------------------------------------------------
+CPW0             EQU  H'0000'
+CPW1             EQU  H'0001'
+CPW2             EQU  H'0002'
+CPW3             EQU  H'0003'
+CPW4             EQU  H'0004'
+CPW5             EQU  H'0005'
+CPW6             EQU  H'0006'
+CPW7             EQU  H'0007'
+
+
+SMT1CPW0         EQU  H'0000'
+SMT1CPW1         EQU  H'0001'
+SMT1CPW2         EQU  H'0002'
+SMT1CPW3         EQU  H'0003'
+SMT1CPW4         EQU  H'0004'
+SMT1CPW5         EQU  H'0005'
+SMT1CPW6         EQU  H'0006'
+SMT1CPW7         EQU  H'0007'
+
+
+;----- SMT1CPWH Bits -----------------------------------------------------
+CPW8             EQU  H'0000'
+CPW9             EQU  H'0001'
+CPW10            EQU  H'0002'
+CPW11            EQU  H'0003'
+CPW12            EQU  H'0004'
+CPW13            EQU  H'0005'
+CPW14            EQU  H'0006'
+CPW15            EQU  H'0007'
+
+
+SMT1CPW8         EQU  H'0000'
+SMT1CPW9         EQU  H'0001'
+SMT1CPW10        EQU  H'0002'
+SMT1CPW11        EQU  H'0003'
+SMT1CPW12        EQU  H'0004'
+SMT1CPW13        EQU  H'0005'
+SMT1CPW14        EQU  H'0006'
+SMT1CPW15        EQU  H'0007'
+
+
+;----- SMT1CPWU Bits -----------------------------------------------------
+CPW16            EQU  H'0000'
+CPW17            EQU  H'0001'
+CPW18            EQU  H'0002'
+CPW19            EQU  H'0003'
+CPW20            EQU  H'0004'
+CPW21            EQU  H'0005'
+CPW22            EQU  H'0006'
+CPW23            EQU  H'0007'
+
+
+SMT1CPW16        EQU  H'0000'
+SMT1CPW17        EQU  H'0001'
+SMT1CPW18        EQU  H'0002'
+SMT1CPW19        EQU  H'0003'
+SMT1CPW20        EQU  H'0004'
+SMT1CPW21        EQU  H'0005'
+SMT1CPW22        EQU  H'0006'
+SMT1CPW23        EQU  H'0007'
+
+
+;----- SMT1PRL Bits -----------------------------------------------------
+;PR0              EQU  H'0000'
+PR1              EQU  H'0001'
+;PR2              EQU  H'0002'
+PR3              EQU  H'0003'
+;PR4              EQU  H'0004'
+PR5              EQU  H'0005'
+;PR6              EQU  H'0006'
+PR7              EQU  H'0007'
+
+
+SMT1PR0          EQU  H'0000'
+SMT1PR1          EQU  H'0001'
+SMT1PR2          EQU  H'0002'
+SMT1PR3          EQU  H'0003'
+SMT1PR4          EQU  H'0004'
+SMT1PR5          EQU  H'0005'
+SMT1PR6          EQU  H'0006'
+SMT1PR7          EQU  H'0007'
+
+
+;----- SMT1PRH Bits -----------------------------------------------------
+PR8              EQU  H'0000'
+PR9              EQU  H'0001'
+PR10             EQU  H'0002'
+PR11             EQU  H'0003'
+PR12             EQU  H'0004'
+PR13             EQU  H'0005'
+PR14             EQU  H'0006'
+PR15             EQU  H'0007'
+
+
+SMT1PR8          EQU  H'0000'
+SMT1PR9          EQU  H'0001'
+SMT1PR10         EQU  H'0002'
+SMT1PR11         EQU  H'0003'
+SMT1PR12         EQU  H'0004'
+SMT1PR13         EQU  H'0005'
+SMT1PR14         EQU  H'0006'
+SMT1PR15         EQU  H'0007'
+
+
+;----- SMT1PRU Bits -----------------------------------------------------
+PR16             EQU  H'0000'
+PR17             EQU  H'0001'
+PR18             EQU  H'0002'
+PR19             EQU  H'0003'
+PR20             EQU  H'0004'
+PR21             EQU  H'0005'
+PR22             EQU  H'0006'
+PR23             EQU  H'0007'
+
+
+SMT1PR16         EQU  H'0000'
+SMT1PR17         EQU  H'0001'
+SMT1PR18         EQU  H'0002'
+SMT1PR19         EQU  H'0003'
+SMT1PR20         EQU  H'0004'
+SMT1PR21         EQU  H'0005'
+SMT1PR22         EQU  H'0006'
+SMT1PR23         EQU  H'0007'
+
+
+;----- SMT1CON0 Bits -----------------------------------------------------
+CPOL             EQU  H'0002'
+SPOL             EQU  H'0003'
+WPOL             EQU  H'0004'
+STP              EQU  H'0005'
+EN               EQU  H'0007'
+
+SMT1CPOL         EQU  H'0002'
+SMT1SPOL         EQU  H'0003'
+SMT1WOL          EQU  H'0004'
+SMT1STP          EQU  H'0005'
+SMT1EN           EQU  H'0007'
+
+PS0              EQU  H'0000'
+PS1              EQU  H'0001'
+
+SMT1PS0          EQU  H'0000'
+SMT1PS1          EQU  H'0001'
+
+
+;----- SMT1CON1 Bits -----------------------------------------------------
+REPEAT           EQU  H'0006'
+GO_SMT1CON1      EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+MODE3            EQU  H'0003'
+SMT1REPEAT       EQU  H'0006'
+SMT1GO           EQU  H'0007'
+
+
+
+;----- SMT1STAT Bits -----------------------------------------------------
+AS               EQU  H'0000'
+WS               EQU  H'0001'
+TS               EQU  H'0002'
+RST              EQU  H'0005'
+CPWUP            EQU  H'0006'
+CPRUP            EQU  H'0007'
+
+SMT1AS           EQU  H'0000'
+SMT1WS           EQU  H'0001'
+SMT1TS           EQU  H'0002'
+SMT1RESET        EQU  H'0005'
+SMT1CPWUP        EQU  H'0006'
+SMT1CPRUP        EQU  H'0007'
+
+SMT1RST          EQU  H'0005'
+
+
+;----- SMT1CLK Bits -----------------------------------------------------
+CSEL0            EQU  H'0000'
+CSEL1            EQU  H'0001'
+CSEL2            EQU  H'0002'
+
+
+SMT1CSEL0        EQU  H'0000'
+SMT1CSEL1        EQU  H'0001'
+SMT1CSEL2        EQU  H'0002'
+
+
+;----- SMT1SIG Bits -----------------------------------------------------
+SSEL0            EQU  H'0000'
+SSEL1            EQU  H'0001'
+SSEL2            EQU  H'0002'
+SSEL3            EQU  H'0003'
+SSEL4            EQU  H'0004'
+
+
+SMT1SSEL0        EQU  H'0000'
+SMT1SSEL1        EQU  H'0001'
+SMT1SSEL2        EQU  H'0002'
+SMT1SSEL3        EQU  H'0003'
+SMT1SSEL4        EQU  H'0004'
+
+
+;----- SMT1WIN Bits -----------------------------------------------------
+WSEL0            EQU  H'0000'
+WSEL1            EQU  H'0001'
+WSEL2            EQU  H'0002'
+WSEL3            EQU  H'0003'
+WSEL4            EQU  H'0004'
+
+
+SMT1WSEL0        EQU  H'0000'
+SMT1WSEL1        EQU  H'0001'
+SMT1WSEL2        EQU  H'0002'
+SMT1WSEL3        EQU  H'0003'
+SMT1WSEL4        EQU  H'0004'
+
+
+;----- NCO1ACCL Bits -----------------------------------------------------
+NCO1ACC0         EQU  H'0000'
+NCO1ACC1         EQU  H'0001'
+NCO1ACC2         EQU  H'0002'
+NCO1ACC3         EQU  H'0003'
+NCO1ACC4         EQU  H'0004'
+NCO1ACC5         EQU  H'0005'
+NCO1ACC6         EQU  H'0006'
+NCO1ACC7         EQU  H'0007'
+
+ACC0             EQU  H'0000'
+ACC1             EQU  H'0001'
+ACC2             EQU  H'0002'
+ACC3             EQU  H'0003'
+ACC4             EQU  H'0004'
+ACC5             EQU  H'0005'
+ACC6             EQU  H'0006'
+ACC7             EQU  H'0007'
+
+
+
+;----- NCO1ACCH Bits -----------------------------------------------------
+NCO1ACC8         EQU  H'0000'
+NCO1ACC9         EQU  H'0001'
+NCO1ACC10        EQU  H'0002'
+NCO1ACC11        EQU  H'0003'
+NCO1ACC12        EQU  H'0004'
+NCO1ACC13        EQU  H'0005'
+NCO1ACC14        EQU  H'0006'
+NCO1ACC15        EQU  H'0007'
+
+ACC8             EQU  H'0000'
+ACC9             EQU  H'0001'
+ACC10            EQU  H'0002'
+ACC11            EQU  H'0003'
+ACC12            EQU  H'0004'
+ACC13            EQU  H'0005'
+ACC14            EQU  H'0006'
+ACC15            EQU  H'0007'
+
+
+
+;----- NCO1ACCU Bits -----------------------------------------------------
+NCO1ACC16        EQU  H'0000'
+NCO1ACC17        EQU  H'0001'
+NCO1ACC18        EQU  H'0002'
+NCO1ACC19        EQU  H'0003'
+NCO1ACC20        EQU  H'0004'
+NCO1ACC21        EQU  H'0005'
+NCO1ACC22        EQU  H'0006'
+NCO1ACC23        EQU  H'0007'
+
+ACC16            EQU  H'0000'
+ACC17            EQU  H'0001'
+ACC18            EQU  H'0002'
+ACC19            EQU  H'0003'
+ACC20            EQU  H'0004'
+ACC21            EQU  H'0005'
+ACC22            EQU  H'0006'
+ACC23            EQU  H'0007'
+
+
+
+;----- NCO1INCL Bits -----------------------------------------------------
+NCO1INC0         EQU  H'0000'
+NCO1INC1         EQU  H'0001'
+NCO1INC2         EQU  H'0002'
+NCO1INC3         EQU  H'0003'
+NCO1INC4         EQU  H'0004'
+NCO1INC5         EQU  H'0005'
+NCO1INC6         EQU  H'0006'
+NCO1INC7         EQU  H'0007'
+
+INC0             EQU  H'0000'
+INC1             EQU  H'0001'
+INC2             EQU  H'0002'
+INC3             EQU  H'0003'
+INC4             EQU  H'0004'
+INC5             EQU  H'0005'
+INC6             EQU  H'0006'
+INC7             EQU  H'0007'
+
+
+
+;----- NCO1INCH Bits -----------------------------------------------------
+NCO1INC8         EQU  H'0000'
+NCO1INC9         EQU  H'0001'
+NCO1INC10        EQU  H'0002'
+NCO1INC11        EQU  H'0003'
+NCO1INC12        EQU  H'0004'
+NCO1INC13        EQU  H'0005'
+NCO1INC14        EQU  H'0006'
+NCO1INC15        EQU  H'0007'
+
+INC8             EQU  H'0000'
+INC9             EQU  H'0001'
+INC10            EQU  H'0002'
+INC11            EQU  H'0003'
+INC12            EQU  H'0004'
+INC13            EQU  H'0005'
+INC14            EQU  H'0006'
+INC15            EQU  H'0007'
+
+
+
+;----- NCO1INCU Bits -----------------------------------------------------
+NCO1INC16        EQU  H'0000'
+NCO1INC17        EQU  H'0001'
+NCO1INC18        EQU  H'0002'
+NCO1INC19        EQU  H'0003'
+NCO1INC20        EQU  H'0004'
+NCO1INC21        EQU  H'0005'
+NCO1INC22        EQU  H'0006'
+NCO1INC23        EQU  H'0007'
+
+INC16            EQU  H'0000'
+INC17            EQU  H'0001'
+INC18            EQU  H'0002'
+INC19            EQU  H'0003'
+INC20            EQU  H'0004'
+INC21            EQU  H'0005'
+INC22            EQU  H'0006'
+INC23            EQU  H'0007'
+
+
+
+;----- NCO1CON Bits -----------------------------------------------------
+PFM              EQU  H'0000'
+POL_NCO1CON      EQU  H'0004'
+OUT_NCO1CON      EQU  H'0005'
+EN               EQU  H'0007'
+
+NCO1PFM          EQU  H'0000'
+NCO1POL          EQU  H'0004'
+NCO1OUT          EQU  H'0005'
+NCO1EN           EQU  H'0007'
+
+
+;----- NCO1CLK Bits -----------------------------------------------------
+CKS0             EQU  H'0000'
+CKS1             EQU  H'0001'
+CKS2             EQU  H'0002'
+CKS3             EQU  H'0003'
+PWS0             EQU  H'0005'
+PWS1             EQU  H'0006'
+PWS2             EQU  H'0007'
+
+
+NCO1CKS0         EQU  H'0000'
+NCO1CKS1         EQU  H'0001'
+NCO1CKS2         EQU  H'0002'
+NCO1CKS3         EQU  H'0003'
+NCO1PWS0         EQU  H'0005'
+NCO1PWS1         EQU  H'0006'
+NCO1PWS2         EQU  H'0007'
+
+
+;----- CWG3CLK Bits -----------------------------------------------------
+CS_CWG3CLK       EQU  H'0000'
+
+CWG3CS           EQU  H'0000'
+
+
+;----- CWG3CLKCON Bits -----------------------------------------------------
+CS_CWG3CLKCON    EQU  H'0000'
+
+CWG3CS           EQU  H'0000'
+
+
+;----- CWG3ISM Bits -----------------------------------------------------
+CWG3ISM0         EQU  H'0000'
+CWG3ISM1         EQU  H'0001'
+CWG3ISM2         EQU  H'0002'
+CWG3ISM3         EQU  H'0003'
+
+
+;----- CWG3DBR Bits -----------------------------------------------------
+DBR0             EQU  H'0000'
+DBR1             EQU  H'0001'
+DBR2             EQU  H'0002'
+DBR3             EQU  H'0003'
+DBR4             EQU  H'0004'
+DBR5             EQU  H'0005'
+
+
+CWG3DBR0         EQU  H'0000'
+CWG3DBR1         EQU  H'0001'
+CWG3DBR2         EQU  H'0002'
+CWG3DBR3         EQU  H'0003'
+CWG3DBR4         EQU  H'0004'
+CWG3DBR5         EQU  H'0005'
+
+
+;----- CWG3DBF Bits -----------------------------------------------------
+DBF0             EQU  H'0000'
+DBF1             EQU  H'0001'
+DBF2             EQU  H'0002'
+DBF3             EQU  H'0003'
+DBF4             EQU  H'0004'
+DBF5             EQU  H'0005'
+
+
+CWG3DBF0         EQU  H'0000'
+CWG3DBF1         EQU  H'0001'
+CWG3DBF2         EQU  H'0002'
+CWG3DBF3         EQU  H'0003'
+CWG3DBF4         EQU  H'0004'
+CWG3DBF5         EQU  H'0005'
+
+
+;----- CWG3CON0 Bits -----------------------------------------------------
+LD               EQU  H'0006'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+G3EN             EQU  H'0007'
+
+CWG3LD           EQU  H'0006'
+CWG3EN           EQU  H'0007'
+
+CWG3MODE0        EQU  H'0000'
+CWG3MODE1        EQU  H'0001'
+CWG3MODE2        EQU  H'0002'
+
+
+;----- CWG3CON1 Bits -----------------------------------------------------
+POLA             EQU  H'0000'
+POLB             EQU  H'0001'
+POLC             EQU  H'0002'
+POLD             EQU  H'0003'
+IN               EQU  H'0005'
+
+CWG3POLA         EQU  H'0000'
+CWG3POLB         EQU  H'0001'
+CWG3POLC         EQU  H'0002'
+CWG3POLD         EQU  H'0003'
+CWG3IN           EQU  H'0005'
+
+
+;----- CWG3AS0 Bits -----------------------------------------------------
+REN              EQU  H'0006'
+SHUTDOWN         EQU  H'0007'
+
+LSAC0            EQU  H'0002'
+LSAC1            EQU  H'0003'
+LSBD0            EQU  H'0004'
+LSBD1            EQU  H'0005'
+
+CWG3REN          EQU  H'0006'
+CWG3SHUTDOWN     EQU  H'0007'
+
+CWG3LSAC0        EQU  H'0002'
+CWG3LSAC1        EQU  H'0003'
+CWG3LSBD0        EQU  H'0004'
+CWG3LSBD1        EQU  H'0005'
+
+
+;----- CWG3AS1 Bits -----------------------------------------------------
+AS0E             EQU  H'0000'
+AS1E             EQU  H'0001'
+AS2E             EQU  H'0002'
+AS3E             EQU  H'0003'
+AS4E             EQU  H'0004'
+AS5E             EQU  H'0005'
+AS6E             EQU  H'0006'
+
+
+;----- CWG3STR Bits -----------------------------------------------------
+STRA             EQU  H'0000'
+STRB             EQU  H'0001'
+STRC             EQU  H'0002'
+STRD             EQU  H'0003'
+OVRA             EQU  H'0004'
+OVRB             EQU  H'0005'
+OVRC             EQU  H'0006'
+OVRD             EQU  H'0007'
+
+CWG3STRA         EQU  H'0000'
+CWG3STRB         EQU  H'0001'
+CWG3STRC         EQU  H'0002'
+CWG3STRD         EQU  H'0003'
+CWG3OVRA         EQU  H'0004'
+CWG3OVRB         EQU  H'0005'
+CWG3OVRC         EQU  H'0006'
+CWG3OVRD         EQU  H'0007'
+
+
+;----- CWG2CLK Bits -----------------------------------------------------
+CS_CWG2CLK       EQU  H'0000'
+
+CWG2CS           EQU  H'0000'
+
+
+;----- CWG2CLKCON Bits -----------------------------------------------------
+CS_CWG2CLKCON    EQU  H'0000'
+
+CWG2CS           EQU  H'0000'
+
+
+;----- CWG2ISM Bits -----------------------------------------------------
+CWG2ISM0         EQU  H'0000'
+CWG2ISM1         EQU  H'0001'
+CWG2ISM2         EQU  H'0002'
+CWG2ISM3         EQU  H'0003'
+
+
+;----- CWG2DBR Bits -----------------------------------------------------
+DBR0             EQU  H'0000'
+DBR1             EQU  H'0001'
+DBR2             EQU  H'0002'
+DBR3             EQU  H'0003'
+DBR4             EQU  H'0004'
+DBR5             EQU  H'0005'
+
+
+CWG2DBR0         EQU  H'0000'
+CWG2DBR1         EQU  H'0001'
+CWG2DBR2         EQU  H'0002'
+CWG2DBR3         EQU  H'0003'
+CWG2DBR4         EQU  H'0004'
+CWG2DBR5         EQU  H'0005'
+
+
+;----- CWG2DBF Bits -----------------------------------------------------
+DBF0             EQU  H'0000'
+DBF1             EQU  H'0001'
+DBF2             EQU  H'0002'
+DBF3             EQU  H'0003'
+DBF4             EQU  H'0004'
+DBF5             EQU  H'0005'
+
+
+CWG2DBF0         EQU  H'0000'
+CWG2DBF1         EQU  H'0001'
+CWG2DBF2         EQU  H'0002'
+CWG2DBF3         EQU  H'0003'
+CWG2DBF4         EQU  H'0004'
+CWG2DBF5         EQU  H'0005'
+
+
+;----- CWG2CON0 Bits -----------------------------------------------------
+LD               EQU  H'0006'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+G2EN             EQU  H'0007'
+
+CWG2LD           EQU  H'0006'
+CWG2EN           EQU  H'0007'
+
+CWG2MODE0        EQU  H'0000'
+CWG2MODE1        EQU  H'0001'
+CWG2MODE2        EQU  H'0002'
+
+
+;----- CWG2CON1 Bits -----------------------------------------------------
+POLA             EQU  H'0000'
+POLB             EQU  H'0001'
+POLC             EQU  H'0002'
+POLD             EQU  H'0003'
+IN               EQU  H'0005'
+
+CWG2POLA         EQU  H'0000'
+CWG2POLB         EQU  H'0001'
+CWG2POLC         EQU  H'0002'
+CWG2POLD         EQU  H'0003'
+CWG2IN           EQU  H'0005'
+
+
+;----- CWG2AS0 Bits -----------------------------------------------------
+REN              EQU  H'0006'
+SHUTDOWN         EQU  H'0007'
+
+LSAC0            EQU  H'0002'
+LSAC1            EQU  H'0003'
+LSBD0            EQU  H'0004'
+LSBD1            EQU  H'0005'
+
+CWG2REN          EQU  H'0006'
+CWG2SHUTDOWN     EQU  H'0007'
+
+CWG2LSAC0        EQU  H'0002'
+CWG2LSAC1        EQU  H'0003'
+CWG2LSBD0        EQU  H'0004'
+CWG2LSBD1        EQU  H'0005'
+
+
+;----- CWG2AS1 Bits -----------------------------------------------------
+AS0E             EQU  H'0000'
+AS1E             EQU  H'0001'
+AS2E             EQU  H'0002'
+AS3E             EQU  H'0003'
+AS4E             EQU  H'0004'
+AS5E             EQU  H'0005'
+AS6E             EQU  H'0006'
+
+
+;----- CWG2STR Bits -----------------------------------------------------
+STRA             EQU  H'0000'
+STRB             EQU  H'0001'
+STRC             EQU  H'0002'
+STRD             EQU  H'0003'
+OVRA             EQU  H'0004'
+OVRB             EQU  H'0005'
+OVRC             EQU  H'0006'
+OVRD             EQU  H'0007'
+
+CWG2STRA         EQU  H'0000'
+CWG2STRB         EQU  H'0001'
+CWG2STRC         EQU  H'0002'
+CWG2STRD         EQU  H'0003'
+CWG2OVRA         EQU  H'0004'
+CWG2OVRB         EQU  H'0005'
+CWG2OVRC         EQU  H'0006'
+CWG2OVRD         EQU  H'0007'
+
+
+;----- CWG1CLK Bits -----------------------------------------------------
+CS_CWG1CLK       EQU  H'0000'
+
+CWG1CS           EQU  H'0000'
+
+
+;----- CWG1CLKCON Bits -----------------------------------------------------
+CS_CWG1CLKCON    EQU  H'0000'
+
+CWG1CS           EQU  H'0000'
+
+
+;----- CWG1ISM Bits -----------------------------------------------------
+CWG1ISM0         EQU  H'0000'
+CWG1ISM1         EQU  H'0001'
+CWG1ISM2         EQU  H'0002'
+CWG1ISM3         EQU  H'0003'
+
+
+;----- CWG1DBR Bits -----------------------------------------------------
+DBR0             EQU  H'0000'
+DBR1             EQU  H'0001'
+DBR2             EQU  H'0002'
+DBR3             EQU  H'0003'
+DBR4             EQU  H'0004'
+DBR5             EQU  H'0005'
+
+
+CWG1DBR0         EQU  H'0000'
+CWG1DBR1         EQU  H'0001'
+CWG1DBR2         EQU  H'0002'
+CWG1DBR3         EQU  H'0003'
+CWG1DBR4         EQU  H'0004'
+CWG1DBR5         EQU  H'0005'
+
+
+;----- CWG1DBF Bits -----------------------------------------------------
+DBF0             EQU  H'0000'
+DBF1             EQU  H'0001'
+DBF2             EQU  H'0002'
+DBF3             EQU  H'0003'
+DBF4             EQU  H'0004'
+DBF5             EQU  H'0005'
+
+
+CWG1DBF0         EQU  H'0000'
+CWG1DBF1         EQU  H'0001'
+CWG1DBF2         EQU  H'0002'
+CWG1DBF3         EQU  H'0003'
+CWG1DBF4         EQU  H'0004'
+CWG1DBF5         EQU  H'0005'
+
+
+;----- CWG1CON0 Bits -----------------------------------------------------
+LD               EQU  H'0006'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+G1EN             EQU  H'0007'
+
+CWG1LD           EQU  H'0006'
+CWG1EN           EQU  H'0007'
+
+CWG1MODE0        EQU  H'0000'
+CWG1MODE1        EQU  H'0001'
+CWG1MODE2        EQU  H'0002'
+
+
+;----- CWG1CON1 Bits -----------------------------------------------------
+POLA             EQU  H'0000'
+POLB             EQU  H'0001'
+POLC             EQU  H'0002'
+POLD             EQU  H'0003'
+IN               EQU  H'0005'
+
+CWG1POLA         EQU  H'0000'
+CWG1POLB         EQU  H'0001'
+CWG1POLC         EQU  H'0002'
+CWG1POLD         EQU  H'0003'
+CWG1IN           EQU  H'0005'
+
+
+;----- CWG1AS0 Bits -----------------------------------------------------
+REN              EQU  H'0006'
+SHUTDOWN         EQU  H'0007'
+
+LSAC0            EQU  H'0002'
+LSAC1            EQU  H'0003'
+LSBD0            EQU  H'0004'
+LSBD1            EQU  H'0005'
+
+CWG1REN          EQU  H'0006'
+CWG1SHUTDOWN     EQU  H'0007'
+
+CWG1LSAC0        EQU  H'0002'
+CWG1LSAC1        EQU  H'0003'
+CWG1LSBD0        EQU  H'0004'
+CWG1LSBD1        EQU  H'0005'
+
+
+;----- CWG1AS1 Bits -----------------------------------------------------
+AS0E             EQU  H'0000'
+AS1E             EQU  H'0001'
+AS2E             EQU  H'0002'
+AS3E             EQU  H'0003'
+AS4E             EQU  H'0004'
+AS5E             EQU  H'0005'
+AS6E             EQU  H'0006'
+
+
+;----- CWG1STR Bits -----------------------------------------------------
+STRA             EQU  H'0000'
+STRB             EQU  H'0001'
+STRC             EQU  H'0002'
+STRD             EQU  H'0003'
+OVRA             EQU  H'0004'
+OVRB             EQU  H'0005'
+OVRC             EQU  H'0006'
+OVRD             EQU  H'0007'
+
+CWG1STRA         EQU  H'0000'
+CWG1STRB         EQU  H'0001'
+CWG1STRC         EQU  H'0002'
+CWG1STRD         EQU  H'0003'
+CWG1OVRA         EQU  H'0004'
+CWG1OVRB         EQU  H'0005'
+CWG1OVRC         EQU  H'0006'
+CWG1OVRD         EQU  H'0007'
+
+
+;----- CCPTMRS0 Bits -----------------------------------------------------
+C1TSEL0          EQU  H'0000'
+C1TSEL1          EQU  H'0001'
+C2TSEL0          EQU  H'0002'
+C2TSEL1          EQU  H'0003'
+C3TSEL0          EQU  H'0004'
+C3TSEL1          EQU  H'0005'
+C4TSEL0          EQU  H'0006'
+C4TSEL1          EQU  H'0007'
+
+
+;----- CCPTMRS1 Bits -----------------------------------------------------
+P5TSEL0          EQU  H'0000'
+P5TSEL1          EQU  H'0001'
+P6TSEL0          EQU  H'0002'
+P6TSEL1          EQU  H'0003'
+P7TSEL0          EQU  H'0004'
+P7TSEL1          EQU  H'0005'
+P8TSEL0          EQU  H'0006'
+P8TSEL1          EQU  H'0007'
+
+
+;----- PWM8DCL Bits -----------------------------------------------------
+DC0              EQU  H'0006'
+DC1              EQU  H'0007'
+
+PWM8DC0          EQU  H'0006'
+PWM8DC1          EQU  H'0007'
+
+PWMPW0           EQU  H'0006'
+PWMPW1           EQU  H'0007'
+
+
+;----- PWM8DCH Bits -----------------------------------------------------
+DC2              EQU  H'0000'
+DC3              EQU  H'0001'
+DC4              EQU  H'0002'
+DC5              EQU  H'0003'
+DC6              EQU  H'0004'
+DC7              EQU  H'0005'
+DC8              EQU  H'0006'
+DC9              EQU  H'0007'
+
+PWM8DC2          EQU  H'0000'
+PWM8DC3          EQU  H'0001'
+PWM8DC4          EQU  H'0002'
+PWM8DC5          EQU  H'0003'
+PWM8DC6          EQU  H'0004'
+PWM8DC7          EQU  H'0005'
+PWM8DC8          EQU  H'0006'
+PWM8DC9          EQU  H'0007'
+
+PWMPW2           EQU  H'0000'
+PWMPW3           EQU  H'0001'
+PWMPW4           EQU  H'0002'
+PWMPW5           EQU  H'0003'
+PWMPW6           EQU  H'0004'
+PWMPW7           EQU  H'0005'
+PWMPW8           EQU  H'0006'
+PWMPW9           EQU  H'0007'
+
+
+;----- PWM8CON Bits -----------------------------------------------------
+POL_PWM8CON      EQU  H'0004'
+OUT_PWM8CON      EQU  H'0005'
+EN               EQU  H'0007'
+
+PWM8POL          EQU  H'0004'
+PWM8OUT          EQU  H'0005'
+PWM8EN           EQU  H'0007'
+
+
+;----- PWM7DCL Bits -----------------------------------------------------
+DC0              EQU  H'0006'
+DC1              EQU  H'0007'
+
+PWM7DC0          EQU  H'0006'
+PWM7DC1          EQU  H'0007'
+
+PWMPW0           EQU  H'0006'
+PWMPW1           EQU  H'0007'
+
+
+;----- PWM7DCH Bits -----------------------------------------------------
+DC2              EQU  H'0000'
+DC3              EQU  H'0001'
+DC4              EQU  H'0002'
+DC5              EQU  H'0003'
+DC6              EQU  H'0004'
+DC7              EQU  H'0005'
+DC8              EQU  H'0006'
+DC9              EQU  H'0007'
+
+PWM7DC2          EQU  H'0000'
+PWM7DC3          EQU  H'0001'
+PWM7DC4          EQU  H'0002'
+PWM7DC5          EQU  H'0003'
+PWM7DC6          EQU  H'0004'
+PWM7DC7          EQU  H'0005'
+PWM7DC8          EQU  H'0006'
+PWM7DC9          EQU  H'0007'
+
+PWMPW2           EQU  H'0000'
+PWMPW3           EQU  H'0001'
+PWMPW4           EQU  H'0002'
+PWMPW5           EQU  H'0003'
+PWMPW6           EQU  H'0004'
+PWMPW7           EQU  H'0005'
+PWMPW8           EQU  H'0006'
+PWMPW9           EQU  H'0007'
+
+
+;----- PWM7CON Bits -----------------------------------------------------
+POL_PWM7CON      EQU  H'0004'
+OUT_PWM7CON      EQU  H'0005'
+EN               EQU  H'0007'
+
+PWM7POL          EQU  H'0004'
+PWM7OUT          EQU  H'0005'
+PWM7EN           EQU  H'0007'
+
+
+;----- PWM6DCL Bits -----------------------------------------------------
+DC0              EQU  H'0006'
+DC1              EQU  H'0007'
+
+PWM6DC0          EQU  H'0006'
+PWM6DC1          EQU  H'0007'
+
+PWMPW0           EQU  H'0006'
+PWMPW1           EQU  H'0007'
+
+
+;----- PWM6DCH Bits -----------------------------------------------------
+DC2              EQU  H'0000'
+DC3              EQU  H'0001'
+DC4              EQU  H'0002'
+DC5              EQU  H'0003'
+DC6              EQU  H'0004'
+DC7              EQU  H'0005'
+DC8              EQU  H'0006'
+DC9              EQU  H'0007'
+
+PWM6DC2          EQU  H'0000'
+PWM6DC3          EQU  H'0001'
+PWM6DC4          EQU  H'0002'
+PWM6DC5          EQU  H'0003'
+PWM6DC6          EQU  H'0004'
+PWM6DC7          EQU  H'0005'
+PWM6DC8          EQU  H'0006'
+PWM6DC9          EQU  H'0007'
+
+PWMPW2           EQU  H'0000'
+PWMPW3           EQU  H'0001'
+PWMPW4           EQU  H'0002'
+PWMPW5           EQU  H'0003'
+PWMPW6           EQU  H'0004'
+PWMPW7           EQU  H'0005'
+PWMPW8           EQU  H'0006'
+PWMPW9           EQU  H'0007'
+
+
+;----- PWM6CON Bits -----------------------------------------------------
+POL_PWM6CON      EQU  H'0004'
+OUT_PWM6CON      EQU  H'0005'
+EN               EQU  H'0007'
+
+PWM6POL          EQU  H'0004'
+PWM6OUT          EQU  H'0005'
+PWM6EN           EQU  H'0007'
+
+
+;----- PWM5DCL Bits -----------------------------------------------------
+DC0              EQU  H'0006'
+DC1              EQU  H'0007'
+
+PWM5DC0          EQU  H'0006'
+PWM5DC1          EQU  H'0007'
+
+PWMPW0           EQU  H'0006'
+PWMPW1           EQU  H'0007'
+
+
+;----- PWM5DCH Bits -----------------------------------------------------
+DC2              EQU  H'0000'
+DC3              EQU  H'0001'
+DC4              EQU  H'0002'
+DC5              EQU  H'0003'
+DC6              EQU  H'0004'
+DC7              EQU  H'0005'
+DC8              EQU  H'0006'
+DC9              EQU  H'0007'
+
+PWM5DC2          EQU  H'0000'
+PWM5DC3          EQU  H'0001'
+PWM5DC4          EQU  H'0002'
+PWM5DC5          EQU  H'0003'
+PWM5DC6          EQU  H'0004'
+PWM5DC7          EQU  H'0005'
+PWM5DC8          EQU  H'0006'
+PWM5DC9          EQU  H'0007'
+
+PWMPW2           EQU  H'0000'
+PWMPW3           EQU  H'0001'
+PWMPW4           EQU  H'0002'
+PWMPW5           EQU  H'0003'
+PWMPW6           EQU  H'0004'
+PWMPW7           EQU  H'0005'
+PWMPW8           EQU  H'0006'
+PWMPW9           EQU  H'0007'
+
+
+;----- PWM5CON Bits -----------------------------------------------------
+POL_PWM5CON      EQU  H'0004'
+OUT_PWM5CON      EQU  H'0005'
+EN               EQU  H'0007'
+
+PWM5POL          EQU  H'0004'
+PWM5OUT          EQU  H'0005'
+PWM5EN           EQU  H'0007'
+
+
+;----- CCP4CON Bits -----------------------------------------------------
+FMT              EQU  H'0004'
+OUT_CCP4CON      EQU  H'0005'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+MODE3            EQU  H'0003'
+
+CCP4FMT          EQU  H'0004'
+CCP4OUT          EQU  H'0005'
+CCP4EN           EQU  H'0007'
+
+CCP4MODE0        EQU  H'0000'
+CCP4MODE1        EQU  H'0001'
+CCP4MODE2        EQU  H'0002'
+CCP4MODE3        EQU  H'0003'
+
+
+;----- CCP4CAP Bits -----------------------------------------------------
+CTS0             EQU  H'0000'
+CTS1             EQU  H'0001'
+CTS2             EQU  H'0002'
+CTS3             EQU  H'0003'
+
+
+CCP4CTS0         EQU  H'0000'
+CCP4CTS1         EQU  H'0001'
+CCP4CTS2         EQU  H'0002'
+CCP4CTS3         EQU  H'0003'
+
+
+;----- CCP3CON Bits -----------------------------------------------------
+FMT              EQU  H'0004'
+OUT_CCP3CON      EQU  H'0005'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+MODE3            EQU  H'0003'
+
+CCP3FMT          EQU  H'0004'
+CCP3OUT          EQU  H'0005'
+CCP3EN           EQU  H'0007'
+
+CCP3MODE0        EQU  H'0000'
+CCP3MODE1        EQU  H'0001'
+CCP3MODE2        EQU  H'0002'
+CCP3MODE3        EQU  H'0003'
+
+
+;----- CCP3CAP Bits -----------------------------------------------------
+CTS0             EQU  H'0000'
+CTS1             EQU  H'0001'
+CTS2             EQU  H'0002'
+CTS3             EQU  H'0003'
+
+
+CCP3CTS0         EQU  H'0000'
+CCP3CTS1         EQU  H'0001'
+CCP3CTS2         EQU  H'0002'
+CCP3CTS3         EQU  H'0003'
+
+
+;----- CCP2CON Bits -----------------------------------------------------
+FMT              EQU  H'0004'
+OUT_CCP2CON      EQU  H'0005'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+MODE3            EQU  H'0003'
+
+CCP2FMT          EQU  H'0004'
+CCP2OUT          EQU  H'0005'
+CCP2EN           EQU  H'0007'
+
+CCP2MODE0        EQU  H'0000'
+CCP2MODE1        EQU  H'0001'
+CCP2MODE2        EQU  H'0002'
+CCP2MODE3        EQU  H'0003'
+
+
+;----- CCP2CAP Bits -----------------------------------------------------
+CTS0             EQU  H'0000'
+CTS1             EQU  H'0001'
+CTS2             EQU  H'0002'
+CTS3             EQU  H'0003'
+
+
+CCP2CTS0         EQU  H'0000'
+CCP2CTS1         EQU  H'0001'
+CCP2CTS2         EQU  H'0002'
+CCP2CTS3         EQU  H'0003'
+
+
+;----- CCP1CON Bits -----------------------------------------------------
+FMT              EQU  H'0004'
+OUT_CCP1CON      EQU  H'0005'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+MODE3            EQU  H'0003'
+
+CCP1FMT          EQU  H'0004'
+CCP1OUT          EQU  H'0005'
+CCP1EN           EQU  H'0007'
+
+CCP1MODE0        EQU  H'0000'
+CCP1MODE1        EQU  H'0001'
+CCP1MODE2        EQU  H'0002'
+CCP1MODE3        EQU  H'0003'
+
+
+;----- CCP1CAP Bits -----------------------------------------------------
+CTS0             EQU  H'0000'
+CTS1             EQU  H'0001'
+CTS2             EQU  H'0002'
+CTS3             EQU  H'0003'
+
+
+CCP1CTS0         EQU  H'0000'
+CCP1CTS1         EQU  H'0001'
+CCP1CTS2         EQU  H'0002'
+CCP1CTS3         EQU  H'0003'
+
+
+;----- RXB0CON Bits -----------------------------------------------------
+FILHIT0          EQU  H'0000'
+JTOFF_FILHIT1    EQU  H'0001'
+RB0DBEN_FILHIT2  EQU  H'0002'
+RXRTRRO_FILHIT3  EQU  H'0003'
+FILHIT4          EQU  H'0004'
+RXM0_RTRRO       EQU  H'0005'
+RXM1             EQU  H'0006'
+RXFUL            EQU  H'0007'
+
+RTRRO            EQU  H'0005'
+
+FILHIT1          EQU  H'0001'
+FILHIT2          EQU  H'0002'
+FILHIT3          EQU  H'0003'
+RXM0             EQU  H'0005'
+
+JTOFF            EQU  H'0001'
+RB0DBEN          EQU  H'0002'
+RXRTRRO_RXB0CON  EQU  H'0003'
+
+
+;----- RXB0SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXB0SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXID             EQU  H'0003'
+SRR              EQU  H'0004'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXB0EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXB0EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXB0DLC Bits -----------------------------------------------------
+RXRTR            EQU  H'0006'
+
+DLC0             EQU  H'0000'
+DLC1             EQU  H'0001'
+DLC2             EQU  H'0002'
+DLC3             EQU  H'0003'
+RB0_RXB0DLC      EQU  H'0004'
+RB1_RXB0DLC      EQU  H'0005'
+
+RXB0DLC0         EQU  H'0000'
+RXB0DLC1         EQU  H'0001'
+RXB0DLC2         EQU  H'0002'
+RXB0DLC3         EQU  H'0003'
+RXB0RB0          EQU  H'0004'
+RXB0RB1          EQU  H'0005'
+RXB0RTR          EQU  H'0006'
+
+
+;----- RXB0D0 Bits -----------------------------------------------------
+RXB0D00          EQU  H'0000'
+RXB0D01          EQU  H'0001'
+RXB0D02          EQU  H'0002'
+RXB0D03          EQU  H'0003'
+RXB0D04          EQU  H'0004'
+RXB0D05          EQU  H'0005'
+RXB0D06          EQU  H'0006'
+RXB0D07          EQU  H'0007'
+
+
+;----- RXB0D1 Bits -----------------------------------------------------
+RXB0D10          EQU  H'0000'
+RXB0D11          EQU  H'0001'
+RXB0D12          EQU  H'0002'
+RXB0D13          EQU  H'0003'
+RXB0D14          EQU  H'0004'
+RXB0D15          EQU  H'0005'
+RXB0D16          EQU  H'0006'
+RXB0D17          EQU  H'0007'
+
+
+;----- RXB0D2 Bits -----------------------------------------------------
+RXB0D20          EQU  H'0000'
+RXB0D21          EQU  H'0001'
+RXB0D22          EQU  H'0002'
+RXB0D23          EQU  H'0003'
+RXB0D24          EQU  H'0004'
+RXB0D25          EQU  H'0005'
+RXB0D26          EQU  H'0006'
+RXB0D27          EQU  H'0007'
+
+
+;----- RXB0D3 Bits -----------------------------------------------------
+RXB0D30          EQU  H'0000'
+RXB0D31          EQU  H'0001'
+RXB0D32          EQU  H'0002'
+RXB0D33          EQU  H'0003'
+RXB0D34          EQU  H'0004'
+RXB0D35          EQU  H'0005'
+RXB0D36          EQU  H'0006'
+RXB0D37          EQU  H'0007'
+
+
+;----- RXB0D4 Bits -----------------------------------------------------
+RXB0D40          EQU  H'0000'
+RXB0D41          EQU  H'0001'
+RXB0D42          EQU  H'0002'
+RXB0D43          EQU  H'0003'
+RXB0D44          EQU  H'0004'
+RXB0D45          EQU  H'0005'
+RXB0D46          EQU  H'0006'
+RXB0D47          EQU  H'0007'
+
+
+;----- RXB0D5 Bits -----------------------------------------------------
+RXB0D50          EQU  H'0000'
+RXB0D51          EQU  H'0001'
+RXB0D52          EQU  H'0002'
+RXB0D53          EQU  H'0003'
+RXB0D54          EQU  H'0004'
+RXB0D55          EQU  H'0005'
+RXB0D56          EQU  H'0006'
+RXB0D57          EQU  H'0007'
+
+
+;----- RXB0D6 Bits -----------------------------------------------------
+RXB0D60          EQU  H'0000'
+RXB0D61          EQU  H'0001'
+RXB0D62          EQU  H'0002'
+RXB0D63          EQU  H'0003'
+RXB0D64          EQU  H'0004'
+RXB0D65          EQU  H'0005'
+RXB0D66          EQU  H'0006'
+RXB0D67          EQU  H'0007'
+
+
+;----- RXB0D7 Bits -----------------------------------------------------
+RXB0D70          EQU  H'0000'
+RXB0D71          EQU  H'0001'
+RXB0D72          EQU  H'0002'
+RXB0D73          EQU  H'0003'
+RXB0D74          EQU  H'0004'
+RXB0D75          EQU  H'0005'
+RXB0D76          EQU  H'0006'
+RXB0D77          EQU  H'0007'
+
+
+;----- CANSTAT Bits -----------------------------------------------------
+EICODE0          EQU  H'0000'
+EICODE1_ICODE0   EQU  H'0001'
+EICODE2_ICODE1   EQU  H'0002'
+EICODE3_ICODE2   EQU  H'0003'
+EICODE4          EQU  H'0004'
+
+
+EICODE1          EQU  H'0001'
+EICODE2          EQU  H'0002'
+EICODE3          EQU  H'0003'
+OPMODE0          EQU  H'0005'
+OPMODE1          EQU  H'0006'
+OPMODE2          EQU  H'0007'
+
+
+ICODE0           EQU  H'0001'
+ICODE1           EQU  H'0002'
+ICODE2           EQU  H'0003'
+
+
+;----- CANCON Bits -----------------------------------------------------
+FP0              EQU  H'0000'
+WIN0_FP1         EQU  H'0001'
+WIN1_FP2         EQU  H'0002'
+WIN2_FP3         EQU  H'0003'
+ABAT             EQU  H'0004'
+
+
+WIN0             EQU  H'0001'
+WIN1             EQU  H'0002'
+WIN2             EQU  H'0003'
+REQOP0           EQU  H'0005'
+REQOP1           EQU  H'0006'
+REQOP2           EQU  H'0007'
+
+
+FP1              EQU  H'0001'
+FP2              EQU  H'0002'
+FP3              EQU  H'0003'
+
+
+;----- COMSTAT Bits -----------------------------------------------------
+EWARN            EQU  H'0000'
+RXWARN           EQU  H'0001'
+TXWARN           EQU  H'0002'
+RXBP             EQU  H'0003'
+TXBP             EQU  H'0004'
+TXBO             EQU  H'0005'
+RXB1OVFL         EQU  H'0006'
+RXB0OVFL         EQU  H'0007'
+
+NOT_FIFOEMPTY    EQU  H'0007'
+
+RXBNOVFL         EQU  H'0006'
+FIFOEMPTY        EQU  H'0007'
+
+
+;----- ECANCON Bits -----------------------------------------------------
+FIFOWM           EQU  H'0005'
+
+EWIN0            EQU  H'0000'
+EWIN1            EQU  H'0001'
+EWIN2            EQU  H'0002'
+EWIN3            EQU  H'0003'
+EWIN4            EQU  H'0004'
+MDSEL0           EQU  H'0006'
+MDSEL1           EQU  H'0007'
+
+
+;----- T6CON Bits -----------------------------------------------------
+ON_T6CON         EQU  H'0007'
+
+T6ON             EQU  H'0007'
+
+T6OUTPS0         EQU  H'0000'
+T6OUTPS1         EQU  H'0001'
+T6OUTPS2         EQU  H'0002'
+T6OUTPS3         EQU  H'0003'
+T6CKPS0          EQU  H'0004'
+T6CKPS1          EQU  H'0005'
+T6CKPS2          EQU  H'0006'
+
+OUTPS0           EQU  H'0000'
+OUTPS1           EQU  H'0001'
+OUTPS2           EQU  H'0002'
+OUTPS3           EQU  H'0003'
+CKPS0_T6CON      EQU  H'0004'
+CKPS1_T6CON      EQU  H'0005'
+CKPS2_T6CON      EQU  H'0006'
+TMR6ON           EQU  H'0007'
+
+
+;----- T6HLT Bits -----------------------------------------------------
+CKSYNC           EQU  H'0005'
+CKPOL            EQU  H'0006'
+PSYNC            EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+MODE3            EQU  H'0003'
+MODE4            EQU  H'0004'
+
+T6CKSYNC         EQU  H'0005'
+T6CKPOL          EQU  H'0006'
+T6PSYNC          EQU  H'0007'
+
+T6MODE0          EQU  H'0000'
+T6MODE1          EQU  H'0001'
+T6MODE2          EQU  H'0002'
+T6MODE3          EQU  H'0003'
+T6MODE4          EQU  H'0004'
+
+
+;----- T6CLK Bits -----------------------------------------------------
+CS0_T6CLK        EQU  H'0000'
+CS1_T6CLK        EQU  H'0001'
+CS2_T6CLK        EQU  H'0002'
+CS3              EQU  H'0003'
+
+
+T6CS0            EQU  H'0000'
+T6CS1            EQU  H'0001'
+T6CS2            EQU  H'0002'
+T6CS3            EQU  H'0003'
+
+
+;----- T6CLKCON Bits -----------------------------------------------------
+CS0_T6CLKCON     EQU  H'0000'
+CS1_T6CLKCON     EQU  H'0001'
+CS2_T6CLKCON     EQU  H'0002'
+CS3              EQU  H'0003'
+
+
+T6CS0            EQU  H'0000'
+T6CS1            EQU  H'0001'
+T6CS2            EQU  H'0002'
+T6CS3            EQU  H'0003'
+
+
+;----- T6RST Bits -----------------------------------------------------
+RSEL0            EQU  H'0000'
+RSEL1            EQU  H'0001'
+RSEL2            EQU  H'0002'
+RSEL3            EQU  H'0003'
+RSEL4            EQU  H'0004'
+
+
+T6RSEL0          EQU  H'0000'
+T6RSEL1          EQU  H'0001'
+T6RSEL2          EQU  H'0002'
+T6RSEL3          EQU  H'0003'
+T6RSEL4          EQU  H'0004'
+
+
+;----- TMR5L Bits -----------------------------------------------------
+TMR5L0           EQU  H'0000'
+TMR5L1           EQU  H'0001'
+TMR5L2           EQU  H'0002'
+TMR5L3           EQU  H'0003'
+TMR5L4           EQU  H'0004'
+TMR5L5           EQU  H'0005'
+TMR5L6           EQU  H'0006'
+TMR5L7           EQU  H'0007'
+
+
+;----- TMR5H Bits -----------------------------------------------------
+TMR5H0           EQU  H'0000'
+TMR5H1           EQU  H'0001'
+TMR5H2           EQU  H'0002'
+TMR5H3           EQU  H'0003'
+TMR5H4           EQU  H'0004'
+TMR5H5           EQU  H'0005'
+TMR5H6           EQU  H'0006'
+TMR5H7           EQU  H'0007'
+
+
+;----- T5CON Bits -----------------------------------------------------
+ON_T5CON         EQU  H'0000'
+RD16             EQU  H'0001'
+NOT_SYNC         EQU  H'0002'
+
+TMR5ON           EQU  H'0000'
+T5RD16           EQU  H'0001'
+NOT_T5SYNC       EQU  H'0002'
+T5CKPS0          EQU  H'0004'
+T5CKPS1          EQU  H'0005'
+
+CKPS0_T5CON      EQU  H'0004'
+CKPS1_T5CON      EQU  H'0005'
+
+
+;----- TMR5CON Bits -----------------------------------------------------
+ON_TMR5CON       EQU  H'0000'
+RD16             EQU  H'0001'
+NOT_SYNC         EQU  H'0002'
+
+TMR5ON           EQU  H'0000'
+T5RD16           EQU  H'0001'
+NOT_T5SYNC       EQU  H'0002'
+T5CKPS0          EQU  H'0004'
+T5CKPS1          EQU  H'0005'
+
+CKPS0_TMR5CON    EQU  H'0004'
+CKPS1_TMR5CON    EQU  H'0005'
+
+
+;----- T5GCON Bits -----------------------------------------------------
+GVAL             EQU  H'0002'
+GGO              EQU  H'0003'
+GSPM             EQU  H'0004'
+GTM              EQU  H'0005'
+GPOL_T5GCON      EQU  H'0006'
+GE               EQU  H'0007'
+
+T5GVAL           EQU  H'0002'
+T5GGO            EQU  H'0003'
+T5GSPM           EQU  H'0004'
+T5GTM            EQU  H'0005'
+T5GPOL           EQU  H'0006'
+T5GE             EQU  H'0007'
+
+NOT_DONE         EQU  H'0003'
+
+NOT_T5DONE       EQU  H'0003'
+
+
+;----- TMR5GCON Bits -----------------------------------------------------
+GVAL             EQU  H'0002'
+GGO              EQU  H'0003'
+GSPM             EQU  H'0004'
+GTM              EQU  H'0005'
+GPOL_TMR5GCON    EQU  H'0006'
+GE               EQU  H'0007'
+
+T5GVAL           EQU  H'0002'
+T5GGO            EQU  H'0003'
+T5GSPM           EQU  H'0004'
+T5GTM            EQU  H'0005'
+T5GPOL           EQU  H'0006'
+T5GE             EQU  H'0007'
+
+NOT_DONE         EQU  H'0003'
+
+NOT_T5DONE       EQU  H'0003'
+
+
+;----- T5GATE Bits -----------------------------------------------------
+GSS0             EQU  H'0000'
+GSS1             EQU  H'0001'
+GSS2             EQU  H'0002'
+GSS3             EQU  H'0003'
+GSS4             EQU  H'0004'
+
+T5GSS0           EQU  H'0000'
+T5GSS1           EQU  H'0001'
+T5GSS2           EQU  H'0002'
+T5GSS3           EQU  H'0003'
+T5GSS4           EQU  H'0004'
+
+
+;----- TMR5GATE Bits -----------------------------------------------------
+GSS0             EQU  H'0000'
+GSS1             EQU  H'0001'
+GSS2             EQU  H'0002'
+GSS3             EQU  H'0003'
+GSS4             EQU  H'0004'
+
+T5GSS0           EQU  H'0000'
+T5GSS1           EQU  H'0001'
+T5GSS2           EQU  H'0002'
+T5GSS3           EQU  H'0003'
+T5GSS4           EQU  H'0004'
+
+
+;----- T5CLK Bits -----------------------------------------------------
+T5CS0            EQU  H'0000'
+T5CS1            EQU  H'0001'
+T5CS2            EQU  H'0002'
+T5CS3            EQU  H'0003'
+T5CS4            EQU  H'0004'
+
+CS0_T5CLK        EQU  H'0000'
+CS1_T5CLK        EQU  H'0001'
+CS2_T5CLK        EQU  H'0002'
+CS3              EQU  H'0003'
+CS4              EQU  H'0004'
+
+
+;----- TMR5CLK Bits -----------------------------------------------------
+T5CS0            EQU  H'0000'
+T5CS1            EQU  H'0001'
+T5CS2            EQU  H'0002'
+T5CS3            EQU  H'0003'
+T5CS4            EQU  H'0004'
+
+CS0_TMR5CLK      EQU  H'0000'
+CS1_TMR5CLK      EQU  H'0001'
+CS2_TMR5CLK      EQU  H'0002'
+CS3              EQU  H'0003'
+CS4              EQU  H'0004'
+
+
+;----- T4CON Bits -----------------------------------------------------
+ON_T4CON         EQU  H'0007'
+
+T4ON             EQU  H'0007'
+
+T4OUTPS0         EQU  H'0000'
+T4OUTPS1         EQU  H'0001'
+T4OUTPS2         EQU  H'0002'
+T4OUTPS3         EQU  H'0003'
+T4CKPS0          EQU  H'0004'
+T4CKPS1          EQU  H'0005'
+T4CKPS2          EQU  H'0006'
+
+OUTPS0           EQU  H'0000'
+OUTPS1           EQU  H'0001'
+OUTPS2           EQU  H'0002'
+OUTPS3           EQU  H'0003'
+CKPS0_T4CON      EQU  H'0004'
+CKPS1_T4CON      EQU  H'0005'
+CKPS2_T4CON      EQU  H'0006'
+TMR4ON           EQU  H'0007'
+
+
+;----- T4HLT Bits -----------------------------------------------------
+CKSYNC           EQU  H'0005'
+CKPOL            EQU  H'0006'
+PSYNC            EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+MODE3            EQU  H'0003'
+MODE4            EQU  H'0004'
+
+T4CKSYNC         EQU  H'0005'
+T4CKPOL          EQU  H'0006'
+T4PSYNC          EQU  H'0007'
+
+T4MODE0          EQU  H'0000'
+T4MODE1          EQU  H'0001'
+T4MODE2          EQU  H'0002'
+T4MODE3          EQU  H'0003'
+T4MODE4          EQU  H'0004'
+
+
+;----- T4CLK Bits -----------------------------------------------------
+CS0_T4CLK        EQU  H'0000'
+CS1_T4CLK        EQU  H'0001'
+CS2_T4CLK        EQU  H'0002'
+CS3              EQU  H'0003'
+
+
+T4CS0            EQU  H'0000'
+T4CS1            EQU  H'0001'
+T4CS2            EQU  H'0002'
+T4CS3            EQU  H'0003'
+
+
+;----- T4CLKCON Bits -----------------------------------------------------
+CS0_T4CLKCON     EQU  H'0000'
+CS1_T4CLKCON     EQU  H'0001'
+CS2_T4CLKCON     EQU  H'0002'
+CS3              EQU  H'0003'
+
+
+T4CS0            EQU  H'0000'
+T4CS1            EQU  H'0001'
+T4CS2            EQU  H'0002'
+T4CS3            EQU  H'0003'
+
+
+;----- T4RST Bits -----------------------------------------------------
+RSEL0            EQU  H'0000'
+RSEL1            EQU  H'0001'
+RSEL2            EQU  H'0002'
+RSEL3            EQU  H'0003'
+RSEL4            EQU  H'0004'
+
+
+T4RSEL0          EQU  H'0000'
+T4RSEL1          EQU  H'0001'
+T4RSEL2          EQU  H'0002'
+T4RSEL3          EQU  H'0003'
+T4RSEL4          EQU  H'0004'
+
+
+;----- TMR3L Bits -----------------------------------------------------
+TMR3L0           EQU  H'0000'
+TMR3L1           EQU  H'0001'
+TMR3L2           EQU  H'0002'
+TMR3L3           EQU  H'0003'
+TMR3L4           EQU  H'0004'
+TMR3L5           EQU  H'0005'
+TMR3L6           EQU  H'0006'
+TMR3L7           EQU  H'0007'
+
+
+;----- TMR3H Bits -----------------------------------------------------
+TMR3H0           EQU  H'0000'
+TMR3H1           EQU  H'0001'
+TMR3H2           EQU  H'0002'
+TMR3H3           EQU  H'0003'
+TMR3H4           EQU  H'0004'
+TMR3H5           EQU  H'0005'
+TMR3H6           EQU  H'0006'
+TMR3H7           EQU  H'0007'
+
+
+;----- T3CON Bits -----------------------------------------------------
+ON_T3CON         EQU  H'0000'
+RD16             EQU  H'0001'
+NOT_SYNC         EQU  H'0002'
+
+TMR3ON           EQU  H'0000'
+T3RD16           EQU  H'0001'
+NOT_T3SYNC       EQU  H'0002'
+T3CKPS0          EQU  H'0004'
+T3CKPS1          EQU  H'0005'
+
+CKPS0_T3CON      EQU  H'0004'
+CKPS1_T3CON      EQU  H'0005'
+
+
+;----- TMR3CON Bits -----------------------------------------------------
+ON_TMR3CON       EQU  H'0000'
+RD16             EQU  H'0001'
+NOT_SYNC         EQU  H'0002'
+
+TMR3ON           EQU  H'0000'
+T3RD16           EQU  H'0001'
+NOT_T3SYNC       EQU  H'0002'
+T3CKPS0          EQU  H'0004'
+T3CKPS1          EQU  H'0005'
+
+CKPS0_TMR3CON    EQU  H'0004'
+CKPS1_TMR3CON    EQU  H'0005'
+
+
+;----- T3GCON Bits -----------------------------------------------------
+GVAL             EQU  H'0002'
+GGO              EQU  H'0003'
+GSPM             EQU  H'0004'
+GTM              EQU  H'0005'
+GPOL_T3GCON      EQU  H'0006'
+GE               EQU  H'0007'
+
+T3GVAL           EQU  H'0002'
+T3GGO            EQU  H'0003'
+T3GSPM           EQU  H'0004'
+T3GTM            EQU  H'0005'
+T3GPOL           EQU  H'0006'
+T3GE             EQU  H'0007'
+
+NOT_DONE         EQU  H'0003'
+
+NOT_T3DONE       EQU  H'0003'
+
+
+;----- TMR3GCON Bits -----------------------------------------------------
+GVAL             EQU  H'0002'
+GGO              EQU  H'0003'
+GSPM             EQU  H'0004'
+GTM              EQU  H'0005'
+GPOL_TMR3GCON    EQU  H'0006'
+GE               EQU  H'0007'
+
+T3GVAL           EQU  H'0002'
+T3GGO            EQU  H'0003'
+T3GSPM           EQU  H'0004'
+T3GTM            EQU  H'0005'
+T3GPOL           EQU  H'0006'
+T3GE             EQU  H'0007'
+
+NOT_DONE         EQU  H'0003'
+
+NOT_T3DONE       EQU  H'0003'
+
+
+;----- T3GATE Bits -----------------------------------------------------
+GSS0             EQU  H'0000'
+GSS1             EQU  H'0001'
+GSS2             EQU  H'0002'
+GSS3             EQU  H'0003'
+GSS4             EQU  H'0004'
+
+T3GSS0           EQU  H'0000'
+T3GSS1           EQU  H'0001'
+T3GSS2           EQU  H'0002'
+T3GSS3           EQU  H'0003'
+T3GSS4           EQU  H'0004'
+
+
+;----- TMR3GATE Bits -----------------------------------------------------
+GSS0             EQU  H'0000'
+GSS1             EQU  H'0001'
+GSS2             EQU  H'0002'
+GSS3             EQU  H'0003'
+GSS4             EQU  H'0004'
+
+T3GSS0           EQU  H'0000'
+T3GSS1           EQU  H'0001'
+T3GSS2           EQU  H'0002'
+T3GSS3           EQU  H'0003'
+T3GSS4           EQU  H'0004'
+
+
+;----- T3CLK Bits -----------------------------------------------------
+T3CS0            EQU  H'0000'
+T3CS1            EQU  H'0001'
+T3CS2            EQU  H'0002'
+T3CS3            EQU  H'0003'
+T3CS4            EQU  H'0004'
+
+CS0_T3CLK        EQU  H'0000'
+CS1_T3CLK        EQU  H'0001'
+CS2_T3CLK        EQU  H'0002'
+CS3              EQU  H'0003'
+CS4              EQU  H'0004'
+
+
+;----- TMR3CLK Bits -----------------------------------------------------
+T3CS0            EQU  H'0000'
+T3CS1            EQU  H'0001'
+T3CS2            EQU  H'0002'
+T3CS3            EQU  H'0003'
+T3CS4            EQU  H'0004'
+
+CS0_TMR3CLK      EQU  H'0000'
+CS1_TMR3CLK      EQU  H'0001'
+CS2_TMR3CLK      EQU  H'0002'
+CS3              EQU  H'0003'
+CS4              EQU  H'0004'
+
+
+;----- T2CON Bits -----------------------------------------------------
+ON_T2CON         EQU  H'0007'
+
+T2ON             EQU  H'0007'
+
+T2OUTPS0         EQU  H'0000'
+T2OUTPS1         EQU  H'0001'
+T2OUTPS2         EQU  H'0002'
+T2OUTPS3         EQU  H'0003'
+T2CKPS0          EQU  H'0004'
+T2CKPS1          EQU  H'0005'
+T2CKPS2          EQU  H'0006'
+
+OUTPS0           EQU  H'0000'
+OUTPS1           EQU  H'0001'
+OUTPS2           EQU  H'0002'
+OUTPS3           EQU  H'0003'
+CKPS0_T2CON      EQU  H'0004'
+CKPS1_T2CON      EQU  H'0005'
+CKPS2_T2CON      EQU  H'0006'
+TMR2ON           EQU  H'0007'
+
+
+;----- T2HLT Bits -----------------------------------------------------
+CKSYNC           EQU  H'0005'
+CKPOL            EQU  H'0006'
+PSYNC            EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+MODE3            EQU  H'0003'
+MODE4            EQU  H'0004'
+
+T2CKSYNC         EQU  H'0005'
+T2CKPOL          EQU  H'0006'
+T2PSYNC          EQU  H'0007'
+
+T2MODE0          EQU  H'0000'
+T2MODE1          EQU  H'0001'
+T2MODE2          EQU  H'0002'
+T2MODE3          EQU  H'0003'
+T2MODE4          EQU  H'0004'
+
+
+;----- T2CLK Bits -----------------------------------------------------
+CS0_T2CLK        EQU  H'0000'
+CS1_T2CLK        EQU  H'0001'
+CS2_T2CLK        EQU  H'0002'
+CS3              EQU  H'0003'
+
+
+T2CS0            EQU  H'0000'
+T2CS1            EQU  H'0001'
+T2CS2            EQU  H'0002'
+T2CS3            EQU  H'0003'
+
+
+;----- T2CLKCON Bits -----------------------------------------------------
+CS0_T2CLKCON     EQU  H'0000'
+CS1_T2CLKCON     EQU  H'0001'
+CS2_T2CLKCON     EQU  H'0002'
+CS3              EQU  H'0003'
+
+
+T2CS0            EQU  H'0000'
+T2CS1            EQU  H'0001'
+T2CS2            EQU  H'0002'
+T2CS3            EQU  H'0003'
+
+
+;----- T2RST Bits -----------------------------------------------------
+RSEL0            EQU  H'0000'
+RSEL1            EQU  H'0001'
+RSEL2            EQU  H'0002'
+RSEL3            EQU  H'0003'
+RSEL4            EQU  H'0004'
+
+
+T2RSEL0          EQU  H'0000'
+T2RSEL1          EQU  H'0001'
+T2RSEL2          EQU  H'0002'
+T2RSEL3          EQU  H'0003'
+T2RSEL4          EQU  H'0004'
+
+
+;----- TMR1L Bits -----------------------------------------------------
+TMR1L0           EQU  H'0000'
+TMR1L1           EQU  H'0001'
+TMR1L2           EQU  H'0002'
+TMR1L3           EQU  H'0003'
+TMR1L4           EQU  H'0004'
+TMR1L5           EQU  H'0005'
+TMR1L6           EQU  H'0006'
+TMR1L7           EQU  H'0007'
+
+
+;----- TMR1H Bits -----------------------------------------------------
+TMR1H0           EQU  H'0000'
+TMR1H1           EQU  H'0001'
+TMR1H2           EQU  H'0002'
+TMR1H3           EQU  H'0003'
+TMR1H4           EQU  H'0004'
+TMR1H5           EQU  H'0005'
+TMR1H6           EQU  H'0006'
+TMR1H7           EQU  H'0007'
+
+
+;----- T1CON Bits -----------------------------------------------------
+ON_T1CON         EQU  H'0000'
+RD16             EQU  H'0001'
+NOT_SYNC         EQU  H'0002'
+
+TMR1ON           EQU  H'0000'
+T1RD16           EQU  H'0001'
+NOT_T1SYNC       EQU  H'0002'
+T1CKPS0          EQU  H'0004'
+T1CKPS1          EQU  H'0005'
+
+CKPS0_T1CON      EQU  H'0004'
+CKPS1_T1CON      EQU  H'0005'
+
+
+;----- TMR1CON Bits -----------------------------------------------------
+ON_TMR1CON       EQU  H'0000'
+RD16             EQU  H'0001'
+NOT_SYNC         EQU  H'0002'
+
+TMR1ON           EQU  H'0000'
+T1RD16           EQU  H'0001'
+NOT_T1SYNC       EQU  H'0002'
+T1CKPS0          EQU  H'0004'
+T1CKPS1          EQU  H'0005'
+
+CKPS0_TMR1CON    EQU  H'0004'
+CKPS1_TMR1CON    EQU  H'0005'
+
+
+;----- T1GCON Bits -----------------------------------------------------
+GVAL             EQU  H'0002'
+GGO              EQU  H'0003'
+GSPM             EQU  H'0004'
+GTM              EQU  H'0005'
+GPOL_T1GCON      EQU  H'0006'
+GE               EQU  H'0007'
+
+T1GVAL           EQU  H'0002'
+T1GGO            EQU  H'0003'
+T1GSPM           EQU  H'0004'
+T1GTM            EQU  H'0005'
+T1GPOL           EQU  H'0006'
+T1GE             EQU  H'0007'
+
+NOT_DONE         EQU  H'0003'
+
+NOT_T1DONE       EQU  H'0003'
+
+
+;----- TMR1GCON Bits -----------------------------------------------------
+GVAL             EQU  H'0002'
+GGO              EQU  H'0003'
+GSPM             EQU  H'0004'
+GTM              EQU  H'0005'
+GPOL_TMR1GCON    EQU  H'0006'
+GE               EQU  H'0007'
+
+T1GVAL           EQU  H'0002'
+T1GGO            EQU  H'0003'
+T1GSPM           EQU  H'0004'
+T1GTM            EQU  H'0005'
+T1GPOL           EQU  H'0006'
+T1GE             EQU  H'0007'
+
+NOT_DONE         EQU  H'0003'
+
+NOT_T1DONE       EQU  H'0003'
+
+
+;----- T1GATE Bits -----------------------------------------------------
+GSS0             EQU  H'0000'
+GSS1             EQU  H'0001'
+GSS2             EQU  H'0002'
+GSS3             EQU  H'0003'
+GSS4             EQU  H'0004'
+
+T1GSS0           EQU  H'0000'
+T1GSS1           EQU  H'0001'
+T1GSS2           EQU  H'0002'
+T1GSS3           EQU  H'0003'
+T1GSS4           EQU  H'0004'
+
+
+;----- TMR1GATE Bits -----------------------------------------------------
+GSS0             EQU  H'0000'
+GSS1             EQU  H'0001'
+GSS2             EQU  H'0002'
+GSS3             EQU  H'0003'
+GSS4             EQU  H'0004'
+
+T1GSS0           EQU  H'0000'
+T1GSS1           EQU  H'0001'
+T1GSS2           EQU  H'0002'
+T1GSS3           EQU  H'0003'
+T1GSS4           EQU  H'0004'
+
+
+;----- T1CLK Bits -----------------------------------------------------
+T1CS0            EQU  H'0000'
+T1CS1            EQU  H'0001'
+T1CS2            EQU  H'0002'
+T1CS3            EQU  H'0003'
+T1CS4            EQU  H'0004'
+
+CS0_T1CLK        EQU  H'0000'
+CS1_T1CLK        EQU  H'0001'
+CS2_T1CLK        EQU  H'0002'
+CS3              EQU  H'0003'
+CS4              EQU  H'0004'
+
+
+;----- TMR1CLK Bits -----------------------------------------------------
+T1CS0            EQU  H'0000'
+T1CS1            EQU  H'0001'
+T1CS2            EQU  H'0002'
+T1CS3            EQU  H'0003'
+T1CS4            EQU  H'0004'
+
+CS0_TMR1CLK      EQU  H'0000'
+CS1_TMR1CLK      EQU  H'0001'
+CS2_TMR1CLK      EQU  H'0002'
+CS3              EQU  H'0003'
+CS4              EQU  H'0004'
+
+
+;----- TMR0 Bits -----------------------------------------------------
+TMR0L0           EQU  H'0000'
+TMR0L1           EQU  H'0001'
+TMR0L2           EQU  H'0002'
+TMR0L3           EQU  H'0003'
+TMR0L4           EQU  H'0004'
+TMR0L5           EQU  H'0005'
+TMR0L6           EQU  H'0006'
+TMR0L7           EQU  H'0007'
+
+
+;----- TMR0L Bits -----------------------------------------------------
+TMR0L0           EQU  H'0000'
+TMR0L1           EQU  H'0001'
+TMR0L2           EQU  H'0002'
+TMR0L3           EQU  H'0003'
+TMR0L4           EQU  H'0004'
+TMR0L5           EQU  H'0005'
+TMR0L6           EQU  H'0006'
+TMR0L7           EQU  H'0007'
+
+
+;----- PR0 Bits -----------------------------------------------------
+TMR0H0           EQU  H'0000'
+TMR0H1           EQU  H'0001'
+TMR0H2           EQU  H'0002'
+TMR0H3           EQU  H'0003'
+TMR0H4           EQU  H'0004'
+TMR0H5           EQU  H'0005'
+TMR0H6           EQU  H'0006'
+TMR0H7           EQU  H'0007'
+
+T0PR0            EQU  H'0000'
+T0PR1            EQU  H'0001'
+T0PR2            EQU  H'0002'
+T0PR3            EQU  H'0003'
+T0PR4            EQU  H'0004'
+T0PR5            EQU  H'0005'
+T0PR6            EQU  H'0006'
+T0PR7            EQU  H'0007'
+
+
+
+;----- TMR0H Bits -----------------------------------------------------
+TMR0H0           EQU  H'0000'
+TMR0H1           EQU  H'0001'
+TMR0H2           EQU  H'0002'
+TMR0H3           EQU  H'0003'
+TMR0H4           EQU  H'0004'
+TMR0H5           EQU  H'0005'
+TMR0H6           EQU  H'0006'
+TMR0H7           EQU  H'0007'
+
+T0PR0            EQU  H'0000'
+T0PR1            EQU  H'0001'
+T0PR2            EQU  H'0002'
+T0PR3            EQU  H'0003'
+T0PR4            EQU  H'0004'
+T0PR5            EQU  H'0005'
+T0PR6            EQU  H'0006'
+T0PR7            EQU  H'0007'
+
+
+
+;----- T0CON0 Bits -----------------------------------------------------
+MD16             EQU  H'0004'
+OUT_T0CON0       EQU  H'0005'
+EN               EQU  H'0007'
+
+T0MD16           EQU  H'0004'
+T0OUT            EQU  H'0005'
+T0EN             EQU  H'0007'
+
+OUTPS0           EQU  H'0000'
+OUTPS1           EQU  H'0001'
+OUTPS2           EQU  H'0002'
+OUTPS3           EQU  H'0003'
+T016BIT          EQU  H'0004'
+
+
+;----- T0CON1 Bits -----------------------------------------------------
+ASYNC            EQU  H'0004'
+
+CKPS0_T0CON1     EQU  H'0000'
+CKPS1_T0CON1     EQU  H'0001'
+CKPS2_T0CON1     EQU  H'0002'
+CKPS3            EQU  H'0003'
+T0ASYNC          EQU  H'0004'
+CS0_T0CON1       EQU  H'0005'
+CS1_T0CON1       EQU  H'0006'
+CS2_T0CON1       EQU  H'0007'
+
+
+T0CKPS0          EQU  H'0000'
+T0CKPS1          EQU  H'0001'
+T0CKPS2          EQU  H'0002'
+T0CKPS3          EQU  H'0003'
+T0CS0            EQU  H'0005'
+T0CS1            EQU  H'0006'
+T0CS2            EQU  H'0007'
+
+
+;----- LATA Bits -----------------------------------------------------
+LATA0            EQU  H'0000'
+LATA1            EQU  H'0001'
+LATA2            EQU  H'0002'
+LATA3            EQU  H'0003'
+LATA4            EQU  H'0004'
+LATA5            EQU  H'0005'
+LATA6            EQU  H'0006'
+LATA7            EQU  H'0007'
+
+
+;----- LATB Bits -----------------------------------------------------
+LATB0            EQU  H'0000'
+LATB1            EQU  H'0001'
+LATB2            EQU  H'0002'
+LATB3            EQU  H'0003'
+LATB4            EQU  H'0004'
+LATB5            EQU  H'0005'
+LATB6            EQU  H'0006'
+LATB7            EQU  H'0007'
+
+
+;----- LATC Bits -----------------------------------------------------
+LATC0            EQU  H'0000'
+LATC1            EQU  H'0001'
+LATC2            EQU  H'0002'
+LATC3            EQU  H'0003'
+LATC4            EQU  H'0004'
+LATC5            EQU  H'0005'
+LATC6            EQU  H'0006'
+LATC7            EQU  H'0007'
+
+
+;----- TRISA Bits -----------------------------------------------------
+TRISA0           EQU  H'0000'
+TRISA1           EQU  H'0001'
+TRISA2           EQU  H'0002'
+TRISA3           EQU  H'0003'
+TRISA4           EQU  H'0004'
+TRISA5           EQU  H'0005'
+TRISA6           EQU  H'0006'
+TRISA7           EQU  H'0007'
+
+
+;----- TRISB Bits -----------------------------------------------------
+TRISB0           EQU  H'0000'
+TRISB1           EQU  H'0001'
+TRISB2           EQU  H'0002'
+TRISB3           EQU  H'0003'
+TRISB4           EQU  H'0004'
+TRISB5           EQU  H'0005'
+TRISB6           EQU  H'0006'
+TRISB7           EQU  H'0007'
+
+
+;----- TRISC Bits -----------------------------------------------------
+TRISC0           EQU  H'0000'
+TRISC1           EQU  H'0001'
+TRISC2           EQU  H'0002'
+TRISC3           EQU  H'0003'
+TRISC4           EQU  H'0004'
+TRISC5           EQU  H'0005'
+TRISC6           EQU  H'0006'
+TRISC7           EQU  H'0007'
+
+
+;----- PORTA Bits -----------------------------------------------------
+RA0              EQU  H'0000'
+RA1              EQU  H'0001'
+RA2              EQU  H'0002'
+RA3              EQU  H'0003'
+RA4              EQU  H'0004'
+RA5              EQU  H'0005'
+RA6              EQU  H'0006'
+RA7              EQU  H'0007'
+
+
+;----- PORTB Bits -----------------------------------------------------
+RB0_PORTB        EQU  H'0000'
+RB1_PORTB        EQU  H'0001'
+RB2              EQU  H'0002'
+RB3              EQU  H'0003'
+RB4              EQU  H'0004'
+RB5              EQU  H'0005'
+RB6              EQU  H'0006'
+RB7              EQU  H'0007'
+
+
+;----- PORTC Bits -----------------------------------------------------
+RC0              EQU  H'0000'
+RC1              EQU  H'0001'
+RC2              EQU  H'0002'
+RC3              EQU  H'0003'
+RC4              EQU  H'0004'
+RC5              EQU  H'0005'
+RC6              EQU  H'0006'
+RC7              EQU  H'0007'
+
+
+;----- PORTE Bits -----------------------------------------------------
+RE3              EQU  H'0003'
+
+
+;----- INTCON0 Bits -----------------------------------------------------
+INT0EDG          EQU  H'0000'
+INT1EDG          EQU  H'0001'
+INT2EDG          EQU  H'0002'
+IPEN_INTCON0     EQU  H'0005'
+GIEL             EQU  H'0006'
+GIE              EQU  H'0007'
+
+GIEH             EQU  H'0007'
+
+
+;----- INTCON1 Bits -----------------------------------------------------
+STAT0_INTCON1    EQU  H'0006'
+STAT1_INTCON1    EQU  H'0007'
+
+
+;----- IVTLOCK Bits -----------------------------------------------------
+IVTLOCKED        EQU  H'0000'
+
+
+;----- IVTBASEL Bits -----------------------------------------------------
+BASE0            EQU  H'0000'
+BASE1            EQU  H'0001'
+BASE2            EQU  H'0002'
+BASE3            EQU  H'0003'
+BASE4            EQU  H'0004'
+BASE5            EQU  H'0005'
+BASE6            EQU  H'0006'
+BASE7            EQU  H'0007'
+
+
+;----- IVTBASEH Bits -----------------------------------------------------
+BASE8            EQU  H'0000'
+BASE9            EQU  H'0001'
+BASE10           EQU  H'0002'
+BASE11           EQU  H'0003'
+BASE12           EQU  H'0004'
+BASE13           EQU  H'0005'
+BASE14           EQU  H'0006'
+BASE15           EQU  H'0007'
+
+
+;----- IVTBASEU Bits -----------------------------------------------------
+BASE16           EQU  H'0000'
+BASE17           EQU  H'0001'
+BASE18           EQU  H'0002'
+BASE19           EQU  H'0003'
+BASE20           EQU  H'0004'
+
+
+;----- STATUS Bits -----------------------------------------------------
+C                EQU  H'0000'
+DC               EQU  H'0001'
+Z                EQU  H'0002'
+OV_STATUS        EQU  H'0003'
+N                EQU  H'0004'
+NOT_PD           EQU  H'0005'
+NOT_TO           EQU  H'0006'
+
+PD               EQU  H'0005'
+TO               EQU  H'0006'
+
+
+;----- PCON0 Bits -----------------------------------------------------
+NOT_BOR          EQU  H'0000'
+NOT_POR          EQU  H'0001'
+NOT_RI           EQU  H'0002'
+NOT_RMCLR        EQU  H'0003'
+NOT_RWDT         EQU  H'0004'
+NOT_WDTWV        EQU  H'0005'
+STKUNF           EQU  H'0006'
+STKOVF           EQU  H'0007'
+
+BOR              EQU  H'0000'
+POR              EQU  H'0001'
+RI               EQU  H'0002'
+RMCLR            EQU  H'0003'
+RWDT             EQU  H'0004'
+WDTWV            EQU  H'0005'
+
+
+;----- PCON1 Bits -----------------------------------------------------
+NOT_MEMV         EQU  H'0001'
+
+MEMV             EQU  H'0001'
+
+
+;----- STKPTR Bits -----------------------------------------------------
+STKPTR0          EQU  H'0000'
+STKPTR1          EQU  H'0001'
+STKPTR2          EQU  H'0002'
+STKPTR3          EQU  H'0003'
+STKPTR4          EQU  H'0004'
+
+SP0              EQU  H'0000'
+SP1              EQU  H'0001'
+SP2              EQU  H'0002'
+SP3              EQU  H'0003'
+SP4              EQU  H'0004'
+
+
+
+;==========================================================================
+;
+;       RAM Definitions
+;
+;==========================================================================
+       __MAXRAM  H'3FFF'
+       __BADRAM  H'0800'-H'36FF'
+       __BADRAM  H'3800'-H'387F'
+       __BADRAM  H'3891'-H'389C'
+       __BADRAM  H'38A0'-H'395A'
+       __BADRAM  H'396A'-H'3975'
+       __BADRAM  H'397E'-H'397F'
+       __BADRAM  H'398A'-H'398F'
+       __BADRAM  H'399A'-H'399F'
+       __BADRAM  H'39AA'-H'39BF'
+       __BADRAM  H'39C8'-H'39CF'
+       __BADRAM  H'39D2'-H'39D7'
+       __BADRAM  H'39E2'
+       __BADRAM  H'39E4'
+       __BADRAM  H'39E7'-H'39EE'
+       __BADRAM  H'39F0'
+       __BADRAM  H'39F5'-H'39F6'
+       __BADRAM  H'39F8'-H'39FF'
+       __BADRAM  H'3A18'-H'3A3F'
+       __BADRAM  H'3A48'-H'3A4F'
+       __BADRAM  H'3A58'-H'3A59'
+       __BADRAM  H'3A5C'-H'3A5F'
+       __BADRAM  H'3A68'-H'3A69'
+       __BADRAM  H'3A6C'-H'3A80'
+       __BADRAM  H'3A82'-H'3A83'
+       __BADRAM  H'3A88'-H'3ABE'
+       __BADRAM  H'3AE9'
+       __BADRAM  H'3AEC'
+       __BADRAM  H'3AEE'-H'3BC8'
+       __BADRAM  H'3BE0'-H'3BE8'
+       __BADRAM  H'3C00'-H'3C55'
+       __BADRAM  H'3C7F'-H'3CE4'
+       __BADRAM  H'3CE7'-H'3CF9'
+       __BADRAM  H'3CFF'-H'3D0F'
+       __BADRAM  H'3D1D'-H'3D53'
+       __BADRAM  H'3D67'-H'3D69'
+       __BADRAM  H'3D7D'-H'3DCF'
+       __BADRAM  H'3DE3'-H'3DE7'
+       __BADRAM  H'3DFB'-H'3E9B'
+       __BADRAM  H'3E9D'
+       __BADRAM  H'3E9F'-H'3EB7'
+       __BADRAM  H'3EC2'
+       __BADRAM  H'3EC4'-H'3EC8'
+       __BADRAM  H'3ECB'-H'3ED6'
+       __BADRAM  H'3ED8'-H'3EDD'
+       __BADRAM  H'3EF2'
+       __BADRAM  H'3F24'-H'3F37'
+       __BADRAM  H'3F5B'-H'3F5D'
+       __BADRAM  H'3F63'
+       __BADRAM  H'3F67'
+       __BADRAM  H'3F6B'
+       __BADRAM  H'3F6F'
+       __BADRAM  H'3FBD'-H'3FC1'
+       __BADRAM  H'3FC5'-H'3FC9'
+       __BADRAM  H'3FCD'
+       __BADRAM  H'3FCF'-H'3FD1'
+       __BADRAM  H'3FF2'
+
+;==========================================================================
+;
+;   IMPORTANT: For the PIC18 devices, the __CONFIG directive has been
+;              superseded by the CONFIG directive.  The following settings
+;              are available for this device.
+;
+;   External Oscillator Selection:
+;     FEXTOSC = LP         LP (crystal oscillator) optimized for 32.768 kHz; PFM set to low power
+;     FEXTOSC = XT         XT (crystal oscillator) above 100 kHz, below 8 MHz; PFM set to medium power
+;     FEXTOSC = HS         HS (crystal oscillator) above 8 MHz; PFM set to high power
+;     FEXTOSC = RESERVED   Reserved (DO NOT USE)
+;     FEXTOSC = OFF        Oscillator not enabled
+;     FEXTOSC = ECL        EC (external clock) below 100 kHz; PFM set to low power
+;     FEXTOSC = ECM        EC (external clock) for 500 kHz to 8 MHz; PFM set to medium power
+;     FEXTOSC = ECH        EC (external clock) above 8 MHz; PFM set to high power
+;
+;   Reset Oscillator Selection:
+;     RSTOSC = HFINTOSC_64MHZHFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
+;     RSTOSC = RESERVED_1  Reserved
+;     RSTOSC = EXTOSC_4PLL EXTOSC with 4x PLL, with EXTOSC operating per FEXTOSC bits
+;     RSTOSC = RESERVED_2  Reserved
+;     RSTOSC = SOSC        Secondary Oscillator
+;     RSTOSC = LFINTOSC    Low-Frequency Oscillator
+;     RSTOSC = HFINTOSC_1MHZHFINTOSC with HFFRQ = 4 MHz and CDIV = 4:1
+;     RSTOSC = EXTOSC      EXTOSC operating per FEXTOSC bits (device manufacturing default)
+;
+;   Clock out Enable bit:
+;     CLKOUTEN = ON        CLKOUT function is enabled
+;     CLKOUTEN = OFF       CLKOUT function is disabled
+;
+;   PRLOCKED One-Way Set Enable bit:
+;     PR1WAY = OFF         PRLOCK bit can be set and cleared repeatedly
+;     PR1WAY = ON          PRLOCK bit can be cleared and set only once
+;
+;   Clock Switch Enable bit:
+;     CSWEN = OFF          The NOSC and NDIV bits cannot be changed by user software
+;     CSWEN = ON           Writing to NOSC and NDIV is allowed
+;
+;   Fail-Safe Clock Monitor Enable bit:
+;     FCMEN = OFF          Fail-Safe Clock Monitor disabled
+;     FCMEN = ON           Fail-Safe Clock Monitor enabled
+;
+;   MCLR Enable bit:
+;     MCLRE = INTMCLR      If LVP = 0, MCLR pin function is port defined function; If LVP =1, RE3 pin fuction is MCLR
+;     MCLRE = EXTMCLR      If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR 
+;
+;   Power-up timer selection bits:
+;     PWRTS = PWRT_1       PWRT set at 1ms
+;     PWRTS = PWRT_16      PWRT set at 16ms
+;     PWRTS = PWRT_64      PWRT set at 64ms
+;     PWRTS = PWRT_OFF     PWRT is disabled
+;
+;   Multi-vector enable bit:
+;     MVECEN = OFF         Interrupt contoller does not use vector table to prioritze interrupts
+;     MVECEN = ON          Multi-vector enabled, Vector table used for interrupts
+;
+;   IVTLOCK bit One-way set enable bit:
+;     IVT1WAY = OFF        IVTLOCK bit can be cleared and set repeatedly
+;     IVT1WAY = ON         IVTLOCK bit can be cleared and set only once
+;
+;   Low Power BOR Enable bit:
+;     LPBOREN = ON         ULPBOR enabled
+;     LPBOREN = OFF        ULPBOR disabled
+;
+;   Brown-out Reset Enable bits:
+;     BOREN = OFF          Brown-out Reset disabled
+;     BOREN = ON           Brown-out Reset enabled according to SBOREN
+;     BOREN = NOSLP        Brown-out Reset enabled while running, disabled in Sleep; SBOREN is ignored
+;     BOREN = SBORDIS      Brown-out Reset enabled , SBOREN bit is ignored
+;
+;   Brown-out Reset Voltage Selection bits:
+;     BORV = VBOR_2P85     Brown-out Reset Voltage (VBOR) set to 2.8V
+;     BORV = VBOR_2P7      Brown-out Reset Voltage (VBOR) set to 2.7V
+;     BORV = VBOR_245      Brown-out Reset Voltage (VBOR) set to 2.45V
+;     BORV = VBOR_2P45     Brown-out Reset Voltage (VBOR) set to 2.45V
+;
+;   ZCD Disable bit:
+;     ZCD = ON             ZCD always enabled
+;     ZCD = OFF            ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON
+;
+;   PPSLOCK bit One-Way Set Enable bit:
+;     PPS1WAY = OFF        PPSLOCK bit can be set and cleared repeatedly (subject to the unlock sequence)
+;     PPS1WAY = ON         PPSLOCK bit can be cleared and set only once; PPS registers remain locked after one clear/set cycle
+;
+;   Stack Full/Underflow Reset Enable bit:
+;     STVREN = OFF         Stack full/underflow will not cause Reset
+;     STVREN = ON          Stack full/underflow will cause Reset
+;
+;   Debugger Enable bit:
+;     DEBUG = ON           Background debugger enabled
+;     DEBUG = OFF          Background debugger disabled
+;
+;   Extended Instruction Set Enable bit:
+;     XINST = ON           Extended Instruction Set and Indexed Addressing Mode enabled
+;     XINST = OFF          Extended Instruction Set and Indexed Addressing Mode disabled
+;
+;   WDT Period selection bits:
+;     WDTCPS = WDTCPS_0    Divider ratio 1:32
+;     WDTCPS = WDTCPS_1    Divider ratio 1:64
+;     WDTCPS = WDTCPS_2    Divider ratio 1:128
+;     WDTCPS = WDTCPS_3    Divider ratio 1:256
+;     WDTCPS = WDTCPS_4    Divider ratio 1:512
+;     WDTCPS = WDTCPS_5    Divider ratio 1:1024
+;     WDTCPS = WDTCPS_6    Divider ratio 1:2048
+;     WDTCPS = WDTCPS_7    Divider ratio 1:4096
+;     WDTCPS = WDTCPS_8    Divider ratio 1:8192
+;     WDTCPS = WDTCPS_9    Divider ratio 1:16384
+;     WDTCPS = WDTCPS_10   Divider ratio 1:32768
+;     WDTCPS = WDTCPS_11   Divider ratio 1:65536
+;     WDTCPS = WDTCPS_12   Divider ratio 1:131072
+;     WDTCPS = WDTCPS_13   Divider ratio 1:262144
+;     WDTCPS = WDTCPS_14   Divider ratio 1:524299
+;     WDTCPS = WDTCPS_15   Divider ratio 1:1048576
+;     WDTCPS = WDTCPS_16   Divider ratio 1:2097152
+;     WDTCPS = WDTCPS_17   Divider ratio 1:4194304
+;     WDTCPS = WDTCPS_18   Divider ratio 1:8388608
+;     WDTCPS = WDTCPS_19   Divider ratio 1:32
+;     WDTCPS = WDTCPS_20   Divider ratio 1:32
+;     WDTCPS = WDTCPS_21   Divider ratio 1:32
+;     WDTCPS = WDTCPS_22   Divider ratio 1:32
+;     WDTCPS = WDTCPS_23   Divider ratio 1:32
+;     WDTCPS = WDTCPS_24   Divider ratio 1:32
+;     WDTCPS = WDTCPS_25   Divider ratio 1:32
+;     WDTCPS = WDTCPS_26   Divider ratio 1:32
+;     WDTCPS = WDTCPS_27   Divider ratio 1:32
+;     WDTCPS = WDTCPS_28   Divider ratio 1:32
+;     WDTCPS = WDTCPS_29   Divider ratio 1:32
+;     WDTCPS = WDTCPS_30   Divider ratio 1:32
+;     WDTCPS = WDTCPS_31   Divider ratio 1:65536; software control of WDTPS
+;
+;   WDT operating mode:
+;     WDTE = OFF           WDT Disabled; SWDTEN is ignored
+;     WDTE = SWDTEN        WDT enabled/disabled by SWDTEN bit
+;     WDTE = NSLEEP        WDT enabled while sleep=0, suspended when sleep=1; SWDTEN ignored
+;     WDTE = ON            WDT enabled regardless of sleep
+;
+;   WDT Window Select bits:
+;     WDTCWS = WDTCWS_0    window delay = 87.5; no software control; keyed access required
+;     WDTCWS = WDTCWS_1    window delay = 75 percent of time; no software control; keyed access required
+;     WDTCWS = WDTCWS_2    window delay = 62.5 percent of time; no software control; keyed access required
+;     WDTCWS = WDTCWS_3    window delay = 50 percent of time; no software control; keyed access required
+;     WDTCWS = WDTCWS_4    window delay = 37.5 percent of time; no software control; keyed access required
+;     WDTCWS = WDTCWS_5    window delay = 25 percent of time; no software control; keyed access required
+;     WDTCWS = WDTCWS_6    window always open (100%); no software control; keyed access required
+;     WDTCWS = WDTCWS_7    window always open (100%); software control; keyed access not required
+;
+;   WDT input clock selector:
+;     WDTCCS = LFINTOSC    WDT reference clock is the 31.0 kHz LFINTOSC
+;     WDTCCS = MFINTOSC    WDT reference clock is the 32kHz MFINTOSC output
+;     WDTCCS = SOSC        WDT reference clock is SOSC
+;     WDTCCS = SC          Software Control
+;
+;   Boot Block Size selection bits:
+;     BBSIZE = BBSIZE_8192 Boot Block size is 8192 words
+;     BBSIZE = BBSIZE_4096 Boot Block size is 4096 words
+;     BBSIZE = BBSIZE_2048 Boot Block size is 2048 words
+;     BBSIZE = BBSIZE_1024 Boot Block size is 1024 words
+;     BBSIZE = BBSIZE_512  Boot Block size is 512 words
+;
+;   Boot Block enable bit:
+;     BBEN = ON            Boot block enabled
+;     BBEN = OFF           Boot block disabled
+;
+;   Storage Area Flash enable bit:
+;     SAFEN = ON           SAF enabled
+;     SAFEN = OFF          SAF disabled
+;
+;   Application Block write protection bit:
+;     WRTAPP = ON          Application Block write protected
+;     WRTAPP = OFF         Application Block not write protected
+;
+;   Configuration Register Write Protection bit:
+;     WRTB = ON            Configuration registers (300000-30000Bh) write-protected
+;     WRTB = OFF           Configuration registers (300000-30000Bh) not write-protected
+;
+;   Boot Block Write Protection bit:
+;     WRTC = ON            Boot Block (000000-0007FFh) write-protected
+;     WRTC = OFF           Boot Block (000000-0007FFh) not write-protected
+;
+;   Data EEPROM Write Protection bit:
+;     WRTD = ON            Data EEPROM write-protected
+;     WRTD = OFF           Data EEPROM not write-protected
+;
+;   SAF Write protection bit:
+;     WRTSAF = ON          SAF Write Protected
+;     WRTSAF = OFF         SAF not Write Protected
+;
+;   Low Voltage Programming Enable bit:
+;     LVP = OFF            HV on MCLR/VPP must be used for programming
+;     LVP = ON             Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE configuration bit is ignored
+;
+;   PFM and Data EEPROM Code Protection bit:
+;     CP = ON              PFM and Data EEPROM code protection enabled
+;     CP = OFF             PFM and Data EEPROM code protection disabled
+;
+;==========================================================================
+;==========================================================================
+;
+;       Configuration Bits
+;
+;   NAME            Address
+;   CONFIG1L        300000h
+;   CONFIG1H        300001h
+;   CONFIG2L        300002h
+;   CONFIG2H        300003h
+;   CONFIG3L        300004h
+;   CONFIG3H        300005h
+;   CONFIG4L        300006h
+;   CONFIG4H        300007h
+;   CONFIG5L        300008h
+;   CONFIG5H        300009h
+;
+;==========================================================================
+
+; The following is an assignment of address values for all of the
+; configuration registers for the purpose of table reads
+_CONFIG1L       EQU  H'300000'
+_CONFIG1H       EQU  H'300001'
+_CONFIG2L       EQU  H'300002'
+_CONFIG2H       EQU  H'300003'
+_CONFIG3L       EQU  H'300004'
+_CONFIG3H       EQU  H'300005'
+_CONFIG4L       EQU  H'300006'
+_CONFIG4H       EQU  H'300007'
+_CONFIG5L       EQU  H'300008'
+_CONFIG5H       EQU  H'300009'
+
+;----- CONFIG1L Options --------------------------------------------------
+_FEXTOSC_LP_1L       EQU  H'F8'; LP (crystal oscillator) optimized for 32.768 kHz; PFM set to low power
+_FEXTOSC_XT_1L       EQU  H'F9'; XT (crystal oscillator) above 100 kHz, below 8 MHz; PFM set to medium power
+_FEXTOSC_HS_1L       EQU  H'FA'; HS (crystal oscillator) above 8 MHz; PFM set to high power
+_FEXTOSC_RESERVED_1L EQU  H'FB'; Reserved (DO NOT USE)
+_FEXTOSC_OFF_1L      EQU  H'FC'; Oscillator not enabled
+_FEXTOSC_ECL_1L      EQU  H'FD'; EC (external clock) below 100 kHz; PFM set to low power
+_FEXTOSC_ECM_1L      EQU  H'FE'; EC (external clock) for 500 kHz to 8 MHz; PFM set to medium power
+_FEXTOSC_ECH_1L      EQU  H'FF'; EC (external clock) above 8 MHz; PFM set to high power
+
+_RSTOSC_HFINTOSC_64MHZ_1L EQU  H'8F'; HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
+_RSTOSC_RESERVED_1_1L EQU  H'9F'; Reserved
+_RSTOSC_EXTOSC_4PLL_1L EQU  H'AF'; EXTOSC with 4x PLL, with EXTOSC operating per FEXTOSC bits
+_RSTOSC_RESERVED_2_1L EQU  H'BF'; Reserved
+_RSTOSC_SOSC_1L      EQU  H'CF'; Secondary Oscillator
+_RSTOSC_LFINTOSC_1L  EQU  H'DF'; Low-Frequency Oscillator
+_RSTOSC_HFINTOSC_1MHZ_1L EQU  H'EF'; HFINTOSC with HFFRQ = 4 MHz and CDIV = 4:1
+_RSTOSC_EXTOSC_1L    EQU  H'FF'; EXTOSC operating per FEXTOSC bits (device manufacturing default)
+
+;----- CONFIG1H Options --------------------------------------------------
+_CLKOUTEN_ON_1H      EQU  H'FE'; CLKOUT function is enabled
+_CLKOUTEN_OFF_1H     EQU  H'FF'; CLKOUT function is disabled
+
+_PR1WAY_OFF_1H       EQU  H'FD'; PRLOCK bit can be set and cleared repeatedly
+_PR1WAY_ON_1H        EQU  H'FF'; PRLOCK bit can be cleared and set only once
+
+_CSWEN_OFF_1H        EQU  H'F7'; The NOSC and NDIV bits cannot be changed by user software
+_CSWEN_ON_1H         EQU  H'FF'; Writing to NOSC and NDIV is allowed
+
+_FCMEN_OFF_1H        EQU  H'DF'; Fail-Safe Clock Monitor disabled
+_FCMEN_ON_1H         EQU  H'FF'; Fail-Safe Clock Monitor enabled
+
+;----- CONFIG2L Options --------------------------------------------------
+_MCLRE_INTMCLR_2L    EQU  H'FE'; If LVP = 0, MCLR pin function is port defined function; If LVP =1, RE3 pin fuction is MCLR
+_MCLRE_EXTMCLR_2L    EQU  H'FF'; If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR 
+
+_PWRTS_PWRT_1_2L     EQU  H'F9'; PWRT set at 1ms
+_PWRTS_PWRT_16_2L    EQU  H'FB'; PWRT set at 16ms
+_PWRTS_PWRT_64_2L    EQU  H'FD'; PWRT set at 64ms
+_PWRTS_PWRT_OFF_2L   EQU  H'FF'; PWRT is disabled
+
+_MVECEN_OFF_2L       EQU  H'F7'; Interrupt contoller does not use vector table to prioritze interrupts
+_MVECEN_ON_2L        EQU  H'FF'; Multi-vector enabled, Vector table used for interrupts
+
+_IVT1WAY_OFF_2L      EQU  H'EF'; IVTLOCK bit can be cleared and set repeatedly
+_IVT1WAY_ON_2L       EQU  H'FF'; IVTLOCK bit can be cleared and set only once
+
+_LPBOREN_ON_2L       EQU  H'DF'; ULPBOR enabled
+_LPBOREN_OFF_2L      EQU  H'FF'; ULPBOR disabled
+
+_BOREN_OFF_2L        EQU  H'3F'; Brown-out Reset disabled
+_BOREN_ON_2L         EQU  H'7F'; Brown-out Reset enabled according to SBOREN
+_BOREN_NOSLP_2L      EQU  H'BF'; Brown-out Reset enabled while running, disabled in Sleep; SBOREN is ignored
+_BOREN_SBORDIS_2L    EQU  H'FF'; Brown-out Reset enabled , SBOREN bit is ignored
+
+;----- CONFIG2H Options --------------------------------------------------
+_BORV_VBOR_2P85_2H   EQU  H'FC'; Brown-out Reset Voltage (VBOR) set to 2.8V
+_BORV_VBOR_2P7_2H    EQU  H'FD'; Brown-out Reset Voltage (VBOR) set to 2.7V
+_BORV_VBOR_245_2H    EQU  H'FE'; Brown-out Reset Voltage (VBOR) set to 2.45V
+_BORV_VBOR_2P45_2H   EQU  H'FF'; Brown-out Reset Voltage (VBOR) set to 2.45V
+
+_ZCD_ON_2H           EQU  H'FB'; ZCD always enabled
+_ZCD_OFF_2H          EQU  H'FF'; ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON
+
+_PPS1WAY_OFF_2H      EQU  H'F7'; PPSLOCK bit can be set and cleared repeatedly (subject to the unlock sequence)
+_PPS1WAY_ON_2H       EQU  H'FF'; PPSLOCK bit can be cleared and set only once; PPS registers remain locked after one clear/set cycle
+
+_STVREN_OFF_2H       EQU  H'EF'; Stack full/underflow will not cause Reset
+_STVREN_ON_2H        EQU  H'FF'; Stack full/underflow will cause Reset
+
+_DEBUG_ON_2H         EQU  H'DF'; Background debugger enabled
+_DEBUG_OFF_2H        EQU  H'FF'; Background debugger disabled
+
+_XINST_ON_2H         EQU  H'7F'; Extended Instruction Set and Indexed Addressing Mode enabled
+_XINST_OFF_2H        EQU  H'FF'; Extended Instruction Set and Indexed Addressing Mode disabled
+
+;----- CONFIG3L Options --------------------------------------------------
+_WDTCPS_WDTCPS_0_3L  EQU  H'E0'; Divider ratio 1:32
+_WDTCPS_WDTCPS_1_3L  EQU  H'E1'; Divider ratio 1:64
+_WDTCPS_WDTCPS_2_3L  EQU  H'E2'; Divider ratio 1:128
+_WDTCPS_WDTCPS_3_3L  EQU  H'E3'; Divider ratio 1:256
+_WDTCPS_WDTCPS_4_3L  EQU  H'E4'; Divider ratio 1:512
+_WDTCPS_WDTCPS_5_3L  EQU  H'E5'; Divider ratio 1:1024
+_WDTCPS_WDTCPS_6_3L  EQU  H'E6'; Divider ratio 1:2048
+_WDTCPS_WDTCPS_7_3L  EQU  H'E7'; Divider ratio 1:4096
+_WDTCPS_WDTCPS_8_3L  EQU  H'E8'; Divider ratio 1:8192
+_WDTCPS_WDTCPS_9_3L  EQU  H'E9'; Divider ratio 1:16384
+_WDTCPS_WDTCPS_10_3L EQU  H'EA'; Divider ratio 1:32768
+_WDTCPS_WDTCPS_11_3L EQU  H'EB'; Divider ratio 1:65536
+_WDTCPS_WDTCPS_12_3L EQU  H'EC'; Divider ratio 1:131072
+_WDTCPS_WDTCPS_13_3L EQU  H'ED'; Divider ratio 1:262144
+_WDTCPS_WDTCPS_14_3L EQU  H'EE'; Divider ratio 1:524299
+_WDTCPS_WDTCPS_15_3L EQU  H'EF'; Divider ratio 1:1048576
+_WDTCPS_WDTCPS_16_3L EQU  H'F0'; Divider ratio 1:2097152
+_WDTCPS_WDTCPS_17_3L EQU  H'F1'; Divider ratio 1:4194304
+_WDTCPS_WDTCPS_18_3L EQU  H'F2'; Divider ratio 1:8388608
+_WDTCPS_WDTCPS_19_3L EQU  H'F3'; Divider ratio 1:32
+_WDTCPS_WDTCPS_20_3L EQU  H'F4'; Divider ratio 1:32
+_WDTCPS_WDTCPS_21_3L EQU  H'F5'; Divider ratio 1:32
+_WDTCPS_WDTCPS_22_3L EQU  H'F6'; Divider ratio 1:32
+_WDTCPS_WDTCPS_23_3L EQU  H'F7'; Divider ratio 1:32
+_WDTCPS_WDTCPS_24_3L EQU  H'F8'; Divider ratio 1:32
+_WDTCPS_WDTCPS_25_3L EQU  H'F9'; Divider ratio 1:32
+_WDTCPS_WDTCPS_26_3L EQU  H'FA'; Divider ratio 1:32
+_WDTCPS_WDTCPS_27_3L EQU  H'FB'; Divider ratio 1:32
+_WDTCPS_WDTCPS_28_3L EQU  H'FC'; Divider ratio 1:32
+_WDTCPS_WDTCPS_29_3L EQU  H'FD'; Divider ratio 1:32
+_WDTCPS_WDTCPS_30_3L EQU  H'FE'; Divider ratio 1:32
+_WDTCPS_WDTCPS_31_3L EQU  H'FF'; Divider ratio 1:65536; software control of WDTPS
+
+_WDTE_OFF_3L         EQU  H'9F'; WDT Disabled; SWDTEN is ignored
+_WDTE_SWDTEN_3L      EQU  H'BF'; WDT enabled/disabled by SWDTEN bit
+_WDTE_NSLEEP_3L      EQU  H'DF'; WDT enabled while sleep=0, suspended when sleep=1; SWDTEN ignored
+_WDTE_ON_3L          EQU  H'FF'; WDT enabled regardless of sleep
+
+;----- CONFIG3H Options --------------------------------------------------
+_WDTCWS_WDTCWS_0_3H  EQU  H'F8'; window delay = 87.5; no software control; keyed access required
+_WDTCWS_WDTCWS_1_3H  EQU  H'F9'; window delay = 75 percent of time; no software control; keyed access required
+_WDTCWS_WDTCWS_2_3H  EQU  H'FA'; window delay = 62.5 percent of time; no software control; keyed access required
+_WDTCWS_WDTCWS_3_3H  EQU  H'FB'; window delay = 50 percent of time; no software control; keyed access required
+_WDTCWS_WDTCWS_4_3H  EQU  H'FC'; window delay = 37.5 percent of time; no software control; keyed access required
+_WDTCWS_WDTCWS_5_3H  EQU  H'FD'; window delay = 25 percent of time; no software control; keyed access required
+_WDTCWS_WDTCWS_6_3H  EQU  H'FE'; window always open (100%); no software control; keyed access required
+_WDTCWS_WDTCWS_7_3H  EQU  H'FF'; window always open (100%); software control; keyed access not required
+
+_WDTCCS_LFINTOSC_3H  EQU  H'C7'; WDT reference clock is the 31.0 kHz LFINTOSC
+_WDTCCS_MFINTOSC_3H  EQU  H'CF'; WDT reference clock is the 32kHz MFINTOSC output
+_WDTCCS_SOSC_3H      EQU  H'D7'; WDT reference clock is SOSC
+_WDTCCS_SC_3H        EQU  H'FF'; Software Control
+
+;----- CONFIG4L Options --------------------------------------------------
+_BBSIZE_BBSIZE_8192_4L EQU  H'FB'; Boot Block size is 8192 words
+_BBSIZE_BBSIZE_4096_4L EQU  H'FC'; Boot Block size is 4096 words
+_BBSIZE_BBSIZE_2048_4L EQU  H'FD'; Boot Block size is 2048 words
+_BBSIZE_BBSIZE_1024_4L EQU  H'FE'; Boot Block size is 1024 words
+_BBSIZE_BBSIZE_512_4L EQU  H'FF'; Boot Block size is 512 words
+
+_BBEN_ON_4L          EQU  H'F7'; Boot block enabled
+_BBEN_OFF_4L         EQU  H'FF'; Boot block disabled
+
+_SAFEN_ON_4L         EQU  H'EF'; SAF enabled
+_SAFEN_OFF_4L        EQU  H'FF'; SAF disabled
+
+_WRTAPP_ON_4L        EQU  H'7F'; Application Block write protected
+_WRTAPP_OFF_4L       EQU  H'FF'; Application Block not write protected
+
+;----- CONFIG4H Options --------------------------------------------------
+_WRTB_ON_4H          EQU  H'FE'; Configuration registers (300000-30000Bh) write-protected
+_WRTB_OFF_4H         EQU  H'FF'; Configuration registers (300000-30000Bh) not write-protected
+
+_WRTC_ON_4H          EQU  H'FD'; Boot Block (000000-0007FFh) write-protected
+_WRTC_OFF_4H         EQU  H'FF'; Boot Block (000000-0007FFh) not write-protected
+
+_WRTD_ON_4H          EQU  H'FB'; Data EEPROM write-protected
+_WRTD_OFF_4H         EQU  H'FF'; Data EEPROM not write-protected
+
+_WRTSAF_ON_4H        EQU  H'F7'; SAF Write Protected
+_WRTSAF_OFF_4H       EQU  H'FF'; SAF not Write Protected
+
+_LVP_OFF_4H          EQU  H'DF'; HV on MCLR/VPP must be used for programming
+_LVP_ON_4H           EQU  H'FF'; Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE configuration bit is ignored
+
+;----- CONFIG5L Options --------------------------------------------------
+_CP_ON_5L            EQU  H'FE'; PFM and Data EEPROM code protection enabled
+_CP_OFF_5L           EQU  H'FF'; PFM and Data EEPROM code protection disabled
+
+;----- CONFIG5H Options --------------------------------------------------
+
+;----- DEVID Equates --------------------------------------------------
+_DEVID1          EQU  H'3FFFFE'
+_DEVID2          EQU  H'3FFFFF'
+
+;----- IDLOC Equates --------------------------------------------------
+_IDLOC0          EQU  H'200000'
+_IDLOC1          EQU  H'200001'
+_IDLOC2          EQU  H'200002'
+_IDLOC3          EQU  H'200003'
+_IDLOC4          EQU  H'200004'
+_IDLOC5          EQU  H'200005'
+_IDLOC6          EQU  H'200006'
+_IDLOC7          EQU  H'200007'
+_IDLOC8          EQU  H'200008'
+_IDLOC9          EQU  H'200009'
+_IDLOC10         EQU  H'20000A'
+_IDLOC11         EQU  H'20000B'
+_IDLOC12         EQU  H'20000C'
+_IDLOC13         EQU  H'20000D'
+_IDLOC14         EQU  H'20000E'
+_IDLOC15         EQU  H'20000F'
+
+        LIST
--- a/gputils/header/p18f26k83.inc
+++ b/gputils/header/p18f26k83.inc
@@ -0,0 +1,12753 @@
+        LIST
+
+;==========================================================================
+; Build date : Nov 22 2017
+;  MPASM PIC18F26K83 processor include
+; 
+;  (c) Copyright 1999-2017 Microchip Technology, All rights reserved
+;==========================================================================
+
+        NOLIST
+
+;==========================================================================
+;  This header file defines configurations, registers, and other useful
+;  bits of information for the PIC18F26K83 microcontroller.  These names
+;  are taken to match the data sheets as closely as possible.
+;
+;  Note that the processor must be selected before this file is included.
+;  The processor may be selected the following ways:
+;
+;       1. Command line switch:
+;               C:\MPASM MYFILE.ASM /PIC18F26K83
+;       2. LIST directive in the source file
+;               LIST   P=PIC18F26K83
+;       3. Processor Type entry in the MPASM full-screen interface
+;       4. Setting the processor in the MPLAB Project Dialog
+;==========================================================================
+
+;==========================================================================
+;
+;       Verify Processor
+;
+;==========================================================================
+        IFNDEF __18F26K83
+           MESSG "Processor-header file mismatch.  Verify selected processor."
+        ENDIF
+
+;==========================================================================
+;       18xxxx Family        EQUates
+;==========================================================================
+FSR0             EQU  0
+FSR1             EQU  1
+FSR2             EQU  2
+
+FAST             EQU  1
+
+W                EQU  0
+A                EQU  0
+ACCESS           EQU  0
+BANKED           EQU  1
+;==========================================================================
+
+;==========================================================================
+;       16Cxxx/17Cxxx Substitutions
+;==========================================================================
+  #define DDRA  TRISA      ; PIC17Cxxx SFR substitution
+  #define DDRB  TRISB      ; PIC17Cxxx SFR substitution
+  #define DDRC  TRISC      ; PIC17Cxxx SFR substitution
+  #define DDRD  TRISD      ; PIC17Cxxx SFR substitution
+  #define DDRE  TRISE      ; PIC17Cxxx SFR substitution
+
+;==========================================================================
+;
+;       Register Definitions
+;
+;==========================================================================
+
+;----- Register Files -----------------------------------------------------
+CIOCON           EQU  H'3700'
+RXERRCNT         EQU  H'3701'
+TXERRCNT         EQU  H'3702'
+BRGCON1          EQU  H'3703'
+BRGCON2          EQU  H'3704'
+BRGCON3          EQU  H'3705'
+RXFCON0          EQU  H'3706'
+RXFCON1          EQU  H'3707'
+RXF6SIDH         EQU  H'3708'
+RXF6SIDL         EQU  H'3709'
+RXF6EIDH         EQU  H'370A'
+RXF6EIDL         EQU  H'370B'
+RXF7SIDH         EQU  H'370C'
+RXF7SIDL         EQU  H'370D'
+RXF7EIDH         EQU  H'370E'
+RXF7EIDL         EQU  H'370F'
+RXF8SIDH         EQU  H'3710'
+RXF8SIDL         EQU  H'3711'
+RXF8EIDH         EQU  H'3712'
+RXF8EIDL         EQU  H'3713'
+RXF9SIDH         EQU  H'3714'
+RXF9SIDL         EQU  H'3715'
+RXF9EIDH         EQU  H'3716'
+RXF9EIDL         EQU  H'3717'
+RXF10SIDH        EQU  H'3718'
+RXF10SIDL        EQU  H'3719'
+RXF10EIDH        EQU  H'371A'
+RXF10EIDL        EQU  H'371B'
+RXF11SIDH        EQU  H'371C'
+RXF11SIDL        EQU  H'371D'
+RXF11EIDH        EQU  H'371E'
+RXF11EIDL        EQU  H'371F'
+RXF12SIDH        EQU  H'3720'
+RXF12SIDL        EQU  H'3721'
+RXF12EIDH        EQU  H'3722'
+RXF12EIDL        EQU  H'3723'
+RXF13SIDH        EQU  H'3724'
+RXF13SIDL        EQU  H'3725'
+RXF13EIDH        EQU  H'3726'
+RXF13EIDL        EQU  H'3727'
+RXF14SIDH        EQU  H'3728'
+RXF14SIDL        EQU  H'3729'
+RXF14EIDH        EQU  H'372A'
+RXF14EIDL        EQU  H'372B'
+RXF15SIDH        EQU  H'372C'
+RXF15SIDL        EQU  H'372D'
+RXF15EIDH        EQU  H'372E'
+RXF15EIDL        EQU  H'372F'
+SDFLC            EQU  H'3730'
+RXFBCON0         EQU  H'3731'
+RXFBCON1         EQU  H'3732'
+RXFBCON2         EQU  H'3733'
+RXFBCON3         EQU  H'3734'
+RXFBCON4         EQU  H'3735'
+RXFBCON5         EQU  H'3736'
+RXFBCON6         EQU  H'3737'
+RXFBCON7         EQU  H'3738'
+MSEL0            EQU  H'3739'
+MSEL1            EQU  H'373A'
+MSEL2            EQU  H'373B'
+MSEL3            EQU  H'373C'
+BSEL0            EQU  H'373D'
+BIE0             EQU  H'373E'
+TXBIE            EQU  H'373F'
+B0CON            EQU  H'3740'
+B0SIDH           EQU  H'3741'
+B0SIDL           EQU  H'3742'
+B0EIDH           EQU  H'3743'
+B0EIDL           EQU  H'3744'
+B0DLC            EQU  H'3745'
+B0D0             EQU  H'3746'
+B0D1             EQU  H'3747'
+B0D2             EQU  H'3748'
+B0D3             EQU  H'3749'
+B0D4             EQU  H'374A'
+B0D5             EQU  H'374B'
+B0D6             EQU  H'374C'
+B0D7             EQU  H'374D'
+CANSTAT_RO9      EQU  H'374E'
+CANCON_RO9       EQU  H'374F'
+B1CON            EQU  H'3750'
+B1SIDH           EQU  H'3751'
+B1SIDL           EQU  H'3752'
+B1EIDH           EQU  H'3753'
+B1EIDL           EQU  H'3754'
+B1DLC            EQU  H'3755'
+B1D0             EQU  H'3756'
+B1D1             EQU  H'3757'
+B1D2             EQU  H'3758'
+B1D3             EQU  H'3759'
+B1D4             EQU  H'375A'
+B1D5             EQU  H'375B'
+B1D6             EQU  H'375C'
+B1D7             EQU  H'375D'
+CANSTAT_RO8      EQU  H'375E'
+CANCON_RO8       EQU  H'375F'
+B2CON            EQU  H'3760'
+B2SIDH           EQU  H'3761'
+B2SIDL           EQU  H'3762'
+B2EIDH           EQU  H'3763'
+B2EIDL           EQU  H'3764'
+B2DLC            EQU  H'3765'
+B2D0             EQU  H'3766'
+B2D1             EQU  H'3767'
+B2D2             EQU  H'3768'
+B2D3             EQU  H'3769'
+B2D4             EQU  H'376A'
+B2D5             EQU  H'376B'
+B2D6             EQU  H'376C'
+B2D7             EQU  H'376D'
+CANSTAT_RO7      EQU  H'376E'
+CANCON_RO7       EQU  H'376F'
+B3CON            EQU  H'3770'
+B3SIDH           EQU  H'3771'
+B3SIDL           EQU  H'3772'
+B3EIDH           EQU  H'3773'
+B3EIDL           EQU  H'3774'
+B3DLC            EQU  H'3775'
+B3D0             EQU  H'3776'
+B3D1             EQU  H'3777'
+B3D2             EQU  H'3778'
+B3D3             EQU  H'3779'
+B3D4             EQU  H'377A'
+B3D5             EQU  H'377B'
+B3D6             EQU  H'377C'
+B3D7             EQU  H'377D'
+CANSTAT_RO6      EQU  H'377E'
+CANCON_RO6       EQU  H'377F'
+B4CON            EQU  H'3780'
+B4SIDH           EQU  H'3781'
+B4SIDL           EQU  H'3782'
+B4EIDH           EQU  H'3783'
+B4EIDL           EQU  H'3784'
+B4DLC            EQU  H'3785'
+B4D0             EQU  H'3786'
+B4D1             EQU  H'3787'
+B4D2             EQU  H'3788'
+B4D3             EQU  H'3789'
+B4D4             EQU  H'378A'
+B4D5             EQU  H'378B'
+B4D6             EQU  H'378C'
+B4D7             EQU  H'378D'
+CANSTAT_RO5      EQU  H'378E'
+CANCON_RO5       EQU  H'378F'
+B5CON            EQU  H'3790'
+B5SIDH           EQU  H'3791'
+B5SIDL           EQU  H'3792'
+B5EIDH           EQU  H'3793'
+B5EIDL           EQU  H'3794'
+B5DLC            EQU  H'3795'
+B5D0             EQU  H'3796'
+B5D1             EQU  H'3797'
+B5D2             EQU  H'3798'
+B5D3             EQU  H'3799'
+B5D4             EQU  H'379A'
+B5D5             EQU  H'379B'
+B5D6             EQU  H'379C'
+B5D7             EQU  H'379D'
+CANSTAT_RO4      EQU  H'379E'
+CANCON_RO4       EQU  H'379F'
+RXF0SIDH         EQU  H'37A0'
+RXF0SIDL         EQU  H'37A1'
+RXF0EIDH         EQU  H'37A2'
+RXF0EIDL         EQU  H'37A3'
+RXF1SIDH         EQU  H'37A4'
+RXF1SIDL         EQU  H'37A5'
+RXF1EIDH         EQU  H'37A6'
+RXF1EIDL         EQU  H'37A7'
+RXF2SIDH         EQU  H'37A8'
+RXF2SIDL         EQU  H'37A9'
+RXF2EIDH         EQU  H'37AA'
+RXF2EIDL         EQU  H'37AB'
+RXF3SIDH         EQU  H'37AC'
+RXF3SIDL         EQU  H'37AD'
+RXF3EIDH         EQU  H'37AE'
+RXF3EIDL         EQU  H'37AF'
+RXF4SIDH         EQU  H'37B0'
+RXF4SIDL         EQU  H'37B1'
+RXF4EIDH         EQU  H'37B2'
+RXF4EIDL         EQU  H'37B3'
+RXF5SIDH         EQU  H'37B4'
+RXF5SIDL         EQU  H'37B5'
+RXF5EIDH         EQU  H'37B6'
+RXF5EIDL         EQU  H'37B7'
+RXM0SIDH         EQU  H'37B8'
+RXM0SIDL         EQU  H'37B9'
+RXM0EIDH         EQU  H'37BA'
+RXM0EIDL         EQU  H'37BB'
+RXM1SIDH         EQU  H'37BC'
+RXM1SIDL         EQU  H'37BD'
+RXM1EIDH         EQU  H'37BE'
+RXM1EIDL         EQU  H'37BF'
+TXB2CON          EQU  H'37C0'
+TXB2SIDH         EQU  H'37C1'
+TXB2SIDL         EQU  H'37C2'
+TXB2EIDH         EQU  H'37C3'
+TXB2EIDL         EQU  H'37C4'
+TXB2DLC          EQU  H'37C5'
+TXB2D0           EQU  H'37C6'
+TXB2D1           EQU  H'37C7'
+TXB2D2           EQU  H'37C8'
+TXB2D3           EQU  H'37C9'
+TXB2D4           EQU  H'37CA'
+TXB2D5           EQU  H'37CB'
+TXB2D6           EQU  H'37CC'
+TXB2D7           EQU  H'37CD'
+CANSTAT_R03      EQU  H'37CE'
+CANCON_R03       EQU  H'37CF'
+TXB1CON          EQU  H'37D0'
+TXB1SIDH         EQU  H'37D1'
+TXB1SIDL         EQU  H'37D2'
+TXB1EIDH         EQU  H'37D3'
+TXB1EIDL         EQU  H'37D4'
+TXB1DLC          EQU  H'37D5'
+TXB1D0           EQU  H'37D6'
+TXB1D1           EQU  H'37D7'
+TXB1D2           EQU  H'37D8'
+TXB1D3           EQU  H'37D9'
+TXB1D4           EQU  H'37DA'
+TXB1D5           EQU  H'37DB'
+TXB1D6           EQU  H'37DC'
+TXB1D7           EQU  H'37DD'
+CANSTAT_RO2      EQU  H'37DE'
+CANCON_RO2       EQU  H'37DF'
+TXB0CON          EQU  H'37E0'
+TXB0SIDH         EQU  H'37E1'
+TXB0SIDL         EQU  H'37E2'
+TXB0EIDH         EQU  H'37E3'
+TXB0EIDL         EQU  H'37E4'
+TXB0DLC          EQU  H'37E5'
+TXB0D0           EQU  H'37E6'
+TXB0D1           EQU  H'37E7'
+TXB0D2           EQU  H'37E8'
+TXB0D3           EQU  H'37E9'
+TXB0D4           EQU  H'37EA'
+TXB0D5           EQU  H'37EB'
+TXB0D6           EQU  H'37EC'
+TXB0D7           EQU  H'37ED'
+CANSTAT_RO1      EQU  H'37EE'
+CANCON_RO1       EQU  H'37EF'
+RXB1CON          EQU  H'37F0'
+RXB1SIDH         EQU  H'37F1'
+RXB1SIDL         EQU  H'37F2'
+RXB1EIDH         EQU  H'37F3'
+RXB1EIDL         EQU  H'37F4'
+RXB1DLC          EQU  H'37F5'
+RXB1D0           EQU  H'37F6'
+RXB1D1           EQU  H'37F7'
+RXB1D2           EQU  H'37F8'
+RXB1D3           EQU  H'37F9'
+RXB1D4           EQU  H'37FA'
+RXB1D5           EQU  H'37FB'
+RXB1D6           EQU  H'37FC'
+RXB1D7           EQU  H'37FD'
+CANSTAT_RO0      EQU  H'37FE'
+CANCON_RO0       EQU  H'37FF'
+STATUS_CSHAD     EQU  H'3880'
+WREG_CSHAD       EQU  H'3881'
+BSR_CSHAD        EQU  H'3882'
+SHADCON          EQU  H'3883'
+STATUS_SHAD      EQU  H'3884'
+WREG_SHAD        EQU  H'3885'
+BSR_SHAD         EQU  H'3886'
+PCLATH_SHAD      EQU  H'3887'
+PCLATU_SHAD      EQU  H'3888'
+FSR0L_SHAD       EQU  H'3889'
+FSR0SH           EQU  H'3889'
+FSR0H_SHAD       EQU  H'388A'
+FSR1L_SHAD       EQU  H'388B'
+FSR1SH           EQU  H'388B'
+FSR1H_SHAD       EQU  H'388C'
+FSR2L_SHAD       EQU  H'388D'
+FSR2SH           EQU  H'388D'
+FSR2H_SHAD       EQU  H'388E'
+PRODL_SHAD       EQU  H'388F'
+PRODSH           EQU  H'388F'
+PRODH_SHAD       EQU  H'3890'
+IVTADL           EQU  H'389D'
+IVTADH           EQU  H'389E'
+IVTADU           EQU  H'389F'
+WDTCON0          EQU  H'395B'
+WDTCON1          EQU  H'395C'
+WDTPSL           EQU  H'395D'
+WDTPSH           EQU  H'395E'
+WDTTMR           EQU  H'395F'
+CRCDATA          EQU  H'3960'
+CRCDATL          EQU  H'3960'
+CRCDATH          EQU  H'3961'
+CRCACC           EQU  H'3962'
+CRCACCL          EQU  H'3962'
+CRCACCH          EQU  H'3963'
+CRCSHFT          EQU  H'3964'
+CRCSHIFTL        EQU  H'3964'
+CRCSHIFTH        EQU  H'3965'
+CRCXOR           EQU  H'3966'
+CRCXORL          EQU  H'3966'
+CRCXORH          EQU  H'3967'
+CRCCON0          EQU  H'3968'
+CRCCON1          EQU  H'3969'
+SCANLADR         EQU  H'3976'
+SCANLADRL        EQU  H'3976'
+SCANLADRH        EQU  H'3977'
+SCANLADRU        EQU  H'3978'
+SCANHADR         EQU  H'3979'
+SCANHADRL        EQU  H'3979'
+SCANHADRH        EQU  H'397A'
+SCANHADRU        EQU  H'397B'
+SCANCON0         EQU  H'397C'
+SCANTRIG         EQU  H'397D'
+IPR0             EQU  H'3980'
+IPR1             EQU  H'3981'
+IPR2             EQU  H'3982'
+IPR3             EQU  H'3983'
+IPR4             EQU  H'3984'
+IPR5             EQU  H'3985'
+IPR6             EQU  H'3986'
+IPR7             EQU  H'3987'
+IPR8             EQU  H'3988'
+IPR9             EQU  H'3989'
+PIE0             EQU  H'3990'
+PIE1             EQU  H'3991'
+PIE2             EQU  H'3992'
+PIE3             EQU  H'3993'
+PIE4             EQU  H'3994'
+PIE5             EQU  H'3995'
+PIE6             EQU  H'3996'
+PIE7             EQU  H'3997'
+PIE8             EQU  H'3998'
+PIE9             EQU  H'3999'
+PIR0             EQU  H'39A0'
+PIR1             EQU  H'39A1'
+PIR2             EQU  H'39A2'
+PIR3             EQU  H'39A3'
+PIR4             EQU  H'39A4'
+PIR5             EQU  H'39A5'
+PIR6             EQU  H'39A6'
+PIR7             EQU  H'39A7'
+PIR8             EQU  H'39A8'
+PIR9             EQU  H'39A9'
+PMD0             EQU  H'39C0'
+PMD1             EQU  H'39C1'
+PMD2             EQU  H'39C2'
+PMD3             EQU  H'39C3'
+PMD4             EQU  H'39C4'
+PMD5             EQU  H'39C5'
+PMD6             EQU  H'39C6'
+PMD7             EQU  H'39C7'
+BORCON           EQU  H'39D0'
+VREGCON          EQU  H'39D1'
+CPUDOZE          EQU  H'39D8'
+OSCCON1          EQU  H'39D9'
+OSCCON2          EQU  H'39DA'
+OSCCON3          EQU  H'39DB'
+OSCSTAT          EQU  H'39DC'
+OSCSTAT1         EQU  H'39DC'
+OSCEN            EQU  H'39DD'
+OSCTUNE          EQU  H'39DE'
+OSCFRQ           EQU  H'39DF'
+NVMADRL          EQU  H'39E0'
+NVMADRH          EQU  H'39E1'
+NVMDAT           EQU  H'39E3'
+NVMCON1          EQU  H'39E5'
+NVMCON2          EQU  H'39E6'
+PRLOCK           EQU  H'39EF'
+ISRPR            EQU  H'39F1'
+MAINPR           EQU  H'39F2'
+DMA1PR           EQU  H'39F3'
+DMA2PR           EQU  H'39F4'
+SCANPR           EQU  H'39F7'
+RA0PPS           EQU  H'3A00'
+RA1PPS           EQU  H'3A01'
+RA2PPS           EQU  H'3A02'
+RA3PPS           EQU  H'3A03'
+RA4PPS           EQU  H'3A04'
+RA5PPS           EQU  H'3A05'
+RA6PPS           EQU  H'3A06'
+RA7PPS           EQU  H'3A07'
+RB0PPS           EQU  H'3A08'
+RB1PPS           EQU  H'3A09'
+RB2PPS           EQU  H'3A0A'
+RB3PPS           EQU  H'3A0B'
+RB4PPS           EQU  H'3A0C'
+RB5PPS           EQU  H'3A0D'
+RB6PPS           EQU  H'3A0E'
+RB7PPS           EQU  H'3A0F'
+RC0PPS           EQU  H'3A10'
+RC1PPS           EQU  H'3A11'
+RC2PPS           EQU  H'3A12'
+RC3PPS           EQU  H'3A13'
+RC4PPS           EQU  H'3A14'
+RC5PPS           EQU  H'3A15'
+RC6PPS           EQU  H'3A16'
+RC7PPS           EQU  H'3A17'
+ANSELA           EQU  H'3A40'
+WPUA             EQU  H'3A41'
+ODCONA           EQU  H'3A42'
+SLRCONA          EQU  H'3A43'
+INLVLA           EQU  H'3A44'
+IOCAP            EQU  H'3A45'
+IOCAN            EQU  H'3A46'
+IOCAF            EQU  H'3A47'
+ANSELB           EQU  H'3A50'
+WPUB             EQU  H'3A51'
+ODCONB           EQU  H'3A52'
+SLRCONB          EQU  H'3A53'
+INLVLB           EQU  H'3A54'
+IOCBP            EQU  H'3A55'
+IOCBN            EQU  H'3A56'
+IOCBF            EQU  H'3A57'
+RB1I2C           EQU  H'3A5A'
+RB2I2C           EQU  H'3A5B'
+ANSELC           EQU  H'3A60'
+WPUC             EQU  H'3A61'
+ODCONC           EQU  H'3A62'
+SLRCONC          EQU  H'3A63'
+INLVLC           EQU  H'3A64'
+IOCCP            EQU  H'3A65'
+IOCCN            EQU  H'3A66'
+IOCCF            EQU  H'3A67'
+RC3I2C           EQU  H'3A6A'
+RC4I2C           EQU  H'3A6B'
+WPUE             EQU  H'3A81'
+INLVLE           EQU  H'3A84'
+IOCEP            EQU  H'3A85'
+IOCEN            EQU  H'3A86'
+IOCEF            EQU  H'3A87'
+PPSLOCK          EQU  H'3ABF'
+INT0PPS          EQU  H'3AC0'
+INT1PPS          EQU  H'3AC1'
+INT2PPS          EQU  H'3AC2'
+T0CKIPPS         EQU  H'3AC3'
+T1CKIPPS         EQU  H'3AC4'
+T1GPPS           EQU  H'3AC5'
+T3CKIPPS         EQU  H'3AC6'
+T3GPPS           EQU  H'3AC7'
+T5CKIPPS         EQU  H'3AC8'
+T5GPPS           EQU  H'3AC9'
+T2INPPS          EQU  H'3ACA'
+T4INPPS          EQU  H'3ACB'
+T6INPPS          EQU  H'3ACC'
+CCP1PPS          EQU  H'3ACD'
+CCP2PPS          EQU  H'3ACE'
+CCP3PPS          EQU  H'3ACF'
+CCP4PPS          EQU  H'3AD0'
+SMT1WINPPS       EQU  H'3AD1'
+SMT1SIGPPS       EQU  H'3AD2'
+SMT2WINPPS       EQU  H'3AD3'
+SMT2SIGPPS       EQU  H'3AD4'
+CWG1INPPS        EQU  H'3AD5'
+CWG2INPPS        EQU  H'3AD6'
+CWG3INPPS        EQU  H'3AD7'
+MD1CARLPPS       EQU  H'3AD8'
+MD1CARHPPS       EQU  H'3AD9'
+MD1SRCPPS        EQU  H'3ADA'
+CLCIN0PPS        EQU  H'3ADB'
+CLCIN1PPS        EQU  H'3ADC'
+CLCIN2PPS        EQU  H'3ADD'
+CLCIN3PPS        EQU  H'3ADE'
+ADACTPPS         EQU  H'3ADF'
+SPI1SCKPPS       EQU  H'3AE0'
+SPI1SDIPPS       EQU  H'3AE1'
+SPI1SSPPS        EQU  H'3AE2'
+I2C1SCLPPS       EQU  H'3AE3'
+I2C1SDAPPS       EQU  H'3AE4'
+I2C2SCLPPS       EQU  H'3AE5'
+I2C2SDAPPS       EQU  H'3AE6'
+U1RXPPS          EQU  H'3AE7'
+U1CTSPPS         EQU  H'3AE8'
+U2RXPPS          EQU  H'3AEA'
+U2CTSPPS         EQU  H'3AEB'
+CANRXPPS         EQU  H'3AED'
+DMA2BUF          EQU  H'3BC9'
+DMA2DCNT         EQU  H'3BCA'
+DMA2DCNTL        EQU  H'3BCA'
+DMA2DCNTH        EQU  H'3BCB'
+DMA2DPTR         EQU  H'3BCC'
+DMA2DPTRL        EQU  H'3BCC'
+DMA2DPTRH        EQU  H'3BCD'
+DMA2DSZ          EQU  H'3BCE'
+DMA2DSZL         EQU  H'3BCE'
+DMA2DSZH         EQU  H'3BCF'
+DMA2DSA          EQU  H'3BD0'
+DMA2DSAL         EQU  H'3BD0'
+DMA2DSAH         EQU  H'3BD1'
+DMA2SCNT         EQU  H'3BD2'
+DMA2SCNTL        EQU  H'3BD2'
+DMA2SCNTH        EQU  H'3BD3'
+DMA2SPTR         EQU  H'3BD4'
+DMA2SPTRL        EQU  H'3BD4'
+DMA2SPTRH        EQU  H'3BD5'
+DMA2SPTRU        EQU  H'3BD6'
+DMA2SSZ          EQU  H'3BD7'
+DMA2SSZL         EQU  H'3BD7'
+DMA2SSZH         EQU  H'3BD8'
+DMA2SSA          EQU  H'3BD9'
+DMA2SSAL         EQU  H'3BD9'
+DMA2SSAH         EQU  H'3BDA'
+DMA2SSAU         EQU  H'3BDB'
+DMA2CON0         EQU  H'3BDC'
+DMA2CON1         EQU  H'3BDD'
+DMA2AIRQ         EQU  H'3BDE'
+DMA2SIRQ         EQU  H'3BDF'
+DMA1BUF          EQU  H'3BE9'
+DMA1DCNT         EQU  H'3BEA'
+DMA1DCNTL        EQU  H'3BEA'
+DMA1DCNTH        EQU  H'3BEB'
+DMA1DPTR         EQU  H'3BEC'
+DMA1DPTRL        EQU  H'3BEC'
+DMA1DPTRH        EQU  H'3BED'
+DMA1DSZ          EQU  H'3BEE'
+DMA1DSZL         EQU  H'3BEE'
+DMA1DSZH         EQU  H'3BEF'
+DMA1DSA          EQU  H'3BF0'
+DMA1DSAL         EQU  H'3BF0'
+DMA1DSAH         EQU  H'3BF1'
+DMA1SCNT         EQU  H'3BF2'
+DMA1SCNTL        EQU  H'3BF2'
+DMA1SCNTH        EQU  H'3BF3'
+DMA1SPTR         EQU  H'3BF4'
+DMA1SPTRL        EQU  H'3BF4'
+DMA1SPTRH        EQU  H'3BF5'
+DMA1SPTRU        EQU  H'3BF6'
+DMA1SSZ          EQU  H'3BF7'
+DMA1SSZL         EQU  H'3BF7'
+DMA1SSZH         EQU  H'3BF8'
+DMA1SSA          EQU  H'3BF9'
+DMA1SSAL         EQU  H'3BF9'
+DMA1SSAH         EQU  H'3BFA'
+DMA1SSAU         EQU  H'3BFB'
+DMA1CON0         EQU  H'3BFC'
+DMA1CON1         EQU  H'3BFD'
+DMA1AIRQ         EQU  H'3BFE'
+DMA1SIRQ         EQU  H'3BFF'
+CLC4CON          EQU  H'3C56'
+CLC4POL          EQU  H'3C57'
+CLC4SEL0         EQU  H'3C58'
+CLC4SEL1         EQU  H'3C59'
+CLC4SEL2         EQU  H'3C5A'
+CLC4SEL3         EQU  H'3C5B'
+CLC4GLS0         EQU  H'3C5C'
+CLC4GLS1         EQU  H'3C5D'
+CLC4GLS2         EQU  H'3C5E'
+CLC4GLS3         EQU  H'3C5F'
+CLC3CON          EQU  H'3C60'
+CLC3POL          EQU  H'3C61'
+CLC3SEL0         EQU  H'3C62'
+CLC3SEL1         EQU  H'3C63'
+CLC3SEL2         EQU  H'3C64'
+CLC3SEL3         EQU  H'3C65'
+CLC3GLS0         EQU  H'3C66'
+CLC3GLS1         EQU  H'3C67'
+CLC3GLS2         EQU  H'3C68'
+CLC3GLS3         EQU  H'3C69'
+CLC2CON          EQU  H'3C6A'
+CLC2POL          EQU  H'3C6B'
+CLC2SEL0         EQU  H'3C6C'
+CLC2SEL1         EQU  H'3C6D'
+CLC2SEL2         EQU  H'3C6E'
+CLC2SEL3         EQU  H'3C6F'
+CLC2GLS0         EQU  H'3C70'
+CLC2GLS1         EQU  H'3C71'
+CLC2GLS2         EQU  H'3C72'
+CLC2GLS3         EQU  H'3C73'
+CLC1CON          EQU  H'3C74'
+CLC1POL          EQU  H'3C75'
+CLC1SEL0         EQU  H'3C76'
+CLC1SEL1         EQU  H'3C77'
+CLC1SEL2         EQU  H'3C78'
+CLC1SEL3         EQU  H'3C79'
+CLC1GLS0         EQU  H'3C7A'
+CLC1GLS1         EQU  H'3C7B'
+CLC1GLS2         EQU  H'3C7C'
+CLC1GLS3         EQU  H'3C7D'
+CLCDATA0         EQU  H'3C7E'
+CLKRCON          EQU  H'3CE5'
+CLKRCLK          EQU  H'3CE6'
+MD1CON0          EQU  H'3CFA'
+MD1CON1          EQU  H'3CFB'
+MD1SRC           EQU  H'3CFC'
+MD1CARL          EQU  H'3CFD'
+MD1CARH          EQU  H'3CFE'
+SPI1RXB          EQU  H'3D10'
+SPI1TXB          EQU  H'3D11'
+SPI1TCNT         EQU  H'3D12'
+SPI1TCNTL        EQU  H'3D12'
+SPI1TCNTH        EQU  H'3D13'
+SPI1CON0         EQU  H'3D14'
+SPI1CON1         EQU  H'3D15'
+SPI1CON2         EQU  H'3D16'
+SPI1STATUS       EQU  H'3D17'
+SPI1TWIDTH       EQU  H'3D18'
+SPI1BAUD         EQU  H'3D19'
+SPI1INTF         EQU  H'3D1A'
+SPI1INTE         EQU  H'3D1B'
+SPI1CLK          EQU  H'3D1C'
+I2C2RXB          EQU  H'3D54'
+I2C2TXB          EQU  H'3D55'
+I2C2CNT          EQU  H'3D56'
+I2C2ADB0         EQU  H'3D57'
+I2C2ADB1         EQU  H'3D58'
+I2C2ADR0         EQU  H'3D59'
+I2C2ADR1         EQU  H'3D5A'
+I2C2ADR2         EQU  H'3D5B'
+I2C2ADR3         EQU  H'3D5C'
+I2C2CON0         EQU  H'3D5D'
+I2C2CON1         EQU  H'3D5E'
+I2C2CON2         EQU  H'3D5F'
+I2C2ERR          EQU  H'3D60'
+I2C2STAT0        EQU  H'3D61'
+I2C2STAT1        EQU  H'3D62'
+I2C2PIR          EQU  H'3D63'
+I2C2PIE          EQU  H'3D64'
+I2C2CLK          EQU  H'3D65'
+I2C2BTO          EQU  H'3D66'
+I2C1RXB          EQU  H'3D6A'
+I2C1TXB          EQU  H'3D6B'
+I2C1CNT          EQU  H'3D6C'
+I2C1ADB0         EQU  H'3D6D'
+I2C1ADB1         EQU  H'3D6E'
+I2C1ADR0         EQU  H'3D6F'
+I2C1ADR1         EQU  H'3D70'
+I2C1ADR2         EQU  H'3D71'
+I2C1ADR3         EQU  H'3D72'
+I2C1CON0         EQU  H'3D73'
+I2C1CON1         EQU  H'3D74'
+I2C1CON2         EQU  H'3D75'
+I2C1ERR          EQU  H'3D76'
+I2C1STAT0        EQU  H'3D77'
+I2C1STAT1        EQU  H'3D78'
+I2C1PIR          EQU  H'3D79'
+I2C1PIE          EQU  H'3D7A'
+I2C1CLK          EQU  H'3D7B'
+I2C1BTO          EQU  H'3D7C'
+U2RXB            EQU  H'3DD0'
+U2RXBL           EQU  H'3DD0'
+U2RXCHK          EQU  H'3DD1'
+U2TXB            EQU  H'3DD2'
+U2TXBL           EQU  H'3DD2'
+U2TXCHK          EQU  H'3DD3'
+U2P1             EQU  H'3DD4'
+U2P1L            EQU  H'3DD4'
+U2P1H            EQU  H'3DD5'
+U2P2             EQU  H'3DD6'
+U2P2L            EQU  H'3DD6'
+U2P2H            EQU  H'3DD7'
+U2P3             EQU  H'3DD8'
+U2P3L            EQU  H'3DD8'
+U2P3H            EQU  H'3DD9'
+U2CON0           EQU  H'3DDA'
+U2CON1           EQU  H'3DDB'
+U2CON2           EQU  H'3DDC'
+U2BRG            EQU  H'3DDD'
+U2BRGL           EQU  H'3DDD'
+U2BRGH           EQU  H'3DDE'
+U2FIFO           EQU  H'3DDF'
+U2UIR            EQU  H'3DE0'
+U2ERRIR          EQU  H'3DE1'
+U2ERRIE          EQU  H'3DE2'
+U1RXB            EQU  H'3DE8'
+U1RXBL           EQU  H'3DE8'
+U1RXCHK          EQU  H'3DE9'
+U1TXB            EQU  H'3DEA'
+U1TXBL           EQU  H'3DEA'
+U1TXCHK          EQU  H'3DEB'
+U1P1             EQU  H'3DEC'
+U1P1L            EQU  H'3DEC'
+U1P1H            EQU  H'3DED'
+U1P2             EQU  H'3DEE'
+U1P2L            EQU  H'3DEE'
+U1P2H            EQU  H'3DEF'
+U1P3             EQU  H'3DF0'
+U1P3L            EQU  H'3DF0'
+U1P3H            EQU  H'3DF1'
+U1CON0           EQU  H'3DF2'
+U1CON1           EQU  H'3DF3'
+U1CON2           EQU  H'3DF4'
+U1BRG            EQU  H'3DF5'
+U1BRGL           EQU  H'3DF5'
+U1BRGH           EQU  H'3DF6'
+U1FIFO           EQU  H'3DF7'
+U1UIR            EQU  H'3DF8'
+U1ERRIR          EQU  H'3DF9'
+U1ERRIE          EQU  H'3DFA'
+DAC1CON1         EQU  H'3E9C'
+DAC1CON0         EQU  H'3E9E'
+CM2CON0          EQU  H'3EB8'
+CM2CON1          EQU  H'3EB9'
+CM2NCH           EQU  H'3EBA'
+CM2PCH           EQU  H'3EBB'
+CM1CON0          EQU  H'3EBC'
+CM1CON1          EQU  H'3EBD'
+CM1NCH           EQU  H'3EBE'
+CM1PCH           EQU  H'3EBF'
+CMOUT            EQU  H'3EC0'
+FVRCON           EQU  H'3EC1'
+ZCDCON           EQU  H'3EC3'
+HLVDCON0         EQU  H'3EC9'
+HLVDCON1         EQU  H'3ECA'
+ADCP             EQU  H'3ED7'
+ADLTH            EQU  H'3EDE'
+ADLTHL           EQU  H'3EDE'
+ADLTHH           EQU  H'3EDF'
+ADUTH            EQU  H'3EE0'
+ADUTHL           EQU  H'3EE0'
+ADUTHH           EQU  H'3EE1'
+ADERR            EQU  H'3EE2'
+ADERRL           EQU  H'3EE2'
+ADERRH           EQU  H'3EE3'
+ADSTPT           EQU  H'3EE4'
+ADSTPTL          EQU  H'3EE4'
+ADSTPTH          EQU  H'3EE5'
+ADFLTR           EQU  H'3EE6'
+ADFLTRL          EQU  H'3EE6'
+ADFLTRH          EQU  H'3EE7'
+ADACC            EQU  H'3EE8'
+ADACCL           EQU  H'3EE8'
+ADACCH           EQU  H'3EE9'
+ADACCU           EQU  H'3EEA'
+ADCNT            EQU  H'3EEB'
+ADRPT            EQU  H'3EEC'
+ADPREV           EQU  H'3EED'
+ADPREVL          EQU  H'3EED'
+ADPREVH          EQU  H'3EEE'
+ADRES            EQU  H'3EEF'
+ADRESL           EQU  H'3EEF'
+ADRESH           EQU  H'3EF0'
+ADPCH            EQU  H'3EF1'
+ADACQ            EQU  H'3EF3'
+ADACQL           EQU  H'3EF3'
+ADACQH           EQU  H'3EF4'
+ADCAP            EQU  H'3EF5'
+ADPRE            EQU  H'3EF6'
+ADPREL           EQU  H'3EF6'
+ADPREH           EQU  H'3EF7'
+ADCON0           EQU  H'3EF8'
+ADCON1           EQU  H'3EF9'
+ADCON2           EQU  H'3EFA'
+ADCON3           EQU  H'3EFB'
+ADSTAT           EQU  H'3EFC'
+ADREF            EQU  H'3EFD'
+ADACT            EQU  H'3EFE'
+ADCLK            EQU  H'3EFF'
+SMT2TMR          EQU  H'3F00'
+SMT2TMRL         EQU  H'3F00'
+SMT2TMRH         EQU  H'3F01'
+SMT2TMRU         EQU  H'3F02'
+SMT2CPR          EQU  H'3F03'
+SMT2CPRL         EQU  H'3F03'
+SMT2CPRH         EQU  H'3F04'
+SMT2CPRU         EQU  H'3F05'
+SMT2CPW          EQU  H'3F06'
+SMT2CPWL         EQU  H'3F06'
+SMT2CPWH         EQU  H'3F07'
+SMT2CPWU         EQU  H'3F08'
+SMT2PR           EQU  H'3F09'
+SMT2PRL          EQU  H'3F09'
+SMT2PRH          EQU  H'3F0A'
+SMT2PRU          EQU  H'3F0B'
+SMT2CON0         EQU  H'3F0C'
+SMT2CON1         EQU  H'3F0D'
+SMT2STAT         EQU  H'3F0E'
+SMT2CLK          EQU  H'3F0F'
+SMT2SIG          EQU  H'3F10'
+SMT2WIN          EQU  H'3F11'
+SMT1TMR          EQU  H'3F12'
+SMT1TMRL         EQU  H'3F12'
+SMT1TMRH         EQU  H'3F13'
+SMT1TMRU         EQU  H'3F14'
+SMT1CPR          EQU  H'3F15'
+SMT1CPRL         EQU  H'3F15'
+SMT1CPRH         EQU  H'3F16'
+SMT1CPRU         EQU  H'3F17'
+SMT1CPW          EQU  H'3F18'
+SMT1CPWL         EQU  H'3F18'
+SMT1CPWH         EQU  H'3F19'
+SMT1CPWU         EQU  H'3F1A'
+SMT1PR           EQU  H'3F1B'
+SMT1PRL          EQU  H'3F1B'
+SMT1PRH          EQU  H'3F1C'
+SMT1PRU          EQU  H'3F1D'
+SMT1CON0         EQU  H'3F1E'
+SMT1CON1         EQU  H'3F1F'
+SMT1STAT         EQU  H'3F20'
+SMT1CLK          EQU  H'3F21'
+SMT1SIG          EQU  H'3F22'
+SMT1WIN          EQU  H'3F23'
+NCO1ACC          EQU  H'3F38'
+NCO1ACCL         EQU  H'3F38'
+NCO1ACCH         EQU  H'3F39'
+NCO1ACCU         EQU  H'3F3A'
+NCO1INC          EQU  H'3F3B'
+NCO1INCL         EQU  H'3F3B'
+NCO1INCH         EQU  H'3F3C'
+NCO1INCU         EQU  H'3F3D'
+NCO1CON          EQU  H'3F3E'
+NCO1CLK          EQU  H'3F3F'
+CWG3CLK          EQU  H'3F40'
+CWG3CLKCON       EQU  H'3F40'
+CWG3ISM          EQU  H'3F41'
+CWG3DBR          EQU  H'3F42'
+CWG3DBF          EQU  H'3F43'
+CWG3CON0         EQU  H'3F44'
+CWG3CON1         EQU  H'3F45'
+CWG3AS0          EQU  H'3F46'
+CWG3AS1          EQU  H'3F47'
+CWG3STR          EQU  H'3F48'
+CWG2CLK          EQU  H'3F49'
+CWG2CLKCON       EQU  H'3F49'
+CWG2ISM          EQU  H'3F4A'
+CWG2DBR          EQU  H'3F4B'
+CWG2DBF          EQU  H'3F4C'
+CWG2CON0         EQU  H'3F4D'
+CWG2CON1         EQU  H'3F4E'
+CWG2AS0          EQU  H'3F4F'
+CWG2AS1          EQU  H'3F50'
+CWG2STR          EQU  H'3F51'
+CWG1CLK          EQU  H'3F52'
+CWG1CLKCON       EQU  H'3F52'
+CWG1ISM          EQU  H'3F53'
+CWG1DBR          EQU  H'3F54'
+CWG1DBF          EQU  H'3F55'
+CWG1CON0         EQU  H'3F56'
+CWG1CON1         EQU  H'3F57'
+CWG1AS0          EQU  H'3F58'
+CWG1AS1          EQU  H'3F59'
+CWG1STR          EQU  H'3F5A'
+CCPTMRS0         EQU  H'3F5E'
+CCPTMRS1         EQU  H'3F5F'
+PWM8DCL          EQU  H'3F60'
+PWM8DCH          EQU  H'3F61'
+PWM8CON          EQU  H'3F62'
+PWM7DCL          EQU  H'3F64'
+PWM7DCH          EQU  H'3F65'
+PWM7CON          EQU  H'3F66'
+PWM6DCL          EQU  H'3F68'
+PWM6DCH          EQU  H'3F69'
+PWM6CON          EQU  H'3F6A'
+PWM5DCL          EQU  H'3F6C'
+PWM5DCH          EQU  H'3F6D'
+PWM5CON          EQU  H'3F6E'
+CCPR4            EQU  H'3F70'
+CCPR4L           EQU  H'3F70'
+CCPR4H           EQU  H'3F71'
+CCP4CON          EQU  H'3F72'
+CCP4CAP          EQU  H'3F73'
+CCPR3            EQU  H'3F74'
+CCPR3L           EQU  H'3F74'
+CCPR3H           EQU  H'3F75'
+CCP3CON          EQU  H'3F76'
+CCP3CAP          EQU  H'3F77'
+CCPR2            EQU  H'3F78'
+CCPR2L           EQU  H'3F78'
+CCPR2H           EQU  H'3F79'
+CCP2CON          EQU  H'3F7A'
+CCP2CAP          EQU  H'3F7B'
+CCPR1            EQU  H'3F7C'
+CCPR1L           EQU  H'3F7C'
+CCPR1H           EQU  H'3F7D'
+CCP1CON          EQU  H'3F7E'
+CCP1CAP          EQU  H'3F7F'
+RXB0CON          EQU  H'3F80'
+RXB0SIDH         EQU  H'3F81'
+RXB0SIDL         EQU  H'3F82'
+RXB0EIDH         EQU  H'3F83'
+RXB0EIDL         EQU  H'3F84'
+RXB0DLC          EQU  H'3F85'
+RXB0D0           EQU  H'3F86'
+RXB0D1           EQU  H'3F87'
+RXB0D2           EQU  H'3F88'
+RXB0D3           EQU  H'3F89'
+RXB0D4           EQU  H'3F8A'
+RXB0D5           EQU  H'3F8B'
+RXB0D6           EQU  H'3F8C'
+RXB0D7           EQU  H'3F8D'
+CANSTAT          EQU  H'3F8E'
+CANCON           EQU  H'3F8F'
+COMSTAT          EQU  H'3F90'
+ECANCON          EQU  H'3F91'
+T6TMR            EQU  H'3F92'
+TMR6             EQU  H'3F92'
+PR6              EQU  H'3F93'
+T6PR             EQU  H'3F93'
+T6CON            EQU  H'3F94'
+T6HLT            EQU  H'3F95'
+T6CLK            EQU  H'3F96'
+T6CLKCON         EQU  H'3F96'
+T6RST            EQU  H'3F97'
+TMR5L            EQU  H'3F98'
+TMR5H            EQU  H'3F99'
+T5CON            EQU  H'3F9A'
+TMR5CON          EQU  H'3F9A'
+T5GCON           EQU  H'3F9B'
+TMR5GCON         EQU  H'3F9B'
+T5GATE           EQU  H'3F9C'
+TMR5GATE         EQU  H'3F9C'
+T5CLK            EQU  H'3F9D'
+TMR5CLK          EQU  H'3F9D'
+T4TMR            EQU  H'3F9E'
+TMR4             EQU  H'3F9E'
+PR4              EQU  H'3F9F'
+T4PR             EQU  H'3F9F'
+T4CON            EQU  H'3FA0'
+T4HLT            EQU  H'3FA1'
+T4CLK            EQU  H'3FA2'
+T4CLKCON         EQU  H'3FA2'
+T4RST            EQU  H'3FA3'
+TMR3L            EQU  H'3FA4'
+TMR3H            EQU  H'3FA5'
+T3CON            EQU  H'3FA6'
+TMR3CON          EQU  H'3FA6'
+T3GCON           EQU  H'3FA7'
+TMR3GCON         EQU  H'3FA7'
+T3GATE           EQU  H'3FA8'
+TMR3GATE         EQU  H'3FA8'
+T3CLK            EQU  H'3FA9'
+TMR3CLK          EQU  H'3FA9'
+T2TMR            EQU  H'3FAA'
+TMR2             EQU  H'3FAA'
+PR2              EQU  H'3FAB'
+T2PR             EQU  H'3FAB'
+T2CON            EQU  H'3FAC'
+T2HLT            EQU  H'3FAD'
+T2CLK            EQU  H'3FAE'
+T2CLKCON         EQU  H'3FAE'
+T2RST            EQU  H'3FAF'
+TMR1L            EQU  H'3FB0'
+TMR1H            EQU  H'3FB1'
+T1CON            EQU  H'3FB2'
+TMR1CON          EQU  H'3FB2'
+T1GCON           EQU  H'3FB3'
+TMR1GCON         EQU  H'3FB3'
+T1GATE           EQU  H'3FB4'
+TMR1GATE         EQU  H'3FB4'
+T1CLK            EQU  H'3FB5'
+TMR1CLK          EQU  H'3FB5'
+TMR0             EQU  H'3FB6'
+TMR0L            EQU  H'3FB6'
+PR0              EQU  H'3FB7'
+TMR0H            EQU  H'3FB7'
+T0CON0           EQU  H'3FB8'
+T0CON1           EQU  H'3FB9'
+LATA             EQU  H'3FBA'
+LATB             EQU  H'3FBB'
+LATC             EQU  H'3FBC'
+TRISA            EQU  H'3FC2'
+TRISB            EQU  H'3FC3'
+TRISC            EQU  H'3FC4'
+PORTA            EQU  H'3FCA'
+PORTB            EQU  H'3FCB'
+PORTC            EQU  H'3FCC'
+PORTE            EQU  H'3FCE'
+INTCON0          EQU  H'3FD2'
+INTCON1          EQU  H'3FD3'
+IVTLOCK          EQU  H'3FD4'
+IVTBASE          EQU  H'3FD5'
+IVTBASEL         EQU  H'3FD5'
+IVTBASEH         EQU  H'3FD6'
+IVTBASEU         EQU  H'3FD7'
+STATUS           EQU  H'3FD8'
+FSR2L            EQU  H'3FD9'
+FSR2H            EQU  H'3FDA'
+PLUSW2           EQU  H'3FDB'
+PREINC2          EQU  H'3FDC'
+POSTDEC2         EQU  H'3FDD'
+POSTINC2         EQU  H'3FDE'
+INDF2            EQU  H'3FDF'
+BSR              EQU  H'3FE0'
+FSR1L            EQU  H'3FE1'
+FSR1H            EQU  H'3FE2'
+PLUSW1           EQU  H'3FE3'
+PREINC1          EQU  H'3FE4'
+POSTDEC1         EQU  H'3FE5'
+POSTINC1         EQU  H'3FE6'
+INDF1            EQU  H'3FE7'
+WREG             EQU  H'3FE8'
+FSR0L            EQU  H'3FE9'
+FSR0H            EQU  H'3FEA'
+PLUSW0           EQU  H'3FEB'
+PREINC0          EQU  H'3FEC'
+POSTDEC0         EQU  H'3FED'
+POSTINC0         EQU  H'3FEE'
+INDF0            EQU  H'3FEF'
+PCON0            EQU  H'3FF0'
+PCON1            EQU  H'3FF1'
+PROD             EQU  H'3FF3'
+PRODL            EQU  H'3FF3'
+PRODH            EQU  H'3FF4'
+TABLAT           EQU  H'3FF5'
+TBLPTR           EQU  H'3FF6'
+TBLPTRL          EQU  H'3FF6'
+TBLPTRH          EQU  H'3FF7'
+TBLPTRU          EQU  H'3FF8'
+PC               EQU  H'3FF9'
+PCL              EQU  H'3FF9'
+PCLATH           EQU  H'3FFA'
+PCLATU           EQU  H'3FFB'
+STKPTR           EQU  H'3FFC'
+TOS              EQU  H'3FFD'
+TOSL             EQU  H'3FFD'
+TOSH             EQU  H'3FFE'
+TOSU             EQU  H'3FFF'
+
+;----- CIOCON Bits -----------------------------------------------------
+CLKSEL           EQU  H'0000'
+TX1SRC           EQU  H'0007'
+
+
+;----- RXERRCNT Bits -----------------------------------------------------
+REC0             EQU  H'0000'
+REC1             EQU  H'0001'
+REC2             EQU  H'0002'
+REC3             EQU  H'0003'
+REC4             EQU  H'0004'
+REC5             EQU  H'0005'
+REC6             EQU  H'0006'
+REC7             EQU  H'0007'
+
+
+
+;----- TXERRCNT Bits -----------------------------------------------------
+TEC0             EQU  H'0000'
+TEC1             EQU  H'0001'
+TEC2             EQU  H'0002'
+TEC3             EQU  H'0003'
+TEC4             EQU  H'0004'
+TEC5             EQU  H'0005'
+TEC6             EQU  H'0006'
+TEC7             EQU  H'0007'
+
+
+
+;----- BRGCON1 Bits -----------------------------------------------------
+BRP0             EQU  H'0000'
+BRP1             EQU  H'0001'
+BRP2             EQU  H'0002'
+BRP3             EQU  H'0003'
+BRP4             EQU  H'0004'
+BRP5             EQU  H'0005'
+SJW0             EQU  H'0006'
+SJW1             EQU  H'0007'
+
+
+
+;----- BRGCON2 Bits -----------------------------------------------------
+PRSEG0           EQU  H'0000'
+PRSEG1           EQU  H'0001'
+PRSEG2           EQU  H'0002'
+SEG1PH0          EQU  H'0003'
+SEG1PH1          EQU  H'0004'
+SEG1PH2          EQU  H'0005'
+SAM              EQU  H'0006'
+SEG2PHTS         EQU  H'0007'
+
+
+
+;----- BRGCON3 Bits -----------------------------------------------------
+SEG2PH0          EQU  H'0000'
+SEG2PH1          EQU  H'0001'
+SEG2PH2          EQU  H'0002'
+WAKFIL           EQU  H'0006'
+WAKDIS           EQU  H'0007'
+
+
+
+;----- RXFCON0 Bits -----------------------------------------------------
+RXF0EN           EQU  H'0000'
+RXF1EN           EQU  H'0001'
+RXF2EN           EQU  H'0002'
+RXF3EN           EQU  H'0003'
+RXF4EN           EQU  H'0004'
+RXF5EN           EQU  H'0005'
+RXF6EN           EQU  H'0006'
+RXF7EN           EQU  H'0007'
+
+
+;----- RXFCON1 Bits -----------------------------------------------------
+RXF8EN           EQU  H'0000'
+RXF9EN           EQU  H'0001'
+RXF10EN          EQU  H'0002'
+RXF11EN          EQU  H'0003'
+RXF12EN          EQU  H'0004'
+RXF13EN          EQU  H'0005'
+RXF14EN          EQU  H'0006'
+RXF15EN          EQU  H'0007'
+
+
+;----- RXF6SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF6SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDF            EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF6EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF6EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF7SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF7SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF7EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF7EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF8SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF8SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF8EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF8EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF9SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF9SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF9EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF9EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF10SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF10SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF10EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF10EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF11SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF11SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF11EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF11EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF12SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF12SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF12EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF12EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF13SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF13SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF13EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF13EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF14SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF14SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF14EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF14EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF15SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF15SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF15EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF15EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- SDFLC Bits -----------------------------------------------------
+FLC0             EQU  H'0000'
+FLC1             EQU  H'0001'
+FLC2             EQU  H'0002'
+FLC3             EQU  H'0003'
+FLC4             EQU  H'0004'
+
+
+;----- RXFBCON0 Bits -----------------------------------------------------
+F0BP_0           EQU  H'0000'
+F0BP_1           EQU  H'0001'
+F0BP_2           EQU  H'0002'
+F0BP_3           EQU  H'0003'
+F1BP_0           EQU  H'0004'
+F1BP_1           EQU  H'0005'
+F1BP_2           EQU  H'0006'
+F1BP_3           EQU  H'0007'
+
+
+;----- RXFBCON1 Bits -----------------------------------------------------
+F2BP_0           EQU  H'0000'
+F2BP_1           EQU  H'0001'
+F2BP_2           EQU  H'0002'
+F2BP_3           EQU  H'0003'
+F3BP_0           EQU  H'0004'
+F3BP_1           EQU  H'0005'
+F3BP_2           EQU  H'0006'
+F3BP_3           EQU  H'0007'
+
+
+;----- RXFBCON2 Bits -----------------------------------------------------
+F4BP_0           EQU  H'0000'
+F4BP_1           EQU  H'0001'
+F4BP_2           EQU  H'0002'
+F4BP_3           EQU  H'0003'
+F5BP_0           EQU  H'0004'
+F5BP_1           EQU  H'0005'
+F5BP_2           EQU  H'0006'
+F5BP_3           EQU  H'0007'
+
+
+;----- RXFBCON3 Bits -----------------------------------------------------
+F6BP_0           EQU  H'0000'
+F6BP_1           EQU  H'0001'
+F6BP_2           EQU  H'0002'
+F6BP_3           EQU  H'0003'
+F7BP_0           EQU  H'0004'
+F7BP_1           EQU  H'0005'
+F7BP_2           EQU  H'0006'
+F7BP_3           EQU  H'0007'
+
+
+;----- RXFBCON4 Bits -----------------------------------------------------
+F8BP_0           EQU  H'0000'
+F8BP_1           EQU  H'0001'
+F8BP_2           EQU  H'0002'
+F8BP_3           EQU  H'0003'
+F9BP_0           EQU  H'0004'
+F9BP_1           EQU  H'0005'
+F9BP_2           EQU  H'0006'
+F9BP_3           EQU  H'0007'
+
+
+;----- RXFBCON5 Bits -----------------------------------------------------
+F10BP_0          EQU  H'0000'
+F10BP_1          EQU  H'0001'
+F10BP_2          EQU  H'0002'
+F10BP_3          EQU  H'0003'
+F11BP_0          EQU  H'0004'
+F11BP_1          EQU  H'0005'
+F11BP_2          EQU  H'0006'
+F11BP_3          EQU  H'0007'
+
+
+;----- RXFBCON6 Bits -----------------------------------------------------
+F12BP_0          EQU  H'0000'
+F12BP_1          EQU  H'0001'
+F12BP_2          EQU  H'0002'
+F12BP_3          EQU  H'0003'
+F13BP_0          EQU  H'0004'
+F13BP_1          EQU  H'0005'
+F13BP_2          EQU  H'0006'
+F13BP_3          EQU  H'0007'
+
+
+;----- RXFBCON7 Bits -----------------------------------------------------
+F14BP_0          EQU  H'0000'
+F14BP_1          EQU  H'0001'
+F14BP_2          EQU  H'0002'
+F14BP_3          EQU  H'0003'
+F15BP_0          EQU  H'0004'
+F15BP_1          EQU  H'0005'
+F15BP_2          EQU  H'0006'
+F15BP_3          EQU  H'0007'
+
+
+;----- MSEL0 Bits -----------------------------------------------------
+FIL0_0           EQU  H'0000'
+FIL0_1           EQU  H'0001'
+FIL1_0           EQU  H'0002'
+FIL1_1           EQU  H'0003'
+FIL2_0           EQU  H'0004'
+FIL2_1           EQU  H'0005'
+FIL3_0           EQU  H'0006'
+FIL3_1           EQU  H'0007'
+
+
+;----- MSEL1 Bits -----------------------------------------------------
+FIL4_0           EQU  H'0000'
+FIL4_1           EQU  H'0001'
+FIL5_0           EQU  H'0002'
+FIL5_1           EQU  H'0003'
+FIL6_0           EQU  H'0004'
+FIL6_1           EQU  H'0005'
+FIL7_0           EQU  H'0006'
+FIL7_1           EQU  H'0007'
+
+
+;----- MSEL2 Bits -----------------------------------------------------
+FIL8_0           EQU  H'0000'
+FIL8_1           EQU  H'0001'
+FIL9_0           EQU  H'0002'
+FIL9_1           EQU  H'0003'
+FIL10_0          EQU  H'0004'
+FIL10_1          EQU  H'0005'
+FIL11_0          EQU  H'0006'
+FIL11_1          EQU  H'0007'
+
+
+;----- MSEL3 Bits -----------------------------------------------------
+FIL12_0          EQU  H'0000'
+FIL12_1          EQU  H'0001'
+FIL13_0          EQU  H'0002'
+FIL13_1          EQU  H'0003'
+FIL14_0          EQU  H'0004'
+FIL14_1          EQU  H'0005'
+FIL15_0          EQU  H'0006'
+FIL15_1          EQU  H'0007'
+
+
+;----- BSEL0 Bits -----------------------------------------------------
+B0TXEN           EQU  H'0002'
+B1TXEN           EQU  H'0003'
+B2TXEN           EQU  H'0004'
+B3TXEN           EQU  H'0005'
+B4TXEN           EQU  H'0006'
+B5TXEN           EQU  H'0007'
+
+
+;----- BIE0 Bits -----------------------------------------------------
+RXB0IE           EQU  H'0000'
+RXB1IE           EQU  H'0001'
+B0IE             EQU  H'0002'
+B1IE             EQU  H'0003'
+B2IE             EQU  H'0004'
+B3IE             EQU  H'0005'
+B4IE             EQU  H'0006'
+B5IE             EQU  H'0007'
+
+
+;----- TXBIE Bits -----------------------------------------------------
+TXB0IE           EQU  H'0002'
+TXB1IE           EQU  H'0003'
+TXB2IE           EQU  H'0004'
+
+
+;----- B0CON Bits -----------------------------------------------------
+FILHIT0_TXPRI0   EQU  H'0000'
+FILHIT1_TXPRI1   EQU  H'0001'
+FILHIT2_RTREN    EQU  H'0002'
+FILHIT3_TXREQ    EQU  H'0003'
+FILHIT4_TXERR    EQU  H'0004'
+RXRTRRO_TXLARB   EQU  H'0005'
+RXM1_TXABT       EQU  H'0006'
+RXFUL_TXBIF      EQU  H'0007'
+
+FILHIT0          EQU  H'0000'
+FILHIT1          EQU  H'0001'
+FILHIT2          EQU  H'0002'
+FILHIT3          EQU  H'0003'
+FILHIT4          EQU  H'0004'
+RXRTRRO_B0CON    EQU  H'0005'
+RXM1             EQU  H'0006'
+RXFUL            EQU  H'0007'
+
+TXPRI0           EQU  H'0000'
+TXPRI1           EQU  H'0001'
+RTREN            EQU  H'0002'
+TXREQ            EQU  H'0003'
+TXERR            EQU  H'0004'
+TXLARB           EQU  H'0005'
+TXABT            EQU  H'0006'
+TXBIF            EQU  H'0007'
+
+
+
+
+;----- B0SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- B0SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDE            EQU  H'0003'
+SRR              EQU  H'0004'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- B0EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- B0EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- B0DLC Bits -----------------------------------------------------
+DLC0             EQU  H'0000'
+DLC1             EQU  H'0001'
+DLC2             EQU  H'0002'
+DLC3             EQU  H'0003'
+RB0_B0DLC        EQU  H'0004'
+RB1_B0DLC        EQU  H'0005'
+RXRTR_TXRTR      EQU  H'0006'
+
+RXRTR            EQU  H'0006'
+
+TXRTR            EQU  H'0006'
+
+
+;----- B0D0 Bits -----------------------------------------------------
+B0D00            EQU  H'0000'
+B0D01            EQU  H'0001'
+B0D02            EQU  H'0002'
+B0D03            EQU  H'0003'
+B0D04            EQU  H'0004'
+B0D05            EQU  H'0005'
+B0D06            EQU  H'0006'
+B0D07            EQU  H'0007'
+
+
+;----- B0D1 Bits -----------------------------------------------------
+B0D10            EQU  H'0000'
+B0D11            EQU  H'0001'
+B0D12            EQU  H'0002'
+B0D13            EQU  H'0003'
+B0D14            EQU  H'0004'
+B0D15            EQU  H'0005'
+B0D16            EQU  H'0006'
+B0D17            EQU  H'0007'
+
+
+;----- B0D2 Bits -----------------------------------------------------
+B0D20            EQU  H'0000'
+B0D21            EQU  H'0001'
+B0D22            EQU  H'0002'
+B0D23            EQU  H'0003'
+B0D24            EQU  H'0004'
+B0D25            EQU  H'0005'
+B0D26            EQU  H'0006'
+B0D27            EQU  H'0007'
+
+
+;----- B0D3 Bits -----------------------------------------------------
+B0D30            EQU  H'0000'
+B0D31            EQU  H'0001'
+B0D32            EQU  H'0002'
+B0D33            EQU  H'0003'
+B0D34            EQU  H'0004'
+B0D35            EQU  H'0005'
+B0D36            EQU  H'0006'
+B0D37            EQU  H'0007'
+
+
+;----- B0D4 Bits -----------------------------------------------------
+B0D40            EQU  H'0000'
+B0D41            EQU  H'0001'
+B0D42            EQU  H'0002'
+B0D43            EQU  H'0003'
+B0D44            EQU  H'0004'
+B0D45            EQU  H'0005'
+B0D46            EQU  H'0006'
+B0D47            EQU  H'0007'
+
+
+;----- B0D5 Bits -----------------------------------------------------
+B0D50            EQU  H'0000'
+B0D51            EQU  H'0001'
+B0D52            EQU  H'0002'
+B0D53            EQU  H'0003'
+B0D54            EQU  H'0004'
+B0D55            EQU  H'0005'
+B0D56            EQU  H'0006'
+B0D57            EQU  H'0007'
+
+
+;----- B0D6 Bits -----------------------------------------------------
+B0D60            EQU  H'0000'
+B0D61            EQU  H'0001'
+B0D62            EQU  H'0002'
+B0D63            EQU  H'0003'
+B0D64            EQU  H'0004'
+B0D65            EQU  H'0005'
+B0D66            EQU  H'0006'
+B0D67            EQU  H'0007'
+
+
+;----- B0D7 Bits -----------------------------------------------------
+B0D70            EQU  H'0000'
+B0D71            EQU  H'0001'
+B0D72            EQU  H'0002'
+B0D73            EQU  H'0003'
+B0D74            EQU  H'0004'
+B0D75            EQU  H'0005'
+B0D76            EQU  H'0006'
+B0D77            EQU  H'0007'
+
+
+;----- CANSTAT_RO9 Bits -----------------------------------------------------
+EICODE0          EQU  H'0000'
+EICODE1_ICODE0   EQU  H'0001'
+EICODE2_ICODE1   EQU  H'0002'
+EICODE3_ICODE2   EQU  H'0003'
+EICODE4          EQU  H'0004'
+
+EICODE1          EQU  H'0001'
+EICODE2          EQU  H'0002'
+EICODE3          EQU  H'0003'
+OPMODE0          EQU  H'0005'
+OPMODE1          EQU  H'0006'
+OPMODE2          EQU  H'0007'
+
+ICODE0           EQU  H'0001'
+ICODE1           EQU  H'0002'
+ICODE2           EQU  H'0003'
+
+
+
+
+;----- CANCON_RO9 Bits -----------------------------------------------------
+FP0              EQU  H'0000'
+WIN0_FP1         EQU  H'0001'
+WIN1_FP2         EQU  H'0002'
+WIN2_FP3         EQU  H'0003'
+ABAT             EQU  H'0004'
+
+WIN0             EQU  H'0001'
+WIN1             EQU  H'0002'
+WIN2             EQU  H'0003'
+
+FP1              EQU  H'0001'
+FP2              EQU  H'0002'
+FP3              EQU  H'0003'
+
+
+
+
+;----- B1CON Bits -----------------------------------------------------
+FILHIT0_TXPRI0   EQU  H'0000'
+FILHIT1_TXPRI1   EQU  H'0001'
+FILHIT2_RTREN    EQU  H'0002'
+FILHIT3_TXREQ    EQU  H'0003'
+FILHIT4_TXERR    EQU  H'0004'
+RXRTRRO_TXLARB   EQU  H'0005'
+RXM1_TXABT       EQU  H'0006'
+RXFUL_TXBIF      EQU  H'0007'
+
+FILHIT0          EQU  H'0000'
+FILHIT1          EQU  H'0001'
+FILHIT2          EQU  H'0002'
+FILHIT3          EQU  H'0003'
+FILHIT4          EQU  H'0004'
+RXRTRRO_B1CON    EQU  H'0005'
+RXM1             EQU  H'0006'
+RXFUL            EQU  H'0007'
+
+TXPRI0           EQU  H'0000'
+TXPRI1           EQU  H'0001'
+RTREN            EQU  H'0002'
+TXREQ            EQU  H'0003'
+TXERR            EQU  H'0004'
+TXLARB           EQU  H'0005'
+TXABT            EQU  H'0006'
+TXBIF            EQU  H'0007'
+
+
+
+
+;----- B1SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- B1SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDE            EQU  H'0003'
+SRR              EQU  H'0004'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- B1EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- B1EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- B1DLC Bits -----------------------------------------------------
+DLC0             EQU  H'0000'
+DLC1             EQU  H'0001'
+DLC2             EQU  H'0002'
+DLC3             EQU  H'0003'
+RB0_B1DLC        EQU  H'0004'
+RB1_B1DLC        EQU  H'0005'
+RXRTR_TXRTR      EQU  H'0006'
+
+RXRTR            EQU  H'0006'
+
+TXRTR            EQU  H'0006'
+
+
+;----- B1D0 Bits -----------------------------------------------------
+B1D00            EQU  H'0000'
+B1D01            EQU  H'0001'
+B1D02            EQU  H'0002'
+B1D03            EQU  H'0003'
+B1D04            EQU  H'0004'
+B1D05            EQU  H'0005'
+B1D06            EQU  H'0006'
+B1D07            EQU  H'0007'
+
+
+;----- B1D1 Bits -----------------------------------------------------
+B1D10            EQU  H'0000'
+B1D11            EQU  H'0001'
+B1D12            EQU  H'0002'
+B1D13            EQU  H'0003'
+B1D14            EQU  H'0004'
+B1D15            EQU  H'0005'
+B1D16            EQU  H'0006'
+B1D17            EQU  H'0007'
+
+
+;----- B1D2 Bits -----------------------------------------------------
+B1D20            EQU  H'0000'
+B1D21            EQU  H'0001'
+B1D22            EQU  H'0002'
+B1D23            EQU  H'0003'
+B1D24            EQU  H'0004'
+B1D25            EQU  H'0005'
+B1D26            EQU  H'0006'
+B1D27            EQU  H'0007'
+
+
+;----- B1D3 Bits -----------------------------------------------------
+B1D30            EQU  H'0000'
+B1D31            EQU  H'0001'
+B1D32            EQU  H'0002'
+B1D33            EQU  H'0003'
+B1D34            EQU  H'0004'
+B1D35            EQU  H'0005'
+B1D36            EQU  H'0006'
+B1D37            EQU  H'0007'
+
+
+;----- B1D4 Bits -----------------------------------------------------
+B1D40            EQU  H'0000'
+B1D41            EQU  H'0001'
+B1D42            EQU  H'0002'
+B1D43            EQU  H'0003'
+B1D44            EQU  H'0004'
+B1D45            EQU  H'0005'
+B1D46            EQU  H'0006'
+B1D47            EQU  H'0007'
+
+
+;----- B1D5 Bits -----------------------------------------------------
+B1D50            EQU  H'0000'
+B1D51            EQU  H'0001'
+B1D52            EQU  H'0002'
+B1D53            EQU  H'0003'
+B1D54            EQU  H'0004'
+B1D55            EQU  H'0005'
+B1D56            EQU  H'0006'
+B1D57            EQU  H'0007'
+
+
+;----- B1D6 Bits -----------------------------------------------------
+B1D60            EQU  H'0000'
+B1D61            EQU  H'0001'
+B1D62            EQU  H'0002'
+B1D63            EQU  H'0003'
+B1D64            EQU  H'0004'
+B1D65            EQU  H'0005'
+B1D66            EQU  H'0006'
+B1D67            EQU  H'0007'
+
+
+;----- B1D7 Bits -----------------------------------------------------
+B1D70            EQU  H'0000'
+B1D71            EQU  H'0001'
+B1D72            EQU  H'0002'
+B1D73            EQU  H'0003'
+B1D74            EQU  H'0004'
+B1D75            EQU  H'0005'
+B1D76            EQU  H'0006'
+B1D77            EQU  H'0007'
+
+
+;----- CANSTAT_RO8 Bits -----------------------------------------------------
+EICODE0          EQU  H'0000'
+EICODE1_ICODE0   EQU  H'0001'
+EICODE2_ICODE1   EQU  H'0002'
+EICODE3_ICODE2   EQU  H'0003'
+EICODE4          EQU  H'0004'
+
+EICODE1          EQU  H'0001'
+EICODE2          EQU  H'0002'
+EICODE3          EQU  H'0003'
+OPMODE0          EQU  H'0005'
+OPMODE1          EQU  H'0006'
+OPMODE2          EQU  H'0007'
+
+ICODE0           EQU  H'0001'
+ICODE1           EQU  H'0002'
+ICODE2           EQU  H'0003'
+
+
+
+
+;----- CANCON_RO8 Bits -----------------------------------------------------
+FP0              EQU  H'0000'
+WIN0_FP1         EQU  H'0001'
+WIN1_FP2         EQU  H'0002'
+WIN2_FP3         EQU  H'0003'
+ABAT             EQU  H'0004'
+
+WIN0             EQU  H'0001'
+WIN1             EQU  H'0002'
+WIN2             EQU  H'0003'
+
+FP1              EQU  H'0001'
+FP2              EQU  H'0002'
+FP3              EQU  H'0003'
+
+REQOP0           EQU  H'0005'
+REQOP1           EQU  H'0006'
+REQOP2           EQU  H'0007'
+
+
+
+;----- B2CON Bits -----------------------------------------------------
+FILHIT0_TXPRI0   EQU  H'0000'
+FILHIT1_TXPRI1   EQU  H'0001'
+FILHIT2_RTREN    EQU  H'0002'
+FILHIT3_TXREQ    EQU  H'0003'
+FILHIT4_TXERR    EQU  H'0004'
+RXRTRRO_TXLARB   EQU  H'0005'
+RXM1_TXABT       EQU  H'0006'
+RXFUL_TXBIF      EQU  H'0007'
+
+FILHIT0          EQU  H'0000'
+FILHIT1          EQU  H'0001'
+FILHIT2          EQU  H'0002'
+FILHIT3          EQU  H'0003'
+FILHIT4          EQU  H'0004'
+RXRTRRO_B2CON    EQU  H'0005'
+RXM1             EQU  H'0006'
+RXFUL            EQU  H'0007'
+
+TXPRI0           EQU  H'0000'
+TXPRI1           EQU  H'0001'
+RTREN            EQU  H'0002'
+TXREQ            EQU  H'0003'
+TXERR            EQU  H'0004'
+TXLARB           EQU  H'0005'
+TXABT            EQU  H'0006'
+TXBIF            EQU  H'0007'
+
+
+
+
+;----- B2SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- B2SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDE            EQU  H'0003'
+SRR              EQU  H'0004'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- B2EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- B2EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- B2DLC Bits -----------------------------------------------------
+DLC0             EQU  H'0000'
+DLC1             EQU  H'0001'
+DLC2             EQU  H'0002'
+DLC3             EQU  H'0003'
+RB0_B2DLC        EQU  H'0004'
+RB1_B2DLC        EQU  H'0005'
+RXRTR_TX         EQU  H'0006'
+
+RXRTR            EQU  H'0006'
+
+TXRTR            EQU  H'0006'
+
+
+;----- B2D0 Bits -----------------------------------------------------
+B2D00            EQU  H'0000'
+B2D01            EQU  H'0001'
+B2D02            EQU  H'0002'
+B2D03            EQU  H'0003'
+B2D04            EQU  H'0004'
+B2D05            EQU  H'0005'
+B2D06            EQU  H'0006'
+B2D07            EQU  H'0007'
+
+
+;----- B2D1 Bits -----------------------------------------------------
+B2D10            EQU  H'0000'
+B2D11            EQU  H'0001'
+B2D12            EQU  H'0002'
+B2D13            EQU  H'0003'
+B2D14            EQU  H'0004'
+B2D15            EQU  H'0005'
+B2D16            EQU  H'0006'
+B2D17            EQU  H'0007'
+
+
+;----- B2D2 Bits -----------------------------------------------------
+B2D20            EQU  H'0000'
+B2D21            EQU  H'0001'
+B2D22            EQU  H'0002'
+B2D23            EQU  H'0003'
+B2D24            EQU  H'0004'
+B2D25            EQU  H'0005'
+B2D26            EQU  H'0006'
+B2D27            EQU  H'0007'
+
+
+;----- B2D3 Bits -----------------------------------------------------
+B2D30            EQU  H'0000'
+B2D31            EQU  H'0001'
+B2D32            EQU  H'0002'
+B2D33            EQU  H'0003'
+B2D34            EQU  H'0004'
+B2D35            EQU  H'0005'
+B2D36            EQU  H'0006'
+B2D37            EQU  H'0007'
+
+
+;----- B2D4 Bits -----------------------------------------------------
+B2D40            EQU  H'0000'
+B2D41            EQU  H'0001'
+B2D42            EQU  H'0002'
+B2D43            EQU  H'0003'
+B2D44            EQU  H'0004'
+B2D45            EQU  H'0005'
+B2D46            EQU  H'0006'
+B2D47            EQU  H'0007'
+
+
+;----- B2D5 Bits -----------------------------------------------------
+B2D50            EQU  H'0000'
+B2D51            EQU  H'0001'
+B2D52            EQU  H'0002'
+B2D53            EQU  H'0003'
+B2D54            EQU  H'0004'
+B2D55            EQU  H'0005'
+B2D56            EQU  H'0006'
+B2D57            EQU  H'0007'
+
+
+;----- B2D6 Bits -----------------------------------------------------
+B2D60            EQU  H'0000'
+B2D61            EQU  H'0001'
+B2D62            EQU  H'0002'
+B2D63            EQU  H'0003'
+B2D64            EQU  H'0004'
+B2D65            EQU  H'0005'
+B2D66            EQU  H'0006'
+B2D67            EQU  H'0007'
+
+
+;----- B2D7 Bits -----------------------------------------------------
+B2D70            EQU  H'0000'
+B2D71            EQU  H'0001'
+B2D72            EQU  H'0002'
+B2D73            EQU  H'0003'
+B2D74            EQU  H'0004'
+B2D75            EQU  H'0005'
+B2D76            EQU  H'0006'
+B2D77            EQU  H'0007'
+
+
+;----- CANSTAT_RO7 Bits -----------------------------------------------------
+EICODE0          EQU  H'0000'
+EICODE1_ICODE0   EQU  H'0001'
+EIDCODE2_ICODE1  EQU  H'0002'
+EICODE3_ICOD2    EQU  H'0003'
+EICODE4          EQU  H'0004'
+
+EICODE1          EQU  H'0001'
+EICODE2          EQU  H'0002'
+EICODE3          EQU  H'0003'
+OPMODE0          EQU  H'0005'
+OPMODE1          EQU  H'0006'
+OPMODE2          EQU  H'0007'
+
+ICODE0           EQU  H'0001'
+ICODE1           EQU  H'0002'
+ICODE2           EQU  H'0003'
+
+
+
+
+;----- CANCON_RO7 Bits -----------------------------------------------------
+FP0              EQU  H'0000'
+WIN0_FP1         EQU  H'0001'
+WIN1_FP2         EQU  H'0002'
+WIN2_FP3         EQU  H'0003'
+ABAT             EQU  H'0004'
+
+WIN0             EQU  H'0001'
+WIN1             EQU  H'0002'
+WIN2             EQU  H'0003'
+REQOP0           EQU  H'0005'
+REQOP1           EQU  H'0006'
+REQOP2           EQU  H'0007'
+
+FP1              EQU  H'0001'
+FP2              EQU  H'0002'
+FP3              EQU  H'0003'
+
+
+
+
+;----- B3CON Bits -----------------------------------------------------
+FILHIT0_TXPRI0   EQU  H'0000'
+FILHIT1_TXPRI1   EQU  H'0001'
+FILHIT2_RTREN    EQU  H'0002'
+FILHIT3_TXREQ    EQU  H'0003'
+FILHIT4_TXERR    EQU  H'0004'
+RXRTRRO_TXLARB   EQU  H'0005'
+RXM1_TXABT       EQU  H'0006'
+RXFUL_TXBIF      EQU  H'0007'
+
+FILHIT0          EQU  H'0000'
+FILHIT1          EQU  H'0001'
+FILHIT2          EQU  H'0002'
+FILHIT3          EQU  H'0003'
+FILHIT4          EQU  H'0004'
+RXRTRRO_B3CON    EQU  H'0005'
+RXM1             EQU  H'0006'
+RXFUL            EQU  H'0007'
+
+TXPRI0           EQU  H'0000'
+TXPRI1           EQU  H'0001'
+RTREN            EQU  H'0002'
+TXREQ            EQU  H'0003'
+TXERR            EQU  H'0004'
+TXLARB           EQU  H'0005'
+TXABT            EQU  H'0006'
+TXBIF            EQU  H'0007'
+
+
+
+
+;----- B3SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- B3SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDE            EQU  H'0003'
+SRR              EQU  H'0004'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- B3EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- B3EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- B3DLC Bits -----------------------------------------------------
+DLC0             EQU  H'0000'
+DLC1             EQU  H'0001'
+DLC2             EQU  H'0002'
+DLC3             EQU  H'0003'
+RB0_B3DLC        EQU  H'0004'
+RB1_B3DLC        EQU  H'0005'
+RXRTR_TXRTR      EQU  H'0006'
+
+RXRTR            EQU  H'0006'
+
+TXRTR            EQU  H'0006'
+
+
+;----- B3D0 Bits -----------------------------------------------------
+B3D00            EQU  H'0000'
+B3D01            EQU  H'0001'
+B3D02            EQU  H'0002'
+B3D03            EQU  H'0003'
+B3D04            EQU  H'0004'
+B3D05            EQU  H'0005'
+B3D06            EQU  H'0006'
+B3D07            EQU  H'0007'
+
+
+;----- B3D1 Bits -----------------------------------------------------
+B3D10            EQU  H'0000'
+B3D11            EQU  H'0001'
+B3D12            EQU  H'0002'
+B3D13            EQU  H'0003'
+B3D14            EQU  H'0004'
+B3D15            EQU  H'0005'
+B3D16            EQU  H'0006'
+B3D17            EQU  H'0007'
+
+
+;----- B3D2 Bits -----------------------------------------------------
+B3D20            EQU  H'0000'
+B3D21            EQU  H'0001'
+B3D22            EQU  H'0002'
+B3D23            EQU  H'0003'
+B3D24            EQU  H'0004'
+B3D25            EQU  H'0005'
+B3D26            EQU  H'0006'
+B3D27            EQU  H'0007'
+
+
+;----- B3D3 Bits -----------------------------------------------------
+B3D30            EQU  H'0000'
+B3D31            EQU  H'0001'
+B3D32            EQU  H'0002'
+B3D33            EQU  H'0003'
+B3D34            EQU  H'0004'
+B3D35            EQU  H'0005'
+B3D36            EQU  H'0006'
+B3D37            EQU  H'0007'
+
+
+;----- B3D4 Bits -----------------------------------------------------
+B3D40            EQU  H'0000'
+B3D41            EQU  H'0001'
+B3D42            EQU  H'0002'
+B3D43            EQU  H'0003'
+B3D44            EQU  H'0004'
+B3D45            EQU  H'0005'
+B3D46            EQU  H'0006'
+B3D47            EQU  H'0007'
+
+
+;----- B3D5 Bits -----------------------------------------------------
+B3D50            EQU  H'0000'
+B3D51            EQU  H'0001'
+B3D52            EQU  H'0002'
+B3D53            EQU  H'0003'
+B3D54            EQU  H'0004'
+B3D55            EQU  H'0005'
+B3D56            EQU  H'0006'
+B3D57            EQU  H'0007'
+
+
+;----- B3D6 Bits -----------------------------------------------------
+B3D60            EQU  H'0000'
+B3D61            EQU  H'0001'
+B3D62            EQU  H'0002'
+B3D63            EQU  H'0003'
+B3D64            EQU  H'0004'
+B3D65            EQU  H'0005'
+B3D66            EQU  H'0006'
+B3D67            EQU  H'0007'
+
+
+;----- B3D7 Bits -----------------------------------------------------
+B3D70            EQU  H'0000'
+B3D71            EQU  H'0001'
+B3D72            EQU  H'0002'
+B3D73            EQU  H'0003'
+B3D74            EQU  H'0004'
+B3D75            EQU  H'0005'
+B3D76            EQU  H'0006'
+B3D77            EQU  H'0007'
+
+
+;----- CANSTAT_RO6 Bits -----------------------------------------------------
+EICODE0          EQU  H'0000'
+EICODE1_ICODE0   EQU  H'0001'
+EICODE2_ICODE1   EQU  H'0002'
+EICODE3_ICODE2   EQU  H'0003'
+EICODE4          EQU  H'0004'
+
+EICODE1          EQU  H'0001'
+EICODE2          EQU  H'0002'
+EICODE3          EQU  H'0003'
+OPMODE0          EQU  H'0005'
+OPMODE1          EQU  H'0006'
+OPMODE2          EQU  H'0007'
+
+ICODE0           EQU  H'0001'
+ICODE1           EQU  H'0002'
+ICODE2           EQU  H'0003'
+
+
+;----- CANCON_RO6 Bits -----------------------------------------------------
+FP0              EQU  H'0000'
+WIN0_FP1         EQU  H'0001'
+WIN1_FP2         EQU  H'0002'
+WIN2_FP3         EQU  H'0003'
+ABAT             EQU  H'0004'
+
+WIN0             EQU  H'0001'
+WIN1             EQU  H'0002'
+WIN2             EQU  H'0003'
+REQOP0           EQU  H'0005'
+REQOP1           EQU  H'0006'
+REQOP2           EQU  H'0007'
+
+FP1              EQU  H'0001'
+FP2              EQU  H'0002'
+FP3              EQU  H'0003'
+
+
+
+
+;----- B4CON Bits -----------------------------------------------------
+FILHIT0_TXPRI0   EQU  H'0000'
+FILHIT1_TXPRI1   EQU  H'0001'
+FILHIT2_RTREN    EQU  H'0002'
+FILHIT3_TXREQ    EQU  H'0003'
+FILHIT4_TXERR    EQU  H'0004'
+RXRTRRO_TXLARB   EQU  H'0005'
+RXM1_TXABT       EQU  H'0006'
+RXFUL_TXBIF      EQU  H'0007'
+
+FILHIT0          EQU  H'0000'
+FILHIT1          EQU  H'0001'
+FILHIT2          EQU  H'0002'
+FILHIT3          EQU  H'0003'
+FILHIT4          EQU  H'0004'
+RXRTRRO_B4CON    EQU  H'0005'
+RXM1             EQU  H'0006'
+RXFUL            EQU  H'0007'
+
+TXPRI0           EQU  H'0000'
+TXPRI1           EQU  H'0001'
+RTREN            EQU  H'0002'
+TXREQ            EQU  H'0003'
+TXERR            EQU  H'0004'
+TXLARB           EQU  H'0005'
+TXABT            EQU  H'0006'
+TXBIF            EQU  H'0007'
+
+
+
+
+;----- B4SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- B4SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDE            EQU  H'0003'
+SRR              EQU  H'0004'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- B4EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- B4EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- B4DLC Bits -----------------------------------------------------
+DLC0             EQU  H'0000'
+DLC1             EQU  H'0001'
+DLC2             EQU  H'0002'
+DLC3             EQU  H'0003'
+RB0_B4DLC        EQU  H'0004'
+RB1_B4DLC        EQU  H'0005'
+RXRTR_TXRTR      EQU  H'0006'
+
+RXRTR            EQU  H'0006'
+
+TXRTR            EQU  H'0006'
+
+
+;----- B4D0 Bits -----------------------------------------------------
+B4D00            EQU  H'0000'
+B4D01            EQU  H'0001'
+B4D02            EQU  H'0002'
+B4D03            EQU  H'0003'
+B4D04            EQU  H'0004'
+B4D05            EQU  H'0005'
+B4D06            EQU  H'0006'
+B4D07            EQU  H'0007'
+
+
+;----- B4D1 Bits -----------------------------------------------------
+B4D10            EQU  H'0000'
+B4D11            EQU  H'0001'
+B4D12            EQU  H'0002'
+B4D13            EQU  H'0003'
+B4D14            EQU  H'0004'
+B4D15            EQU  H'0005'
+B4D16            EQU  H'0006'
+B4D17            EQU  H'0007'
+
+
+;----- B4D2 Bits -----------------------------------------------------
+B4D20            EQU  H'0000'
+B4D21            EQU  H'0001'
+B4D22            EQU  H'0002'
+B4D23            EQU  H'0003'
+B4D24            EQU  H'0004'
+B4D25            EQU  H'0005'
+B4D26            EQU  H'0006'
+B4D27            EQU  H'0007'
+
+
+;----- B4D3 Bits -----------------------------------------------------
+B4D30            EQU  H'0000'
+B4D31            EQU  H'0001'
+B4D32            EQU  H'0002'
+B4D33            EQU  H'0003'
+B4D34            EQU  H'0004'
+B4D35            EQU  H'0005'
+B4D36            EQU  H'0006'
+B4D37            EQU  H'0007'
+
+
+;----- B4D4 Bits -----------------------------------------------------
+B4D40            EQU  H'0000'
+B4D41            EQU  H'0001'
+B4D42            EQU  H'0002'
+B4D43            EQU  H'0003'
+B4D44            EQU  H'0004'
+B4D45            EQU  H'0005'
+B4D46            EQU  H'0006'
+B4D47            EQU  H'0007'
+
+
+;----- B4D5 Bits -----------------------------------------------------
+B4D50            EQU  H'0000'
+B4D51            EQU  H'0001'
+B4D52            EQU  H'0002'
+B4D53            EQU  H'0003'
+B4D54            EQU  H'0004'
+B4D55            EQU  H'0005'
+B4D56            EQU  H'0006'
+B4D57            EQU  H'0007'
+
+
+;----- B4D6 Bits -----------------------------------------------------
+B4D60            EQU  H'0000'
+B4D61            EQU  H'0001'
+B4D62            EQU  H'0002'
+B4D63            EQU  H'0003'
+B4D64            EQU  H'0004'
+B4D65            EQU  H'0005'
+B4D66            EQU  H'0006'
+B4D67            EQU  H'0007'
+
+
+;----- B4D7 Bits -----------------------------------------------------
+B4D70            EQU  H'0000'
+B4D71            EQU  H'0001'
+B4D72            EQU  H'0002'
+B4D73            EQU  H'0003'
+B4D74            EQU  H'0004'
+B4D75            EQU  H'0005'
+B4D76            EQU  H'0006'
+B4D77            EQU  H'0007'
+
+
+;----- CANSTAT_RO5 Bits -----------------------------------------------------
+EICODE0          EQU  H'0000'
+EICOD1_ICODE0    EQU  H'0001'
+EICODE2_ICODE1   EQU  H'0002'
+EICODE3_ICODE2   EQU  H'0003'
+EICODE4          EQU  H'0004'
+
+EICODE1          EQU  H'0001'
+EICODE2          EQU  H'0002'
+EICODE3          EQU  H'0003'
+OPMODE0          EQU  H'0005'
+OPMODE1          EQU  H'0006'
+OPMODE2          EQU  H'0007'
+
+ICODE0           EQU  H'0001'
+ICODE1           EQU  H'0002'
+ICODE2           EQU  H'0003'
+
+
+
+
+;----- CANCON_RO5 Bits -----------------------------------------------------
+FP0              EQU  H'0000'
+WIN0_FP1         EQU  H'0001'
+WIN1_FP2         EQU  H'0002'
+WIN2_FP3         EQU  H'0003'
+ABAT             EQU  H'0004'
+
+WIN0             EQU  H'0001'
+WIN1             EQU  H'0002'
+WIN2             EQU  H'0003'
+REQOP0           EQU  H'0005'
+REQOP1           EQU  H'0006'
+REQOP2           EQU  H'0007'
+
+FP1              EQU  H'0001'
+FP2              EQU  H'0002'
+FP3              EQU  H'0003'
+
+
+
+
+;----- B5CON Bits -----------------------------------------------------
+FILHIT0_TXPRI0   EQU  H'0000'
+FILHIT1_TXPRI1   EQU  H'0001'
+FILHIT2_RTREN    EQU  H'0002'
+FILHIT3_TXREQ    EQU  H'0003'
+FILHIT4_TXERR    EQU  H'0004'
+RXRTRRO_TXLARB   EQU  H'0005'
+RXM1_TXABT       EQU  H'0006'
+RXFUL_TXBIF      EQU  H'0007'
+
+FILHIT0          EQU  H'0000'
+FILHIT1          EQU  H'0001'
+FILHIT2          EQU  H'0002'
+FILHIT3          EQU  H'0003'
+FILHIT4          EQU  H'0004'
+RXRTRRO_B5CON    EQU  H'0005'
+RXM1             EQU  H'0006'
+RXFUL            EQU  H'0007'
+
+TXPRI0           EQU  H'0000'
+TXPRI1           EQU  H'0001'
+RTREN            EQU  H'0002'
+TXREQ            EQU  H'0003'
+TXERR            EQU  H'0004'
+TXLARB           EQU  H'0005'
+TXABT            EQU  H'0006'
+TXBIF            EQU  H'0007'
+
+
+
+
+;----- B5SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- B5SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDE            EQU  H'0003'
+SRR              EQU  H'0004'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- B5EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- B5EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- B5DLC Bits -----------------------------------------------------
+DLC0             EQU  H'0000'
+DLC1             EQU  H'0001'
+DLC2             EQU  H'0002'
+DLC3             EQU  H'0003'
+RB0_B5DLC        EQU  H'0004'
+RB1_B5DLC        EQU  H'0005'
+RXRTR_TXRTR      EQU  H'0006'
+
+RXRTR            EQU  H'0006'
+
+TXRTR            EQU  H'0006'
+
+
+;----- B5D0 Bits -----------------------------------------------------
+B5D00            EQU  H'0000'
+B5D01            EQU  H'0001'
+B5D02            EQU  H'0002'
+B5D03            EQU  H'0003'
+B5D04            EQU  H'0004'
+B5D05            EQU  H'0005'
+B5D06            EQU  H'0006'
+B5D07            EQU  H'0007'
+
+
+;----- B5D1 Bits -----------------------------------------------------
+B5D10            EQU  H'0000'
+B5D11            EQU  H'0001'
+B5D12            EQU  H'0002'
+B5D13            EQU  H'0003'
+B5D14            EQU  H'0004'
+B5D15            EQU  H'0005'
+B5D16            EQU  H'0006'
+B5D17            EQU  H'0007'
+
+
+;----- B5D2 Bits -----------------------------------------------------
+B5D20            EQU  H'0000'
+B5D21            EQU  H'0001'
+B5D22            EQU  H'0002'
+B5D23            EQU  H'0003'
+B5D24            EQU  H'0004'
+B5D25            EQU  H'0005'
+B5D26            EQU  H'0006'
+B5D27            EQU  H'0007'
+
+
+;----- B5D3 Bits -----------------------------------------------------
+B5D30            EQU  H'0000'
+B5D31            EQU  H'0001'
+B5D32            EQU  H'0002'
+B5D33            EQU  H'0003'
+B5D34            EQU  H'0004'
+B5D35            EQU  H'0005'
+B5D36            EQU  H'0006'
+B5D37            EQU  H'0007'
+
+
+;----- B5D4 Bits -----------------------------------------------------
+B5D40            EQU  H'0000'
+B5D41            EQU  H'0001'
+B5D42            EQU  H'0002'
+B5D43            EQU  H'0003'
+B5D44            EQU  H'0004'
+B5D45            EQU  H'0005'
+B5D46            EQU  H'0006'
+B5D47            EQU  H'0007'
+
+
+;----- B5D5 Bits -----------------------------------------------------
+B5D50            EQU  H'0000'
+B5D51            EQU  H'0001'
+B5D52            EQU  H'0002'
+B5D53            EQU  H'0003'
+B5D54            EQU  H'0004'
+B5D55            EQU  H'0005'
+B5D56            EQU  H'0006'
+B5D57            EQU  H'0007'
+
+
+;----- B5D6 Bits -----------------------------------------------------
+B5D60            EQU  H'0000'
+B5D61            EQU  H'0001'
+B5D62            EQU  H'0002'
+B5D63            EQU  H'0003'
+B5D64            EQU  H'0004'
+B5D65            EQU  H'0005'
+B5D66            EQU  H'0006'
+B5D67            EQU  H'0007'
+
+
+;----- B5D7 Bits -----------------------------------------------------
+B5D70            EQU  H'0000'
+B5D71            EQU  H'0001'
+B5D72            EQU  H'0002'
+B5D73            EQU  H'0003'
+B5D74            EQU  H'0004'
+B5D75            EQU  H'0005'
+B5D76            EQU  H'0006'
+B5D77            EQU  H'0007'
+
+
+;----- CANSTAT_RO4 Bits -----------------------------------------------------
+EICODE0          EQU  H'0000'
+EICODE1_ICODE0   EQU  H'0001'
+EICODE2_ICODE1   EQU  H'0002'
+EICODE3_ICODE2   EQU  H'0003'
+EIDCODE4         EQU  H'0004'
+
+EICODE1          EQU  H'0001'
+EICODE2          EQU  H'0002'
+EICODE3          EQU  H'0003'
+OPMODE0          EQU  H'0005'
+OPMODE1          EQU  H'0006'
+OPMODE2          EQU  H'0007'
+
+ICODE0           EQU  H'0001'
+ICODE1           EQU  H'0002'
+ICODE2           EQU  H'0003'
+
+
+
+
+;----- CANCON_RO4 Bits -----------------------------------------------------
+FP0              EQU  H'0000'
+WIN0_FP1         EQU  H'0001'
+WIN1_FP2         EQU  H'0002'
+WIN2_FP3         EQU  H'0003'
+ABAT             EQU  H'0004'
+
+WIN0             EQU  H'0001'
+WIN1             EQU  H'0002'
+WIN2             EQU  H'0003'
+REQOP0           EQU  H'0005'
+REQOP1           EQU  H'0006'
+REQOP2           EQU  H'0007'
+
+FP1              EQU  H'0001'
+FP2              EQU  H'0002'
+FP3              EQU  H'0003'
+
+
+
+
+;----- RXF0SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF0SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF0EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF0EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF1SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF1SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF1EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF1EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF2SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF2SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF2EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF2EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF3SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF3SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF3EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF3EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF4SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF4SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF4EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF4EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXF5SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXF5SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXF5EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXF5EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXM0SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXM0SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXM0EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXM0EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXM1SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXM1SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDEN           EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXM1EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXM1EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- TXB2CON Bits -----------------------------------------------------
+TXREQ            EQU  H'0003'
+TXERR            EQU  H'0004'
+TXLARB           EQU  H'0005'
+TXABT            EQU  H'0006'
+TXBIF            EQU  H'0007'
+
+TXPRI0           EQU  H'0000'
+TXPRI1           EQU  H'0001'
+
+
+;----- TXB2SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- TXB2SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDE            EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- TXB2EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- TXB2EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- TXB2DLC Bits -----------------------------------------------------
+TXRTR            EQU  H'0006'
+
+DLC0             EQU  H'0000'
+DLC1             EQU  H'0001'
+DLC2             EQU  H'0002'
+DLC3             EQU  H'0003'
+
+
+;----- TXB2D0 Bits -----------------------------------------------------
+TXB2D00          EQU  H'0000'
+TXB2D01          EQU  H'0001'
+TXB2D02          EQU  H'0002'
+TXB2D03          EQU  H'0003'
+TXB2D04          EQU  H'0004'
+TXB2D05          EQU  H'0005'
+TXB2D06          EQU  H'0006'
+TXB2D07          EQU  H'0007'
+
+
+;----- TXB2D1 Bits -----------------------------------------------------
+TXB2D10          EQU  H'0000'
+TXB2D11          EQU  H'0001'
+TXB2D12          EQU  H'0002'
+TXB2D13          EQU  H'0003'
+TXB2D14          EQU  H'0004'
+TXB2D15          EQU  H'0005'
+TXB2D16          EQU  H'0006'
+TXB2D17          EQU  H'0007'
+
+
+;----- TXB2D2 Bits -----------------------------------------------------
+TXB2D20          EQU  H'0000'
+TXB2D21          EQU  H'0001'
+TXB2D22          EQU  H'0002'
+TXB2D23          EQU  H'0003'
+TXB2D24          EQU  H'0004'
+TXB2D25          EQU  H'0005'
+TXB2D26          EQU  H'0006'
+TXB2D27          EQU  H'0007'
+
+
+;----- TXB2D3 Bits -----------------------------------------------------
+TXB2D30          EQU  H'0000'
+TXB2D31          EQU  H'0001'
+TXB2D32          EQU  H'0002'
+TXB2D33          EQU  H'0003'
+TXB2D34          EQU  H'0004'
+TXB2D35          EQU  H'0005'
+TXB2D36          EQU  H'0006'
+TXB2D37          EQU  H'0007'
+
+
+;----- TXB2D4 Bits -----------------------------------------------------
+TXB2D40          EQU  H'0000'
+TXB2D41          EQU  H'0001'
+TXB2D42          EQU  H'0002'
+TXB2D43          EQU  H'0003'
+TXB2D44          EQU  H'0004'
+TXB2D45          EQU  H'0005'
+TXB2D46          EQU  H'0006'
+TXB2D47          EQU  H'0007'
+
+
+;----- TXB2D5 Bits -----------------------------------------------------
+TXB2D50          EQU  H'0000'
+TXB2D51          EQU  H'0001'
+TXB2D52          EQU  H'0002'
+TXB2D53          EQU  H'0003'
+TXB2D54          EQU  H'0004'
+TXB2D55          EQU  H'0005'
+TXB2D56          EQU  H'0006'
+TXB2D57          EQU  H'0007'
+
+
+;----- TXB2D6 Bits -----------------------------------------------------
+TXB2D60          EQU  H'0000'
+TXB2D61          EQU  H'0001'
+TXB2D62          EQU  H'0002'
+TXB2D63          EQU  H'0003'
+TXB2D64          EQU  H'0004'
+TXB2D65          EQU  H'0005'
+TXB2D66          EQU  H'0006'
+TXB2D67          EQU  H'0007'
+
+
+;----- TXB2D7 Bits -----------------------------------------------------
+TXB2D70          EQU  H'0000'
+TXB2D71          EQU  H'0001'
+TXB2D72          EQU  H'0002'
+TXB2D73          EQU  H'0003'
+TXB2D74          EQU  H'0004'
+TXB2D75          EQU  H'0005'
+TXB2D76          EQU  H'0006'
+TXB2D77          EQU  H'0007'
+
+
+;----- CANSTAT_R03 Bits -----------------------------------------------------
+EICODE0          EQU  H'0000'
+EICODE1_ICODE0   EQU  H'0001'
+EICODE2_ICODE1   EQU  H'0002'
+EICODE3_ICODE2   EQU  H'0003'
+EICODE4          EQU  H'0004'
+
+EICODE1          EQU  H'0001'
+EICODE2          EQU  H'0002'
+EICODE3          EQU  H'0003'
+OPMODE0          EQU  H'0005'
+OPMODE1          EQU  H'0006'
+OPMODE2          EQU  H'0007'
+
+ICODE0           EQU  H'0001'
+ICODE1           EQU  H'0002'
+ICODE2           EQU  H'0003'
+
+
+
+
+;----- CANCON_R03 Bits -----------------------------------------------------
+FP0              EQU  H'0000'
+WIN0_FP1         EQU  H'0001'
+WIN1_FP2         EQU  H'0002'
+WIN2_FP3         EQU  H'0003'
+ABAT             EQU  H'0004'
+
+WIN0             EQU  H'0001'
+WIN1             EQU  H'0002'
+WIN2             EQU  H'0003'
+REQOP0           EQU  H'0005'
+REQOP1           EQU  H'0006'
+REQOP2           EQU  H'0007'
+
+FP1              EQU  H'0001'
+FP2              EQU  H'0002'
+FP3              EQU  H'0003'
+
+
+
+
+;----- TXB1CON Bits -----------------------------------------------------
+TXREQ            EQU  H'0003'
+TXERR            EQU  H'0004'
+TXLARB           EQU  H'0005'
+TXABT            EQU  H'0006'
+TXBIF            EQU  H'0007'
+
+TXPRI0           EQU  H'0000'
+TXPRI1           EQU  H'0001'
+
+
+;----- TXB1SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- TXB1SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDE            EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- TXB1EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- TXB1EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- TXB1DLC Bits -----------------------------------------------------
+TXRTR            EQU  H'0006'
+
+DLC0             EQU  H'0000'
+DLC1             EQU  H'0001'
+DLC2             EQU  H'0002'
+DLC3             EQU  H'0003'
+
+
+;----- TXB1D0 Bits -----------------------------------------------------
+TXB1D00          EQU  H'0000'
+TXB1D01          EQU  H'0001'
+TXB1D02          EQU  H'0002'
+TXB1D03          EQU  H'0003'
+TXB1D04          EQU  H'0004'
+TXB1D05          EQU  H'0005'
+TXB1D06          EQU  H'0006'
+TXB1D07          EQU  H'0007'
+
+
+;----- TXB1D1 Bits -----------------------------------------------------
+TXB1D10          EQU  H'0000'
+TXB1D11          EQU  H'0001'
+TXB1D12          EQU  H'0002'
+TXB1D13          EQU  H'0003'
+TXB1D14          EQU  H'0004'
+TXB1D15          EQU  H'0005'
+TXB1D16          EQU  H'0006'
+TXB1D17          EQU  H'0007'
+
+
+;----- TXB1D2 Bits -----------------------------------------------------
+TXB1D20          EQU  H'0000'
+TXB1D21          EQU  H'0001'
+TXB1D22          EQU  H'0002'
+TXB1D23          EQU  H'0003'
+TXB1D24          EQU  H'0004'
+TXB1D25          EQU  H'0005'
+TXB1D26          EQU  H'0006'
+TXB1D27          EQU  H'0007'
+
+
+;----- TXB1D3 Bits -----------------------------------------------------
+TXB1D30          EQU  H'0000'
+TXB1D31          EQU  H'0001'
+TXB1D32          EQU  H'0002'
+TXB1D33          EQU  H'0003'
+TXB1D34          EQU  H'0004'
+TXB1D35          EQU  H'0005'
+TXB1D36          EQU  H'0006'
+TXB1D37          EQU  H'0007'
+
+
+;----- TXB1D4 Bits -----------------------------------------------------
+TXB1D40          EQU  H'0000'
+TXB1D41          EQU  H'0001'
+TXB1D42          EQU  H'0002'
+TXB1D43          EQU  H'0003'
+TXB1D44          EQU  H'0004'
+TXB1D45          EQU  H'0005'
+TXB1D46          EQU  H'0006'
+TXB1D47          EQU  H'0007'
+
+
+;----- TXB1D5 Bits -----------------------------------------------------
+TXB1D50          EQU  H'0000'
+TXB1D51          EQU  H'0001'
+TXB1D52          EQU  H'0002'
+TXB1D53          EQU  H'0003'
+TXB1D54          EQU  H'0004'
+TXB1D55          EQU  H'0005'
+TXB1D56          EQU  H'0006'
+TXB1D57          EQU  H'0007'
+
+
+;----- TXB1D6 Bits -----------------------------------------------------
+TXB1D60          EQU  H'0000'
+TXB1D61          EQU  H'0001'
+TXB1D62          EQU  H'0002'
+TXB1D63          EQU  H'0003'
+TXB1D64          EQU  H'0004'
+TXB1D65          EQU  H'0005'
+TXB1D66          EQU  H'0006'
+TXB1D67          EQU  H'0007'
+
+
+;----- TXB1D7 Bits -----------------------------------------------------
+TXB1D70          EQU  H'0000'
+TXB1D71          EQU  H'0001'
+TXB1D72          EQU  H'0002'
+TXB1D73          EQU  H'0003'
+TXB1D74          EQU  H'0004'
+TXB1D75          EQU  H'0005'
+TXB1D76          EQU  H'0006'
+TXB1D77          EQU  H'0007'
+
+
+;----- CANSTAT_RO2 Bits -----------------------------------------------------
+EICODE0          EQU  H'0000'
+EICODE1_ICODE0   EQU  H'0001'
+EICODE2_ICODE1   EQU  H'0002'
+EICODE3_ICODE2   EQU  H'0003'
+EICODE4          EQU  H'0004'
+
+EICODE1          EQU  H'0001'
+EICODE2          EQU  H'0002'
+EICODE3          EQU  H'0003'
+OPMODE0          EQU  H'0005'
+OPMODE1          EQU  H'0006'
+OPMODE2          EQU  H'0007'
+
+ICODE0           EQU  H'0001'
+ICODE1           EQU  H'0002'
+ICODE2           EQU  H'0003'
+
+
+;----- CANCON_RO2 Bits -----------------------------------------------------
+FP0              EQU  H'0000'
+WIN0_FP1         EQU  H'0001'
+WIN1_FP2         EQU  H'0002'
+WIN2_FP3         EQU  H'0003'
+ABAT             EQU  H'0004'
+
+WIN0             EQU  H'0001'
+WIN1             EQU  H'0002'
+WIN2             EQU  H'0003'
+REQOP0           EQU  H'0005'
+REQOP1           EQU  H'0006'
+REQOP2           EQU  H'0007'
+
+FP1              EQU  H'0001'
+FP2              EQU  H'0002'
+FP3              EQU  H'0003'
+
+
+
+
+;----- TXB0CON Bits -----------------------------------------------------
+TXREQ            EQU  H'0003'
+TXERR            EQU  H'0004'
+TXLARB           EQU  H'0005'
+TXABT            EQU  H'0006'
+TXBIF            EQU  H'0007'
+
+TXPRI0           EQU  H'0000'
+TXPRI1           EQU  H'0001'
+
+
+;----- TXB0SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- TXB0SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXIDE            EQU  H'0003'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- TXB0EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- TXB0EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- TXB0DLC Bits -----------------------------------------------------
+TXRTR            EQU  H'0006'
+
+DLC0             EQU  H'0000'
+DLC1             EQU  H'0001'
+DLC2             EQU  H'0002'
+DLC3             EQU  H'0003'
+
+
+;----- TXB0D0 Bits -----------------------------------------------------
+TXB0D00          EQU  H'0000'
+TXB0D01          EQU  H'0001'
+TXB0D02          EQU  H'0002'
+TXB0D03          EQU  H'0003'
+TXB0D04          EQU  H'0004'
+TXB0D05          EQU  H'0005'
+TXB0D06          EQU  H'0006'
+TXB0D07          EQU  H'0007'
+
+
+;----- TXB0D1 Bits -----------------------------------------------------
+TXB0D10          EQU  H'0000'
+TXB0D11          EQU  H'0001'
+TXB0D12          EQU  H'0002'
+TXB0D13          EQU  H'0003'
+TXB0D14          EQU  H'0004'
+TXB0D15          EQU  H'0005'
+TXB0D16          EQU  H'0006'
+TXB0D17          EQU  H'0007'
+
+
+;----- TXB0D2 Bits -----------------------------------------------------
+TXB0D20          EQU  H'0000'
+TXB0D21          EQU  H'0001'
+TXB0D22          EQU  H'0002'
+TXB0D23          EQU  H'0003'
+TXB0D24          EQU  H'0004'
+TXB0D25          EQU  H'0005'
+TXB0D26          EQU  H'0006'
+TXB0D27          EQU  H'0007'
+
+
+;----- TXB0D3 Bits -----------------------------------------------------
+TXB0D30          EQU  H'0000'
+TXB0D31          EQU  H'0001'
+TXB0D32          EQU  H'0002'
+TXB0D33          EQU  H'0003'
+TXB0D34          EQU  H'0004'
+TXB0D35          EQU  H'0005'
+TXB0D36          EQU  H'0006'
+TXB0D37          EQU  H'0007'
+
+
+;----- TXB0D4 Bits -----------------------------------------------------
+TXB0D40          EQU  H'0000'
+TXB0D41          EQU  H'0001'
+TXB0D42          EQU  H'0002'
+TXB0D43          EQU  H'0003'
+TXB0D44          EQU  H'0004'
+TXB0D45          EQU  H'0005'
+TXB0D46          EQU  H'0006'
+TXB0D47          EQU  H'0007'
+
+
+;----- TXB0D5 Bits -----------------------------------------------------
+TXB0D50          EQU  H'0000'
+TXB0D51          EQU  H'0001'
+TXB0D52          EQU  H'0002'
+TXB0D53          EQU  H'0003'
+TXB0D54          EQU  H'0004'
+TXB0D55          EQU  H'0005'
+TXB0D56          EQU  H'0006'
+TXB0D57          EQU  H'0007'
+
+
+;----- TXB0D6 Bits -----------------------------------------------------
+TXB0D60          EQU  H'0000'
+TXB0D61          EQU  H'0001'
+TXB0D62          EQU  H'0002'
+TXB0D63          EQU  H'0003'
+TXB0D64          EQU  H'0004'
+TXB0D65          EQU  H'0005'
+TXB0D66          EQU  H'0006'
+TXB0D67          EQU  H'0007'
+
+
+;----- TXB0D7 Bits -----------------------------------------------------
+TXB0D70          EQU  H'0000'
+TXB0D71          EQU  H'0001'
+TXB0D72          EQU  H'0002'
+TXB0D73          EQU  H'0003'
+TXB0D74          EQU  H'0004'
+TXB0D75          EQU  H'0005'
+TXB0D76          EQU  H'0006'
+TXB0D77          EQU  H'0007'
+
+
+;----- CANSTAT_RO1 Bits -----------------------------------------------------
+EICODE0          EQU  H'0000'
+EICODE1_ICODE0   EQU  H'0001'
+EICODE2_ICODE1   EQU  H'0002'
+EICODE3_ICODE2   EQU  H'0003'
+EICODE4          EQU  H'0004'
+
+EICODE1          EQU  H'0001'
+EICODE2          EQU  H'0002'
+EICODE3          EQU  H'0003'
+OPMODE0          EQU  H'0005'
+OPMODE1          EQU  H'0006'
+OPMODE2          EQU  H'0007'
+
+ICODE0           EQU  H'0001'
+ICODE1           EQU  H'0002'
+ICODE2           EQU  H'0003'
+
+
+
+
+;----- CANCON_RO1 Bits -----------------------------------------------------
+FP0              EQU  H'0000'
+WIN0_FP1         EQU  H'0001'
+WIN1_FP2         EQU  H'0002'
+WIN2_FP3         EQU  H'0003'
+ABAT             EQU  H'0004'
+
+WIN0             EQU  H'0001'
+WIN1             EQU  H'0002'
+WIN2             EQU  H'0003'
+REQOP0           EQU  H'0005'
+REQOP1           EQU  H'0006'
+REQOP2           EQU  H'0007'
+
+FP1              EQU  H'0001'
+FP2              EQU  H'0002'
+FP3              EQU  H'0003'
+
+
+
+
+;----- RXB1CON Bits -----------------------------------------------------
+FILHIT0          EQU  H'0000'
+FILHIT1          EQU  H'0001'
+FILHIT2          EQU  H'0002'
+RXRTRRO_FILHIT3  EQU  H'0003'
+FILHIT4          EQU  H'0004'
+RXM0_RTRRO       EQU  H'0005'
+RXM1             EQU  H'0006'
+RXFUL            EQU  H'0007'
+
+RXRTRRO_RXB1CON  EQU  H'0003'
+RXM0             EQU  H'0005'
+
+FILHIT3          EQU  H'0003'
+RTRRO            EQU  H'0005'
+
+
+;----- RXB1SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXB1SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXID             EQU  H'0003'
+SRR              EQU  H'0004'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXB1EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXB1EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXB1DLC Bits -----------------------------------------------------
+RXRTR            EQU  H'0006'
+
+DLC0             EQU  H'0000'
+DLC1             EQU  H'0001'
+DLC2             EQU  H'0002'
+DLC3             EQU  H'0003'
+RB0_RXB1DLC      EQU  H'0004'
+RB1_RXB1DLC      EQU  H'0005'
+
+
+;----- RXB1D0 Bits -----------------------------------------------------
+RXB1D00          EQU  H'0000'
+RXB1D01          EQU  H'0001'
+RXB1D02          EQU  H'0002'
+RXB1D03          EQU  H'0003'
+RXB1D04          EQU  H'0004'
+RXB1D05          EQU  H'0005'
+RXB1D06          EQU  H'0006'
+RXB1D07          EQU  H'0007'
+
+
+;----- RXB1D1 Bits -----------------------------------------------------
+RXB1D10          EQU  H'0000'
+RXB1D11          EQU  H'0001'
+RXB1D12          EQU  H'0002'
+RXB1D13          EQU  H'0003'
+RXB1D14          EQU  H'0004'
+RXB1D15          EQU  H'0005'
+RXB1D16          EQU  H'0006'
+RXB1D17          EQU  H'0007'
+
+
+;----- RXB1D2 Bits -----------------------------------------------------
+RXB1D20          EQU  H'0000'
+RXB1D21          EQU  H'0001'
+RXB1D22          EQU  H'0002'
+RXB1D23          EQU  H'0003'
+RXB1D24          EQU  H'0004'
+RXB1D25          EQU  H'0005'
+RXB1D26          EQU  H'0006'
+RXB1D27          EQU  H'0007'
+
+
+;----- RXB1D3 Bits -----------------------------------------------------
+RXB1D30          EQU  H'0000'
+RXB1D31          EQU  H'0001'
+RXB1D32          EQU  H'0002'
+RXB1D33          EQU  H'0003'
+RXB1D34          EQU  H'0004'
+RXB1D35          EQU  H'0005'
+RXB1D36          EQU  H'0006'
+RXB1D37          EQU  H'0007'
+
+
+;----- RXB1D4 Bits -----------------------------------------------------
+RXB1D40          EQU  H'0000'
+RXB1D41          EQU  H'0001'
+RXB1D42          EQU  H'0002'
+RXB1D43          EQU  H'0003'
+RXB1D44          EQU  H'0004'
+RXB1D45          EQU  H'0005'
+RXB1D46          EQU  H'0006'
+RXB1D47          EQU  H'0007'
+
+
+;----- RXB1D5 Bits -----------------------------------------------------
+RXB1D50          EQU  H'0000'
+RXB1D51          EQU  H'0001'
+RXB1D52          EQU  H'0002'
+RXB1D53          EQU  H'0003'
+RXB1D54          EQU  H'0004'
+RXB1D55          EQU  H'0005'
+RXB1D56          EQU  H'0006'
+RXB1D57          EQU  H'0007'
+
+
+;----- RXB1D6 Bits -----------------------------------------------------
+RXB1D60          EQU  H'0000'
+RXB1D61          EQU  H'0001'
+RXB1D62          EQU  H'0002'
+RXB1D63          EQU  H'0003'
+RXB1D64          EQU  H'0004'
+RXB1D65          EQU  H'0005'
+RXB1D66          EQU  H'0006'
+RXB1D67          EQU  H'0007'
+
+
+;----- RXB1D7 Bits -----------------------------------------------------
+RXB1D70          EQU  H'0000'
+RXB1D71          EQU  H'0001'
+RXB1D72          EQU  H'0002'
+RXB1D73          EQU  H'0003'
+RXB1D74          EQU  H'0004'
+RXB1D75          EQU  H'0005'
+RXB1D76          EQU  H'0006'
+RXB1D77          EQU  H'0007'
+
+
+;----- CANSTAT_RO0 Bits -----------------------------------------------------
+EICODE0          EQU  H'0000'
+EICODE1_ICODE0   EQU  H'0001'
+EICODE2_ICODE1   EQU  H'0002'
+EICODE3_ICODE2   EQU  H'0003'
+EICODE4          EQU  H'0004'
+
+EICODE1          EQU  H'0001'
+EICODE2          EQU  H'0002'
+EICODE3          EQU  H'0003'
+OPMODE0          EQU  H'0005'
+OPMODE1          EQU  H'0006'
+OPMODE2          EQU  H'0007'
+
+ICODE0           EQU  H'0001'
+ICODE1           EQU  H'0002'
+ICODE2           EQU  H'0003'
+
+
+
+
+;----- CANCON_RO0 Bits -----------------------------------------------------
+FP0              EQU  H'0000'
+WIN0_FP1         EQU  H'0001'
+WIN1_FP2         EQU  H'0002'
+WIN2_FP3         EQU  H'0003'
+ABAT             EQU  H'0004'
+
+WIN0             EQU  H'0001'
+WIN1             EQU  H'0002'
+WIN2             EQU  H'0003'
+REQOP0           EQU  H'0005'
+REQOP1           EQU  H'0006'
+REQOP2           EQU  H'0007'
+
+FP1              EQU  H'0001'
+FP2              EQU  H'0002'
+FP3              EQU  H'0003'
+
+
+
+
+;----- STATUS_CSHAD Bits -----------------------------------------------------
+C                EQU  H'0000'
+DC               EQU  H'0001'
+Z                EQU  H'0002'
+OV_STATUS_CSHAD  EQU  H'0003'
+N                EQU  H'0004'
+NOT_PD           EQU  H'0005'
+NOT_TO           EQU  H'0006'
+
+PD               EQU  H'0005'
+TO               EQU  H'0006'
+
+
+;----- SHADCON Bits -----------------------------------------------------
+SHADLO           EQU  H'0000'
+
+
+;----- STATUS_SHAD Bits -----------------------------------------------------
+C                EQU  H'0000'
+DC               EQU  H'0001'
+Z                EQU  H'0002'
+OV_STATUS_SHAD   EQU  H'0003'
+N                EQU  H'0004'
+NOT_PD           EQU  H'0005'
+NOT_TO           EQU  H'0006'
+
+PD               EQU  H'0005'
+TO               EQU  H'0006'
+
+
+;----- WDTCON0 Bits -----------------------------------------------------
+SEN_WDTCON0      EQU  H'0000'
+
+SWDTEN           EQU  H'0000'
+
+WDTSEN           EQU  H'0000'
+
+WDTPS0           EQU  H'0001'
+WDTPS1           EQU  H'0002'
+WDTPS2           EQU  H'0003'
+WDTPS3           EQU  H'0004'
+WDTPS4           EQU  H'0005'
+
+
+;----- WDTCON1 Bits -----------------------------------------------------
+WINDOW0          EQU  H'0000'
+WINDOW1          EQU  H'0001'
+WINDOW2          EQU  H'0002'
+
+
+WDTWINDOW0       EQU  H'0000'
+WDTWINDOW1       EQU  H'0001'
+WDTWINDOW2       EQU  H'0002'
+WDTCS0           EQU  H'0004'
+WDTCS1           EQU  H'0005'
+WDTCS2           EQU  H'0006'
+
+
+;----- WDTPSL Bits -----------------------------------------------------
+PSCNT0           EQU  H'0000'
+PSCNT1           EQU  H'0001'
+PSCNT2           EQU  H'0002'
+PSCNT3           EQU  H'0003'
+PSCNT4           EQU  H'0004'
+PSCNT5           EQU  H'0005'
+PSCNT6           EQU  H'0006'
+PSCNT7           EQU  H'0007'
+
+
+WDTPSCNT0        EQU  H'0000'
+WDTPSCNT1        EQU  H'0001'
+WDTPSCNT2        EQU  H'0002'
+WDTPSCNT3        EQU  H'0003'
+WDTPSCNT4        EQU  H'0004'
+WDTPSCNT5        EQU  H'0005'
+WDTPSCNT6        EQU  H'0006'
+WDTPSCNT7        EQU  H'0007'
+
+
+;----- WDTPSH Bits -----------------------------------------------------
+PSCNT8           EQU  H'0000'
+PSCNT9           EQU  H'0001'
+PSCNT10          EQU  H'0002'
+PSCNT11          EQU  H'0003'
+PSCNT12          EQU  H'0004'
+PSCNT13          EQU  H'0005'
+PSCNT14          EQU  H'0006'
+PSCNT15          EQU  H'0007'
+
+
+WDTPSCNT8        EQU  H'0000'
+WDTPSCNT9        EQU  H'0001'
+WDTPSCNT10       EQU  H'0002'
+WDTPSCNT11       EQU  H'0003'
+WDTPSCNT12       EQU  H'0004'
+WDTPSCNT13       EQU  H'0005'
+WDTPSCNT14       EQU  H'0006'
+WDTPSCNT15       EQU  H'0007'
+
+
+;----- WDTTMR Bits -----------------------------------------------------
+PSCNT16          EQU  H'0000'
+PSCNT17          EQU  H'0001'
+STATE            EQU  H'0002'
+
+WDTPSCNT16       EQU  H'0000'
+WDTPSCNT17       EQU  H'0001'
+WDTSTATE         EQU  H'0002'
+WDTTMR0          EQU  H'0003'
+WDTTMR1          EQU  H'0004'
+WDTTMR2          EQU  H'0005'
+WDTTMR3          EQU  H'0006'
+WDTTMR4          EQU  H'0007'
+
+
+;----- CRCDATL Bits -----------------------------------------------------
+DATA0            EQU  H'0000'
+DATA1            EQU  H'0001'
+DATA2            EQU  H'0002'
+DATA3            EQU  H'0003'
+DATA4            EQU  H'0004'
+DATA5            EQU  H'0005'
+DATA6            EQU  H'0006'
+DATA7            EQU  H'0007'
+
+
+;----- CRCDATH Bits -----------------------------------------------------
+DATA8            EQU  H'0000'
+DATA9            EQU  H'0001'
+DATA10           EQU  H'0002'
+DATA11           EQU  H'0003'
+DATA12           EQU  H'0004'
+DATA13           EQU  H'0005'
+DATA14           EQU  H'0006'
+DATA15           EQU  H'0007'
+
+
+;----- CRCACCL Bits -----------------------------------------------------
+ACC0             EQU  H'0000'
+ACC1             EQU  H'0001'
+ACC2             EQU  H'0002'
+ACC3             EQU  H'0003'
+ACC4             EQU  H'0004'
+ACC5             EQU  H'0005'
+ACC6             EQU  H'0006'
+ACC7             EQU  H'0007'
+
+
+;----- CRCACCH Bits -----------------------------------------------------
+ACC8             EQU  H'0000'
+ACC9             EQU  H'0001'
+ACC10            EQU  H'0002'
+ACC11            EQU  H'0003'
+ACC12            EQU  H'0004'
+ACC13            EQU  H'0005'
+ACC14            EQU  H'0006'
+ACC15            EQU  H'0007'
+
+
+;----- CRCSHIFTL Bits -----------------------------------------------------
+SHFT0            EQU  H'0000'
+SHFT1            EQU  H'0001'
+SHFT2            EQU  H'0002'
+SHFT3            EQU  H'0003'
+SHFT4            EQU  H'0004'
+SHFT5            EQU  H'0005'
+SHFT6            EQU  H'0006'
+SHFT7            EQU  H'0007'
+
+
+;----- CRCSHIFTH Bits -----------------------------------------------------
+SHFT8            EQU  H'0000'
+SHFT9            EQU  H'0001'
+SHFT10           EQU  H'0002'
+SHFT11           EQU  H'0003'
+SHFT12           EQU  H'0004'
+SHFT13           EQU  H'0005'
+SHFT14           EQU  H'0006'
+SHFT15           EQU  H'0007'
+
+
+;----- CRCXORL Bits -----------------------------------------------------
+X1               EQU  H'0001'
+X2               EQU  H'0002'
+X3               EQU  H'0003'
+X4               EQU  H'0004'
+X5               EQU  H'0005'
+X6               EQU  H'0006'
+X7               EQU  H'0007'
+
+
+;----- CRCXORH Bits -----------------------------------------------------
+X8               EQU  H'0000'
+X9               EQU  H'0001'
+X10              EQU  H'0002'
+X11              EQU  H'0003'
+X12              EQU  H'0004'
+X13              EQU  H'0005'
+X14              EQU  H'0006'
+X15              EQU  H'0007'
+
+
+;----- CRCCON0 Bits -----------------------------------------------------
+FULL             EQU  H'0000'
+SHIFTM           EQU  H'0001'
+ACCM             EQU  H'0004'
+BUSY_CRCCON0     EQU  H'0005'
+CRCGO            EQU  H'0006'
+EN               EQU  H'0007'
+
+CRCEN            EQU  H'0007'
+
+
+;----- CRCCON1 Bits -----------------------------------------------------
+PLEN0            EQU  H'0000'
+PLEN1            EQU  H'0001'
+PLEN2            EQU  H'0002'
+PLEN3            EQU  H'0003'
+DLEN0            EQU  H'0004'
+DLEN1            EQU  H'0005'
+DLEN2            EQU  H'0006'
+DLEN3            EQU  H'0007'
+
+
+;----- SCANLADRL Bits -----------------------------------------------------
+LADR0            EQU  H'0000'
+LADR1            EQU  H'0001'
+LADR2            EQU  H'0002'
+LADR3            EQU  H'0003'
+LADR4            EQU  H'0004'
+LADR5            EQU  H'0005'
+LADR6            EQU  H'0006'
+LADR7            EQU  H'0007'
+
+
+SCANLADR0        EQU  H'0000'
+SCANLADR1        EQU  H'0001'
+SCANLADR2        EQU  H'0002'
+SCANLADR3        EQU  H'0003'
+SCANLADR4        EQU  H'0004'
+SCANLADR5        EQU  H'0005'
+SCANLADR6        EQU  H'0006'
+SCANLADR7        EQU  H'0007'
+
+
+;----- SCANLADRH Bits -----------------------------------------------------
+LADR8            EQU  H'0000'
+LADR9            EQU  H'0001'
+LADR10           EQU  H'0002'
+LADR11           EQU  H'0003'
+LADR12           EQU  H'0004'
+LADR13           EQU  H'0005'
+LADR14           EQU  H'0006'
+LADR15           EQU  H'0007'
+
+
+SCANLADR8        EQU  H'0000'
+SCANLADR9        EQU  H'0001'
+SCANLADR10       EQU  H'0002'
+SCANLADR11       EQU  H'0003'
+SCANLADR12       EQU  H'0004'
+SCANLADR13       EQU  H'0005'
+SCANLADR14       EQU  H'0006'
+SCANLADR15       EQU  H'0007'
+
+
+;----- SCANLADRU Bits -----------------------------------------------------
+LADR16           EQU  H'0000'
+LADR17           EQU  H'0001'
+LADR18           EQU  H'0002'
+LADR19           EQU  H'0003'
+LADR20           EQU  H'0004'
+LADR21           EQU  H'0005'
+
+
+SCANLADR16       EQU  H'0000'
+SCANLADR17       EQU  H'0001'
+SCANLADR18       EQU  H'0002'
+SCANLADR19       EQU  H'0003'
+SCANLADR20       EQU  H'0004'
+SCANLADR21       EQU  H'0005'
+
+
+;----- SCANHADRL Bits -----------------------------------------------------
+HADR0            EQU  H'0000'
+HADR1            EQU  H'0001'
+HADR2            EQU  H'0002'
+HADR3            EQU  H'0003'
+HADR4            EQU  H'0004'
+HADR5            EQU  H'0005'
+HADR6            EQU  H'0006'
+HADR7            EQU  H'0007'
+
+
+SCANHADR0        EQU  H'0000'
+SCANHADR1        EQU  H'0001'
+SCANHADR2        EQU  H'0002'
+SCANHADR3        EQU  H'0003'
+SCANHADR4        EQU  H'0004'
+SCANHADR5        EQU  H'0005'
+SCANHADR6        EQU  H'0006'
+SCANHADR7        EQU  H'0007'
+
+
+;----- SCANHADRH Bits -----------------------------------------------------
+HADR8            EQU  H'0000'
+HADR9            EQU  H'0001'
+HADR10           EQU  H'0002'
+HADR11           EQU  H'0003'
+HADR12           EQU  H'0004'
+HADR13           EQU  H'0005'
+HADR14           EQU  H'0006'
+HADR15           EQU  H'0007'
+
+
+SCANHADR8        EQU  H'0000'
+SCANHADR9        EQU  H'0001'
+SCANHADR10       EQU  H'0002'
+SCANHADR11       EQU  H'0003'
+SCANHADR12       EQU  H'0004'
+SCANHADR13       EQU  H'0005'
+SCANHADR14       EQU  H'0006'
+SCANHADR15       EQU  H'0007'
+
+
+;----- SCANHADRU Bits -----------------------------------------------------
+HADR16           EQU  H'0000'
+HADR17           EQU  H'0001'
+HADR18           EQU  H'0002'
+HADR19           EQU  H'0003'
+HADR20           EQU  H'0004'
+HADR21           EQU  H'0005'
+
+
+SCANHADR16       EQU  H'0000'
+SCANHADR17       EQU  H'0001'
+SCANHADR18       EQU  H'0002'
+SCANHADR19       EQU  H'0003'
+SCANHADR20       EQU  H'0004'
+SCANHADR21       EQU  H'0005'
+
+
+;----- SCANCON0 Bits -----------------------------------------------------
+BUSY_SCANCON0    EQU  H'0000'
+BURSTMD          EQU  H'0001'
+MREG             EQU  H'0002'
+SGO              EQU  H'0005'
+TRIGEN           EQU  H'0006'
+EN               EQU  H'0007'
+
+
+;----- IPR0 Bits -----------------------------------------------------
+SWIP             EQU  H'0000'
+HLVDIP           EQU  H'0001'
+OSFIP            EQU  H'0002'
+CSWIP            EQU  H'0003'
+NVMIP            EQU  H'0004'
+SCANIP           EQU  H'0005'
+CRCIP            EQU  H'0006'
+IOCIP            EQU  H'0007'
+
+
+;----- IPR1 Bits -----------------------------------------------------
+INT0IP           EQU  H'0000'
+ZCDIP            EQU  H'0001'
+ADIP             EQU  H'0002'
+ADTIP            EQU  H'0003'
+C1IP             EQU  H'0004'
+SMT1IP           EQU  H'0005'
+SMT1PRAIP        EQU  H'0006'
+SMT1PWAIP        EQU  H'0007'
+
+
+;----- IPR2 Bits -----------------------------------------------------
+DMA1SCNTIP       EQU  H'0000'
+DMA1DCNTIP       EQU  H'0001'
+DMA1ORIP         EQU  H'0002'
+DMA1AIP          EQU  H'0003'
+SPI1RXIP         EQU  H'0004'
+SPI1TXIP         EQU  H'0005'
+SPI1IP           EQU  H'0006'
+I2C1RXIP         EQU  H'0007'
+
+
+;----- IPR3 Bits -----------------------------------------------------
+I2C1TXIP         EQU  H'0000'
+I2C1IP           EQU  H'0001'
+I2C1EIP          EQU  H'0002'
+U1RXIP           EQU  H'0003'
+U1TXIP           EQU  H'0004'
+U1EIP            EQU  H'0005'
+U1IP             EQU  H'0006'
+TMR0IP           EQU  H'0007'
+
+
+;----- IPR4 Bits -----------------------------------------------------
+TMR1IP           EQU  H'0000'
+TMR1GIP          EQU  H'0001'
+TMR2IP           EQU  H'0002'
+CCP1IP           EQU  H'0003'
+NCO1IP           EQU  H'0004'
+CWG1IP           EQU  H'0005'
+CLC1IP           EQU  H'0006'
+INT1IP           EQU  H'0007'
+
+
+;----- IPR5 Bits -----------------------------------------------------
+RXB0IP           EQU  H'0000'
+RXB1IP           EQU  H'0001'
+TXB0IP           EQU  H'0002'
+TXB1IP           EQU  H'0003'
+TXB2IP           EQU  H'0004'
+ERRIP            EQU  H'0005'
+WAKIP            EQU  H'0006'
+IRXIP            EQU  H'0007'
+
+FIFOFIP          EQU  H'0000'
+RXBnIP           EQU  H'0001'
+TXBnIP           EQU  H'0004'
+
+
+;----- IPR6 Bits -----------------------------------------------------
+C2IP             EQU  H'0000'
+SMT2IP           EQU  H'0001'
+SMT2PRAIP        EQU  H'0002'
+SMT2PWAIP        EQU  H'0003'
+DMA2SCNTIP       EQU  H'0004'
+DMA2DCNTIP       EQU  H'0005'
+DMA2ORIP         EQU  H'0006'
+DMA2AIP          EQU  H'0007'
+
+
+;----- IPR7 Bits -----------------------------------------------------
+I2C2RXIP         EQU  H'0000'
+I2C2TXIP         EQU  H'0001'
+I2C2IP           EQU  H'0002'
+I2C2EIP          EQU  H'0003'
+U2RXIP           EQU  H'0004'
+U2TXIP           EQU  H'0005'
+U2EIP            EQU  H'0006'
+U2IP             EQU  H'0007'
+
+
+;----- IPR8 Bits -----------------------------------------------------
+TMR3IP           EQU  H'0000'
+TMR3GIP          EQU  H'0001'
+TMR4IP           EQU  H'0002'
+CCP2IP           EQU  H'0003'
+CWG2IP           EQU  H'0004'
+CLC2IP           EQU  H'0005'
+INT2IP           EQU  H'0006'
+TMR5IP           EQU  H'0007'
+
+
+;----- IPR9 Bits -----------------------------------------------------
+TMR5GIP          EQU  H'0000'
+TMR6IP           EQU  H'0001'
+CCP3IP           EQU  H'0002'
+CWG3IP           EQU  H'0003'
+CLC3IP           EQU  H'0004'
+CCP4IP           EQU  H'0005'
+CLC4IP           EQU  H'0006'
+
+
+;----- PIE0 Bits -----------------------------------------------------
+SWIE             EQU  H'0000'
+HLVDIE           EQU  H'0001'
+OSFIE            EQU  H'0002'
+CSWIE            EQU  H'0003'
+NVMIE            EQU  H'0004'
+SCANIE           EQU  H'0005'
+CRCIE            EQU  H'0006'
+IOCIE            EQU  H'0007'
+
+
+;----- PIE1 Bits -----------------------------------------------------
+INT0IE           EQU  H'0000'
+ZCDIE            EQU  H'0001'
+ADIE             EQU  H'0002'
+ADTIE            EQU  H'0003'
+C1IE             EQU  H'0004'
+SMT1IE           EQU  H'0005'
+SMT1PRAIE        EQU  H'0006'
+SMT1PWAIE        EQU  H'0007'
+
+
+;----- PIE2 Bits -----------------------------------------------------
+DMA1SCNTIE       EQU  H'0000'
+DMA1DCNTIE       EQU  H'0001'
+DMA1ORIE         EQU  H'0002'
+DMA1AIE          EQU  H'0003'
+SPI1RXIE         EQU  H'0004'
+SPI1TXIE         EQU  H'0005'
+SPI1IE           EQU  H'0006'
+I2C1RXIE         EQU  H'0007'
+
+
+;----- PIE3 Bits -----------------------------------------------------
+I2C1TXIE         EQU  H'0000'
+I2C1IE           EQU  H'0001'
+I2C1EIE          EQU  H'0002'
+U1RXIE           EQU  H'0003'
+U1TXIE           EQU  H'0004'
+U1EIE            EQU  H'0005'
+U1IE             EQU  H'0006'
+TMR0IE           EQU  H'0007'
+
+
+;----- PIE4 Bits -----------------------------------------------------
+TMR1IE           EQU  H'0000'
+TMR1GIE          EQU  H'0001'
+TMR2IE           EQU  H'0002'
+CCP1IE           EQU  H'0003'
+NCO1IE           EQU  H'0004'
+CWG1IE           EQU  H'0005'
+CLC1IE           EQU  H'0006'
+INT1IE           EQU  H'0007'
+
+
+;----- PIE5 Bits -----------------------------------------------------
+RXB0IE           EQU  H'0000'
+RXB1IE           EQU  H'0001'
+TXB0IE           EQU  H'0002'
+TXB1IE           EQU  H'0003'
+TXB2IE           EQU  H'0004'
+ERRIE            EQU  H'0005'
+WAKIE            EQU  H'0006'
+IRXIE            EQU  H'0007'
+
+FIFOFIE          EQU  H'0000'
+RXBnIE           EQU  H'0001'
+TXBnIE           EQU  H'0004'
+
+
+;----- PIE6 Bits -----------------------------------------------------
+C2IE             EQU  H'0000'
+SMT2IE           EQU  H'0001'
+SMT2PRAIE        EQU  H'0002'
+SMT2PWAIE        EQU  H'0003'
+DMA2SCNTIE       EQU  H'0004'
+DMA2DCNTIE       EQU  H'0005'
+DMA2ORIE         EQU  H'0006'
+DMA2AIE          EQU  H'0007'
+
+
+;----- PIE7 Bits -----------------------------------------------------
+I2C2RXIE         EQU  H'0000'
+I2C2TXIE         EQU  H'0001'
+I2C2IE           EQU  H'0002'
+I2C2EIE          EQU  H'0003'
+U2RXIE           EQU  H'0004'
+U2TXIE           EQU  H'0005'
+U2EIE            EQU  H'0006'
+U2IE             EQU  H'0007'
+
+
+;----- PIE8 Bits -----------------------------------------------------
+TMR3IE           EQU  H'0000'
+TMR3GIE          EQU  H'0001'
+TMR4IE           EQU  H'0002'
+CCP2IE           EQU  H'0003'
+CWG2IE           EQU  H'0004'
+CLC2IE           EQU  H'0005'
+INT2IE           EQU  H'0006'
+TMR5IE           EQU  H'0007'
+
+
+;----- PIE9 Bits -----------------------------------------------------
+TMR5GIE          EQU  H'0000'
+TMR6IE           EQU  H'0001'
+CCP3IE           EQU  H'0002'
+CWG3IE           EQU  H'0003'
+CLC3IE           EQU  H'0004'
+CCP4IE           EQU  H'0005'
+CLC4IE           EQU  H'0006'
+
+
+;----- PIR0 Bits -----------------------------------------------------
+SWIF             EQU  H'0000'
+HLVDIF           EQU  H'0001'
+OSFIF            EQU  H'0002'
+CSWIF            EQU  H'0003'
+NVMIF            EQU  H'0004'
+SCANIF           EQU  H'0005'
+CRCIF            EQU  H'0006'
+IOCIF            EQU  H'0007'
+
+
+;----- PIR1 Bits -----------------------------------------------------
+INT0IF           EQU  H'0000'
+ZCDIF            EQU  H'0001'
+ADIF             EQU  H'0002'
+ADTIF            EQU  H'0003'
+C1IF             EQU  H'0004'
+SMT1IF           EQU  H'0005'
+SMT1PRAIF        EQU  H'0006'
+SMT1PWAIF        EQU  H'0007'
+
+
+;----- PIR2 Bits -----------------------------------------------------
+DMA1SCNTIF       EQU  H'0000'
+DMA1DCNTIF       EQU  H'0001'
+DMA1ORIF         EQU  H'0002'
+DMA1AIF          EQU  H'0003'
+SPI1RXIF         EQU  H'0004'
+SPI1TXIF         EQU  H'0005'
+SPI1IF           EQU  H'0006'
+I2C1RXIF         EQU  H'0007'
+
+
+;----- PIR3 Bits -----------------------------------------------------
+I2C1TXIF         EQU  H'0000'
+I2C1IF           EQU  H'0001'
+I2C1EIF          EQU  H'0002'
+U1RXIF           EQU  H'0003'
+U1TXIF           EQU  H'0004'
+U1EIF            EQU  H'0005'
+U1IF             EQU  H'0006'
+TMR0IF           EQU  H'0007'
+
+
+;----- PIR4 Bits -----------------------------------------------------
+TMR1IF           EQU  H'0000'
+TMR1GIF          EQU  H'0001'
+TMR2IF           EQU  H'0002'
+CCP1IF           EQU  H'0003'
+NCO1IF           EQU  H'0004'
+CWG1IF           EQU  H'0005'
+CLC1IF           EQU  H'0006'
+INT1IF           EQU  H'0007'
+
+
+;----- PIR5 Bits -----------------------------------------------------
+RXB0IF           EQU  H'0000'
+RXB1IF           EQU  H'0001'
+TXB0IF           EQU  H'0002'
+TXB1IF           EQU  H'0003'
+TXB2IF           EQU  H'0004'
+ERRIF            EQU  H'0005'
+WAKIF            EQU  H'0006'
+IRXIF            EQU  H'0007'
+
+FIFOFIF          EQU  H'0000'
+RXBnIF           EQU  H'0001'
+TXBnIF           EQU  H'0004'
+
+
+;----- PIR6 Bits -----------------------------------------------------
+C2IF             EQU  H'0000'
+SMT2IF           EQU  H'0001'
+SMT2PRAIF        EQU  H'0002'
+SMT2PWAIF        EQU  H'0003'
+DMA2SCNTIF       EQU  H'0004'
+DMA2DCNTIF       EQU  H'0005'
+DMA2ORIF         EQU  H'0006'
+DMA2AIF          EQU  H'0007'
+
+
+;----- PIR7 Bits -----------------------------------------------------
+I2C2RXIF         EQU  H'0000'
+I2C2TXIF         EQU  H'0001'
+I2C2IF           EQU  H'0002'
+I2C2EIF          EQU  H'0003'
+U2RXIF           EQU  H'0004'
+U2TXIF           EQU  H'0005'
+U2EIF            EQU  H'0006'
+U2IF             EQU  H'0007'
+
+
+;----- PIR8 Bits -----------------------------------------------------
+TMR3IF           EQU  H'0000'
+TMR3GIF          EQU  H'0001'
+TMR4IF           EQU  H'0002'
+CCP2IF           EQU  H'0003'
+CWG2IF           EQU  H'0004'
+CLC2IF           EQU  H'0005'
+INT2IF           EQU  H'0006'
+TMR5IF           EQU  H'0007'
+
+
+;----- PIR9 Bits -----------------------------------------------------
+TMR5GIF          EQU  H'0000'
+TMR6IF           EQU  H'0001'
+CCP3IF           EQU  H'0002'
+CWG3IF           EQU  H'0003'
+CLC3IF           EQU  H'0004'
+CCP4IF           EQU  H'0005'
+CLC4IF           EQU  H'0006'
+
+
+;----- PMD0 Bits -----------------------------------------------------
+IOCMD            EQU  H'0000'
+CLKRMD           EQU  H'0001'
+NVMMD            EQU  H'0002'
+SCANMD           EQU  H'0003'
+CRCMD            EQU  H'0004'
+HLVDMD           EQU  H'0005'
+FVRMD            EQU  H'0006'
+SYSCMD           EQU  H'0007'
+
+
+;----- PMD1 Bits -----------------------------------------------------
+TMR0MD           EQU  H'0000'
+TMR1MD           EQU  H'0001'
+TMR2MD           EQU  H'0002'
+TMR3MD           EQU  H'0003'
+TMR4MD           EQU  H'0004'
+TMR5MD           EQU  H'0005'
+TMR6MD           EQU  H'0006'
+NCO1MD           EQU  H'0007'
+
+
+;----- PMD2 Bits -----------------------------------------------------
+ZCDMD            EQU  H'0000'
+CMP1MD           EQU  H'0001'
+CMP2MD           EQU  H'0002'
+ADCMD            EQU  H'0005'
+DACMD            EQU  H'0006'
+
+
+;----- PMD3 Bits -----------------------------------------------------
+CCP1MD           EQU  H'0000'
+CCP2MD           EQU  H'0001'
+CCP3MD           EQU  H'0002'
+CCP4MD           EQU  H'0003'
+PWM5MD           EQU  H'0004'
+PWM6MD           EQU  H'0005'
+PWM7MD           EQU  H'0006'
+PWM8MD           EQU  H'0007'
+
+
+;----- PMD4 Bits -----------------------------------------------------
+CWG1MD           EQU  H'0005'
+CWG2MD           EQU  H'0006'
+CWG3MD           EQU  H'0007'
+
+
+;----- PMD5 Bits -----------------------------------------------------
+I2C1MD           EQU  H'0000'
+I2C2MD           EQU  H'0001'
+SPI1MD           EQU  H'0002'
+U1MD             EQU  H'0004'
+U2MD             EQU  H'0005'
+
+
+;----- PMD6 Bits -----------------------------------------------------
+DSMMD            EQU  H'0000'
+CLC1MD           EQU  H'0001'
+CLC2MD           EQU  H'0002'
+CLC3MD           EQU  H'0003'
+CLC4MD           EQU  H'0004'
+SMT1MD           EQU  H'0005'
+SMT2MD           EQU  H'0006'
+
+
+;----- PMD7 Bits -----------------------------------------------------
+DMA1MD           EQU  H'0000'
+DMA2MD           EQU  H'0001'
+CANMD            EQU  H'0007'
+
+
+;----- BORCON Bits -----------------------------------------------------
+BORRDY           EQU  H'0000'
+SBOREN           EQU  H'0007'
+
+
+;----- VREGCON Bits -----------------------------------------------------
+VREGPM           EQU  H'0001'
+
+
+;----- CPUDOZE Bits -----------------------------------------------------
+DOE              EQU  H'0004'
+ROI              EQU  H'0005'
+DOZEN            EQU  H'0006'
+IDLEN            EQU  H'0007'
+
+DOZE0            EQU  H'0000'
+DOZE1            EQU  H'0001'
+DOZE2            EQU  H'0002'
+
+
+;----- OSCCON1 Bits -----------------------------------------------------
+NDIV0            EQU  H'0000'
+NDIV1            EQU  H'0001'
+NDIV2            EQU  H'0002'
+NDIV3            EQU  H'0003'
+NOSC0            EQU  H'0004'
+NOSC1            EQU  H'0005'
+NOSC2            EQU  H'0006'
+
+
+;----- OSCCON2 Bits -----------------------------------------------------
+CDIV0            EQU  H'0000'
+CDIV1            EQU  H'0001'
+CDIV2            EQU  H'0002'
+CDIV3            EQU  H'0003'
+COSC0            EQU  H'0004'
+COSC1            EQU  H'0005'
+COSC2            EQU  H'0006'
+
+
+;----- OSCCON3 Bits -----------------------------------------------------
+NOSCR            EQU  H'0003'
+ORDY             EQU  H'0004'
+SOSCPWR          EQU  H'0006'
+CSWHOLD          EQU  H'0007'
+
+
+;----- OSCSTAT Bits -----------------------------------------------------
+PLLR             EQU  H'0000'
+ADOR             EQU  H'0002'
+SOR              EQU  H'0003'
+LFOR             EQU  H'0004'
+MFOR             EQU  H'0005'
+HFOR             EQU  H'0006'
+EXTOR            EQU  H'0007'
+
+
+;----- OSCSTAT1 Bits -----------------------------------------------------
+PLLR             EQU  H'0000'
+ADOR             EQU  H'0002'
+SOR              EQU  H'0003'
+LFOR             EQU  H'0004'
+MFOR             EQU  H'0005'
+HFOR             EQU  H'0006'
+EXTOR            EQU  H'0007'
+
+
+;----- OSCEN Bits -----------------------------------------------------
+ADOEN            EQU  H'0002'
+SOSCEN           EQU  H'0003'
+LFOEN            EQU  H'0004'
+MFOEN            EQU  H'0005'
+HFOEN            EQU  H'0006'
+EXTOEN           EQU  H'0007'
+
+
+;----- OSCTUNE Bits -----------------------------------------------------
+TUN0             EQU  H'0000'
+TUN1             EQU  H'0001'
+TUN2             EQU  H'0002'
+TUN3             EQU  H'0003'
+TUN4             EQU  H'0004'
+TUN5             EQU  H'0005'
+
+
+HFTUN0           EQU  H'0000'
+HFTUN1           EQU  H'0001'
+HFTUN2           EQU  H'0002'
+HFTUN3           EQU  H'0003'
+HFTUN4           EQU  H'0004'
+HFTUN5           EQU  H'0005'
+
+
+;----- OSCFRQ Bits -----------------------------------------------------
+FRQ0             EQU  H'0000'
+FRQ1             EQU  H'0001'
+FRQ2             EQU  H'0002'
+FRQ3             EQU  H'0003'
+
+
+HFFRQ0           EQU  H'0000'
+HFFRQ1           EQU  H'0001'
+HFFRQ2           EQU  H'0002'
+HFFRQ3           EQU  H'0003'
+
+
+;----- NVMADRL Bits -----------------------------------------------------
+ADR0             EQU  H'0000'
+ADR1             EQU  H'0001'
+ADR2             EQU  H'0002'
+ADR3             EQU  H'0003'
+ADR4             EQU  H'0004'
+ADR5             EQU  H'0005'
+ADR6             EQU  H'0006'
+ADR7             EQU  H'0007'
+
+
+NVMADR0          EQU  H'0000'
+NVMADR1          EQU  H'0001'
+NVMADR2          EQU  H'0002'
+NVMADR3          EQU  H'0003'
+NVMADR4          EQU  H'0004'
+NVMADR5          EQU  H'0005'
+NVMADR6          EQU  H'0006'
+NVMADR7          EQU  H'0007'
+
+
+;----- NVMADRH Bits -----------------------------------------------------
+ADR8             EQU  H'0000'
+ADR9             EQU  H'0001'
+
+
+NVMADR8          EQU  H'0000'
+NVMADR9          EQU  H'0001'
+
+
+;----- NVMDAT Bits -----------------------------------------------------
+DAT0             EQU  H'0000'
+DAT1             EQU  H'0001'
+DAT2             EQU  H'0002'
+DAT3             EQU  H'0003'
+DAT4             EQU  H'0004'
+DAT5             EQU  H'0005'
+DAT6             EQU  H'0006'
+DAT7             EQU  H'0007'
+
+
+NVMDAT0          EQU  H'0000'
+NVMDAT1          EQU  H'0001'
+NVMDAT2          EQU  H'0002'
+NVMDAT3          EQU  H'0003'
+NVMDAT4          EQU  H'0004'
+NVMDAT5          EQU  H'0005'
+NVMDAT6          EQU  H'0006'
+NVMDAT7          EQU  H'0007'
+
+
+;----- NVMCON1 Bits -----------------------------------------------------
+RD               EQU  H'0000'
+WR               EQU  H'0001'
+WREN             EQU  H'0002'
+WRERR            EQU  H'0003'
+FREE             EQU  H'0004'
+
+REG0             EQU  H'0006'
+REG1             EQU  H'0007'
+
+
+NVMREG0          EQU  H'0006'
+NVMREG1          EQU  H'0007'
+
+
+;----- PRLOCK Bits -----------------------------------------------------
+PRLOCKED         EQU  H'0000'
+
+
+;----- ISRPR Bits -----------------------------------------------------
+;PR0              EQU  H'0000'
+PR1              EQU  H'0001'
+;PR2              EQU  H'0002'
+
+
+ISRPR0           EQU  H'0000'
+ISRPR1           EQU  H'0001'
+ISRPR2           EQU  H'0002'
+
+
+;----- MAINPR Bits -----------------------------------------------------
+;PR0              EQU  H'0000'
+PR1              EQU  H'0001'
+;PR2              EQU  H'0002'
+
+
+MAINPR0          EQU  H'0000'
+MAINPR1          EQU  H'0001'
+MAINPR2          EQU  H'0002'
+
+
+;----- DMA1PR Bits -----------------------------------------------------
+;PR0              EQU  H'0000'
+PR1              EQU  H'0001'
+;PR2              EQU  H'0002'
+
+
+DMA1PR0          EQU  H'0000'
+DMA1PR1          EQU  H'0001'
+DMA1PR2          EQU  H'0002'
+
+
+;----- DMA2PR Bits -----------------------------------------------------
+;PR0              EQU  H'0000'
+PR1              EQU  H'0001'
+;PR2              EQU  H'0002'
+
+
+DMA2PR0          EQU  H'0000'
+DMA2PR1          EQU  H'0001'
+DMA2PR2          EQU  H'0002'
+
+
+;----- SCANPR Bits -----------------------------------------------------
+;PR0              EQU  H'0000'
+PR1              EQU  H'0001'
+;PR2              EQU  H'0002'
+
+
+SCANPR0          EQU  H'0000'
+SCANPR1          EQU  H'0001'
+SCANPR2          EQU  H'0002'
+
+
+;----- RA0PPS Bits -----------------------------------------------------
+RA0PPS0          EQU  H'0000'
+RA0PPS1          EQU  H'0001'
+RA0PPS2          EQU  H'0002'
+RA0PPS3          EQU  H'0003'
+RA0PPS4          EQU  H'0004'
+
+
+;----- RA1PPS Bits -----------------------------------------------------
+RA1PPS0          EQU  H'0000'
+RA1PPS1          EQU  H'0001'
+RA1PPS2          EQU  H'0002'
+RA1PPS3          EQU  H'0003'
+RA1PPS4          EQU  H'0004'
+
+
+;----- RA2PPS Bits -----------------------------------------------------
+RA2PPS0          EQU  H'0000'
+RA2PPS1          EQU  H'0001'
+RA2PPS2          EQU  H'0002'
+RA2PPS3          EQU  H'0003'
+RA2PPS4          EQU  H'0004'
+
+
+;----- RA3PPS Bits -----------------------------------------------------
+RA3PPS0          EQU  H'0000'
+RA3PPS1          EQU  H'0001'
+RA3PPS2          EQU  H'0002'
+RA3PPS3          EQU  H'0003'
+RA3PPS4          EQU  H'0004'
+
+
+;----- RA4PPS Bits -----------------------------------------------------
+RA4PPS0          EQU  H'0000'
+RA4PPS1          EQU  H'0001'
+RA4PPS2          EQU  H'0002'
+RA4PPS3          EQU  H'0003'
+RA4PPS4          EQU  H'0004'
+
+
+;----- RA5PPS Bits -----------------------------------------------------
+RA5PPS0          EQU  H'0000'
+RA5PPS1          EQU  H'0001'
+RA5PPS2          EQU  H'0002'
+RA5PPS3          EQU  H'0003'
+RA5PPS4          EQU  H'0004'
+
+
+;----- RA6PPS Bits -----------------------------------------------------
+RA6PPS0          EQU  H'0000'
+RA6PPS1          EQU  H'0001'
+RA6PPS2          EQU  H'0002'
+RA6PPS3          EQU  H'0003'
+RA6PPS4          EQU  H'0004'
+
+
+;----- RA7PPS Bits -----------------------------------------------------
+RA7PPS0          EQU  H'0000'
+RA7PPS1          EQU  H'0001'
+RA7PPS2          EQU  H'0002'
+RA7PPS3          EQU  H'0003'
+RA7PPS4          EQU  H'0004'
+
+
+;----- RB0PPS Bits -----------------------------------------------------
+RB0PPS0          EQU  H'0000'
+RB0PPS1          EQU  H'0001'
+RB0PPS2          EQU  H'0002'
+RB0PPS3          EQU  H'0003'
+RB0PPS4          EQU  H'0004'
+
+
+;----- RB1PPS Bits -----------------------------------------------------
+RB1PPS0          EQU  H'0000'
+RB1PPS1          EQU  H'0001'
+RB1PPS2          EQU  H'0002'
+RB1PPS3          EQU  H'0003'
+RB1PPS4          EQU  H'0004'
+
+
+;----- RB2PPS Bits -----------------------------------------------------
+RB2PPS0          EQU  H'0000'
+RB2PPS1          EQU  H'0001'
+RB2PPS2          EQU  H'0002'
+RB2PPS3          EQU  H'0003'
+RB2PPS4          EQU  H'0004'
+
+
+;----- RB3PPS Bits -----------------------------------------------------
+RB3PPS0          EQU  H'0000'
+RB3PPS1          EQU  H'0001'
+RB3PPS2          EQU  H'0002'
+RB3PPS3          EQU  H'0003'
+RB3PPS4          EQU  H'0004'
+
+
+;----- RB4PPS Bits -----------------------------------------------------
+RB4PPS0          EQU  H'0000'
+RB4PPS1          EQU  H'0001'
+RB4PPS2          EQU  H'0002'
+RB4PPS3          EQU  H'0003'
+RB4PPS4          EQU  H'0004'
+
+
+;----- RB5PPS Bits -----------------------------------------------------
+RB5PPS0          EQU  H'0000'
+RB5PPS1          EQU  H'0001'
+RB5PPS2          EQU  H'0002'
+RB5PPS3          EQU  H'0003'
+RB5PPS4          EQU  H'0004'
+
+
+;----- RB6PPS Bits -----------------------------------------------------
+RB6PPS0          EQU  H'0000'
+RB6PPS1          EQU  H'0001'
+RB6PPS2          EQU  H'0002'
+RB6PPS3          EQU  H'0003'
+RB6PPS4          EQU  H'0004'
+
+
+;----- RB7PPS Bits -----------------------------------------------------
+RB7PPS0          EQU  H'0000'
+RB7PPS1          EQU  H'0001'
+RB7PPS2          EQU  H'0002'
+RB7PPS3          EQU  H'0003'
+RB7PPS4          EQU  H'0004'
+
+
+;----- RC0PPS Bits -----------------------------------------------------
+RC0PPS0          EQU  H'0000'
+RC0PPS1          EQU  H'0001'
+RC0PPS2          EQU  H'0002'
+RC0PPS3          EQU  H'0003'
+RC0PPS4          EQU  H'0004'
+
+
+;----- RC1PPS Bits -----------------------------------------------------
+RC1PPS0          EQU  H'0000'
+RC1PPS1          EQU  H'0001'
+RC1PPS2          EQU  H'0002'
+RC1PPS3          EQU  H'0003'
+RC1PPS4          EQU  H'0004'
+
+
+;----- RC2PPS Bits -----------------------------------------------------
+RC2PPS0          EQU  H'0000'
+RC2PPS1          EQU  H'0001'
+RC2PPS2          EQU  H'0002'
+RC2PPS3          EQU  H'0003'
+RC2PPS4          EQU  H'0004'
+
+
+;----- RC3PPS Bits -----------------------------------------------------
+RC3PPS0          EQU  H'0000'
+RC3PPS1          EQU  H'0001'
+RC3PPS2          EQU  H'0002'
+RC3PPS3          EQU  H'0003'
+RC3PPS4          EQU  H'0004'
+
+
+;----- RC4PPS Bits -----------------------------------------------------
+RC4PPS0          EQU  H'0000'
+RC4PPS1          EQU  H'0001'
+RC4PPS2          EQU  H'0002'
+RC4PPS3          EQU  H'0003'
+RC4PPS4          EQU  H'0004'
+
+
+;----- RC5PPS Bits -----------------------------------------------------
+RC5PPS0          EQU  H'0000'
+RC5PPS1          EQU  H'0001'
+RC5PPS2          EQU  H'0002'
+RC5PPS3          EQU  H'0003'
+RC5PPS4          EQU  H'0004'
+
+
+;----- RC6PPS Bits -----------------------------------------------------
+RC6PPS0          EQU  H'0000'
+RC6PPS1          EQU  H'0001'
+RC6PPS2          EQU  H'0002'
+RC6PPS3          EQU  H'0003'
+RC6PPS4          EQU  H'0004'
+
+
+;----- RC7PPS Bits -----------------------------------------------------
+RC7PPS0          EQU  H'0000'
+RC7PPS1          EQU  H'0001'
+RC7PPS2          EQU  H'0002'
+RC7PPS3          EQU  H'0003'
+RC7PPS4          EQU  H'0004'
+
+
+;----- ANSELA Bits -----------------------------------------------------
+ANSELA0          EQU  H'0000'
+ANSELA1          EQU  H'0001'
+ANSELA2          EQU  H'0002'
+ANSELA3          EQU  H'0003'
+ANSELA4          EQU  H'0004'
+ANSELA5          EQU  H'0005'
+ANSELA6          EQU  H'0006'
+ANSELA7          EQU  H'0007'
+
+
+;----- WPUA Bits -----------------------------------------------------
+WPUA0            EQU  H'0000'
+WPUA1            EQU  H'0001'
+WPUA2            EQU  H'0002'
+WPUA3            EQU  H'0003'
+WPUA4            EQU  H'0004'
+WPUA5            EQU  H'0005'
+WPUA6            EQU  H'0006'
+WPUA7            EQU  H'0007'
+
+
+;----- ODCONA Bits -----------------------------------------------------
+ODCA0            EQU  H'0000'
+ODCA1            EQU  H'0001'
+ODCA2            EQU  H'0002'
+ODCA3            EQU  H'0003'
+ODCA4            EQU  H'0004'
+ODCA5            EQU  H'0005'
+ODCA6            EQU  H'0006'
+ODCA7            EQU  H'0007'
+
+
+;----- SLRCONA Bits -----------------------------------------------------
+SLRA0            EQU  H'0000'
+SLRA1            EQU  H'0001'
+SLRA2            EQU  H'0002'
+SLRA3            EQU  H'0003'
+SLRA4            EQU  H'0004'
+SLRA5            EQU  H'0005'
+SLRA6            EQU  H'0006'
+SLRA7            EQU  H'0007'
+
+
+;----- INLVLA Bits -----------------------------------------------------
+INLVLA0          EQU  H'0000'
+INLVLA1          EQU  H'0001'
+INLVLA2          EQU  H'0002'
+INLVLA3          EQU  H'0003'
+INLVLA4          EQU  H'0004'
+INLVLA5          EQU  H'0005'
+INLVLA6          EQU  H'0006'
+INLVLA7          EQU  H'0007'
+
+
+;----- IOCAP Bits -----------------------------------------------------
+IOCAP0           EQU  H'0000'
+IOCAP1           EQU  H'0001'
+IOCAP2           EQU  H'0002'
+IOCAP3           EQU  H'0003'
+IOCAP4           EQU  H'0004'
+IOCAP5           EQU  H'0005'
+IOCAP6           EQU  H'0006'
+IOCAP7           EQU  H'0007'
+
+
+;----- IOCAN Bits -----------------------------------------------------
+IOCAN0           EQU  H'0000'
+IOCAN1           EQU  H'0001'
+IOCAN2           EQU  H'0002'
+IOCAN3           EQU  H'0003'
+IOCAN4           EQU  H'0004'
+IOCAN5           EQU  H'0005'
+IOCAN6           EQU  H'0006'
+IOCAN7           EQU  H'0007'
+
+
+;----- IOCAF Bits -----------------------------------------------------
+IOCAF0           EQU  H'0000'
+IOCAF1           EQU  H'0001'
+IOCAF2           EQU  H'0002'
+IOCAF3           EQU  H'0003'
+IOCAF4           EQU  H'0004'
+IOCAF5           EQU  H'0005'
+IOCAF6           EQU  H'0006'
+IOCAF7           EQU  H'0007'
+
+
+;----- ANSELB Bits -----------------------------------------------------
+ANSELB0          EQU  H'0000'
+ANSELB1          EQU  H'0001'
+ANSELB2          EQU  H'0002'
+ANSELB3          EQU  H'0003'
+ANSELB4          EQU  H'0004'
+ANSELB5          EQU  H'0005'
+ANSELB6          EQU  H'0006'
+ANSELB7          EQU  H'0007'
+
+
+;----- WPUB Bits -----------------------------------------------------
+WPUB0            EQU  H'0000'
+WPUB1            EQU  H'0001'
+WPUB2            EQU  H'0002'
+WPUB3            EQU  H'0003'
+WPUB4            EQU  H'0004'
+WPUB5            EQU  H'0005'
+WPUB6            EQU  H'0006'
+WPUB7            EQU  H'0007'
+
+
+;----- ODCONB Bits -----------------------------------------------------
+ODCB0            EQU  H'0000'
+ODCB1            EQU  H'0001'
+ODCB2            EQU  H'0002'
+ODCB3            EQU  H'0003'
+ODCB4            EQU  H'0004'
+ODCB5            EQU  H'0005'
+ODCB6            EQU  H'0006'
+ODCB7            EQU  H'0007'
+
+
+;----- SLRCONB Bits -----------------------------------------------------
+SLRB0            EQU  H'0000'
+SLRB1            EQU  H'0001'
+SLRB2            EQU  H'0002'
+SLRB3            EQU  H'0003'
+SLRB4            EQU  H'0004'
+SLRB5            EQU  H'0005'
+SLRB6            EQU  H'0006'
+SLRB7            EQU  H'0007'
+
+
+;----- INLVLB Bits -----------------------------------------------------
+INLVLB0          EQU  H'0000'
+INLVLB1          EQU  H'0001'
+INLVLB2          EQU  H'0002'
+INLVLB3          EQU  H'0003'
+INLVLB4          EQU  H'0004'
+INLVLB5          EQU  H'0005'
+INLVLB6          EQU  H'0006'
+INLVLB7          EQU  H'0007'
+
+
+;----- IOCBP Bits -----------------------------------------------------
+IOCBP0           EQU  H'0000'
+IOCBP1           EQU  H'0001'
+IOCBP2           EQU  H'0002'
+IOCBP3           EQU  H'0003'
+IOCBP4           EQU  H'0004'
+IOCBP5           EQU  H'0005'
+IOCBP6           EQU  H'0006'
+IOCBP7           EQU  H'0007'
+
+
+;----- IOCBN Bits -----------------------------------------------------
+IOCBN0           EQU  H'0000'
+IOCBN1           EQU  H'0001'
+IOCBN2           EQU  H'0002'
+IOCBN3           EQU  H'0003'
+IOCBN4           EQU  H'0004'
+IOCBN5           EQU  H'0005'
+IOCBN6           EQU  H'0006'
+IOCBN7           EQU  H'0007'
+
+
+;----- IOCBF Bits -----------------------------------------------------
+IOCBF0           EQU  H'0000'
+IOCBF1           EQU  H'0001'
+IOCBF2           EQU  H'0002'
+IOCBF3           EQU  H'0003'
+IOCBF4           EQU  H'0004'
+IOCBF5           EQU  H'0005'
+IOCBF6           EQU  H'0006'
+IOCBF7           EQU  H'0007'
+
+
+;----- RB1I2C Bits -----------------------------------------------------
+SLEW             EQU  H'0006'
+
+TH0              EQU  H'0000'
+TH1              EQU  H'0001'
+PU0              EQU  H'0004'
+PU1              EQU  H'0005'
+
+I2CSLEW          EQU  H'0006'
+
+I2CTH0           EQU  H'0000'
+I2CTH1           EQU  H'0001'
+I2CPU0           EQU  H'0004'
+I2CPU1           EQU  H'0005'
+
+
+;----- RB2I2C Bits -----------------------------------------------------
+SLEW             EQU  H'0006'
+
+TH0              EQU  H'0000'
+TH1              EQU  H'0001'
+PU0              EQU  H'0004'
+PU1              EQU  H'0005'
+
+I2CSLEW          EQU  H'0006'
+
+I2CTH0           EQU  H'0000'
+I2CTH1           EQU  H'0001'
+I2CPU0           EQU  H'0004'
+I2CPU1           EQU  H'0005'
+
+
+;----- ANSELC Bits -----------------------------------------------------
+ANSELC0          EQU  H'0000'
+ANSELC1          EQU  H'0001'
+ANSELC2          EQU  H'0002'
+ANSELC3          EQU  H'0003'
+ANSELC4          EQU  H'0004'
+ANSELC5          EQU  H'0005'
+ANSELC6          EQU  H'0006'
+ANSELC7          EQU  H'0007'
+
+
+;----- WPUC Bits -----------------------------------------------------
+WPUC0            EQU  H'0000'
+WPUC1            EQU  H'0001'
+WPUC2            EQU  H'0002'
+WPUC3            EQU  H'0003'
+WPUC4            EQU  H'0004'
+WPUC5            EQU  H'0005'
+WPUC6            EQU  H'0006'
+WPUC7            EQU  H'0007'
+
+
+;----- ODCONC Bits -----------------------------------------------------
+ODCC0            EQU  H'0000'
+ODCC1            EQU  H'0001'
+ODCC2            EQU  H'0002'
+ODCC3            EQU  H'0003'
+ODCC4            EQU  H'0004'
+ODCC5            EQU  H'0005'
+ODCC6            EQU  H'0006'
+ODCC7            EQU  H'0007'
+
+
+;----- SLRCONC Bits -----------------------------------------------------
+SLRC0            EQU  H'0000'
+SLRC1            EQU  H'0001'
+SLRC2            EQU  H'0002'
+SLRC3            EQU  H'0003'
+SLRC4            EQU  H'0004'
+SLRC5            EQU  H'0005'
+SLRC6            EQU  H'0006'
+SLRC7            EQU  H'0007'
+
+
+;----- INLVLC Bits -----------------------------------------------------
+INLVLC0          EQU  H'0000'
+INLVLC1          EQU  H'0001'
+INLVLC2          EQU  H'0002'
+INLVLC3          EQU  H'0003'
+INLVLC4          EQU  H'0004'
+INLVLC5          EQU  H'0005'
+INLVLC6          EQU  H'0006'
+INLVLC7          EQU  H'0007'
+
+
+;----- IOCCP Bits -----------------------------------------------------
+IOCCP0           EQU  H'0000'
+IOCCP1           EQU  H'0001'
+IOCCP2           EQU  H'0002'
+IOCCP3           EQU  H'0003'
+IOCCP4           EQU  H'0004'
+IOCCP5           EQU  H'0005'
+IOCCP6           EQU  H'0006'
+IOCCP7           EQU  H'0007'
+
+
+;----- IOCCN Bits -----------------------------------------------------
+IOCCN0           EQU  H'0000'
+IOCCN1           EQU  H'0001'
+IOCCN2           EQU  H'0002'
+IOCCN3           EQU  H'0003'
+IOCCN4           EQU  H'0004'
+IOCCN5           EQU  H'0005'
+IOCCN6           EQU  H'0006'
+IOCCN7           EQU  H'0007'
+
+
+;----- IOCCF Bits -----------------------------------------------------
+IOCCF0           EQU  H'0000'
+IOCCF1           EQU  H'0001'
+IOCCF2           EQU  H'0002'
+IOCCF3           EQU  H'0003'
+IOCCF4           EQU  H'0004'
+IOCCF5           EQU  H'0005'
+IOCCF6           EQU  H'0006'
+IOCCF7           EQU  H'0007'
+
+
+;----- RC3I2C Bits -----------------------------------------------------
+SLEW             EQU  H'0006'
+
+TH0              EQU  H'0000'
+TH1              EQU  H'0001'
+PU0              EQU  H'0004'
+PU1              EQU  H'0005'
+
+I2CSLEW          EQU  H'0006'
+
+I2CTH0           EQU  H'0000'
+I2CTH1           EQU  H'0001'
+I2CPU0           EQU  H'0004'
+I2CPU1           EQU  H'0005'
+
+
+;----- RC4I2C Bits -----------------------------------------------------
+SLEW             EQU  H'0006'
+
+TH0              EQU  H'0000'
+TH1              EQU  H'0001'
+PU0              EQU  H'0004'
+PU1              EQU  H'0005'
+
+I2CSLEW          EQU  H'0006'
+
+I2CTH0           EQU  H'0000'
+I2CTH1           EQU  H'0001'
+I2CPU0           EQU  H'0004'
+I2CPU1           EQU  H'0005'
+
+
+;----- WPUE Bits -----------------------------------------------------
+WPUE3            EQU  H'0003'
+
+
+;----- INLVLE Bits -----------------------------------------------------
+INLVLE3          EQU  H'0003'
+
+
+;----- IOCEP Bits -----------------------------------------------------
+IOCEP3           EQU  H'0003'
+
+
+;----- IOCEN Bits -----------------------------------------------------
+IOCEN3           EQU  H'0003'
+
+
+;----- IOCEF Bits -----------------------------------------------------
+IOCEF3           EQU  H'0003'
+
+
+;----- PPSLOCK Bits -----------------------------------------------------
+PPSLOCKED        EQU  H'0000'
+
+
+;----- DMA2BUF Bits -----------------------------------------------------
+BUF0             EQU  H'0000'
+BUF1             EQU  H'0001'
+BUF2             EQU  H'0002'
+BUF3             EQU  H'0003'
+BUF4             EQU  H'0004'
+BUF5             EQU  H'0005'
+BUF6             EQU  H'0006'
+BUF7             EQU  H'0007'
+
+
+DMA2BUF0         EQU  H'0000'
+DMA2BUF1         EQU  H'0001'
+DMA2BUF2         EQU  H'0002'
+DMA2BUF3         EQU  H'0003'
+DMA2BUF4         EQU  H'0004'
+DMA2BUF5         EQU  H'0005'
+DMA2BUF6         EQU  H'0006'
+DMA2BUF7         EQU  H'0007'
+
+
+;----- DMA2DCNTL Bits -----------------------------------------------------
+DCNT0            EQU  H'0000'
+DCNT1            EQU  H'0001'
+DCNT2            EQU  H'0002'
+DCNT3            EQU  H'0003'
+DCNT4            EQU  H'0004'
+DCNT5            EQU  H'0005'
+DCNT6            EQU  H'0006'
+DCNT7            EQU  H'0007'
+
+
+DMA2DCNT0        EQU  H'0000'
+DMA2DCNT1        EQU  H'0001'
+DMA2DCNT2        EQU  H'0002'
+DMA2DCNT3        EQU  H'0003'
+DMA2DCNT4        EQU  H'0004'
+DMA2DCNT5        EQU  H'0005'
+DMA2DCNT6        EQU  H'0006'
+DMA2DCNT7        EQU  H'0007'
+
+
+;----- DMA2DCNTH Bits -----------------------------------------------------
+DCNT8            EQU  H'0000'
+DCNT9            EQU  H'0001'
+DCNT10           EQU  H'0002'
+DCNT11           EQU  H'0003'
+
+
+DMA2DCNT8        EQU  H'0000'
+DMA2DCNT9        EQU  H'0001'
+DMA2DCNT10       EQU  H'0002'
+DMA2DCNT11       EQU  H'0003'
+
+
+;----- DMA2DPTRL Bits -----------------------------------------------------
+DPTR0            EQU  H'0000'
+DPTR1            EQU  H'0001'
+DPTR2            EQU  H'0002'
+DPTR3            EQU  H'0003'
+DPTR4            EQU  H'0004'
+DPTR5            EQU  H'0005'
+DPTR6            EQU  H'0006'
+DPTR7            EQU  H'0007'
+
+
+DMA2DPTR0        EQU  H'0000'
+DMA2DPTR1        EQU  H'0001'
+DMA2DPTR2        EQU  H'0002'
+DMA2DPTR3        EQU  H'0003'
+DMA2DPTR4        EQU  H'0004'
+DMA2DPTR5        EQU  H'0005'
+DMA2DPTR6        EQU  H'0006'
+DMA2DPTR7        EQU  H'0007'
+
+
+;----- DMA2DPTRH Bits -----------------------------------------------------
+DPTR8            EQU  H'0000'
+DPTR9            EQU  H'0001'
+DPTR10           EQU  H'0002'
+DPTR11           EQU  H'0003'
+DPTR12           EQU  H'0004'
+DPTR13           EQU  H'0005'
+DPTR14           EQU  H'0006'
+DPTR15           EQU  H'0007'
+
+
+DMA2DPTR8        EQU  H'0000'
+DMA2DPTR9        EQU  H'0001'
+DMA2DPTR10       EQU  H'0002'
+DMA2DPTR11       EQU  H'0003'
+DMA2DPTR12       EQU  H'0004'
+DMA2DPTR13       EQU  H'0005'
+DMA2DPTR14       EQU  H'0006'
+DMA2DPTR15       EQU  H'0007'
+
+
+;----- DMA2DSZL Bits -----------------------------------------------------
+DSZ0             EQU  H'0000'
+DSZ1             EQU  H'0001'
+DSZ2             EQU  H'0002'
+DSZ3             EQU  H'0003'
+DSZ4             EQU  H'0004'
+DSZ5             EQU  H'0005'
+DSZ6             EQU  H'0006'
+DSZ7             EQU  H'0007'
+
+DMA2DSZ0         EQU  H'0000'
+DMA2DSZ1         EQU  H'0001'
+DMA2DSZ2         EQU  H'0002'
+DMA2DSZ3         EQU  H'0003'
+DMA2DSZ4         EQU  H'0004'
+DMA2DSZ5         EQU  H'0005'
+DMA2DSZ6         EQU  H'0006'
+DMA2DSZ7         EQU  H'0007'
+
+
+;----- DMA2DSZH Bits -----------------------------------------------------
+DSZ8             EQU  H'0000'
+DSZ9             EQU  H'0001'
+DSZ10            EQU  H'0002'
+DSZ11            EQU  H'0003'
+
+DMA2DSZ8         EQU  H'0000'
+DMA2DSZ9         EQU  H'0001'
+DMA2DSZ10        EQU  H'0002'
+DMA2DSZ11        EQU  H'0003'
+
+
+;----- DMA2DSAL Bits -----------------------------------------------------
+SSA0             EQU  H'0000'
+SSA1             EQU  H'0001'
+SSA2             EQU  H'0002'
+SSA3             EQU  H'0003'
+SSA4             EQU  H'0004'
+SSA5             EQU  H'0005'
+SSA6             EQU  H'0006'
+SSA7             EQU  H'0007'
+
+
+DMA2DSA0         EQU  H'0000'
+DMA2DSA1         EQU  H'0001'
+DMA2DSA2         EQU  H'0002'
+DMA2DSA3         EQU  H'0003'
+DMA2DSA4         EQU  H'0004'
+DMA2DSA5         EQU  H'0005'
+DMA2DSA6         EQU  H'0006'
+DMA2DSA7         EQU  H'0007'
+
+
+;----- DMA2DSAH Bits -----------------------------------------------------
+DSA8             EQU  H'0000'
+DSA9             EQU  H'0001'
+DSA10            EQU  H'0002'
+DSA11            EQU  H'0003'
+DSA12            EQU  H'0004'
+DSA13            EQU  H'0005'
+DSA14            EQU  H'0006'
+DSA15            EQU  H'0007'
+
+
+DMA2DSA8         EQU  H'0000'
+DMA2DSA9         EQU  H'0001'
+DMA2DSA10        EQU  H'0002'
+DMA2DSA11        EQU  H'0003'
+DMA2DSA12        EQU  H'0004'
+DMA2DSA13        EQU  H'0005'
+DMA2DSA14        EQU  H'0006'
+DMA2DSA15        EQU  H'0007'
+
+
+;----- DMA2SCNTL Bits -----------------------------------------------------
+SCNT0            EQU  H'0000'
+SCNT1            EQU  H'0001'
+SCNT2            EQU  H'0002'
+SCNT3            EQU  H'0003'
+SCNT4            EQU  H'0004'
+SCNT5            EQU  H'0005'
+SCNT6            EQU  H'0006'
+SCNT7            EQU  H'0007'
+
+
+DMA2SCNT0        EQU  H'0000'
+DMA2SCNT1        EQU  H'0001'
+DMA2SCNT2        EQU  H'0002'
+DMA2SCNT3        EQU  H'0003'
+DMA2SCNT4        EQU  H'0004'
+DMA2SCNT5        EQU  H'0005'
+DMA2SCNT6        EQU  H'0006'
+DMA2SCNT7        EQU  H'0007'
+
+
+;----- DMA2SCNTH Bits -----------------------------------------------------
+SCNT8            EQU  H'0000'
+SCNT9            EQU  H'0001'
+SCNT10           EQU  H'0002'
+SCNT11           EQU  H'0003'
+
+
+DMA2SCNT8        EQU  H'0000'
+DMA2SCNT9        EQU  H'0001'
+DMA2SCNT10       EQU  H'0002'
+DMA2SCNT11       EQU  H'0003'
+
+
+;----- DMA2SPTRL Bits -----------------------------------------------------
+SPTR0            EQU  H'0000'
+SPTR1            EQU  H'0001'
+SPTR2            EQU  H'0002'
+SPTR3            EQU  H'0003'
+SPTR4            EQU  H'0004'
+SPTR5            EQU  H'0005'
+SPTR6            EQU  H'0006'
+SPTR7            EQU  H'0007'
+
+
+DMA2SPTR0        EQU  H'0000'
+DMA2SPTR1        EQU  H'0001'
+DMA2SPTR2        EQU  H'0002'
+DMA2SPTR3        EQU  H'0003'
+DMA2SPTR4        EQU  H'0004'
+DMA2SPTR5        EQU  H'0005'
+DMA2SPTR6        EQU  H'0006'
+DMA2SPTR7        EQU  H'0007'
+
+
+;----- DMA2SPTRH Bits -----------------------------------------------------
+SPTR8            EQU  H'0000'
+SPTR9            EQU  H'0001'
+SPTR10           EQU  H'0002'
+SPTR11           EQU  H'0003'
+SPTR12           EQU  H'0004'
+SPTR13           EQU  H'0005'
+SPTR14           EQU  H'0006'
+SPTR15           EQU  H'0007'
+
+
+DMA2SPTR8        EQU  H'0000'
+DMA2SPTR9        EQU  H'0001'
+DMA2SPTR10       EQU  H'0002'
+DMA2SPTR11       EQU  H'0003'
+DMA2SPTR12       EQU  H'0004'
+DMA2SPTR13       EQU  H'0005'
+DMA2SPTR14       EQU  H'0006'
+DMA2SPTR15       EQU  H'0007'
+
+
+;----- DMA2SPTRU Bits -----------------------------------------------------
+SPTR16           EQU  H'0000'
+SPTR17           EQU  H'0001'
+SPTR18           EQU  H'0002'
+SPTR19           EQU  H'0003'
+SPTR20           EQU  H'0004'
+SPTR21           EQU  H'0005'
+
+
+DMA2SPTR16       EQU  H'0000'
+DMA2SPTR17       EQU  H'0001'
+DMA2SPTR18       EQU  H'0002'
+DMA2SPTR19       EQU  H'0003'
+DMA2SPTR20       EQU  H'0004'
+DMA2SPTR21       EQU  H'0005'
+
+
+;----- DMA2SSZL Bits -----------------------------------------------------
+SSZ0             EQU  H'0000'
+SSZ1             EQU  H'0001'
+SSZ2             EQU  H'0002'
+SSZ3             EQU  H'0003'
+SSZ4             EQU  H'0004'
+SSZ5             EQU  H'0005'
+SSZ6             EQU  H'0006'
+SSZ7             EQU  H'0007'
+
+DMA2SSZ0         EQU  H'0000'
+DMA2SSZ1         EQU  H'0001'
+DMA2SSZ2         EQU  H'0002'
+DMA2SSZ3         EQU  H'0003'
+DMA2SSZ4         EQU  H'0004'
+DMA2SSZ5         EQU  H'0005'
+DMA2SSZ6         EQU  H'0006'
+DMA2SSZ7         EQU  H'0007'
+
+
+;----- DMA2SSZH Bits -----------------------------------------------------
+SSZ8             EQU  H'0000'
+SSZ9             EQU  H'0001'
+SSZ10            EQU  H'0002'
+SSZ11            EQU  H'0003'
+
+DMA2SSZ8         EQU  H'0000'
+DMA2SSZ9         EQU  H'0001'
+DMA2SSZ10        EQU  H'0002'
+DMA2SSZ11        EQU  H'0003'
+
+
+;----- DMA2SSAL Bits -----------------------------------------------------
+SSA0             EQU  H'0000'
+SSA1             EQU  H'0001'
+SSA2             EQU  H'0002'
+SSA3             EQU  H'0003'
+SSA4             EQU  H'0004'
+SSA5             EQU  H'0005'
+SSA6             EQU  H'0006'
+SSA7             EQU  H'0007'
+
+
+DMA2SSA0         EQU  H'0000'
+DMA2SSA1         EQU  H'0001'
+DMA2SSA2         EQU  H'0002'
+DMA2SSA3         EQU  H'0003'
+DMA2SSA4         EQU  H'0004'
+DMA2SSA5         EQU  H'0005'
+DMA2SSA6         EQU  H'0006'
+DMA2SSA7         EQU  H'0007'
+
+
+;----- DMA2SSAH Bits -----------------------------------------------------
+SSA8             EQU  H'0000'
+SSA9             EQU  H'0001'
+SSA10            EQU  H'0002'
+SSA11            EQU  H'0003'
+SSA12            EQU  H'0004'
+SSA13            EQU  H'0005'
+SSA14            EQU  H'0006'
+SSA15            EQU  H'0007'
+
+
+DMA2SSA8         EQU  H'0000'
+DMA2SSA9         EQU  H'0001'
+DMA2SSA10        EQU  H'0002'
+DMA2SSA11        EQU  H'0003'
+DMA2SSA12        EQU  H'0004'
+DMA2SSA13        EQU  H'0005'
+DMA2SSA14        EQU  H'0006'
+DMA2SSA15        EQU  H'0007'
+
+
+;----- DMA2SSAU Bits -----------------------------------------------------
+SSA16            EQU  H'0000'
+SSA17            EQU  H'0001'
+SSA18            EQU  H'0002'
+SSA19            EQU  H'0003'
+SSA20            EQU  H'0004'
+SSA21            EQU  H'0005'
+
+
+DMA2SSA16        EQU  H'0000'
+DMA2SSA17        EQU  H'0001'
+DMA2SSA18        EQU  H'0002'
+DMA2SSA19        EQU  H'0003'
+DMA2SSA20        EQU  H'0004'
+DMA2SSA21        EQU  H'0005'
+
+
+;----- DMA2CON0 Bits -----------------------------------------------------
+XIP              EQU  H'0000'
+AIRQEN           EQU  H'0002'
+DGO              EQU  H'0005'
+SIRQEN           EQU  H'0006'
+EN               EQU  H'0007'
+
+DMA2XIP          EQU  H'0000'
+DMA2AIRQEN       EQU  H'0002'
+DMA2DGO          EQU  H'0005'
+DMA2SIRQEN       EQU  H'0006'
+DMA2EN           EQU  H'0007'
+
+
+;----- DMA2CON1 Bits -----------------------------------------------------
+SSTP             EQU  H'0000'
+DSTP             EQU  H'0005'
+
+
+;----- DMA2AIRQ Bits -----------------------------------------------------
+AIRQ0            EQU  H'0000'
+AIRQ1            EQU  H'0001'
+AIRQ2            EQU  H'0002'
+AIRQ3            EQU  H'0003'
+AIRQ4            EQU  H'0004'
+AIRQ5            EQU  H'0005'
+AIRQ6            EQU  H'0006'
+AIRQ7            EQU  H'0007'
+
+DMA2AIRQ0        EQU  H'0000'
+DMA2AIRQ1        EQU  H'0001'
+DMA2AIRQ2        EQU  H'0002'
+DMA2AIRQ3        EQU  H'0003'
+DMA2AIRQ4        EQU  H'0004'
+DMA2AIRQ5        EQU  H'0005'
+DMA2AIRQ6        EQU  H'0006'
+DMA2AIRQ7        EQU  H'0007'
+
+
+;----- DMA2SIRQ Bits -----------------------------------------------------
+SIRQ0            EQU  H'0000'
+SIRQ1            EQU  H'0001'
+SIRQ2            EQU  H'0002'
+SIRQ3            EQU  H'0003'
+SIRQ4            EQU  H'0004'
+SIRQ5            EQU  H'0005'
+SIRQ6            EQU  H'0006'
+SIRQ7            EQU  H'0007'
+
+DMA2SIRQ0        EQU  H'0000'
+DMA2SIRQ1        EQU  H'0001'
+DMA2SIRQ2        EQU  H'0002'
+DMA2SIRQ3        EQU  H'0003'
+DMA2SIRQ4        EQU  H'0004'
+DMA2SIRQ5        EQU  H'0005'
+DMA2SIRQ6        EQU  H'0006'
+DMA2SIRQ7        EQU  H'0007'
+
+
+;----- DMA1BUF Bits -----------------------------------------------------
+BUF0             EQU  H'0000'
+BUF1             EQU  H'0001'
+BUF2             EQU  H'0002'
+BUF3             EQU  H'0003'
+BUF4             EQU  H'0004'
+BUF5             EQU  H'0005'
+BUF6             EQU  H'0006'
+BUF7             EQU  H'0007'
+
+
+DMA1BUF0         EQU  H'0000'
+DMA1BUF1         EQU  H'0001'
+DMA1BUF2         EQU  H'0002'
+DMA1BUF3         EQU  H'0003'
+DMA1BUF4         EQU  H'0004'
+DMA1BUF5         EQU  H'0005'
+DMA1BUF6         EQU  H'0006'
+DMA1BUF7         EQU  H'0007'
+
+
+;----- DMA1DCNTL Bits -----------------------------------------------------
+DCNT0            EQU  H'0000'
+DCNT1            EQU  H'0001'
+DCNT2            EQU  H'0002'
+DCNT3            EQU  H'0003'
+DCNT4            EQU  H'0004'
+DCNT5            EQU  H'0005'
+DCNT6            EQU  H'0006'
+DCNT7            EQU  H'0007'
+
+
+DMA1DCNT0        EQU  H'0000'
+DMA1DCNT1        EQU  H'0001'
+DMA1DCNT2        EQU  H'0002'
+DMA1DCNT3        EQU  H'0003'
+DMA1DCNT4        EQU  H'0004'
+DMA1DCNT5        EQU  H'0005'
+DMA1DCNT6        EQU  H'0006'
+DMA1DCNT7        EQU  H'0007'
+
+
+;----- DMA1DCNTH Bits -----------------------------------------------------
+DCNT8            EQU  H'0000'
+DCNT9            EQU  H'0001'
+DCNT10           EQU  H'0002'
+DCNT11           EQU  H'0003'
+
+
+DMA1DCNT8        EQU  H'0000'
+DMA1DCNT9        EQU  H'0001'
+DMA1DCNT10       EQU  H'0002'
+DMA1DCNT11       EQU  H'0003'
+
+
+;----- DMA1DPTRL Bits -----------------------------------------------------
+DPTR0            EQU  H'0000'
+DPTR1            EQU  H'0001'
+DPTR2            EQU  H'0002'
+DPTR3            EQU  H'0003'
+DPTR4            EQU  H'0004'
+DPTR5            EQU  H'0005'
+DPTR6            EQU  H'0006'
+DPTR7            EQU  H'0007'
+
+
+DMA1DPTR0        EQU  H'0000'
+DMA1DPTR1        EQU  H'0001'
+DMA1DPTR2        EQU  H'0002'
+DMA1DPTR3        EQU  H'0003'
+DMA1DPTR4        EQU  H'0004'
+DMA1DPTR5        EQU  H'0005'
+DMA1DPTR6        EQU  H'0006'
+DMA1DPTR7        EQU  H'0007'
+
+
+;----- DMA1DPTRH Bits -----------------------------------------------------
+DPTR8            EQU  H'0000'
+DPTR9            EQU  H'0001'
+DPTR10           EQU  H'0002'
+DPTR11           EQU  H'0003'
+DPTR12           EQU  H'0004'
+DPTR13           EQU  H'0005'
+DPTR14           EQU  H'0006'
+DPTR15           EQU  H'0007'
+
+
+DMA1DPTR8        EQU  H'0000'
+DMA1DPTR9        EQU  H'0001'
+DMA1DPTR10       EQU  H'0002'
+DMA1DPTR11       EQU  H'0003'
+DMA1DPTR12       EQU  H'0004'
+DMA1DPTR13       EQU  H'0005'
+DMA1DPTR14       EQU  H'0006'
+DMA1DPTR15       EQU  H'0007'
+
+
+;----- DMA1DSZL Bits -----------------------------------------------------
+DSZ0             EQU  H'0000'
+DSZ1             EQU  H'0001'
+DSZ2             EQU  H'0002'
+DSZ3             EQU  H'0003'
+DSZ4             EQU  H'0004'
+DSZ5             EQU  H'0005'
+DSZ6             EQU  H'0006'
+DSZ7             EQU  H'0007'
+
+DMA1DSZ0         EQU  H'0000'
+DMA1DSZ1         EQU  H'0001'
+DMA1DSZ2         EQU  H'0002'
+DMA1DSZ3         EQU  H'0003'
+DMA1DSZ4         EQU  H'0004'
+DMA1DSZ5         EQU  H'0005'
+DMA1DSZ6         EQU  H'0006'
+DMA1DSZ7         EQU  H'0007'
+
+
+;----- DMA1DSZH Bits -----------------------------------------------------
+DSZ8             EQU  H'0000'
+DSZ9             EQU  H'0001'
+DSZ10            EQU  H'0002'
+DSZ11            EQU  H'0003'
+
+DMA1DSZ8         EQU  H'0000'
+DMA1DSZ9         EQU  H'0001'
+DMA1DSZ10        EQU  H'0002'
+DMA1DSZ11        EQU  H'0003'
+
+
+;----- DMA1DSAL Bits -----------------------------------------------------
+SSA0             EQU  H'0000'
+SSA1             EQU  H'0001'
+SSA2             EQU  H'0002'
+SSA3             EQU  H'0003'
+SSA4             EQU  H'0004'
+SSA5             EQU  H'0005'
+SSA6             EQU  H'0006'
+SSA7             EQU  H'0007'
+
+
+DMA1DSA0         EQU  H'0000'
+DMA1DSA1         EQU  H'0001'
+DMA1DSA2         EQU  H'0002'
+DMA1DSA3         EQU  H'0003'
+DMA1DSA4         EQU  H'0004'
+DMA1DSA5         EQU  H'0005'
+DMA1DSA6         EQU  H'0006'
+DMA1DSA7         EQU  H'0007'
+
+
+;----- DMA1DSAH Bits -----------------------------------------------------
+DSA8             EQU  H'0000'
+DSA9             EQU  H'0001'
+DSA10            EQU  H'0002'
+DSA11            EQU  H'0003'
+DSA12            EQU  H'0004'
+DSA13            EQU  H'0005'
+DSA14            EQU  H'0006'
+DSA15            EQU  H'0007'
+
+
+DMA1DSA8         EQU  H'0000'
+DMA1DSA9         EQU  H'0001'
+DMA1DSA10        EQU  H'0002'
+DMA1DSA11        EQU  H'0003'
+DMA1DSA12        EQU  H'0004'
+DMA1DSA13        EQU  H'0005'
+DMA1DSA14        EQU  H'0006'
+DMA1DSA15        EQU  H'0007'
+
+
+;----- DMA1SCNTL Bits -----------------------------------------------------
+SCNT0            EQU  H'0000'
+SCNT1            EQU  H'0001'
+SCNT2            EQU  H'0002'
+SCNT3            EQU  H'0003'
+SCNT4            EQU  H'0004'
+SCNT5            EQU  H'0005'
+SCNT6            EQU  H'0006'
+SCNT7            EQU  H'0007'
+
+
+DMA1SCNT0        EQU  H'0000'
+DMA1SCNT1        EQU  H'0001'
+DMA1SCNT2        EQU  H'0002'
+DMA1SCNT3        EQU  H'0003'
+DMA1SCNT4        EQU  H'0004'
+DMA1SCNT5        EQU  H'0005'
+DMA1SCNT6        EQU  H'0006'
+DMA1SCNT7        EQU  H'0007'
+
+
+;----- DMA1SCNTH Bits -----------------------------------------------------
+SCNT8            EQU  H'0000'
+SCNT9            EQU  H'0001'
+SCNT10           EQU  H'0002'
+SCNT11           EQU  H'0003'
+
+
+DMA1SCNT8        EQU  H'0000'
+DMA1SCNT9        EQU  H'0001'
+DMA1SCNT10       EQU  H'0002'
+DMA1SCNT11       EQU  H'0003'
+
+
+;----- DMA1SPTRL Bits -----------------------------------------------------
+SPTR0            EQU  H'0000'
+SPTR1            EQU  H'0001'
+SPTR2            EQU  H'0002'
+SPTR3            EQU  H'0003'
+SPTR4            EQU  H'0004'
+SPTR5            EQU  H'0005'
+SPTR6            EQU  H'0006'
+SPTR7            EQU  H'0007'
+
+
+DMA1SPTR0        EQU  H'0000'
+DMA1SPTR1        EQU  H'0001'
+DMA1SPTR2        EQU  H'0002'
+DMA1SPTR3        EQU  H'0003'
+DMA1SPTR4        EQU  H'0004'
+DMA1SPTR5        EQU  H'0005'
+DMA1SPTR6        EQU  H'0006'
+DMA1SPTR7        EQU  H'0007'
+
+
+;----- DMA1SPTRH Bits -----------------------------------------------------
+SPTR8            EQU  H'0000'
+SPTR9            EQU  H'0001'
+SPTR10           EQU  H'0002'
+SPTR11           EQU  H'0003'
+SPTR12           EQU  H'0004'
+SPTR13           EQU  H'0005'
+SPTR14           EQU  H'0006'
+SPTR15           EQU  H'0007'
+
+
+DMA1SPTR8        EQU  H'0000'
+DMA1SPTR9        EQU  H'0001'
+DMA1SPTR10       EQU  H'0002'
+DMA1SPTR11       EQU  H'0003'
+DMA1SPTR12       EQU  H'0004'
+DMA1SPTR13       EQU  H'0005'
+DMA1SPTR14       EQU  H'0006'
+DMA1SPTR15       EQU  H'0007'
+
+
+;----- DMA1SPTRU Bits -----------------------------------------------------
+SPTR16           EQU  H'0000'
+SPTR17           EQU  H'0001'
+SPTR18           EQU  H'0002'
+SPTR19           EQU  H'0003'
+SPTR20           EQU  H'0004'
+SPTR21           EQU  H'0005'
+
+
+DMA1SPTR16       EQU  H'0000'
+DMA1SPTR17       EQU  H'0001'
+DMA1SPTR18       EQU  H'0002'
+DMA1SPTR19       EQU  H'0003'
+DMA1SPTR20       EQU  H'0004'
+DMA1SPTR21       EQU  H'0005'
+
+
+;----- DMA1SSZL Bits -----------------------------------------------------
+SSZ0             EQU  H'0000'
+SSZ1             EQU  H'0001'
+SSZ2             EQU  H'0002'
+SSZ3             EQU  H'0003'
+SSZ4             EQU  H'0004'
+SSZ5             EQU  H'0005'
+SSZ6             EQU  H'0006'
+SSZ7             EQU  H'0007'
+
+DMA1SSZ0         EQU  H'0000'
+DMA1SSZ1         EQU  H'0001'
+DMA1SSZ2         EQU  H'0002'
+DMA1SSZ3         EQU  H'0003'
+DMA1SSZ4         EQU  H'0004'
+DMA1SSZ5         EQU  H'0005'
+DMA1SSZ6         EQU  H'0006'
+DMA1SSZ7         EQU  H'0007'
+
+
+;----- DMA1SSZH Bits -----------------------------------------------------
+SSZ8             EQU  H'0000'
+SSZ9             EQU  H'0001'
+SSZ10            EQU  H'0002'
+SSZ11            EQU  H'0003'
+
+DMA1SSZ8         EQU  H'0000'
+DMA1SSZ9         EQU  H'0001'
+DMA1SSZ10        EQU  H'0002'
+DMA1SSZ11        EQU  H'0003'
+
+
+;----- DMA1SSAL Bits -----------------------------------------------------
+SSA0             EQU  H'0000'
+SSA1             EQU  H'0001'
+SSA2             EQU  H'0002'
+SSA3             EQU  H'0003'
+SSA4             EQU  H'0004'
+SSA5             EQU  H'0005'
+SSA6             EQU  H'0006'
+SSA7             EQU  H'0007'
+
+
+DMA1SSA0         EQU  H'0000'
+DMA1SSA1         EQU  H'0001'
+DMA1SSA2         EQU  H'0002'
+DMA1SSA3         EQU  H'0003'
+DMA1SSA4         EQU  H'0004'
+DMA1SSA5         EQU  H'0005'
+DMA1SSA6         EQU  H'0006'
+DMA1SSA7         EQU  H'0007'
+
+
+;----- DMA1SSAH Bits -----------------------------------------------------
+SSA8             EQU  H'0000'
+SSA9             EQU  H'0001'
+SSA10            EQU  H'0002'
+SSA11            EQU  H'0003'
+SSA12            EQU  H'0004'
+SSA13            EQU  H'0005'
+SSA14            EQU  H'0006'
+SSA15            EQU  H'0007'
+
+
+DMA1SSA8         EQU  H'0000'
+DMA1SSA9         EQU  H'0001'
+DMA1SSA10        EQU  H'0002'
+DMA1SSA11        EQU  H'0003'
+DMA1SSA12        EQU  H'0004'
+DMA1SSA13        EQU  H'0005'
+DMA1SSA14        EQU  H'0006'
+DMA1SSA15        EQU  H'0007'
+
+
+;----- DMA1SSAU Bits -----------------------------------------------------
+SSA16            EQU  H'0000'
+SSA17            EQU  H'0001'
+SSA18            EQU  H'0002'
+SSA19            EQU  H'0003'
+SSA20            EQU  H'0004'
+SSA21            EQU  H'0005'
+
+
+DMA1SSA16        EQU  H'0000'
+DMA1SSA17        EQU  H'0001'
+DMA1SSA18        EQU  H'0002'
+DMA1SSA19        EQU  H'0003'
+DMA1SSA20        EQU  H'0004'
+DMA1SSA21        EQU  H'0005'
+
+
+;----- DMA1CON0 Bits -----------------------------------------------------
+XIP              EQU  H'0000'
+AIRQEN           EQU  H'0002'
+DGO              EQU  H'0005'
+SIRQEN           EQU  H'0006'
+EN               EQU  H'0007'
+
+DMA1XIP          EQU  H'0000'
+DMA1AIRQEN       EQU  H'0002'
+DMA1DGO          EQU  H'0005'
+DMA1SIRQEN       EQU  H'0006'
+DMA1EN           EQU  H'0007'
+
+
+;----- DMA1CON1 Bits -----------------------------------------------------
+SSTP             EQU  H'0000'
+DSTP             EQU  H'0005'
+
+
+;----- DMA1AIRQ Bits -----------------------------------------------------
+AIRQ0            EQU  H'0000'
+AIRQ1            EQU  H'0001'
+AIRQ2            EQU  H'0002'
+AIRQ3            EQU  H'0003'
+AIRQ4            EQU  H'0004'
+AIRQ5            EQU  H'0005'
+AIRQ6            EQU  H'0006'
+AIRQ7            EQU  H'0007'
+
+DMA1AIRQ0        EQU  H'0000'
+DMA1AIRQ1        EQU  H'0001'
+DMA1AIRQ2        EQU  H'0002'
+DMA1AIRQ3        EQU  H'0003'
+DMA1AIRQ4        EQU  H'0004'
+DMA1AIRQ5        EQU  H'0005'
+DMA1AIRQ6        EQU  H'0006'
+DMA1AIRQ7        EQU  H'0007'
+
+
+;----- DMA1SIRQ Bits -----------------------------------------------------
+SIRQ0            EQU  H'0000'
+SIRQ1            EQU  H'0001'
+SIRQ2            EQU  H'0002'
+SIRQ3            EQU  H'0003'
+SIRQ4            EQU  H'0004'
+SIRQ5            EQU  H'0005'
+SIRQ6            EQU  H'0006'
+SIRQ7            EQU  H'0007'
+
+DMA1SIRQ0        EQU  H'0000'
+DMA1SIRQ1        EQU  H'0001'
+DMA1SIRQ2        EQU  H'0002'
+DMA1SIRQ3        EQU  H'0003'
+DMA1SIRQ4        EQU  H'0004'
+DMA1SIRQ5        EQU  H'0005'
+DMA1SIRQ6        EQU  H'0006'
+DMA1SIRQ7        EQU  H'0007'
+
+
+;----- CLC4CON Bits -----------------------------------------------------
+INTN_CLC4CON     EQU  H'0003'
+INTP_CLC4CON     EQU  H'0004'
+OUT_CLC4CON      EQU  H'0005'
+OE               EQU  H'0006'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+
+LC4INTN          EQU  H'0003'
+LC4INTP          EQU  H'0004'
+LC4OUT           EQU  H'0005'
+LC4OE            EQU  H'0006'
+LC4EN            EQU  H'0007'
+
+LC4MODE0         EQU  H'0000'
+LC4MODE1         EQU  H'0001'
+LC4MODE2         EQU  H'0002'
+
+
+;----- CLC4POL Bits -----------------------------------------------------
+G1POL            EQU  H'0000'
+G2POL            EQU  H'0001'
+G3POL            EQU  H'0002'
+G4POL            EQU  H'0003'
+POL_CLC4POL      EQU  H'0007'
+
+LC4G1POL         EQU  H'0000'
+LC4G2POL         EQU  H'0001'
+LC4G3POL         EQU  H'0002'
+LC4G4POL         EQU  H'0003'
+LC4POL           EQU  H'0007'
+
+
+;----- CLC4SEL0 Bits -----------------------------------------------------
+D1S0             EQU  H'0000'
+D1S1             EQU  H'0001'
+D1S2             EQU  H'0002'
+D1S3             EQU  H'0003'
+D1S4             EQU  H'0004'
+D1S5             EQU  H'0005'
+D1S6             EQU  H'0006'
+D1S7             EQU  H'0007'
+
+LC4D1S0          EQU  H'0000'
+LC4D1S1          EQU  H'0001'
+LC4D1S2          EQU  H'0002'
+LC4D1S3          EQU  H'0003'
+LC4D1S4          EQU  H'0004'
+LC4D1S5          EQU  H'0005'
+LC4D1S6          EQU  H'0006'
+LC4D1S7          EQU  H'0007'
+
+
+;----- CLC4SEL1 Bits -----------------------------------------------------
+D2S0             EQU  H'0000'
+D2S1             EQU  H'0001'
+D2S2             EQU  H'0002'
+D2S3             EQU  H'0003'
+D2S4             EQU  H'0004'
+D2S5             EQU  H'0005'
+D2S6             EQU  H'0006'
+D2S7             EQU  H'0007'
+
+LC4D2S0          EQU  H'0000'
+LC4D2S1          EQU  H'0001'
+LC4D2S2          EQU  H'0002'
+LC4D2S3          EQU  H'0003'
+LC4D2S4          EQU  H'0004'
+LC4D2S5          EQU  H'0005'
+LC4D2S6          EQU  H'0006'
+LC4D2S7          EQU  H'0007'
+
+
+;----- CLC4SEL2 Bits -----------------------------------------------------
+D3S0             EQU  H'0000'
+D3S1             EQU  H'0001'
+D3S2             EQU  H'0002'
+D3S3             EQU  H'0003'
+D3S4             EQU  H'0004'
+D3S5             EQU  H'0005'
+D3S6             EQU  H'0006'
+D3S7             EQU  H'0007'
+
+LC4D3S0          EQU  H'0000'
+LC4D3S1          EQU  H'0001'
+LC4D3S2          EQU  H'0002'
+LC4D3S3          EQU  H'0003'
+LC4D3S4          EQU  H'0004'
+LC4D3S5          EQU  H'0005'
+LC4D3S6          EQU  H'0006'
+LC4D3S7          EQU  H'0007'
+
+
+;----- CLC4SEL3 Bits -----------------------------------------------------
+D4S0             EQU  H'0000'
+D4S1             EQU  H'0001'
+D4S2             EQU  H'0002'
+D4S3             EQU  H'0003'
+D4S4             EQU  H'0004'
+D4S5             EQU  H'0005'
+D4S6             EQU  H'0006'
+D4S7             EQU  H'0007'
+
+LC4D4S0          EQU  H'0000'
+LC4D4S1          EQU  H'0001'
+LC4D4S2          EQU  H'0002'
+LC4D4S3          EQU  H'0003'
+LC4D4S4          EQU  H'0004'
+LC4D4S5          EQU  H'0005'
+LC4D4S6          EQU  H'0006'
+LC4D4S7          EQU  H'0007'
+
+
+;----- CLC4GLS0 Bits -----------------------------------------------------
+G1D1N            EQU  H'0000'
+G1D1T            EQU  H'0001'
+G1D2N            EQU  H'0002'
+G1D2T            EQU  H'0003'
+G1D3N            EQU  H'0004'
+G1D3T            EQU  H'0005'
+G1D4N            EQU  H'0006'
+G1D4T            EQU  H'0007'
+
+LC4G1D1N         EQU  H'0000'
+LC4G1D1T         EQU  H'0001'
+LC4G1D2N         EQU  H'0002'
+LC4G1D2T         EQU  H'0003'
+LC4G1D3N         EQU  H'0004'
+LC4G1D3T         EQU  H'0005'
+LC4G1D4N         EQU  H'0006'
+LC4G1D4T         EQU  H'0007'
+
+
+;----- CLC4GLS1 Bits -----------------------------------------------------
+G2D1N            EQU  H'0000'
+G2D1T            EQU  H'0001'
+G2D2N            EQU  H'0002'
+G2D2T            EQU  H'0003'
+G2D3N            EQU  H'0004'
+G2D3T            EQU  H'0005'
+G2D4N            EQU  H'0006'
+G2D4T            EQU  H'0007'
+
+LC4G2D1N         EQU  H'0000'
+LC4G2D1T         EQU  H'0001'
+LC4G2D2N         EQU  H'0002'
+LC4G2D2T         EQU  H'0003'
+LC4G2D3N         EQU  H'0004'
+LC4G2D3T         EQU  H'0005'
+LC4G2D4N         EQU  H'0006'
+LC4G2D4T         EQU  H'0007'
+
+
+;----- CLC4GLS2 Bits -----------------------------------------------------
+G3D1N            EQU  H'0000'
+G3D1T            EQU  H'0001'
+G3D2N            EQU  H'0002'
+G3D2T            EQU  H'0003'
+G3D3N            EQU  H'0004'
+G3D3T            EQU  H'0005'
+G3D4N            EQU  H'0006'
+G3D4T            EQU  H'0007'
+
+LC4G3D1N         EQU  H'0000'
+LC4G3D1T         EQU  H'0001'
+LC4G3D2N         EQU  H'0002'
+LC4G3D2T         EQU  H'0003'
+LC4G3D3N         EQU  H'0004'
+LC4G3D3T         EQU  H'0005'
+LC4G3D4N         EQU  H'0006'
+LC4G3D4T         EQU  H'0007'
+
+
+;----- CLC4GLS3 Bits -----------------------------------------------------
+G4D1N            EQU  H'0000'
+G4D1T            EQU  H'0001'
+G4D2N            EQU  H'0002'
+G4D2T            EQU  H'0003'
+G4D3N            EQU  H'0004'
+G4D3T            EQU  H'0005'
+G4D4N            EQU  H'0006'
+G4D4T            EQU  H'0007'
+
+LC4G4D1N         EQU  H'0000'
+LC4G4D1T         EQU  H'0001'
+LC4G4D2N         EQU  H'0002'
+LC4G4D2T         EQU  H'0003'
+LC4G4D3N         EQU  H'0004'
+LC4G4D3T         EQU  H'0005'
+LC4G4D4N         EQU  H'0006'
+LC4G4D4T         EQU  H'0007'
+
+
+;----- CLC3CON Bits -----------------------------------------------------
+INTN_CLC3CON     EQU  H'0003'
+INTP_CLC3CON     EQU  H'0004'
+OUT_CLC3CON      EQU  H'0005'
+OE               EQU  H'0006'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+
+LC3INTN          EQU  H'0003'
+LC3INTP          EQU  H'0004'
+LC3OUT           EQU  H'0005'
+LC3OE            EQU  H'0006'
+LC3EN            EQU  H'0007'
+
+LC3MODE0         EQU  H'0000'
+LC3MODE1         EQU  H'0001'
+LC3MODE2         EQU  H'0002'
+
+
+;----- CLC3POL Bits -----------------------------------------------------
+G1POL            EQU  H'0000'
+G2POL            EQU  H'0001'
+G3POL            EQU  H'0002'
+G4POL            EQU  H'0003'
+POL_CLC3POL      EQU  H'0007'
+
+LC3G1POL         EQU  H'0000'
+LC3G2POL         EQU  H'0001'
+LC3G3POL         EQU  H'0002'
+LC3G4POL         EQU  H'0003'
+LC3POL           EQU  H'0007'
+
+
+;----- CLC3SEL0 Bits -----------------------------------------------------
+D1S0             EQU  H'0000'
+D1S1             EQU  H'0001'
+D1S2             EQU  H'0002'
+D1S3             EQU  H'0003'
+D1S4             EQU  H'0004'
+D1S5             EQU  H'0005'
+D1S6             EQU  H'0006'
+D1S7             EQU  H'0007'
+
+LC3D1S0          EQU  H'0000'
+LC3D1S1          EQU  H'0001'
+LC3D1S2          EQU  H'0002'
+LC3D1S3          EQU  H'0003'
+LC3D1S4          EQU  H'0004'
+LC3D1S5          EQU  H'0005'
+LC3D1S6          EQU  H'0006'
+LC3D1S7          EQU  H'0007'
+
+
+;----- CLC3SEL1 Bits -----------------------------------------------------
+D2S0             EQU  H'0000'
+D2S1             EQU  H'0001'
+D2S2             EQU  H'0002'
+D2S3             EQU  H'0003'
+D2S4             EQU  H'0004'
+D2S5             EQU  H'0005'
+D2S6             EQU  H'0006'
+D2S7             EQU  H'0007'
+
+LC3D2S0          EQU  H'0000'
+LC3D2S1          EQU  H'0001'
+LC3D2S2          EQU  H'0002'
+LC3D2S3          EQU  H'0003'
+LC3D2S4          EQU  H'0004'
+LC3D2S5          EQU  H'0005'
+LC3D2S6          EQU  H'0006'
+LC3D2S7          EQU  H'0007'
+
+
+;----- CLC3SEL2 Bits -----------------------------------------------------
+D3S0             EQU  H'0000'
+D3S1             EQU  H'0001'
+D3S2             EQU  H'0002'
+D3S3             EQU  H'0003'
+D3S4             EQU  H'0004'
+D3S5             EQU  H'0005'
+D3S6             EQU  H'0006'
+D3S7             EQU  H'0007'
+
+LC3D3S0          EQU  H'0000'
+LC3D3S1          EQU  H'0001'
+LC3D3S2          EQU  H'0002'
+LC3D3S3          EQU  H'0003'
+LC3D3S4          EQU  H'0004'
+LC3D3S5          EQU  H'0005'
+LC3D3S6          EQU  H'0006'
+LC3D3S7          EQU  H'0007'
+
+
+;----- CLC3SEL3 Bits -----------------------------------------------------
+D4S0             EQU  H'0000'
+D4S1             EQU  H'0001'
+D4S2             EQU  H'0002'
+D4S3             EQU  H'0003'
+D4S4             EQU  H'0004'
+D4S5             EQU  H'0005'
+D4S6             EQU  H'0006'
+D4S7             EQU  H'0007'
+
+LC3D4S0          EQU  H'0000'
+LC3D4S1          EQU  H'0001'
+LC3D4S2          EQU  H'0002'
+LC3D4S3          EQU  H'0003'
+LC3D4S4          EQU  H'0004'
+LC3D4S5          EQU  H'0005'
+LC3D4S6          EQU  H'0006'
+LC3D4S7          EQU  H'0007'
+
+
+;----- CLC3GLS0 Bits -----------------------------------------------------
+G1D1N            EQU  H'0000'
+G1D1T            EQU  H'0001'
+G1D2N            EQU  H'0002'
+G1D2T            EQU  H'0003'
+G1D3N            EQU  H'0004'
+G1D3T            EQU  H'0005'
+G1D4N            EQU  H'0006'
+G1D4T            EQU  H'0007'
+
+LC3G1D1N         EQU  H'0000'
+LC3G1D1T         EQU  H'0001'
+LC3G1D2N         EQU  H'0002'
+LC3G1D2T         EQU  H'0003'
+LC3G1D3N         EQU  H'0004'
+LC3G1D3T         EQU  H'0005'
+LC3G1D4N         EQU  H'0006'
+LC3G1D4T         EQU  H'0007'
+
+
+;----- CLC3GLS1 Bits -----------------------------------------------------
+G2D1N            EQU  H'0000'
+G2D1T            EQU  H'0001'
+G2D2N            EQU  H'0002'
+G2D2T            EQU  H'0003'
+G2D3N            EQU  H'0004'
+G2D3T            EQU  H'0005'
+G2D4N            EQU  H'0006'
+G2D4T            EQU  H'0007'
+
+LC3G2D1N         EQU  H'0000'
+LC3G2D1T         EQU  H'0001'
+LC3G2D2N         EQU  H'0002'
+LC3G2D2T         EQU  H'0003'
+LC3G2D3N         EQU  H'0004'
+LC3G2D3T         EQU  H'0005'
+LC3G2D4N         EQU  H'0006'
+LC3G2D4T         EQU  H'0007'
+
+
+;----- CLC3GLS2 Bits -----------------------------------------------------
+G3D1N            EQU  H'0000'
+G3D1T            EQU  H'0001'
+G3D2N            EQU  H'0002'
+G3D2T            EQU  H'0003'
+G3D3N            EQU  H'0004'
+G3D3T            EQU  H'0005'
+G3D4N            EQU  H'0006'
+G3D4T            EQU  H'0007'
+
+LC3G3D1N         EQU  H'0000'
+LC3G3D1T         EQU  H'0001'
+LC3G3D2N         EQU  H'0002'
+LC3G3D2T         EQU  H'0003'
+LC3G3D3N         EQU  H'0004'
+LC3G3D3T         EQU  H'0005'
+LC3G3D4N         EQU  H'0006'
+LC3G3D4T         EQU  H'0007'
+
+
+;----- CLC3GLS3 Bits -----------------------------------------------------
+G4D1N            EQU  H'0000'
+G4D1T            EQU  H'0001'
+G4D2N            EQU  H'0002'
+G4D2T            EQU  H'0003'
+G4D3N            EQU  H'0004'
+G4D3T            EQU  H'0005'
+G4D4N            EQU  H'0006'
+G4D4T            EQU  H'0007'
+
+LC3G4D1N         EQU  H'0000'
+LC3G4D1T         EQU  H'0001'
+LC3G4D2N         EQU  H'0002'
+LC3G4D2T         EQU  H'0003'
+LC3G4D3N         EQU  H'0004'
+LC3G4D3T         EQU  H'0005'
+LC3G4D4N         EQU  H'0006'
+LC3G4D4T         EQU  H'0007'
+
+
+;----- CLC2CON Bits -----------------------------------------------------
+INTN_CLC2CON     EQU  H'0003'
+INTP_CLC2CON     EQU  H'0004'
+OUT_CLC2CON      EQU  H'0005'
+OE               EQU  H'0006'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+
+LC2INTN          EQU  H'0003'
+LC2INTP          EQU  H'0004'
+LC2OUT           EQU  H'0005'
+LC2OE            EQU  H'0006'
+LC2EN            EQU  H'0007'
+
+LC2MODE0         EQU  H'0000'
+LC2MODE1         EQU  H'0001'
+LC2MODE2         EQU  H'0002'
+
+
+;----- CLC2POL Bits -----------------------------------------------------
+G1POL            EQU  H'0000'
+G2POL            EQU  H'0001'
+G3POL            EQU  H'0002'
+G4POL            EQU  H'0003'
+POL_CLC2POL      EQU  H'0007'
+
+LC2G1POL         EQU  H'0000'
+LC2G2POL         EQU  H'0001'
+LC2G3POL         EQU  H'0002'
+LC2G4POL         EQU  H'0003'
+LC2POL           EQU  H'0007'
+
+
+;----- CLC2SEL0 Bits -----------------------------------------------------
+D1S0             EQU  H'0000'
+D1S1             EQU  H'0001'
+D1S2             EQU  H'0002'
+D1S3             EQU  H'0003'
+D1S4             EQU  H'0004'
+D1S5             EQU  H'0005'
+D1S6             EQU  H'0006'
+D1S7             EQU  H'0007'
+
+LC2D1S0          EQU  H'0000'
+LC2D1S1          EQU  H'0001'
+LC2D1S2          EQU  H'0002'
+LC2D1S3          EQU  H'0003'
+LC2D1S4          EQU  H'0004'
+LC2D1S5          EQU  H'0005'
+LC2D1S6          EQU  H'0006'
+LC2D1S7          EQU  H'0007'
+
+
+;----- CLC2SEL1 Bits -----------------------------------------------------
+D2S0             EQU  H'0000'
+D2S1             EQU  H'0001'
+D2S2             EQU  H'0002'
+D2S3             EQU  H'0003'
+D2S4             EQU  H'0004'
+D2S5             EQU  H'0005'
+D2S6             EQU  H'0006'
+D2S7             EQU  H'0007'
+
+LC2D2S0          EQU  H'0000'
+LC2D2S1          EQU  H'0001'
+LC2D2S2          EQU  H'0002'
+LC2D2S3          EQU  H'0003'
+LC2D2S4          EQU  H'0004'
+LC2D2S5          EQU  H'0005'
+LC2D2S6          EQU  H'0006'
+LC2D2S7          EQU  H'0007'
+
+
+;----- CLC2SEL2 Bits -----------------------------------------------------
+D3S0             EQU  H'0000'
+D3S1             EQU  H'0001'
+D3S2             EQU  H'0002'
+D3S3             EQU  H'0003'
+D3S4             EQU  H'0004'
+D3S5             EQU  H'0005'
+D3S6             EQU  H'0006'
+D3S7             EQU  H'0007'
+
+LC2D3S0          EQU  H'0000'
+LC2D3S1          EQU  H'0001'
+LC2D3S2          EQU  H'0002'
+LC2D3S3          EQU  H'0003'
+LC2D3S4          EQU  H'0004'
+LC2D3S5          EQU  H'0005'
+LC2D3S6          EQU  H'0006'
+LC2D3S7          EQU  H'0007'
+
+
+;----- CLC2SEL3 Bits -----------------------------------------------------
+D4S0             EQU  H'0000'
+D4S1             EQU  H'0001'
+D4S2             EQU  H'0002'
+D4S3             EQU  H'0003'
+D4S4             EQU  H'0004'
+D4S5             EQU  H'0005'
+D4S6             EQU  H'0006'
+D4S7             EQU  H'0007'
+
+LC2D4S0          EQU  H'0000'
+LC2D4S1          EQU  H'0001'
+LC2D4S2          EQU  H'0002'
+LC2D4S3          EQU  H'0003'
+LC2D4S4          EQU  H'0004'
+LC2D4S5          EQU  H'0005'
+LC2D4S6          EQU  H'0006'
+LC2D4S7          EQU  H'0007'
+
+
+;----- CLC2GLS0 Bits -----------------------------------------------------
+G1D1N            EQU  H'0000'
+G1D1T            EQU  H'0001'
+G1D2N            EQU  H'0002'
+G1D2T            EQU  H'0003'
+G1D3N            EQU  H'0004'
+G1D3T            EQU  H'0005'
+G1D4N            EQU  H'0006'
+G1D4T            EQU  H'0007'
+
+LC2G1D1N         EQU  H'0000'
+LC2G1D1T         EQU  H'0001'
+LC2G1D2N         EQU  H'0002'
+LC2G1D2T         EQU  H'0003'
+LC2G1D3N         EQU  H'0004'
+LC2G1D3T         EQU  H'0005'
+LC2G1D4N         EQU  H'0006'
+LC2G1D4T         EQU  H'0007'
+
+
+;----- CLC2GLS1 Bits -----------------------------------------------------
+G2D1N            EQU  H'0000'
+G2D1T            EQU  H'0001'
+G2D2N            EQU  H'0002'
+G2D2T            EQU  H'0003'
+G2D3N            EQU  H'0004'
+G2D3T            EQU  H'0005'
+G2D4N            EQU  H'0006'
+G2D4T            EQU  H'0007'
+
+LC2G2D1N         EQU  H'0000'
+LC2G2D1T         EQU  H'0001'
+LC2G2D2N         EQU  H'0002'
+LC2G2D2T         EQU  H'0003'
+LC2G2D3N         EQU  H'0004'
+LC2G2D3T         EQU  H'0005'
+LC2G2D4N         EQU  H'0006'
+LC2G2D4T         EQU  H'0007'
+
+
+;----- CLC2GLS2 Bits -----------------------------------------------------
+G3D1N            EQU  H'0000'
+G3D1T            EQU  H'0001'
+G3D2N            EQU  H'0002'
+G3D2T            EQU  H'0003'
+G3D3N            EQU  H'0004'
+G3D3T            EQU  H'0005'
+G3D4N            EQU  H'0006'
+G3D4T            EQU  H'0007'
+
+LC2G3D1N         EQU  H'0000'
+LC2G3D1T         EQU  H'0001'
+LC2G3D2N         EQU  H'0002'
+LC2G3D2T         EQU  H'0003'
+LC2G3D3N         EQU  H'0004'
+LC2G3D3T         EQU  H'0005'
+LC2G3D4N         EQU  H'0006'
+LC2G3D4T         EQU  H'0007'
+
+
+;----- CLC2GLS3 Bits -----------------------------------------------------
+G4D1N            EQU  H'0000'
+G4D1T            EQU  H'0001'
+G4D2N            EQU  H'0002'
+G4D2T            EQU  H'0003'
+G4D3N            EQU  H'0004'
+G4D3T            EQU  H'0005'
+G4D4N            EQU  H'0006'
+G4D4T            EQU  H'0007'
+
+LC2G4D1N         EQU  H'0000'
+LC2G4D1T         EQU  H'0001'
+LC2G4D2N         EQU  H'0002'
+LC2G4D2T         EQU  H'0003'
+LC2G4D3N         EQU  H'0004'
+LC2G4D3T         EQU  H'0005'
+LC2G4D4N         EQU  H'0006'
+LC2G4D4T         EQU  H'0007'
+
+
+;----- CLC1CON Bits -----------------------------------------------------
+INTN_CLC1CON     EQU  H'0003'
+INTP_CLC1CON     EQU  H'0004'
+OUT_CLC1CON      EQU  H'0005'
+OE               EQU  H'0006'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+
+LC1INTN          EQU  H'0003'
+LC1INTP          EQU  H'0004'
+LC1OUT           EQU  H'0005'
+LC1OE            EQU  H'0006'
+LC1EN            EQU  H'0007'
+
+LC1MODE0         EQU  H'0000'
+LC1MODE1         EQU  H'0001'
+LC1MODE2         EQU  H'0002'
+
+
+;----- CLC1POL Bits -----------------------------------------------------
+G1POL            EQU  H'0000'
+G2POL            EQU  H'0001'
+G3POL            EQU  H'0002'
+G4POL            EQU  H'0003'
+POL_CLC1POL      EQU  H'0007'
+
+LC1G1POL         EQU  H'0000'
+LC1G2POL         EQU  H'0001'
+LC1G3POL         EQU  H'0002'
+LC1G4POL         EQU  H'0003'
+LC1POL           EQU  H'0007'
+
+
+;----- CLC1SEL0 Bits -----------------------------------------------------
+D1S0             EQU  H'0000'
+D1S1             EQU  H'0001'
+D1S2             EQU  H'0002'
+D1S3             EQU  H'0003'
+D1S4             EQU  H'0004'
+D1S5             EQU  H'0005'
+D1S6             EQU  H'0006'
+D1S7             EQU  H'0007'
+
+LC1D1S0          EQU  H'0000'
+LC1D1S1          EQU  H'0001'
+LC1D1S2          EQU  H'0002'
+LC1D1S3          EQU  H'0003'
+LC1D1S4          EQU  H'0004'
+LC1D1S5          EQU  H'0005'
+LC1D1S6          EQU  H'0006'
+LC1D1S7          EQU  H'0007'
+
+
+;----- CLC1SEL1 Bits -----------------------------------------------------
+D2S0             EQU  H'0000'
+D2S1             EQU  H'0001'
+D2S2             EQU  H'0002'
+D2S3             EQU  H'0003'
+D2S4             EQU  H'0004'
+D2S5             EQU  H'0005'
+D2S6             EQU  H'0006'
+D2S7             EQU  H'0007'
+
+LC1D2S0          EQU  H'0000'
+LC1D2S1          EQU  H'0001'
+LC1D2S2          EQU  H'0002'
+LC1D2S3          EQU  H'0003'
+LC1D2S4          EQU  H'0004'
+LC1D2S5          EQU  H'0005'
+LC1D2S6          EQU  H'0006'
+LC1D2S7          EQU  H'0007'
+
+
+;----- CLC1SEL2 Bits -----------------------------------------------------
+D3S0             EQU  H'0000'
+D3S1             EQU  H'0001'
+D3S2             EQU  H'0002'
+D3S3             EQU  H'0003'
+D3S4             EQU  H'0004'
+D3S5             EQU  H'0005'
+D3S6             EQU  H'0006'
+D3S7             EQU  H'0007'
+
+LC1D3S0          EQU  H'0000'
+LC1D3S1          EQU  H'0001'
+LC1D3S2          EQU  H'0002'
+LC1D3S3          EQU  H'0003'
+LC1D3S4          EQU  H'0004'
+LC1D3S5          EQU  H'0005'
+LC1D3S6          EQU  H'0006'
+LC1D3S7          EQU  H'0007'
+
+
+;----- CLC1SEL3 Bits -----------------------------------------------------
+D4S0             EQU  H'0000'
+D4S1             EQU  H'0001'
+D4S2             EQU  H'0002'
+D4S3             EQU  H'0003'
+D4S4             EQU  H'0004'
+D4S5             EQU  H'0005'
+D4S6             EQU  H'0006'
+D4S7             EQU  H'0007'
+
+LC1D4S0          EQU  H'0000'
+LC1D4S1          EQU  H'0001'
+LC1D4S2          EQU  H'0002'
+LC1D4S3          EQU  H'0003'
+LC1D4S4          EQU  H'0004'
+LC1D4S5          EQU  H'0005'
+LC1D4S6          EQU  H'0006'
+LC1D4S7          EQU  H'0007'
+
+
+;----- CLC1GLS0 Bits -----------------------------------------------------
+G1D1N            EQU  H'0000'
+G1D1T            EQU  H'0001'
+G1D2N            EQU  H'0002'
+G1D2T            EQU  H'0003'
+G1D3N            EQU  H'0004'
+G1D3T            EQU  H'0005'
+G1D4N            EQU  H'0006'
+G1D4T            EQU  H'0007'
+
+LC1G1D1N         EQU  H'0000'
+LC1G1D1T         EQU  H'0001'
+LC1G1D2N         EQU  H'0002'
+LC1G1D2T         EQU  H'0003'
+LC1G1D3N         EQU  H'0004'
+LC1G1D3T         EQU  H'0005'
+LC1G1D4N         EQU  H'0006'
+LC1G1D4T         EQU  H'0007'
+
+
+;----- CLC1GLS1 Bits -----------------------------------------------------
+G2D1N            EQU  H'0000'
+G2D1T            EQU  H'0001'
+G2D2N            EQU  H'0002'
+G2D2T            EQU  H'0003'
+G2D3N            EQU  H'0004'
+G2D3T            EQU  H'0005'
+G2D4N            EQU  H'0006'
+G2D4T            EQU  H'0007'
+
+LC1G2D1N         EQU  H'0000'
+LC1G2D1T         EQU  H'0001'
+LC1G2D2N         EQU  H'0002'
+LC1G2D2T         EQU  H'0003'
+LC1G2D3N         EQU  H'0004'
+LC1G2D3T         EQU  H'0005'
+LC1G2D4N         EQU  H'0006'
+LC1G2D4T         EQU  H'0007'
+
+
+;----- CLC1GLS2 Bits -----------------------------------------------------
+G3D1N            EQU  H'0000'
+G3D1T            EQU  H'0001'
+G3D2N            EQU  H'0002'
+G3D2T            EQU  H'0003'
+G3D3N            EQU  H'0004'
+G3D3T            EQU  H'0005'
+G3D4N            EQU  H'0006'
+G3D4T            EQU  H'0007'
+
+LC1G3D1N         EQU  H'0000'
+LC1G3D1T         EQU  H'0001'
+LC1G3D2N         EQU  H'0002'
+LC1G3D2T         EQU  H'0003'
+LC1G3D3N         EQU  H'0004'
+LC1G3D3T         EQU  H'0005'
+LC1G3D4N         EQU  H'0006'
+LC1G3D4T         EQU  H'0007'
+
+
+;----- CLC1GLS3 Bits -----------------------------------------------------
+G4D1N            EQU  H'0000'
+G4D1T            EQU  H'0001'
+G4D2N            EQU  H'0002'
+G4D2T            EQU  H'0003'
+G4D3N            EQU  H'0004'
+G4D3T            EQU  H'0005'
+G4D4N            EQU  H'0006'
+G4D4T            EQU  H'0007'
+
+LC1G4D1N         EQU  H'0000'
+LC1G4D1T         EQU  H'0001'
+LC1G4D2N         EQU  H'0002'
+LC1G4D2T         EQU  H'0003'
+LC1G4D3N         EQU  H'0004'
+LC1G4D3T         EQU  H'0005'
+LC1G4D4N         EQU  H'0006'
+LC1G4D4T         EQU  H'0007'
+
+
+;----- CLCDATA0 Bits -----------------------------------------------------
+CLC1OUT          EQU  H'0000'
+CLC2OUT          EQU  H'0001'
+CLC3OUT          EQU  H'0002'
+CLC4OUT          EQU  H'0003'
+
+
+;----- CLKRCON Bits -----------------------------------------------------
+EN               EQU  H'0007'
+
+CLKRDIV0         EQU  H'0000'
+CLKRDIV1         EQU  H'0001'
+CLKRDIV2         EQU  H'0002'
+CLKRDC0          EQU  H'0003'
+CLKRDC1          EQU  H'0004'
+CLKREN           EQU  H'0007'
+
+
+
+;----- CLKRCLK Bits -----------------------------------------------------
+CLK0             EQU  H'0000'
+CLK1             EQU  H'0001'
+CLK2             EQU  H'0002'
+CLK3             EQU  H'0003'
+
+CLKRCLK0         EQU  H'0000'
+CLKRCLK1         EQU  H'0001'
+CLKRCLK2         EQU  H'0002'
+CLKRCLK3         EQU  H'0003'
+
+
+;----- MD1CON0 Bits -----------------------------------------------------
+BIT              EQU  H'0000'
+OPOL             EQU  H'0004'
+OUT_MD1CON0      EQU  H'0005'
+EN               EQU  H'0007'
+
+MD1BIT           EQU  H'0000'
+MD1OPOL          EQU  H'0004'
+MD1OUT           EQU  H'0005'
+MD1EN            EQU  H'0007'
+
+
+;----- MD1CON1 Bits -----------------------------------------------------
+CLSYNC           EQU  H'0000'
+CLPOL            EQU  H'0001'
+CHSYNC           EQU  H'0004'
+CHPOL            EQU  H'0005'
+
+MD1CLSYNC        EQU  H'0000'
+MD1CLPOL         EQU  H'0001'
+MD1CHSYNC        EQU  H'0004'
+MD1CHPOL         EQU  H'0005'
+
+
+;----- MD1SRC Bits -----------------------------------------------------
+MS0              EQU  H'0000'
+MS1              EQU  H'0001'
+MS2              EQU  H'0002'
+MS3              EQU  H'0003'
+MS4              EQU  H'0004'
+
+
+MD1MS0           EQU  H'0000'
+MD1MS1           EQU  H'0001'
+MD1MS2           EQU  H'0002'
+MD1MS3           EQU  H'0003'
+MD1MS4           EQU  H'0004'
+
+
+;----- MD1CARL Bits -----------------------------------------------------
+CL0              EQU  H'0000'
+CL1              EQU  H'0001'
+CL2              EQU  H'0002'
+CL3              EQU  H'0003'
+CL4              EQU  H'0004'
+
+
+MD1CL0           EQU  H'0000'
+MD1CL1           EQU  H'0001'
+MD1CL2           EQU  H'0002'
+MD1CL3           EQU  H'0003'
+MD1CL4           EQU  H'0004'
+
+
+;----- MD1CARH Bits -----------------------------------------------------
+CH0              EQU  H'0000'
+CH1              EQU  H'0001'
+CH2              EQU  H'0002'
+CH3              EQU  H'0003'
+CH4              EQU  H'0004'
+
+
+MD1CH0           EQU  H'0000'
+MD1CH1           EQU  H'0001'
+MD1CH2           EQU  H'0002'
+MD1CH3           EQU  H'0003'
+MD1CH4           EQU  H'0004'
+
+
+;----- SPI1RXB Bits -----------------------------------------------------
+RXB0             EQU  H'0000'
+RXB1             EQU  H'0001'
+RXB2             EQU  H'0002'
+RXB3             EQU  H'0003'
+RXB4             EQU  H'0004'
+RXB5             EQU  H'0005'
+RXB6             EQU  H'0006'
+RXB7             EQU  H'0007'
+
+
+;----- SPI1TXB Bits -----------------------------------------------------
+TXB0             EQU  H'0000'
+TXB1             EQU  H'0001'
+TXB2             EQU  H'0002'
+TXB3             EQU  H'0003'
+TXB4             EQU  H'0004'
+TXB5             EQU  H'0005'
+TXB6             EQU  H'0006'
+TXB7             EQU  H'0007'
+
+
+;----- SPI1CON0 Bits -----------------------------------------------------
+BMODE            EQU  H'0000'
+MST              EQU  H'0001'
+LSBF             EQU  H'0002'
+EN               EQU  H'0007'
+
+SPI1BMODE        EQU  H'0000'
+SPI1MST          EQU  H'0001'
+SPI1LSBF         EQU  H'0002'
+SPI1SPIEN        EQU  H'0007'
+
+
+;----- SPI1CON1 Bits -----------------------------------------------------
+SDOP             EQU  H'0000'
+SDIP             EQU  H'0001'
+SSP              EQU  H'0002'
+FST              EQU  H'0004'
+CKP              EQU  H'0005'
+CKE              EQU  H'0006'
+SMP              EQU  H'0007'
+
+SPI1SDOP         EQU  H'0000'
+SPI1SDIP         EQU  H'0001'
+SPI1SSP          EQU  H'0002'
+SPI1FST          EQU  H'0004'
+SPI1CKP          EQU  H'0005'
+SPI1CKE          EQU  H'0006'
+SPI1SMP          EQU  H'0007'
+
+
+;----- SPI1CON2 Bits -----------------------------------------------------
+RXR              EQU  H'0000'
+TXR              EQU  H'0001'
+SSET             EQU  H'0002'
+SSFLT            EQU  H'0006'
+BUSY_SPI1CON2    EQU  H'0007'
+
+SPI1RXR          EQU  H'0000'
+SPI1TXR          EQU  H'0001'
+SPI1SSET         EQU  H'0002'
+SPI1SSFLT        EQU  H'0006'
+SPI1BUSY         EQU  H'0007'
+
+
+;----- SPI1STATUS Bits -----------------------------------------------------
+RXBF             EQU  H'0000'
+CLRBF            EQU  H'0002'
+RXRE             EQU  H'0003'
+TXBE             EQU  H'0005'
+TXWE             EQU  H'0007'
+
+SPI1RXBF         EQU  H'0000'
+SPI1CLRBF        EQU  H'0002'
+SPI1RXRE         EQU  H'0003'
+SPI1TXBE         EQU  H'0005'
+SPI1TXWE         EQU  H'0007'
+
+
+;----- SPI1TWIDTH Bits -----------------------------------------------------
+TWIDTH0          EQU  H'0000'
+TWIDTH1          EQU  H'0001'
+TWIDTH2          EQU  H'0002'
+
+
+;----- SPI1BAUD Bits -----------------------------------------------------
+BAUD0            EQU  H'0000'
+BAUD1            EQU  H'0001'
+BAUD2            EQU  H'0002'
+BAUD3            EQU  H'0003'
+BAUD4            EQU  H'0004'
+BAUD5            EQU  H'0005'
+BAUD6            EQU  H'0006'
+BAUD7            EQU  H'0007'
+
+
+;----- SPI1INTF Bits -----------------------------------------------------
+TXUIF            EQU  H'0001'
+RXOIF            EQU  H'0002'
+EOSIF            EQU  H'0004'
+SOSIF            EQU  H'0005'
+TCZIF            EQU  H'0006'
+SRMTIF           EQU  H'0007'
+
+SPI1TXUIF        EQU  H'0001'
+SPI1RXOIF        EQU  H'0002'
+SPI1EOSIF        EQU  H'0004'
+SPI1SOSIF        EQU  H'0005'
+SPI1TCZIF        EQU  H'0006'
+SPI1SRMTIF       EQU  H'0007'
+
+
+;----- SPI1INTE Bits -----------------------------------------------------
+TXUIE            EQU  H'0001'
+RXOIE            EQU  H'0002'
+EOSIE            EQU  H'0004'
+SOSIE            EQU  H'0005'
+TCZIE            EQU  H'0006'
+SRMTIE           EQU  H'0007'
+
+SPI1TXUIE        EQU  H'0001'
+SPI1RXOIE        EQU  H'0002'
+SPI1EOSIE        EQU  H'0004'
+SPI1SOSIE        EQU  H'0005'
+SPI1TCZIE        EQU  H'0006'
+SPI1SRMTIE       EQU  H'0007'
+
+
+;----- SPI1CLK Bits -----------------------------------------------------
+CLKSEL0          EQU  H'0000'
+CLKSEL1          EQU  H'0001'
+CLKSEL2          EQU  H'0002'
+
+
+SPI1CLKSEL0      EQU  H'0000'
+SPI1CLKSEL1      EQU  H'0001'
+SPI1CLKSEL2      EQU  H'0002'
+
+
+;----- I2C2CNT Bits -----------------------------------------------------
+CNT0             EQU  H'0000'
+CNT1             EQU  H'0001'
+CNT2             EQU  H'0002'
+CNT3             EQU  H'0003'
+CNT4             EQU  H'0004'
+CNT5             EQU  H'0005'
+CNT6             EQU  H'0006'
+CNT7             EQU  H'0007'
+
+
+;----- I2C2CON0 Bits -----------------------------------------------------
+MDR              EQU  H'0003'
+CSTR             EQU  H'0004'
+S                EQU  H'0005'
+RSEN             EQU  H'0006'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+I2CEN            EQU  H'0007'
+
+
+;----- I2C2CON1 Bits -----------------------------------------------------
+CSD              EQU  H'0000'
+TXU              EQU  H'0001'
+RXO              EQU  H'0002'
+ACKT             EQU  H'0004'
+ACKSTAT          EQU  H'0005'
+ACKDT            EQU  H'0006'
+ACKCNT           EQU  H'0007'
+
+
+;----- I2C2CON2 Bits -----------------------------------------------------
+ABD              EQU  H'0004'
+FME              EQU  H'0005'
+GCEN             EQU  H'0006'
+ACNT             EQU  H'0007'
+
+BFRET0           EQU  H'0000'
+BFRET1           EQU  H'0001'
+SDAHT0           EQU  H'0002'
+SDAHT1           EQU  H'0003'
+
+
+;----- I2C2ERR Bits -----------------------------------------------------
+NACKIE           EQU  H'0000'
+BCLIE            EQU  H'0001'
+BTOIE            EQU  H'0002'
+NACKIF           EQU  H'0004'
+BCLIF            EQU  H'0005'
+BTOIF            EQU  H'0006'
+
+NACK2IE          EQU  H'0000'
+BCL2IE           EQU  H'0001'
+BTO2IE           EQU  H'0002'
+NACK2IF          EQU  H'0004'
+BCL2IF           EQU  H'0005'
+BTO2IF           EQU  H'0006'
+
+
+;----- I2C2STAT0 Bits -----------------------------------------------------
+D                EQU  H'0003'
+R                EQU  H'0004'
+MMA              EQU  H'0005'
+SMA              EQU  H'0006'
+BFRE             EQU  H'0007'
+
+; DATA is a reserved word
+; DATA             EQU  H'0003'
+READ             EQU  H'0004'
+
+NOT_ADDRESS      EQU  H'0003'
+NOT_WRITE        EQU  H'0004'
+
+NOT_A            EQU  H'0003'
+NOT_W            EQU  H'0004'
+
+
+;----- I2C2STAT1 Bits -----------------------------------------------------
+RXBF             EQU  H'0000'
+CLRBF            EQU  H'0002'
+RXRE             EQU  H'0003'
+TXBE             EQU  H'0005'
+TXWE             EQU  H'0007'
+
+
+;----- I2C2PIR Bits -----------------------------------------------------
+SCIF             EQU  H'0000'
+RSCIF            EQU  H'0001'
+PCIF             EQU  H'0002'
+ADRIF            EQU  H'0003'
+WRIF             EQU  H'0004'
+ACKTIF           EQU  H'0006'
+CNTIF            EQU  H'0007'
+
+SC2IF            EQU  H'0000'
+RSC2IF           EQU  H'0001'
+PC2IF            EQU  H'0002'
+ADR2IF           EQU  H'0003'
+WR2IF            EQU  H'0004'
+ACKT2IF          EQU  H'0006'
+CNT2IF           EQU  H'0007'
+
+
+;----- I2C2PIE Bits -----------------------------------------------------
+SCIE             EQU  H'0000'
+RSCIE            EQU  H'0001'
+PCIE             EQU  H'0002'
+ADRIE            EQU  H'0003'
+WRIE             EQU  H'0004'
+ACKTIE           EQU  H'0006'
+CNTIE            EQU  H'0007'
+
+SC2IE            EQU  H'0000'
+RSC2IE           EQU  H'0001'
+PC2IE            EQU  H'0002'
+ADR2IE           EQU  H'0003'
+WR2IE            EQU  H'0004'
+ACKT2IE          EQU  H'0006'
+CNT2IE           EQU  H'0007'
+
+
+;----- I2C2CLK Bits -----------------------------------------------------
+CLK0             EQU  H'0000'
+CLK1             EQU  H'0001'
+CLK2             EQU  H'0002'
+CLK3             EQU  H'0003'
+
+I2CCLK0          EQU  H'0000'
+I2CCLK1          EQU  H'0001'
+I2CCLK2          EQU  H'0002'
+I2CCLK3          EQU  H'0003'
+
+
+;----- I2C2BTO Bits -----------------------------------------------------
+BTO0             EQU  H'0000'
+BTO1             EQU  H'0001'
+BTO2             EQU  H'0002'
+
+I2CBTO0          EQU  H'0000'
+I2CBTO1          EQU  H'0001'
+I2CBTO2          EQU  H'0002'
+
+
+;----- I2C1CNT Bits -----------------------------------------------------
+CNT0             EQU  H'0000'
+CNT1             EQU  H'0001'
+CNT2             EQU  H'0002'
+CNT3             EQU  H'0003'
+CNT4             EQU  H'0004'
+CNT5             EQU  H'0005'
+CNT6             EQU  H'0006'
+CNT7             EQU  H'0007'
+
+
+;----- I2C1CON0 Bits -----------------------------------------------------
+MDR              EQU  H'0003'
+CSTR             EQU  H'0004'
+S                EQU  H'0005'
+RSEN             EQU  H'0006'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+I2CEN            EQU  H'0007'
+
+
+;----- I2C1CON1 Bits -----------------------------------------------------
+CSD              EQU  H'0000'
+TXU              EQU  H'0001'
+RXO              EQU  H'0002'
+ACKT             EQU  H'0004'
+ACKSTAT          EQU  H'0005'
+ACKDT            EQU  H'0006'
+ACKCNT           EQU  H'0007'
+
+
+;----- I2C1CON2 Bits -----------------------------------------------------
+ABD              EQU  H'0004'
+FME              EQU  H'0005'
+GCEN             EQU  H'0006'
+ACNT             EQU  H'0007'
+
+BFRET0           EQU  H'0000'
+BFRET1           EQU  H'0001'
+SDAHT0           EQU  H'0002'
+SDAHT1           EQU  H'0003'
+
+
+;----- I2C1ERR Bits -----------------------------------------------------
+NACKIE           EQU  H'0000'
+BCLIE            EQU  H'0001'
+BTOIE            EQU  H'0002'
+NACKIF           EQU  H'0004'
+BCLIF            EQU  H'0005'
+BTOIF            EQU  H'0006'
+
+NACK1IE          EQU  H'0000'
+BCL1IE           EQU  H'0001'
+BTO1IE           EQU  H'0002'
+NACK1IF          EQU  H'0004'
+BCL1IF           EQU  H'0005'
+BTO1IF           EQU  H'0006'
+
+
+;----- I2C1STAT0 Bits -----------------------------------------------------
+D                EQU  H'0003'
+R                EQU  H'0004'
+MMA              EQU  H'0005'
+SMA              EQU  H'0006'
+BFRE             EQU  H'0007'
+
+; DATA is a reserved word
+; DATA             EQU  H'0003'
+READ             EQU  H'0004'
+
+NOT_ADDRESS      EQU  H'0003'
+NOT_WRITE        EQU  H'0004'
+
+NOT_A            EQU  H'0003'
+NOT_W            EQU  H'0004'
+
+
+;----- I2C1STAT1 Bits -----------------------------------------------------
+RXBF             EQU  H'0000'
+CLRBF            EQU  H'0002'
+RXRE             EQU  H'0003'
+TXBE             EQU  H'0005'
+TXWE             EQU  H'0007'
+
+
+;----- I2C1PIR Bits -----------------------------------------------------
+SCIF             EQU  H'0000'
+RSCIF            EQU  H'0001'
+PCIF             EQU  H'0002'
+ADRIF            EQU  H'0003'
+WRIF             EQU  H'0004'
+ACKTIF           EQU  H'0006'
+CNTIF            EQU  H'0007'
+
+SC1IF            EQU  H'0000'
+RSC1IF           EQU  H'0001'
+PC1IF            EQU  H'0002'
+ADR1IF           EQU  H'0003'
+WR1IF            EQU  H'0004'
+ACKT1IF          EQU  H'0006'
+CNT1IF           EQU  H'0007'
+
+
+;----- I2C1PIE Bits -----------------------------------------------------
+SCIE             EQU  H'0000'
+RSCIE            EQU  H'0001'
+PCIE             EQU  H'0002'
+ADRIE            EQU  H'0003'
+WRIE             EQU  H'0004'
+ACKTIE           EQU  H'0006'
+CNTIE            EQU  H'0007'
+
+SC1IE            EQU  H'0000'
+RSC1IE           EQU  H'0001'
+PC1IE            EQU  H'0002'
+ADR1IE           EQU  H'0003'
+WR1IE            EQU  H'0004'
+ACKT1IE          EQU  H'0006'
+CNT1IE           EQU  H'0007'
+
+
+;----- I2C1CLK Bits -----------------------------------------------------
+CLK0             EQU  H'0000'
+CLK1             EQU  H'0001'
+CLK2             EQU  H'0002'
+CLK3             EQU  H'0003'
+
+I2CCLK0          EQU  H'0000'
+I2CCLK1          EQU  H'0001'
+I2CCLK2          EQU  H'0002'
+I2CCLK3          EQU  H'0003'
+
+
+;----- I2C1BTO Bits -----------------------------------------------------
+BTO0             EQU  H'0000'
+BTO1             EQU  H'0001'
+BTO2             EQU  H'0002'
+
+I2CBTO0          EQU  H'0000'
+I2CBTO1          EQU  H'0001'
+I2CBTO2          EQU  H'0002'
+
+
+;----- U2P1H Bits -----------------------------------------------------
+P1H              EQU  H'0000'
+
+
+;----- U2P2H Bits -----------------------------------------------------
+P2H              EQU  H'0000'
+
+
+;----- U2P3H Bits -----------------------------------------------------
+P3H              EQU  H'0000'
+
+
+;----- U2CON0 Bits -----------------------------------------------------
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+MODE3            EQU  H'0003'
+
+U2RXEN           EQU  H'0004'
+U2TXEN           EQU  H'0005'
+U2ABDEN          EQU  H'0006'
+U2BRGS           EQU  H'0007'
+
+U2MODE0          EQU  H'0000'
+U2MODE1          EQU  H'0001'
+U2MODE2          EQU  H'0002'
+U2MODE3          EQU  H'0003'
+
+RXEN             EQU  H'0004'
+TXEN             EQU  H'0005'
+ABDEN            EQU  H'0006'
+BRGS             EQU  H'0007'
+
+
+;----- U2CON1 Bits -----------------------------------------------------
+SENDB            EQU  H'0000'
+BRKOVR           EQU  H'0001'
+RXBIMD           EQU  H'0003'
+WUE              EQU  H'0004'
+ON_U2CON1        EQU  H'0007'
+
+U2SENDB          EQU  H'0000'
+U2BRKOVR         EQU  H'0001'
+U2RXBIMD         EQU  H'0003'
+U2WUE            EQU  H'0004'
+U2ON             EQU  H'0007'
+
+
+;----- U2CON2 Bits -----------------------------------------------------
+TXPOL            EQU  H'0002'
+C0EN             EQU  H'0003'
+RXPOL            EQU  H'0006'
+RUNOVF           EQU  H'0007'
+
+FLO0             EQU  H'0000'
+FLO1             EQU  H'0001'
+STP0             EQU  H'0004'
+STP1             EQU  H'0005'
+
+U2TXPOL          EQU  H'0002'
+U2C0EN           EQU  H'0003'
+U2RXPOL          EQU  H'0006'
+U2RUNOVF         EQU  H'0007'
+
+U2FLO0           EQU  H'0000'
+U2FLO1           EQU  H'0001'
+U2STP0           EQU  H'0004'
+U2STP1           EQU  H'0005'
+
+
+;----- U2FIFO Bits -----------------------------------------------------
+RXBF             EQU  H'0000'
+RXBE             EQU  H'0001'
+XON              EQU  H'0002'
+RXIDL            EQU  H'0003'
+TXBF             EQU  H'0004'
+TXBE             EQU  H'0005'
+STPMD            EQU  H'0006'
+TXWRE            EQU  H'0007'
+
+U2RXBF           EQU  H'0000'
+U2RXBE           EQU  H'0001'
+U2XON            EQU  H'0002'
+U2RXIDL          EQU  H'0003'
+U2TXBF           EQU  H'0004'
+U2TXBE           EQU  H'0005'
+U2STPMD          EQU  H'0006'
+U2TXWRE          EQU  H'0007'
+
+U2RCIDL          EQU  H'0003'
+
+RCIDL            EQU  H'0003'
+
+
+;----- U2UIR Bits -----------------------------------------------------
+ABDIE            EQU  H'0002'
+ABDIF            EQU  H'0006'
+WUIF             EQU  H'0007'
+
+U2ABDIE          EQU  H'0002'
+U2ABDIF          EQU  H'0006'
+U2WUIF           EQU  H'0007'
+
+
+;----- U2ERRIR Bits -----------------------------------------------------
+TXCIF            EQU  H'0000'
+RXFOIF           EQU  H'0001'
+RXBKIF           EQU  H'0002'
+FERIF            EQU  H'0003'
+CERIF            EQU  H'0004'
+ABDOVF           EQU  H'0005'
+PERIF            EQU  H'0006'
+TXMTIF           EQU  H'0007'
+
+U2TXCIF          EQU  H'0000'
+U2RXFOIF         EQU  H'0001'
+U2RXBKIF         EQU  H'0002'
+U2FERIF          EQU  H'0003'
+U2CERIF          EQU  H'0004'
+U2ABDOVF         EQU  H'0005'
+U2PERIF          EQU  H'0006'
+U2TXMTIF         EQU  H'0007'
+
+
+;----- U2ERRIE Bits -----------------------------------------------------
+TXCIE            EQU  H'0000'
+RXFOIE           EQU  H'0001'
+RXBKIE           EQU  H'0002'
+FERIE            EQU  H'0003'
+CERIE            EQU  H'0004'
+ABDOVE           EQU  H'0005'
+PERIE            EQU  H'0006'
+TXMTIE           EQU  H'0007'
+
+U2TXCIE          EQU  H'0000'
+U2RXFOIE         EQU  H'0001'
+U2RXBKIE         EQU  H'0002'
+U2FERIE          EQU  H'0003'
+U2CERIE          EQU  H'0004'
+U2ABDOVE         EQU  H'0005'
+U2PERIE          EQU  H'0006'
+U2TXMTIE         EQU  H'0007'
+
+
+;----- U1P1H Bits -----------------------------------------------------
+P1H              EQU  H'0000'
+
+
+;----- U1P2H Bits -----------------------------------------------------
+P2H              EQU  H'0000'
+
+
+;----- U1P3H Bits -----------------------------------------------------
+P3H              EQU  H'0000'
+
+
+;----- U1CON0 Bits -----------------------------------------------------
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+MODE3            EQU  H'0003'
+
+U1RXEN           EQU  H'0004'
+U1TXEN           EQU  H'0005'
+U1ABDEN          EQU  H'0006'
+U1BRGS           EQU  H'0007'
+
+U1MODE0          EQU  H'0000'
+U1MODE1          EQU  H'0001'
+U1MODE2          EQU  H'0002'
+U1MODE3          EQU  H'0003'
+
+RXEN             EQU  H'0004'
+TXEN             EQU  H'0005'
+ABDEN            EQU  H'0006'
+BRGS             EQU  H'0007'
+
+
+;----- U1CON1 Bits -----------------------------------------------------
+SENDB            EQU  H'0000'
+BRKOVR           EQU  H'0001'
+RXBIMD           EQU  H'0003'
+WUE              EQU  H'0004'
+ON_U1CON1        EQU  H'0007'
+
+U1SENDB          EQU  H'0000'
+U1BRKOVR         EQU  H'0001'
+U1RXBIMD         EQU  H'0003'
+U1WUE            EQU  H'0004'
+U1ON             EQU  H'0007'
+
+
+;----- U1CON2 Bits -----------------------------------------------------
+TXPOL            EQU  H'0002'
+C0EN             EQU  H'0003'
+RXPOL            EQU  H'0006'
+RUNOVF           EQU  H'0007'
+
+FLO0             EQU  H'0000'
+FLO1             EQU  H'0001'
+STP0             EQU  H'0004'
+STP1             EQU  H'0005'
+
+U1TXPOL          EQU  H'0002'
+U1C0EN           EQU  H'0003'
+U1RXPOL          EQU  H'0006'
+U1RUNOVF         EQU  H'0007'
+
+U1FLO0           EQU  H'0000'
+U1FLO1           EQU  H'0001'
+U1STP0           EQU  H'0004'
+U1STP1           EQU  H'0005'
+
+
+;----- U1FIFO Bits -----------------------------------------------------
+RXBF             EQU  H'0000'
+RXBE             EQU  H'0001'
+XON              EQU  H'0002'
+RXIDL            EQU  H'0003'
+TXBF             EQU  H'0004'
+TXBE             EQU  H'0005'
+STPMD            EQU  H'0006'
+TXWRE            EQU  H'0007'
+
+U1RXBF           EQU  H'0000'
+U1RXBE           EQU  H'0001'
+U1XON            EQU  H'0002'
+U1RXIDL          EQU  H'0003'
+U1TXBF           EQU  H'0004'
+U1TXBE           EQU  H'0005'
+U1STPMD          EQU  H'0006'
+U1TXWRE          EQU  H'0007'
+
+U1RCIDL          EQU  H'0003'
+
+RCIDL            EQU  H'0003'
+
+
+;----- U1UIR Bits -----------------------------------------------------
+ABDIE            EQU  H'0002'
+ABDIF            EQU  H'0006'
+WUIF             EQU  H'0007'
+
+U1ABDIE          EQU  H'0002'
+U1ABDIF          EQU  H'0006'
+U1WUIF           EQU  H'0007'
+
+
+;----- U1ERRIR Bits -----------------------------------------------------
+TXCIF            EQU  H'0000'
+RXFOIF           EQU  H'0001'
+RXBKIF           EQU  H'0002'
+FERIF            EQU  H'0003'
+CERIF            EQU  H'0004'
+ABDOVF           EQU  H'0005'
+PERIF            EQU  H'0006'
+TXMTIF           EQU  H'0007'
+
+U1TXCIF          EQU  H'0000'
+U1RXFOIF         EQU  H'0001'
+U1RXBKIF         EQU  H'0002'
+U1FERIF          EQU  H'0003'
+U1CERIF          EQU  H'0004'
+U1ABDOVF         EQU  H'0005'
+U1PERIF          EQU  H'0006'
+U1TXMTIF         EQU  H'0007'
+
+
+;----- U1ERRIE Bits -----------------------------------------------------
+TXCIE            EQU  H'0000'
+RXFOIE           EQU  H'0001'
+RXBKIE           EQU  H'0002'
+FERIE            EQU  H'0003'
+CERIE            EQU  H'0004'
+ABDOVE           EQU  H'0005'
+PERIE            EQU  H'0006'
+TXMTIE           EQU  H'0007'
+
+U1TXCIE          EQU  H'0000'
+U1RXFOIE         EQU  H'0001'
+U1RXBKIE         EQU  H'0002'
+U1FERIE          EQU  H'0003'
+U1CERIE          EQU  H'0004'
+U1ABDOVE         EQU  H'0005'
+U1PERIE          EQU  H'0006'
+U1TXMTIE         EQU  H'0007'
+
+
+;----- DAC1CON1 Bits -----------------------------------------------------
+DAC1R0           EQU  H'0000'
+DAC1R1           EQU  H'0001'
+DAC1R2           EQU  H'0002'
+DAC1R3           EQU  H'0003'
+DAC1R4           EQU  H'0004'
+
+
+
+;----- DAC1CON0 Bits -----------------------------------------------------
+NSS              EQU  H'0000'
+OE2              EQU  H'0004'
+OE1              EQU  H'0005'
+EN               EQU  H'0007'
+
+DAC1NSS          EQU  H'0000'
+DAC1PSS0         EQU  H'0002'
+DAC1PSS1         EQU  H'0003'
+DAC1OE2          EQU  H'0004'
+DAC1OE1          EQU  H'0005'
+DAC1EN           EQU  H'0007'
+
+PSS0             EQU  H'0002'
+PSS1             EQU  H'0003'
+
+
+;----- CM2CON0 Bits -----------------------------------------------------
+SYNC             EQU  H'0000'
+HYS              EQU  H'0001'
+POL_CM2CON0      EQU  H'0004'
+OUT_CM2CON0      EQU  H'0006'
+EN               EQU  H'0007'
+
+C2SYNC           EQU  H'0000'
+C2HYS            EQU  H'0001'
+C2POL            EQU  H'0004'
+C2OUT_CM2CON0    EQU  H'0006'
+C2EN             EQU  H'0007'
+
+
+;----- CM2CON1 Bits -----------------------------------------------------
+INTN_CM2CON1     EQU  H'0000'
+INTP_CM2CON1     EQU  H'0001'
+
+C2INTN           EQU  H'0000'
+C2INTP           EQU  H'0001'
+
+
+;----- CM2NCH Bits -----------------------------------------------------
+NCH0             EQU  H'0000'
+NCH1             EQU  H'0001'
+NCH2             EQU  H'0002'
+
+C2NCH0           EQU  H'0000'
+C2NCH1           EQU  H'0001'
+C2NCH2           EQU  H'0002'
+
+
+;----- CM2PCH Bits -----------------------------------------------------
+PCH0             EQU  H'0000'
+PCH1             EQU  H'0001'
+PCH2             EQU  H'0002'
+
+C2PCH0           EQU  H'0000'
+C2PCH1           EQU  H'0001'
+C2PCH2           EQU  H'0002'
+
+
+;----- CM1CON0 Bits -----------------------------------------------------
+SYNC             EQU  H'0000'
+HYS              EQU  H'0001'
+POL_CM1CON0      EQU  H'0004'
+OUT_CM1CON0      EQU  H'0006'
+EN               EQU  H'0007'
+
+C1SYNC           EQU  H'0000'
+C1HYS            EQU  H'0001'
+C1POL            EQU  H'0004'
+C1OUT_CM1CON0    EQU  H'0006'
+C1EN             EQU  H'0007'
+
+
+;----- CM1CON1 Bits -----------------------------------------------------
+INTN_CM1CON1     EQU  H'0000'
+INTP_CM1CON1     EQU  H'0001'
+
+C1INTN           EQU  H'0000'
+C1INTP           EQU  H'0001'
+
+
+;----- CM1NCH Bits -----------------------------------------------------
+NCH0             EQU  H'0000'
+NCH1             EQU  H'0001'
+NCH2             EQU  H'0002'
+
+C1NCH0           EQU  H'0000'
+C1NCH1           EQU  H'0001'
+C1NCH2           EQU  H'0002'
+
+
+;----- CM1PCH Bits -----------------------------------------------------
+PCH0             EQU  H'0000'
+PCH1             EQU  H'0001'
+PCH2             EQU  H'0002'
+
+C1PCH0           EQU  H'0000'
+C1PCH1           EQU  H'0001'
+C1PCH2           EQU  H'0002'
+
+
+;----- CMOUT Bits -----------------------------------------------------
+C1OUT_CMOUT      EQU  H'0000'
+C2OUT_CMOUT      EQU  H'0001'
+
+
+;----- FVRCON Bits -----------------------------------------------------
+TSRNG            EQU  H'0004'
+TSEN             EQU  H'0005'
+RDY_FVRCON       EQU  H'0006'
+EN               EQU  H'0007'
+
+ADFVR0           EQU  H'0000'
+ADFVR1           EQU  H'0001'
+CDAFVR0          EQU  H'0002'
+CDAFVR1          EQU  H'0003'
+FVRRDY           EQU  H'0006'
+FVREN            EQU  H'0007'
+
+
+;----- ZCDCON Bits -----------------------------------------------------
+INTN_ZCDCON      EQU  H'0000'
+INTP_ZCDCON      EQU  H'0001'
+POL_ZCDCON       EQU  H'0004'
+OUT_ZCDCON       EQU  H'0005'
+SEN_ZCDCON       EQU  H'0007'
+
+ZCDINTN          EQU  H'0000'
+ZCDINTP          EQU  H'0001'
+ZCDPOL           EQU  H'0004'
+ZCDOUT           EQU  H'0005'
+ZCDSEN           EQU  H'0007'
+
+
+;----- HLVDCON0 Bits -----------------------------------------------------
+INTL             EQU  H'0000'
+INTH             EQU  H'0001'
+RDY_HLVDCON0     EQU  H'0004'
+OUT_HLVDCON0     EQU  H'0005'
+EN               EQU  H'0007'
+
+HLVDINTL         EQU  H'0000'
+HLVDINTH         EQU  H'0001'
+HLVDRDY          EQU  H'0004'
+HLVDOUT          EQU  H'0005'
+HLVDEN           EQU  H'0007'
+
+
+;----- HLVDCON1 Bits -----------------------------------------------------
+SEL0             EQU  H'0000'
+SEL1             EQU  H'0001'
+SEL2             EQU  H'0002'
+SEL3             EQU  H'0003'
+
+HLVDSEL0         EQU  H'0000'
+HLVDSEL1         EQU  H'0001'
+HLVDSEL2         EQU  H'0002'
+HLVDSEL3         EQU  H'0003'
+
+
+;----- ADCP Bits -----------------------------------------------------
+CPRDY            EQU  H'0000'
+ON_ADCP          EQU  H'0007'
+
+ADCPRDY          EQU  H'0000'
+CPON             EQU  H'0007'
+
+ADCPON           EQU  H'0007'
+
+
+;----- ADLTHL Bits -----------------------------------------------------
+ADLTH0           EQU  H'0000'
+ADLTH1           EQU  H'0001'
+ADLTH2           EQU  H'0002'
+ADLTH3           EQU  H'0003'
+ADLTH4           EQU  H'0004'
+ADLTH5           EQU  H'0005'
+ADLTH6           EQU  H'0006'
+ADLTH7           EQU  H'0007'
+
+
+LTH0             EQU  H'0000'
+LTH1             EQU  H'0001'
+LTH2             EQU  H'0002'
+LTH3             EQU  H'0003'
+LTH4             EQU  H'0004'
+LTH5             EQU  H'0005'
+LTH6             EQU  H'0006'
+LTH7             EQU  H'0007'
+
+
+;----- ADLTHH Bits -----------------------------------------------------
+ADLTH8           EQU  H'0000'
+ADLTH9           EQU  H'0001'
+ADLTH10          EQU  H'0002'
+ADLTH11          EQU  H'0003'
+ADLTH12          EQU  H'0004'
+ADLTH13          EQU  H'0005'
+ADLTH14          EQU  H'0006'
+ADLTH15          EQU  H'0007'
+
+
+LTH8             EQU  H'0000'
+LTH9             EQU  H'0001'
+LTH10            EQU  H'0002'
+LTH11            EQU  H'0003'
+LTH12            EQU  H'0004'
+LTH13            EQU  H'0005'
+LTH14            EQU  H'0006'
+LTH15            EQU  H'0007'
+
+
+;----- ADUTHL Bits -----------------------------------------------------
+ADUTH0           EQU  H'0000'
+ADUTH1           EQU  H'0001'
+ADUTH2           EQU  H'0002'
+ADUTH3           EQU  H'0003'
+ADUTH4           EQU  H'0004'
+ADUTH5           EQU  H'0005'
+ADUTH6           EQU  H'0006'
+ADUTH7           EQU  H'0007'
+
+
+UTH0             EQU  H'0000'
+UTH1             EQU  H'0001'
+UTH2             EQU  H'0002'
+UTH3             EQU  H'0003'
+UTH4             EQU  H'0004'
+UTH5             EQU  H'0005'
+UTH6             EQU  H'0006'
+UTH7             EQU  H'0007'
+
+
+;----- ADUTHH Bits -----------------------------------------------------
+ADUTH8           EQU  H'0000'
+ADUTH9           EQU  H'0001'
+ADUTH10          EQU  H'0002'
+ADUTH11          EQU  H'0003'
+ADUTH12          EQU  H'0004'
+ADUTH13          EQU  H'0005'
+ADUTH14          EQU  H'0006'
+ADUTH15          EQU  H'0007'
+
+
+UTH8             EQU  H'0000'
+UTH9             EQU  H'0001'
+UTH10            EQU  H'0002'
+UTH11            EQU  H'0003'
+UTH12            EQU  H'0004'
+UTH13            EQU  H'0005'
+UTH14            EQU  H'0006'
+UTH15            EQU  H'0007'
+
+
+;----- ADERRL Bits -----------------------------------------------------
+ADERR0           EQU  H'0000'
+ADERR1           EQU  H'0001'
+ADERR2           EQU  H'0002'
+ADERR3           EQU  H'0003'
+ADERR4           EQU  H'0004'
+ADERR5           EQU  H'0005'
+ADERR6           EQU  H'0006'
+ADERR7           EQU  H'0007'
+
+
+ERR0             EQU  H'0000'
+ERR1             EQU  H'0001'
+ERR2             EQU  H'0002'
+ERR3             EQU  H'0003'
+ERR4             EQU  H'0004'
+ERR5             EQU  H'0005'
+ERR6             EQU  H'0006'
+ERR7             EQU  H'0007'
+
+
+;----- ADERRH Bits -----------------------------------------------------
+ADERR8           EQU  H'0000'
+ADERR9           EQU  H'0001'
+ADERR10          EQU  H'0002'
+ADERR11          EQU  H'0003'
+ADERR12          EQU  H'0004'
+ADERR13          EQU  H'0005'
+ADERR14          EQU  H'0006'
+ADERR15          EQU  H'0007'
+
+
+ERR8             EQU  H'0000'
+ERR9             EQU  H'0001'
+ERR10            EQU  H'0002'
+ERR11            EQU  H'0003'
+ERR12            EQU  H'0004'
+ERR13            EQU  H'0005'
+ERR14            EQU  H'0006'
+ERR15            EQU  H'0007'
+
+
+;----- ADSTPTL Bits -----------------------------------------------------
+ADSTPT0          EQU  H'0000'
+ADSTPT1          EQU  H'0001'
+ADSTPT2          EQU  H'0002'
+ADSTPT3          EQU  H'0003'
+ADSTPT4          EQU  H'0004'
+ADSTPT5          EQU  H'0005'
+ADSTPT6          EQU  H'0006'
+ADSTPT7          EQU  H'0007'
+
+
+STPT0            EQU  H'0000'
+STPT1            EQU  H'0001'
+STPT2            EQU  H'0002'
+STPT3            EQU  H'0003'
+STPT4            EQU  H'0004'
+STPT5            EQU  H'0005'
+STPT6            EQU  H'0006'
+STPT7            EQU  H'0007'
+
+
+;----- ADSTPTH Bits -----------------------------------------------------
+ADSTPT8          EQU  H'0000'
+ADSTPT9          EQU  H'0001'
+ADSTPT10         EQU  H'0002'
+ADSTPT11         EQU  H'0003'
+ADSTPT12         EQU  H'0004'
+ADSTPT13         EQU  H'0005'
+ADSTPT14         EQU  H'0006'
+ADSTPT15         EQU  H'0007'
+
+
+STPT8            EQU  H'0000'
+STPT9            EQU  H'0001'
+STPT10           EQU  H'0002'
+STPT11           EQU  H'0003'
+STPT12           EQU  H'0004'
+STPT13           EQU  H'0005'
+STPT15           EQU  H'0006'
+STPT16           EQU  H'0007'
+
+
+;----- ADFLTRL Bits -----------------------------------------------------
+ADFLTR0          EQU  H'0000'
+ADFLTR1          EQU  H'0001'
+ADFLTR2          EQU  H'0002'
+ADFLTR3          EQU  H'0003'
+ADFLTR4          EQU  H'0004'
+ADFLTR5          EQU  H'0005'
+ADFLTR6          EQU  H'0006'
+ADFLTR7          EQU  H'0007'
+
+
+FLTR0            EQU  H'0000'
+FLTR1            EQU  H'0001'
+FLTR2            EQU  H'0002'
+FLTR3            EQU  H'0003'
+FLTR4            EQU  H'0004'
+FLTR5            EQU  H'0005'
+FLTR6            EQU  H'0006'
+FLTR7            EQU  H'0007'
+
+
+;----- ADFLTRH Bits -----------------------------------------------------
+ADFLTR8          EQU  H'0000'
+ADFLTR9          EQU  H'0001'
+ADFLTR10         EQU  H'0002'
+ADFLTR11         EQU  H'0003'
+ADFLTR12         EQU  H'0004'
+ADFLTR13         EQU  H'0005'
+ADFLTR14         EQU  H'0006'
+ADFLTR15         EQU  H'0007'
+
+
+FLTR8            EQU  H'0000'
+FLTR9            EQU  H'0001'
+FLTR10           EQU  H'0002'
+FLTR11           EQU  H'0003'
+FLTR12           EQU  H'0004'
+FLTR13           EQU  H'0005'
+FLTR14           EQU  H'0006'
+FLTR15           EQU  H'0007'
+
+
+;----- ADACCL Bits -----------------------------------------------------
+ADACC0           EQU  H'0000'
+ADACC1           EQU  H'0001'
+ADACC2           EQU  H'0002'
+ADACC3           EQU  H'0003'
+ADACC4           EQU  H'0004'
+ADACC5           EQU  H'0005'
+ADACC6           EQU  H'0006'
+ADACC7           EQU  H'0007'
+
+
+ACC0             EQU  H'0000'
+ACC1             EQU  H'0001'
+ACC2             EQU  H'0002'
+ACC3             EQU  H'0003'
+ACC4             EQU  H'0004'
+ACC5             EQU  H'0005'
+ACC6             EQU  H'0006'
+ACC7             EQU  H'0007'
+
+
+;----- ADACCH Bits -----------------------------------------------------
+ADACC8           EQU  H'0000'
+ADACC9           EQU  H'0001'
+ADACC10          EQU  H'0002'
+ADACC11          EQU  H'0003'
+ADACC12          EQU  H'0004'
+ADACC13          EQU  H'0005'
+ADACC14          EQU  H'0006'
+ADACC15          EQU  H'0007'
+
+
+ACC8             EQU  H'0000'
+ACC9             EQU  H'0001'
+ACC10            EQU  H'0002'
+ACC11            EQU  H'0003'
+ACC12            EQU  H'0004'
+ACC13            EQU  H'0005'
+ACC14            EQU  H'0006'
+ACC15            EQU  H'0007'
+
+
+;----- ADACCU Bits -----------------------------------------------------
+ADACC16          EQU  H'0000'
+ADACC17          EQU  H'0001'
+ADACC18          EQU  H'0002'
+ADACC19          EQU  H'0003'
+ADACC20          EQU  H'0004'
+ADACC21          EQU  H'0005'
+ADACC22          EQU  H'0006'
+ADACC23          EQU  H'0007'
+
+
+ACC16            EQU  H'0000'
+ACC17            EQU  H'0001'
+ACC18            EQU  H'0002'
+ACC19            EQU  H'0003'
+ACC20            EQU  H'0004'
+ACC21            EQU  H'0005'
+ACC22            EQU  H'0006'
+ACC23            EQU  H'0007'
+
+
+;----- ADCNT Bits -----------------------------------------------------
+ADCNT0           EQU  H'0000'
+ADCNT1           EQU  H'0001'
+ADCNT2           EQU  H'0002'
+ADCNT3           EQU  H'0003'
+ADCNT4           EQU  H'0004'
+ADCNT5           EQU  H'0005'
+ADCNT6           EQU  H'0006'
+ADCNT7           EQU  H'0007'
+
+
+CNT0             EQU  H'0000'
+CNT1             EQU  H'0001'
+CNT2             EQU  H'0002'
+CNT3             EQU  H'0003'
+CNT4             EQU  H'0004'
+CNT5             EQU  H'0005'
+CNT6             EQU  H'0006'
+CNT7             EQU  H'0007'
+
+
+;----- ADRPT Bits -----------------------------------------------------
+ADRPT0           EQU  H'0000'
+ADRPT1           EQU  H'0001'
+ADRPT2           EQU  H'0002'
+ADRPT3           EQU  H'0003'
+ADRPT4           EQU  H'0004'
+ADRPT5           EQU  H'0005'
+ADRPT6           EQU  H'0006'
+ADRPT7           EQU  H'0007'
+
+
+RPT0             EQU  H'0000'
+RPT1             EQU  H'0001'
+RPT2             EQU  H'0002'
+RPT3             EQU  H'0003'
+RPT4             EQU  H'0004'
+RPT5             EQU  H'0005'
+RPT6             EQU  H'0006'
+RPT7             EQU  H'0007'
+
+
+;----- ADPREVL Bits -----------------------------------------------------
+ADPREV0          EQU  H'0000'
+ADPREV1          EQU  H'0001'
+ADPREV2          EQU  H'0002'
+ADPREV3          EQU  H'0003'
+ADPREV4          EQU  H'0004'
+ADPREV5          EQU  H'0005'
+ADPREV6          EQU  H'0006'
+ADPREV7          EQU  H'0007'
+
+
+PREV0            EQU  H'0000'
+PREV1            EQU  H'0001'
+PREV2            EQU  H'0002'
+PREV3            EQU  H'0003'
+PREV4            EQU  H'0004'
+PREV5            EQU  H'0005'
+PREV6            EQU  H'0006'
+PREV7            EQU  H'0007'
+
+
+;----- ADPREVH Bits -----------------------------------------------------
+ADPREV8          EQU  H'0000'
+ADPREV9          EQU  H'0001'
+ADPREV10         EQU  H'0002'
+ADPREV11         EQU  H'0003'
+ADPREV12         EQU  H'0004'
+ADPREV13         EQU  H'0005'
+ADPREV14         EQU  H'0006'
+ADPREV15         EQU  H'0007'
+
+
+PREV8            EQU  H'0000'
+PREV9            EQU  H'0001'
+PREV10           EQU  H'0002'
+PREV11           EQU  H'0003'
+PREV12           EQU  H'0004'
+PREV13           EQU  H'0005'
+PREV14           EQU  H'0006'
+PREV15           EQU  H'0007'
+
+
+;----- ADRESL Bits -----------------------------------------------------
+ADRES0           EQU  H'0000'
+ADRES1           EQU  H'0001'
+ADRES2           EQU  H'0002'
+ADRES3           EQU  H'0003'
+ADRES4           EQU  H'0004'
+ADRES5           EQU  H'0005'
+ADRES6           EQU  H'0006'
+ADRES7           EQU  H'0007'
+
+
+RES0             EQU  H'0000'
+RES1             EQU  H'0001'
+RES2             EQU  H'0002'
+RES3             EQU  H'0003'
+RES4             EQU  H'0004'
+RES5             EQU  H'0005'
+RES6             EQU  H'0006'
+RES7             EQU  H'0007'
+
+
+;----- ADRESH Bits -----------------------------------------------------
+ADRES8           EQU  H'0000'
+ADRES9           EQU  H'0001'
+ADRES10          EQU  H'0002'
+ADRES11          EQU  H'0003'
+ADRES12          EQU  H'0004'
+ADRES13          EQU  H'0005'
+ADRES14          EQU  H'0006'
+ADRES15          EQU  H'0007'
+
+
+RES8             EQU  H'0000'
+RES9             EQU  H'0001'
+RES10            EQU  H'0002'
+RES11            EQU  H'0003'
+RES12            EQU  H'0004'
+RES13            EQU  H'0005'
+RES14            EQU  H'0006'
+RES15            EQU  H'0007'
+
+
+;----- ADPCH Bits -----------------------------------------------------
+ADPCH0           EQU  H'0000'
+ADPCH1           EQU  H'0001'
+ADPCH2           EQU  H'0002'
+ADPCH3           EQU  H'0003'
+ADPCH4           EQU  H'0004'
+ADPCH5           EQU  H'0005'
+
+
+;----- ADACQL Bits -----------------------------------------------------
+ADACQ0           EQU  H'0000'
+ADACQ1           EQU  H'0001'
+ADACQ2           EQU  H'0002'
+ADACQ3           EQU  H'0003'
+ADACQ4           EQU  H'0004'
+ADACQ5           EQU  H'0005'
+ADACQ6           EQU  H'0006'
+ADACQ7           EQU  H'0007'
+
+
+ACQ0             EQU  H'0000'
+ACQ1             EQU  H'0001'
+ACQ2             EQU  H'0002'
+ACQ3             EQU  H'0003'
+ACQ4             EQU  H'0004'
+ACQ5             EQU  H'0005'
+ACQ6             EQU  H'0006'
+ACQ7             EQU  H'0007'
+
+
+;----- ADACQH Bits -----------------------------------------------------
+ADACQ8           EQU  H'0000'
+ADACQ9           EQU  H'0001'
+ADACQ10          EQU  H'0002'
+ADACQ11          EQU  H'0003'
+ADACQ12          EQU  H'0004'
+
+
+ACQ8             EQU  H'0000'
+ACQ9             EQU  H'0001'
+ACQ10            EQU  H'0002'
+ACQ11            EQU  H'0003'
+ACQ12            EQU  H'0004'
+
+
+;----- ADCAP Bits -----------------------------------------------------
+ADCAP0           EQU  H'0000'
+ADCAP1           EQU  H'0001'
+ADCAP2           EQU  H'0002'
+ADCAP3           EQU  H'0003'
+ADCAP4           EQU  H'0004'
+
+
+;----- ADPREL Bits -----------------------------------------------------
+PRE0             EQU  H'0000'
+PRE1             EQU  H'0001'
+PRE2             EQU  H'0002'
+PRE3             EQU  H'0003'
+PRE4             EQU  H'0004'
+PRE5             EQU  H'0005'
+PRE6             EQU  H'0006'
+PRE7             EQU  H'0007'
+
+
+ADPRE0           EQU  H'0000'
+ADPRE1           EQU  H'0001'
+ADPRE2           EQU  H'0002'
+ADPRE3           EQU  H'0003'
+ADPRE4           EQU  H'0004'
+ADPRE5           EQU  H'0005'
+ADPRE6           EQU  H'0006'
+ADPRE7           EQU  H'0007'
+
+
+;----- ADPREH Bits -----------------------------------------------------
+PRE8             EQU  H'0000'
+PRE9             EQU  H'0001'
+PRE10            EQU  H'0002'
+PRE11            EQU  H'0003'
+PRE12            EQU  H'0004'
+
+
+ADPRE8           EQU  H'0000'
+ADPRE9           EQU  H'0001'
+ADPRE10          EQU  H'0002'
+ADPRE11          EQU  H'0003'
+ADPRE12          EQU  H'0004'
+
+
+;----- ADCON0 Bits -----------------------------------------------------
+GO_ADCON0        EQU  H'0000'
+CS_ADCON0        EQU  H'0004'
+CONT             EQU  H'0006'
+ON_ADCON0        EQU  H'0007'
+
+ADGO             EQU  H'0000'
+ADCS             EQU  H'0004'
+ADCONT           EQU  H'0006'
+ADON             EQU  H'0007'
+
+DONE             EQU  H'0000'
+FM0              EQU  H'0002'
+FM1              EQU  H'0003'
+
+GO_NOT_DONE      EQU  H'0000'
+ADFM0            EQU  H'0002'
+ADFM1            EQU  H'0003'
+
+
+;----- ADCON1 Bits -----------------------------------------------------
+DSEN             EQU  H'0000'
+GPOL_ADCON1      EQU  H'0005'
+IPEN_ADCON1      EQU  H'0006'
+PPOL             EQU  H'0007'
+
+ADDSEN           EQU  H'0000'
+ADGPOL           EQU  H'0005'
+ADIPEN           EQU  H'0006'
+ADPPOL           EQU  H'0007'
+
+
+;----- ADCON2 Bits -----------------------------------------------------
+ACLR             EQU  H'0003'
+PSIS             EQU  H'0007'
+
+ADMD0            EQU  H'0000'
+ADMD1            EQU  H'0001'
+ADMD2            EQU  H'0002'
+ADACLR           EQU  H'0003'
+ADCRS0           EQU  H'0004'
+ADCRS1           EQU  H'0005'
+ADCRS2           EQU  H'0006'
+ADPSIS           EQU  H'0007'
+
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+CRS0             EQU  H'0004'
+CRS1             EQU  H'0005'
+CRS2             EQU  H'0006'
+
+
+MD0              EQU  H'0000'
+MD1              EQU  H'0001'
+MD2              EQU  H'0002'
+
+
+
+;----- ADCON3 Bits -----------------------------------------------------
+SOI              EQU  H'0003'
+
+ADTMD0           EQU  H'0000'
+ADTMD1           EQU  H'0001'
+ADTMD2           EQU  H'0002'
+ADSOI            EQU  H'0003'
+ADCALC0          EQU  H'0004'
+ADCALC1          EQU  H'0005'
+ADCALC2          EQU  H'0006'
+
+
+TMD0             EQU  H'0000'
+TMD1             EQU  H'0001'
+TMD2             EQU  H'0002'
+CALC0            EQU  H'0004'
+CALC1            EQU  H'0005'
+CALC2            EQU  H'0006'
+
+
+;----- ADSTAT Bits -----------------------------------------------------
+MATH             EQU  H'0004'
+LTHR             EQU  H'0005'
+UTHR             EQU  H'0006'
+OV_ADSTAT        EQU  H'0007'
+
+ADSTAT0          EQU  H'0000'
+ADSTAT1          EQU  H'0001'
+ADSTAT2          EQU  H'0002'
+ADMATH           EQU  H'0004'
+ADLTHR           EQU  H'0005'
+ADUTHR           EQU  H'0006'
+ADAOV            EQU  H'0007'
+
+ADOV             EQU  H'0007'
+
+STAT0_ADSTAT     EQU  H'0000'
+STAT1_ADSTAT     EQU  H'0001'
+STAT2            EQU  H'0002'
+
+
+;----- ADREF Bits -----------------------------------------------------
+PREF0            EQU  H'0000'
+PREF1            EQU  H'0001'
+NREF0            EQU  H'0004'
+
+ADPREF0          EQU  H'0000'
+ADPREF1          EQU  H'0001'
+ADNREF0          EQU  H'0004'
+
+
+;----- ADACT Bits -----------------------------------------------------
+ADACT0           EQU  H'0000'
+ADACT1           EQU  H'0001'
+ADACT2           EQU  H'0002'
+ADACT3           EQU  H'0003'
+ADACT4           EQU  H'0004'
+
+
+ACT0             EQU  H'0000'
+ACT1             EQU  H'0001'
+ACT2             EQU  H'0002'
+ACT3             EQU  H'0003'
+ACT4             EQU  H'0004'
+
+
+;----- ADCLK Bits -----------------------------------------------------
+ADCS0            EQU  H'0000'
+ADCS1            EQU  H'0001'
+ADCS2            EQU  H'0002'
+ADCS3            EQU  H'0003'
+ADCS4            EQU  H'0004'
+ADCS5            EQU  H'0005'
+
+
+CS0_ADCLK        EQU  H'0000'
+CS1_ADCLK        EQU  H'0001'
+CS2_ADCLK        EQU  H'0002'
+CS3              EQU  H'0003'
+CS4              EQU  H'0004'
+CS5              EQU  H'0005'
+
+
+;----- SMT2TMRL Bits -----------------------------------------------------
+;TMR0             EQU  H'0000'
+TMR1             EQU  H'0001'
+;TMR2             EQU  H'0002'
+TMR3             EQU  H'0003'
+;TMR4             EQU  H'0004'
+TMR5             EQU  H'0005'
+;TMR6             EQU  H'0006'
+TMR7             EQU  H'0007'
+
+
+SMT2TMR0         EQU  H'0000'
+SMT2TMR1         EQU  H'0001'
+SMT2TMR2         EQU  H'0002'
+SMT2TMR3         EQU  H'0003'
+SMT2TMR4         EQU  H'0004'
+SMT2TMR5         EQU  H'0005'
+SMT2TMR6         EQU  H'0006'
+SMT2TMR7         EQU  H'0007'
+
+
+;----- SMT2TMRH Bits -----------------------------------------------------
+TMR8             EQU  H'0000'
+TMR9             EQU  H'0001'
+TMR10            EQU  H'0002'
+TMR11            EQU  H'0003'
+TMR12            EQU  H'0004'
+TMR13            EQU  H'0005'
+TMR14            EQU  H'0006'
+TMR15            EQU  H'0007'
+
+
+SMT2TMR8         EQU  H'0000'
+SMT2TMR9         EQU  H'0001'
+SMT2TMR10        EQU  H'0002'
+SMT2TMR11        EQU  H'0003'
+SMT2TMR12        EQU  H'0004'
+SMT2TMR13        EQU  H'0005'
+SMT2TMR14        EQU  H'0006'
+SMT2TMR15        EQU  H'0007'
+
+
+;----- SMT2TMRU Bits -----------------------------------------------------
+TMR16            EQU  H'0000'
+TMR17            EQU  H'0001'
+TMR18            EQU  H'0002'
+TMR19            EQU  H'0003'
+TMR20            EQU  H'0004'
+TMR21            EQU  H'0005'
+TMR22            EQU  H'0006'
+TMR23            EQU  H'0007'
+
+
+SMT2TMR16        EQU  H'0000'
+SMT2TMR17        EQU  H'0001'
+SMT2TMR18        EQU  H'0002'
+SMT2TMR19        EQU  H'0003'
+SMT2TMR20        EQU  H'0004'
+SMT2TMR21        EQU  H'0005'
+SMT2TMR22        EQU  H'0006'
+SMT2TMR23        EQU  H'0007'
+
+
+;----- SMT2CPRL Bits -----------------------------------------------------
+CPR0             EQU  H'0000'
+CPR1             EQU  H'0001'
+CPR2             EQU  H'0002'
+CPR3             EQU  H'0003'
+CPR4             EQU  H'0004'
+CPR5             EQU  H'0005'
+CPR6             EQU  H'0006'
+CPR7             EQU  H'0007'
+
+
+SMT2CPR0         EQU  H'0000'
+SMT2CPR1         EQU  H'0001'
+SMT2CPR2         EQU  H'0002'
+SMT2CPR3         EQU  H'0003'
+SMT2CPR4         EQU  H'0004'
+SMT2CPR5         EQU  H'0005'
+SMT2CPR6         EQU  H'0006'
+SMT2CPR7         EQU  H'0007'
+
+
+;----- SMT2CPRH Bits -----------------------------------------------------
+CPR8             EQU  H'0000'
+CPR9             EQU  H'0001'
+CPR10            EQU  H'0002'
+CPR11            EQU  H'0003'
+CPR12            EQU  H'0004'
+CPR13            EQU  H'0005'
+CPR14            EQU  H'0006'
+CPR15            EQU  H'0007'
+
+SMT2CPR8         EQU  H'0000'
+SMT2CPR9         EQU  H'0001'
+SMT2CPR10        EQU  H'0002'
+SMT2CPR11        EQU  H'0003'
+SMT2CPR12        EQU  H'0004'
+SMT2CPR13        EQU  H'0005'
+SMT2CPR14        EQU  H'0006'
+SMT2CPR15        EQU  H'0007'
+
+
+
+;----- SMT2CPRU Bits -----------------------------------------------------
+CPR16            EQU  H'0000'
+CPR17            EQU  H'0001'
+CPR18            EQU  H'0002'
+CPR19            EQU  H'0003'
+CPR20            EQU  H'0004'
+CPR21            EQU  H'0005'
+CPR22            EQU  H'0006'
+CPR23            EQU  H'0007'
+
+SMT2CPR16        EQU  H'0000'
+SMT2CPR17        EQU  H'0001'
+SMT2CPR18        EQU  H'0002'
+SMT2CPR19        EQU  H'0003'
+SMT2CPR20        EQU  H'0004'
+SMT2CPR21        EQU  H'0005'
+SMT2CPR22        EQU  H'0006'
+SMT2CPR23        EQU  H'0007'
+
+
+
+;----- SMT2CPWL Bits -----------------------------------------------------
+CPW0             EQU  H'0000'
+CPW1             EQU  H'0001'
+CPW2             EQU  H'0002'
+CPW3             EQU  H'0003'
+CPW4             EQU  H'0004'
+CPW5             EQU  H'0005'
+CPW6             EQU  H'0006'
+CPW7             EQU  H'0007'
+
+
+SMT2CPW0         EQU  H'0000'
+SMT2CPW1         EQU  H'0001'
+SMT2CPW2         EQU  H'0002'
+SMT2CPW3         EQU  H'0003'
+SMT2CPW4         EQU  H'0004'
+SMT2CPW5         EQU  H'0005'
+SMT2CPW6         EQU  H'0006'
+SMT2CPW7         EQU  H'0007'
+
+
+;----- SMT2CPWH Bits -----------------------------------------------------
+CPW8             EQU  H'0000'
+CPW9             EQU  H'0001'
+CPW10            EQU  H'0002'
+CPW11            EQU  H'0003'
+CPW12            EQU  H'0004'
+CPW13            EQU  H'0005'
+CPW14            EQU  H'0006'
+CPW15            EQU  H'0007'
+
+
+SMT2CPW8         EQU  H'0000'
+SMT2CPW9         EQU  H'0001'
+SMT2CPW10        EQU  H'0002'
+SMT2CPW11        EQU  H'0003'
+SMT2CPW12        EQU  H'0004'
+SMT2CPW13        EQU  H'0005'
+SMT2CPW14        EQU  H'0006'
+SMT2CPW15        EQU  H'0007'
+
+
+;----- SMT2CPWU Bits -----------------------------------------------------
+CPW16            EQU  H'0000'
+CPW17            EQU  H'0001'
+CPW18            EQU  H'0002'
+CPW19            EQU  H'0003'
+CPW20            EQU  H'0004'
+CPW21            EQU  H'0005'
+CPW22            EQU  H'0006'
+CPW23            EQU  H'0007'
+
+
+SMT2CPW16        EQU  H'0000'
+SMT2CPW17        EQU  H'0001'
+SMT2CPW18        EQU  H'0002'
+SMT2CPW19        EQU  H'0003'
+SMT2CPW20        EQU  H'0004'
+SMT2CPW21        EQU  H'0005'
+SMT2CPW22        EQU  H'0006'
+SMT2CPW23        EQU  H'0007'
+
+
+;----- SMT2PRL Bits -----------------------------------------------------
+;PR0              EQU  H'0000'
+PR1              EQU  H'0001'
+;PR2              EQU  H'0002'
+PR3              EQU  H'0003'
+;PR4              EQU  H'0004'
+PR5              EQU  H'0005'
+;PR6              EQU  H'0006'
+PR7              EQU  H'0007'
+
+
+SMT2PR0          EQU  H'0000'
+SMT2PR1          EQU  H'0001'
+SMT2PR2          EQU  H'0002'
+SMT2PR3          EQU  H'0003'
+SMT2PR4          EQU  H'0004'
+SMT2PR5          EQU  H'0005'
+SMT2PR6          EQU  H'0006'
+SMT2PR7          EQU  H'0007'
+
+
+;----- SMT2PRH Bits -----------------------------------------------------
+PR8              EQU  H'0000'
+PR9              EQU  H'0001'
+PR10             EQU  H'0002'
+PR11             EQU  H'0003'
+PR12             EQU  H'0004'
+PR13             EQU  H'0005'
+PR14             EQU  H'0006'
+PR15             EQU  H'0007'
+
+
+SMT2PR8          EQU  H'0000'
+SMT2PR9          EQU  H'0001'
+SMT2PR10         EQU  H'0002'
+SMT2PR11         EQU  H'0003'
+SMT2PR12         EQU  H'0004'
+SMT2PR13         EQU  H'0005'
+SMT2PR14         EQU  H'0006'
+SMT2PR15         EQU  H'0007'
+
+
+;----- SMT2PRU Bits -----------------------------------------------------
+PR16             EQU  H'0000'
+PR17             EQU  H'0001'
+PR18             EQU  H'0002'
+PR19             EQU  H'0003'
+PR20             EQU  H'0004'
+PR21             EQU  H'0005'
+PR22             EQU  H'0006'
+PR23             EQU  H'0007'
+
+
+SMT2PR16         EQU  H'0000'
+SMT2PR17         EQU  H'0001'
+SMT2PR18         EQU  H'0002'
+SMT2PR19         EQU  H'0003'
+SMT2PR20         EQU  H'0004'
+SMT2PR21         EQU  H'0005'
+SMT2PR22         EQU  H'0006'
+SMT2PR23         EQU  H'0007'
+
+
+;----- SMT2CON0 Bits -----------------------------------------------------
+CPOL             EQU  H'0002'
+SPOL             EQU  H'0003'
+WPOL             EQU  H'0004'
+STP              EQU  H'0005'
+EN               EQU  H'0007'
+
+SMT2CPOL         EQU  H'0002'
+SMT2SPOL         EQU  H'0003'
+SMT2WOL          EQU  H'0004'
+SMT2STP          EQU  H'0005'
+SMT2EN           EQU  H'0007'
+
+PS0              EQU  H'0000'
+PS1              EQU  H'0001'
+
+SMT2PS0          EQU  H'0000'
+SMT2PS1          EQU  H'0001'
+
+
+;----- SMT2CON1 Bits -----------------------------------------------------
+REPEAT           EQU  H'0006'
+GO_SMT2CON1      EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+MODE3            EQU  H'0003'
+SMT2REPEAT       EQU  H'0006'
+SMT2GO           EQU  H'0007'
+
+
+
+;----- SMT2STAT Bits -----------------------------------------------------
+AS               EQU  H'0000'
+WS               EQU  H'0001'
+TS               EQU  H'0002'
+RST              EQU  H'0005'
+CPWUP            EQU  H'0006'
+CPRUP            EQU  H'0007'
+
+SMT2AS           EQU  H'0000'
+SMT2WS           EQU  H'0001'
+SMT2TS           EQU  H'0002'
+SMT2RESET        EQU  H'0005'
+SMT2CPWUP        EQU  H'0006'
+SMT2CPRUP        EQU  H'0007'
+
+SMT2RST          EQU  H'0005'
+
+
+;----- SMT2CLK Bits -----------------------------------------------------
+CSEL0            EQU  H'0000'
+CSEL1            EQU  H'0001'
+CSEL2            EQU  H'0002'
+
+
+SMT2CSEL0        EQU  H'0000'
+SMT2CSEL1        EQU  H'0001'
+SMT2CSEL2        EQU  H'0002'
+
+
+;----- SMT2SIG Bits -----------------------------------------------------
+SSEL0            EQU  H'0000'
+SSEL1            EQU  H'0001'
+SSEL2            EQU  H'0002'
+SSEL3            EQU  H'0003'
+SSEL4            EQU  H'0004'
+
+
+SMT2SSEL0        EQU  H'0000'
+SMT2SSEL1        EQU  H'0001'
+SMT2SSEL2        EQU  H'0002'
+SMT2SSEL3        EQU  H'0003'
+SMT2SSEL4        EQU  H'0004'
+
+
+;----- SMT2WIN Bits -----------------------------------------------------
+WSEL0            EQU  H'0000'
+WSEL1            EQU  H'0001'
+WSEL2            EQU  H'0002'
+WSEL3            EQU  H'0003'
+WSEL4            EQU  H'0004'
+
+
+SMT2WSEL0        EQU  H'0000'
+SMT2WSEL1        EQU  H'0001'
+SMT2WSEL2        EQU  H'0002'
+SMT2WSEL3        EQU  H'0003'
+SMT2WSEL4        EQU  H'0004'
+
+
+;----- SMT1TMRL Bits -----------------------------------------------------
+;TMR0             EQU  H'0000'
+TMR1             EQU  H'0001'
+;TMR2             EQU  H'0002'
+TMR3             EQU  H'0003'
+;TMR4             EQU  H'0004'
+TMR5             EQU  H'0005'
+;TMR6             EQU  H'0006'
+TMR7             EQU  H'0007'
+
+
+SMT1TMR0         EQU  H'0000'
+SMT1TMR1         EQU  H'0001'
+SMT1TMR2         EQU  H'0002'
+SMT1TMR3         EQU  H'0003'
+SMT1TMR4         EQU  H'0004'
+SMT1TMR5         EQU  H'0005'
+SMT1TMR6         EQU  H'0006'
+SMT1TMR7         EQU  H'0007'
+
+
+;----- SMT1TMRH Bits -----------------------------------------------------
+TMR8             EQU  H'0000'
+TMR9             EQU  H'0001'
+TMR10            EQU  H'0002'
+TMR11            EQU  H'0003'
+TMR12            EQU  H'0004'
+TMR13            EQU  H'0005'
+TMR14            EQU  H'0006'
+TMR15            EQU  H'0007'
+
+
+SMT1TMR8         EQU  H'0000'
+SMT1TMR9         EQU  H'0001'
+SMT1TMR10        EQU  H'0002'
+SMT1TMR11        EQU  H'0003'
+SMT1TMR12        EQU  H'0004'
+SMT1TMR13        EQU  H'0005'
+SMT1TMR14        EQU  H'0006'
+SMT1TMR15        EQU  H'0007'
+
+
+;----- SMT1TMRU Bits -----------------------------------------------------
+TMR16            EQU  H'0000'
+TMR17            EQU  H'0001'
+TMR18            EQU  H'0002'
+TMR19            EQU  H'0003'
+TMR20            EQU  H'0004'
+TMR21            EQU  H'0005'
+TMR22            EQU  H'0006'
+TMR23            EQU  H'0007'
+
+
+SMT1TMR16        EQU  H'0000'
+SMT1TMR17        EQU  H'0001'
+SMT1TMR18        EQU  H'0002'
+SMT1TMR19        EQU  H'0003'
+SMT1TMR20        EQU  H'0004'
+SMT1TMR21        EQU  H'0005'
+SMT1TMR22        EQU  H'0006'
+SMT1TMR23        EQU  H'0007'
+
+
+;----- SMT1CPRL Bits -----------------------------------------------------
+CPR0             EQU  H'0000'
+CPR1             EQU  H'0001'
+CPR2             EQU  H'0002'
+CPR3             EQU  H'0003'
+CPR4             EQU  H'0004'
+CPR5             EQU  H'0005'
+CPR6             EQU  H'0006'
+CPR7             EQU  H'0007'
+
+
+SMT1CPR0         EQU  H'0000'
+SMT1CPR1         EQU  H'0001'
+SMT1CPR2         EQU  H'0002'
+SMT1CPR3         EQU  H'0003'
+SMT1CPR4         EQU  H'0004'
+SMT1CPR5         EQU  H'0005'
+SMT1CPR6         EQU  H'0006'
+SMT1CPR7         EQU  H'0007'
+
+
+;----- SMT1CPRH Bits -----------------------------------------------------
+CPR8             EQU  H'0000'
+CPR9             EQU  H'0001'
+CPR10            EQU  H'0002'
+CPR11            EQU  H'0003'
+CPR12            EQU  H'0004'
+CPR13            EQU  H'0005'
+CPR14            EQU  H'0006'
+CPR15            EQU  H'0007'
+
+SMT1CPR8         EQU  H'0000'
+SMT1CPR9         EQU  H'0001'
+SMT1CPR10        EQU  H'0002'
+SMT1CPR11        EQU  H'0003'
+SMT1CPR12        EQU  H'0004'
+SMT1CPR13        EQU  H'0005'
+SMT1CPR14        EQU  H'0006'
+SMT1CPR15        EQU  H'0007'
+
+
+
+;----- SMT1CPRU Bits -----------------------------------------------------
+CPR16            EQU  H'0000'
+CPR17            EQU  H'0001'
+CPR18            EQU  H'0002'
+CPR19            EQU  H'0003'
+CPR20            EQU  H'0004'
+CPR21            EQU  H'0005'
+CPR22            EQU  H'0006'
+CPR23            EQU  H'0007'
+
+SMT1CPR16        EQU  H'0000'
+SMT1CPR17        EQU  H'0001'
+SMT1CPR18        EQU  H'0002'
+SMT1CPR19        EQU  H'0003'
+SMT1CPR20        EQU  H'0004'
+SMT1CPR21        EQU  H'0005'
+SMT1CPR22        EQU  H'0006'
+SMT1CPR23        EQU  H'0007'
+
+
+
+;----- SMT1CPWL Bits -----------------------------------------------------
+CPW0             EQU  H'0000'
+CPW1             EQU  H'0001'
+CPW2             EQU  H'0002'
+CPW3             EQU  H'0003'
+CPW4             EQU  H'0004'
+CPW5             EQU  H'0005'
+CPW6             EQU  H'0006'
+CPW7             EQU  H'0007'
+
+
+SMT1CPW0         EQU  H'0000'
+SMT1CPW1         EQU  H'0001'
+SMT1CPW2         EQU  H'0002'
+SMT1CPW3         EQU  H'0003'
+SMT1CPW4         EQU  H'0004'
+SMT1CPW5         EQU  H'0005'
+SMT1CPW6         EQU  H'0006'
+SMT1CPW7         EQU  H'0007'
+
+
+;----- SMT1CPWH Bits -----------------------------------------------------
+CPW8             EQU  H'0000'
+CPW9             EQU  H'0001'
+CPW10            EQU  H'0002'
+CPW11            EQU  H'0003'
+CPW12            EQU  H'0004'
+CPW13            EQU  H'0005'
+CPW14            EQU  H'0006'
+CPW15            EQU  H'0007'
+
+
+SMT1CPW8         EQU  H'0000'
+SMT1CPW9         EQU  H'0001'
+SMT1CPW10        EQU  H'0002'
+SMT1CPW11        EQU  H'0003'
+SMT1CPW12        EQU  H'0004'
+SMT1CPW13        EQU  H'0005'
+SMT1CPW14        EQU  H'0006'
+SMT1CPW15        EQU  H'0007'
+
+
+;----- SMT1CPWU Bits -----------------------------------------------------
+CPW16            EQU  H'0000'
+CPW17            EQU  H'0001'
+CPW18            EQU  H'0002'
+CPW19            EQU  H'0003'
+CPW20            EQU  H'0004'
+CPW21            EQU  H'0005'
+CPW22            EQU  H'0006'
+CPW23            EQU  H'0007'
+
+
+SMT1CPW16        EQU  H'0000'
+SMT1CPW17        EQU  H'0001'
+SMT1CPW18        EQU  H'0002'
+SMT1CPW19        EQU  H'0003'
+SMT1CPW20        EQU  H'0004'
+SMT1CPW21        EQU  H'0005'
+SMT1CPW22        EQU  H'0006'
+SMT1CPW23        EQU  H'0007'
+
+
+;----- SMT1PRL Bits -----------------------------------------------------
+;PR0              EQU  H'0000'
+PR1              EQU  H'0001'
+;PR2              EQU  H'0002'
+PR3              EQU  H'0003'
+;PR4              EQU  H'0004'
+PR5              EQU  H'0005'
+;PR6              EQU  H'0006'
+PR7              EQU  H'0007'
+
+
+SMT1PR0          EQU  H'0000'
+SMT1PR1          EQU  H'0001'
+SMT1PR2          EQU  H'0002'
+SMT1PR3          EQU  H'0003'
+SMT1PR4          EQU  H'0004'
+SMT1PR5          EQU  H'0005'
+SMT1PR6          EQU  H'0006'
+SMT1PR7          EQU  H'0007'
+
+
+;----- SMT1PRH Bits -----------------------------------------------------
+PR8              EQU  H'0000'
+PR9              EQU  H'0001'
+PR10             EQU  H'0002'
+PR11             EQU  H'0003'
+PR12             EQU  H'0004'
+PR13             EQU  H'0005'
+PR14             EQU  H'0006'
+PR15             EQU  H'0007'
+
+
+SMT1PR8          EQU  H'0000'
+SMT1PR9          EQU  H'0001'
+SMT1PR10         EQU  H'0002'
+SMT1PR11         EQU  H'0003'
+SMT1PR12         EQU  H'0004'
+SMT1PR13         EQU  H'0005'
+SMT1PR14         EQU  H'0006'
+SMT1PR15         EQU  H'0007'
+
+
+;----- SMT1PRU Bits -----------------------------------------------------
+PR16             EQU  H'0000'
+PR17             EQU  H'0001'
+PR18             EQU  H'0002'
+PR19             EQU  H'0003'
+PR20             EQU  H'0004'
+PR21             EQU  H'0005'
+PR22             EQU  H'0006'
+PR23             EQU  H'0007'
+
+
+SMT1PR16         EQU  H'0000'
+SMT1PR17         EQU  H'0001'
+SMT1PR18         EQU  H'0002'
+SMT1PR19         EQU  H'0003'
+SMT1PR20         EQU  H'0004'
+SMT1PR21         EQU  H'0005'
+SMT1PR22         EQU  H'0006'
+SMT1PR23         EQU  H'0007'
+
+
+;----- SMT1CON0 Bits -----------------------------------------------------
+CPOL             EQU  H'0002'
+SPOL             EQU  H'0003'
+WPOL             EQU  H'0004'
+STP              EQU  H'0005'
+EN               EQU  H'0007'
+
+SMT1CPOL         EQU  H'0002'
+SMT1SPOL         EQU  H'0003'
+SMT1WOL          EQU  H'0004'
+SMT1STP          EQU  H'0005'
+SMT1EN           EQU  H'0007'
+
+PS0              EQU  H'0000'
+PS1              EQU  H'0001'
+
+SMT1PS0          EQU  H'0000'
+SMT1PS1          EQU  H'0001'
+
+
+;----- SMT1CON1 Bits -----------------------------------------------------
+REPEAT           EQU  H'0006'
+GO_SMT1CON1      EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+MODE3            EQU  H'0003'
+SMT1REPEAT       EQU  H'0006'
+SMT1GO           EQU  H'0007'
+
+
+
+;----- SMT1STAT Bits -----------------------------------------------------
+AS               EQU  H'0000'
+WS               EQU  H'0001'
+TS               EQU  H'0002'
+RST              EQU  H'0005'
+CPWUP            EQU  H'0006'
+CPRUP            EQU  H'0007'
+
+SMT1AS           EQU  H'0000'
+SMT1WS           EQU  H'0001'
+SMT1TS           EQU  H'0002'
+SMT1RESET        EQU  H'0005'
+SMT1CPWUP        EQU  H'0006'
+SMT1CPRUP        EQU  H'0007'
+
+SMT1RST          EQU  H'0005'
+
+
+;----- SMT1CLK Bits -----------------------------------------------------
+CSEL0            EQU  H'0000'
+CSEL1            EQU  H'0001'
+CSEL2            EQU  H'0002'
+
+
+SMT1CSEL0        EQU  H'0000'
+SMT1CSEL1        EQU  H'0001'
+SMT1CSEL2        EQU  H'0002'
+
+
+;----- SMT1SIG Bits -----------------------------------------------------
+SSEL0            EQU  H'0000'
+SSEL1            EQU  H'0001'
+SSEL2            EQU  H'0002'
+SSEL3            EQU  H'0003'
+SSEL4            EQU  H'0004'
+
+
+SMT1SSEL0        EQU  H'0000'
+SMT1SSEL1        EQU  H'0001'
+SMT1SSEL2        EQU  H'0002'
+SMT1SSEL3        EQU  H'0003'
+SMT1SSEL4        EQU  H'0004'
+
+
+;----- SMT1WIN Bits -----------------------------------------------------
+WSEL0            EQU  H'0000'
+WSEL1            EQU  H'0001'
+WSEL2            EQU  H'0002'
+WSEL3            EQU  H'0003'
+WSEL4            EQU  H'0004'
+
+
+SMT1WSEL0        EQU  H'0000'
+SMT1WSEL1        EQU  H'0001'
+SMT1WSEL2        EQU  H'0002'
+SMT1WSEL3        EQU  H'0003'
+SMT1WSEL4        EQU  H'0004'
+
+
+;----- NCO1ACCL Bits -----------------------------------------------------
+NCO1ACC0         EQU  H'0000'
+NCO1ACC1         EQU  H'0001'
+NCO1ACC2         EQU  H'0002'
+NCO1ACC3         EQU  H'0003'
+NCO1ACC4         EQU  H'0004'
+NCO1ACC5         EQU  H'0005'
+NCO1ACC6         EQU  H'0006'
+NCO1ACC7         EQU  H'0007'
+
+ACC0             EQU  H'0000'
+ACC1             EQU  H'0001'
+ACC2             EQU  H'0002'
+ACC3             EQU  H'0003'
+ACC4             EQU  H'0004'
+ACC5             EQU  H'0005'
+ACC6             EQU  H'0006'
+ACC7             EQU  H'0007'
+
+
+
+;----- NCO1ACCH Bits -----------------------------------------------------
+NCO1ACC8         EQU  H'0000'
+NCO1ACC9         EQU  H'0001'
+NCO1ACC10        EQU  H'0002'
+NCO1ACC11        EQU  H'0003'
+NCO1ACC12        EQU  H'0004'
+NCO1ACC13        EQU  H'0005'
+NCO1ACC14        EQU  H'0006'
+NCO1ACC15        EQU  H'0007'
+
+ACC8             EQU  H'0000'
+ACC9             EQU  H'0001'
+ACC10            EQU  H'0002'
+ACC11            EQU  H'0003'
+ACC12            EQU  H'0004'
+ACC13            EQU  H'0005'
+ACC14            EQU  H'0006'
+ACC15            EQU  H'0007'
+
+
+
+;----- NCO1ACCU Bits -----------------------------------------------------
+NCO1ACC16        EQU  H'0000'
+NCO1ACC17        EQU  H'0001'
+NCO1ACC18        EQU  H'0002'
+NCO1ACC19        EQU  H'0003'
+NCO1ACC20        EQU  H'0004'
+NCO1ACC21        EQU  H'0005'
+NCO1ACC22        EQU  H'0006'
+NCO1ACC23        EQU  H'0007'
+
+ACC16            EQU  H'0000'
+ACC17            EQU  H'0001'
+ACC18            EQU  H'0002'
+ACC19            EQU  H'0003'
+ACC20            EQU  H'0004'
+ACC21            EQU  H'0005'
+ACC22            EQU  H'0006'
+ACC23            EQU  H'0007'
+
+
+
+;----- NCO1INCL Bits -----------------------------------------------------
+NCO1INC0         EQU  H'0000'
+NCO1INC1         EQU  H'0001'
+NCO1INC2         EQU  H'0002'
+NCO1INC3         EQU  H'0003'
+NCO1INC4         EQU  H'0004'
+NCO1INC5         EQU  H'0005'
+NCO1INC6         EQU  H'0006'
+NCO1INC7         EQU  H'0007'
+
+INC0             EQU  H'0000'
+INC1             EQU  H'0001'
+INC2             EQU  H'0002'
+INC3             EQU  H'0003'
+INC4             EQU  H'0004'
+INC5             EQU  H'0005'
+INC6             EQU  H'0006'
+INC7             EQU  H'0007'
+
+
+
+;----- NCO1INCH Bits -----------------------------------------------------
+NCO1INC8         EQU  H'0000'
+NCO1INC9         EQU  H'0001'
+NCO1INC10        EQU  H'0002'
+NCO1INC11        EQU  H'0003'
+NCO1INC12        EQU  H'0004'
+NCO1INC13        EQU  H'0005'
+NCO1INC14        EQU  H'0006'
+NCO1INC15        EQU  H'0007'
+
+INC8             EQU  H'0000'
+INC9             EQU  H'0001'
+INC10            EQU  H'0002'
+INC11            EQU  H'0003'
+INC12            EQU  H'0004'
+INC13            EQU  H'0005'
+INC14            EQU  H'0006'
+INC15            EQU  H'0007'
+
+
+
+;----- NCO1INCU Bits -----------------------------------------------------
+NCO1INC16        EQU  H'0000'
+NCO1INC17        EQU  H'0001'
+NCO1INC18        EQU  H'0002'
+NCO1INC19        EQU  H'0003'
+NCO1INC20        EQU  H'0004'
+NCO1INC21        EQU  H'0005'
+NCO1INC22        EQU  H'0006'
+NCO1INC23        EQU  H'0007'
+
+INC16            EQU  H'0000'
+INC17            EQU  H'0001'
+INC18            EQU  H'0002'
+INC19            EQU  H'0003'
+INC20            EQU  H'0004'
+INC21            EQU  H'0005'
+INC22            EQU  H'0006'
+INC23            EQU  H'0007'
+
+
+
+;----- NCO1CON Bits -----------------------------------------------------
+PFM              EQU  H'0000'
+POL_NCO1CON      EQU  H'0004'
+OUT_NCO1CON      EQU  H'0005'
+EN               EQU  H'0007'
+
+NCO1PFM          EQU  H'0000'
+NCO1POL          EQU  H'0004'
+NCO1OUT          EQU  H'0005'
+NCO1EN           EQU  H'0007'
+
+
+;----- NCO1CLK Bits -----------------------------------------------------
+CKS0             EQU  H'0000'
+CKS1             EQU  H'0001'
+CKS2             EQU  H'0002'
+CKS3             EQU  H'0003'
+PWS0             EQU  H'0005'
+PWS1             EQU  H'0006'
+PWS2             EQU  H'0007'
+
+
+NCO1CKS0         EQU  H'0000'
+NCO1CKS1         EQU  H'0001'
+NCO1CKS2         EQU  H'0002'
+NCO1CKS3         EQU  H'0003'
+NCO1PWS0         EQU  H'0005'
+NCO1PWS1         EQU  H'0006'
+NCO1PWS2         EQU  H'0007'
+
+
+;----- CWG3CLK Bits -----------------------------------------------------
+CS_CWG3CLK       EQU  H'0000'
+
+CWG3CS           EQU  H'0000'
+
+
+;----- CWG3CLKCON Bits -----------------------------------------------------
+CS_CWG3CLKCON    EQU  H'0000'
+
+CWG3CS           EQU  H'0000'
+
+
+;----- CWG3ISM Bits -----------------------------------------------------
+CWG3ISM0         EQU  H'0000'
+CWG3ISM1         EQU  H'0001'
+CWG3ISM2         EQU  H'0002'
+CWG3ISM3         EQU  H'0003'
+
+
+;----- CWG3DBR Bits -----------------------------------------------------
+DBR0             EQU  H'0000'
+DBR1             EQU  H'0001'
+DBR2             EQU  H'0002'
+DBR3             EQU  H'0003'
+DBR4             EQU  H'0004'
+DBR5             EQU  H'0005'
+
+
+CWG3DBR0         EQU  H'0000'
+CWG3DBR1         EQU  H'0001'
+CWG3DBR2         EQU  H'0002'
+CWG3DBR3         EQU  H'0003'
+CWG3DBR4         EQU  H'0004'
+CWG3DBR5         EQU  H'0005'
+
+
+;----- CWG3DBF Bits -----------------------------------------------------
+DBF0             EQU  H'0000'
+DBF1             EQU  H'0001'
+DBF2             EQU  H'0002'
+DBF3             EQU  H'0003'
+DBF4             EQU  H'0004'
+DBF5             EQU  H'0005'
+
+
+CWG3DBF0         EQU  H'0000'
+CWG3DBF1         EQU  H'0001'
+CWG3DBF2         EQU  H'0002'
+CWG3DBF3         EQU  H'0003'
+CWG3DBF4         EQU  H'0004'
+CWG3DBF5         EQU  H'0005'
+
+
+;----- CWG3CON0 Bits -----------------------------------------------------
+LD               EQU  H'0006'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+G3EN             EQU  H'0007'
+
+CWG3LD           EQU  H'0006'
+CWG3EN           EQU  H'0007'
+
+CWG3MODE0        EQU  H'0000'
+CWG3MODE1        EQU  H'0001'
+CWG3MODE2        EQU  H'0002'
+
+
+;----- CWG3CON1 Bits -----------------------------------------------------
+POLA             EQU  H'0000'
+POLB             EQU  H'0001'
+POLC             EQU  H'0002'
+POLD             EQU  H'0003'
+IN               EQU  H'0005'
+
+CWG3POLA         EQU  H'0000'
+CWG3POLB         EQU  H'0001'
+CWG3POLC         EQU  H'0002'
+CWG3POLD         EQU  H'0003'
+CWG3IN           EQU  H'0005'
+
+
+;----- CWG3AS0 Bits -----------------------------------------------------
+REN              EQU  H'0006'
+SHUTDOWN         EQU  H'0007'
+
+LSAC0            EQU  H'0002'
+LSAC1            EQU  H'0003'
+LSBD0            EQU  H'0004'
+LSBD1            EQU  H'0005'
+
+CWG3REN          EQU  H'0006'
+CWG3SHUTDOWN     EQU  H'0007'
+
+CWG3LSAC0        EQU  H'0002'
+CWG3LSAC1        EQU  H'0003'
+CWG3LSBD0        EQU  H'0004'
+CWG3LSBD1        EQU  H'0005'
+
+
+;----- CWG3AS1 Bits -----------------------------------------------------
+AS0E             EQU  H'0000'
+AS1E             EQU  H'0001'
+AS2E             EQU  H'0002'
+AS3E             EQU  H'0003'
+AS4E             EQU  H'0004'
+AS5E             EQU  H'0005'
+AS6E             EQU  H'0006'
+
+
+;----- CWG3STR Bits -----------------------------------------------------
+STRA             EQU  H'0000'
+STRB             EQU  H'0001'
+STRC             EQU  H'0002'
+STRD             EQU  H'0003'
+OVRA             EQU  H'0004'
+OVRB             EQU  H'0005'
+OVRC             EQU  H'0006'
+OVRD             EQU  H'0007'
+
+CWG3STRA         EQU  H'0000'
+CWG3STRB         EQU  H'0001'
+CWG3STRC         EQU  H'0002'
+CWG3STRD         EQU  H'0003'
+CWG3OVRA         EQU  H'0004'
+CWG3OVRB         EQU  H'0005'
+CWG3OVRC         EQU  H'0006'
+CWG3OVRD         EQU  H'0007'
+
+
+;----- CWG2CLK Bits -----------------------------------------------------
+CS_CWG2CLK       EQU  H'0000'
+
+CWG2CS           EQU  H'0000'
+
+
+;----- CWG2CLKCON Bits -----------------------------------------------------
+CS_CWG2CLKCON    EQU  H'0000'
+
+CWG2CS           EQU  H'0000'
+
+
+;----- CWG2ISM Bits -----------------------------------------------------
+CWG2ISM0         EQU  H'0000'
+CWG2ISM1         EQU  H'0001'
+CWG2ISM2         EQU  H'0002'
+CWG2ISM3         EQU  H'0003'
+
+
+;----- CWG2DBR Bits -----------------------------------------------------
+DBR0             EQU  H'0000'
+DBR1             EQU  H'0001'
+DBR2             EQU  H'0002'
+DBR3             EQU  H'0003'
+DBR4             EQU  H'0004'
+DBR5             EQU  H'0005'
+
+
+CWG2DBR0         EQU  H'0000'
+CWG2DBR1         EQU  H'0001'
+CWG2DBR2         EQU  H'0002'
+CWG2DBR3         EQU  H'0003'
+CWG2DBR4         EQU  H'0004'
+CWG2DBR5         EQU  H'0005'
+
+
+;----- CWG2DBF Bits -----------------------------------------------------
+DBF0             EQU  H'0000'
+DBF1             EQU  H'0001'
+DBF2             EQU  H'0002'
+DBF3             EQU  H'0003'
+DBF4             EQU  H'0004'
+DBF5             EQU  H'0005'
+
+
+CWG2DBF0         EQU  H'0000'
+CWG2DBF1         EQU  H'0001'
+CWG2DBF2         EQU  H'0002'
+CWG2DBF3         EQU  H'0003'
+CWG2DBF4         EQU  H'0004'
+CWG2DBF5         EQU  H'0005'
+
+
+;----- CWG2CON0 Bits -----------------------------------------------------
+LD               EQU  H'0006'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+G2EN             EQU  H'0007'
+
+CWG2LD           EQU  H'0006'
+CWG2EN           EQU  H'0007'
+
+CWG2MODE0        EQU  H'0000'
+CWG2MODE1        EQU  H'0001'
+CWG2MODE2        EQU  H'0002'
+
+
+;----- CWG2CON1 Bits -----------------------------------------------------
+POLA             EQU  H'0000'
+POLB             EQU  H'0001'
+POLC             EQU  H'0002'
+POLD             EQU  H'0003'
+IN               EQU  H'0005'
+
+CWG2POLA         EQU  H'0000'
+CWG2POLB         EQU  H'0001'
+CWG2POLC         EQU  H'0002'
+CWG2POLD         EQU  H'0003'
+CWG2IN           EQU  H'0005'
+
+
+;----- CWG2AS0 Bits -----------------------------------------------------
+REN              EQU  H'0006'
+SHUTDOWN         EQU  H'0007'
+
+LSAC0            EQU  H'0002'
+LSAC1            EQU  H'0003'
+LSBD0            EQU  H'0004'
+LSBD1            EQU  H'0005'
+
+CWG2REN          EQU  H'0006'
+CWG2SHUTDOWN     EQU  H'0007'
+
+CWG2LSAC0        EQU  H'0002'
+CWG2LSAC1        EQU  H'0003'
+CWG2LSBD0        EQU  H'0004'
+CWG2LSBD1        EQU  H'0005'
+
+
+;----- CWG2AS1 Bits -----------------------------------------------------
+AS0E             EQU  H'0000'
+AS1E             EQU  H'0001'
+AS2E             EQU  H'0002'
+AS3E             EQU  H'0003'
+AS4E             EQU  H'0004'
+AS5E             EQU  H'0005'
+AS6E             EQU  H'0006'
+
+
+;----- CWG2STR Bits -----------------------------------------------------
+STRA             EQU  H'0000'
+STRB             EQU  H'0001'
+STRC             EQU  H'0002'
+STRD             EQU  H'0003'
+OVRA             EQU  H'0004'
+OVRB             EQU  H'0005'
+OVRC             EQU  H'0006'
+OVRD             EQU  H'0007'
+
+CWG2STRA         EQU  H'0000'
+CWG2STRB         EQU  H'0001'
+CWG2STRC         EQU  H'0002'
+CWG2STRD         EQU  H'0003'
+CWG2OVRA         EQU  H'0004'
+CWG2OVRB         EQU  H'0005'
+CWG2OVRC         EQU  H'0006'
+CWG2OVRD         EQU  H'0007'
+
+
+;----- CWG1CLK Bits -----------------------------------------------------
+CS_CWG1CLK       EQU  H'0000'
+
+CWG1CS           EQU  H'0000'
+
+
+;----- CWG1CLKCON Bits -----------------------------------------------------
+CS_CWG1CLKCON    EQU  H'0000'
+
+CWG1CS           EQU  H'0000'
+
+
+;----- CWG1ISM Bits -----------------------------------------------------
+CWG1ISM0         EQU  H'0000'
+CWG1ISM1         EQU  H'0001'
+CWG1ISM2         EQU  H'0002'
+CWG1ISM3         EQU  H'0003'
+
+
+;----- CWG1DBR Bits -----------------------------------------------------
+DBR0             EQU  H'0000'
+DBR1             EQU  H'0001'
+DBR2             EQU  H'0002'
+DBR3             EQU  H'0003'
+DBR4             EQU  H'0004'
+DBR5             EQU  H'0005'
+
+
+CWG1DBR0         EQU  H'0000'
+CWG1DBR1         EQU  H'0001'
+CWG1DBR2         EQU  H'0002'
+CWG1DBR3         EQU  H'0003'
+CWG1DBR4         EQU  H'0004'
+CWG1DBR5         EQU  H'0005'
+
+
+;----- CWG1DBF Bits -----------------------------------------------------
+DBF0             EQU  H'0000'
+DBF1             EQU  H'0001'
+DBF2             EQU  H'0002'
+DBF3             EQU  H'0003'
+DBF4             EQU  H'0004'
+DBF5             EQU  H'0005'
+
+
+CWG1DBF0         EQU  H'0000'
+CWG1DBF1         EQU  H'0001'
+CWG1DBF2         EQU  H'0002'
+CWG1DBF3         EQU  H'0003'
+CWG1DBF4         EQU  H'0004'
+CWG1DBF5         EQU  H'0005'
+
+
+;----- CWG1CON0 Bits -----------------------------------------------------
+LD               EQU  H'0006'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+G1EN             EQU  H'0007'
+
+CWG1LD           EQU  H'0006'
+CWG1EN           EQU  H'0007'
+
+CWG1MODE0        EQU  H'0000'
+CWG1MODE1        EQU  H'0001'
+CWG1MODE2        EQU  H'0002'
+
+
+;----- CWG1CON1 Bits -----------------------------------------------------
+POLA             EQU  H'0000'
+POLB             EQU  H'0001'
+POLC             EQU  H'0002'
+POLD             EQU  H'0003'
+IN               EQU  H'0005'
+
+CWG1POLA         EQU  H'0000'
+CWG1POLB         EQU  H'0001'
+CWG1POLC         EQU  H'0002'
+CWG1POLD         EQU  H'0003'
+CWG1IN           EQU  H'0005'
+
+
+;----- CWG1AS0 Bits -----------------------------------------------------
+REN              EQU  H'0006'
+SHUTDOWN         EQU  H'0007'
+
+LSAC0            EQU  H'0002'
+LSAC1            EQU  H'0003'
+LSBD0            EQU  H'0004'
+LSBD1            EQU  H'0005'
+
+CWG1REN          EQU  H'0006'
+CWG1SHUTDOWN     EQU  H'0007'
+
+CWG1LSAC0        EQU  H'0002'
+CWG1LSAC1        EQU  H'0003'
+CWG1LSBD0        EQU  H'0004'
+CWG1LSBD1        EQU  H'0005'
+
+
+;----- CWG1AS1 Bits -----------------------------------------------------
+AS0E             EQU  H'0000'
+AS1E             EQU  H'0001'
+AS2E             EQU  H'0002'
+AS3E             EQU  H'0003'
+AS4E             EQU  H'0004'
+AS5E             EQU  H'0005'
+AS6E             EQU  H'0006'
+
+
+;----- CWG1STR Bits -----------------------------------------------------
+STRA             EQU  H'0000'
+STRB             EQU  H'0001'
+STRC             EQU  H'0002'
+STRD             EQU  H'0003'
+OVRA             EQU  H'0004'
+OVRB             EQU  H'0005'
+OVRC             EQU  H'0006'
+OVRD             EQU  H'0007'
+
+CWG1STRA         EQU  H'0000'
+CWG1STRB         EQU  H'0001'
+CWG1STRC         EQU  H'0002'
+CWG1STRD         EQU  H'0003'
+CWG1OVRA         EQU  H'0004'
+CWG1OVRB         EQU  H'0005'
+CWG1OVRC         EQU  H'0006'
+CWG1OVRD         EQU  H'0007'
+
+
+;----- CCPTMRS0 Bits -----------------------------------------------------
+C1TSEL0          EQU  H'0000'
+C1TSEL1          EQU  H'0001'
+C2TSEL0          EQU  H'0002'
+C2TSEL1          EQU  H'0003'
+C3TSEL0          EQU  H'0004'
+C3TSEL1          EQU  H'0005'
+C4TSEL0          EQU  H'0006'
+C4TSEL1          EQU  H'0007'
+
+
+;----- CCPTMRS1 Bits -----------------------------------------------------
+P5TSEL0          EQU  H'0000'
+P5TSEL1          EQU  H'0001'
+P6TSEL0          EQU  H'0002'
+P6TSEL1          EQU  H'0003'
+P7TSEL0          EQU  H'0004'
+P7TSEL1          EQU  H'0005'
+P8TSEL0          EQU  H'0006'
+P8TSEL1          EQU  H'0007'
+
+
+;----- PWM8DCL Bits -----------------------------------------------------
+DC0              EQU  H'0006'
+DC1              EQU  H'0007'
+
+PWM8DC0          EQU  H'0006'
+PWM8DC1          EQU  H'0007'
+
+PWMPW0           EQU  H'0006'
+PWMPW1           EQU  H'0007'
+
+
+;----- PWM8DCH Bits -----------------------------------------------------
+DC2              EQU  H'0000'
+DC3              EQU  H'0001'
+DC4              EQU  H'0002'
+DC5              EQU  H'0003'
+DC6              EQU  H'0004'
+DC7              EQU  H'0005'
+DC8              EQU  H'0006'
+DC9              EQU  H'0007'
+
+PWM8DC2          EQU  H'0000'
+PWM8DC3          EQU  H'0001'
+PWM8DC4          EQU  H'0002'
+PWM8DC5          EQU  H'0003'
+PWM8DC6          EQU  H'0004'
+PWM8DC7          EQU  H'0005'
+PWM8DC8          EQU  H'0006'
+PWM8DC9          EQU  H'0007'
+
+PWMPW2           EQU  H'0000'
+PWMPW3           EQU  H'0001'
+PWMPW4           EQU  H'0002'
+PWMPW5           EQU  H'0003'
+PWMPW6           EQU  H'0004'
+PWMPW7           EQU  H'0005'
+PWMPW8           EQU  H'0006'
+PWMPW9           EQU  H'0007'
+
+
+;----- PWM8CON Bits -----------------------------------------------------
+POL_PWM8CON      EQU  H'0004'
+OUT_PWM8CON      EQU  H'0005'
+EN               EQU  H'0007'
+
+PWM8POL          EQU  H'0004'
+PWM8OUT          EQU  H'0005'
+PWM8EN           EQU  H'0007'
+
+
+;----- PWM7DCL Bits -----------------------------------------------------
+DC0              EQU  H'0006'
+DC1              EQU  H'0007'
+
+PWM7DC0          EQU  H'0006'
+PWM7DC1          EQU  H'0007'
+
+PWMPW0           EQU  H'0006'
+PWMPW1           EQU  H'0007'
+
+
+;----- PWM7DCH Bits -----------------------------------------------------
+DC2              EQU  H'0000'
+DC3              EQU  H'0001'
+DC4              EQU  H'0002'
+DC5              EQU  H'0003'
+DC6              EQU  H'0004'
+DC7              EQU  H'0005'
+DC8              EQU  H'0006'
+DC9              EQU  H'0007'
+
+PWM7DC2          EQU  H'0000'
+PWM7DC3          EQU  H'0001'
+PWM7DC4          EQU  H'0002'
+PWM7DC5          EQU  H'0003'
+PWM7DC6          EQU  H'0004'
+PWM7DC7          EQU  H'0005'
+PWM7DC8          EQU  H'0006'
+PWM7DC9          EQU  H'0007'
+
+PWMPW2           EQU  H'0000'
+PWMPW3           EQU  H'0001'
+PWMPW4           EQU  H'0002'
+PWMPW5           EQU  H'0003'
+PWMPW6           EQU  H'0004'
+PWMPW7           EQU  H'0005'
+PWMPW8           EQU  H'0006'
+PWMPW9           EQU  H'0007'
+
+
+;----- PWM7CON Bits -----------------------------------------------------
+POL_PWM7CON      EQU  H'0004'
+OUT_PWM7CON      EQU  H'0005'
+EN               EQU  H'0007'
+
+PWM7POL          EQU  H'0004'
+PWM7OUT          EQU  H'0005'
+PWM7EN           EQU  H'0007'
+
+
+;----- PWM6DCL Bits -----------------------------------------------------
+DC0              EQU  H'0006'
+DC1              EQU  H'0007'
+
+PWM6DC0          EQU  H'0006'
+PWM6DC1          EQU  H'0007'
+
+PWMPW0           EQU  H'0006'
+PWMPW1           EQU  H'0007'
+
+
+;----- PWM6DCH Bits -----------------------------------------------------
+DC2              EQU  H'0000'
+DC3              EQU  H'0001'
+DC4              EQU  H'0002'
+DC5              EQU  H'0003'
+DC6              EQU  H'0004'
+DC7              EQU  H'0005'
+DC8              EQU  H'0006'
+DC9              EQU  H'0007'
+
+PWM6DC2          EQU  H'0000'
+PWM6DC3          EQU  H'0001'
+PWM6DC4          EQU  H'0002'
+PWM6DC5          EQU  H'0003'
+PWM6DC6          EQU  H'0004'
+PWM6DC7          EQU  H'0005'
+PWM6DC8          EQU  H'0006'
+PWM6DC9          EQU  H'0007'
+
+PWMPW2           EQU  H'0000'
+PWMPW3           EQU  H'0001'
+PWMPW4           EQU  H'0002'
+PWMPW5           EQU  H'0003'
+PWMPW6           EQU  H'0004'
+PWMPW7           EQU  H'0005'
+PWMPW8           EQU  H'0006'
+PWMPW9           EQU  H'0007'
+
+
+;----- PWM6CON Bits -----------------------------------------------------
+POL_PWM6CON      EQU  H'0004'
+OUT_PWM6CON      EQU  H'0005'
+EN               EQU  H'0007'
+
+PWM6POL          EQU  H'0004'
+PWM6OUT          EQU  H'0005'
+PWM6EN           EQU  H'0007'
+
+
+;----- PWM5DCL Bits -----------------------------------------------------
+DC0              EQU  H'0006'
+DC1              EQU  H'0007'
+
+PWM5DC0          EQU  H'0006'
+PWM5DC1          EQU  H'0007'
+
+PWMPW0           EQU  H'0006'
+PWMPW1           EQU  H'0007'
+
+
+;----- PWM5DCH Bits -----------------------------------------------------
+DC2              EQU  H'0000'
+DC3              EQU  H'0001'
+DC4              EQU  H'0002'
+DC5              EQU  H'0003'
+DC6              EQU  H'0004'
+DC7              EQU  H'0005'
+DC8              EQU  H'0006'
+DC9              EQU  H'0007'
+
+PWM5DC2          EQU  H'0000'
+PWM5DC3          EQU  H'0001'
+PWM5DC4          EQU  H'0002'
+PWM5DC5          EQU  H'0003'
+PWM5DC6          EQU  H'0004'
+PWM5DC7          EQU  H'0005'
+PWM5DC8          EQU  H'0006'
+PWM5DC9          EQU  H'0007'
+
+PWMPW2           EQU  H'0000'
+PWMPW3           EQU  H'0001'
+PWMPW4           EQU  H'0002'
+PWMPW5           EQU  H'0003'
+PWMPW6           EQU  H'0004'
+PWMPW7           EQU  H'0005'
+PWMPW8           EQU  H'0006'
+PWMPW9           EQU  H'0007'
+
+
+;----- PWM5CON Bits -----------------------------------------------------
+POL_PWM5CON      EQU  H'0004'
+OUT_PWM5CON      EQU  H'0005'
+EN               EQU  H'0007'
+
+PWM5POL          EQU  H'0004'
+PWM5OUT          EQU  H'0005'
+PWM5EN           EQU  H'0007'
+
+
+;----- CCP4CON Bits -----------------------------------------------------
+FMT              EQU  H'0004'
+OUT_CCP4CON      EQU  H'0005'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+MODE3            EQU  H'0003'
+
+CCP4FMT          EQU  H'0004'
+CCP4OUT          EQU  H'0005'
+CCP4EN           EQU  H'0007'
+
+CCP4MODE0        EQU  H'0000'
+CCP4MODE1        EQU  H'0001'
+CCP4MODE2        EQU  H'0002'
+CCP4MODE3        EQU  H'0003'
+
+
+;----- CCP4CAP Bits -----------------------------------------------------
+CTS0             EQU  H'0000'
+CTS1             EQU  H'0001'
+CTS2             EQU  H'0002'
+CTS3             EQU  H'0003'
+
+
+CCP4CTS0         EQU  H'0000'
+CCP4CTS1         EQU  H'0001'
+CCP4CTS2         EQU  H'0002'
+CCP4CTS3         EQU  H'0003'
+
+
+;----- CCP3CON Bits -----------------------------------------------------
+FMT              EQU  H'0004'
+OUT_CCP3CON      EQU  H'0005'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+MODE3            EQU  H'0003'
+
+CCP3FMT          EQU  H'0004'
+CCP3OUT          EQU  H'0005'
+CCP3EN           EQU  H'0007'
+
+CCP3MODE0        EQU  H'0000'
+CCP3MODE1        EQU  H'0001'
+CCP3MODE2        EQU  H'0002'
+CCP3MODE3        EQU  H'0003'
+
+
+;----- CCP3CAP Bits -----------------------------------------------------
+CTS0             EQU  H'0000'
+CTS1             EQU  H'0001'
+CTS2             EQU  H'0002'
+CTS3             EQU  H'0003'
+
+
+CCP3CTS0         EQU  H'0000'
+CCP3CTS1         EQU  H'0001'
+CCP3CTS2         EQU  H'0002'
+CCP3CTS3         EQU  H'0003'
+
+
+;----- CCP2CON Bits -----------------------------------------------------
+FMT              EQU  H'0004'
+OUT_CCP2CON      EQU  H'0005'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+MODE3            EQU  H'0003'
+
+CCP2FMT          EQU  H'0004'
+CCP2OUT          EQU  H'0005'
+CCP2EN           EQU  H'0007'
+
+CCP2MODE0        EQU  H'0000'
+CCP2MODE1        EQU  H'0001'
+CCP2MODE2        EQU  H'0002'
+CCP2MODE3        EQU  H'0003'
+
+
+;----- CCP2CAP Bits -----------------------------------------------------
+CTS0             EQU  H'0000'
+CTS1             EQU  H'0001'
+CTS2             EQU  H'0002'
+CTS3             EQU  H'0003'
+
+
+CCP2CTS0         EQU  H'0000'
+CCP2CTS1         EQU  H'0001'
+CCP2CTS2         EQU  H'0002'
+CCP2CTS3         EQU  H'0003'
+
+
+;----- CCP1CON Bits -----------------------------------------------------
+FMT              EQU  H'0004'
+OUT_CCP1CON      EQU  H'0005'
+EN               EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+MODE3            EQU  H'0003'
+
+CCP1FMT          EQU  H'0004'
+CCP1OUT          EQU  H'0005'
+CCP1EN           EQU  H'0007'
+
+CCP1MODE0        EQU  H'0000'
+CCP1MODE1        EQU  H'0001'
+CCP1MODE2        EQU  H'0002'
+CCP1MODE3        EQU  H'0003'
+
+
+;----- CCP1CAP Bits -----------------------------------------------------
+CTS0             EQU  H'0000'
+CTS1             EQU  H'0001'
+CTS2             EQU  H'0002'
+CTS3             EQU  H'0003'
+
+
+CCP1CTS0         EQU  H'0000'
+CCP1CTS1         EQU  H'0001'
+CCP1CTS2         EQU  H'0002'
+CCP1CTS3         EQU  H'0003'
+
+
+;----- RXB0CON Bits -----------------------------------------------------
+FILHIT0          EQU  H'0000'
+JTOFF_FILHIT1    EQU  H'0001'
+RB0DBEN_FILHIT2  EQU  H'0002'
+RXRTRRO_FILHIT3  EQU  H'0003'
+FILHIT4          EQU  H'0004'
+RXM0_RTRRO       EQU  H'0005'
+RXM1             EQU  H'0006'
+RXFUL            EQU  H'0007'
+
+RTRRO            EQU  H'0005'
+
+FILHIT1          EQU  H'0001'
+FILHIT2          EQU  H'0002'
+FILHIT3          EQU  H'0003'
+RXM0             EQU  H'0005'
+
+JTOFF            EQU  H'0001'
+RB0DBEN          EQU  H'0002'
+RXRTRRO_RXB0CON  EQU  H'0003'
+
+
+;----- RXB0SIDH Bits -----------------------------------------------------
+SID3             EQU  H'0000'
+SID4             EQU  H'0001'
+SID5             EQU  H'0002'
+SID6             EQU  H'0003'
+SID7             EQU  H'0004'
+SID8             EQU  H'0005'
+SID9             EQU  H'0006'
+SID10            EQU  H'0007'
+
+EID21            EQU  H'0000'
+EID22            EQU  H'0001'
+EID23            EQU  H'0002'
+EID24            EQU  H'0003'
+EID25            EQU  H'0004'
+EID26            EQU  H'0005'
+EID27            EQU  H'0006'
+EID28            EQU  H'0007'
+
+
+
+;----- RXB0SIDL Bits -----------------------------------------------------
+EID16            EQU  H'0000'
+EID17            EQU  H'0001'
+EXID             EQU  H'0003'
+SRR              EQU  H'0004'
+SID0             EQU  H'0005'
+SID1             EQU  H'0006'
+SID2             EQU  H'0007'
+
+EID18            EQU  H'0005'
+EID19            EQU  H'0006'
+EID20            EQU  H'0007'
+
+
+
+;----- RXB0EIDH Bits -----------------------------------------------------
+EID8             EQU  H'0000'
+EID9             EQU  H'0001'
+EID10            EQU  H'0002'
+EID11            EQU  H'0003'
+EID12            EQU  H'0004'
+EID13            EQU  H'0005'
+EID14            EQU  H'0006'
+EID15            EQU  H'0007'
+
+
+
+;----- RXB0EIDL Bits -----------------------------------------------------
+EID0             EQU  H'0000'
+EID1             EQU  H'0001'
+EID2             EQU  H'0002'
+EID3             EQU  H'0003'
+EID4             EQU  H'0004'
+EID5             EQU  H'0005'
+EID6             EQU  H'0006'
+EID7             EQU  H'0007'
+
+
+
+;----- RXB0DLC Bits -----------------------------------------------------
+RXRTR            EQU  H'0006'
+
+DLC0             EQU  H'0000'
+DLC1             EQU  H'0001'
+DLC2             EQU  H'0002'
+DLC3             EQU  H'0003'
+RB0_RXB0DLC      EQU  H'0004'
+RB1_RXB0DLC      EQU  H'0005'
+
+RXB0DLC0         EQU  H'0000'
+RXB0DLC1         EQU  H'0001'
+RXB0DLC2         EQU  H'0002'
+RXB0DLC3         EQU  H'0003'
+RXB0RB0          EQU  H'0004'
+RXB0RB1          EQU  H'0005'
+RXB0RTR          EQU  H'0006'
+
+
+;----- RXB0D0 Bits -----------------------------------------------------
+RXB0D00          EQU  H'0000'
+RXB0D01          EQU  H'0001'
+RXB0D02          EQU  H'0002'
+RXB0D03          EQU  H'0003'
+RXB0D04          EQU  H'0004'
+RXB0D05          EQU  H'0005'
+RXB0D06          EQU  H'0006'
+RXB0D07          EQU  H'0007'
+
+
+;----- RXB0D1 Bits -----------------------------------------------------
+RXB0D10          EQU  H'0000'
+RXB0D11          EQU  H'0001'
+RXB0D12          EQU  H'0002'
+RXB0D13          EQU  H'0003'
+RXB0D14          EQU  H'0004'
+RXB0D15          EQU  H'0005'
+RXB0D16          EQU  H'0006'
+RXB0D17          EQU  H'0007'
+
+
+;----- RXB0D2 Bits -----------------------------------------------------
+RXB0D20          EQU  H'0000'
+RXB0D21          EQU  H'0001'
+RXB0D22          EQU  H'0002'
+RXB0D23          EQU  H'0003'
+RXB0D24          EQU  H'0004'
+RXB0D25          EQU  H'0005'
+RXB0D26          EQU  H'0006'
+RXB0D27          EQU  H'0007'
+
+
+;----- RXB0D3 Bits -----------------------------------------------------
+RXB0D30          EQU  H'0000'
+RXB0D31          EQU  H'0001'
+RXB0D32          EQU  H'0002'
+RXB0D33          EQU  H'0003'
+RXB0D34          EQU  H'0004'
+RXB0D35          EQU  H'0005'
+RXB0D36          EQU  H'0006'
+RXB0D37          EQU  H'0007'
+
+
+;----- RXB0D4 Bits -----------------------------------------------------
+RXB0D40          EQU  H'0000'
+RXB0D41          EQU  H'0001'
+RXB0D42          EQU  H'0002'
+RXB0D43          EQU  H'0003'
+RXB0D44          EQU  H'0004'
+RXB0D45          EQU  H'0005'
+RXB0D46          EQU  H'0006'
+RXB0D47          EQU  H'0007'
+
+
+;----- RXB0D5 Bits -----------------------------------------------------
+RXB0D50          EQU  H'0000'
+RXB0D51          EQU  H'0001'
+RXB0D52          EQU  H'0002'
+RXB0D53          EQU  H'0003'
+RXB0D54          EQU  H'0004'
+RXB0D55          EQU  H'0005'
+RXB0D56          EQU  H'0006'
+RXB0D57          EQU  H'0007'
+
+
+;----- RXB0D6 Bits -----------------------------------------------------
+RXB0D60          EQU  H'0000'
+RXB0D61          EQU  H'0001'
+RXB0D62          EQU  H'0002'
+RXB0D63          EQU  H'0003'
+RXB0D64          EQU  H'0004'
+RXB0D65          EQU  H'0005'
+RXB0D66          EQU  H'0006'
+RXB0D67          EQU  H'0007'
+
+
+;----- RXB0D7 Bits -----------------------------------------------------
+RXB0D70          EQU  H'0000'
+RXB0D71          EQU  H'0001'
+RXB0D72          EQU  H'0002'
+RXB0D73          EQU  H'0003'
+RXB0D74          EQU  H'0004'
+RXB0D75          EQU  H'0005'
+RXB0D76          EQU  H'0006'
+RXB0D77          EQU  H'0007'
+
+
+;----- CANSTAT Bits -----------------------------------------------------
+EICODE0          EQU  H'0000'
+EICODE1_ICODE0   EQU  H'0001'
+EICODE2_ICODE1   EQU  H'0002'
+EICODE3_ICODE2   EQU  H'0003'
+EICODE4          EQU  H'0004'
+
+
+EICODE1          EQU  H'0001'
+EICODE2          EQU  H'0002'
+EICODE3          EQU  H'0003'
+OPMODE0          EQU  H'0005'
+OPMODE1          EQU  H'0006'
+OPMODE2          EQU  H'0007'
+
+
+ICODE0           EQU  H'0001'
+ICODE1           EQU  H'0002'
+ICODE2           EQU  H'0003'
+
+
+;----- CANCON Bits -----------------------------------------------------
+FP0              EQU  H'0000'
+WIN0_FP1         EQU  H'0001'
+WIN1_FP2         EQU  H'0002'
+WIN2_FP3         EQU  H'0003'
+ABAT             EQU  H'0004'
+
+
+WIN0             EQU  H'0001'
+WIN1             EQU  H'0002'
+WIN2             EQU  H'0003'
+REQOP0           EQU  H'0005'
+REQOP1           EQU  H'0006'
+REQOP2           EQU  H'0007'
+
+
+FP1              EQU  H'0001'
+FP2              EQU  H'0002'
+FP3              EQU  H'0003'
+
+
+;----- COMSTAT Bits -----------------------------------------------------
+EWARN            EQU  H'0000'
+RXWARN           EQU  H'0001'
+TXWARN           EQU  H'0002'
+RXBP             EQU  H'0003'
+TXBP             EQU  H'0004'
+TXBO             EQU  H'0005'
+RXB1OVFL         EQU  H'0006'
+RXB0OVFL         EQU  H'0007'
+
+NOT_FIFOEMPTY    EQU  H'0007'
+
+RXBNOVFL         EQU  H'0006'
+FIFOEMPTY        EQU  H'0007'
+
+
+;----- ECANCON Bits -----------------------------------------------------
+FIFOWM           EQU  H'0005'
+
+EWIN0            EQU  H'0000'
+EWIN1            EQU  H'0001'
+EWIN2            EQU  H'0002'
+EWIN3            EQU  H'0003'
+EWIN4            EQU  H'0004'
+MDSEL0           EQU  H'0006'
+MDSEL1           EQU  H'0007'
+
+
+;----- T6CON Bits -----------------------------------------------------
+ON_T6CON         EQU  H'0007'
+
+T6ON             EQU  H'0007'
+
+T6OUTPS0         EQU  H'0000'
+T6OUTPS1         EQU  H'0001'
+T6OUTPS2         EQU  H'0002'
+T6OUTPS3         EQU  H'0003'
+T6CKPS0          EQU  H'0004'
+T6CKPS1          EQU  H'0005'
+T6CKPS2          EQU  H'0006'
+
+OUTPS0           EQU  H'0000'
+OUTPS1           EQU  H'0001'
+OUTPS2           EQU  H'0002'
+OUTPS3           EQU  H'0003'
+CKPS0_T6CON      EQU  H'0004'
+CKPS1_T6CON      EQU  H'0005'
+CKPS2_T6CON      EQU  H'0006'
+TMR6ON           EQU  H'0007'
+
+
+;----- T6HLT Bits -----------------------------------------------------
+CKSYNC           EQU  H'0005'
+CKPOL            EQU  H'0006'
+PSYNC            EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+MODE3            EQU  H'0003'
+MODE4            EQU  H'0004'
+
+T6CKSYNC         EQU  H'0005'
+T6CKPOL          EQU  H'0006'
+T6PSYNC          EQU  H'0007'
+
+T6MODE0          EQU  H'0000'
+T6MODE1          EQU  H'0001'
+T6MODE2          EQU  H'0002'
+T6MODE3          EQU  H'0003'
+T6MODE4          EQU  H'0004'
+
+
+;----- T6CLK Bits -----------------------------------------------------
+CS0_T6CLK        EQU  H'0000'
+CS1_T6CLK        EQU  H'0001'
+CS2_T6CLK        EQU  H'0002'
+CS3              EQU  H'0003'
+
+
+T6CS0            EQU  H'0000'
+T6CS1            EQU  H'0001'
+T6CS2            EQU  H'0002'
+T6CS3            EQU  H'0003'
+
+
+;----- T6CLKCON Bits -----------------------------------------------------
+CS0_T6CLKCON     EQU  H'0000'
+CS1_T6CLKCON     EQU  H'0001'
+CS2_T6CLKCON     EQU  H'0002'
+CS3              EQU  H'0003'
+
+
+T6CS0            EQU  H'0000'
+T6CS1            EQU  H'0001'
+T6CS2            EQU  H'0002'
+T6CS3            EQU  H'0003'
+
+
+;----- T6RST Bits -----------------------------------------------------
+RSEL0            EQU  H'0000'
+RSEL1            EQU  H'0001'
+RSEL2            EQU  H'0002'
+RSEL3            EQU  H'0003'
+RSEL4            EQU  H'0004'
+
+
+T6RSEL0          EQU  H'0000'
+T6RSEL1          EQU  H'0001'
+T6RSEL2          EQU  H'0002'
+T6RSEL3          EQU  H'0003'
+T6RSEL4          EQU  H'0004'
+
+
+;----- TMR5L Bits -----------------------------------------------------
+TMR5L0           EQU  H'0000'
+TMR5L1           EQU  H'0001'
+TMR5L2           EQU  H'0002'
+TMR5L3           EQU  H'0003'
+TMR5L4           EQU  H'0004'
+TMR5L5           EQU  H'0005'
+TMR5L6           EQU  H'0006'
+TMR5L7           EQU  H'0007'
+
+
+;----- TMR5H Bits -----------------------------------------------------
+TMR5H0           EQU  H'0000'
+TMR5H1           EQU  H'0001'
+TMR5H2           EQU  H'0002'
+TMR5H3           EQU  H'0003'
+TMR5H4           EQU  H'0004'
+TMR5H5           EQU  H'0005'
+TMR5H6           EQU  H'0006'
+TMR5H7           EQU  H'0007'
+
+
+;----- T5CON Bits -----------------------------------------------------
+ON_T5CON         EQU  H'0000'
+RD16             EQU  H'0001'
+NOT_SYNC         EQU  H'0002'
+
+TMR5ON           EQU  H'0000'
+T5RD16           EQU  H'0001'
+NOT_T5SYNC       EQU  H'0002'
+T5CKPS0          EQU  H'0004'
+T5CKPS1          EQU  H'0005'
+
+CKPS0_T5CON      EQU  H'0004'
+CKPS1_T5CON      EQU  H'0005'
+
+
+;----- TMR5CON Bits -----------------------------------------------------
+ON_TMR5CON       EQU  H'0000'
+RD16             EQU  H'0001'
+NOT_SYNC         EQU  H'0002'
+
+TMR5ON           EQU  H'0000'
+T5RD16           EQU  H'0001'
+NOT_T5SYNC       EQU  H'0002'
+T5CKPS0          EQU  H'0004'
+T5CKPS1          EQU  H'0005'
+
+CKPS0_TMR5CON    EQU  H'0004'
+CKPS1_TMR5CON    EQU  H'0005'
+
+
+;----- T5GCON Bits -----------------------------------------------------
+GVAL             EQU  H'0002'
+GGO              EQU  H'0003'
+GSPM             EQU  H'0004'
+GTM              EQU  H'0005'
+GPOL_T5GCON      EQU  H'0006'
+GE               EQU  H'0007'
+
+T5GVAL           EQU  H'0002'
+T5GGO            EQU  H'0003'
+T5GSPM           EQU  H'0004'
+T5GTM            EQU  H'0005'
+T5GPOL           EQU  H'0006'
+T5GE             EQU  H'0007'
+
+NOT_DONE         EQU  H'0003'
+
+NOT_T5DONE       EQU  H'0003'
+
+
+;----- TMR5GCON Bits -----------------------------------------------------
+GVAL             EQU  H'0002'
+GGO              EQU  H'0003'
+GSPM             EQU  H'0004'
+GTM              EQU  H'0005'
+GPOL_TMR5GCON    EQU  H'0006'
+GE               EQU  H'0007'
+
+T5GVAL           EQU  H'0002'
+T5GGO            EQU  H'0003'
+T5GSPM           EQU  H'0004'
+T5GTM            EQU  H'0005'
+T5GPOL           EQU  H'0006'
+T5GE             EQU  H'0007'
+
+NOT_DONE         EQU  H'0003'
+
+NOT_T5DONE       EQU  H'0003'
+
+
+;----- T5GATE Bits -----------------------------------------------------
+GSS0             EQU  H'0000'
+GSS1             EQU  H'0001'
+GSS2             EQU  H'0002'
+GSS3             EQU  H'0003'
+GSS4             EQU  H'0004'
+
+T5GSS0           EQU  H'0000'
+T5GSS1           EQU  H'0001'
+T5GSS2           EQU  H'0002'
+T5GSS3           EQU  H'0003'
+T5GSS4           EQU  H'0004'
+
+
+;----- TMR5GATE Bits -----------------------------------------------------
+GSS0             EQU  H'0000'
+GSS1             EQU  H'0001'
+GSS2             EQU  H'0002'
+GSS3             EQU  H'0003'
+GSS4             EQU  H'0004'
+
+T5GSS0           EQU  H'0000'
+T5GSS1           EQU  H'0001'
+T5GSS2           EQU  H'0002'
+T5GSS3           EQU  H'0003'
+T5GSS4           EQU  H'0004'
+
+
+;----- T5CLK Bits -----------------------------------------------------
+T5CS0            EQU  H'0000'
+T5CS1            EQU  H'0001'
+T5CS2            EQU  H'0002'
+T5CS3            EQU  H'0003'
+T5CS4            EQU  H'0004'
+
+CS0_T5CLK        EQU  H'0000'
+CS1_T5CLK        EQU  H'0001'
+CS2_T5CLK        EQU  H'0002'
+CS3              EQU  H'0003'
+CS4              EQU  H'0004'
+
+
+;----- TMR5CLK Bits -----------------------------------------------------
+T5CS0            EQU  H'0000'
+T5CS1            EQU  H'0001'
+T5CS2            EQU  H'0002'
+T5CS3            EQU  H'0003'
+T5CS4            EQU  H'0004'
+
+CS0_TMR5CLK      EQU  H'0000'
+CS1_TMR5CLK      EQU  H'0001'
+CS2_TMR5CLK      EQU  H'0002'
+CS3              EQU  H'0003'
+CS4              EQU  H'0004'
+
+
+;----- T4CON Bits -----------------------------------------------------
+ON_T4CON         EQU  H'0007'
+
+T4ON             EQU  H'0007'
+
+T4OUTPS0         EQU  H'0000'
+T4OUTPS1         EQU  H'0001'
+T4OUTPS2         EQU  H'0002'
+T4OUTPS3         EQU  H'0003'
+T4CKPS0          EQU  H'0004'
+T4CKPS1          EQU  H'0005'
+T4CKPS2          EQU  H'0006'
+
+OUTPS0           EQU  H'0000'
+OUTPS1           EQU  H'0001'
+OUTPS2           EQU  H'0002'
+OUTPS3           EQU  H'0003'
+CKPS0_T4CON      EQU  H'0004'
+CKPS1_T4CON      EQU  H'0005'
+CKPS2_T4CON      EQU  H'0006'
+TMR4ON           EQU  H'0007'
+
+
+;----- T4HLT Bits -----------------------------------------------------
+CKSYNC           EQU  H'0005'
+CKPOL            EQU  H'0006'
+PSYNC            EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+MODE3            EQU  H'0003'
+MODE4            EQU  H'0004'
+
+T4CKSYNC         EQU  H'0005'
+T4CKPOL          EQU  H'0006'
+T4PSYNC          EQU  H'0007'
+
+T4MODE0          EQU  H'0000'
+T4MODE1          EQU  H'0001'
+T4MODE2          EQU  H'0002'
+T4MODE3          EQU  H'0003'
+T4MODE4          EQU  H'0004'
+
+
+;----- T4CLK Bits -----------------------------------------------------
+CS0_T4CLK        EQU  H'0000'
+CS1_T4CLK        EQU  H'0001'
+CS2_T4CLK        EQU  H'0002'
+CS3              EQU  H'0003'
+
+
+T4CS0            EQU  H'0000'
+T4CS1            EQU  H'0001'
+T4CS2            EQU  H'0002'
+T4CS3            EQU  H'0003'
+
+
+;----- T4CLKCON Bits -----------------------------------------------------
+CS0_T4CLKCON     EQU  H'0000'
+CS1_T4CLKCON     EQU  H'0001'
+CS2_T4CLKCON     EQU  H'0002'
+CS3              EQU  H'0003'
+
+
+T4CS0            EQU  H'0000'
+T4CS1            EQU  H'0001'
+T4CS2            EQU  H'0002'
+T4CS3            EQU  H'0003'
+
+
+;----- T4RST Bits -----------------------------------------------------
+RSEL0            EQU  H'0000'
+RSEL1            EQU  H'0001'
+RSEL2            EQU  H'0002'
+RSEL3            EQU  H'0003'
+RSEL4            EQU  H'0004'
+
+
+T4RSEL0          EQU  H'0000'
+T4RSEL1          EQU  H'0001'
+T4RSEL2          EQU  H'0002'
+T4RSEL3          EQU  H'0003'
+T4RSEL4          EQU  H'0004'
+
+
+;----- TMR3L Bits -----------------------------------------------------
+TMR3L0           EQU  H'0000'
+TMR3L1           EQU  H'0001'
+TMR3L2           EQU  H'0002'
+TMR3L3           EQU  H'0003'
+TMR3L4           EQU  H'0004'
+TMR3L5           EQU  H'0005'
+TMR3L6           EQU  H'0006'
+TMR3L7           EQU  H'0007'
+
+
+;----- TMR3H Bits -----------------------------------------------------
+TMR3H0           EQU  H'0000'
+TMR3H1           EQU  H'0001'
+TMR3H2           EQU  H'0002'
+TMR3H3           EQU  H'0003'
+TMR3H4           EQU  H'0004'
+TMR3H5           EQU  H'0005'
+TMR3H6           EQU  H'0006'
+TMR3H7           EQU  H'0007'
+
+
+;----- T3CON Bits -----------------------------------------------------
+ON_T3CON         EQU  H'0000'
+RD16             EQU  H'0001'
+NOT_SYNC         EQU  H'0002'
+
+TMR3ON           EQU  H'0000'
+T3RD16           EQU  H'0001'
+NOT_T3SYNC       EQU  H'0002'
+T3CKPS0          EQU  H'0004'
+T3CKPS1          EQU  H'0005'
+
+CKPS0_T3CON      EQU  H'0004'
+CKPS1_T3CON      EQU  H'0005'
+
+
+;----- TMR3CON Bits -----------------------------------------------------
+ON_TMR3CON       EQU  H'0000'
+RD16             EQU  H'0001'
+NOT_SYNC         EQU  H'0002'
+
+TMR3ON           EQU  H'0000'
+T3RD16           EQU  H'0001'
+NOT_T3SYNC       EQU  H'0002'
+T3CKPS0          EQU  H'0004'
+T3CKPS1          EQU  H'0005'
+
+CKPS0_TMR3CON    EQU  H'0004'
+CKPS1_TMR3CON    EQU  H'0005'
+
+
+;----- T3GCON Bits -----------------------------------------------------
+GVAL             EQU  H'0002'
+GGO              EQU  H'0003'
+GSPM             EQU  H'0004'
+GTM              EQU  H'0005'
+GPOL_T3GCON      EQU  H'0006'
+GE               EQU  H'0007'
+
+T3GVAL           EQU  H'0002'
+T3GGO            EQU  H'0003'
+T3GSPM           EQU  H'0004'
+T3GTM            EQU  H'0005'
+T3GPOL           EQU  H'0006'
+T3GE             EQU  H'0007'
+
+NOT_DONE         EQU  H'0003'
+
+NOT_T3DONE       EQU  H'0003'
+
+
+;----- TMR3GCON Bits -----------------------------------------------------
+GVAL             EQU  H'0002'
+GGO              EQU  H'0003'
+GSPM             EQU  H'0004'
+GTM              EQU  H'0005'
+GPOL_TMR3GCON    EQU  H'0006'
+GE               EQU  H'0007'
+
+T3GVAL           EQU  H'0002'
+T3GGO            EQU  H'0003'
+T3GSPM           EQU  H'0004'
+T3GTM            EQU  H'0005'
+T3GPOL           EQU  H'0006'
+T3GE             EQU  H'0007'
+
+NOT_DONE         EQU  H'0003'
+
+NOT_T3DONE       EQU  H'0003'
+
+
+;----- T3GATE Bits -----------------------------------------------------
+GSS0             EQU  H'0000'
+GSS1             EQU  H'0001'
+GSS2             EQU  H'0002'
+GSS3             EQU  H'0003'
+GSS4             EQU  H'0004'
+
+T3GSS0           EQU  H'0000'
+T3GSS1           EQU  H'0001'
+T3GSS2           EQU  H'0002'
+T3GSS3           EQU  H'0003'
+T3GSS4           EQU  H'0004'
+
+
+;----- TMR3GATE Bits -----------------------------------------------------
+GSS0             EQU  H'0000'
+GSS1             EQU  H'0001'
+GSS2             EQU  H'0002'
+GSS3             EQU  H'0003'
+GSS4             EQU  H'0004'
+
+T3GSS0           EQU  H'0000'
+T3GSS1           EQU  H'0001'
+T3GSS2           EQU  H'0002'
+T3GSS3           EQU  H'0003'
+T3GSS4           EQU  H'0004'
+
+
+;----- T3CLK Bits -----------------------------------------------------
+T3CS0            EQU  H'0000'
+T3CS1            EQU  H'0001'
+T3CS2            EQU  H'0002'
+T3CS3            EQU  H'0003'
+T3CS4            EQU  H'0004'
+
+CS0_T3CLK        EQU  H'0000'
+CS1_T3CLK        EQU  H'0001'
+CS2_T3CLK        EQU  H'0002'
+CS3              EQU  H'0003'
+CS4              EQU  H'0004'
+
+
+;----- TMR3CLK Bits -----------------------------------------------------
+T3CS0            EQU  H'0000'
+T3CS1            EQU  H'0001'
+T3CS2            EQU  H'0002'
+T3CS3            EQU  H'0003'
+T3CS4            EQU  H'0004'
+
+CS0_TMR3CLK      EQU  H'0000'
+CS1_TMR3CLK      EQU  H'0001'
+CS2_TMR3CLK      EQU  H'0002'
+CS3              EQU  H'0003'
+CS4              EQU  H'0004'
+
+
+;----- T2CON Bits -----------------------------------------------------
+ON_T2CON         EQU  H'0007'
+
+T2ON             EQU  H'0007'
+
+T2OUTPS0         EQU  H'0000'
+T2OUTPS1         EQU  H'0001'
+T2OUTPS2         EQU  H'0002'
+T2OUTPS3         EQU  H'0003'
+T2CKPS0          EQU  H'0004'
+T2CKPS1          EQU  H'0005'
+T2CKPS2          EQU  H'0006'
+
+OUTPS0           EQU  H'0000'
+OUTPS1           EQU  H'0001'
+OUTPS2           EQU  H'0002'
+OUTPS3           EQU  H'0003'
+CKPS0_T2CON      EQU  H'0004'
+CKPS1_T2CON      EQU  H'0005'
+CKPS2_T2CON      EQU  H'0006'
+TMR2ON           EQU  H'0007'
+
+
+;----- T2HLT Bits -----------------------------------------------------
+CKSYNC           EQU  H'0005'
+CKPOL            EQU  H'0006'
+PSYNC            EQU  H'0007'
+
+MODE0            EQU  H'0000'
+MODE1            EQU  H'0001'
+MODE2            EQU  H'0002'
+MODE3            EQU  H'0003'
+MODE4            EQU  H'0004'
+
+T2CKSYNC         EQU  H'0005'
+T2CKPOL          EQU  H'0006'
+T2PSYNC          EQU  H'0007'
+
+T2MODE0          EQU  H'0000'
+T2MODE1          EQU  H'0001'
+T2MODE2          EQU  H'0002'
+T2MODE3          EQU  H'0003'
+T2MODE4          EQU  H'0004'
+
+
+;----- T2CLK Bits -----------------------------------------------------
+CS0_T2CLK        EQU  H'0000'
+CS1_T2CLK        EQU  H'0001'
+CS2_T2CLK        EQU  H'0002'
+CS3              EQU  H'0003'
+
+
+T2CS0            EQU  H'0000'
+T2CS1            EQU  H'0001'
+T2CS2            EQU  H'0002'
+T2CS3            EQU  H'0003'
+
+
+;----- T2CLKCON Bits -----------------------------------------------------
+CS0_T2CLKCON     EQU  H'0000'
+CS1_T2CLKCON     EQU  H'0001'
+CS2_T2CLKCON     EQU  H'0002'
+CS3              EQU  H'0003'
+
+
+T2CS0            EQU  H'0000'
+T2CS1            EQU  H'0001'
+T2CS2            EQU  H'0002'
+T2CS3            EQU  H'0003'
+
+
+;----- T2RST Bits -----------------------------------------------------
+RSEL0            EQU  H'0000'
+RSEL1            EQU  H'0001'
+RSEL2            EQU  H'0002'
+RSEL3            EQU  H'0003'
+RSEL4            EQU  H'0004'
+
+
+T2RSEL0          EQU  H'0000'
+T2RSEL1          EQU  H'0001'
+T2RSEL2          EQU  H'0002'
+T2RSEL3          EQU  H'0003'
+T2RSEL4          EQU  H'0004'
+
+
+;----- TMR1L Bits -----------------------------------------------------
+TMR1L0           EQU  H'0000'
+TMR1L1           EQU  H'0001'
+TMR1L2           EQU  H'0002'
+TMR1L3           EQU  H'0003'
+TMR1L4           EQU  H'0004'
+TMR1L5           EQU  H'0005'
+TMR1L6           EQU  H'0006'
+TMR1L7           EQU  H'0007'
+
+
+;----- TMR1H Bits -----------------------------------------------------
+TMR1H0           EQU  H'0000'
+TMR1H1           EQU  H'0001'
+TMR1H2           EQU  H'0002'
+TMR1H3           EQU  H'0003'
+TMR1H4           EQU  H'0004'
+TMR1H5           EQU  H'0005'
+TMR1H6           EQU  H'0006'
+TMR1H7           EQU  H'0007'
+
+
+;----- T1CON Bits -----------------------------------------------------
+ON_T1CON         EQU  H'0000'
+RD16             EQU  H'0001'
+NOT_SYNC         EQU  H'0002'
+
+TMR1ON           EQU  H'0000'
+T1RD16           EQU  H'0001'
+NOT_T1SYNC       EQU  H'0002'
+T1CKPS0          EQU  H'0004'
+T1CKPS1          EQU  H'0005'
+
+CKPS0_T1CON      EQU  H'0004'
+CKPS1_T1CON      EQU  H'0005'
+
+
+;----- TMR1CON Bits -----------------------------------------------------
+ON_TMR1CON       EQU  H'0000'
+RD16             EQU  H'0001'
+NOT_SYNC         EQU  H'0002'
+
+TMR1ON           EQU  H'0000'
+T1RD16           EQU  H'0001'
+NOT_T1SYNC       EQU  H'0002'
+T1CKPS0          EQU  H'0004'
+T1CKPS1          EQU  H'0005'
+
+CKPS0_TMR1CON    EQU  H'0004'
+CKPS1_TMR1CON    EQU  H'0005'
+
+
+;----- T1GCON Bits -----------------------------------------------------
+GVAL             EQU  H'0002'
+GGO              EQU  H'0003'
+GSPM             EQU  H'0004'
+GTM              EQU  H'0005'
+GPOL_T1GCON      EQU  H'0006'
+GE               EQU  H'0007'
+
+T1GVAL           EQU  H'0002'
+T1GGO            EQU  H'0003'
+T1GSPM           EQU  H'0004'
+T1GTM            EQU  H'0005'
+T1GPOL           EQU  H'0006'
+T1GE             EQU  H'0007'
+
+NOT_DONE         EQU  H'0003'
+
+NOT_T1DONE       EQU  H'0003'
+
+
+;----- TMR1GCON Bits -----------------------------------------------------
+GVAL             EQU  H'0002'
+GGO              EQU  H'0003'
+GSPM             EQU  H'0004'
+GTM              EQU  H'0005'
+GPOL_TMR1GCON    EQU  H'0006'
+GE               EQU  H'0007'
+
+T1GVAL           EQU  H'0002'
+T1GGO            EQU  H'0003'
+T1GSPM           EQU  H'0004'
+T1GTM            EQU  H'0005'
+T1GPOL           EQU  H'0006'
+T1GE             EQU  H'0007'
+
+NOT_DONE         EQU  H'0003'
+
+NOT_T1DONE       EQU  H'0003'
+
+
+;----- T1GATE Bits -----------------------------------------------------
+GSS0             EQU  H'0000'
+GSS1             EQU  H'0001'
+GSS2             EQU  H'0002'
+GSS3             EQU  H'0003'
+GSS4             EQU  H'0004'
+
+T1GSS0           EQU  H'0000'
+T1GSS1           EQU  H'0001'
+T1GSS2           EQU  H'0002'
+T1GSS3           EQU  H'0003'
+T1GSS4           EQU  H'0004'
+
+
+;----- TMR1GATE Bits -----------------------------------------------------
+GSS0             EQU  H'0000'
+GSS1             EQU  H'0001'
+GSS2             EQU  H'0002'
+GSS3             EQU  H'0003'
+GSS4             EQU  H'0004'
+
+T1GSS0           EQU  H'0000'
+T1GSS1           EQU  H'0001'
+T1GSS2           EQU  H'0002'
+T1GSS3           EQU  H'0003'
+T1GSS4           EQU  H'0004'
+
+
+;----- T1CLK Bits -----------------------------------------------------
+T1CS0            EQU  H'0000'
+T1CS1            EQU  H'0001'
+T1CS2            EQU  H'0002'
+T1CS3            EQU  H'0003'
+T1CS4            EQU  H'0004'
+
+CS0_T1CLK        EQU  H'0000'
+CS1_T1CLK        EQU  H'0001'
+CS2_T1CLK        EQU  H'0002'
+CS3              EQU  H'0003'
+CS4              EQU  H'0004'
+
+
+;----- TMR1CLK Bits -----------------------------------------------------
+T1CS0            EQU  H'0000'
+T1CS1            EQU  H'0001'
+T1CS2            EQU  H'0002'
+T1CS3            EQU  H'0003'
+T1CS4            EQU  H'0004'
+
+CS0_TMR1CLK      EQU  H'0000'
+CS1_TMR1CLK      EQU  H'0001'
+CS2_TMR1CLK      EQU  H'0002'
+CS3              EQU  H'0003'
+CS4              EQU  H'0004'
+
+
+;----- TMR0 Bits -----------------------------------------------------
+TMR0L0           EQU  H'0000'
+TMR0L1           EQU  H'0001'
+TMR0L2           EQU  H'0002'
+TMR0L3           EQU  H'0003'
+TMR0L4           EQU  H'0004'
+TMR0L5           EQU  H'0005'
+TMR0L6           EQU  H'0006'
+TMR0L7           EQU  H'0007'
+
+
+;----- TMR0L Bits -----------------------------------------------------
+TMR0L0           EQU  H'0000'
+TMR0L1           EQU  H'0001'
+TMR0L2           EQU  H'0002'
+TMR0L3           EQU  H'0003'
+TMR0L4           EQU  H'0004'
+TMR0L5           EQU  H'0005'
+TMR0L6           EQU  H'0006'
+TMR0L7           EQU  H'0007'
+
+
+;----- PR0 Bits -----------------------------------------------------
+TMR0H0           EQU  H'0000'
+TMR0H1           EQU  H'0001'
+TMR0H2           EQU  H'0002'
+TMR0H3           EQU  H'0003'
+TMR0H4           EQU  H'0004'
+TMR0H5           EQU  H'0005'
+TMR0H6           EQU  H'0006'
+TMR0H7           EQU  H'0007'
+
+T0PR0            EQU  H'0000'
+T0PR1            EQU  H'0001'
+T0PR2            EQU  H'0002'
+T0PR3            EQU  H'0003'
+T0PR4            EQU  H'0004'
+T0PR5            EQU  H'0005'
+T0PR6            EQU  H'0006'
+T0PR7            EQU  H'0007'
+
+
+
+;----- TMR0H Bits -----------------------------------------------------
+TMR0H0           EQU  H'0000'
+TMR0H1           EQU  H'0001'
+TMR0H2           EQU  H'0002'
+TMR0H3           EQU  H'0003'
+TMR0H4           EQU  H'0004'
+TMR0H5           EQU  H'0005'
+TMR0H6           EQU  H'0006'
+TMR0H7           EQU  H'0007'
+
+T0PR0            EQU  H'0000'
+T0PR1            EQU  H'0001'
+T0PR2            EQU  H'0002'
+T0PR3            EQU  H'0003'
+T0PR4            EQU  H'0004'
+T0PR5            EQU  H'0005'
+T0PR6            EQU  H'0006'
+T0PR7            EQU  H'0007'
+
+
+
+;----- T0CON0 Bits -----------------------------------------------------
+MD16             EQU  H'0004'
+OUT_T0CON0       EQU  H'0005'
+EN               EQU  H'0007'
+
+T0MD16           EQU  H'0004'
+T0OUT            EQU  H'0005'
+T0EN             EQU  H'0007'
+
+OUTPS0           EQU  H'0000'
+OUTPS1           EQU  H'0001'
+OUTPS2           EQU  H'0002'
+OUTPS3           EQU  H'0003'
+T016BIT          EQU  H'0004'
+
+
+;----- T0CON1 Bits -----------------------------------------------------
+ASYNC            EQU  H'0004'
+
+CKPS0_T0CON1     EQU  H'0000'
+CKPS1_T0CON1     EQU  H'0001'
+CKPS2_T0CON1     EQU  H'0002'
+CKPS3            EQU  H'0003'
+T0ASYNC          EQU  H'0004'
+CS0_T0CON1       EQU  H'0005'
+CS1_T0CON1       EQU  H'0006'
+CS2_T0CON1       EQU  H'0007'
+
+
+T0CKPS0          EQU  H'0000'
+T0CKPS1          EQU  H'0001'
+T0CKPS2          EQU  H'0002'
+T0CKPS3          EQU  H'0003'
+T0CS0            EQU  H'0005'
+T0CS1            EQU  H'0006'
+T0CS2            EQU  H'0007'
+
+
+;----- LATA Bits -----------------------------------------------------
+LATA0            EQU  H'0000'
+LATA1            EQU  H'0001'
+LATA2            EQU  H'0002'
+LATA3            EQU  H'0003'
+LATA4            EQU  H'0004'
+LATA5            EQU  H'0005'
+LATA6            EQU  H'0006'
+LATA7            EQU  H'0007'
+
+
+;----- LATB Bits -----------------------------------------------------
+LATB0            EQU  H'0000'
+LATB1            EQU  H'0001'
+LATB2            EQU  H'0002'
+LATB3            EQU  H'0003'
+LATB4            EQU  H'0004'
+LATB5            EQU  H'0005'
+LATB6            EQU  H'0006'
+LATB7            EQU  H'0007'
+
+
+;----- LATC Bits -----------------------------------------------------
+LATC0            EQU  H'0000'
+LATC1            EQU  H'0001'
+LATC2            EQU  H'0002'
+LATC3            EQU  H'0003'
+LATC4            EQU  H'0004'
+LATC5            EQU  H'0005'
+LATC6            EQU  H'0006'
+LATC7            EQU  H'0007'
+
+
+;----- TRISA Bits -----------------------------------------------------
+TRISA0           EQU  H'0000'
+TRISA1           EQU  H'0001'
+TRISA2           EQU  H'0002'
+TRISA3           EQU  H'0003'
+TRISA4           EQU  H'0004'
+TRISA5           EQU  H'0005'
+TRISA6           EQU  H'0006'
+TRISA7           EQU  H'0007'
+
+
+;----- TRISB Bits -----------------------------------------------------
+TRISB0           EQU  H'0000'
+TRISB1           EQU  H'0001'
+TRISB2           EQU  H'0002'
+TRISB3           EQU  H'0003'
+TRISB4           EQU  H'0004'
+TRISB5           EQU  H'0005'
+TRISB6           EQU  H'0006'
+TRISB7           EQU  H'0007'
+
+
+;----- TRISC Bits -----------------------------------------------------
+TRISC0           EQU  H'0000'
+TRISC1           EQU  H'0001'
+TRISC2           EQU  H'0002'
+TRISC3           EQU  H'0003'
+TRISC4           EQU  H'0004'
+TRISC5           EQU  H'0005'
+TRISC6           EQU  H'0006'
+TRISC7           EQU  H'0007'
+
+
+;----- PORTA Bits -----------------------------------------------------
+RA0              EQU  H'0000'
+RA1              EQU  H'0001'
+RA2              EQU  H'0002'
+RA3              EQU  H'0003'
+RA4              EQU  H'0004'
+RA5              EQU  H'0005'
+RA6              EQU  H'0006'
+RA7              EQU  H'0007'
+
+
+;----- PORTB Bits -----------------------------------------------------
+RB0_PORTB        EQU  H'0000'
+RB1_PORTB        EQU  H'0001'
+RB2              EQU  H'0002'
+RB3              EQU  H'0003'
+RB4              EQU  H'0004'
+RB5              EQU  H'0005'
+RB6              EQU  H'0006'
+RB7              EQU  H'0007'
+
+
+;----- PORTC Bits -----------------------------------------------------
+RC0              EQU  H'0000'
+RC1              EQU  H'0001'
+RC2              EQU  H'0002'
+RC3              EQU  H'0003'
+RC4              EQU  H'0004'
+RC5              EQU  H'0005'
+RC6              EQU  H'0006'
+RC7              EQU  H'0007'
+
+
+;----- PORTE Bits -----------------------------------------------------
+RE3              EQU  H'0003'
+
+
+;----- INTCON0 Bits -----------------------------------------------------
+INT0EDG          EQU  H'0000'
+INT1EDG          EQU  H'0001'
+INT2EDG          EQU  H'0002'
+IPEN_INTCON0     EQU  H'0005'
+GIEL             EQU  H'0006'
+GIE              EQU  H'0007'
+
+GIEH             EQU  H'0007'
+
+
+;----- INTCON1 Bits -----------------------------------------------------
+STAT0_INTCON1    EQU  H'0006'
+STAT1_INTCON1    EQU  H'0007'
+
+
+;----- IVTLOCK Bits -----------------------------------------------------
+IVTLOCKED        EQU  H'0000'
+
+
+;----- IVTBASEL Bits -----------------------------------------------------
+BASE0            EQU  H'0000'
+BASE1            EQU  H'0001'
+BASE2            EQU  H'0002'
+BASE3            EQU  H'0003'
+BASE4            EQU  H'0004'
+BASE5            EQU  H'0005'
+BASE6            EQU  H'0006'
+BASE7            EQU  H'0007'
+
+
+;----- IVTBASEH Bits -----------------------------------------------------
+BASE8            EQU  H'0000'
+BASE9            EQU  H'0001'
+BASE10           EQU  H'0002'
+BASE11           EQU  H'0003'
+BASE12           EQU  H'0004'
+BASE13           EQU  H'0005'
+BASE14           EQU  H'0006'
+BASE15           EQU  H'0007'
+
+
+;----- IVTBASEU Bits -----------------------------------------------------
+BASE16           EQU  H'0000'
+BASE17           EQU  H'0001'
+BASE18           EQU  H'0002'
+BASE19           EQU  H'0003'
+BASE20           EQU  H'0004'
+
+
+;----- STATUS Bits -----------------------------------------------------
+C                EQU  H'0000'
+DC               EQU  H'0001'
+Z                EQU  H'0002'
+OV_STATUS        EQU  H'0003'
+N                EQU  H'0004'
+NOT_PD           EQU  H'0005'
+NOT_TO           EQU  H'0006'
+
+PD               EQU  H'0005'
+TO               EQU  H'0006'
+
+
+;----- PCON0 Bits -----------------------------------------------------
+NOT_BOR          EQU  H'0000'
+NOT_POR          EQU  H'0001'
+NOT_RI           EQU  H'0002'
+NOT_RMCLR        EQU  H'0003'
+NOT_RWDT         EQU  H'0004'
+NOT_WDTWV        EQU  H'0005'
+STKUNF           EQU  H'0006'
+STKOVF           EQU  H'0007'
+
+BOR              EQU  H'0000'
+POR              EQU  H'0001'
+RI               EQU  H'0002'
+RMCLR            EQU  H'0003'
+RWDT             EQU  H'0004'
+WDTWV            EQU  H'0005'
+
+
+;----- PCON1 Bits -----------------------------------------------------
+NOT_MEMV         EQU  H'0001'
+
+MEMV             EQU  H'0001'
+
+
+;----- STKPTR Bits -----------------------------------------------------
+STKPTR0          EQU  H'0000'
+STKPTR1          EQU  H'0001'
+STKPTR2          EQU  H'0002'
+STKPTR3          EQU  H'0003'
+STKPTR4          EQU  H'0004'
+
+SP0              EQU  H'0000'
+SP1              EQU  H'0001'
+SP2              EQU  H'0002'
+SP3              EQU  H'0003'
+SP4              EQU  H'0004'
+
+
+
+;==========================================================================
+;
+;       RAM Definitions
+;
+;==========================================================================
+       __MAXRAM  H'3FFF'
+       __BADRAM  H'1000'-H'36FF'
+       __BADRAM  H'3800'-H'387F'
+       __BADRAM  H'3891'-H'389C'
+       __BADRAM  H'38A0'-H'395A'
+       __BADRAM  H'396A'-H'3975'
+       __BADRAM  H'397E'-H'397F'
+       __BADRAM  H'398A'-H'398F'
+       __BADRAM  H'399A'-H'399F'
+       __BADRAM  H'39AA'-H'39BF'
+       __BADRAM  H'39C8'-H'39CF'
+       __BADRAM  H'39D2'-H'39D7'
+       __BADRAM  H'39E2'
+       __BADRAM  H'39E4'
+       __BADRAM  H'39E7'-H'39EE'
+       __BADRAM  H'39F0'
+       __BADRAM  H'39F5'-H'39F6'
+       __BADRAM  H'39F8'-H'39FF'
+       __BADRAM  H'3A18'-H'3A3F'
+       __BADRAM  H'3A48'-H'3A4F'
+       __BADRAM  H'3A58'-H'3A59'
+       __BADRAM  H'3A5C'-H'3A5F'
+       __BADRAM  H'3A68'-H'3A69'
+       __BADRAM  H'3A6C'-H'3A80'
+       __BADRAM  H'3A82'-H'3A83'
+       __BADRAM  H'3A88'-H'3ABE'
+       __BADRAM  H'3AE9'
+       __BADRAM  H'3AEC'
+       __BADRAM  H'3AEE'-H'3BC8'
+       __BADRAM  H'3BE0'-H'3BE8'
+       __BADRAM  H'3C00'-H'3C55'
+       __BADRAM  H'3C7F'-H'3CE4'
+       __BADRAM  H'3CE7'-H'3CF9'
+       __BADRAM  H'3CFF'-H'3D0F'
+       __BADRAM  H'3D1D'-H'3D53'
+       __BADRAM  H'3D67'-H'3D69'
+       __BADRAM  H'3D7D'-H'3DCF'
+       __BADRAM  H'3DE3'-H'3DE7'
+       __BADRAM  H'3DFB'-H'3E9B'
+       __BADRAM  H'3E9D'
+       __BADRAM  H'3E9F'-H'3EB7'
+       __BADRAM  H'3EC2'
+       __BADRAM  H'3EC4'-H'3EC8'
+       __BADRAM  H'3ECB'-H'3ED6'
+       __BADRAM  H'3ED8'-H'3EDD'
+       __BADRAM  H'3EF2'
+       __BADRAM  H'3F24'-H'3F37'
+       __BADRAM  H'3F5B'-H'3F5D'
+       __BADRAM  H'3F63'
+       __BADRAM  H'3F67'
+       __BADRAM  H'3F6B'
+       __BADRAM  H'3F6F'
+       __BADRAM  H'3FBD'-H'3FC1'
+       __BADRAM  H'3FC5'-H'3FC9'
+       __BADRAM  H'3FCD'
+       __BADRAM  H'3FCF'-H'3FD1'
+       __BADRAM  H'3FF2'
+
+;==========================================================================
+;
+;   IMPORTANT: For the PIC18 devices, the __CONFIG directive has been
+;              superseded by the CONFIG directive.  The following settings
+;              are available for this device.
+;
+;   External Oscillator Selection:
+;     FEXTOSC = LP         LP (crystal oscillator) optimized for 32.768 kHz; PFM set to low power
+;     FEXTOSC = XT         XT (crystal oscillator) above 100 kHz, below 8 MHz; PFM set to medium power
+;     FEXTOSC = HS         HS (crystal oscillator) above 8 MHz; PFM set to high power
+;     FEXTOSC = RESERVED   Reserved (DO NOT USE)
+;     FEXTOSC = OFF        Oscillator not enabled
+;     FEXTOSC = ECL        EC (external clock) below 100 kHz; PFM set to low power
+;     FEXTOSC = ECM        EC (external clock) for 500 kHz to 8 MHz; PFM set to medium power
+;     FEXTOSC = ECH        EC (external clock) above 8 MHz; PFM set to high power
+;
+;   Reset Oscillator Selection:
+;     RSTOSC = HFINTOSC_64MHZHFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
+;     RSTOSC = RESERVED_1  Reserved
+;     RSTOSC = EXTOSC_4PLL EXTOSC with 4x PLL, with EXTOSC operating per FEXTOSC bits
+;     RSTOSC = RESERVED_2  Reserved
+;     RSTOSC = SOSC        Secondary Oscillator
+;     RSTOSC = LFINTOSC    Low-Frequency Oscillator
+;     RSTOSC = HFINTOSC_1MHZHFINTOSC with HFFRQ = 4 MHz and CDIV = 4:1
+;     RSTOSC = EXTOSC      EXTOSC operating per FEXTOSC bits (device manufacturing default)
+;
+;   Clock out Enable bit:
+;     CLKOUTEN = ON        CLKOUT function is enabled
+;     CLKOUTEN = OFF       CLKOUT function is disabled
+;
+;   PRLOCKED One-Way Set Enable bit:
+;     PR1WAY = OFF         PRLOCK bit can be set and cleared repeatedly
+;     PR1WAY = ON          PRLOCK bit can be cleared and set only once
+;
+;   Clock Switch Enable bit:
+;     CSWEN = OFF          The NOSC and NDIV bits cannot be changed by user software
+;     CSWEN = ON           Writing to NOSC and NDIV is allowed
+;
+;   Fail-Safe Clock Monitor Enable bit:
+;     FCMEN = OFF          Fail-Safe Clock Monitor disabled
+;     FCMEN = ON           Fail-Safe Clock Monitor enabled
+;
+;   MCLR Enable bit:
+;     MCLRE = INTMCLR      If LVP = 0, MCLR pin function is port defined function; If LVP =1, RE3 pin fuction is MCLR
+;     MCLRE = EXTMCLR      If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR 
+;
+;   Power-up timer selection bits:
+;     PWRTS = PWRT_1       PWRT set at 1ms
+;     PWRTS = PWRT_16      PWRT set at 16ms
+;     PWRTS = PWRT_64      PWRT set at 64ms
+;     PWRTS = PWRT_OFF     PWRT is disabled
+;
+;   Multi-vector enable bit:
+;     MVECEN = OFF         Interrupt contoller does not use vector table to prioritze interrupts
+;     MVECEN = ON          Multi-vector enabled, Vector table used for interrupts
+;
+;   IVTLOCK bit One-way set enable bit:
+;     IVT1WAY = OFF        IVTLOCK bit can be cleared and set repeatedly
+;     IVT1WAY = ON         IVTLOCK bit can be cleared and set only once
+;
+;   Low Power BOR Enable bit:
+;     LPBOREN = ON         ULPBOR enabled
+;     LPBOREN = OFF        ULPBOR disabled
+;
+;   Brown-out Reset Enable bits:
+;     BOREN = OFF          Brown-out Reset disabled
+;     BOREN = ON           Brown-out Reset enabled according to SBOREN
+;     BOREN = NOSLP        Brown-out Reset enabled while running, disabled in Sleep; SBOREN is ignored
+;     BOREN = SBORDIS      Brown-out Reset enabled , SBOREN bit is ignored
+;
+;   Brown-out Reset Voltage Selection bits:
+;     BORV = VBOR_2P85     Brown-out Reset Voltage (VBOR) set to 2.8V
+;     BORV = VBOR_2P7      Brown-out Reset Voltage (VBOR) set to 2.7V
+;     BORV = VBOR_245      Brown-out Reset Voltage (VBOR) set to 2.45V
+;     BORV = VBOR_2P45     Brown-out Reset Voltage (VBOR) set to 2.45V
+;
+;   ZCD Disable bit:
+;     ZCD = ON             ZCD always enabled
+;     ZCD = OFF            ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON
+;
+;   PPSLOCK bit One-Way Set Enable bit:
+;     PPS1WAY = OFF        PPSLOCK bit can be set and cleared repeatedly (subject to the unlock sequence)
+;     PPS1WAY = ON         PPSLOCK bit can be cleared and set only once; PPS registers remain locked after one clear/set cycle
+;
+;   Stack Full/Underflow Reset Enable bit:
+;     STVREN = OFF         Stack full/underflow will not cause Reset
+;     STVREN = ON          Stack full/underflow will cause Reset
+;
+;   Debugger Enable bit:
+;     DEBUG = ON           Background debugger enabled
+;     DEBUG = OFF          Background debugger disabled
+;
+;   Extended Instruction Set Enable bit:
+;     XINST = ON           Extended Instruction Set and Indexed Addressing Mode enabled
+;     XINST = OFF          Extended Instruction Set and Indexed Addressing Mode disabled
+;
+;   WDT Period selection bits:
+;     WDTCPS = WDTCPS_0    Divider ratio 1:32
+;     WDTCPS = WDTCPS_1    Divider ratio 1:64
+;     WDTCPS = WDTCPS_2    Divider ratio 1:128
+;     WDTCPS = WDTCPS_3    Divider ratio 1:256
+;     WDTCPS = WDTCPS_4    Divider ratio 1:512
+;     WDTCPS = WDTCPS_5    Divider ratio 1:1024
+;     WDTCPS = WDTCPS_6    Divider ratio 1:2048
+;     WDTCPS = WDTCPS_7    Divider ratio 1:4096
+;     WDTCPS = WDTCPS_8    Divider ratio 1:8192
+;     WDTCPS = WDTCPS_9    Divider ratio 1:16384
+;     WDTCPS = WDTCPS_10   Divider ratio 1:32768
+;     WDTCPS = WDTCPS_11   Divider ratio 1:65536
+;     WDTCPS = WDTCPS_12   Divider ratio 1:131072
+;     WDTCPS = WDTCPS_13   Divider ratio 1:262144
+;     WDTCPS = WDTCPS_14   Divider ratio 1:524299
+;     WDTCPS = WDTCPS_15   Divider ratio 1:1048576
+;     WDTCPS = WDTCPS_16   Divider ratio 1:2097152
+;     WDTCPS = WDTCPS_17   Divider ratio 1:4194304
+;     WDTCPS = WDTCPS_18   Divider ratio 1:8388608
+;     WDTCPS = WDTCPS_19   Divider ratio 1:32
+;     WDTCPS = WDTCPS_20   Divider ratio 1:32
+;     WDTCPS = WDTCPS_21   Divider ratio 1:32
+;     WDTCPS = WDTCPS_22   Divider ratio 1:32
+;     WDTCPS = WDTCPS_23   Divider ratio 1:32
+;     WDTCPS = WDTCPS_24   Divider ratio 1:32
+;     WDTCPS = WDTCPS_25   Divider ratio 1:32
+;     WDTCPS = WDTCPS_26   Divider ratio 1:32
+;     WDTCPS = WDTCPS_27   Divider ratio 1:32
+;     WDTCPS = WDTCPS_28   Divider ratio 1:32
+;     WDTCPS = WDTCPS_29   Divider ratio 1:32
+;     WDTCPS = WDTCPS_30   Divider ratio 1:32
+;     WDTCPS = WDTCPS_31   Divider ratio 1:65536; software control of WDTPS
+;
+;   WDT operating mode:
+;     WDTE = OFF           WDT Disabled; SWDTEN is ignored
+;     WDTE = SWDTEN        WDT enabled/disabled by SWDTEN bit
+;     WDTE = NSLEEP        WDT enabled while sleep=0, suspended when sleep=1; SWDTEN ignored
+;     WDTE = ON            WDT enabled regardless of sleep
+;
+;   WDT Window Select bits:
+;     WDTCWS = WDTCWS_0    window delay = 87.5; no software control; keyed access required
+;     WDTCWS = WDTCWS_1    window delay = 75 percent of time; no software control; keyed access required
+;     WDTCWS = WDTCWS_2    window delay = 62.5 percent of time; no software control; keyed access required
+;     WDTCWS = WDTCWS_3    window delay = 50 percent of time; no software control; keyed access required
+;     WDTCWS = WDTCWS_4    window delay = 37.5 percent of time; no software control; keyed access required
+;     WDTCWS = WDTCWS_5    window delay = 25 percent of time; no software control; keyed access required
+;     WDTCWS = WDTCWS_6    window always open (100%); no software control; keyed access required
+;     WDTCWS = WDTCWS_7    window always open (100%); software control; keyed access not required
+;
+;   WDT input clock selector:
+;     WDTCCS = LFINTOSC    WDT reference clock is the 31.0 kHz LFINTOSC
+;     WDTCCS = MFINTOSC    WDT reference clock is the 32kHz MFINTOSC output
+;     WDTCCS = SOSC        WDT reference clock is SOSC
+;     WDTCCS = SC          Software Control
+;
+;   Boot Block Size selection bits:
+;     BBSIZE = BBSIZE_16384Boot Block size is 16384 words
+;     BBSIZE = BBSIZE_8192 Boot Block size is 8192 words
+;     BBSIZE = BBSIZE_4096 Boot Block size is 4096 words
+;     BBSIZE = BBSIZE_2048 Boot Block size is 2048 words
+;     BBSIZE = BBSIZE_1024 Boot Block size is 1024 words
+;     BBSIZE = BBSIZE_512  Boot Block size is 512 words
+;
+;   Boot Block enable bit:
+;     BBEN = ON            Boot block enabled
+;     BBEN = OFF           Boot block disabled
+;
+;   Storage Area Flash enable bit:
+;     SAFEN = ON           SAF enabled
+;     SAFEN = OFF          SAF disabled
+;
+;   Application Block write protection bit:
+;     WRTAPP = ON          Application Block write protected
+;     WRTAPP = OFF         Application Block not write protected
+;
+;   Configuration Register Write Protection bit:
+;     WRTB = ON            Configuration registers (300000-30000Bh) write-protected
+;     WRTB = OFF           Configuration registers (300000-30000Bh) not write-protected
+;
+;   Boot Block Write Protection bit:
+;     WRTC = ON            Boot Block (000000-0007FFh) write-protected
+;     WRTC = OFF           Boot Block (000000-0007FFh) not write-protected
+;
+;   Data EEPROM Write Protection bit:
+;     WRTD = ON            Data EEPROM write-protected
+;     WRTD = OFF           Data EEPROM not write-protected
+;
+;   SAF Write protection bit:
+;     WRTSAF = ON          SAF Write Protected
+;     WRTSAF = OFF         SAF not Write Protected
+;
+;   Low Voltage Programming Enable bit:
+;     LVP = OFF            HV on MCLR/VPP must be used for programming
+;     LVP = ON             Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE configuration bit is ignored
+;
+;   PFM and Data EEPROM Code Protection bit:
+;     CP = ON              PFM and Data EEPROM code protection enabled
+;     CP = OFF             PFM and Data EEPROM code protection disabled
+;
+;==========================================================================
+;==========================================================================
+;
+;       Configuration Bits
+;
+;   NAME            Address
+;   CONFIG1L        300000h
+;   CONFIG1H        300001h
+;   CONFIG2L        300002h
+;   CONFIG2H        300003h
+;   CONFIG3L        300004h
+;   CONFIG3H        300005h
+;   CONFIG4L        300006h
+;   CONFIG4H        300007h
+;   CONFIG5L        300008h
+;   CONFIG5H        300009h
+;
+;==========================================================================
+
+; The following is an assignment of address values for all of the
+; configuration registers for the purpose of table reads
+_CONFIG1L       EQU  H'300000'
+_CONFIG1H       EQU  H'300001'
+_CONFIG2L       EQU  H'300002'
+_CONFIG2H       EQU  H'300003'
+_CONFIG3L       EQU  H'300004'
+_CONFIG3H       EQU  H'300005'
+_CONFIG4L       EQU  H'300006'
+_CONFIG4H       EQU  H'300007'
+_CONFIG5L       EQU  H'300008'
+_CONFIG5H       EQU  H'300009'
+
+;----- CONFIG1L Options --------------------------------------------------
+_FEXTOSC_LP_1L       EQU  H'F8'; LP (crystal oscillator) optimized for 32.768 kHz; PFM set to low power
+_FEXTOSC_XT_1L       EQU  H'F9'; XT (crystal oscillator) above 100 kHz, below 8 MHz; PFM set to medium power
+_FEXTOSC_HS_1L       EQU  H'FA'; HS (crystal oscillator) above 8 MHz; PFM set to high power
+_FEXTOSC_RESERVED_1L EQU  H'FB'; Reserved (DO NOT USE)
+_FEXTOSC_OFF_1L      EQU  H'FC'; Oscillator not enabled
+_FEXTOSC_ECL_1L      EQU  H'FD'; EC (external clock) below 100 kHz; PFM set to low power
+_FEXTOSC_ECM_1L      EQU  H'FE'; EC (external clock) for 500 kHz to 8 MHz; PFM set to medium power
+_FEXTOSC_ECH_1L      EQU  H'FF'; EC (external clock) above 8 MHz; PFM set to high power
+
+_RSTOSC_HFINTOSC_64MHZ_1L EQU  H'8F'; HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
+_RSTOSC_RESERVED_1_1L EQU  H'9F'; Reserved
+_RSTOSC_EXTOSC_4PLL_1L EQU  H'AF'; EXTOSC with 4x PLL, with EXTOSC operating per FEXTOSC bits
+_RSTOSC_RESERVED_2_1L EQU  H'BF'; Reserved
+_RSTOSC_SOSC_1L      EQU  H'CF'; Secondary Oscillator
+_RSTOSC_LFINTOSC_1L  EQU  H'DF'; Low-Frequency Oscillator
+_RSTOSC_HFINTOSC_1MHZ_1L EQU  H'EF'; HFINTOSC with HFFRQ = 4 MHz and CDIV = 4:1
+_RSTOSC_EXTOSC_1L    EQU  H'FF'; EXTOSC operating per FEXTOSC bits (device manufacturing default)
+
+;----- CONFIG1H Options --------------------------------------------------
+_CLKOUTEN_ON_1H      EQU  H'FE'; CLKOUT function is enabled
+_CLKOUTEN_OFF_1H     EQU  H'FF'; CLKOUT function is disabled
+
+_PR1WAY_OFF_1H       EQU  H'FD'; PRLOCK bit can be set and cleared repeatedly
+_PR1WAY_ON_1H        EQU  H'FF'; PRLOCK bit can be cleared and set only once
+
+_CSWEN_OFF_1H        EQU  H'F7'; The NOSC and NDIV bits cannot be changed by user software
+_CSWEN_ON_1H         EQU  H'FF'; Writing to NOSC and NDIV is allowed
+
+_FCMEN_OFF_1H        EQU  H'DF'; Fail-Safe Clock Monitor disabled
+_FCMEN_ON_1H         EQU  H'FF'; Fail-Safe Clock Monitor enabled
+
+;----- CONFIG2L Options --------------------------------------------------
+_MCLRE_INTMCLR_2L    EQU  H'FE'; If LVP = 0, MCLR pin function is port defined function; If LVP =1, RE3 pin fuction is MCLR
+_MCLRE_EXTMCLR_2L    EQU  H'FF'; If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR 
+
+_PWRTS_PWRT_1_2L     EQU  H'F9'; PWRT set at 1ms
+_PWRTS_PWRT_16_2L    EQU  H'FB'; PWRT set at 16ms
+_PWRTS_PWRT_64_2L    EQU  H'FD'; PWRT set at 64ms
+_PWRTS_PWRT_OFF_2L   EQU  H'FF'; PWRT is disabled
+
+_MVECEN_OFF_2L       EQU  H'F7'; Interrupt contoller does not use vector table to prioritze interrupts
+_MVECEN_ON_2L        EQU  H'FF'; Multi-vector enabled, Vector table used for interrupts
+
+_IVT1WAY_OFF_2L      EQU  H'EF'; IVTLOCK bit can be cleared and set repeatedly
+_IVT1WAY_ON_2L       EQU  H'FF'; IVTLOCK bit can be cleared and set only once
+
+_LPBOREN_ON_2L       EQU  H'DF'; ULPBOR enabled
+_LPBOREN_OFF_2L      EQU  H'FF'; ULPBOR disabled
+
+_BOREN_OFF_2L        EQU  H'3F'; Brown-out Reset disabled
+_BOREN_ON_2L         EQU  H'7F'; Brown-out Reset enabled according to SBOREN
+_BOREN_NOSLP_2L      EQU  H'BF'; Brown-out Reset enabled while running, disabled in Sleep; SBOREN is ignored
+_BOREN_SBORDIS_2L    EQU  H'FF'; Brown-out Reset enabled , SBOREN bit is ignored
+
+;----- CONFIG2H Options --------------------------------------------------
+_BORV_VBOR_2P85_2H   EQU  H'FC'; Brown-out Reset Voltage (VBOR) set to 2.8V
+_BORV_VBOR_2P7_2H    EQU  H'FD'; Brown-out Reset Voltage (VBOR) set to 2.7V
+_BORV_VBOR_245_2H    EQU  H'FE'; Brown-out Reset Voltage (VBOR) set to 2.45V
+_BORV_VBOR_2P45_2H   EQU  H'FF'; Brown-out Reset Voltage (VBOR) set to 2.45V
+
+_ZCD_ON_2H           EQU  H'FB'; ZCD always enabled
+_ZCD_OFF_2H          EQU  H'FF'; ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON
+
+_PPS1WAY_OFF_2H      EQU  H'F7'; PPSLOCK bit can be set and cleared repeatedly (subject to the unlock sequence)
+_PPS1WAY_ON_2H       EQU  H'FF'; PPSLOCK bit can be cleared and set only once; PPS registers remain locked after one clear/set cycle
+
+_STVREN_OFF_2H       EQU  H'EF'; Stack full/underflow will not cause Reset
+_STVREN_ON_2H        EQU  H'FF'; Stack full/underflow will cause Reset
+
+_DEBUG_ON_2H         EQU  H'DF'; Background debugger enabled
+_DEBUG_OFF_2H        EQU  H'FF'; Background debugger disabled
+
+_XINST_ON_2H         EQU  H'7F'; Extended Instruction Set and Indexed Addressing Mode enabled
+_XINST_OFF_2H        EQU  H'FF'; Extended Instruction Set and Indexed Addressing Mode disabled
+
+;----- CONFIG3L Options --------------------------------------------------
+_WDTCPS_WDTCPS_0_3L  EQU  H'E0'; Divider ratio 1:32
+_WDTCPS_WDTCPS_1_3L  EQU  H'E1'; Divider ratio 1:64
+_WDTCPS_WDTCPS_2_3L  EQU  H'E2'; Divider ratio 1:128
+_WDTCPS_WDTCPS_3_3L  EQU  H'E3'; Divider ratio 1:256
+_WDTCPS_WDTCPS_4_3L  EQU  H'E4'; Divider ratio 1:512
+_WDTCPS_WDTCPS_5_3L  EQU  H'E5'; Divider ratio 1:1024
+_WDTCPS_WDTCPS_6_3L  EQU  H'E6'; Divider ratio 1:2048
+_WDTCPS_WDTCPS_7_3L  EQU  H'E7'; Divider ratio 1:4096
+_WDTCPS_WDTCPS_8_3L  EQU  H'E8'; Divider ratio 1:8192
+_WDTCPS_WDTCPS_9_3L  EQU  H'E9'; Divider ratio 1:16384
+_WDTCPS_WDTCPS_10_3L EQU  H'EA'; Divider ratio 1:32768
+_WDTCPS_WDTCPS_11_3L EQU  H'EB'; Divider ratio 1:65536
+_WDTCPS_WDTCPS_12_3L EQU  H'EC'; Divider ratio 1:131072
+_WDTCPS_WDTCPS_13_3L EQU  H'ED'; Divider ratio 1:262144
+_WDTCPS_WDTCPS_14_3L EQU  H'EE'; Divider ratio 1:524299
+_WDTCPS_WDTCPS_15_3L EQU  H'EF'; Divider ratio 1:1048576
+_WDTCPS_WDTCPS_16_3L EQU  H'F0'; Divider ratio 1:2097152
+_WDTCPS_WDTCPS_17_3L EQU  H'F1'; Divider ratio 1:4194304
+_WDTCPS_WDTCPS_18_3L EQU  H'F2'; Divider ratio 1:8388608
+_WDTCPS_WDTCPS_19_3L EQU  H'F3'; Divider ratio 1:32
+_WDTCPS_WDTCPS_20_3L EQU  H'F4'; Divider ratio 1:32
+_WDTCPS_WDTCPS_21_3L EQU  H'F5'; Divider ratio 1:32
+_WDTCPS_WDTCPS_22_3L EQU  H'F6'; Divider ratio 1:32
+_WDTCPS_WDTCPS_23_3L EQU  H'F7'; Divider ratio 1:32
+_WDTCPS_WDTCPS_24_3L EQU  H'F8'; Divider ratio 1:32
+_WDTCPS_WDTCPS_25_3L EQU  H'F9'; Divider ratio 1:32
+_WDTCPS_WDTCPS_26_3L EQU  H'FA'; Divider ratio 1:32
+_WDTCPS_WDTCPS_27_3L EQU  H'FB'; Divider ratio 1:32
+_WDTCPS_WDTCPS_28_3L EQU  H'FC'; Divider ratio 1:32
+_WDTCPS_WDTCPS_29_3L EQU  H'FD'; Divider ratio 1:32
+_WDTCPS_WDTCPS_30_3L EQU  H'FE'; Divider ratio 1:32
+_WDTCPS_WDTCPS_31_3L EQU  H'FF'; Divider ratio 1:65536; software control of WDTPS
+
+_WDTE_OFF_3L         EQU  H'9F'; WDT Disabled; SWDTEN is ignored
+_WDTE_SWDTEN_3L      EQU  H'BF'; WDT enabled/disabled by SWDTEN bit
+_WDTE_NSLEEP_3L      EQU  H'DF'; WDT enabled while sleep=0, suspended when sleep=1; SWDTEN ignored
+_WDTE_ON_3L          EQU  H'FF'; WDT enabled regardless of sleep
+
+;----- CONFIG3H Options --------------------------------------------------
+_WDTCWS_WDTCWS_0_3H  EQU  H'F8'; window delay = 87.5; no software control; keyed access required
+_WDTCWS_WDTCWS_1_3H  EQU  H'F9'; window delay = 75 percent of time; no software control; keyed access required
+_WDTCWS_WDTCWS_2_3H  EQU  H'FA'; window delay = 62.5 percent of time; no software control; keyed access required
+_WDTCWS_WDTCWS_3_3H  EQU  H'FB'; window delay = 50 percent of time; no software control; keyed access required
+_WDTCWS_WDTCWS_4_3H  EQU  H'FC'; window delay = 37.5 percent of time; no software control; keyed access required
+_WDTCWS_WDTCWS_5_3H  EQU  H'FD'; window delay = 25 percent of time; no software control; keyed access required
+_WDTCWS_WDTCWS_6_3H  EQU  H'FE'; window always open (100%); no software control; keyed access required
+_WDTCWS_WDTCWS_7_3H  EQU  H'FF'; window always open (100%); software control; keyed access not required
+
+_WDTCCS_LFINTOSC_3H  EQU  H'C7'; WDT reference clock is the 31.0 kHz LFINTOSC
+_WDTCCS_MFINTOSC_3H  EQU  H'CF'; WDT reference clock is the 32kHz MFINTOSC output
+_WDTCCS_SOSC_3H      EQU  H'D7'; WDT reference clock is SOSC
+_WDTCCS_SC_3H        EQU  H'FF'; Software Control
+
+;----- CONFIG4L Options --------------------------------------------------
+_BBSIZE_BBSIZE_16384_4L EQU  H'FA'; Boot Block size is 16384 words
+_BBSIZE_BBSIZE_8192_4L EQU  H'FB'; Boot Block size is 8192 words
+_BBSIZE_BBSIZE_4096_4L EQU  H'FC'; Boot Block size is 4096 words
+_BBSIZE_BBSIZE_2048_4L EQU  H'FD'; Boot Block size is 2048 words
+_BBSIZE_BBSIZE_1024_4L EQU  H'FE'; Boot Block size is 1024 words
+_BBSIZE_BBSIZE_512_4L EQU  H'FF'; Boot Block size is 512 words
+
+_BBEN_ON_4L          EQU  H'F7'; Boot block enabled
+_BBEN_OFF_4L         EQU  H'FF'; Boot block disabled
+
+_SAFEN_ON_4L         EQU  H'EF'; SAF enabled
+_SAFEN_OFF_4L        EQU  H'FF'; SAF disabled
+
+_WRTAPP_ON_4L        EQU  H'7F'; Application Block write protected
+_WRTAPP_OFF_4L       EQU  H'FF'; Application Block not write protected
+
+;----- CONFIG4H Options --------------------------------------------------
+_WRTB_ON_4H          EQU  H'FE'; Configuration registers (300000-30000Bh) write-protected
+_WRTB_OFF_4H         EQU  H'FF'; Configuration registers (300000-30000Bh) not write-protected
+
+_WRTC_ON_4H          EQU  H'FD'; Boot Block (000000-0007FFh) write-protected
+_WRTC_OFF_4H         EQU  H'FF'; Boot Block (000000-0007FFh) not write-protected
+
+_WRTD_ON_4H          EQU  H'FB'; Data EEPROM write-protected
+_WRTD_OFF_4H         EQU  H'FF'; Data EEPROM not write-protected
+
+_WRTSAF_ON_4H        EQU  H'F7'; SAF Write Protected
+_WRTSAF_OFF_4H       EQU  H'FF'; SAF not Write Protected
+
+_LVP_OFF_4H          EQU  H'DF'; HV on MCLR/VPP must be used for programming
+_LVP_ON_4H           EQU  H'FF'; Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE configuration bit is ignored
+
+;----- CONFIG5L Options --------------------------------------------------
+_CP_ON_5L            EQU  H'FE'; PFM and Data EEPROM code protection enabled
+_CP_OFF_5L           EQU  H'FF'; PFM and Data EEPROM code protection disabled
+
+;----- CONFIG5H Options --------------------------------------------------
+
+;----- DEVID Equates --------------------------------------------------
+_DEVID1          EQU  H'3FFFFE'
+_DEVID2          EQU  H'3FFFFF'
+
+;----- IDLOC Equates --------------------------------------------------
+_IDLOC0          EQU  H'200000'
+_IDLOC1          EQU  H'200001'
+_IDLOC2          EQU  H'200002'
+_IDLOC3          EQU  H'200003'
+_IDLOC4          EQU  H'200004'
+_IDLOC5          EQU  H'200005'
+_IDLOC6          EQU  H'200006'
+_IDLOC7          EQU  H'200007'
+_IDLOC8          EQU  H'200008'
+_IDLOC9          EQU  H'200009'
+_IDLOC10         EQU  H'20000A'
+_IDLOC11         EQU  H'20000B'
+_IDLOC12         EQU  H'20000C'
+_IDLOC13         EQU  H'20000D'
+_IDLOC14         EQU  H'20000E'
+_IDLOC15         EQU  H'20000F'
+
+        LIST
--- a/gputils/libgputils/gpcfg-table.c
+++ b/gputils/libgputils/gpcfg-table.c
@@ -1,5 +1,5 @@
 
-/* This file is generated automatically by the cfg-import.pl 2017-05-12 18:18:36 UTC. */
+/* This file is generated automatically by the cfg-import.pl 2018-04-28 18:37:53 UTC. */
 
 /*  Copyright (C) 2014-2017 Molnar Karoly
 
@@ -41,14 +41,14 @@
 static const gp_cfg_option_t PIC18F1230_BBSIZ_BB256_00            = { "BB256"         , 0x00 };
 static const gp_cfg_option_t PIC18F1330_BBSIZ_BB512_10            = { "BB512"         , 0x10 };
 static const gp_cfg_option_t PIC18F1230_BBSIZ_BB512_30            = { "BB512"         , 0x30 };
-static const gp_cfg_option_t PIC16F19195_BBSIZE_512_0007          = { "512"           , 0x0007 };
-static const gp_cfg_option_t PIC16F19195_BBSIZE_1024_0006         = { "1024"          , 0x0006 };
-static const gp_cfg_option_t PIC16F19195_BBSIZE_2048_0005         = { "2048"          , 0x0005 };
-static const gp_cfg_option_t PIC16F19195_BBSIZE_4096_0004         = { "4096"          , 0x0004 };
-static const gp_cfg_option_t PIC16F19195_BBSIZE_8192_0003         = { "8192"          , 0x0003 };
-static const gp_cfg_option_t PIC16F19195_BBSIZE_16384_0002        = { "16384"         , 0x0002 };
-static const gp_cfg_option_t PIC16F19195_BBSIZE_32768_0001        = { "32768"         , 0x0001 };
-static const gp_cfg_option_t PIC16F19195_BBSIZE_65536_0000        = { "65536"         , 0x0000 };
+static const gp_cfg_option_t PIC16F19155_BBSIZE_512_0007          = { "512"           , 0x0007 };
+static const gp_cfg_option_t PIC16F19155_BBSIZE_1024_0006         = { "1024"          , 0x0006 };
+static const gp_cfg_option_t PIC16F19155_BBSIZE_2048_0005         = { "2048"          , 0x0005 };
+static const gp_cfg_option_t PIC16F19155_BBSIZE_4096_0004         = { "4096"          , 0x0004 };
+static const gp_cfg_option_t PIC16F19155_BBSIZE_8192_0003         = { "8192"          , 0x0003 };
+static const gp_cfg_option_t PIC16F19155_BBSIZE_16384_0002        = { "16384"         , 0x0002 };
+static const gp_cfg_option_t PIC16F19155_BBSIZE_32768_0001        = { "32768"         , 0x0001 };
+static const gp_cfg_option_t PIC16F19155_BBSIZE_65536_0000        = { "65536"         , 0x0000 };
 static const gp_cfg_option_t PIC16F15313_BBSIZE_BB1K_0006         = { "BB1K"          , 0x0006 };
 static const gp_cfg_option_t PIC16F15313_BBSIZE_BB2K_0005         = { "BB2K"          , 0x0005 };
 static const gp_cfg_option_t PIC16F15313_BBSIZE_BB4K_0004         = { "BB4K"          , 0x0004 };
@@ -62,6 +62,8 @@
 static const gp_cfg_option_t PIC18F24K42_BBSIZE_BBSIZE_2048_05    = { "BBSIZE_2048"   , 0x05 };
 static const gp_cfg_option_t PIC18F24K42_BBSIZE_BBSIZE_4096_04    = { "BBSIZE_4096"   , 0x04 };
 static const gp_cfg_option_t PIC18F25K42_BBSIZE_BBSIZE_8192_03    = { "BBSIZE_8192"   , 0x03 };
+static const gp_cfg_option_t PIC18F26K42_BBSIZE_BBSIZE_16384_02   = { "BBSIZE_16384"  , 0x02 };
+static const gp_cfg_option_t PIC18F27K42_BBSIZE_BBSIZE_32768_01   = { "BBSIZE_32768"  , 0x01 };
 static const gp_cfg_option_t MCV18E_BODENV_25_0000                = { "25"            , 0x0000 };
 static const gp_cfg_option_t PIC16C717_BODENV_25_0C00             = { "25"            , 0x0C00 };
 static const gp_cfg_option_t PIC16C717_BODENV_27_0800             = { "27"            , 0x0800 };
@@ -519,13 +521,13 @@
 static const gp_cfg_option_t PIC18F65J94_POSCMD_NONE_03           = { "NONE"          , 0x03 };
 static const gp_cfg_option_t PIC18F4331_PWM4MX_RB5_08             = { "RB5"           , 0x08 };
 static const gp_cfg_option_t PIC18F4331_PWM4MX_RD5_00             = { "RD5"           , 0x00 };
-static const gp_cfg_option_t PIC16F19195_PWRTE_OFF_0006           = { "OFF"           , 0x0006 };
 static const gp_cfg_option_t MCP19110_PWRTE_OFF_0010              = { "OFF"           , 0x0010 };
 static const gp_cfg_option_t MCP19110_PWRTE_ON_0000               = { "ON"            , 0x0000 };
-static const gp_cfg_option_t PIC16F19195_PWRTE_PWRT_1_0000        = { "PWRT_1"        , 0x0000 };
-static const gp_cfg_option_t PIC16F19195_PWRTE_PWRT_16_0002       = { "PWRT_16"       , 0x0002 };
-static const gp_cfg_option_t PIC16F19195_PWRTE_PWRT_64_0004       = { "PWRT_64"       , 0x0004 };
 static const gp_cfg_option_t MCV20USB_PWRTEN_OFF_01               = { "OFF"           , 0x01 };
+static const gp_cfg_option_t PIC16F18426_PWRTS_OFF_0006           = { "OFF"           , 0x0006 };
+static const gp_cfg_option_t PIC16F18426_PWRTS_PWRT_1_0000        = { "PWRT_1"        , 0x0000 };
+static const gp_cfg_option_t PIC16F18426_PWRTS_PWRT_16_0002       = { "PWRT_16"       , 0x0002 };
+static const gp_cfg_option_t PIC16F18426_PWRTS_PWRT_64_0004       = { "PWRT_64"       , 0x0004 };
 static const gp_cfg_option_t PIC18F24K42_PWRTS_PWRT_OFF_06        = { "PWRT_OFF"      , 0x06 };
 static const gp_cfg_option_t MCP25020_RSTEN_ON_0004               = { "ON"            , 0x0004 };
 static const gp_cfg_option_t PIC16F15313_RSTOSC_EXT1X_0070        = { "EXT1X"         , 0x0070 };
@@ -536,6 +538,7 @@
 static const gp_cfg_option_t PIC16F15313_RSTOSC_HFINT1_0060       = { "HFINT1"        , 0x0060 };
 static const gp_cfg_option_t PIC16F15313_RSTOSC_HFINT32_0000      = { "HFINT32"       , 0x0000 };
 static const gp_cfg_option_t PIC18F24K40_RSTOSC_HFINTOSC_1MHZ_60  = { "HFINTOSC_1MHZ" , 0x60 };
+static const gp_cfg_option_t PIC18F24Q10_RSTOSC_HFINTOSC_16MHZ_10 = { "HFINTOSC_16MHZ", 0x10 };
 static const gp_cfg_option_t PIC18F24K40_RSTOSC_HFINTOSC_64MHZ_00 = { "HFINTOSC_64MHZ", 0x00 };
 static const gp_cfg_option_t PIC16F15313_RSTOSC_HFINTPLL_0010     = { "HFINTPLL"      , 0x0010 };
 static const gp_cfg_option_t PIC16F18313_RSTOSC_LFINT_0040        = { "LFINT"         , 0x0040 };
@@ -1496,12 +1499,12 @@
   &PIC10F200_OSC_IntRC_001
 };
 
-static const gp_cfg_option_t *PIC10F220_IOFSCS[] = {
+static const gp_cfg_option_t *PIC10F220_IOSCFS[] = {
   &PIC10F220_IOSCFS_4MHZ_000,
   &PIC10F220_IOSCFS_8MHZ_001
 };
 
-static const gp_cfg_option_t *PIC10F220_IOSCFS[] = {
+static const gp_cfg_option_t *PIC10F220_IOFSCS[] = {
   &PIC10F220_IOSCFS_4MHZ_000,
   &PIC10F220_IOSCFS_8MHZ_001
 };
@@ -2437,6 +2440,11 @@
   &PIC16F15313_WDTCCS_SC_3800
 };
 
+static const gp_cfg_option_t *PIC16F15324_DEBUG[] = {
+  &MCP19110_PWRTE_ON_0000,
+  &MCV18E_CP_OFF_2000
+};
+
 static const gp_cfg_option_t *PIC16F15325_RSTOSC[] = {
   &PIC16F15313_RSTOSC_HFINT32_0000,
   &PIC16F15313_RSTOSC_HFINTPLL_0010,
@@ -2498,11 +2506,23 @@
   &PIC16F18313_BORV_LOW_0200
 };
 
-static const gp_cfg_option_t *PIC16F18313_DEBUG[] = {
+static const gp_cfg_option_t *PIC16F18426_PWRTS[] = {
+  &PIC16F18426_PWRTS_PWRT_1_0000,
+  &PIC16F18426_PWRTS_PWRT_16_0002,
+  &PIC16F18426_PWRTS_PWRT_64_0004,
+  &PIC16F18426_PWRTS_OFF_0006
+};
+
+static const gp_cfg_option_t *PIC16F18426_ZCDDIS[] = {
   &MCP19110_PWRTE_ON_0000,
-  &MCV18E_CP_OFF_2000
+  &PIC16F15313_ZCD_OFF_0400
 };
 
+static const gp_cfg_option_t *PIC16F18426_WRTD[] = {
+  &MCP19110_PWRTE_ON_0000,
+  &PIC16F15313_ZCD_OFF_0400
+};
+
 static const gp_cfg_option_t *PIC16F18854_WRT[] = {
   &MCP19110_PWRTE_ON_0000,
   &PIC16F18854_WRT_WRT_lower_0001,
@@ -2521,19 +2541,14 @@
   &PIC16F15313_WDTCCS_SC_3800
 };
 
-static const gp_cfg_option_t *PIC16F18857_ZCDDIS[] = {
-  &MCP19110_PWRTE_ON_0000,
-  &PIC16F15313_ZCD_OFF_0400
+static const gp_cfg_option_t *PIC16F19155_PWRTE[] = {
+  &PIC16F18426_PWRTS_PWRT_1_0000,
+  &PIC16F18426_PWRTS_PWRT_16_0002,
+  &PIC16F18426_PWRTS_PWRT_64_0004,
+  &PIC16F18426_PWRTS_OFF_0006
 };
 
-static const gp_cfg_option_t *PIC16F19195_PWRTE[] = {
-  &PIC16F19195_PWRTE_PWRT_1_0000,
-  &PIC16F19195_PWRTE_PWRT_16_0002,
-  &PIC16F19195_PWRTE_PWRT_64_0004,
-  &PIC16F19195_PWRTE_OFF_0006
-};
-
-static const gp_cfg_option_t *PIC16F19195_FEXTOSC[] = {
+static const gp_cfg_option_t *PIC16F19155_FEXTOSC[] = {
   &MCP19110_WDTE_OFF_0000,
   &PIC12F1822_FOSC_ECL_0005,
   &PIC12F1822_FOSC_ECM_0006,
@@ -2540,32 +2555,27 @@
   &PIC12F1822_FOSC_ECH_0007
 };
 
-static const gp_cfg_option_t *PIC16F19195_BBSIZE[] = {
-  &PIC16F19195_BBSIZE_65536_0000,
-  &PIC16F19195_BBSIZE_32768_0001,
-  &PIC16F19195_BBSIZE_16384_0002,
-  &PIC16F19195_BBSIZE_8192_0003,
-  &PIC16F19195_BBSIZE_4096_0004,
-  &PIC16F19195_BBSIZE_2048_0005,
-  &PIC16F19195_BBSIZE_1024_0006,
-  &PIC16F19195_BBSIZE_512_0007
+static const gp_cfg_option_t *PIC16F19155_BBSIZE[] = {
+  &PIC16F19155_BBSIZE_65536_0000,
+  &PIC16F19155_BBSIZE_32768_0001,
+  &PIC16F19155_BBSIZE_16384_0002,
+  &PIC16F19155_BBSIZE_8192_0003,
+  &PIC16F19155_BBSIZE_4096_0004,
+  &PIC16F19155_BBSIZE_2048_0005,
+  &PIC16F19155_BBSIZE_1024_0006,
+  &PIC16F19155_BBSIZE_512_0007
 };
 
-static const gp_cfg_option_t *PIC16F19195_VBATEN[] = {
+static const gp_cfg_option_t *PIC16F19155_VBATEN[] = {
   &MCP19110_PWRTE_ON_0000,
   &PIC16F15313_WRTC_OFF_0200
 };
 
-static const gp_cfg_option_t *PIC16F19195_LCDPEN[] = {
+static const gp_cfg_option_t *PIC16F19155_LCDPEN[] = {
   &MCP19110_WDTE_OFF_0000,
   &PIC12F635_IESO_ON_0400
 };
 
-static const gp_cfg_option_t *PIC16F19195_WRTD[] = {
-  &MCP19110_PWRTE_ON_0000,
-  &PIC16F15313_ZCD_OFF_0400
-};
-
 static const gp_cfg_option_t *PIC18C242_PWRT[] = {
   &MCP19110_PWRTE_ON_0000,
   &MCV20USB_PWRTEN_OFF_01
@@ -3070,9 +3080,9 @@
 };
 
 static const gp_cfg_option_t *PIC18F24K42_PWRTS[] = {
-  &PIC16F19195_PWRTE_PWRT_1_0000,
-  &PIC16F19195_PWRTE_PWRT_16_0002,
-  &PIC16F19195_PWRTE_PWRT_64_0004,
+  &PIC16F18426_PWRTS_PWRT_1_0000,
+  &PIC16F18426_PWRTS_PWRT_16_0002,
+  &PIC16F18426_PWRTS_PWRT_64_0004,
   &PIC18F24K42_PWRTS_PWRT_OFF_06
 };
 
@@ -3163,6 +3173,17 @@
   &PIC18F24K50_SDOMX_RB3_40
 };
 
+static const gp_cfg_option_t *PIC18F24Q10_RSTOSC[] = {
+  &PIC18F24K40_RSTOSC_HFINTOSC_64MHZ_00,
+  &PIC18F24Q10_RSTOSC_HFINTOSC_16MHZ_10,
+  &PIC18F24K40_RSTOSC_EXTOSC_4PLL_20,
+  &PIC18F24K40_RSTOSC_RESERVED_2_30,
+  &PIC16F15325_RSTOSC_SOSC_0040,
+  &PIC18F24K40_RSTOSC_LFINTOSC_50,
+  &PIC18F24K40_RSTOSC_HFINTOSC_1MHZ_60,
+  &PIC18F24K40_RSTOSC_EXTOSC_70
+};
+
 static const gp_cfg_option_t *PIC18F25J11_WPFP[] = {
   &PIC18F24J11_WPFP_PAGE_0_00,
   &PIC18F24J11_WPFP_PAGE_1_01,
@@ -3396,6 +3417,15 @@
   &PIC18F26J53_LS48MHZ_SYS48X8_08
 };
 
+static const gp_cfg_option_t *PIC18F26K42_BBSIZE[] = {
+  &PIC18F26K42_BBSIZE_BBSIZE_16384_02,
+  &PIC18F25K42_BBSIZE_BBSIZE_8192_03,
+  &PIC18F24K42_BBSIZE_BBSIZE_4096_04,
+  &PIC18F24K42_BBSIZE_BBSIZE_2048_05,
+  &PIC18F24K42_BBSIZE_BBSIZE_1024_06,
+  &PIC18F24K42_BBSIZE_BBSIZE_512_07
+};
+
 static const gp_cfg_option_t *PIC18F27J13_WPFP[] = {
   &PIC18F24J11_WPFP_PAGE_0_00,
   &PIC18F24J11_WPFP_PAGE_1_01,
@@ -3547,6 +3577,16 @@
   &MCV14A_CPDF_OFF_080
 };
 
+static const gp_cfg_option_t *PIC18F27K42_BBSIZE[] = {
+  &PIC18F27K42_BBSIZE_BBSIZE_32768_01,
+  &PIC18F26K42_BBSIZE_BBSIZE_16384_02,
+  &PIC18F25K42_BBSIZE_BBSIZE_8192_03,
+  &PIC18F24K42_BBSIZE_BBSIZE_4096_04,
+  &PIC18F24K42_BBSIZE_BBSIZE_2048_05,
+  &PIC18F24K42_BBSIZE_BBSIZE_1024_06,
+  &PIC18F24K42_BBSIZE_BBSIZE_512_07
+};
+
 static const gp_cfg_option_t *PIC18F43K22_CCP3MX[] = {
   &PIC18F43K22_CCP3MX_PORTE0_00,
   &PIC18F23K22_CCP3MX_PORTB5_04
@@ -5317,7 +5357,7 @@
   { "BOREN", 0x0300,  3, PIC12F609_BOREN   },
   { "BORV" , 0x0400,  2, PIC16F707_BORV    },
   { "PLLEN", 0x1000,  2, PIC16F707_PLLEN   },
-  { "DEBUG", 0x2000,  2, PIC16F18313_DEBUG }
+  { "DEBUG", 0x2000,  2, PIC16F15324_DEBUG }
 };
 
 static const gp_cfg_directive_t PIC16F722_2008[] = {
@@ -5441,7 +5481,7 @@
   { "IESO" , 0x0400,  2, PIC12F635_IESO    },
   { "FCMEN", 0x0800,  2, PIC12F635_FCMEN   },
   { "LVP"  , 0x1000,  2, PIC16F882_LVP     },
-  { "DEBUG", 0x2000,  2, PIC16F18313_DEBUG }
+  { "DEBUG", 0x2000,  2, PIC16F15324_DEBUG }
 };
 
 static const gp_cfg_directive_t PIC16F882_2008[] = {
@@ -5665,6 +5705,18 @@
   { "CP", 0x0001,  2, PIC16F15313_CP }
 };
 
+static const gp_cfg_directive_t PIC16F15324_8008[] = {
+  { "MCLRE"  , 0x0001,  2, PIC16F15313_MCLRE   },
+  { "PWRTE"  , 0x0002,  2, PIC16F15313_PWRTE   },
+  { "LPBOREN", 0x0020,  2, PIC16F15313_LPBOREN },
+  { "BOREN"  , 0x00C0,  4, PIC16F15313_BOREN   },
+  { "BORV"   , 0x0200,  2, PIC16F15313_BORV    },
+  { "ZCD"    , 0x0400,  2, PIC16F15313_ZCD     },
+  { "PPS1WAY", 0x0800,  2, PIC16F15313_PPS1WAY },
+  { "STVREN" , 0x1000,  2, PIC16F15313_STVREN  },
+  { "DEBUG"  , 0x2000,  2, PIC16F15324_DEBUG   }
+};
+
 static const gp_cfg_directive_t PIC16F15325_8007[] = {
   { "FEXTOSC" , 0x0007,  8, PIC16F15313_FEXTOSC  },
   { "RSTOSC"  , 0x0070,  8, PIC16F15325_RSTOSC   },
@@ -5697,7 +5749,7 @@
   { "BORV"   , 0x0200,  2, PIC16F18313_BORV    },
   { "PPS1WAY", 0x0800,  2, PIC16F15313_PPS1WAY },
   { "STVREN" , 0x1000,  2, PIC16F15313_STVREN  },
-  { "DEBUG"  , 0x2000,  2, PIC16F18313_DEBUG   }
+  { "DEBUG"  , 0x2000,  2, PIC16F15324_DEBUG   }
 };
 
 static const gp_cfg_directive_t PIC16F18313_8009[] = {
@@ -5710,18 +5762,29 @@
   { "CPD", 0x0002,  2, PIC16F18313_CPD }
 };
 
-static const gp_cfg_directive_t PIC16F18854_8008[] = {
+static const gp_cfg_directive_t PIC16F18426_8008[] = {
   { "MCLRE"  , 0x0001,  2, PIC16F15313_MCLRE   },
-  { "PWRTE"  , 0x0002,  2, PIC16F15313_PWRTE   },
+  { "PWRTS"  , 0x0006,  4, PIC16F18426_PWRTS   },
   { "LPBOREN", 0x0020,  2, PIC16F15313_LPBOREN },
   { "BOREN"  , 0x00C0,  4, PIC16F15313_BOREN   },
   { "BORV"   , 0x0200,  2, PIC16F15313_BORV    },
-  { "ZCD"    , 0x0400,  2, PIC16F15313_ZCD     },
+  { "ZCDDIS" , 0x0400,  2, PIC16F18426_ZCDDIS  },
   { "PPS1WAY", 0x0800,  2, PIC16F15313_PPS1WAY },
-  { "STVREN" , 0x1000,  2, PIC16F15313_STVREN  },
-  { "DEBUG"  , 0x2000,  2, PIC16F18313_DEBUG   }
+  { "STVREN" , 0x1000,  2, PIC16F15313_STVREN  }
 };
 
+static const gp_cfg_directive_t PIC16F18426_800A[] = {
+  { "BBSIZE", 0x0007,  8, PIC16F15313_BBSIZE },
+  { "BBEN"  , 0x0008,  2, PIC16F15313_BBEN   },
+  { "SAFEN" , 0x0010,  2, PIC16F15313_SAFEN  },
+  { "WRTAPP", 0x0080,  2, PIC16F15313_WRTAPP },
+  { "WRTB"  , 0x0100,  2, PIC16F15313_WRTB   },
+  { "WRTC"  , 0x0200,  2, PIC16F15313_WRTC   },
+  { "WRTD"  , 0x0400,  2, PIC16F18426_WRTD   },
+  { "WRTSAF", 0x0800,  2, PIC16F15313_WRTSAF },
+  { "LVP"   , 0x2000,  2, PIC12F1501_LVP     }
+};
+
 static const gp_cfg_directive_t PIC16F18854_8009[] = {
   { "WDTCPS", 0x001F, 32, PIC16F15313_WDTCPS },
   { "WDTE"  , 0x0060,  4, PIC12F1612_WDTE    },
@@ -5747,25 +5810,25 @@
   { "BOREN"  , 0x00C0,  4, PIC16F15313_BOREN   },
   { "BORV"   , 0x0200,  2, PIC16F15313_BORV    },
   { "ZCD"    , 0x0400,  2, PIC16F15313_ZCD     },
-  { "ZCDDIS" , 0x0400,  2, PIC16F18857_ZCDDIS  },
+  { "ZCDDIS" , 0x0400,  2, PIC16F18426_ZCDDIS  },
   { "PPS1WAY", 0x0800,  2, PIC16F15313_PPS1WAY },
   { "STVREN" , 0x1000,  2, PIC16F15313_STVREN  },
-  { "DEBUG"  , 0x2000,  2, PIC16F18313_DEBUG   }
+  { "DEBUG"  , 0x2000,  2, PIC16F15324_DEBUG   }
 };
 
-static const gp_cfg_directive_t PIC16F19195_8007[] = {
-  { "FEXTOSC" , 0x0007,  4, PIC16F19195_FEXTOSC  },
+static const gp_cfg_directive_t PIC16F19155_8007[] = {
+  { "FEXTOSC" , 0x0007,  4, PIC16F19155_FEXTOSC  },
   { "RSTOSC"  , 0x0070,  8, PIC16F15325_RSTOSC   },
   { "CLKOUTEN", 0x0100,  2, PIC16F15313_CLKOUTEN },
-  { "VBATEN"  , 0x0200,  2, PIC16F19195_VBATEN   },
-  { "LCDPEN"  , 0x0400,  2, PIC16F19195_LCDPEN   },
+  { "VBATEN"  , 0x0200,  2, PIC16F19155_VBATEN   },
+  { "LCDPEN"  , 0x0400,  2, PIC16F19155_LCDPEN   },
   { "CSWEN"   , 0x0800,  2, PIC16F15313_CSWEN    },
   { "FCMEN"   , 0x2000,  2, PIC12F1822_FCMEN     }
 };
 
-static const gp_cfg_directive_t PIC16F19195_8008[] = {
+static const gp_cfg_directive_t PIC16F19155_8008[] = {
   { "MCLRE"  , 0x0001,  2, PIC16F15313_MCLRE   },
-  { "PWRTE"  , 0x0006,  4, PIC16F19195_PWRTE   },
+  { "PWRTE"  , 0x0006,  4, PIC16F19155_PWRTE   },
   { "LPBOREN", 0x0020,  2, PIC16F15313_LPBOREN },
   { "BOREN"  , 0x00C0,  4, PIC16F15313_BOREN   },
   { "BORV"   , 0x0200,  2, PIC16F15313_BORV    },
@@ -5774,18 +5837,30 @@
   { "STVREN" , 0x1000,  2, PIC16F15313_STVREN  }
 };
 
-static const gp_cfg_directive_t PIC16F19195_800A[] = {
-  { "BBSIZE", 0x0007,  8, PIC16F19195_BBSIZE },
+static const gp_cfg_directive_t PIC16F19155_800A[] = {
+  { "BBSIZE", 0x0007,  8, PIC16F19155_BBSIZE },
   { "BBEN"  , 0x0008,  2, PIC16F15313_BBEN   },
   { "SAFEN" , 0x0010,  2, PIC16F15313_SAFEN  },
   { "WRTAPP", 0x0080,  2, PIC16F15313_WRTAPP },
   { "WRTB"  , 0x0100,  2, PIC16F15313_WRTB   },
   { "WRTC"  , 0x0200,  2, PIC16F15313_WRTC   },
-  { "WRTD"  , 0x0400,  2, PIC16F19195_WRTD   },
+  { "WRTD"  , 0x0400,  2, PIC16F18426_WRTD   },
   { "WRTSAF", 0x0800,  2, PIC16F15313_WRTSAF },
   { "LVP"   , 0x2000,  2, PIC12F1501_LVP     }
 };
 
+static const gp_cfg_directive_t PIC16F19195_8008[] = {
+  { "MCLRE"  , 0x0001,  2, PIC16F15313_MCLRE   },
+  { "PWRTE"  , 0x0006,  4, PIC16F19155_PWRTE   },
+  { "LPBOREN", 0x0020,  2, PIC16F15313_LPBOREN },
+  { "BOREN"  , 0x00C0,  4, PIC16F15313_BOREN   },
+  { "BORV"   , 0x0200,  2, PIC16F15313_BORV    },
+  { "ZCD"    , 0x0400,  2, PIC16F15313_ZCD     },
+  { "PPS1WAY", 0x0800,  2, PIC16F15313_PPS1WAY },
+  { "STVREN" , 0x1000,  2, PIC16F15313_STVREN  },
+  { "DEBUG"  , 0x2000,  2, PIC16F15324_DEBUG   }
+};
+
 static const gp_cfg_directive_t PIC16LF1782_8008[] = {
   { "WRT"   , 0x0003,  4, PIC12F1501_WRT    },
   { "PLLEN" , 0x0100,  2, PIC12F1571_PLLEN  },
@@ -6123,6 +6198,11 @@
   { "DEBUG" , 0x0080,  2, MCV20USB_DEBUG    }
 };
 
+static const gp_cfg_directive_t PIC18F24Q10_300000[] = {
+  { "FEXTOSC", 0x0007,  8, PIC16F15313_FEXTOSC },
+  { "RSTOSC" , 0x0070,  8, PIC18F24Q10_RSTOSC  }
+};
+
 static const gp_cfg_directive_t PIC18F25J10_7FF8[] = {
   { "WDTEN" , 0x0001,  2, MCV20USB_WDTEN     },
   { "STVREN", 0x0020,  2, PIC18F24J10_STVREN },
@@ -6355,6 +6435,13 @@
   { "LS48MHZ", 0x0008,  2, PIC18F26J53_LS48MHZ }
 };
 
+static const gp_cfg_directive_t PIC18F26K42_300006[] = {
+  { "BBSIZE", 0x0007,  6, PIC18F26K42_BBSIZE },
+  { "BBEN"  , 0x0008,  2, PIC16F15313_BBEN   },
+  { "SAFEN" , 0x0010,  2, PIC16F15313_SAFEN  },
+  { "WRTAPP", 0x0080,  2, PIC16F15313_WRTAPP }
+};
+
 static const gp_cfg_directive_t PIC18F27J13_1FFF8[] = {
   { "WDTEN"   , 0x0001,  2, MCV20USB_WDTEN       },
   { "PLLDIV"  , 0x000E,  8, PIC18F24J50_PLLDIV   },
@@ -6443,6 +6530,13 @@
   { "EBTR7", 0x0080,  2, PIC18F27K40_EBTR7 }
 };
 
+static const gp_cfg_directive_t PIC18F27K42_300006[] = {
+  { "BBSIZE", 0x0007,  7, PIC18F27K42_BBSIZE },
+  { "BBEN"  , 0x0008,  2, PIC16F15313_BBEN   },
+  { "SAFEN" , 0x0010,  2, PIC16F15313_SAFEN  },
+  { "WRTAPP", 0x0080,  2, PIC16F15313_WRTAPP }
+};
+
 static const gp_cfg_directive_t PIC18F43K22_300005[] = {
   { "CCP2MX", 0x0001,  2, PIC18F23K22_CCP2MX },
   { "PBADEN", 0x0002,  2, PIC18F23K20_PBADEN },
@@ -8232,9 +8326,17 @@
   { 0x00800B, 0x3FFF,  1, PIC16F15313_800B    }
 };
 
+static const gp_cfg_addr_t PIC16F15324_addrs[] = {
+  { 0x008007, 0x3FFF,  5, PIC16F15313_8007    },
+  { 0x008008, 0x3FFF,  9, PIC16F15324_8008    },
+  { 0x008009, 0x3FFF,  4, PIC16F15313_8009    },
+  { 0x00800A, 0x3FFF,  8, PIC16F15313_800A    },
+  { 0x00800B, 0x3FFF,  1, PIC16F15313_800B    }
+};
+
 static const gp_cfg_addr_t PIC16F15325_addrs[] = {
   { 0x008007, 0x3FFF,  5, PIC16F15325_8007    },
-  { 0x008008, 0x3FFF,  8, PIC16F15313_8008    },
+  { 0x008008, 0x3FFF,  9, PIC16F15324_8008    },
   { 0x008009, 0x3FFF,  4, PIC16F15325_8009    },
   { 0x00800A, 0x3FFF,  8, PIC16F15313_800A    },
   { 0x00800B, 0x3FFF,  1, PIC16F15313_800B    }
@@ -8289,9 +8391,17 @@
   { 0x00800A, 0xFFFF,  2, PIC16F18313_800A    }
 };
 
+static const gp_cfg_addr_t PIC16F18426_addrs[] = {
+  { 0x008007, 0x3FFF,  5, PIC16F15325_8007    },
+  { 0x008008, 0x3FFF,  8, PIC16F18426_8008    },
+  { 0x008009, 0x3FFF,  4, PIC16F15325_8009    },
+  { 0x00800A, 0x3FFF,  9, PIC16F18426_800A    },
+  { 0x00800B, 0x3FFF,  1, PIC16F15313_800B    }
+};
+
 static const gp_cfg_addr_t PIC16F18854_addrs[] = {
   { 0x008007, 0x3FFF,  5, PIC16F15325_8007    },
-  { 0x008008, 0x3FFF,  9, PIC16F18854_8008    },
+  { 0x008008, 0x3FFF,  9, PIC16F15324_8008    },
   { 0x008009, 0x3FFF,  4, PIC16F18854_8009    },
   { 0x00800A, 0x3FFF,  3, PIC16F18854_800A    },
   { 0x00800B, 0x3FFF,  2, PIC16F18854_800B    }
@@ -8305,11 +8415,19 @@
   { 0x00800B, 0x3FFF,  2, PIC16F18854_800B    }
 };
 
+static const gp_cfg_addr_t PIC16F19155_addrs[] = {
+  { 0x008007, 0x3FFF,  7, PIC16F19155_8007    },
+  { 0x008008, 0x3FFF,  8, PIC16F19155_8008    },
+  { 0x008009, 0x3FFF,  4, PIC16F15325_8009    },
+  { 0x00800A, 0x3FFF,  9, PIC16F19155_800A    },
+  { 0x00800B, 0x3FFF,  1, PIC16F15313_800B    }
+};
+
 static const gp_cfg_addr_t PIC16F19195_addrs[] = {
-  { 0x008007, 0x3FFF,  7, PIC16F19195_8007    },
-  { 0x008008, 0x3FFF,  8, PIC16F19195_8008    },
-  { 0x008009, 0x3FFF,  4, PIC16F18854_8009    },
-  { 0x00800A, 0x3FFF,  9, PIC16F19195_800A    },
+  { 0x008007, 0x3FFF,  7, PIC16F19155_8007    },
+  { 0x008008, 0x3FFF,  9, PIC16F19195_8008    },
+  { 0x008009, 0x3FFF,  4, PIC16F15325_8009    },
+  { 0x00800A, 0x3FFF,  9, PIC16F19155_800A    },
   { 0x00800B, 0x3FFF,  1, PIC16F15313_800B    }
 };
 
@@ -8839,6 +8957,20 @@
   { 0x30000D, 0x40,  1, MCV20USB_30000D     }
 };
 
+static const gp_cfg_addr_t PIC18F24Q10_addrs[] = {
+  { 0x300000, 0xFF,  2, PIC18F24Q10_300000  },
+  { 0x300001, 0xFF,  3, PIC18F24K40_300001  },
+  { 0x300002, 0xFF,  4, PIC18F24K40_300002  },
+  { 0x300003, 0xFF,  6, PIC18F24K40_300003  },
+  { 0x300004, 0xFF,  2, PIC18F24K40_300004  },
+  { 0x300005, 0xFF,  2, PIC18F24K40_300005  },
+  { 0x300006, 0xFF,  2, PIC18F24K40_300006  },
+  { 0x300007, 0xFF,  5, PIC18F24K40_300007  },
+  { 0x300008, 0xFF,  2, PIC18F24K40_300008  },
+  { 0x30000A, 0xFF,  2, PIC18F24K40_30000A  },
+  { 0x30000B, 0xFF,  1, PIC18F24K40_30000B  }
+};
+
 static const gp_cfg_addr_t PIC18F2510_addrs[] = {
   { 0x300001, 0x07,  3, PIC18F2410_300001   },
   { 0x300002, 0x1F,  3, PIC18F2410_300002   },
@@ -9106,6 +9238,20 @@
   { 0x30000D, 0x40,  1, MCV20USB_30000D     }
 };
 
+static const gp_cfg_addr_t PIC18F25Q10_addrs[] = {
+  { 0x300000, 0xFF,  2, PIC18F24Q10_300000  },
+  { 0x300001, 0xFF,  3, PIC18F24K40_300001  },
+  { 0x300002, 0xFF,  4, PIC18F24K40_300002  },
+  { 0x300003, 0xFF,  6, PIC18F24K40_300003  },
+  { 0x300004, 0xFF,  2, PIC18F24K40_300004  },
+  { 0x300005, 0xFF,  2, PIC18F24K40_300005  },
+  { 0x300006, 0xFF,  4, PIC18F25K40_300006  },
+  { 0x300007, 0xFF,  5, PIC18F24K40_300007  },
+  { 0x300008, 0xFF,  2, PIC18F24K40_300008  },
+  { 0x30000A, 0xFF,  4, PIC18F25K40_30000A  },
+  { 0x30000B, 0xFF,  1, PIC18F24K40_30000B  }
+};
+
 static const gp_cfg_addr_t PIC18F2680_addrs[] = {
   { 0x300001, 0x07,  3, PIC18F2480_300001   },
   { 0x300002, 0x1F,  3, PIC18F2480_300002   },
@@ -9192,6 +9338,18 @@
   { 0x00FFFF, 0xFB,  3, PIC18F26J53_FFFF    }
 };
 
+static const gp_cfg_addr_t PIC18F26K42_addrs[] = {
+  { 0x300000, 0xFF,  2, PIC18F24K40_300000  },
+  { 0x300001, 0xFF,  4, PIC18F24K42_300001  },
+  { 0x300002, 0xFF,  6, PIC18F24K42_300002  },
+  { 0x300003, 0xFF,  6, PIC18F24K42_300003  },
+  { 0x300004, 0xFF,  2, PIC18F24K40_300004  },
+  { 0x300005, 0xFF,  2, PIC18F24K42_300005  },
+  { 0x300006, 0xFF,  4, PIC18F26K42_300006  },
+  { 0x300007, 0xFF,  5, PIC18F24K42_300007  },
+  { 0x300008, 0xFF,  1, PIC18F24K42_300008  }
+};
+
 static const gp_cfg_addr_t PIC18F27J13_addrs[] = {
   { 0x01FFF8, 0xFF,  5, PIC18F27J13_1FFF8   },
   { 0x01FFF9, 0xF4,  1, PIC18F27J13_1FFF9   },
@@ -9228,6 +9386,18 @@
   { 0x30000B, 0xFF,  1, PIC18F24K40_30000B  }
 };
 
+static const gp_cfg_addr_t PIC18F27K42_addrs[] = {
+  { 0x300000, 0xFF,  2, PIC18F24K40_300000  },
+  { 0x300001, 0xFF,  4, PIC18F24K42_300001  },
+  { 0x300002, 0xFF,  6, PIC18F24K42_300002  },
+  { 0x300003, 0xFF,  6, PIC18F24K42_300003  },
+  { 0x300004, 0xFF,  2, PIC18F24K40_300004  },
+  { 0x300005, 0xFF,  2, PIC18F24K42_300005  },
+  { 0x300006, 0xFF,  4, PIC18F27K42_300006  },
+  { 0x300007, 0xFF,  5, PIC18F24K42_300007  },
+  { 0x300008, 0xFF,  1, PIC18F24K42_300008  }
+};
+
 static const gp_cfg_addr_t PIC18F4331_addrs[] = {
   { 0x300001, 0xCF,  3, PIC18F2331_300001   },
   { 0x300002, 0x0F,  3, PIC18F2331_300002   },
@@ -10449,6 +10619,18 @@
   { 0x00FFFF, 0xF1,  1, PIC18F26J11_FFFF    }
 };
 
+static const gp_cfg_addr_t PIC18LF26K42_addrs[] = {
+  { 0x300000, 0xFF,  2, PIC18F24K40_300000  },
+  { 0x300001, 0xFF,  4, PIC18F24K42_300001  },
+  { 0x300002, 0xFF,  6, PIC18F24K42_300002  },
+  { 0x300003, 0xFF,  6, PIC18LF24K42_300003 },
+  { 0x300004, 0xFF,  2, PIC18F24K40_300004  },
+  { 0x300005, 0xFF,  2, PIC18F24K42_300005  },
+  { 0x300006, 0xFF,  4, PIC18F26K42_300006  },
+  { 0x300007, 0xFF,  5, PIC18F24K42_300007  },
+  { 0x300008, 0xFF,  1, PIC18F24K42_300008  }
+};
+
 static const gp_cfg_addr_t PIC18LF27K40_addrs[] = {
   { 0x300000, 0xFF,  2, PIC18F24K40_300000  },
   { 0x300001, 0xFF,  3, PIC18F24K40_300001  },
@@ -10463,6 +10645,18 @@
   { 0x30000B, 0xFF,  1, PIC18F24K40_30000B  }
 };
 
+static const gp_cfg_addr_t PIC18LF27K42_addrs[] = {
+  { 0x300000, 0xFF,  2, PIC18F24K40_300000  },
+  { 0x300001, 0xFF,  4, PIC18F24K42_300001  },
+  { 0x300002, 0xFF,  6, PIC18F24K42_300002  },
+  { 0x300003, 0xFF,  6, PIC18LF24K42_300003 },
+  { 0x300004, 0xFF,  2, PIC18F24K40_300004  },
+  { 0x300005, 0xFF,  2, PIC18F24K42_300005  },
+  { 0x300006, 0xFF,  4, PIC18F27K42_300006  },
+  { 0x300007, 0xFF,  5, PIC18F24K42_300007  },
+  { 0x300008, 0xFF,  1, PIC18F24K42_300008  }
+};
+
 static const gp_cfg_addr_t PIC18LF65K40_addrs[] = {
   { 0x300000, 0xFF,  2, PIC18F65K40_300000  },
   { 0x300001, 0xFF,  3, PIC18F24K40_300001  },
@@ -10531,6 +10725,7 @@
   { "MCP19124"       ,  1, MCP19124_addrs      },
   { "MCP19125"       ,  1, MCP19124_addrs      },
   { "MCP19126"       ,  1, MCP19114_addrs      },
+  { "MCP19128"       ,  1, MCP19114_addrs      },
   { "MCP19214"       ,  1, MCP19114_addrs      },
   { "MCP19215"       ,  1, MCP19114_addrs      },
   { "MCP19625"       ,  1, MCP19110_addrs      },
@@ -10700,9 +10895,9 @@
   { "PIC16F1527"     ,  2, PIC16F1512_addrs    },
   { "PIC16F15313"    ,  5, PIC16F15313_addrs   },
   { "PIC16F15323"    ,  5, PIC16F15313_addrs   },
-  { "PIC16F15324"    ,  5, PIC16F15313_addrs   },
+  { "PIC16F15324"    ,  5, PIC16F15324_addrs   },
   { "PIC16F15325"    ,  5, PIC16F15325_addrs   },
-  { "PIC16F15344"    ,  5, PIC16F15313_addrs   },
+  { "PIC16F15344"    ,  5, PIC16F15324_addrs   },
   { "PIC16F15345"    ,  5, PIC16F15325_addrs   },
   { "PIC16F15354"    ,  5, PIC16F15325_addrs   },
   { "PIC16F15355"    ,  5, PIC16F15325_addrs   },
@@ -10763,6 +10958,8 @@
   { "PIC16F18344"    ,  4, PIC16F18313_addrs   },
   { "PIC16F18345"    ,  4, PIC16F18313_addrs   },
   { "PIC16F18346"    ,  4, PIC16F18313_addrs   },
+  { "PIC16F18426"    ,  5, PIC16F18426_addrs   },
+  { "PIC16F18446"    ,  5, PIC16F18426_addrs   },
   { "PIC16F1847"     ,  2, PIC12F1822_addrs    },
   { "PIC16F18854"    ,  5, PIC16F18854_addrs   },
   { "PIC16F18855"    ,  5, PIC16F18854_addrs   },
@@ -10771,6 +10968,12 @@
   { "PIC16F18875"    ,  5, PIC16F18857_addrs   },
   { "PIC16F18876"    ,  5, PIC16F18854_addrs   },
   { "PIC16F18877"    ,  5, PIC16F18857_addrs   },
+  { "PIC16F19155"    ,  5, PIC16F19155_addrs   },
+  { "PIC16F19156"    ,  5, PIC16F19155_addrs   },
+  { "PIC16F19175"    ,  5, PIC16F19155_addrs   },
+  { "PIC16F19176"    ,  5, PIC16F19155_addrs   },
+  { "PIC16F19185"    ,  5, PIC16F19155_addrs   },
+  { "PIC16F19186"    ,  5, PIC16F19155_addrs   },
   { "PIC16F19195"    ,  5, PIC16F19195_addrs   },
   { "PIC16F19196"    ,  5, PIC16F19195_addrs   },
   { "PIC16F19197"    ,  5, PIC16F19195_addrs   },
@@ -10881,9 +11084,9 @@
   { "PIC16LF1527"    ,  2, PIC16F1508_addrs    },
   { "PIC16LF15313"   ,  5, PIC16F15313_addrs   },
   { "PIC16LF15323"   ,  5, PIC16F15313_addrs   },
-  { "PIC16LF15324"   ,  5, PIC16F15313_addrs   },
+  { "PIC16LF15324"   ,  5, PIC16F15324_addrs   },
   { "PIC16LF15325"   ,  5, PIC16F15325_addrs   },
-  { "PIC16LF15344"   ,  5, PIC16F15313_addrs   },
+  { "PIC16LF15344"   ,  5, PIC16F15324_addrs   },
   { "PIC16LF15345"   ,  5, PIC16F15325_addrs   },
   { "PIC16LF15354"   ,  5, PIC16F15325_addrs   },
   { "PIC16LF15355"   ,  5, PIC16F15325_addrs   },
@@ -10948,6 +11151,8 @@
   { "PIC16LF18344"   ,  4, PIC16F18313_addrs   },
   { "PIC16LF18345"   ,  4, PIC16F18313_addrs   },
   { "PIC16LF18346"   ,  4, PIC16F18313_addrs   },
+  { "PIC16LF18426"   ,  5, PIC16F18426_addrs   },
+  { "PIC16LF18446"   ,  5, PIC16F18426_addrs   },
   { "PIC16LF1847"    ,  2, PIC12F1822_addrs    },
   { "PIC16LF18854"   ,  5, PIC16F18854_addrs   },
   { "PIC16LF18855"   ,  5, PIC16F18857_addrs   },
@@ -10961,6 +11166,12 @@
   { "PIC16LF1904"    ,  2, PIC16LF1554_addrs   },
   { "PIC16LF1906"    ,  2, PIC16LF1554_addrs   },
   { "PIC16LF1907"    ,  2, PIC16LF1554_addrs   },
+  { "PIC16LF19155"   ,  5, PIC16F19155_addrs   },
+  { "PIC16LF19156"   ,  5, PIC16F19155_addrs   },
+  { "PIC16LF19175"   ,  5, PIC16F19155_addrs   },
+  { "PIC16LF19176"   ,  5, PIC16F19155_addrs   },
+  { "PIC16LF19185"   ,  5, PIC16F19155_addrs   },
+  { "PIC16LF19186"   ,  5, PIC16F19155_addrs   },
   { "PIC16LF19195"   ,  5, PIC16F19195_addrs   },
   { "PIC16LF19196"   ,  5, PIC16F19195_addrs   },
   { "PIC16LF19197"   ,  5, PIC16F19195_addrs   },
@@ -10987,6 +11198,7 @@
   { "PIC16LF724"     ,  2, PIC16F722_addrs     },
   { "PIC16LF726"     ,  2, PIC16F722_addrs     },
   { "PIC16LF727"     ,  2, PIC16F722_addrs     },
+  { "PIC16LF73"      ,  1, PIC16CR73_addrs     },
   { "PIC16LF74"      ,  1, PIC16CR73_addrs     },
   { "PIC16LF747"     ,  2, PIC16F737_addrs     },
   { "PIC16LF76"      ,  1, PIC16CR73_addrs     },
@@ -11054,6 +11266,7 @@
   { "PIC18F24K40"    , 11, PIC18F24K40_addrs   },
   { "PIC18F24K42"    ,  9, PIC18F24K42_addrs   },
   { "PIC18F24K50"    , 12, PIC18F24K50_addrs   },
+  { "PIC18F24Q10"    , 11, PIC18F24Q10_addrs   },
   { "PIC18F2510"     , 11, PIC18F2510_addrs    },
   { "PIC18F2515"     , 11, PIC18F2515_addrs    },
   { "PIC18F252"      , 11, PIC18F252_addrs     },
@@ -11075,6 +11288,8 @@
   { "PIC18F25K42"    ,  9, PIC18F25K42_addrs   },
   { "PIC18F25K50"    , 12, PIC18F25K50_addrs   },
   { "PIC18F25K80"    , 12, PIC18F25K80_addrs   },
+  { "PIC18F25K83"    ,  9, PIC18F25K42_addrs   },
+  { "PIC18F25Q10"    , 11, PIC18F25Q10_addrs   },
   { "PIC18F2610"     , 11, PIC18F2510_addrs    },
   { "PIC18F2620"     , 11, PIC18F2520_addrs    },
   { "PIC18F2680"     , 11, PIC18F2680_addrs    },
@@ -11087,10 +11302,13 @@
   { "PIC18F26K20"    , 11, PIC18F25K20_addrs   },
   { "PIC18F26K22"    , 11, PIC18F25K22_addrs   },
   { "PIC18F26K40"    , 11, PIC18F25K40_addrs   },
+  { "PIC18F26K42"    ,  9, PIC18F26K42_addrs   },
   { "PIC18F26K80"    , 12, PIC18F25K80_addrs   },
+  { "PIC18F26K83"    ,  9, PIC18F26K42_addrs   },
   { "PIC18F27J13"    ,  8, PIC18F27J13_addrs   },
   { "PIC18F27J53"    ,  8, PIC18F27J53_addrs   },
   { "PIC18F27K40"    , 11, PIC18F27K40_addrs   },
+  { "PIC18F27K42"    ,  9, PIC18F27K42_addrs   },
   { "PIC18F4220"     , 11, PIC18F2220_addrs    },
   { "PIC18F4221"     , 11, PIC18F2221_addrs    },
   { "PIC18F4320"     , 11, PIC18F2320_addrs    },
@@ -11132,6 +11350,7 @@
   { "PIC18F45K20"    , 11, PIC18F25K20_addrs   },
   { "PIC18F45K22"    , 11, PIC18F45K22_addrs   },
   { "PIC18F45K40"    , 11, PIC18F25K40_addrs   },
+  { "PIC18F45K42"    ,  9, PIC18F25K42_addrs   },
   { "PIC18F45K50"    , 12, PIC18F45K50_addrs   },
   { "PIC18F45K80"    , 12, PIC18F25K80_addrs   },
   { "PIC18F4610"     , 11, PIC18F2510_addrs    },
@@ -11146,10 +11365,15 @@
   { "PIC18F46K20"    , 11, PIC18F25K20_addrs   },
   { "PIC18F46K22"    , 11, PIC18F45K22_addrs   },
   { "PIC18F46K40"    , 11, PIC18F25K40_addrs   },
+  { "PIC18F46K42"    ,  9, PIC18F26K42_addrs   },
   { "PIC18F46K80"    , 12, PIC18F25K80_addrs   },
   { "PIC18F47J13"    ,  8, PIC18F27J13_addrs   },
   { "PIC18F47J53"    ,  8, PIC18F27J53_addrs   },
   { "PIC18F47K40"    , 11, PIC18F27K40_addrs   },
+  { "PIC18F47K42"    ,  9, PIC18F27K42_addrs   },
+  { "PIC18F55K42"    ,  9, PIC18F25K42_addrs   },
+  { "PIC18F56K42"    ,  9, PIC18F26K42_addrs   },
+  { "PIC18F57K42"    ,  9, PIC18F27K42_addrs   },
   { "PIC18F6310"     ,  6, PIC18F6310_addrs    },
   { "PIC18F6390"     ,  6, PIC18F6390_addrs    },
   { "PIC18F6393"     ,  6, PIC18F6390_addrs    },
@@ -11324,6 +11548,7 @@
   { "PIC18LF25K42"   ,  9, PIC18LF25K42_addrs  },
   { "PIC18LF25K50"   , 12, PIC18F25K50_addrs   },
   { "PIC18LF25K80"   , 12, PIC18F25K80_addrs   },
+  { "PIC18LF25K83"   ,  9, PIC18F25K42_addrs   },
   { "PIC18LF2610"    , 11, PIC18F2510_addrs    },
   { "PIC18LF2620"    , 11, PIC18F2520_addrs    },
   { "PIC18LF2680"    , 11, PIC18F2680_addrs    },
@@ -11335,10 +11560,13 @@
   { "PIC18LF26J53"   ,  8, PIC18F26J53_addrs   },
   { "PIC18LF26K22"   , 11, PIC18F25K22_addrs   },
   { "PIC18LF26K40"   , 11, PIC18LF25K40_addrs  },
+  { "PIC18LF26K42"   ,  9, PIC18LF26K42_addrs  },
   { "PIC18LF26K80"   , 12, PIC18F25K80_addrs   },
+  { "PIC18LF26K83"   ,  9, PIC18F26K42_addrs   },
   { "PIC18LF27J13"   ,  8, PIC18F27J13_addrs   },
   { "PIC18LF27J53"   ,  8, PIC18F27J53_addrs   },
   { "PIC18LF27K40"   , 11, PIC18LF27K40_addrs  },
+  { "PIC18LF27K42"   ,  9, PIC18LF27K42_addrs  },
   { "PIC18LF4220"    , 11, PIC18F2220_addrs    },
   { "PIC18LF4221"    , 11, PIC18F2221_addrs    },
   { "PIC18LF4320"    , 11, PIC18F2320_addrs    },
@@ -11377,6 +11605,7 @@
   { "PIC18LF45J50"   ,  8, PIC18LF25J50_addrs  },
   { "PIC18LF45K22"   , 11, PIC18F45K22_addrs   },
   { "PIC18LF45K40"   , 11, PIC18LF25K40_addrs  },
+  { "PIC18LF45K42"   ,  9, PIC18LF25K42_addrs  },
   { "PIC18LF45K50"   , 12, PIC18F45K50_addrs   },
   { "PIC18LF45K80"   , 12, PIC18F25K80_addrs   },
   { "PIC18LF4610"    , 11, PIC18F2510_addrs    },
@@ -11390,10 +11619,15 @@
   { "PIC18LF46J53"   ,  8, PIC18F26J53_addrs   },
   { "PIC18LF46K22"   , 11, PIC18F45K22_addrs   },
   { "PIC18LF46K40"   , 11, PIC18LF25K40_addrs  },
+  { "PIC18LF46K42"   ,  9, PIC18LF26K42_addrs  },
   { "PIC18LF46K80"   , 12, PIC18F25K80_addrs   },
   { "PIC18LF47J13"   ,  8, PIC18F27J13_addrs   },
   { "PIC18LF47J53"   ,  8, PIC18F27J53_addrs   },
   { "PIC18LF47K40"   , 11, PIC18LF27K40_addrs  },
+  { "PIC18LF47K42"   ,  9, PIC18LF27K42_addrs  },
+  { "PIC18LF55K42"   ,  9, PIC18LF25K42_addrs  },
+  { "PIC18LF56K42"   ,  9, PIC18LF26K42_addrs  },
+  { "PIC18LF57K42"   ,  9, PIC18LF27K42_addrs  },
   { "PIC18LF6310"    ,  6, PIC18F6310_addrs    },
   { "PIC18LF6390"    ,  6, PIC18F6390_addrs    },
   { "PIC18LF6393"    ,  6, PIC18F6390_addrs    },
@@ -11446,4 +11680,4 @@
   { "RF675K"         ,  1, PIC12F629_addrs     }
 };
 
-const int gp_cfg_device_count = 928;
+const int gp_cfg_device_count = 968;
--- a/gputils/libgputils/gpcfg.h
+++ b/gputils/libgputils/gpcfg.h
@@ -2,13 +2,13 @@
 #ifndef __GPCFG_H__
 #define __GPCFG_H__
 
-/* This file is generated automatically by the cfg-import.pl 2014-07-16 07:44:01 UTC. */
+/* This file is generated automatically by the cfg-import.pl 2018-04-28 18:37:53 UTC. */
 
 /* gpcfg.h - header file for pic configurations
    Copyright (C) 2006
    Michael Ballbach */
 
-/*  Copyright (C) 2014-2016 Molnar Karoly
+/*  Copyright (C) 2014-2017 Molnar Karoly
 
 This file is part of gputils.
 
--- a/gputils/libgputils/gpprocessor.c
+++ b/gputils/libgputils/gpprocessor.c
@@ -559,6 +559,7 @@
   { PROC_CLASS_PIC16E   , "__18F25K40"    , { "pic18f25k40"    , "p18f25k40"      , "18f25k40"        }, 0x2540,  0,   16, 0x0F00, { 0x00, 0x5F },    -1, {     -1,     -1 }, 0x0FFF, 0x3100FF, 0x008000, { 0x008000, 0x30FFFF }, { 0x200000, 0x20000F }, { 0x300000, 0x30000B }, { 0x310000, 0x3100FF }, 0x0000, "p18f25k40.inc"    , "18f25k40_g.lkr"    , CPU_HAVE_EXTINST },
   { PROC_CLASS_PIC16E   , "__18F25K50"    , { "pic18f25k50"    , "p18f25k50"      , "18f25k50"        }, 0xD551,  0,   16, 0x0F00, { 0x00, 0x5F },    -1, {     -1,     -1 }, 0x0FFF, 0xF000FF, 0x008000, { 0x008000, 0xEFFFFF }, { 0x200000, 0x200007 }, { 0x300000, 0x30000D }, { 0xF00000, 0xF000FF }, 0x0000, "p18f25k50.inc"    , "18f25k50_g.lkr"    , CPU_HAVE_EXTINST },
   { PROC_CLASS_PIC16E   , "__18F25K80"    , { "pic18f25k80"    , "p18f25k80"      , "18f25k80"        }, 0xA580,  0,   16, 0x0F00, { 0x00, 0x5F },    -1, {     -1,     -1 }, 0x0FFF, 0xF003FF, 0x008000, { 0x008000, 0xEFFFFF }, { 0x200000, 0x200007 }, { 0x300000, 0x30000D }, { 0xF00000, 0xF003FF }, 0x0000, "p18f25k80.inc"    , "18f25k80_g.lkr"    , CPU_HAVE_EXTINST },
+  { PROC_CLASS_PIC16E   , "__18F25K83"    , { "pic18f25k83"    , "p18f25k83"      , "18f25k83"        }, 0xA2C8,  1,   64, 0x3F00, {   -1,   -1 },    -1, {     -1,     -1 }, 0x3FFF, 0x3103FF, 0x008000, { 0x008000, 0x30FFFF }, { 0x200000, 0x20000F }, { 0x300000, 0x300009 }, { 0x310000, 0x3103FF }, 0x0000, "p18f25k83.inc"    , "18f25k83_g.lkr"    , CPU_HAVE_EXTINST },
   { PROC_CLASS_PIC16E   , "__18F26J11"    , { "pic18f26j11"    , "p18f26j11"      , "18f26j11"        }, 0xD611,  0,   16, 0x0F00, { 0x00, 0x5F },    -1, {     -1,     -1 }, 0x0FFF, 0x00FFF7, 0x00FFF8, {       -1,       -1 }, {       -1,       -1 }, { 0x00FFF8, 0x00FFFF }, {       -1,       -1 }, 0x0000, "p18f26j11.inc"    , "18f26j11_g.lkr"    , CPU_HAVE_EXTINST | CPU_18FJ_FAMILY },
   { PROC_CLASS_PIC16E   , "__18F26J13"    , { "pic18f26j13"    , "p18f26j13"      , "18f26j13"        }, 0xD616,  0,   16, 0x0F00, { 0x00, 0x5F },    -1, {     -1,     -1 }, 0x0FFF, 0x00FFF7, 0x00FFF8, {       -1,       -1 }, {       -1,       -1 }, { 0x00FFF8, 0x00FFFF }, {       -1,       -1 }, 0x0000, "p18f26j13.inc"    , "18f26j13_g.lkr"    , CPU_HAVE_EXTINST | CPU_18FJ_FAMILY },
   { PROC_CLASS_PIC16E   , "__18F26J50"    , { "pic18f26j50"    , "p18f26j50"      , "18f26j50"        }, 0xD650,  0,   16, 0x0F00, { 0x00, 0x5F },    -1, {     -1,     -1 }, 0x0FFF, 0x00FFF7, 0x00FFF8, {       -1,       -1 }, {       -1,       -1 }, { 0x00FFF8, 0x00FFFF }, {       -1,       -1 }, 0x0000, "p18f26j50.inc"    , "18f26j50_g.lkr"    , CPU_HAVE_EXTINST | CPU_18FJ_FAMILY },
@@ -567,6 +568,7 @@
   { PROC_CLASS_PIC16E   , "__18F26K22"    , { "pic18f26k22"    , "p18f26k22"      , "18f26k22"        }, 0xD622,  0,   16, 0x0F00, { 0x00, 0x5F },    -1, {     -1,     -1 }, 0x0FFF, 0xF003FF, 0x010000, { 0x010000, 0xEFFFFF }, { 0x200000, 0x200007 }, { 0x300000, 0x30000D }, { 0xF00000, 0xF003FF }, 0x0000, "p18f26k22.inc"    , "18f26k22_g.lkr"    , CPU_HAVE_EXTINST },
   { PROC_CLASS_PIC16E   , "__18F26K40"    , { "pic18f26k40"    , "p18f26k40"      , "18f26k40"        }, 0x2640,  0,   16, 0x0F00, { 0x00, 0x5F },    -1, {     -1,     -1 }, 0x0FFF, 0x3103FF, 0x010000, { 0x010000, 0x30FFFF }, { 0x200000, 0x20000F }, { 0x300000, 0x30000B }, { 0x310000, 0x3103FF }, 0x0000, "p18f26k40.inc"    , "18f26k40_g.lkr"    , CPU_HAVE_EXTINST },
   { PROC_CLASS_PIC16E   , "__18F26K80"    , { "pic18f26k80"    , "p18f26k80"      , "18f26k80"        }, 0xA680,  0,   16, 0x0F00, { 0x00, 0x5F },    -1, {     -1,     -1 }, 0x0FFF, 0xF003FF, 0x010000, { 0x010000, 0xEFFFFF }, { 0x200000, 0x200007 }, { 0x300000, 0x30000D }, { 0xF00000, 0xF003FF }, 0x0000, "p18f26k80.inc"    , "18f26k80_g.lkr"    , CPU_HAVE_EXTINST },
+  { PROC_CLASS_PIC16E   , "__18F26K83"    , { "pic18f26k83"    , "p18f26k83"      , "18f26k83"        }, 0xA2C9,  1,   64, 0x3F00, {   -1,   -1 },    -1, {     -1,     -1 }, 0x3FFF, 0x3103FF, 0x010000, { 0x010000, 0x30FFFF }, { 0x200000, 0x20000F }, { 0x300000, 0x300009 }, { 0x310000, 0x3103FF }, 0x0000, "p18f26k83.inc"    , "18f26k83_g.lkr"    , CPU_HAVE_EXTINST },
   { PROC_CLASS_PIC16E   , "__18F27J13"    , { "pic18f27j13"    , "p18f27j13"      , "18f27j13"        }, 0xD711,  0,   16, 0x0F00, { 0x00, 0x5F },    -1, {     -1,     -1 }, 0x0FFF, 0x01FFF7, 0x01FFF8, {       -1,       -1 }, {       -1,       -1 }, { 0x01FFF8, 0x01FFFF }, {       -1,       -1 }, 0x0000, "p18f27j13.inc"    , "18f27j13_g.lkr"    , CPU_HAVE_EXTINST | CPU_18FJ_FAMILY },
   { PROC_CLASS_PIC16E   , "__18F27J53"    , { "pic18f27j53"    , "p18f27j53"      , "18f27j53"        }, 0xD750,  0,   16, 0x0F00, { 0x00, 0x5F },    -1, {     -1,     -1 }, 0x0FFF, 0x01FFF7, 0x01FFF8, {       -1,       -1 }, {       -1,       -1 }, { 0x01FFF8, 0x01FFFF }, {       -1,       -1 }, 0x0000, "p18f27j53.inc"    , "18f27j53_g.lkr"    , CPU_HAVE_EXTINST | CPU_18FJ_FAMILY },
   { PROC_CLASS_PIC16E   , "__18F27K40"    , { "pic18f27k40"    , "p18f27k40"      , "18f27k40"        }, 0x2740,  0,   16, 0x0F00, { 0x00, 0x5F },    -1, {     -1,     -1 }, 0x0FFF, 0x3103FF, 0x020000, { 0x020000, 0x30FFFF }, { 0x200000, 0x20000F }, { 0x300000, 0x30000B }, { 0x310000, 0x3103FF }, 0x0000, "p18f27k40.inc"    , "18f27k40_g.lkr"    , CPU_HAVE_EXTINST },
--- a/gputils/libgputils/gpreg-table.c
+++ b/gputils/libgputils/gpreg-table.c
@@ -1,5 +1,5 @@
 
-/* This file is generated automatically by the build-register-db.pl, 2017-05-13 08:15:04 UTC. */
+/* This file is generated automatically by the build-register-db.pl, 2018-04-28 19:08:34 UTC. */
 
 #include "stdhdr.h"
 #include "gpregister.h"
@@ -381,6 +381,17 @@
   { "ADACC15", 7 }
 };
 
+static const gp_bit_t p18f25k83_ADACCH_bits[]      = {
+  { "ACC8" , 0 },
+  { "ACC9" , 1 },
+  { "ACC10", 2 },
+  { "ACC11", 3 },
+  { "ACC12", 4 },
+  { "ACC13", 5 },
+  { "ACC14", 6 },
+  { "ACC15", 7 }
+};
+
 static const gp_bit_t p16f18854_ADACCL_bits[]      = {
   { "ADACC0", 0 },
   { "ADACC1", 1 },
@@ -414,6 +425,17 @@
   { "ADACC7", 7 }
 };
 
+static const gp_bit_t p18f25k83_ADACCL_bits[]      = {
+  { "ACC0", 0 },
+  { "ACC1", 1 },
+  { "ACC2", 2 },
+  { "ACC3", 3 },
+  { "ACC4", 4 },
+  { "ACC5", 5 },
+  { "ACC6", 6 },
+  { "ACC7", 7 }
+};
+
 static const gp_bit_t p16f19195_ADACCU_bits[]      = {
   { "ACC16", 0 },
   { "ACC17", 1 },
@@ -425,6 +447,17 @@
   { "ACC23", 7 }
 };
 
+static const gp_bit_t p18f25k83_ADACCU_bits[]      = {
+  { "ACC16", 0 },
+  { "ACC17", 1 },
+  { "ACC18", 2 },
+  { "ACC19", 3 },
+  { "ACC20", 4 },
+  { "ACC21", 5 },
+  { "ACC22", 6 },
+  { "ACC23", 7 }
+};
+
 static const gp_bit_t p16f18854_ADACQ_bits[]       = {
   { "ADACQ0", 0 },
   { "ADACQ1", 1 },
@@ -455,6 +488,14 @@
   { "ACQ12", 4 }
 };
 
+static const gp_bit_t p18f25k83_ADACQH_bits[]      = {
+  { "ACQ8" , 0 },
+  { "ACQ9" , 1 },
+  { "ACQ10", 2 },
+  { "ACQ11", 3 },
+  { "ACQ12", 4 }
+};
+
 static const gp_bit_t p16f19195_ADACQL_bits[]      = {
   { "ACQ0", 0 },
   { "ACQ1", 1 },
@@ -466,6 +507,17 @@
   { "ACQ7", 7 }
 };
 
+static const gp_bit_t p18f25k83_ADACQL_bits[]      = {
+  { "ACQ0", 0 },
+  { "ACQ1", 1 },
+  { "ACQ2", 2 },
+  { "ACQ3", 3 },
+  { "ACQ4", 4 },
+  { "ACQ5", 5 },
+  { "ACQ6", 6 },
+  { "ACQ7", 7 }
+};
+
 static const gp_bit_t p16f15324_ADACT_bits[]       = {
   { "ADACT0", 0 },
   { "ADACT1", 1 },
@@ -505,6 +557,14 @@
   { "ADACT4", 4 }
 };
 
+static const gp_bit_t p18f25k83_ADACT_bits[]       = {
+  { "ACT0", 0 },
+  { "ACT1", 1 },
+  { "ACT2", 2 },
+  { "ACT3", 3 },
+  { "ACT4", 4 }
+};
+
 static const gp_bit_t p16f15324_ADACTPPS_bits[]    = {
   { "ADACTPPS0", 0 },
   { "ADACTPPS1", 1 },
@@ -579,6 +639,14 @@
   { "ADCAP4", 4 }
 };
 
+static const gp_bit_t p18f25k83_ADCAP_bits[]       = {
+  { "ADCAP0", 0 },
+  { "ADCAP1", 1 },
+  { "ADCAP2", 2 },
+  { "ADCAP3", 3 },
+  { "ADCAP4", 4 }
+};
+
 static const gp_bit_t p18f65j94_ADCHIT0H_bits[]    = {
   { "CHH8" , 0 },
   { "CHH9" , 1 },
@@ -682,6 +750,15 @@
   { "ADCS5", 5 }
 };
 
+static const gp_bit_t p18f25k83_ADCLK_bits[]       = {
+  { "ADCS0", 0 },
+  { "ADCS1", 1 },
+  { "ADCS2", 2 },
+  { "CS3"  , 3 },
+  { "CS4"  , 4 },
+  { "CS5"  , 5 }
+};
+
 static const gp_bit_t p16f18854_ADCNT_bits[]       = {
   { "ADCNT0", 0 },
   { "ADCNT1", 1 },
@@ -715,6 +792,17 @@
   { "ADCNT7", 7 }
 };
 
+static const gp_bit_t p18f25k83_ADCNT_bits[]       = {
+  { "CNT0", 0 },
+  { "CNT1", 1 },
+  { "CNT2", 2 },
+  { "CNT3", 3 },
+  { "CNT4", 4 },
+  { "CNT5", 5 },
+  { "CNT6", 6 },
+  { "CNT7", 7 }
+};
+
 static const gp_bit_t p10f320_ADCON_bits[]         = {
   { "ADON"       , 0 },
   { "GO_NOT_DONE", 1 },
@@ -1102,6 +1190,15 @@
   { "GO"  , 1 }
 };
 
+static const gp_bit_t p18f25k83_ADCON0_bits[]      = {
+  { "ADGO", 0 },
+  { "FM0" , 2 },
+  { "FM1" , 3 },
+  { "ADCS", 4 },
+  { "CONT", 6 },
+  { "ADON", 7 }
+};
+
 static const gp_bit_t p18f86j72_ADCON0_bits[]      = {
   { "ADON"        , 0 },
   { "GO"          , 1 },
@@ -1394,6 +1491,13 @@
   { "TRIGSEL1", 7 }
 };
 
+static const gp_bit_t p18f25k83_ADCON1_bits[]      = {
+  { "DSEN"  , 0 },
+  { "ADGPOL", 5 },
+  { "ADIPEN", 6 },
+  { "PPOL"  , 7 }
+};
+
 static const gp_bit_t p18f66j90_ADCON1_bits[]      = {
   { "PCFG0"  , 0 },
   { "PCFG1"  , 1 },
@@ -1548,6 +1652,17 @@
   { "ADPSIS", 7 }
 };
 
+static const gp_bit_t p18f25k83_ADCON2_bits[]      = {
+  { "MD0" , 0 },
+  { "MD1" , 1 },
+  { "MD2" , 2 },
+  { "ACLR", 3 },
+  { "CRS0", 4 },
+  { "CRS1", 5 },
+  { "CRS2", 6 },
+  { "PSIS", 7 }
+};
+
 static const gp_bit_t ps500_ADCON2_bits[]          = {
   { "ADCS0", 0 },
   { "ADCS1", 1 },
@@ -1623,6 +1738,16 @@
   { "ADCALC2", 6 }
 };
 
+static const gp_bit_t p18f25k83_ADCON3_bits[]      = {
+  { "TMD0" , 0 },
+  { "TMD1" , 1 },
+  { "TMD2" , 2 },
+  { "SOI"  , 3 },
+  { "CALC0", 4 },
+  { "CALC1", 5 },
+  { "CALC2", 6 }
+};
+
 static const gp_bit_t p18f65j94_ADCON3H_bits[]     = {
   { "SAMC0" , 0 },
   { "SAMC1" , 1 },
@@ -1667,6 +1792,11 @@
   { "WM1_ADCON5L", 3 }
 };
 
+static const gp_bit_t p18f25k83_ADCP_bits[]        = {
+  { "CPRDY", 0 },
+  { "CPON" , 7 }
+};
+
 static const gp_bit_t p16f19195_ADCPCON0_bits[]    = {
   { "ADCPRDY", 0 },
   { "ADCPON" , 7 }
@@ -1805,6 +1935,17 @@
   { "ADERR15", 7 }
 };
 
+static const gp_bit_t p18f25k83_ADERRH_bits[]      = {
+  { "ERR8" , 0 },
+  { "ERR9" , 1 },
+  { "ERR10", 2 },
+  { "ERR11", 3 },
+  { "ERR12", 4 },
+  { "ERR13", 5 },
+  { "ERR14", 6 },
+  { "ERR15", 7 }
+};
+
 static const gp_bit_t p16f18854_ADERRL_bits[]      = {
   { "ADERR0", 0 },
   { "ADERR1", 1 },
@@ -1838,6 +1979,17 @@
   { "ADERR7", 7 }
 };
 
+static const gp_bit_t p18f25k83_ADERRL_bits[]      = {
+  { "ERR0", 0 },
+  { "ERR1", 1 },
+  { "ERR2", 2 },
+  { "ERR3", 3 },
+  { "ERR4", 4 },
+  { "ERR5", 5 },
+  { "ERR6", 6 },
+  { "ERR7", 7 }
+};
+
 static const gp_bit_t p16f18854_ADFLTRH_bits[]     = {
   { "ADFLTR8" , 0 },
   { "ADFLTR9" , 1 },
@@ -1871,6 +2023,17 @@
   { "ADFLTR15", 7 }
 };
 
+static const gp_bit_t p18f25k83_ADFLTRH_bits[]     = {
+  { "FLTR8" , 0 },
+  { "FLTR9" , 1 },
+  { "FLTR10", 2 },
+  { "FLTR11", 3 },
+  { "FLTR12", 4 },
+  { "FLTR13", 5 },
+  { "FLTR14", 6 },
+  { "FLTR15", 7 }
+};
+
 static const gp_bit_t p16f18854_ADFLTRL_bits[]     = {
   { "ADFLTR0", 0 },
   { "ADFLTR1", 1 },
@@ -1904,6 +2067,17 @@
   { "ADFLTR7", 7 }
 };
 
+static const gp_bit_t p18f25k83_ADFLTRL_bits[]     = {
+  { "FLTR0", 0 },
+  { "FLTR1", 1 },
+  { "FLTR2", 2 },
+  { "FLTR3", 3 },
+  { "FLTR4", 4 },
+  { "FLTR5", 5 },
+  { "FLTR6", 6 },
+  { "FLTR7", 7 }
+};
+
 static const gp_bit_t p16f18854_ADLTHH_bits[]      = {
   { "ADLTH8" , 0 },
   { "ADLTH9" , 1 },
@@ -1937,6 +2111,17 @@
   { "ADLTH15", 7 }
 };
 
+static const gp_bit_t p18f25k83_ADLTHH_bits[]      = {
+  { "LTH8" , 0 },
+  { "LTH9" , 1 },
+  { "LTH10", 2 },
+  { "LTH11", 3 },
+  { "LTH12", 4 },
+  { "LTH13", 5 },
+  { "LTH14", 6 },
+  { "LTH15", 7 }
+};
+
 static const gp_bit_t p16f18854_ADLTHL_bits[]      = {
   { "ADLTH0", 0 },
   { "ADLTH1", 1 },
@@ -1970,6 +2155,17 @@
   { "ADLTH7", 7 }
 };
 
+static const gp_bit_t p18f25k83_ADLTHL_bits[]      = {
+  { "LTH0", 0 },
+  { "LTH1", 1 },
+  { "LTH2", 2 },
+  { "LTH3", 3 },
+  { "LTH4", 4 },
+  { "LTH5", 5 },
+  { "LTH6", 6 },
+  { "LTH7", 7 }
+};
+
 static const gp_bit_t p16f18854_ADPCH_bits[]       = {
   { "ADPCH0", 0 },
   { "ADPCH1", 1 },
@@ -1997,6 +2193,15 @@
   { "ADPCH5", 5 }
 };
 
+static const gp_bit_t p18f25k83_ADPCH_bits[]       = {
+  { "ADPCH0", 0 },
+  { "ADPCH1", 1 },
+  { "ADPCH2", 2 },
+  { "ADPCH3", 3 },
+  { "ADPCH4", 4 },
+  { "ADPCH5", 5 }
+};
+
 static const gp_bit_t p16f18854_ADPRE_bits[]       = {
   { "ADPRE0", 0 },
   { "ADPRE1", 1 },
@@ -2027,6 +2232,14 @@
   { "PRE12", 4 }
 };
 
+static const gp_bit_t p18f25k83_ADPREH_bits[]      = {
+  { "PRE8" , 0 },
+  { "PRE9" , 1 },
+  { "PRE10", 2 },
+  { "PRE11", 3 },
+  { "PRE12", 4 }
+};
+
 static const gp_bit_t p16f19195_ADPREL_bits[]      = {
   { "PRE0", 0 },
   { "PRE1", 1 },
@@ -2038,6 +2251,17 @@
   { "PRE7", 7 }
 };
 
+static const gp_bit_t p18f25k83_ADPREL_bits[]      = {
+  { "PRE0", 0 },
+  { "PRE1", 1 },
+  { "PRE2", 2 },
+  { "PRE3", 3 },
+  { "PRE4", 4 },
+  { "PRE5", 5 },
+  { "PRE6", 6 },
+  { "PRE7", 7 }
+};
+
 static const gp_bit_t p16f18854_ADPREVH_bits[]     = {
   { "ADPREV8" , 0 },
   { "ADPREV9" , 1 },
@@ -2071,6 +2295,17 @@
   { "ADPREV15", 7 }
 };
 
+static const gp_bit_t p18f25k83_ADPREVH_bits[]     = {
+  { "PREV8" , 0 },
+  { "PREV9" , 1 },
+  { "PREV10", 2 },
+  { "PREV11", 3 },
+  { "PREV12", 4 },
+  { "PREV13", 5 },
+  { "PREV14", 6 },
+  { "PREV15", 7 }
+};
+
 static const gp_bit_t p16f18854_ADPREVL_bits[]     = {
   { "ADPREV0", 0 },
   { "ADPREV1", 1 },
@@ -2104,6 +2339,17 @@
   { "ADPREV7", 7 }
 };
 
+static const gp_bit_t p18f25k83_ADPREVL_bits[]     = {
+  { "PREV0", 0 },
+  { "PREV1", 1 },
+  { "PREV2", 2 },
+  { "PREV3", 3 },
+  { "PREV4", 4 },
+  { "PREV5", 5 },
+  { "PREV6", 6 },
+  { "PREV7", 7 }
+};
+
 static const gp_bit_t p16f18854_ADREF_bits[]       = {
   { "ADPREF0", 0 },
   { "ADPREF1", 1 },
@@ -2121,6 +2367,12 @@
   { "ADNREF" , 4 }
 };
 
+static const gp_bit_t p18f25k83_ADREF_bits[]       = {
+  { "PREF0", 0 },
+  { "PREF1", 1 },
+  { "NREF0", 4 }
+};
+
 static const gp_bit_t p10f220_ADRES_bits[]         = {
   { "ADRES0", 0 },
   { "ADRES1", 1 },
@@ -2176,6 +2428,17 @@
   { "ADRES15", 7 }
 };
 
+static const gp_bit_t p18f25k83_ADRESH_bits[]      = {
+  { "RES8" , 0 },
+  { "RES9" , 1 },
+  { "RES10", 2 },
+  { "RES11", 3 },
+  { "RES12", 4 },
+  { "RES13", 5 },
+  { "RES14", 6 },
+  { "RES15", 7 }
+};
+
 static const gp_bit_t p16f15324_ADRESL_bits[]      = {
   { "ADRESL0", 0 },
   { "ADRESL1", 1 },
@@ -2209,6 +2472,17 @@
   { "ADRES7", 7 }
 };
 
+static const gp_bit_t p18f25k83_ADRESL_bits[]      = {
+  { "RES0", 0 },
+  { "RES1", 1 },
+  { "RES2", 2 },
+  { "RES3", 3 },
+  { "RES4", 4 },
+  { "RES5", 5 },
+  { "RES6", 6 },
+  { "RES7", 7 }
+};
+
 static const gp_bit_t p16f18854_ADRPT_bits[]       = {
   { "ADRPT0", 0 },
   { "ADRPT1", 1 },
@@ -2242,6 +2516,17 @@
   { "ADRPT7", 7 }
 };
 
+static const gp_bit_t p18f25k83_ADRPT_bits[]       = {
+  { "RPT0", 0 },
+  { "RPT1", 1 },
+  { "RPT2", 2 },
+  { "RPT3", 3 },
+  { "RPT4", 4 },
+  { "RPT5", 5 },
+  { "RPT6", 6 },
+  { "RPT7", 7 }
+};
+
 static const gp_bit_t p16f18854_ADSTAT_bits[]      = {
   { "ADSTAT0", 0 },
   { "ADSTAT1", 1 },
@@ -2282,6 +2567,16 @@
   { "ADAOV"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_ADSTAT_bits[]      = {
+  { "ADSTAT0", 0 },
+  { "ADSTAT1", 1 },
+  { "STAT2"  , 2 },
+  { "MATH"   , 4 },
+  { "LTHR"   , 5 },
+  { "UTHR"   , 6 },
+  { "ADOV"   , 7 }
+};
+
 static const gp_bit_t p16f18854_ADSTPTH_bits[]     = {
   { "ADSTPT8" , 0 },
   { "ADSTPT9" , 1 },
@@ -2315,6 +2610,17 @@
   { "ADSTPT15", 7 }
 };
 
+static const gp_bit_t p18f25k83_ADSTPTH_bits[]     = {
+  { "STPT8" , 0 },
+  { "STPT9" , 1 },
+  { "STPT10", 2 },
+  { "STPT11", 3 },
+  { "STPT12", 4 },
+  { "STPT13", 5 },
+  { "STPT15", 6 },
+  { "STPT16", 7 }
+};
+
 static const gp_bit_t p16f18854_ADSTPTL_bits[]     = {
   { "ADSTPT0", 0 },
   { "ADSTPT1", 1 },
@@ -2348,6 +2654,17 @@
   { "ADSTPT7", 7 }
 };
 
+static const gp_bit_t p18f25k83_ADSTPTL_bits[]     = {
+  { "STPT0", 0 },
+  { "STPT1", 1 },
+  { "STPT2", 2 },
+  { "STPT3", 3 },
+  { "STPT4", 4 },
+  { "STPT5", 5 },
+  { "STPT6", 6 },
+  { "STPT7", 7 }
+};
+
 static const gp_bit_t p16f18854_ADUTHH_bits[]      = {
   { "ADUTH8" , 0 },
   { "ADUTH9" , 1 },
@@ -2381,6 +2698,17 @@
   { "ADUTH15", 7 }
 };
 
+static const gp_bit_t p18f25k83_ADUTHH_bits[]      = {
+  { "UTH8" , 0 },
+  { "UTH9" , 1 },
+  { "UTH10", 2 },
+  { "UTH11", 3 },
+  { "UTH12", 4 },
+  { "UTH13", 5 },
+  { "UTH14", 6 },
+  { "UTH15", 7 }
+};
+
 static const gp_bit_t p16f18854_ADUTHL_bits[]      = {
   { "ADUTH0", 0 },
   { "ADUTH1", 1 },
@@ -2414,6 +2742,17 @@
   { "ADUTH7", 7 }
 };
 
+static const gp_bit_t p18f25k83_ADUTHL_bits[]      = {
+  { "UTH0", 0 },
+  { "UTH1", 1 },
+  { "UTH2", 2 },
+  { "UTH3", 3 },
+  { "UTH4", 4 },
+  { "UTH5", 5 },
+  { "UTH6", 6 },
+  { "UTH7", 7 }
+};
+
 static const gp_bit_t p18f24j11_ALRMCFG_bits[]     = {
   { "ALRMPTR0", 0 },
   { "ALRMPTR1", 1 },
@@ -3095,6 +3434,17 @@
   { "ANSA5", 5 }
 };
 
+static const gp_bit_t p18f25k83_ANSELA_bits[]      = {
+  { "ANSELA0", 0 },
+  { "ANSELA1", 1 },
+  { "ANSELA2", 2 },
+  { "ANSELA3", 3 },
+  { "ANSELA4", 4 },
+  { "ANSELA5", 5 },
+  { "ANSELA6", 6 },
+  { "ANSELA7", 7 }
+};
+
 static const gp_bit_t p18f65k40_ANSELA_bits[]      = {
   { "ANSELA0", 0 },
   { "ANSELA1", 1 },
@@ -3241,6 +3591,17 @@
   { "ANSB5", 5 }
 };
 
+static const gp_bit_t p18f25k83_ANSELB_bits[]      = {
+  { "ANSELB0", 0 },
+  { "ANSELB1", 1 },
+  { "ANSELB2", 2 },
+  { "ANSELB3", 3 },
+  { "ANSELB4", 4 },
+  { "ANSELB5", 5 },
+  { "ANSELB6", 6 },
+  { "ANSELB7", 7 }
+};
+
 static const gp_bit_t p18f65k40_ANSELB_bits[]      = {
   { "ANSELB0", 0 },
   { "ANSELB1", 1 },
@@ -3379,6 +3740,17 @@
   { "ANSC7", 7 }
 };
 
+static const gp_bit_t p18f25k83_ANSELC_bits[]      = {
+  { "ANSELC0", 0 },
+  { "ANSELC1", 1 },
+  { "ANSELC2", 2 },
+  { "ANSELC3", 3 },
+  { "ANSELC4", 4 },
+  { "ANSELC5", 5 },
+  { "ANSELC6", 6 },
+  { "ANSELC7", 7 }
+};
+
 static const gp_bit_t p16f1517_ANSELD_bits[]       = {
   { "ANSD0", 0 },
   { "ANSD1", 1 },
@@ -4237,6 +4609,17 @@
   { "RXFUL" , 7 }
 };
 
+static const gp_bit_t p18f25k83_B0CON_bits[]       = {
+  { "TXPRI0", 0 },
+  { "TXPRI1", 1 },
+  { "RTREN" , 2 },
+  { "TXREQ" , 3 },
+  { "TXERR" , 4 },
+  { "TXLARB", 5 },
+  { "RXM1"  , 6 },
+  { "RXFUL" , 7 }
+};
+
 static const gp_bit_t p18f2480_B0D0_bits[]         = {
   { "B0D00", 0 },
   { "B0D01", 1 },
@@ -4259,6 +4642,17 @@
   { "B0D07", 7 }
 };
 
+static const gp_bit_t p18f25k83_B0D0_bits[]        = {
+  { "B0D00", 0 },
+  { "B0D01", 1 },
+  { "B0D02", 2 },
+  { "B0D03", 3 },
+  { "B0D04", 4 },
+  { "B0D05", 5 },
+  { "B0D06", 6 },
+  { "B0D07", 7 }
+};
+
 static const gp_bit_t p18f2480_B0D1_bits[]         = {
   { "B0D10", 0 },
   { "B0D11", 1 },
@@ -4281,6 +4675,17 @@
   { "B0D17", 7 }
 };
 
+static const gp_bit_t p18f25k83_B0D1_bits[]        = {
+  { "B0D10", 0 },
+  { "B0D11", 1 },
+  { "B0D12", 2 },
+  { "B0D13", 3 },
+  { "B0D14", 4 },
+  { "B0D15", 5 },
+  { "B0D16", 6 },
+  { "B0D17", 7 }
+};
+
 static const gp_bit_t p18f2480_B0D2_bits[]         = {
   { "B0D20", 0 },
   { "B0D21", 1 },
@@ -4303,6 +4708,17 @@
   { "B0D27", 7 }
 };
 
+static const gp_bit_t p18f25k83_B0D2_bits[]        = {
+  { "B0D20", 0 },
+  { "B0D21", 1 },
+  { "B0D22", 2 },
+  { "B0D23", 3 },
+  { "B0D24", 4 },
+  { "B0D25", 5 },
+  { "B0D26", 6 },
+  { "B0D27", 7 }
+};
+
 static const gp_bit_t p18f2480_B0D3_bits[]         = {
   { "B0D30", 0 },
   { "B0D31", 1 },
@@ -4325,6 +4741,17 @@
   { "B0D37", 7 }
 };
 
+static const gp_bit_t p18f25k83_B0D3_bits[]        = {
+  { "B0D30", 0 },
+  { "B0D31", 1 },
+  { "B0D32", 2 },
+  { "B0D33", 3 },
+  { "B0D34", 4 },
+  { "B0D35", 5 },
+  { "B0D36", 6 },
+  { "B0D37", 7 }
+};
+
 static const gp_bit_t p18f2480_B0D4_bits[]         = {
   { "B0D40", 0 },
   { "B0D41", 1 },
@@ -4347,6 +4774,17 @@
   { "B0D47", 7 }
 };
 
+static const gp_bit_t p18f25k83_B0D4_bits[]        = {
+  { "B0D40", 0 },
+  { "B0D41", 1 },
+  { "B0D42", 2 },
+  { "B0D43", 3 },
+  { "B0D44", 4 },
+  { "B0D45", 5 },
+  { "B0D46", 6 },
+  { "B0D47", 7 }
+};
+
 static const gp_bit_t p18f2480_B0D5_bits[]         = {
   { "B0D50", 0 },
   { "B0D51", 1 },
@@ -4369,6 +4807,17 @@
   { "B0D57", 7 }
 };
 
+static const gp_bit_t p18f25k83_B0D5_bits[]        = {
+  { "B0D50", 0 },
+  { "B0D51", 1 },
+  { "B0D52", 2 },
+  { "B0D53", 3 },
+  { "B0D54", 4 },
+  { "B0D55", 5 },
+  { "B0D56", 6 },
+  { "B0D57", 7 }
+};
+
 static const gp_bit_t p18f2480_B0D6_bits[]         = {
   { "B0D60", 0 },
   { "B0D61", 1 },
@@ -4391,6 +4840,17 @@
   { "B0D67", 7 }
 };
 
+static const gp_bit_t p18f25k83_B0D6_bits[]        = {
+  { "B0D60", 0 },
+  { "B0D61", 1 },
+  { "B0D62", 2 },
+  { "B0D63", 3 },
+  { "B0D64", 4 },
+  { "B0D65", 5 },
+  { "B0D66", 6 },
+  { "B0D67", 7 }
+};
+
 static const gp_bit_t p18f2480_B0D7_bits[]         = {
   { "B0D70", 0 },
   { "B0D71", 1 },
@@ -4413,6 +4873,17 @@
   { "B0D77", 7 }
 };
 
+static const gp_bit_t p18f25k83_B0D7_bits[]        = {
+  { "B0D70", 0 },
+  { "B0D71", 1 },
+  { "B0D72", 2 },
+  { "B0D73", 3 },
+  { "B0D74", 4 },
+  { "B0D75", 5 },
+  { "B0D76", 6 },
+  { "B0D77", 7 }
+};
+
 static const gp_bit_t p18f2480_B0DLC_bits[]        = {
   { "DLC0"  , 0 },
   { "DLC1"  , 1 },
@@ -4433,6 +4904,16 @@
   { "RXRTR"    , 6 }
 };
 
+static const gp_bit_t p18f25k83_B0DLC_bits[]       = {
+  { "DLC0"     , 0 },
+  { "DLC1"     , 1 },
+  { "DLC2"     , 2 },
+  { "DLC3"     , 3 },
+  { "RB0_B0DLC", 4 },
+  { "RB1_B0DLC", 5 },
+  { "RXRTR"    , 6 }
+};
+
 static const gp_bit_t p18f6585_B0DLC_bits[]        = {
   { "DLC0"  , 0 },
   { "DLC1"  , 1 },
@@ -4465,6 +4946,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_B0EIDH_bits[]      = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18f2480_B0EIDL_bits[]       = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -4487,6 +4979,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_B0EIDL_bits[]      = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18f2480_B0SIDH_bits[]       = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -4509,6 +5012,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_B0SIDH_bits[]      = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18f2480_B0SIDL_bits[]       = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -4529,6 +5043,16 @@
   { "SID2" , 7 }
 };
 
+static const gp_bit_t p18f25k83_B0SIDL_bits[]      = {
+  { "EID16", 0 },
+  { "EID17", 1 },
+  { "EXIDE", 3 },
+  { "SRR"  , 4 },
+  { "SID0" , 5 },
+  { "SID1" , 6 },
+  { "SID2" , 7 }
+};
+
 static const gp_bit_t p18f2480_B1CON_bits[]        = {
   { "TXPRI0", 0 },
   { "TXPRI1", 1 },
@@ -4551,6 +5075,17 @@
   { "RXFUL" , 7 }
 };
 
+static const gp_bit_t p18f25k83_B1CON_bits[]       = {
+  { "TXPRI0", 0 },
+  { "TXPRI1", 1 },
+  { "RTREN" , 2 },
+  { "TXREQ" , 3 },
+  { "TXERR" , 4 },
+  { "TXLARB", 5 },
+  { "RXM1"  , 6 },
+  { "RXFUL" , 7 }
+};
+
 static const gp_bit_t p18f2480_B1D0_bits[]         = {
   { "B1D00", 0 },
   { "B1D01", 1 },
@@ -4573,6 +5108,17 @@
   { "B1D07", 7 }
 };
 
+static const gp_bit_t p18f25k83_B1D0_bits[]        = {
+  { "B1D00", 0 },
+  { "B1D01", 1 },
+  { "B1D02", 2 },
+  { "B1D03", 3 },
+  { "B1D04", 4 },
+  { "B1D05", 5 },
+  { "B1D06", 6 },
+  { "B1D07", 7 }
+};
+
 static const gp_bit_t p18f2480_B1D1_bits[]         = {
   { "B1D10", 0 },
   { "B1D11", 1 },
@@ -4595,6 +5141,17 @@
   { "B1D17", 7 }
 };
 
+static const gp_bit_t p18f25k83_B1D1_bits[]        = {
+  { "B1D10", 0 },
+  { "B1D11", 1 },
+  { "B1D12", 2 },
+  { "B1D13", 3 },
+  { "B1D14", 4 },
+  { "B1D15", 5 },
+  { "B1D16", 6 },
+  { "B1D17", 7 }
+};
+
 static const gp_bit_t p18f2480_B1D2_bits[]         = {
   { "B1D20", 0 },
   { "B1D21", 1 },
@@ -4617,6 +5174,17 @@
   { "B1D27", 7 }
 };
 
+static const gp_bit_t p18f25k83_B1D2_bits[]        = {
+  { "B1D20", 0 },
+  { "B1D21", 1 },
+  { "B1D22", 2 },
+  { "B1D23", 3 },
+  { "B1D24", 4 },
+  { "B1D25", 5 },
+  { "B1D26", 6 },
+  { "B1D27", 7 }
+};
+
 static const gp_bit_t p18f2480_B1D3_bits[]         = {
   { "B1D30", 0 },
   { "B1D31", 1 },
@@ -4639,6 +5207,17 @@
   { "B1D37", 7 }
 };
 
+static const gp_bit_t p18f25k83_B1D3_bits[]        = {
+  { "B1D30", 0 },
+  { "B1D31", 1 },
+  { "B1D32", 2 },
+  { "B1D33", 3 },
+  { "B1D34", 4 },
+  { "B1D35", 5 },
+  { "B1D36", 6 },
+  { "B1D37", 7 }
+};
+
 static const gp_bit_t p18f2480_B1D4_bits[]         = {
   { "B1D40", 0 },
   { "B1D41", 1 },
@@ -4661,6 +5240,17 @@
   { "B1D47", 7 }
 };
 
+static const gp_bit_t p18f25k83_B1D4_bits[]        = {
+  { "B1D40", 0 },
+  { "B1D41", 1 },
+  { "B1D42", 2 },
+  { "B1D43", 3 },
+  { "B1D44", 4 },
+  { "B1D45", 5 },
+  { "B1D46", 6 },
+  { "B1D47", 7 }
+};
+
 static const gp_bit_t p18f2480_B1D5_bits[]         = {
   { "B1D50", 0 },
   { "B1D51", 1 },
@@ -4683,6 +5273,17 @@
   { "B1D57", 7 }
 };
 
+static const gp_bit_t p18f25k83_B1D5_bits[]        = {
+  { "B1D50", 0 },
+  { "B1D51", 1 },
+  { "B1D52", 2 },
+  { "B1D53", 3 },
+  { "B1D54", 4 },
+  { "B1D55", 5 },
+  { "B1D56", 6 },
+  { "B1D57", 7 }
+};
+
 static const gp_bit_t p18f2480_B1D6_bits[]         = {
   { "B1D60", 0 },
   { "B1D61", 1 },
@@ -4705,6 +5306,17 @@
   { "B1D67", 7 }
 };
 
+static const gp_bit_t p18f25k83_B1D6_bits[]        = {
+  { "B1D60", 0 },
+  { "B1D61", 1 },
+  { "B1D62", 2 },
+  { "B1D63", 3 },
+  { "B1D64", 4 },
+  { "B1D65", 5 },
+  { "B1D66", 6 },
+  { "B1D67", 7 }
+};
+
 static const gp_bit_t p18f2480_B1D7_bits[]         = {
   { "B1D70", 0 },
   { "B1D71", 1 },
@@ -4727,6 +5339,17 @@
   { "B1D77", 7 }
 };
 
+static const gp_bit_t p18f25k83_B1D7_bits[]        = {
+  { "B1D70", 0 },
+  { "B1D71", 1 },
+  { "B1D72", 2 },
+  { "B1D73", 3 },
+  { "B1D74", 4 },
+  { "B1D75", 5 },
+  { "B1D76", 6 },
+  { "B1D77", 7 }
+};
+
 static const gp_bit_t p18f2480_B1DLC_bits[]        = {
   { "DLC0"  , 0 },
   { "DLC1"  , 1 },
@@ -4747,6 +5370,16 @@
   { "RXRTR"    , 6 }
 };
 
+static const gp_bit_t p18f25k83_B1DLC_bits[]       = {
+  { "DLC0"     , 0 },
+  { "DLC1"     , 1 },
+  { "DLC2"     , 2 },
+  { "DLC3"     , 3 },
+  { "RB0_B1DLC", 4 },
+  { "RB1_B1DLC", 5 },
+  { "RXRTR"    , 6 }
+};
+
 static const gp_bit_t p18f6585_B1DLC_bits[]        = {
   { "DLC0"  , 0 },
   { "DLC1"  , 1 },
@@ -4779,6 +5412,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_B1EIDH_bits[]      = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18f2480_B1EIDL_bits[]       = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -4801,6 +5445,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_B1EIDL_bits[]      = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18f2480_B1SIDH_bits[]       = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -4823,6 +5478,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_B1SIDH_bits[]      = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18f2480_B1SIDL_bits[]       = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -4843,6 +5509,16 @@
   { "SID2" , 7 }
 };
 
+static const gp_bit_t p18f25k83_B1SIDL_bits[]      = {
+  { "EID16", 0 },
+  { "EID17", 1 },
+  { "EXIDE", 3 },
+  { "SRR"  , 4 },
+  { "SID0" , 5 },
+  { "SID1" , 6 },
+  { "SID2" , 7 }
+};
+
 static const gp_bit_t p18f2480_B2CON_bits[]        = {
   { "TXPRI0", 0 },
   { "TXPRI1", 1 },
@@ -4865,6 +5541,17 @@
   { "RXFUL" , 7 }
 };
 
+static const gp_bit_t p18f25k83_B2CON_bits[]       = {
+  { "TXPRI0", 0 },
+  { "TXPRI1", 1 },
+  { "RTREN" , 2 },
+  { "TXREQ" , 3 },
+  { "TXERR" , 4 },
+  { "TXLARB", 5 },
+  { "RXM1"  , 6 },
+  { "RXFUL" , 7 }
+};
+
 static const gp_bit_t p18f2480_B2D0_bits[]         = {
   { "B2D00", 0 },
   { "B2D01", 1 },
@@ -4887,6 +5574,17 @@
   { "B2D07", 7 }
 };
 
+static const gp_bit_t p18f25k83_B2D0_bits[]        = {
+  { "B2D00", 0 },
+  { "B2D01", 1 },
+  { "B2D02", 2 },
+  { "B2D03", 3 },
+  { "B2D04", 4 },
+  { "B2D05", 5 },
+  { "B2D06", 6 },
+  { "B2D07", 7 }
+};
+
 static const gp_bit_t p18f2480_B2D1_bits[]         = {
   { "B2D10", 0 },
   { "B2D11", 1 },
@@ -4909,6 +5607,17 @@
   { "B2D17", 7 }
 };
 
+static const gp_bit_t p18f25k83_B2D1_bits[]        = {
+  { "B2D10", 0 },
+  { "B2D11", 1 },
+  { "B2D12", 2 },
+  { "B2D13", 3 },
+  { "B2D14", 4 },
+  { "B2D15", 5 },
+  { "B2D16", 6 },
+  { "B2D17", 7 }
+};
+
 static const gp_bit_t p18f2480_B2D2_bits[]         = {
   { "B2D20", 0 },
   { "B2D21", 1 },
@@ -4931,6 +5640,17 @@
   { "B2D27", 7 }
 };
 
+static const gp_bit_t p18f25k83_B2D2_bits[]        = {
+  { "B2D20", 0 },
+  { "B2D21", 1 },
+  { "B2D22", 2 },
+  { "B2D23", 3 },
+  { "B2D24", 4 },
+  { "B2D25", 5 },
+  { "B2D26", 6 },
+  { "B2D27", 7 }
+};
+
 static const gp_bit_t p18f2480_B2D3_bits[]         = {
   { "B2D30", 0 },
   { "B2D31", 1 },
@@ -4953,6 +5673,17 @@
   { "B2D37", 7 }
 };
 
+static const gp_bit_t p18f25k83_B2D3_bits[]        = {
+  { "B2D30", 0 },
+  { "B2D31", 1 },
+  { "B2D32", 2 },
+  { "B2D33", 3 },
+  { "B2D34", 4 },
+  { "B2D35", 5 },
+  { "B2D36", 6 },
+  { "B2D37", 7 }
+};
+
 static const gp_bit_t p18f2480_B2D4_bits[]         = {
   { "B2D40", 0 },
   { "B2D41", 1 },
@@ -4975,6 +5706,17 @@
   { "B2D47", 7 }
 };
 
+static const gp_bit_t p18f25k83_B2D4_bits[]        = {
+  { "B2D40", 0 },
+  { "B2D41", 1 },
+  { "B2D42", 2 },
+  { "B2D43", 3 },
+  { "B2D44", 4 },
+  { "B2D45", 5 },
+  { "B2D46", 6 },
+  { "B2D47", 7 }
+};
+
 static const gp_bit_t p18f2480_B2D5_bits[]         = {
   { "B2D50", 0 },
   { "B2D51", 1 },
@@ -4997,6 +5739,17 @@
   { "B2D57", 7 }
 };
 
+static const gp_bit_t p18f25k83_B2D5_bits[]        = {
+  { "B2D50", 0 },
+  { "B2D51", 1 },
+  { "B2D52", 2 },
+  { "B2D53", 3 },
+  { "B2D54", 4 },
+  { "B2D55", 5 },
+  { "B2D56", 6 },
+  { "B2D57", 7 }
+};
+
 static const gp_bit_t p18f2480_B2D6_bits[]         = {
   { "B2D60", 0 },
   { "B2D61", 1 },
@@ -5019,6 +5772,17 @@
   { "B2D67", 7 }
 };
 
+static const gp_bit_t p18f25k83_B2D6_bits[]        = {
+  { "B2D60", 0 },
+  { "B2D61", 1 },
+  { "B2D62", 2 },
+  { "B2D63", 3 },
+  { "B2D64", 4 },
+  { "B2D65", 5 },
+  { "B2D66", 6 },
+  { "B2D67", 7 }
+};
+
 static const gp_bit_t p18f2480_B2D7_bits[]         = {
   { "B2D70", 0 },
   { "B2D71", 1 },
@@ -5041,6 +5805,17 @@
   { "B2D77", 7 }
 };
 
+static const gp_bit_t p18f25k83_B2D7_bits[]        = {
+  { "B2D70", 0 },
+  { "B2D71", 1 },
+  { "B2D72", 2 },
+  { "B2D73", 3 },
+  { "B2D74", 4 },
+  { "B2D75", 5 },
+  { "B2D76", 6 },
+  { "B2D77", 7 }
+};
+
 static const gp_bit_t p18f2480_B2DLC_bits[]        = {
   { "DLC0"  , 0 },
   { "DLC1"  , 1 },
@@ -5061,6 +5836,16 @@
   { "RXRTR"    , 6 }
 };
 
+static const gp_bit_t p18f25k83_B2DLC_bits[]       = {
+  { "DLC0"     , 0 },
+  { "DLC1"     , 1 },
+  { "DLC2"     , 2 },
+  { "DLC3"     , 3 },
+  { "RB0_B2DLC", 4 },
+  { "RB1_B2DLC", 5 },
+  { "RXRTR"    , 6 }
+};
+
 static const gp_bit_t p18f6585_B2DLC_bits[]        = {
   { "DLC0"  , 0 },
   { "DLC1"  , 1 },
@@ -5093,6 +5878,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_B2EIDH_bits[]      = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18f2480_B2EIDL_bits[]       = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -5115,6 +5911,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_B2EIDL_bits[]      = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18f2480_B2SIDH_bits[]       = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -5137,6 +5944,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_B2SIDH_bits[]      = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18f2480_B2SIDL_bits[]       = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -5157,6 +5975,16 @@
   { "SID2" , 7 }
 };
 
+static const gp_bit_t p18f25k83_B2SIDL_bits[]      = {
+  { "EID16", 0 },
+  { "EID17", 1 },
+  { "EXIDE", 3 },
+  { "SRR"  , 4 },
+  { "SID0" , 5 },
+  { "SID1" , 6 },
+  { "SID2" , 7 }
+};
+
 static const gp_bit_t p18f2480_B3CON_bits[]        = {
   { "TXPRI0", 0 },
   { "TXPRI1", 1 },
@@ -5179,6 +6007,17 @@
   { "RXFUL" , 7 }
 };
 
+static const gp_bit_t p18f25k83_B3CON_bits[]       = {
+  { "TXPRI0", 0 },
+  { "TXPRI1", 1 },
+  { "RTREN" , 2 },
+  { "TXREQ" , 3 },
+  { "TXERR" , 4 },
+  { "TXLARB", 5 },
+  { "RXM1"  , 6 },
+  { "RXFUL" , 7 }
+};
+
 static const gp_bit_t p18f2480_B3D0_bits[]         = {
   { "B3D00", 0 },
   { "B3D01", 1 },
@@ -5201,6 +6040,17 @@
   { "B3D07", 7 }
 };
 
+static const gp_bit_t p18f25k83_B3D0_bits[]        = {
+  { "B3D00", 0 },
+  { "B3D01", 1 },
+  { "B3D02", 2 },
+  { "B3D03", 3 },
+  { "B3D04", 4 },
+  { "B3D05", 5 },
+  { "B3D06", 6 },
+  { "B3D07", 7 }
+};
+
 static const gp_bit_t p18f2480_B3D1_bits[]         = {
   { "B3D10", 0 },
   { "B3D11", 1 },
@@ -5223,6 +6073,17 @@
   { "B3D17", 7 }
 };
 
+static const gp_bit_t p18f25k83_B3D1_bits[]        = {
+  { "B3D10", 0 },
+  { "B3D11", 1 },
+  { "B3D12", 2 },
+  { "B3D13", 3 },
+  { "B3D14", 4 },
+  { "B3D15", 5 },
+  { "B3D16", 6 },
+  { "B3D17", 7 }
+};
+
 static const gp_bit_t p18f2480_B3D2_bits[]         = {
   { "B3D20", 0 },
   { "B3D21", 1 },
@@ -5245,6 +6106,17 @@
   { "B3D27", 7 }
 };
 
+static const gp_bit_t p18f25k83_B3D2_bits[]        = {
+  { "B3D20", 0 },
+  { "B3D21", 1 },
+  { "B3D22", 2 },
+  { "B3D23", 3 },
+  { "B3D24", 4 },
+  { "B3D25", 5 },
+  { "B3D26", 6 },
+  { "B3D27", 7 }
+};
+
 static const gp_bit_t p18f2480_B3D3_bits[]         = {
   { "B3D30", 0 },
   { "B3D31", 1 },
@@ -5267,6 +6139,17 @@
   { "B3D37", 7 }
 };
 
+static const gp_bit_t p18f25k83_B3D3_bits[]        = {
+  { "B3D30", 0 },
+  { "B3D31", 1 },
+  { "B3D32", 2 },
+  { "B3D33", 3 },
+  { "B3D34", 4 },
+  { "B3D35", 5 },
+  { "B3D36", 6 },
+  { "B3D37", 7 }
+};
+
 static const gp_bit_t p18f2480_B3D4_bits[]         = {
   { "B3D40", 0 },
   { "B3D41", 1 },
@@ -5289,6 +6172,17 @@
   { "B3D47", 7 }
 };
 
+static const gp_bit_t p18f25k83_B3D4_bits[]        = {
+  { "B3D40", 0 },
+  { "B3D41", 1 },
+  { "B3D42", 2 },
+  { "B3D43", 3 },
+  { "B3D44", 4 },
+  { "B3D45", 5 },
+  { "B3D46", 6 },
+  { "B3D47", 7 }
+};
+
 static const gp_bit_t p18f2480_B3D5_bits[]         = {
   { "B3D50", 0 },
   { "B3D51", 1 },
@@ -5311,6 +6205,17 @@
   { "B3D57", 7 }
 };
 
+static const gp_bit_t p18f25k83_B3D5_bits[]        = {
+  { "B3D50", 0 },
+  { "B3D51", 1 },
+  { "B3D52", 2 },
+  { "B3D53", 3 },
+  { "B3D54", 4 },
+  { "B3D55", 5 },
+  { "B3D56", 6 },
+  { "B3D57", 7 }
+};
+
 static const gp_bit_t p18f2480_B3D6_bits[]         = {
   { "B3D60", 0 },
   { "B3D61", 1 },
@@ -5333,6 +6238,17 @@
   { "B3D67", 7 }
 };
 
+static const gp_bit_t p18f25k83_B3D6_bits[]        = {
+  { "B3D60", 0 },
+  { "B3D61", 1 },
+  { "B3D62", 2 },
+  { "B3D63", 3 },
+  { "B3D64", 4 },
+  { "B3D65", 5 },
+  { "B3D66", 6 },
+  { "B3D67", 7 }
+};
+
 static const gp_bit_t p18f2480_B3D7_bits[]         = {
   { "B3D70", 0 },
   { "B3D71", 1 },
@@ -5355,6 +6271,17 @@
   { "B3D77", 7 }
 };
 
+static const gp_bit_t p18f25k83_B3D7_bits[]        = {
+  { "B3D70", 0 },
+  { "B3D71", 1 },
+  { "B3D72", 2 },
+  { "B3D73", 3 },
+  { "B3D74", 4 },
+  { "B3D75", 5 },
+  { "B3D76", 6 },
+  { "B3D77", 7 }
+};
+
 static const gp_bit_t p18f2480_B3DLC_bits[]        = {
   { "DLC0"  , 0 },
   { "DLC1"  , 1 },
@@ -5375,6 +6302,16 @@
   { "RXRTR"    , 6 }
 };
 
+static const gp_bit_t p18f25k83_B3DLC_bits[]       = {
+  { "DLC0"     , 0 },
+  { "DLC1"     , 1 },
+  { "DLC2"     , 2 },
+  { "DLC3"     , 3 },
+  { "RB0_B3DLC", 4 },
+  { "RB1_B3DLC", 5 },
+  { "RXRTR"    , 6 }
+};
+
 static const gp_bit_t p18f6585_B3DLC_bits[]        = {
   { "DLC0"  , 0 },
   { "DLC1"  , 1 },
@@ -5407,6 +6344,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_B3EIDH_bits[]      = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18f2480_B3EIDL_bits[]       = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -5429,6 +6377,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_B3EIDL_bits[]      = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18f2480_B3SIDH_bits[]       = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -5451,6 +6410,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_B3SIDH_bits[]      = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18f2480_B3SIDL_bits[]       = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -5471,6 +6441,16 @@
   { "SID2" , 7 }
 };
 
+static const gp_bit_t p18f25k83_B3SIDL_bits[]      = {
+  { "EID16", 0 },
+  { "EID17", 1 },
+  { "EXIDE", 3 },
+  { "SRR"  , 4 },
+  { "SID0" , 5 },
+  { "SID1" , 6 },
+  { "SID2" , 7 }
+};
+
 static const gp_bit_t p18f2480_B4CON_bits[]        = {
   { "TXPRI0", 0 },
   { "TXPRI1", 1 },
@@ -5493,6 +6473,17 @@
   { "RXFUL" , 7 }
 };
 
+static const gp_bit_t p18f25k83_B4CON_bits[]       = {
+  { "TXPRI0", 0 },
+  { "TXPRI1", 1 },
+  { "RTREN" , 2 },
+  { "TXREQ" , 3 },
+  { "TXERR" , 4 },
+  { "TXLARB", 5 },
+  { "RXM1"  , 6 },
+  { "RXFUL" , 7 }
+};
+
 static const gp_bit_t p18f2480_B4D0_bits[]         = {
   { "B4D00", 0 },
   { "B4D01", 1 },
@@ -5515,6 +6506,17 @@
   { "B4D07", 7 }
 };
 
+static const gp_bit_t p18f25k83_B4D0_bits[]        = {
+  { "B4D00", 0 },
+  { "B4D01", 1 },
+  { "B4D02", 2 },
+  { "B4D03", 3 },
+  { "B4D04", 4 },
+  { "B4D05", 5 },
+  { "B4D06", 6 },
+  { "B4D07", 7 }
+};
+
 static const gp_bit_t p18f2480_B4D1_bits[]         = {
   { "B4D10", 0 },
   { "B4D11", 1 },
@@ -5537,6 +6539,17 @@
   { "B4D17", 7 }
 };
 
+static const gp_bit_t p18f25k83_B4D1_bits[]        = {
+  { "B4D10", 0 },
+  { "B4D11", 1 },
+  { "B4D12", 2 },
+  { "B4D13", 3 },
+  { "B4D14", 4 },
+  { "B4D15", 5 },
+  { "B4D16", 6 },
+  { "B4D17", 7 }
+};
+
 static const gp_bit_t p18f2480_B4D2_bits[]         = {
   { "B4D20", 0 },
   { "B4D21", 1 },
@@ -5559,6 +6572,17 @@
   { "B4D27", 7 }
 };
 
+static const gp_bit_t p18f25k83_B4D2_bits[]        = {
+  { "B4D20", 0 },
+  { "B4D21", 1 },
+  { "B4D22", 2 },
+  { "B4D23", 3 },
+  { "B4D24", 4 },
+  { "B4D25", 5 },
+  { "B4D26", 6 },
+  { "B4D27", 7 }
+};
+
 static const gp_bit_t p18f2480_B4D3_bits[]         = {
   { "B4D30", 0 },
   { "B4D31", 1 },
@@ -5581,6 +6605,17 @@
   { "B4D37", 7 }
 };
 
+static const gp_bit_t p18f25k83_B4D3_bits[]        = {
+  { "B4D30", 0 },
+  { "B4D31", 1 },
+  { "B4D32", 2 },
+  { "B4D33", 3 },
+  { "B4D34", 4 },
+  { "B4D35", 5 },
+  { "B4D36", 6 },
+  { "B4D37", 7 }
+};
+
 static const gp_bit_t p18f2480_B4D4_bits[]         = {
   { "B4D40", 0 },
   { "B4D41", 1 },
@@ -5603,6 +6638,17 @@
   { "B4D47", 7 }
 };
 
+static const gp_bit_t p18f25k83_B4D4_bits[]        = {
+  { "B4D40", 0 },
+  { "B4D41", 1 },
+  { "B4D42", 2 },
+  { "B4D43", 3 },
+  { "B4D44", 4 },
+  { "B4D45", 5 },
+  { "B4D46", 6 },
+  { "B4D47", 7 }
+};
+
 static const gp_bit_t p18f2480_B4D5_bits[]         = {
   { "B4D50", 0 },
   { "B4D51", 1 },
@@ -5625,6 +6671,17 @@
   { "B4D57", 7 }
 };
 
+static const gp_bit_t p18f25k83_B4D5_bits[]        = {
+  { "B4D50", 0 },
+  { "B4D51", 1 },
+  { "B4D52", 2 },
+  { "B4D53", 3 },
+  { "B4D54", 4 },
+  { "B4D55", 5 },
+  { "B4D56", 6 },
+  { "B4D57", 7 }
+};
+
 static const gp_bit_t p18f2480_B4D6_bits[]         = {
   { "B4D60", 0 },
   { "B4D61", 1 },
@@ -5647,6 +6704,17 @@
   { "B4D67", 7 }
 };
 
+static const gp_bit_t p18f25k83_B4D6_bits[]        = {
+  { "B4D60", 0 },
+  { "B4D61", 1 },
+  { "B4D62", 2 },
+  { "B4D63", 3 },
+  { "B4D64", 4 },
+  { "B4D65", 5 },
+  { "B4D66", 6 },
+  { "B4D67", 7 }
+};
+
 static const gp_bit_t p18f2480_B4D7_bits[]         = {
   { "B4D70", 0 },
   { "B4D71", 1 },
@@ -5669,6 +6737,17 @@
   { "B4D77", 7 }
 };
 
+static const gp_bit_t p18f25k83_B4D7_bits[]        = {
+  { "B4D70", 0 },
+  { "B4D71", 1 },
+  { "B4D72", 2 },
+  { "B4D73", 3 },
+  { "B4D74", 4 },
+  { "B4D75", 5 },
+  { "B4D76", 6 },
+  { "B4D77", 7 }
+};
+
 static const gp_bit_t p18f2480_B4DLC_bits[]        = {
   { "DLC0"  , 0 },
   { "DLC1"  , 1 },
@@ -5689,6 +6768,16 @@
   { "RXRTR"    , 6 }
 };
 
+static const gp_bit_t p18f25k83_B4DLC_bits[]       = {
+  { "DLC0"     , 0 },
+  { "DLC1"     , 1 },
+  { "DLC2"     , 2 },
+  { "DLC3"     , 3 },
+  { "RB0_B4DLC", 4 },
+  { "RB1_B4DLC", 5 },
+  { "RXRTR"    , 6 }
+};
+
 static const gp_bit_t p18f6585_B4DLC_bits[]        = {
   { "DLC0"  , 0 },
   { "DLC1"  , 1 },
@@ -5721,6 +6810,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_B4EIDH_bits[]      = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18f2480_B4EIDL_bits[]       = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -5743,6 +6843,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_B4EIDL_bits[]      = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18f2480_B4SIDH_bits[]       = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -5765,6 +6876,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_B4SIDH_bits[]      = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18f2480_B4SIDL_bits[]       = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -5785,6 +6907,16 @@
   { "SID2" , 7 }
 };
 
+static const gp_bit_t p18f25k83_B4SIDL_bits[]      = {
+  { "EID16", 0 },
+  { "EID17", 1 },
+  { "EXIDE", 3 },
+  { "SRR"  , 4 },
+  { "SID0" , 5 },
+  { "SID1" , 6 },
+  { "SID2" , 7 }
+};
+
 static const gp_bit_t p18f2480_B5CON_bits[]        = {
   { "TXPRI0", 0 },
   { "TXPRI1", 1 },
@@ -5807,6 +6939,17 @@
   { "RXFUL" , 7 }
 };
 
+static const gp_bit_t p18f25k83_B5CON_bits[]       = {
+  { "TXPRI0", 0 },
+  { "TXPRI1", 1 },
+  { "RTREN" , 2 },
+  { "TXREQ" , 3 },
+  { "TXERR" , 4 },
+  { "TXLARB", 5 },
+  { "RXM1"  , 6 },
+  { "RXFUL" , 7 }
+};
+
 static const gp_bit_t p18f2480_B5D0_bits[]         = {
   { "B5D00", 0 },
   { "B5D01", 1 },
@@ -5829,6 +6972,17 @@
   { "B5D07", 7 }
 };
 
+static const gp_bit_t p18f25k83_B5D0_bits[]        = {
+  { "B5D00", 0 },
+  { "B5D01", 1 },
+  { "B5D02", 2 },
+  { "B5D03", 3 },
+  { "B5D04", 4 },
+  { "B5D05", 5 },
+  { "B5D06", 6 },
+  { "B5D07", 7 }
+};
+
 static const gp_bit_t p18f2480_B5D1_bits[]         = {
   { "B5D10", 0 },
   { "B5D11", 1 },
@@ -5851,6 +7005,17 @@
   { "B5D17", 7 }
 };
 
+static const gp_bit_t p18f25k83_B5D1_bits[]        = {
+  { "B5D10", 0 },
+  { "B5D11", 1 },
+  { "B5D12", 2 },
+  { "B5D13", 3 },
+  { "B5D14", 4 },
+  { "B5D15", 5 },
+  { "B5D16", 6 },
+  { "B5D17", 7 }
+};
+
 static const gp_bit_t p18f2480_B5D2_bits[]         = {
   { "B5D20", 0 },
   { "B5D21", 1 },
@@ -5873,6 +7038,17 @@
   { "B5D27", 7 }
 };
 
+static const gp_bit_t p18f25k83_B5D2_bits[]        = {
+  { "B5D20", 0 },
+  { "B5D21", 1 },
+  { "B5D22", 2 },
+  { "B5D23", 3 },
+  { "B5D24", 4 },
+  { "B5D25", 5 },
+  { "B5D26", 6 },
+  { "B5D27", 7 }
+};
+
 static const gp_bit_t p18f2480_B5D3_bits[]         = {
   { "B5D30", 0 },
   { "B5D31", 1 },
@@ -5895,6 +7071,17 @@
   { "B5D37", 7 }
 };
 
+static const gp_bit_t p18f25k83_B5D3_bits[]        = {
+  { "B5D30", 0 },
+  { "B5D31", 1 },
+  { "B5D32", 2 },
+  { "B5D33", 3 },
+  { "B5D34", 4 },
+  { "B5D35", 5 },
+  { "B5D36", 6 },
+  { "B5D37", 7 }
+};
+
 static const gp_bit_t p18f2480_B5D4_bits[]         = {
   { "B5D40", 0 },
   { "B5D41", 1 },
@@ -5917,6 +7104,17 @@
   { "B5D47", 7 }
 };
 
+static const gp_bit_t p18f25k83_B5D4_bits[]        = {
+  { "B5D40", 0 },
+  { "B5D41", 1 },
+  { "B5D42", 2 },
+  { "B5D43", 3 },
+  { "B5D44", 4 },
+  { "B5D45", 5 },
+  { "B5D46", 6 },
+  { "B5D47", 7 }
+};
+
 static const gp_bit_t p18f2480_B5D5_bits[]         = {
   { "B5D50", 0 },
   { "B5D51", 1 },
@@ -5939,6 +7137,17 @@
   { "B5D57", 7 }
 };
 
+static const gp_bit_t p18f25k83_B5D5_bits[]        = {
+  { "B5D50", 0 },
+  { "B5D51", 1 },
+  { "B5D52", 2 },
+  { "B5D53", 3 },
+  { "B5D54", 4 },
+  { "B5D55", 5 },
+  { "B5D56", 6 },
+  { "B5D57", 7 }
+};
+
 static const gp_bit_t p18f2480_B5D6_bits[]         = {
   { "B5D60", 0 },
   { "B5D61", 1 },
@@ -5961,6 +7170,17 @@
   { "B5D67", 7 }
 };
 
+static const gp_bit_t p18f25k83_B5D6_bits[]        = {
+  { "B5D60", 0 },
+  { "B5D61", 1 },
+  { "B5D62", 2 },
+  { "B5D63", 3 },
+  { "B5D64", 4 },
+  { "B5D65", 5 },
+  { "B5D66", 6 },
+  { "B5D67", 7 }
+};
+
 static const gp_bit_t p18f2480_B5D7_bits[]         = {
   { "B5D70", 0 },
   { "B5D71", 1 },
@@ -5983,6 +7203,17 @@
   { "B5D77", 7 }
 };
 
+static const gp_bit_t p18f25k83_B5D7_bits[]        = {
+  { "B5D70", 0 },
+  { "B5D71", 1 },
+  { "B5D72", 2 },
+  { "B5D73", 3 },
+  { "B5D74", 4 },
+  { "B5D75", 5 },
+  { "B5D76", 6 },
+  { "B5D77", 7 }
+};
+
 static const gp_bit_t p18f2480_B5DLC_bits[]        = {
   { "DLC0"  , 0 },
   { "DLC1"  , 1 },
@@ -6003,6 +7234,16 @@
   { "RXRTR"    , 6 }
 };
 
+static const gp_bit_t p18f25k83_B5DLC_bits[]       = {
+  { "DLC0"     , 0 },
+  { "DLC1"     , 1 },
+  { "DLC2"     , 2 },
+  { "DLC3"     , 3 },
+  { "RB0_B5DLC", 4 },
+  { "RB1_B5DLC", 5 },
+  { "RXRTR"    , 6 }
+};
+
 static const gp_bit_t p18f2480_B5EIDH_bits[]       = {
   { "EID8" , 0 },
   { "EID9" , 1 },
@@ -6025,6 +7266,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_B5EIDH_bits[]      = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18f2480_B5EIDL_bits[]       = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -6047,6 +7299,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_B5EIDL_bits[]      = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18f2480_B5SIDH_bits[]       = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -6069,6 +7332,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_B5SIDH_bits[]      = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18f2480_B5SIDL_bits[]       = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -6089,6 +7363,16 @@
   { "SID2" , 7 }
 };
 
+static const gp_bit_t p18f25k83_B5SIDL_bits[]      = {
+  { "EID16", 0 },
+  { "EID17", 1 },
+  { "EXIDE", 3 },
+  { "SRR"  , 4 },
+  { "SID0" , 5 },
+  { "SID1" , 6 },
+  { "SID2" , 7 }
+};
+
 static const gp_bit_t p16f1946_BAUD1CON_bits[]     = {
   { "ABDEN" , 0 },
   { "WUE"   , 1 },
@@ -6659,6 +7943,17 @@
   { "B5IE"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_BIE0_bits[]        = {
+  { "RXB0IE", 0 },
+  { "RXB1IE", 1 },
+  { "B0IE"  , 2 },
+  { "B1IE"  , 3 },
+  { "B2IE"  , 4 },
+  { "B3IE"  , 5 },
+  { "B4IE"  , 6 },
+  { "B5IE"  , 7 }
+};
+
 static const gp_bit_t p10f320_BORCON_bits[]        = {
   { "BORRDY", 0 },
   { "BORFS" , 6 },
@@ -6698,6 +7993,11 @@
   { "SBOREN", 7 }
 };
 
+static const gp_bit_t p18f25k83_BORCON_bits[]      = {
+  { "BORRDY", 0 },
+  { "SBOREN", 7 }
+};
+
 static const gp_bit_t p18f65k40_BORCON_bits[]      = {
   { "BORRDY", 0 },
   { "SBOREN", 7 }
@@ -6725,6 +8025,17 @@
   { "SJW1", 7 }
 };
 
+static const gp_bit_t p18f25k83_BRGCON1_bits[]     = {
+  { "BRP0", 0 },
+  { "BRP1", 1 },
+  { "BRP2", 2 },
+  { "BRP3", 3 },
+  { "BRP4", 4 },
+  { "BRP5", 5 },
+  { "SJW0", 6 },
+  { "SJW1", 7 }
+};
+
 static const gp_bit_t p18c658_BRGCON2_bits[]       = {
   { "PRSEG0"  , 0 },
   { "PRSEG1"  , 1 },
@@ -6758,6 +8069,17 @@
   { "SEG2PHTS", 7 }
 };
 
+static const gp_bit_t p18f25k83_BRGCON2_bits[]     = {
+  { "PRSEG0"  , 0 },
+  { "PRSEG1"  , 1 },
+  { "PRSEG2"  , 2 },
+  { "SEG1PH0" , 3 },
+  { "SEG1PH1" , 4 },
+  { "SEG1PH2" , 5 },
+  { "SAM"     , 6 },
+  { "SEG2PHTS", 7 }
+};
+
 static const gp_bit_t p18c658_BRGCON3_bits[]       = {
   { "SEG2PH0", 0 },
   { "SEG2PH1", 1 },
@@ -6781,6 +8103,14 @@
   { "WAKDIS" , 7 }
 };
 
+static const gp_bit_t p18f25k83_BRGCON3_bits[]     = {
+  { "SEG2PH0", 0 },
+  { "SEG2PH1", 1 },
+  { "SEG2PH2", 2 },
+  { "WAKFIL" , 6 },
+  { "WAKDIS" , 7 }
+};
+
 static const gp_bit_t p18f2480_BSEL0_bits[]        = {
   { "B0TXEN", 2 },
   { "B1TXEN", 3 },
@@ -6799,6 +8129,15 @@
   { "B5TXEN", 7 }
 };
 
+static const gp_bit_t p18f25k83_BSEL0_bits[]       = {
+  { "B0TXEN", 2 },
+  { "B1TXEN", 3 },
+  { "B2TXEN", 4 },
+  { "B3TXEN", 5 },
+  { "B4TXEN", 6 },
+  { "B5TXEN", 7 }
+};
+
 static const gp_bit_t p12f1501_BSR_bits[]          = {
   { "BSR0", 0 },
   { "BSR1", 1 },
@@ -6911,6 +8250,28 @@
   { "ABAT", 4 }
 };
 
+static const gp_bit_t p18f25k83_CANCON_bits[]      = {
+  { "FP0"   , 0 },
+  { "FP1"   , 1 },
+  { "FP2"   , 2 },
+  { "FP3"   , 3 },
+  { "ABAT"  , 4 },
+  { "REQOP0", 5 },
+  { "REQOP1", 6 },
+  { "REQOP2", 7 }
+};
+
+static const gp_bit_t p18f25k83_CANCON_R03_bits[]  = {
+  { "FP0"   , 0 },
+  { "FP1"   , 1 },
+  { "FP2"   , 2 },
+  { "FP3"   , 3 },
+  { "ABAT"  , 4 },
+  { "REQOP0", 5 },
+  { "REQOP1", 6 },
+  { "REQOP2", 7 }
+};
+
 static const gp_bit_t p18f2480_CANCON_RO0_bits[]   = {
   { "FP0"   , 0 },
   { "WIN0"  , 1 },
@@ -6930,6 +8291,17 @@
   { "ABAT", 4 }
 };
 
+static const gp_bit_t p18f25k83_CANCON_RO0_bits[]  = {
+  { "FP0"   , 0 },
+  { "FP1"   , 1 },
+  { "FP2"   , 2 },
+  { "FP3"   , 3 },
+  { "ABAT"  , 4 },
+  { "REQOP0", 5 },
+  { "REQOP1", 6 },
+  { "REQOP2", 7 }
+};
+
 static const gp_bit_t p18f6585_CANCON_RO0_bits[]   = {
   { "FP0"     , 0 },
   { "WIN0_FP1", 1 },
@@ -6960,6 +8332,17 @@
   { "ABAT", 4 }
 };
 
+static const gp_bit_t p18f25k83_CANCON_RO1_bits[]  = {
+  { "FP0"   , 0 },
+  { "FP1"   , 1 },
+  { "FP2"   , 2 },
+  { "FP3"   , 3 },
+  { "ABAT"  , 4 },
+  { "REQOP0", 5 },
+  { "REQOP1", 6 },
+  { "REQOP2", 7 }
+};
+
 static const gp_bit_t p18f6585_CANCON_RO1_bits[]   = {
   { "FP0"     , 0 },
   { "WIN0_FP1", 1 },
@@ -6990,6 +8373,17 @@
   { "ABAT", 4 }
 };
 
+static const gp_bit_t p18f25k83_CANCON_RO2_bits[]  = {
+  { "FP0"   , 0 },
+  { "FP1"   , 1 },
+  { "FP2"   , 2 },
+  { "FP3"   , 3 },
+  { "ABAT"  , 4 },
+  { "REQOP0", 5 },
+  { "REQOP1", 6 },
+  { "REQOP2", 7 }
+};
+
 static const gp_bit_t p18f6585_CANCON_RO2_bits[]   = {
   { "FP0"     , 0 },
   { "WIN0_FP1", 1 },
@@ -7050,6 +8444,17 @@
   { "ABAT", 4 }
 };
 
+static const gp_bit_t p18f25k83_CANCON_RO4_bits[]  = {
+  { "FP0"   , 0 },
+  { "FP1"   , 1 },
+  { "FP2"   , 2 },
+  { "FP3"   , 3 },
+  { "ABAT"  , 4 },
+  { "REQOP0", 5 },
+  { "REQOP1", 6 },
+  { "REQOP2", 7 }
+};
+
 static const gp_bit_t p18f6585_CANCON_RO4_bits[]   = {
   { "FP0"     , 0 },
   { "WIN0_FP1", 1 },
@@ -7080,6 +8485,17 @@
   { "ABAT", 4 }
 };
 
+static const gp_bit_t p18f25k83_CANCON_RO5_bits[]  = {
+  { "FP0"   , 0 },
+  { "FP1"   , 1 },
+  { "FP2"   , 2 },
+  { "FP3"   , 3 },
+  { "ABAT"  , 4 },
+  { "REQOP0", 5 },
+  { "REQOP1", 6 },
+  { "REQOP2", 7 }
+};
+
 static const gp_bit_t p18f6585_CANCON_RO5_bits[]   = {
   { "FP0"     , 0 },
   { "WIN0_FP1", 1 },
@@ -7110,6 +8526,17 @@
   { "ABAT", 4 }
 };
 
+static const gp_bit_t p18f25k83_CANCON_RO6_bits[]  = {
+  { "FP0"   , 0 },
+  { "FP1"   , 1 },
+  { "FP2"   , 2 },
+  { "FP3"   , 3 },
+  { "ABAT"  , 4 },
+  { "REQOP0", 5 },
+  { "REQOP1", 6 },
+  { "REQOP2", 7 }
+};
+
 static const gp_bit_t p18f6585_CANCON_RO6_bits[]   = {
   { "FP0"     , 0 },
   { "WIN0_FP1", 1 },
@@ -7140,6 +8567,17 @@
   { "ABAT", 4 }
 };
 
+static const gp_bit_t p18f25k83_CANCON_RO7_bits[]  = {
+  { "FP0"   , 0 },
+  { "FP1"   , 1 },
+  { "FP2"   , 2 },
+  { "FP3"   , 3 },
+  { "ABAT"  , 4 },
+  { "REQOP0", 5 },
+  { "REQOP1", 6 },
+  { "REQOP2", 7 }
+};
+
 static const gp_bit_t p18f6585_CANCON_RO7_bits[]   = {
   { "FP0"     , 0 },
   { "WIN0_FP1", 1 },
@@ -7170,6 +8608,17 @@
   { "ABAT", 4 }
 };
 
+static const gp_bit_t p18f25k83_CANCON_RO8_bits[]  = {
+  { "FP0"   , 0 },
+  { "FP1"   , 1 },
+  { "FP2"   , 2 },
+  { "FP3"   , 3 },
+  { "ABAT"  , 4 },
+  { "REQOP0", 5 },
+  { "REQOP1", 6 },
+  { "REQOP2", 7 }
+};
+
 static const gp_bit_t p18f6585_CANCON_RO8_bits[]   = {
   { "FP0"     , 0 },
   { "WIN0_FP1", 1 },
@@ -7200,6 +8649,14 @@
   { "ABAT", 4 }
 };
 
+static const gp_bit_t p18f25k83_CANCON_RO9_bits[]  = {
+  { "FP0" , 0 },
+  { "FP1" , 1 },
+  { "FP2" , 2 },
+  { "FP3" , 3 },
+  { "ABAT", 4 }
+};
+
 static const gp_bit_t p18f6585_CANCON_RO9_bits[]   = {
   { "FP0"     , 0 },
   { "WIN0_FP1", 1 },
@@ -7242,6 +8699,17 @@
   { "OPMODE2", 7 }
 };
 
+static const gp_bit_t p18f25k83_CANSTAT_bits[]     = {
+  { "EICODE0", 0 },
+  { "ICODE0" , 1 },
+  { "ICODE1" , 2 },
+  { "ICODE2" , 3 },
+  { "EICODE4", 4 },
+  { "OPMODE0", 5 },
+  { "OPMODE1", 6 },
+  { "OPMODE2", 7 }
+};
+
 static const gp_bit_t p18c658_CANSTATRO0_bits[]    = {
   { "ICODE0" , 1 },
   { "ICODE1" , 2 },
@@ -7314,6 +8782,17 @@
   { "OPMODE2", 7 }
 };
 
+static const gp_bit_t p18f25k83_CANSTAT_R03_bits[] = {
+  { "EICODE0", 0 },
+  { "ICODE0" , 1 },
+  { "ICODE1" , 2 },
+  { "ICODE2" , 3 },
+  { "EICODE4", 4 },
+  { "OPMODE0", 5 },
+  { "OPMODE1", 6 },
+  { "OPMODE2", 7 }
+};
+
 static const gp_bit_t p18f2480_CANSTAT_RO0_bits[]  = {
   { "ICODE0" , 0 },
   { "ICODE1" , 1 },
@@ -7336,6 +8815,17 @@
   { "OPMODE2", 7 }
 };
 
+static const gp_bit_t p18f25k83_CANSTAT_RO0_bits[] = {
+  { "EICODE0", 0 },
+  { "ICODE0" , 1 },
+  { "ICODE1" , 2 },
+  { "ICODE2" , 3 },
+  { "EICODE4", 4 },
+  { "OPMODE0", 5 },
+  { "OPMODE1", 6 },
+  { "OPMODE2", 7 }
+};
+
 static const gp_bit_t p18f6585_CANSTAT_RO0_bits[]  = {
   { "EICODE0"       , 0 },
   { "EICODE1_ICODE0", 1 },
@@ -7369,6 +8859,17 @@
   { "OPMODE2", 7 }
 };
 
+static const gp_bit_t p18f25k83_CANSTAT_RO1_bits[] = {
+  { "EICODE0", 0 },
+  { "ICODE0" , 1 },
+  { "ICODE1" , 2 },
+  { "ICODE2" , 3 },
+  { "EICODE4", 4 },
+  { "OPMODE0", 5 },
+  { "OPMODE1", 6 },
+  { "OPMODE2", 7 }
+};
+
 static const gp_bit_t p18f6585_CANSTAT_RO1_bits[]  = {
   { "EICODE0"       , 0 },
   { "EICODE1_ICODE0", 1 },
@@ -7402,6 +8903,17 @@
   { "OPMODE2", 7 }
 };
 
+static const gp_bit_t p18f25k83_CANSTAT_RO2_bits[] = {
+  { "EICODE0", 0 },
+  { "ICODE0" , 1 },
+  { "ICODE1" , 2 },
+  { "ICODE2" , 3 },
+  { "EICODE4", 4 },
+  { "OPMODE0", 5 },
+  { "OPMODE1", 6 },
+  { "OPMODE2", 7 }
+};
+
 static const gp_bit_t p18f6585_CANSTAT_RO2_bits[]  = {
   { "EICODE0"       , 0 },
   { "EICODE1_ICODE0", 1 },
@@ -7468,6 +8980,17 @@
   { "OPMODE2", 7 }
 };
 
+static const gp_bit_t p18f25k83_CANSTAT_RO4_bits[] = {
+  { "EICODE0" , 0 },
+  { "ICODE0"  , 1 },
+  { "ICODE1"  , 2 },
+  { "ICODE2"  , 3 },
+  { "EIDCODE4", 4 },
+  { "OPMODE0" , 5 },
+  { "OPMODE1" , 6 },
+  { "OPMODE2" , 7 }
+};
+
 static const gp_bit_t p18f6585_CANSTAT_RO4_bits[]  = {
   { "EICODE0"       , 0 },
   { "EICODE1_ICODE0", 1 },
@@ -7501,6 +9024,17 @@
   { "OPMODE2", 7 }
 };
 
+static const gp_bit_t p18f25k83_CANSTAT_RO5_bits[] = {
+  { "EICODE0", 0 },
+  { "ICODE0" , 1 },
+  { "ICODE1" , 2 },
+  { "ICODE2" , 3 },
+  { "EICODE4", 4 },
+  { "OPMODE0", 5 },
+  { "OPMODE1", 6 },
+  { "OPMODE2", 7 }
+};
+
 static const gp_bit_t p18f6585_CANSTAT_RO5_bits[]  = {
   { "EICODE0"       , 0 },
   { "EICODE1_ICODE0", 1 },
@@ -7534,6 +9068,17 @@
   { "OPMODE2", 7 }
 };
 
+static const gp_bit_t p18f25k83_CANSTAT_RO6_bits[] = {
+  { "EICODE0", 0 },
+  { "ICODE0" , 1 },
+  { "ICODE1" , 2 },
+  { "ICODE2" , 3 },
+  { "EICODE4", 4 },
+  { "OPMODE0", 5 },
+  { "OPMODE1", 6 },
+  { "OPMODE2", 7 }
+};
+
 static const gp_bit_t p18f6585_CANSTAT_RO6_bits[]  = {
   { "EICODE0"       , 0 },
   { "EICODE1_ICODE0", 1 },
@@ -7567,6 +9112,17 @@
   { "OPMODE2", 7 }
 };
 
+static const gp_bit_t p18f25k83_CANSTAT_RO7_bits[] = {
+  { "EICODE0", 0 },
+  { "ICODE0" , 1 },
+  { "ICODE1" , 2 },
+  { "ICODE2" , 3 },
+  { "EICODE4", 4 },
+  { "OPMODE0", 5 },
+  { "OPMODE1", 6 },
+  { "OPMODE2", 7 }
+};
+
 static const gp_bit_t p18f6585_CANSTAT_RO7_bits[]  = {
   { "EICODE0"       , 0 },
   { "EICODE1_ICODE0", 1 },
@@ -7600,6 +9156,17 @@
   { "OPMODE2", 7 }
 };
 
+static const gp_bit_t p18f25k83_CANSTAT_RO8_bits[] = {
+  { "EICODE0", 0 },
+  { "ICODE0" , 1 },
+  { "ICODE1" , 2 },
+  { "ICODE2" , 3 },
+  { "EICODE4", 4 },
+  { "OPMODE0", 5 },
+  { "OPMODE1", 6 },
+  { "OPMODE2", 7 }
+};
+
 static const gp_bit_t p18f6585_CANSTAT_RO8_bits[]  = {
   { "EICODE0"       , 0 },
   { "EICODE1_ICODE0", 1 },
@@ -7633,6 +9200,17 @@
   { "OPMODE2", 7 }
 };
 
+static const gp_bit_t p18f25k83_CANSTAT_RO9_bits[] = {
+  { "EICODE0", 0 },
+  { "ICODE0" , 1 },
+  { "ICODE1" , 2 },
+  { "ICODE2" , 3 },
+  { "EICODE4", 4 },
+  { "OPMODE0", 5 },
+  { "OPMODE1", 6 },
+  { "OPMODE2", 7 }
+};
+
 static const gp_bit_t p18f6585_CANSTAT_RO9_bits[]  = {
   { "EICODE0"       , 0 },
   { "EICODE1_ICODE0", 1 },
@@ -7983,6 +9561,13 @@
   { "CTS1", 1 }
 };
 
+static const gp_bit_t p18f25k83_CCP1CAP_bits[]     = {
+  { "CTS0", 0 },
+  { "CTS1", 1 },
+  { "CTS2", 2 },
+  { "CTS3", 3 }
+};
+
 static const gp_bit_t p18f65k40_CCP1CAP_bits[]     = {
   { "CTS0", 0 },
   { "CTS1", 1 }
@@ -8229,6 +9814,16 @@
   { "P1M1"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_CCP1CON_bits[]     = {
+  { "MODE0"  , 0 },
+  { "MODE1"  , 1 },
+  { "MODE2"  , 2 },
+  { "MODE3"  , 3 },
+  { "FMT"    , 4 },
+  { "CCP1OUT", 5 },
+  { "EN"     , 7 }
+};
+
 static const gp_bit_t p18f4410_CCP1CON_bits[]      = {
   { "CCP1M0", 0 },
   { "CCP1M1", 1 },
@@ -8399,6 +9994,13 @@
   { "CTS1", 1 }
 };
 
+static const gp_bit_t p18f25k83_CCP2CAP_bits[]     = {
+  { "CTS0", 0 },
+  { "CTS1", 1 },
+  { "CTS2", 2 },
+  { "CTS3", 3 }
+};
+
 static const gp_bit_t p18f65k40_CCP2CAP_bits[]     = {
   { "CTS0", 0 },
   { "CTS1", 1 }
@@ -8591,6 +10193,16 @@
   { "DC2B1" , 5 }
 };
 
+static const gp_bit_t p18f25k83_CCP2CON_bits[]     = {
+  { "MODE0"  , 0 },
+  { "MODE1"  , 1 },
+  { "MODE2"  , 2 },
+  { "MODE3"  , 3 },
+  { "FMT"    , 4 },
+  { "CCP2OUT", 5 },
+  { "EN"     , 7 }
+};
+
 static const gp_bit_t p18f63j11_CCP2CON_bits[]     = {
   { "CCP2M0", 0 },
   { "CCP2M1", 1 },
@@ -8735,6 +10347,13 @@
   { "CTS2", 2 }
 };
 
+static const gp_bit_t p18f25k83_CCP3CAP_bits[]     = {
+  { "CTS0", 0 },
+  { "CTS1", 1 },
+  { "CTS2", 2 },
+  { "CTS3", 3 }
+};
+
 static const gp_bit_t p18f65k40_CCP3CAP_bits[]     = {
   { "CTS0", 0 },
   { "CTS1", 1 },
@@ -8816,6 +10435,16 @@
   { "DC3B1" , 5 }
 };
 
+static const gp_bit_t p18f25k83_CCP3CON_bits[]     = {
+  { "MODE0"  , 0 },
+  { "MODE1"  , 1 },
+  { "MODE2"  , 2 },
+  { "MODE3"  , 3 },
+  { "FMT"    , 4 },
+  { "CCP3OUT", 5 },
+  { "EN"     , 7 }
+};
+
 static const gp_bit_t p18f26j13_CCP3CON_bits[]     = {
   { "CCP3M0", 0 },
   { "CCP3M1", 1 },
@@ -8937,6 +10566,13 @@
   { "CTS2", 2 }
 };
 
+static const gp_bit_t p18f25k83_CCP4CAP_bits[]     = {
+  { "CTS0", 0 },
+  { "CTS1", 1 },
+  { "CTS2", 2 },
+  { "CTS3", 3 }
+};
+
 static const gp_bit_t p18f65k40_CCP4CAP_bits[]     = {
   { "CTS0", 0 },
   { "CTS1", 1 },
@@ -8996,6 +10632,16 @@
   { "DC4B1" , 5 }
 };
 
+static const gp_bit_t p18f25k83_CCP4CON_bits[]     = {
+  { "MODE0"  , 0 },
+  { "MODE1"  , 1 },
+  { "MODE2"  , 2 },
+  { "MODE3"  , 3 },
+  { "FMT"    , 4 },
+  { "CCP4OUT", 5 },
+  { "EN"     , 7 }
+};
+
 static const gp_bit_t p18f26j13_CCP4CON_bits[]     = {
   { "CCP4M0", 0 },
   { "CCP4M1", 1 },
@@ -9588,6 +11234,17 @@
   { "C3TSEL1", 7 }
 };
 
+static const gp_bit_t p18f25k83_CCPTMRS0_bits[]    = {
+  { "C1TSEL0", 0 },
+  { "C1TSEL1", 1 },
+  { "C2TSEL0", 2 },
+  { "C2TSEL1", 3 },
+  { "C3TSEL0", 4 },
+  { "C3TSEL1", 5 },
+  { "C4TSEL0", 6 },
+  { "C4TSEL1", 7 }
+};
+
 static const gp_bit_t p18f26j13_CCPTMRS0_bits[]    = {
   { "C1TSEL0", 0 },
   { "C1TSEL1", 1 },
@@ -9673,6 +11330,17 @@
   { "C5TSEL1", 3 }
 };
 
+static const gp_bit_t p18f25k83_CCPTMRS1_bits[]    = {
+  { "P5TSEL0", 0 },
+  { "P5TSEL1", 1 },
+  { "P6TSEL0", 2 },
+  { "P6TSEL1", 3 },
+  { "P7TSEL0", 4 },
+  { "P7TSEL1", 5 },
+  { "P8TSEL0", 6 },
+  { "P8TSEL1", 7 }
+};
+
 static const gp_bit_t p18f26j13_CCPTMRS1_bits[]    = {
   { "C4TSEL0", 0 },
   { "C4TSEL1", 1 },
@@ -9780,6 +11448,11 @@
   { "TX2SRC", 7 }
 };
 
+static const gp_bit_t p18f25k83_CIOCON_bits[]      = {
+  { "CLKSEL", 0 },
+  { "TX1SRC", 7 }
+};
+
 static const gp_bit_t p18f6585_CIOCON_bits[]       = {
   { "CANCAP", 4 },
   { "ENDRHI", 5 },
@@ -9918,6 +11591,17 @@
   { "EN"     , 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC1CON_bits[]     = {
+  { "MODE0"  , 0 },
+  { "MODE1"  , 1 },
+  { "MODE2"  , 2 },
+  { "LC1INTN", 3 },
+  { "LC1INTP", 4 },
+  { "LC1OUT" , 5 },
+  { "OE"     , 6 },
+  { "EN"     , 7 }
+};
+
 static const gp_bit_t p10f320_CLC1GLS0_bits[]      = {
   { "D1N", 0 },
   { "D1T", 1 },
@@ -9973,6 +11657,17 @@
   { "D4T", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC1GLS0_bits[]    = {
+  { "G1D1N", 0 },
+  { "G1D1T", 1 },
+  { "G1D2N", 2 },
+  { "G1D2T", 3 },
+  { "G1D3N", 4 },
+  { "G1D3T", 5 },
+  { "G1D4N", 6 },
+  { "G1D4T", 7 }
+};
+
 static const gp_bit_t p10f320_CLC1GLS1_bits[]      = {
   { "D1N", 0 },
   { "D1T", 1 },
@@ -10028,6 +11723,17 @@
   { "D4T", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC1GLS1_bits[]    = {
+  { "G2D1N", 0 },
+  { "G2D1T", 1 },
+  { "G2D2N", 2 },
+  { "G2D2T", 3 },
+  { "G2D3N", 4 },
+  { "G2D3T", 5 },
+  { "G2D4N", 6 },
+  { "G2D4T", 7 }
+};
+
 static const gp_bit_t p10f320_CLC1GLS2_bits[]      = {
   { "D1N", 0 },
   { "D1T", 1 },
@@ -10083,6 +11789,17 @@
   { "D4T", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC1GLS2_bits[]    = {
+  { "G3D1N", 0 },
+  { "G3D1T", 1 },
+  { "G3D2N", 2 },
+  { "G3D2T", 3 },
+  { "G3D3N", 4 },
+  { "G3D3T", 5 },
+  { "G3D4N", 6 },
+  { "G3D4T", 7 }
+};
+
 static const gp_bit_t p10f320_CLC1GLS3_bits[]      = {
   { "G4D1N", 0 },
   { "G4D1T", 1 },
@@ -10138,6 +11855,17 @@
   { "G4D4T", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC1GLS3_bits[]    = {
+  { "G4D1N", 0 },
+  { "G4D1T", 1 },
+  { "G4D2N", 2 },
+  { "G4D2T", 3 },
+  { "G4D3N", 4 },
+  { "G4D3T", 5 },
+  { "G4D4N", 6 },
+  { "G4D4T", 7 }
+};
+
 static const gp_bit_t p10f320_CLC1POL_bits[]       = {
   { "G1POL", 0 },
   { "G2POL", 1 },
@@ -10178,6 +11906,14 @@
   { "LC1POL", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC1POL_bits[]     = {
+  { "G1POL" , 0 },
+  { "G2POL" , 1 },
+  { "G3POL" , 2 },
+  { "G4POL" , 3 },
+  { "LC1POL", 7 }
+};
+
 static const gp_bit_t p10f320_CLC1SEL0_bits[]      = {
   { "D1S0", 0 },
   { "D1S1", 1 },
@@ -10244,6 +11980,17 @@
   { "D1S7", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC1SEL0_bits[]    = {
+  { "D1S0", 0 },
+  { "D1S1", 1 },
+  { "D1S2", 2 },
+  { "D1S3", 3 },
+  { "D1S4", 4 },
+  { "D1S5", 5 },
+  { "D1S6", 6 },
+  { "D1S7", 7 }
+};
+
 static const gp_bit_t p10f320_CLC1SEL1_bits[]      = {
   { "D3S0", 0 },
   { "D3S1", 1 },
@@ -10310,6 +12057,17 @@
   { "D2S7", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC1SEL1_bits[]    = {
+  { "D2S0", 0 },
+  { "D2S1", 1 },
+  { "D2S2", 2 },
+  { "D2S3", 3 },
+  { "D2S4", 4 },
+  { "D2S5", 5 },
+  { "D2S6", 6 },
+  { "D2S7", 7 }
+};
+
 static const gp_bit_t p16f15324_CLC1SEL2_bits[]    = {
   { "D3S0", 0 },
   { "D3S1", 1 },
@@ -10358,6 +12116,17 @@
   { "D3S7", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC1SEL2_bits[]    = {
+  { "D3S0", 0 },
+  { "D3S1", 1 },
+  { "D3S2", 2 },
+  { "D3S3", 3 },
+  { "D3S4", 4 },
+  { "D3S5", 5 },
+  { "D3S6", 6 },
+  { "D3S7", 7 }
+};
+
 static const gp_bit_t p16f15324_CLC1SEL3_bits[]    = {
   { "D4S0", 0 },
   { "D4S1", 1 },
@@ -10406,6 +12175,17 @@
   { "D4S7", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC1SEL3_bits[]    = {
+  { "D4S0", 0 },
+  { "D4S1", 1 },
+  { "D4S2", 2 },
+  { "D4S3", 3 },
+  { "D4S4", 4 },
+  { "D4S5", 5 },
+  { "D4S6", 6 },
+  { "D4S7", 7 }
+};
+
 static const gp_bit_t p12f1501_CLC2CON_bits[]      = {
   { "LCMODE0", 0 },
   { "LCMODE1", 1 },
@@ -10457,6 +12237,17 @@
   { "EN"     , 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC2CON_bits[]     = {
+  { "MODE0"  , 0 },
+  { "MODE1"  , 1 },
+  { "MODE2"  , 2 },
+  { "LC2INTN", 3 },
+  { "LC2INTP", 4 },
+  { "LC2OUT" , 5 },
+  { "OE"     , 6 },
+  { "EN"     , 7 }
+};
+
 static const gp_bit_t p12f1501_CLC2GLS0_bits[]     = {
   { "D1N", 0 },
   { "D1T", 1 },
@@ -10501,6 +12292,17 @@
   { "D4T", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC2GLS0_bits[]    = {
+  { "G1D1N", 0 },
+  { "G1D1T", 1 },
+  { "G1D2N", 2 },
+  { "G1D2T", 3 },
+  { "G1D3N", 4 },
+  { "G1D3T", 5 },
+  { "G1D4N", 6 },
+  { "G1D4T", 7 }
+};
+
 static const gp_bit_t p12f1501_CLC2GLS1_bits[]     = {
   { "D1N", 0 },
   { "D1T", 1 },
@@ -10545,6 +12347,17 @@
   { "D4T", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC2GLS1_bits[]    = {
+  { "G2D1N", 0 },
+  { "G2D1T", 1 },
+  { "G2D2N", 2 },
+  { "G2D2T", 3 },
+  { "G2D3N", 4 },
+  { "G2D3T", 5 },
+  { "G2D4N", 6 },
+  { "G2D4T", 7 }
+};
+
 static const gp_bit_t p12f1501_CLC2GLS2_bits[]     = {
   { "D1N", 0 },
   { "D1T", 1 },
@@ -10589,6 +12402,17 @@
   { "D4T", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC2GLS2_bits[]    = {
+  { "G3D1N", 0 },
+  { "G3D1T", 1 },
+  { "G3D2N", 2 },
+  { "G3D2T", 3 },
+  { "G3D3N", 4 },
+  { "G3D3T", 5 },
+  { "G3D4N", 6 },
+  { "G3D4T", 7 }
+};
+
 static const gp_bit_t p12f1501_CLC2GLS3_bits[]     = {
   { "G4D1N", 0 },
   { "G4D1T", 1 },
@@ -10633,6 +12457,17 @@
   { "G4D4T", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC2GLS3_bits[]    = {
+  { "G4D1N", 0 },
+  { "G4D1T", 1 },
+  { "G4D2N", 2 },
+  { "G4D2T", 3 },
+  { "G4D3N", 4 },
+  { "G4D3T", 5 },
+  { "G4D4N", 6 },
+  { "G4D4T", 7 }
+};
+
 static const gp_bit_t p12f1501_CLC2POL_bits[]      = {
   { "G1POL", 0 },
   { "G2POL", 1 },
@@ -10673,6 +12508,14 @@
   { "LC2POL", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC2POL_bits[]     = {
+  { "G1POL" , 0 },
+  { "G2POL" , 1 },
+  { "G3POL" , 2 },
+  { "G4POL" , 3 },
+  { "LC2POL", 7 }
+};
+
 static const gp_bit_t p12f1501_CLC2SEL0_bits[]     = {
   { "D1S0", 0 },
   { "D1S1", 1 },
@@ -10730,6 +12573,17 @@
   { "D1S7", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC2SEL0_bits[]    = {
+  { "D1S0", 0 },
+  { "D1S1", 1 },
+  { "D1S2", 2 },
+  { "D1S3", 3 },
+  { "D1S4", 4 },
+  { "D1S5", 5 },
+  { "D1S6", 6 },
+  { "D1S7", 7 }
+};
+
 static const gp_bit_t p12f1501_CLC2SEL1_bits[]     = {
   { "D3S0", 0 },
   { "D3S1", 1 },
@@ -10787,6 +12641,17 @@
   { "D2S7", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC2SEL1_bits[]    = {
+  { "D2S0", 0 },
+  { "D2S1", 1 },
+  { "D2S2", 2 },
+  { "D2S3", 3 },
+  { "D2S4", 4 },
+  { "D2S5", 5 },
+  { "D2S6", 6 },
+  { "D2S7", 7 }
+};
+
 static const gp_bit_t p16f15324_CLC2SEL2_bits[]    = {
   { "D3S0", 0 },
   { "D3S1", 1 },
@@ -10835,6 +12700,17 @@
   { "D3S7", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC2SEL2_bits[]    = {
+  { "D3S0", 0 },
+  { "D3S1", 1 },
+  { "D3S2", 2 },
+  { "D3S3", 3 },
+  { "D3S4", 4 },
+  { "D3S5", 5 },
+  { "D3S6", 6 },
+  { "D3S7", 7 }
+};
+
 static const gp_bit_t p16f15324_CLC2SEL3_bits[]    = {
   { "D4S0", 0 },
   { "D4S1", 1 },
@@ -10883,6 +12759,17 @@
   { "D4S7", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC2SEL3_bits[]    = {
+  { "D4S0", 0 },
+  { "D4S1", 1 },
+  { "D4S2", 2 },
+  { "D4S3", 3 },
+  { "D4S4", 4 },
+  { "D4S5", 5 },
+  { "D4S6", 6 },
+  { "D4S7", 7 }
+};
+
 static const gp_bit_t p16f1508_CLC3CON_bits[]      = {
   { "LCMODE0", 0 },
   { "LCMODE1", 1 },
@@ -10934,6 +12821,17 @@
   { "EN"     , 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC3CON_bits[]     = {
+  { "MODE0"  , 0 },
+  { "MODE1"  , 1 },
+  { "MODE2"  , 2 },
+  { "LC3INTN", 3 },
+  { "LC3INTP", 4 },
+  { "LC3OUT" , 5 },
+  { "OE"     , 6 },
+  { "EN"     , 7 }
+};
+
 static const gp_bit_t p16f1508_CLC3GLS0_bits[]     = {
   { "D1N", 0 },
   { "D1T", 1 },
@@ -10978,6 +12876,17 @@
   { "D4T", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC3GLS0_bits[]    = {
+  { "G1D1N", 0 },
+  { "G1D1T", 1 },
+  { "G1D2N", 2 },
+  { "G1D2T", 3 },
+  { "G1D3N", 4 },
+  { "G1D3T", 5 },
+  { "G1D4N", 6 },
+  { "G1D4T", 7 }
+};
+
 static const gp_bit_t p16f1508_CLC3GLS1_bits[]     = {
   { "D1N", 0 },
   { "D1T", 1 },
@@ -11022,6 +12931,17 @@
   { "D4T", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC3GLS1_bits[]    = {
+  { "G2D1N", 0 },
+  { "G2D1T", 1 },
+  { "G2D2N", 2 },
+  { "G2D2T", 3 },
+  { "G2D3N", 4 },
+  { "G2D3T", 5 },
+  { "G2D4N", 6 },
+  { "G2D4T", 7 }
+};
+
 static const gp_bit_t p16f1508_CLC3GLS2_bits[]     = {
   { "D1N", 0 },
   { "D1T", 1 },
@@ -11066,6 +12986,17 @@
   { "D4T", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC3GLS2_bits[]    = {
+  { "G3D1N", 0 },
+  { "G3D1T", 1 },
+  { "G3D2N", 2 },
+  { "G3D2T", 3 },
+  { "G3D3N", 4 },
+  { "G3D3T", 5 },
+  { "G3D4N", 6 },
+  { "G3D4T", 7 }
+};
+
 static const gp_bit_t p16f1508_CLC3GLS3_bits[]     = {
   { "G4D1N", 0 },
   { "G4D1T", 1 },
@@ -11110,6 +13041,17 @@
   { "G4D4T", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC3GLS3_bits[]    = {
+  { "G4D1N", 0 },
+  { "G4D1T", 1 },
+  { "G4D2N", 2 },
+  { "G4D2T", 3 },
+  { "G4D3N", 4 },
+  { "G4D3T", 5 },
+  { "G4D4N", 6 },
+  { "G4D4T", 7 }
+};
+
 static const gp_bit_t p16f1508_CLC3POL_bits[]      = {
   { "G1POL", 0 },
   { "G2POL", 1 },
@@ -11150,6 +13092,14 @@
   { "LC3POL", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC3POL_bits[]     = {
+  { "G1POL" , 0 },
+  { "G2POL" , 1 },
+  { "G3POL" , 2 },
+  { "G4POL" , 3 },
+  { "LC3POL", 7 }
+};
+
 static const gp_bit_t p16f1508_CLC3SEL0_bits[]     = {
   { "D1S0", 0 },
   { "D1S1", 1 },
@@ -11207,6 +13157,17 @@
   { "D1S7", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC3SEL0_bits[]    = {
+  { "D1S0", 0 },
+  { "D1S1", 1 },
+  { "D1S2", 2 },
+  { "D1S3", 3 },
+  { "D1S4", 4 },
+  { "D1S5", 5 },
+  { "D1S6", 6 },
+  { "D1S7", 7 }
+};
+
 static const gp_bit_t p16f1508_CLC3SEL1_bits[]     = {
   { "D3S0", 0 },
   { "D3S1", 1 },
@@ -11264,6 +13225,17 @@
   { "D2S7", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC3SEL1_bits[]    = {
+  { "D2S0", 0 },
+  { "D2S1", 1 },
+  { "D2S2", 2 },
+  { "D2S3", 3 },
+  { "D2S4", 4 },
+  { "D2S5", 5 },
+  { "D2S6", 6 },
+  { "D2S7", 7 }
+};
+
 static const gp_bit_t p16f15324_CLC3SEL2_bits[]    = {
   { "D3S0", 0 },
   { "D3S1", 1 },
@@ -11312,6 +13284,17 @@
   { "D3S7", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC3SEL2_bits[]    = {
+  { "D3S0", 0 },
+  { "D3S1", 1 },
+  { "D3S2", 2 },
+  { "D3S3", 3 },
+  { "D3S4", 4 },
+  { "D3S5", 5 },
+  { "D3S6", 6 },
+  { "D3S7", 7 }
+};
+
 static const gp_bit_t p16f15324_CLC3SEL3_bits[]    = {
   { "D4S0", 0 },
   { "D4S1", 1 },
@@ -11360,6 +13343,17 @@
   { "D4S7", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC3SEL3_bits[]    = {
+  { "D4S0", 0 },
+  { "D4S1", 1 },
+  { "D4S2", 2 },
+  { "D4S3", 3 },
+  { "D4S4", 4 },
+  { "D4S5", 5 },
+  { "D4S6", 6 },
+  { "D4S7", 7 }
+};
+
 static const gp_bit_t p16f1508_CLC4CON_bits[]      = {
   { "LCMODE0", 0 },
   { "LCMODE1", 1 },
@@ -11411,6 +13405,17 @@
   { "EN"     , 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC4CON_bits[]     = {
+  { "MODE0"  , 0 },
+  { "MODE1"  , 1 },
+  { "MODE2"  , 2 },
+  { "LC4INTN", 3 },
+  { "LC4INTP", 4 },
+  { "LC4OUT" , 5 },
+  { "OE"     , 6 },
+  { "EN"     , 7 }
+};
+
 static const gp_bit_t p16f1508_CLC4GLS0_bits[]     = {
   { "D1N", 0 },
   { "D1T", 1 },
@@ -11455,6 +13460,17 @@
   { "D4T", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC4GLS0_bits[]    = {
+  { "G1D1N", 0 },
+  { "G1D1T", 1 },
+  { "G1D2N", 2 },
+  { "G1D2T", 3 },
+  { "G1D3N", 4 },
+  { "G1D3T", 5 },
+  { "G1D4N", 6 },
+  { "G1D4T", 7 }
+};
+
 static const gp_bit_t p16f1508_CLC4GLS1_bits[]     = {
   { "D1N", 0 },
   { "D1T", 1 },
@@ -11499,6 +13515,17 @@
   { "D4T", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC4GLS1_bits[]    = {
+  { "G2D1N", 0 },
+  { "G2D1T", 1 },
+  { "G2D2N", 2 },
+  { "G2D2T", 3 },
+  { "G2D3N", 4 },
+  { "G2D3T", 5 },
+  { "G2D4N", 6 },
+  { "G2D4T", 7 }
+};
+
 static const gp_bit_t p16f1508_CLC4GLS2_bits[]     = {
   { "D1N", 0 },
   { "D1T", 1 },
@@ -11543,6 +13570,17 @@
   { "D4T", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC4GLS2_bits[]    = {
+  { "G3D1N", 0 },
+  { "G3D1T", 1 },
+  { "G3D2N", 2 },
+  { "G3D2T", 3 },
+  { "G3D3N", 4 },
+  { "G3D3T", 5 },
+  { "G3D4N", 6 },
+  { "G3D4T", 7 }
+};
+
 static const gp_bit_t p16f1508_CLC4GLS3_bits[]     = {
   { "G4D1N", 0 },
   { "G4D1T", 1 },
@@ -11587,6 +13625,17 @@
   { "G4D4T", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC4GLS3_bits[]    = {
+  { "G4D1N", 0 },
+  { "G4D1T", 1 },
+  { "G4D2N", 2 },
+  { "G4D2T", 3 },
+  { "G4D3N", 4 },
+  { "G4D3T", 5 },
+  { "G4D4N", 6 },
+  { "G4D4T", 7 }
+};
+
 static const gp_bit_t p16f1508_CLC4POL_bits[]      = {
   { "G1POL", 0 },
   { "G2POL", 1 },
@@ -11627,6 +13676,14 @@
   { "LC4POL", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC4POL_bits[]     = {
+  { "G1POL" , 0 },
+  { "G2POL" , 1 },
+  { "G3POL" , 2 },
+  { "G4POL" , 3 },
+  { "LC4POL", 7 }
+};
+
 static const gp_bit_t p16f1508_CLC4SEL0_bits[]     = {
   { "D1S0", 0 },
   { "D1S1", 1 },
@@ -11684,6 +13741,17 @@
   { "D1S7", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC4SEL0_bits[]    = {
+  { "D1S0", 0 },
+  { "D1S1", 1 },
+  { "D1S2", 2 },
+  { "D1S3", 3 },
+  { "D1S4", 4 },
+  { "D1S5", 5 },
+  { "D1S6", 6 },
+  { "D1S7", 7 }
+};
+
 static const gp_bit_t p16f1508_CLC4SEL1_bits[]     = {
   { "D3S0", 0 },
   { "D3S1", 1 },
@@ -11741,6 +13809,17 @@
   { "D2S7", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC4SEL1_bits[]    = {
+  { "D2S0", 0 },
+  { "D2S1", 1 },
+  { "D2S2", 2 },
+  { "D2S3", 3 },
+  { "D2S4", 4 },
+  { "D2S5", 5 },
+  { "D2S6", 6 },
+  { "D2S7", 7 }
+};
+
 static const gp_bit_t p16f15324_CLC4SEL2_bits[]    = {
   { "D3S0", 0 },
   { "D3S1", 1 },
@@ -11789,6 +13868,17 @@
   { "D3S7", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC4SEL2_bits[]    = {
+  { "D3S0", 0 },
+  { "D3S1", 1 },
+  { "D3S2", 2 },
+  { "D3S3", 3 },
+  { "D3S4", 4 },
+  { "D3S5", 5 },
+  { "D3S6", 6 },
+  { "D3S7", 7 }
+};
+
 static const gp_bit_t p16f15324_CLC4SEL3_bits[]    = {
   { "D4S0", 0 },
   { "D4S1", 1 },
@@ -11837,6 +13927,17 @@
   { "D4S7", 7 }
 };
 
+static const gp_bit_t p18f25k83_CLC4SEL3_bits[]    = {
+  { "D4S0", 0 },
+  { "D4S1", 1 },
+  { "D4S2", 2 },
+  { "D4S3", 3 },
+  { "D4S4", 4 },
+  { "D4S5", 5 },
+  { "D4S6", 6 },
+  { "D4S7", 7 }
+};
+
 static const gp_bit_t p12f1501_CLCDATA_bits[]      = {
   { "MCLC1OUT", 0 },
   { "MCLC2OUT", 1 }
@@ -11888,6 +13989,13 @@
   { "MLC4OUT", 3 }
 };
 
+static const gp_bit_t p18f25k83_CLCDATA0_bits[]    = {
+  { "CLC1OUT", 0 },
+  { "CLC2OUT", 1 },
+  { "CLC3OUT", 2 },
+  { "CLC4OUT", 3 }
+};
+
 static const gp_bit_t p16f15324_CLCIN0PPS_bits[]   = {
   { "CLCIN0PPS0", 0 },
   { "CLCIN0PPS1", 1 },
@@ -12033,6 +14141,13 @@
   { "CLK2", 2 }
 };
 
+static const gp_bit_t p18f25k83_CLKRCLK_bits[]     = {
+  { "CLK0", 0 },
+  { "CLK1", 1 },
+  { "CLK2", 2 },
+  { "CLK3", 3 }
+};
+
 static const gp_bit_t p18f65k40_CLKRCLK_bits[]     = {
   { "CLK0", 0 },
   { "CLK1", 1 },
@@ -12103,6 +14218,15 @@
   { "EN"     , 7 }
 };
 
+static const gp_bit_t p18f25k83_CLKRCON_bits[]     = {
+  { "CLKRDIV0", 0 },
+  { "CLKRDIV1", 1 },
+  { "CLKRDIV2", 2 },
+  { "CLKRDC0" , 3 },
+  { "CLKRDC1" , 4 },
+  { "EN"      , 7 }
+};
+
 static const gp_bit_t p18f65k40_CLKRCON_bits[]     = {
   { "DIV0"   , 0 },
   { "DIV1"   , 1 },
@@ -12366,6 +14490,14 @@
   { "CON"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_CM1CON0_bits[]     = {
+  { "SYNC"       , 0 },
+  { "HYS"        , 1 },
+  { "C1POL"      , 4 },
+  { "OUT_CM1CON0", 6 },
+  { "EN"         , 7 }
+};
+
 static const gp_bit_t p18f65k40_CM1CON0_bits[]     = {
   { "C1SYNC", 0 },
   { "HYS"   , 1 },
@@ -12462,6 +14594,11 @@
   { "CON"   , 7 }
 };
 
+static const gp_bit_t p18f25k83_CM1CON1_bits[]     = {
+  { "C1INTN", 0 },
+  { "C1INTP", 1 }
+};
+
 static const gp_bit_t p18f65k22_CM1CON1_bits[]     = {
   { "CCH0"  , 0 },
   { "CCH1"  , 1 },
@@ -12490,6 +14627,12 @@
   { "NCH2", 2 }
 };
 
+static const gp_bit_t p18f25k83_CM1NCH_bits[]      = {
+  { "NCH0", 0 },
+  { "NCH1", 1 },
+  { "NCH2", 2 }
+};
+
 static const gp_bit_t p18f65k40_CM1NCH_bits[]      = {
   { "NCH0", 0 },
   { "NCH1", 1 },
@@ -12527,6 +14670,12 @@
   { "PCH2", 2 }
 };
 
+static const gp_bit_t p18f25k83_CM1PCH_bits[]      = {
+  { "PCH0", 0 },
+  { "PCH1", 1 },
+  { "PCH2", 2 }
+};
+
 static const gp_bit_t p18f65k40_CM1PCH_bits[]      = {
   { "PCH0", 0 },
   { "PCH1", 1 },
@@ -12785,6 +14934,14 @@
   { "CON"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_CM2CON0_bits[]     = {
+  { "SYNC"       , 0 },
+  { "HYS"        , 1 },
+  { "C2POL"      , 4 },
+  { "OUT_CM2CON0", 6 },
+  { "EN"         , 7 }
+};
+
 static const gp_bit_t p18f65k40_CM2CON0_bits[]     = {
   { "C2SYNC", 0 },
   { "HYS"   , 1 },
@@ -12926,6 +15083,11 @@
   { "CON"   , 7 }
 };
 
+static const gp_bit_t p18f25k83_CM2CON1_bits[]     = {
+  { "C2INTN", 0 },
+  { "C2INTP", 1 }
+};
+
 static const gp_bit_t p18f65k22_CM2CON1_bits[]     = {
   { "CCH0"  , 0 },
   { "CCH1"  , 1 },
@@ -12954,6 +15116,12 @@
   { "NCH2", 2 }
 };
 
+static const gp_bit_t p18f25k83_CM2NCH_bits[]      = {
+  { "NCH0", 0 },
+  { "NCH1", 1 },
+  { "NCH2", 2 }
+};
+
 static const gp_bit_t p18f65k40_CM2NCH_bits[]      = {
   { "NCH0", 0 },
   { "NCH1", 1 },
@@ -12991,6 +15159,12 @@
   { "PCH2", 2 }
 };
 
+static const gp_bit_t p18f25k83_CM2PCH_bits[]      = {
+  { "PCH0", 0 },
+  { "PCH1", 1 },
+  { "PCH2", 2 }
+};
+
 static const gp_bit_t p18f65k40_CM2PCH_bits[]      = {
   { "PCH0", 0 },
   { "PCH1", 1 },
@@ -13612,6 +15786,11 @@
   { "MC2OUT", 1 }
 };
 
+static const gp_bit_t p18f25k83_CMOUT_bits[]       = {
+  { "C1OUT_CMOUT", 0 },
+  { "C2OUT_CMOUT", 1 }
+};
+
 static const gp_bit_t p18f65k40_CMOUT_bits[]       = {
   { "MC1OUT", 0 },
   { "MC2OUT", 1 },
@@ -14857,6 +17036,17 @@
   { "RXB0OVFL", 7 }
 };
 
+static const gp_bit_t p18f25k83_COMSTAT_bits[]     = {
+  { "EWARN"   , 0 },
+  { "RXWARN"  , 1 },
+  { "TXWARN"  , 2 },
+  { "RXBP"    , 3 },
+  { "TXBP"    , 4 },
+  { "TXBO"    , 5 },
+  { "RXB1OVFL", 6 },
+  { "RXB0OVFL", 7 }
+};
+
 static const gp_bit_t p16f707_CPSACON0_bits[]      = {
   { "TAXCS"   , 0 },
   { "CPSAOUT" , 1 },
@@ -14977,6 +17167,16 @@
   { "IDLEN", 7 }
 };
 
+static const gp_bit_t p18f25k83_CPUDOZE_bits[]     = {
+  { "DOZE0", 0 },
+  { "DOZE1", 1 },
+  { "DOZE2", 2 },
+  { "DOE"  , 4 },
+  { "ROI"  , 5 },
+  { "DOZEN", 6 },
+  { "IDLEN", 7 }
+};
+
 static const gp_bit_t p18f65k40_CPUDOZE_bits[]     = {
   { "DOZE0", 0 },
   { "DOZE1", 1 },
@@ -15036,6 +17236,17 @@
   { "ACC15", 7 }
 };
 
+static const gp_bit_t p18f25k83_CRCACCH_bits[]     = {
+  { "ACC8" , 0 },
+  { "ACC9" , 1 },
+  { "ACC10", 2 },
+  { "ACC11", 3 },
+  { "ACC12", 4 },
+  { "ACC13", 5 },
+  { "ACC14", 6 },
+  { "ACC15", 7 }
+};
+
 static const gp_bit_t p18f65k40_CRCACCH_bits[]     = {
   { "ACC8" , 0 },
   { "ACC9" , 1 },
@@ -15080,6 +17291,17 @@
   { "ACC7", 7 }
 };
 
+static const gp_bit_t p18f25k83_CRCACCL_bits[]     = {
+  { "ACC0", 0 },
+  { "ACC1", 1 },
+  { "ACC2", 2 },
+  { "ACC3", 3 },
+  { "ACC4", 4 },
+  { "ACC5", 5 },
+  { "ACC6", 6 },
+  { "ACC7", 7 }
+};
+
 static const gp_bit_t p18f65k40_CRCACCL_bits[]     = {
   { "ACC0", 0 },
   { "ACC1", 1 },
@@ -15127,6 +17349,15 @@
   { "EN"    , 7 }
 };
 
+static const gp_bit_t p18f25k83_CRCCON0_bits[]     = {
+  { "FULL"        , 0 },
+  { "SHIFTM"      , 1 },
+  { "ACCM"        , 4 },
+  { "BUSY_CRCCON0", 5 },
+  { "CRCGO"       , 6 },
+  { "EN"          , 7 }
+};
+
 static const gp_bit_t p18f65k40_CRCCON0_bits[]     = {
   { "FULL"  , 0 },
   { "SHIFTM", 1 },
@@ -15169,6 +17400,17 @@
   { "DLEN3", 7 }
 };
 
+static const gp_bit_t p18f25k83_CRCCON1_bits[]     = {
+  { "PLEN0", 0 },
+  { "PLEN1", 1 },
+  { "PLEN2", 2 },
+  { "PLEN3", 3 },
+  { "DLEN0", 4 },
+  { "DLEN1", 5 },
+  { "DLEN2", 6 },
+  { "DLEN3", 7 }
+};
+
 static const gp_bit_t p18f65k40_CRCCON1_bits[]     = {
   { "PLEN0", 0 },
   { "PLEN1", 1 },
@@ -15213,6 +17455,17 @@
   { "DATA15", 7 }
 };
 
+static const gp_bit_t p18f25k83_CRCDATH_bits[]     = {
+  { "DATA8" , 0 },
+  { "DATA9" , 1 },
+  { "DATA10", 2 },
+  { "DATA11", 3 },
+  { "DATA12", 4 },
+  { "DATA13", 5 },
+  { "DATA14", 6 },
+  { "DATA15", 7 }
+};
+
 static const gp_bit_t p18f65k40_CRCDATH_bits[]     = {
   { "DATA8" , 0 },
   { "DATA9" , 1 },
@@ -15283,6 +17536,17 @@
   { "SHFT15", 7 }
 };
 
+static const gp_bit_t p18f25k83_CRCSHIFTH_bits[]   = {
+  { "SHFT8" , 0 },
+  { "SHFT9" , 1 },
+  { "SHFT10", 2 },
+  { "SHFT11", 3 },
+  { "SHFT12", 4 },
+  { "SHFT13", 5 },
+  { "SHFT14", 6 },
+  { "SHFT15", 7 }
+};
+
 static const gp_bit_t p18f65k40_CRCSHIFTH_bits[]   = {
   { "SHFT8" , 0 },
   { "SHFT9" , 1 },
@@ -15338,6 +17602,17 @@
   { "X15", 7 }
 };
 
+static const gp_bit_t p18f25k83_CRCXORH_bits[]     = {
+  { "X8" , 0 },
+  { "X9" , 1 },
+  { "X10", 2 },
+  { "X11", 3 },
+  { "X12", 4 },
+  { "X13", 5 },
+  { "X14", 6 },
+  { "X15", 7 }
+};
+
 static const gp_bit_t p18f65k40_CRCXORH_bits[]     = {
   { "X8" , 0 },
   { "X9" , 1 },
@@ -15379,6 +17654,16 @@
   { "X7", 7 }
 };
 
+static const gp_bit_t p18f25k83_CRCXORL_bits[]     = {
+  { "X1", 1 },
+  { "X2", 2 },
+  { "X3", 3 },
+  { "X4", 4 },
+  { "X5", 5 },
+  { "X6", 6 },
+  { "X7", 7 }
+};
+
 static const gp_bit_t p18f65k40_CRCXORL_bits[]     = {
   { "X1", 1 },
   { "X2", 2 },
@@ -15743,6 +18028,15 @@
   { "SHUTDOWN", 7 }
 };
 
+static const gp_bit_t p18f25k83_CWG1AS0_bits[]     = {
+  { "LSAC0"   , 2 },
+  { "LSAC1"   , 3 },
+  { "LSBD0"   , 4 },
+  { "LSBD1"   , 5 },
+  { "REN"     , 6 },
+  { "SHUTDOWN", 7 }
+};
+
 static const gp_bit_t p18f65k40_CWG1AS0_bits[]     = {
   { "LSAC0"   , 2 },
   { "LSAC1"   , 3 },
@@ -15809,6 +18103,16 @@
   { "AS5E", 5 }
 };
 
+static const gp_bit_t p18f25k83_CWG1AS1_bits[]     = {
+  { "AS0E", 0 },
+  { "AS1E", 1 },
+  { "AS2E", 2 },
+  { "AS3E", 3 },
+  { "AS4E", 4 },
+  { "AS5E", 5 },
+  { "AS6E", 6 }
+};
+
 static const gp_bit_t p18f65k40_CWG1AS1_bits[]     = {
   { "AS0E", 0 },
   { "AS1E", 1 },
@@ -15824,6 +18128,10 @@
   { "CS", 0 }
 };
 
+static const gp_bit_t p18f25k83_CWG1CLK_bits[]     = {
+  { "CWG1CS", 0 }
+};
+
 static const gp_bit_t p18f65k40_CWG1CLK_bits[]     = {
   { "CS", 0 }
 };
@@ -15894,6 +18202,14 @@
   { "EN"   , 7 }
 };
 
+static const gp_bit_t p18f25k83_CWG1CON0_bits[]    = {
+  { "MODE0", 0 },
+  { "MODE1", 1 },
+  { "MODE2", 2 },
+  { "LD"   , 6 },
+  { "EN"   , 7 }
+};
+
 static const gp_bit_t p18f65k40_CWG1CON0_bits[]    = {
   { "MODE0", 0 },
   { "MODE1", 1 },
@@ -15962,6 +18278,14 @@
   { "IN"  , 5 }
 };
 
+static const gp_bit_t p18f25k83_CWG1CON1_bits[]    = {
+  { "POLA", 0 },
+  { "POLB", 1 },
+  { "POLC", 2 },
+  { "POLD", 3 },
+  { "IN"  , 5 }
+};
+
 static const gp_bit_t p18f65k40_CWG1CON1_bits[]    = {
   { "POLA", 0 },
   { "POLB", 1 },
@@ -16092,6 +18416,15 @@
   { "DBF5", 5 }
 };
 
+static const gp_bit_t p18f25k83_CWG1DBF_bits[]     = {
+  { "DBF0", 0 },
+  { "DBF1", 1 },
+  { "DBF2", 2 },
+  { "DBF3", 3 },
+  { "DBF4", 4 },
+  { "DBF5", 5 }
+};
+
 static const gp_bit_t p18f65k40_CWG1DBF_bits[]     = {
   { "DBF0", 0 },
   { "DBF1", 1 },
@@ -16155,6 +18488,15 @@
   { "DBR5", 5 }
 };
 
+static const gp_bit_t p18f25k83_CWG1DBR_bits[]     = {
+  { "DBR0", 0 },
+  { "DBR1", 1 },
+  { "DBR2", 2 },
+  { "DBR3", 3 },
+  { "DBR4", 4 },
+  { "DBR5", 5 }
+};
+
 static const gp_bit_t p18f65k40_CWG1DBR_bits[]     = {
   { "DBR0", 0 },
   { "DBR1", 1 },
@@ -16199,6 +18541,13 @@
   { "CWG1ISM3", 3 }
 };
 
+static const gp_bit_t p18f25k83_CWG1ISM_bits[]     = {
+  { "CWG1ISM0", 0 },
+  { "CWG1ISM1", 1 },
+  { "CWG1ISM2", 2 },
+  { "CWG1ISM3", 3 }
+};
+
 static const gp_bit_t p18f65k40_CWG1ISM_bits[]     = {
   { "CWG1ISM0", 0 },
   { "CWG1ISM1", 1 },
@@ -16307,6 +18656,17 @@
   { "OVRD", 7 }
 };
 
+static const gp_bit_t p18f25k83_CWG1STR_bits[]     = {
+  { "STRA", 0 },
+  { "STRB", 1 },
+  { "STRC", 2 },
+  { "STRD", 3 },
+  { "OVRA", 4 },
+  { "OVRB", 5 },
+  { "OVRC", 6 },
+  { "OVRD", 7 }
+};
+
 static const gp_bit_t p18f65k40_CWG1STR_bits[]     = {
   { "STRA", 0 },
   { "STRB", 1 },
@@ -16336,6 +18696,15 @@
   { "SHUTDOWN", 7 }
 };
 
+static const gp_bit_t p18f25k83_CWG2AS0_bits[]     = {
+  { "LSAC0"   , 2 },
+  { "LSAC1"   , 3 },
+  { "LSBD0"   , 4 },
+  { "LSBD1"   , 5 },
+  { "REN"     , 6 },
+  { "SHUTDOWN", 7 }
+};
+
 static const gp_bit_t p16f18324_CWG2AS1_bits[]     = {
   { "AS0E", 0 },
   { "AS1E", 1 },
@@ -16354,6 +18723,20 @@
   { "AS6E", 6 }
 };
 
+static const gp_bit_t p18f25k83_CWG2AS1_bits[]     = {
+  { "AS0E", 0 },
+  { "AS1E", 1 },
+  { "AS2E", 2 },
+  { "AS3E", 3 },
+  { "AS4E", 4 },
+  { "AS5E", 5 },
+  { "AS6E", 6 }
+};
+
+static const gp_bit_t p18f25k83_CWG2CLK_bits[]     = {
+  { "CWG2CS", 0 }
+};
+
 static const gp_bit_t p16f18324_CWG2CLKCON_bits[]  = {
   { "CS", 0 }
 };
@@ -16378,6 +18761,14 @@
   { "EN"   , 7 }
 };
 
+static const gp_bit_t p18f25k83_CWG2CON0_bits[]    = {
+  { "MODE0", 0 },
+  { "MODE1", 1 },
+  { "MODE2", 2 },
+  { "LD"   , 6 },
+  { "EN"   , 7 }
+};
+
 static const gp_bit_t p16f18324_CWG2CON1_bits[]    = {
   { "POLA", 0 },
   { "POLB", 1 },
@@ -16394,6 +18785,14 @@
   { "IN"  , 5 }
 };
 
+static const gp_bit_t p18f25k83_CWG2CON1_bits[]    = {
+  { "POLA", 0 },
+  { "POLB", 1 },
+  { "POLC", 2 },
+  { "POLD", 3 },
+  { "IN"  , 5 }
+};
+
 static const gp_bit_t p16f18324_CWG2DAT_bits[]     = {
   { "CWG2DAT0", 0 },
   { "CWG2DAT1", 1 },
@@ -16419,6 +18818,15 @@
   { "DBF5", 5 }
 };
 
+static const gp_bit_t p18f25k83_CWG2DBF_bits[]     = {
+  { "DBF0", 0 },
+  { "DBF1", 1 },
+  { "DBF2", 2 },
+  { "DBF3", 3 },
+  { "DBF4", 4 },
+  { "DBF5", 5 }
+};
+
 static const gp_bit_t p16f18324_CWG2DBR_bits[]     = {
   { "DBR0", 0 },
   { "DBR1", 1 },
@@ -16437,6 +18845,15 @@
   { "DBR5", 5 }
 };
 
+static const gp_bit_t p18f25k83_CWG2DBR_bits[]     = {
+  { "DBR0", 0 },
+  { "DBR1", 1 },
+  { "DBR2", 2 },
+  { "DBR3", 3 },
+  { "DBR4", 4 },
+  { "DBR5", 5 }
+};
+
 static const gp_bit_t p16f18854_CWG2ISM_bits[]     = {
   { "CWG2ISM0", 0 },
   { "CWG2ISM1", 1 },
@@ -16444,6 +18861,13 @@
   { "CWG2ISM3", 3 }
 };
 
+static const gp_bit_t p18f25k83_CWG2ISM_bits[]     = {
+  { "CWG2ISM0", 0 },
+  { "CWG2ISM1", 1 },
+  { "CWG2ISM2", 2 },
+  { "CWG2ISM3", 3 }
+};
+
 static const gp_bit_t p16f18324_CWG2PPS_bits[]     = {
   { "CWG2PPS0", 0 },
   { "CWG2PPS1", 1 },
@@ -16490,6 +18914,17 @@
   { "OVRD", 7 }
 };
 
+static const gp_bit_t p18f25k83_CWG2STR_bits[]     = {
+  { "STRA", 0 },
+  { "STRB", 1 },
+  { "STRC", 2 },
+  { "STRD", 3 },
+  { "OVRA", 4 },
+  { "OVRB", 5 },
+  { "OVRC", 6 },
+  { "OVRD", 7 }
+};
+
 static const gp_bit_t p16f18854_CWG3AS0_bits[]     = {
   { "LSAC0"   , 2 },
   { "LSAC1"   , 3 },
@@ -16499,6 +18934,15 @@
   { "SHUTDOWN", 7 }
 };
 
+static const gp_bit_t p18f25k83_CWG3AS0_bits[]     = {
+  { "LSAC0"   , 2 },
+  { "LSAC1"   , 3 },
+  { "LSBD0"   , 4 },
+  { "LSBD1"   , 5 },
+  { "REN"     , 6 },
+  { "SHUTDOWN", 7 }
+};
+
 static const gp_bit_t p16f18854_CWG3AS1_bits[]     = {
   { "AS0E", 0 },
   { "AS1E", 1 },
@@ -16509,6 +18953,20 @@
   { "AS6E", 6 }
 };
 
+static const gp_bit_t p18f25k83_CWG3AS1_bits[]     = {
+  { "AS0E", 0 },
+  { "AS1E", 1 },
+  { "AS2E", 2 },
+  { "AS3E", 3 },
+  { "AS4E", 4 },
+  { "AS5E", 5 },
+  { "AS6E", 6 }
+};
+
+static const gp_bit_t p18f25k83_CWG3CLK_bits[]     = {
+  { "CWG3CS", 0 }
+};
+
 static const gp_bit_t p16f18854_CWG3CLKCON_bits[]  = {
   { "CS", 0 }
 };
@@ -16521,6 +18979,14 @@
   { "EN"   , 7 }
 };
 
+static const gp_bit_t p18f25k83_CWG3CON0_bits[]    = {
+  { "MODE0", 0 },
+  { "MODE1", 1 },
+  { "MODE2", 2 },
+  { "LD"   , 6 },
+  { "EN"   , 7 }
+};
+
 static const gp_bit_t p16f18854_CWG3CON1_bits[]    = {
   { "POLA", 0 },
   { "POLB", 1 },
@@ -16529,6 +18995,14 @@
   { "IN"  , 5 }
 };
 
+static const gp_bit_t p18f25k83_CWG3CON1_bits[]    = {
+  { "POLA", 0 },
+  { "POLB", 1 },
+  { "POLC", 2 },
+  { "POLD", 3 },
+  { "IN"  , 5 }
+};
+
 static const gp_bit_t p16f18854_CWG3DBF_bits[]     = {
   { "DBF0", 0 },
   { "DBF1", 1 },
@@ -16538,6 +19012,15 @@
   { "DBF5", 5 }
 };
 
+static const gp_bit_t p18f25k83_CWG3DBF_bits[]     = {
+  { "DBF0", 0 },
+  { "DBF1", 1 },
+  { "DBF2", 2 },
+  { "DBF3", 3 },
+  { "DBF4", 4 },
+  { "DBF5", 5 }
+};
+
 static const gp_bit_t p16f18854_CWG3DBR_bits[]     = {
   { "DBR0", 0 },
   { "DBR1", 1 },
@@ -16547,6 +19030,15 @@
   { "DBR5", 5 }
 };
 
+static const gp_bit_t p18f25k83_CWG3DBR_bits[]     = {
+  { "DBR0", 0 },
+  { "DBR1", 1 },
+  { "DBR2", 2 },
+  { "DBR3", 3 },
+  { "DBR4", 4 },
+  { "DBR5", 5 }
+};
+
 static const gp_bit_t p16f18854_CWG3ISM_bits[]     = {
   { "CWG3ISM0", 0 },
   { "CWG3ISM1", 1 },
@@ -16554,6 +19046,13 @@
   { "CWG3ISM3", 3 }
 };
 
+static const gp_bit_t p18f25k83_CWG3ISM_bits[]     = {
+  { "CWG3ISM0", 0 },
+  { "CWG3ISM1", 1 },
+  { "CWG3ISM2", 2 },
+  { "CWG3ISM3", 3 }
+};
+
 static const gp_bit_t p16f18854_CWG3PPS_bits[]     = {
   { "CWG3PPS0", 0 },
   { "CWG3PPS1", 1 },
@@ -16581,6 +19080,17 @@
   { "OVRD", 7 }
 };
 
+static const gp_bit_t p18f25k83_CWG3STR_bits[]     = {
+  { "STRA", 0 },
+  { "STRB", 1 },
+  { "STRC", 2 },
+  { "STRD", 3 },
+  { "OVRA", 4 },
+  { "OVRB", 5 },
+  { "OVRC", 6 },
+  { "OVRD", 7 }
+};
+
 static const gp_bit_t p16f1614_CWGINPPS_bits[]     = {
   { "CWGINPPS0", 0 },
   { "CWGINPPS1", 1 },
@@ -16681,6 +19191,15 @@
   { "EN"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_DAC1CON0_bits[]    = {
+  { "NSS" , 0 },
+  { "PSS0", 2 },
+  { "PSS1", 3 },
+  { "OE2" , 4 },
+  { "OE1" , 5 },
+  { "EN"  , 7 }
+};
+
 static const gp_bit_t p18f65k40_DAC1CON0_bits[]    = {
   { "NSS" , 0 },
   { "PSS0", 2 },
@@ -16728,6 +19247,14 @@
   { "DAC1R4", 4 }
 };
 
+static const gp_bit_t p18f25k83_DAC1CON1_bits[]    = {
+  { "DAC1R0", 0 },
+  { "DAC1R1", 1 },
+  { "DAC1R2", 2 },
+  { "DAC1R3", 3 },
+  { "DAC1R4", 4 }
+};
+
 static const gp_bit_t p18f65k40_DAC1CON1_bits[]    = {
   { "DAC1R0", 0 },
   { "DAC1R1", 1 },
@@ -17257,6 +19784,466 @@
   { "FLT4EN", 6 }
 };
 
+static const gp_bit_t p18f25k83_DMA1AIRQ_bits[]    = {
+  { "AIRQ0", 0 },
+  { "AIRQ1", 1 },
+  { "AIRQ2", 2 },
+  { "AIRQ3", 3 },
+  { "AIRQ4", 4 },
+  { "AIRQ5", 5 },
+  { "AIRQ6", 6 },
+  { "AIRQ7", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA1BUF_bits[]     = {
+  { "BUF0", 0 },
+  { "BUF1", 1 },
+  { "BUF2", 2 },
+  { "BUF3", 3 },
+  { "BUF4", 4 },
+  { "BUF5", 5 },
+  { "BUF6", 6 },
+  { "BUF7", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA1CON0_bits[]    = {
+  { "XIP"   , 0 },
+  { "AIRQEN", 2 },
+  { "DGO"   , 5 },
+  { "SIRQEN", 6 },
+  { "EN"    , 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA1CON1_bits[]    = {
+  { "SSTP", 0 },
+  { "DSTP", 5 }
+};
+
+static const gp_bit_t p18f25k83_DMA1DCNTH_bits[]   = {
+  { "DCNT8" , 0 },
+  { "DCNT9" , 1 },
+  { "DCNT10", 2 },
+  { "DCNT11", 3 }
+};
+
+static const gp_bit_t p18f25k83_DMA1DCNTL_bits[]   = {
+  { "DCNT0", 0 },
+  { "DCNT1", 1 },
+  { "DCNT2", 2 },
+  { "DCNT3", 3 },
+  { "DCNT4", 4 },
+  { "DCNT5", 5 },
+  { "DCNT6", 6 },
+  { "DCNT7", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA1DPTRH_bits[]   = {
+  { "DPTR8" , 0 },
+  { "DPTR9" , 1 },
+  { "DPTR10", 2 },
+  { "DPTR11", 3 },
+  { "DPTR12", 4 },
+  { "DPTR13", 5 },
+  { "DPTR14", 6 },
+  { "DPTR15", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA1DPTRL_bits[]   = {
+  { "DPTR0", 0 },
+  { "DPTR1", 1 },
+  { "DPTR2", 2 },
+  { "DPTR3", 3 },
+  { "DPTR4", 4 },
+  { "DPTR5", 5 },
+  { "DPTR6", 6 },
+  { "DPTR7", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA1DSAH_bits[]    = {
+  { "DSA8" , 0 },
+  { "DSA9" , 1 },
+  { "DSA10", 2 },
+  { "DSA11", 3 },
+  { "DSA12", 4 },
+  { "DSA13", 5 },
+  { "DSA14", 6 },
+  { "DSA15", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA1DSAL_bits[]    = {
+  { "SSA0", 0 },
+  { "SSA1", 1 },
+  { "SSA2", 2 },
+  { "SSA3", 3 },
+  { "SSA4", 4 },
+  { "SSA5", 5 },
+  { "SSA6", 6 },
+  { "SSA7", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA1DSZH_bits[]    = {
+  { "DSZ8" , 0 },
+  { "DSZ9" , 1 },
+  { "DSZ10", 2 },
+  { "DSZ11", 3 }
+};
+
+static const gp_bit_t p18f25k83_DMA1DSZL_bits[]    = {
+  { "DSZ0", 0 },
+  { "DSZ1", 1 },
+  { "DSZ2", 2 },
+  { "DSZ3", 3 },
+  { "DSZ4", 4 },
+  { "DSZ5", 5 },
+  { "DSZ6", 6 },
+  { "DSZ7", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA1PR_bits[]      = {
+  { "DMA1PR0", 0 },
+  { "PR1"    , 1 },
+  { "DMA1PR2", 2 }
+};
+
+static const gp_bit_t p18f25k83_DMA1SCNTH_bits[]   = {
+  { "SCNT8" , 0 },
+  { "SCNT9" , 1 },
+  { "SCNT10", 2 },
+  { "SCNT11", 3 }
+};
+
+static const gp_bit_t p18f25k83_DMA1SCNTL_bits[]   = {
+  { "SCNT0", 0 },
+  { "SCNT1", 1 },
+  { "SCNT2", 2 },
+  { "SCNT3", 3 },
+  { "SCNT4", 4 },
+  { "SCNT5", 5 },
+  { "SCNT6", 6 },
+  { "SCNT7", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA1SIRQ_bits[]    = {
+  { "SIRQ0", 0 },
+  { "SIRQ1", 1 },
+  { "SIRQ2", 2 },
+  { "SIRQ3", 3 },
+  { "SIRQ4", 4 },
+  { "SIRQ5", 5 },
+  { "SIRQ6", 6 },
+  { "SIRQ7", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA1SPTRH_bits[]   = {
+  { "SPTR8" , 0 },
+  { "SPTR9" , 1 },
+  { "SPTR10", 2 },
+  { "SPTR11", 3 },
+  { "SPTR12", 4 },
+  { "SPTR13", 5 },
+  { "SPTR14", 6 },
+  { "SPTR15", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA1SPTRL_bits[]   = {
+  { "SPTR0", 0 },
+  { "SPTR1", 1 },
+  { "SPTR2", 2 },
+  { "SPTR3", 3 },
+  { "SPTR4", 4 },
+  { "SPTR5", 5 },
+  { "SPTR6", 6 },
+  { "SPTR7", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA1SPTRU_bits[]   = {
+  { "SPTR16", 0 },
+  { "SPTR17", 1 },
+  { "SPTR18", 2 },
+  { "SPTR19", 3 },
+  { "SPTR20", 4 },
+  { "SPTR21", 5 }
+};
+
+static const gp_bit_t p18f25k83_DMA1SSAH_bits[]    = {
+  { "SSA8" , 0 },
+  { "SSA9" , 1 },
+  { "SSA10", 2 },
+  { "SSA11", 3 },
+  { "SSA12", 4 },
+  { "SSA13", 5 },
+  { "SSA14", 6 },
+  { "SSA15", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA1SSAL_bits[]    = {
+  { "SSA0", 0 },
+  { "SSA1", 1 },
+  { "SSA2", 2 },
+  { "SSA3", 3 },
+  { "SSA4", 4 },
+  { "SSA5", 5 },
+  { "SSA6", 6 },
+  { "SSA7", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA1SSAU_bits[]    = {
+  { "SSA16", 0 },
+  { "SSA17", 1 },
+  { "SSA18", 2 },
+  { "SSA19", 3 },
+  { "SSA20", 4 },
+  { "SSA21", 5 }
+};
+
+static const gp_bit_t p18f25k83_DMA1SSZH_bits[]    = {
+  { "SSZ8" , 0 },
+  { "SSZ9" , 1 },
+  { "SSZ10", 2 },
+  { "SSZ11", 3 }
+};
+
+static const gp_bit_t p18f25k83_DMA1SSZL_bits[]    = {
+  { "SSZ0", 0 },
+  { "SSZ1", 1 },
+  { "SSZ2", 2 },
+  { "SSZ3", 3 },
+  { "SSZ4", 4 },
+  { "SSZ5", 5 },
+  { "SSZ6", 6 },
+  { "SSZ7", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA2AIRQ_bits[]    = {
+  { "AIRQ0", 0 },
+  { "AIRQ1", 1 },
+  { "AIRQ2", 2 },
+  { "AIRQ3", 3 },
+  { "AIRQ4", 4 },
+  { "AIRQ5", 5 },
+  { "AIRQ6", 6 },
+  { "AIRQ7", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA2BUF_bits[]     = {
+  { "BUF0", 0 },
+  { "BUF1", 1 },
+  { "BUF2", 2 },
+  { "BUF3", 3 },
+  { "BUF4", 4 },
+  { "BUF5", 5 },
+  { "BUF6", 6 },
+  { "BUF7", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA2CON0_bits[]    = {
+  { "XIP"   , 0 },
+  { "AIRQEN", 2 },
+  { "DGO"   , 5 },
+  { "SIRQEN", 6 },
+  { "EN"    , 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA2CON1_bits[]    = {
+  { "SSTP", 0 },
+  { "DSTP", 5 }
+};
+
+static const gp_bit_t p18f25k83_DMA2DCNTH_bits[]   = {
+  { "DCNT8" , 0 },
+  { "DCNT9" , 1 },
+  { "DCNT10", 2 },
+  { "DCNT11", 3 }
+};
+
+static const gp_bit_t p18f25k83_DMA2DCNTL_bits[]   = {
+  { "DCNT0", 0 },
+  { "DCNT1", 1 },
+  { "DCNT2", 2 },
+  { "DCNT3", 3 },
+  { "DCNT4", 4 },
+  { "DCNT5", 5 },
+  { "DCNT6", 6 },
+  { "DCNT7", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA2DPTRH_bits[]   = {
+  { "DPTR8" , 0 },
+  { "DPTR9" , 1 },
+  { "DPTR10", 2 },
+  { "DPTR11", 3 },
+  { "DPTR12", 4 },
+  { "DPTR13", 5 },
+  { "DPTR14", 6 },
+  { "DPTR15", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA2DPTRL_bits[]   = {
+  { "DPTR0", 0 },
+  { "DPTR1", 1 },
+  { "DPTR2", 2 },
+  { "DPTR3", 3 },
+  { "DPTR4", 4 },
+  { "DPTR5", 5 },
+  { "DPTR6", 6 },
+  { "DPTR7", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA2DSAH_bits[]    = {
+  { "DSA8" , 0 },
+  { "DSA9" , 1 },
+  { "DSA10", 2 },
+  { "DSA11", 3 },
+  { "DSA12", 4 },
+  { "DSA13", 5 },
+  { "DSA14", 6 },
+  { "DSA15", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA2DSAL_bits[]    = {
+  { "SSA0", 0 },
+  { "SSA1", 1 },
+  { "SSA2", 2 },
+  { "SSA3", 3 },
+  { "SSA4", 4 },
+  { "SSA5", 5 },
+  { "SSA6", 6 },
+  { "SSA7", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA2DSZH_bits[]    = {
+  { "DSZ8" , 0 },
+  { "DSZ9" , 1 },
+  { "DSZ10", 2 },
+  { "DSZ11", 3 }
+};
+
+static const gp_bit_t p18f25k83_DMA2DSZL_bits[]    = {
+  { "DSZ0", 0 },
+  { "DSZ1", 1 },
+  { "DSZ2", 2 },
+  { "DSZ3", 3 },
+  { "DSZ4", 4 },
+  { "DSZ5", 5 },
+  { "DSZ6", 6 },
+  { "DSZ7", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA2PR_bits[]      = {
+  { "DMA2PR0", 0 },
+  { "PR1"    , 1 },
+  { "DMA2PR2", 2 }
+};
+
+static const gp_bit_t p18f25k83_DMA2SCNTH_bits[]   = {
+  { "SCNT8" , 0 },
+  { "SCNT9" , 1 },
+  { "SCNT10", 2 },
+  { "SCNT11", 3 }
+};
+
+static const gp_bit_t p18f25k83_DMA2SCNTL_bits[]   = {
+  { "SCNT0", 0 },
+  { "SCNT1", 1 },
+  { "SCNT2", 2 },
+  { "SCNT3", 3 },
+  { "SCNT4", 4 },
+  { "SCNT5", 5 },
+  { "SCNT6", 6 },
+  { "SCNT7", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA2SIRQ_bits[]    = {
+  { "SIRQ0", 0 },
+  { "SIRQ1", 1 },
+  { "SIRQ2", 2 },
+  { "SIRQ3", 3 },
+  { "SIRQ4", 4 },
+  { "SIRQ5", 5 },
+  { "SIRQ6", 6 },
+  { "SIRQ7", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA2SPTRH_bits[]   = {
+  { "SPTR8" , 0 },
+  { "SPTR9" , 1 },
+  { "SPTR10", 2 },
+  { "SPTR11", 3 },
+  { "SPTR12", 4 },
+  { "SPTR13", 5 },
+  { "SPTR14", 6 },
+  { "SPTR15", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA2SPTRL_bits[]   = {
+  { "SPTR0", 0 },
+  { "SPTR1", 1 },
+  { "SPTR2", 2 },
+  { "SPTR3", 3 },
+  { "SPTR4", 4 },
+  { "SPTR5", 5 },
+  { "SPTR6", 6 },
+  { "SPTR7", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA2SPTRU_bits[]   = {
+  { "SPTR16", 0 },
+  { "SPTR17", 1 },
+  { "SPTR18", 2 },
+  { "SPTR19", 3 },
+  { "SPTR20", 4 },
+  { "SPTR21", 5 }
+};
+
+static const gp_bit_t p18f25k83_DMA2SSAH_bits[]    = {
+  { "SSA8" , 0 },
+  { "SSA9" , 1 },
+  { "SSA10", 2 },
+  { "SSA11", 3 },
+  { "SSA12", 4 },
+  { "SSA13", 5 },
+  { "SSA14", 6 },
+  { "SSA15", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA2SSAL_bits[]    = {
+  { "SSA0", 0 },
+  { "SSA1", 1 },
+  { "SSA2", 2 },
+  { "SSA3", 3 },
+  { "SSA4", 4 },
+  { "SSA5", 5 },
+  { "SSA6", 6 },
+  { "SSA7", 7 }
+};
+
+static const gp_bit_t p18f25k83_DMA2SSAU_bits[]    = {
+  { "SSA16", 0 },
+  { "SSA17", 1 },
+  { "SSA18", 2 },
+  { "SSA19", 3 },
+  { "SSA20", 4 },
+  { "SSA21", 5 }
+};
+
+static const gp_bit_t p18f25k83_DMA2SSZH_bits[]    = {
+  { "SSZ8" , 0 },
+  { "SSZ9" , 1 },
+  { "SSZ10", 2 },
+  { "SSZ11", 3 }
+};
+
+static const gp_bit_t p18f25k83_DMA2SSZL_bits[]    = {
+  { "SSZ0", 0 },
+  { "SSZ1", 1 },
+  { "SSZ2", 2 },
+  { "SSZ3", 3 },
+  { "SSZ4", 4 },
+  { "SSZ5", 5 },
+  { "SSZ6", 6 },
+  { "SSZ7", 7 }
+};
+
 static const gp_bit_t p18f65j94_DMABCH_bits[]      = {
   { "BC8", 0 },
   { "BC9", 1 }
@@ -17412,6 +20399,17 @@
   { "MDSEL1", 7 }
 };
 
+static const gp_bit_t p18f25k83_ECANCON_bits[]     = {
+  { "EWIN0" , 0 },
+  { "EWIN1" , 1 },
+  { "EWIN2" , 2 },
+  { "EWIN3" , 3 },
+  { "EWIN4" , 4 },
+  { "FIFOWM", 5 },
+  { "MDSEL0", 6 },
+  { "MDSEL1", 7 }
+};
+
 static const gp_bit_t p18f13k22_ECCP1AS_bits[]     = {
   { "PSSBD0" , 0 },
   { "PSSBD1" , 1 },
@@ -18311,6 +21309,17 @@
   { "EN"     , 7 }
 };
 
+static const gp_bit_t p18f25k83_FVRCON_bits[]      = {
+  { "ADFVR0" , 0 },
+  { "ADFVR1" , 1 },
+  { "CDAFVR0", 2 },
+  { "CDAFVR1", 3 },
+  { "TSRNG"  , 4 },
+  { "TSEN"   , 5 },
+  { "FVRRDY" , 6 },
+  { "EN"     , 7 }
+};
+
 static const gp_bit_t p18f65k40_FVRCON_bits[]      = {
   { "ADFVR0" , 0 },
   { "ADFVR1" , 1 },
@@ -18498,6 +21507,14 @@
   { "EN"     , 7 }
 };
 
+static const gp_bit_t p18f25k83_HLVDCON0_bits[]    = {
+  { "INTL"   , 0 },
+  { "INTH"   , 1 },
+  { "HLVDRDY", 4 },
+  { "HLVDOUT", 5 },
+  { "EN"     , 7 }
+};
+
 static const gp_bit_t p18f65k40_HLVDCON0_bits[]    = {
   { "INTL"   , 0 },
   { "INTH"   , 1 },
@@ -18513,6 +21530,13 @@
   { "SEL3", 3 }
 };
 
+static const gp_bit_t p18f25k83_HLVDCON1_bits[]    = {
+  { "SEL0", 0 },
+  { "SEL1", 1 },
+  { "SEL2", 2 },
+  { "SEL3", 3 }
+};
+
 static const gp_bit_t p18f65k40_HLVDCON1_bits[]    = {
   { "SEL0", 0 },
   { "SEL1", 1 },
@@ -18529,6 +21553,208 @@
   { "HRH1", 5 }
 };
 
+static const gp_bit_t p18f25k83_I2C1BTO_bits[]     = {
+  { "BTO0", 0 },
+  { "BTO1", 1 },
+  { "BTO2", 2 }
+};
+
+static const gp_bit_t p18f25k83_I2C1CLK_bits[]     = {
+  { "CLK0", 0 },
+  { "CLK1", 1 },
+  { "CLK2", 2 },
+  { "CLK3", 3 }
+};
+
+static const gp_bit_t p18f25k83_I2C1CNT_bits[]     = {
+  { "CNT0", 0 },
+  { "CNT1", 1 },
+  { "CNT2", 2 },
+  { "CNT3", 3 },
+  { "CNT4", 4 },
+  { "CNT5", 5 },
+  { "CNT6", 6 },
+  { "CNT7", 7 }
+};
+
+static const gp_bit_t p18f25k83_I2C1CON0_bits[]    = {
+  { "MODE0", 0 },
+  { "MODE1", 1 },
+  { "MODE2", 2 },
+  { "MDR"  , 3 },
+  { "CSTR" , 4 },
+  { "S"    , 5 },
+  { "RSEN" , 6 },
+  { "EN"   , 7 }
+};
+
+static const gp_bit_t p18f25k83_I2C1CON1_bits[]    = {
+  { "CSD"    , 0 },
+  { "TXU"    , 1 },
+  { "RXO"    , 2 },
+  { "ACKT"   , 4 },
+  { "ACKSTAT", 5 },
+  { "ACKDT"  , 6 },
+  { "ACKCNT" , 7 }
+};
+
+static const gp_bit_t p18f25k83_I2C1CON2_bits[]    = {
+  { "BFRET0", 0 },
+  { "BFRET1", 1 },
+  { "SDAHT0", 2 },
+  { "SDAHT1", 3 },
+  { "ABD"   , 4 },
+  { "FME"   , 5 },
+  { "GCEN"  , 6 },
+  { "ACNT"  , 7 }
+};
+
+static const gp_bit_t p18f25k83_I2C1ERR_bits[]     = {
+  { "NACKIE", 0 },
+  { "BCLIE" , 1 },
+  { "BTOIE" , 2 },
+  { "NACKIF", 4 },
+  { "BCLIF" , 5 },
+  { "BTOIF" , 6 }
+};
+
+static const gp_bit_t p18f25k83_I2C1PIE_bits[]     = {
+  { "SCIE"  , 0 },
+  { "RSCIE" , 1 },
+  { "PCIE"  , 2 },
+  { "ADRIE" , 3 },
+  { "WRIE"  , 4 },
+  { "ACKTIE", 6 },
+  { "CNTIE" , 7 }
+};
+
+static const gp_bit_t p18f25k83_I2C1PIR_bits[]     = {
+  { "SCIF"  , 0 },
+  { "RSCIF" , 1 },
+  { "PCIF"  , 2 },
+  { "ADRIF" , 3 },
+  { "WRIF"  , 4 },
+  { "ACKTIF", 6 },
+  { "CNTIF" , 7 }
+};
+
+static const gp_bit_t p18f25k83_I2C1STAT0_bits[]   = {
+  { "D"   , 3 },
+  { "R"   , 4 },
+  { "MMA" , 5 },
+  { "SMA" , 6 },
+  { "BFRE", 7 }
+};
+
+static const gp_bit_t p18f25k83_I2C1STAT1_bits[]   = {
+  { "RXBF" , 0 },
+  { "CLRBF", 2 },
+  { "RXRE" , 3 },
+  { "TXBE" , 5 },
+  { "TXWE" , 7 }
+};
+
+static const gp_bit_t p18f25k83_I2C2BTO_bits[]     = {
+  { "BTO0", 0 },
+  { "BTO1", 1 },
+  { "BTO2", 2 }
+};
+
+static const gp_bit_t p18f25k83_I2C2CLK_bits[]     = {
+  { "CLK0", 0 },
+  { "CLK1", 1 },
+  { "CLK2", 2 },
+  { "CLK3", 3 }
+};
+
+static const gp_bit_t p18f25k83_I2C2CNT_bits[]     = {
+  { "CNT0", 0 },
+  { "CNT1", 1 },
+  { "CNT2", 2 },
+  { "CNT3", 3 },
+  { "CNT4", 4 },
+  { "CNT5", 5 },
+  { "CNT6", 6 },
+  { "CNT7", 7 }
+};
+
+static const gp_bit_t p18f25k83_I2C2CON0_bits[]    = {
+  { "MODE0", 0 },
+  { "MODE1", 1 },
+  { "MODE2", 2 },
+  { "MDR"  , 3 },
+  { "CSTR" , 4 },
+  { "S"    , 5 },
+  { "RSEN" , 6 },
+  { "EN"   , 7 }
+};
+
+static const gp_bit_t p18f25k83_I2C2CON1_bits[]    = {
+  { "CSD"    , 0 },
+  { "TXU"    , 1 },
+  { "RXO"    , 2 },
+  { "ACKT"   , 4 },
+  { "ACKSTAT", 5 },
+  { "ACKDT"  , 6 },
+  { "ACKCNT" , 7 }
+};
+
+static const gp_bit_t p18f25k83_I2C2CON2_bits[]    = {
+  { "BFRET0", 0 },
+  { "BFRET1", 1 },
+  { "SDAHT0", 2 },
+  { "SDAHT1", 3 },
+  { "ABD"   , 4 },
+  { "FME"   , 5 },
+  { "GCEN"  , 6 },
+  { "ACNT"  , 7 }
+};
+
+static const gp_bit_t p18f25k83_I2C2ERR_bits[]     = {
+  { "NACKIE", 0 },
+  { "BCLIE" , 1 },
+  { "BTOIE" , 2 },
+  { "NACKIF", 4 },
+  { "BCLIF" , 5 },
+  { "BTOIF" , 6 }
+};
+
+static const gp_bit_t p18f25k83_I2C2PIE_bits[]     = {
+  { "SCIE"  , 0 },
+  { "RSCIE" , 1 },
+  { "PCIE"  , 2 },
+  { "ADRIE" , 3 },
+  { "WRIE"  , 4 },
+  { "ACKTIE", 6 },
+  { "CNTIE" , 7 }
+};
+
+static const gp_bit_t p18f25k83_I2C2PIR_bits[]     = {
+  { "SCIF"  , 0 },
+  { "RSCIF" , 1 },
+  { "PCIF"  , 2 },
+  { "ADRIF" , 3 },
+  { "WRIF"  , 4 },
+  { "ACKTIF", 6 },
+  { "CNTIF" , 7 }
+};
+
+static const gp_bit_t p18f25k83_I2C2STAT0_bits[]   = {
+  { "D"   , 3 },
+  { "R"   , 4 },
+  { "MMA" , 5 },
+  { "SMA" , 6 },
+  { "BFRE", 7 }
+};
+
+static const gp_bit_t p18f25k83_I2C2STAT1_bits[]   = {
+  { "RXBF" , 0 },
+  { "CLRBF", 2 },
+  { "RXRE" , 3 },
+  { "TXBE" , 5 },
+  { "TXWE" , 7 }
+};
+
 static const gp_bit_t p16f1458_ICDBK0CON_bits[]    = {
   { "BKHLT", 0 },
   { "BKEN" , 7 }
@@ -18682,6 +21908,17 @@
   { "INLVLA7", 7 }
 };
 
+static const gp_bit_t p18f25k83_INLVLA_bits[]      = {
+  { "INLVLA0", 0 },
+  { "INLVLA1", 1 },
+  { "INLVLA2", 2 },
+  { "INLVLA3", 3 },
+  { "INLVLA4", 4 },
+  { "INLVLA5", 5 },
+  { "INLVLA6", 6 },
+  { "INLVLA7", 7 }
+};
+
 static const gp_bit_t p18f65k40_INLVLA_bits[]      = {
   { "INLVLA0", 0 },
   { "INLVLA1", 1 },
@@ -18762,6 +21999,17 @@
   { "INLVLB7", 7 }
 };
 
+static const gp_bit_t p18f25k83_INLVLB_bits[]      = {
+  { "INLVLB0", 0 },
+  { "INLVLB1", 1 },
+  { "INLVLB2", 2 },
+  { "INLVLB3", 3 },
+  { "INLVLB4", 4 },
+  { "INLVLB5", 5 },
+  { "INLVLB6", 6 },
+  { "INLVLB7", 7 }
+};
+
 static const gp_bit_t p18f65k40_INLVLB_bits[]      = {
   { "INLVLB0", 0 },
   { "INLVLB1", 1 },
@@ -18835,6 +22083,17 @@
   { "INLVLC7", 7 }
 };
 
+static const gp_bit_t p18f25k83_INLVLC_bits[]      = {
+  { "INLVLC0", 0 },
+  { "INLVLC1", 1 },
+  { "INLVLC2", 2 },
+  { "INLVLC3", 3 },
+  { "INLVLC4", 4 },
+  { "INLVLC5", 5 },
+  { "INLVLC6", 6 },
+  { "INLVLC7", 7 }
+};
+
 static const gp_bit_t p18f65k40_INLVLC_bits[]      = {
   { "INLVLC0", 0 },
   { "INLVLC1", 1 },
@@ -18954,6 +22213,10 @@
   { "INLVLE3", 3 }
 };
 
+static const gp_bit_t p18f25k83_INLVLE_bits[]      = {
+  { "INLVLE3", 3 }
+};
+
 static const gp_bit_t p18f45k40_INLVLE_bits[]      = {
   { "INLVLE0", 0 },
   { "INLVLE1", 1 },
@@ -19321,6 +22584,15 @@
   { "GIE"   , 7 }
 };
 
+static const gp_bit_t p18f25k83_INTCON0_bits[]     = {
+  { "INT0EDG"     , 0 },
+  { "INT1EDG"     , 1 },
+  { "INT2EDG"     , 2 },
+  { "IPEN_INTCON0", 5 },
+  { "GIEL"        , 6 },
+  { "GIE"         , 7 }
+};
+
 static const gp_bit_t p16f527_INTCON1_bits[]       = {
   { "WUR" , 0 },
   { "RAIE", 4 },
@@ -19348,6 +22620,11 @@
   { "GIE"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_INTCON1_bits[]     = {
+  { "STAT0_INTCON1", 6 },
+  { "STAT1_INTCON1", 7 }
+};
+
 static const gp_bit_t p18c242_INTCON2_bits[]       = {
   { "RBIP"   , 0 },
   { "T0IP"   , 2 },
@@ -19654,6 +22931,17 @@
   { "IOCAF7", 7 }
 };
 
+static const gp_bit_t p18f25k83_IOCAF_bits[]       = {
+  { "IOCAF0", 0 },
+  { "IOCAF1", 1 },
+  { "IOCAF2", 2 },
+  { "IOCAF3", 3 },
+  { "IOCAF4", 4 },
+  { "IOCAF5", 5 },
+  { "IOCAF6", 6 },
+  { "IOCAF7", 7 }
+};
+
 static const gp_bit_t p10f320_IOCAN_bits[]         = {
   { "IOCAN0", 0 },
   { "IOCAN1", 1 },
@@ -19740,6 +23028,17 @@
   { "IOCAN7", 7 }
 };
 
+static const gp_bit_t p18f25k83_IOCAN_bits[]       = {
+  { "IOCAN0", 0 },
+  { "IOCAN1", 1 },
+  { "IOCAN2", 2 },
+  { "IOCAN3", 3 },
+  { "IOCAN4", 4 },
+  { "IOCAN5", 5 },
+  { "IOCAN6", 6 },
+  { "IOCAN7", 7 }
+};
+
 static const gp_bit_t p10f320_IOCAP_bits[]         = {
   { "IOCAP0", 0 },
   { "IOCAP1", 1 },
@@ -19826,6 +23125,17 @@
   { "IOCAP7", 7 }
 };
 
+static const gp_bit_t p18f25k83_IOCAP_bits[]       = {
+  { "IOCAP0", 0 },
+  { "IOCAP1", 1 },
+  { "IOCAP2", 2 },
+  { "IOCAP3", 3 },
+  { "IOCAP4", 4 },
+  { "IOCAP5", 5 },
+  { "IOCAP6", 6 },
+  { "IOCAP7", 7 }
+};
+
 static const gp_bit_t p16c717_IOCB_bits[]          = {
   { "IOCB0", 0 },
   { "IOCB1", 1 },
@@ -19937,6 +23247,17 @@
   { "IOCBF7", 7 }
 };
 
+static const gp_bit_t p18f25k83_IOCBF_bits[]       = {
+  { "IOCBF0", 0 },
+  { "IOCBF1", 1 },
+  { "IOCBF2", 2 },
+  { "IOCBF3", 3 },
+  { "IOCBF4", 4 },
+  { "IOCBF5", 5 },
+  { "IOCBF6", 6 },
+  { "IOCBF7", 7 }
+};
+
 static const gp_bit_t p18f65k40_IOCBF_bits[]       = {
   { "IOCBF0", 0 },
   { "IOCBF1", 1 },
@@ -20006,6 +23327,17 @@
   { "IOCBN7", 7 }
 };
 
+static const gp_bit_t p18f25k83_IOCBN_bits[]       = {
+  { "IOCBN0", 0 },
+  { "IOCBN1", 1 },
+  { "IOCBN2", 2 },
+  { "IOCBN3", 3 },
+  { "IOCBN4", 4 },
+  { "IOCBN5", 5 },
+  { "IOCBN6", 6 },
+  { "IOCBN7", 7 }
+};
+
 static const gp_bit_t p18f65k40_IOCBN_bits[]       = {
   { "IOCBN0", 0 },
   { "IOCBN1", 1 },
@@ -20075,6 +23407,17 @@
   { "IOCBP7", 7 }
 };
 
+static const gp_bit_t p18f25k83_IOCBP_bits[]       = {
+  { "IOCBP0", 0 },
+  { "IOCBP1", 1 },
+  { "IOCBP2", 2 },
+  { "IOCBP3", 3 },
+  { "IOCBP4", 4 },
+  { "IOCBP5", 5 },
+  { "IOCBP6", 6 },
+  { "IOCBP7", 7 }
+};
+
 static const gp_bit_t p18f65k40_IOCBP_bits[]       = {
   { "IOCBP0", 0 },
   { "IOCBP1", 1 },
@@ -20167,6 +23510,17 @@
   { "IOCCF7", 7 }
 };
 
+static const gp_bit_t p18f25k83_IOCCF_bits[]       = {
+  { "IOCCF0", 0 },
+  { "IOCCF1", 1 },
+  { "IOCCF2", 2 },
+  { "IOCCF3", 3 },
+  { "IOCCF4", 4 },
+  { "IOCCF5", 5 },
+  { "IOCCF6", 6 },
+  { "IOCCF7", 7 }
+};
+
 static const gp_bit_t p18f65k40_IOCCF_bits[]       = {
   { "IOCCF0", 0 },
   { "IOCCF1", 1 },
@@ -20249,6 +23603,17 @@
   { "IOCCN7", 7 }
 };
 
+static const gp_bit_t p18f25k83_IOCCN_bits[]       = {
+  { "IOCCN0", 0 },
+  { "IOCCN1", 1 },
+  { "IOCCN2", 2 },
+  { "IOCCN3", 3 },
+  { "IOCCN4", 4 },
+  { "IOCCN5", 5 },
+  { "IOCCN6", 6 },
+  { "IOCCN7", 7 }
+};
+
 static const gp_bit_t p18f65k40_IOCCN_bits[]       = {
   { "IOCCN0", 0 },
   { "IOCCN1", 1 },
@@ -20331,6 +23696,17 @@
   { "IOCCP7", 7 }
 };
 
+static const gp_bit_t p18f25k83_IOCCP_bits[]       = {
+  { "IOCCP0", 0 },
+  { "IOCCP1", 1 },
+  { "IOCCP2", 2 },
+  { "IOCCP3", 3 },
+  { "IOCCP4", 4 },
+  { "IOCCP5", 5 },
+  { "IOCCP6", 6 },
+  { "IOCCP7", 7 }
+};
+
 static const gp_bit_t p18f65k40_IOCCP_bits[]       = {
   { "IOCCP0", 0 },
   { "IOCCP1", 1 },
@@ -20368,6 +23744,10 @@
   { "IOCEF3", 3 }
 };
 
+static const gp_bit_t p18f25k83_IOCEF_bits[]       = {
+  { "IOCEF3", 3 }
+};
+
 static const gp_bit_t p18f65k40_IOCEF_bits[]       = {
   { "IOCEF0", 0 },
   { "IOCEF1", 1 },
@@ -20405,6 +23785,10 @@
   { "IOCEN3", 3 }
 };
 
+static const gp_bit_t p18f25k83_IOCEN_bits[]       = {
+  { "IOCEN3", 3 }
+};
+
 static const gp_bit_t p18f65k40_IOCEN_bits[]       = {
   { "IOCEN0", 0 },
   { "IOCEN1", 1 },
@@ -20442,6 +23826,10 @@
   { "IOCEP3", 3 }
 };
 
+static const gp_bit_t p18f25k83_IOCEP_bits[]       = {
+  { "IOCEP3", 3 }
+};
+
 static const gp_bit_t p18f65k40_IOCEP_bits[]       = {
   { "IOCEP0", 0 },
   { "IOCEP1", 1 },
@@ -20518,6 +23906,17 @@
   { "TMR0IP", 5 }
 };
 
+static const gp_bit_t p18f25k83_IPR0_bits[]        = {
+  { "SWIP"  , 0 },
+  { "HLVDIP", 1 },
+  { "OSFIP" , 2 },
+  { "CSWIP" , 3 },
+  { "NVMIP" , 4 },
+  { "SCANIP", 5 },
+  { "CRCIP" , 6 },
+  { "IOCIP" , 7 }
+};
+
 static const gp_bit_t p18f65k40_IPR0_bits[]        = {
   { "INT0IP", 0 },
   { "INT1IP", 1 },
@@ -20595,6 +23994,17 @@
   { "ADIP"   , 6 }
 };
 
+static const gp_bit_t p18f25k83_IPR1_bits[]        = {
+  { "INT0IP"   , 0 },
+  { "ZCDIP"    , 1 },
+  { "ADIP"     , 2 },
+  { "ADTIP"    , 3 },
+  { "C1IP"     , 4 },
+  { "SMT1IP"   , 5 },
+  { "SMT1PRAIP", 6 },
+  { "SMT1PWAIP", 7 }
+};
+
 static const gp_bit_t p18f4455_IPR1_bits[]         = {
   { "TMR1IP", 0 },
   { "TMR2IP", 1 },
@@ -20857,6 +24267,17 @@
   { "OSCFIP" , 7 }
 };
 
+static const gp_bit_t p18f25k83_IPR2_bits[]        = {
+  { "DMA1SCNTIP", 0 },
+  { "DMA1DCNTIP", 1 },
+  { "DMA1ORIP"  , 2 },
+  { "DMA1AIP"   , 3 },
+  { "SPI1RXIP"  , 4 },
+  { "SPI1TXIP"  , 5 },
+  { "SPI1IP"    , 6 },
+  { "I2C1RXIP"  , 7 }
+};
+
 static const gp_bit_t p18f448_IPR2_bits[]          = {
   { "ECCP1IP", 0 },
   { "TMR3IP" , 1 },
@@ -21030,6 +24451,17 @@
   { "RC2IP" , 5 }
 };
 
+static const gp_bit_t p18f25k83_IPR3_bits[]        = {
+  { "I2C1TXIP", 0 },
+  { "I2C1IP"  , 1 },
+  { "I2C1EIP" , 2 },
+  { "U1RXIP"  , 3 },
+  { "U1TXIP"  , 4 },
+  { "U1EIP"   , 5 },
+  { "U1IP"    , 6 },
+  { "TMR0IP"  , 7 }
+};
+
 static const gp_bit_t p18f26k40_IPR3_bits[]        = {
   { "SSP1IP", 0 },
   { "BCL1IP", 1 },
@@ -21167,6 +24599,17 @@
   { "TMR4IP", 7 }
 };
 
+static const gp_bit_t p18f25k83_IPR4_bits[]        = {
+  { "TMR1IP" , 0 },
+  { "TMR1GIP", 1 },
+  { "TMR2IP" , 2 },
+  { "CCP1IP" , 3 },
+  { "NCO1IP" , 4 },
+  { "CWG1IP" , 5 },
+  { "CLC1IP" , 6 },
+  { "INT1IP" , 7 }
+};
+
 static const gp_bit_t p18f26j13_IPR4_bits[]        = {
   { "CCP3IP" , 0 },
   { "CCP4IP" , 1 },
@@ -21241,6 +24684,17 @@
   { "IRXIP" , 7 }
 };
 
+static const gp_bit_t p18f25k83_IPR5_bits[]        = {
+  { "RXB0IP", 0 },
+  { "RXB1IP", 1 },
+  { "TXB0IP", 2 },
+  { "TXB1IP", 3 },
+  { "TXB2IP", 4 },
+  { "ERRIP" , 5 },
+  { "WAKIP" , 6 },
+  { "IRXIP" , 7 }
+};
+
 static const gp_bit_t p18f26j13_IPR5_bits[]        = {
   { "TMR1GIP", 0 },
   { "TMR5GIP", 1 },
@@ -21301,6 +24755,17 @@
   { "CCP2IP", 1 }
 };
 
+static const gp_bit_t p18f25k83_IPR6_bits[]        = {
+  { "C2IP"      , 0 },
+  { "SMT2IP"    , 1 },
+  { "SMT2PRAIP" , 2 },
+  { "SMT2PWAIP" , 3 },
+  { "DMA2SCNTIP", 4 },
+  { "DMA2DCNTIP", 5 },
+  { "DMA2ORIP"  , 6 },
+  { "DMA2AIP"   , 7 }
+};
+
 static const gp_bit_t p18f65j94_IPR6_bits[]        = {
   { "CMP1IP", 0 },
   { "CMP2IP", 1 },
@@ -21332,6 +24797,17 @@
   { "SCANIP", 7 }
 };
 
+static const gp_bit_t p18f25k83_IPR7_bits[]        = {
+  { "I2C2RXIP", 0 },
+  { "I2C2TXIP", 1 },
+  { "I2C2IP"  , 2 },
+  { "I2C2EIP" , 3 },
+  { "U2RXIP"  , 4 },
+  { "U2TXIP"  , 5 },
+  { "U2EIP"   , 6 },
+  { "U2IP"    , 7 }
+};
+
 static const gp_bit_t p18f65k40_IPR7_bits[]        = {
   { "CCP1IP", 0 },
   { "CCP2IP", 1 },
@@ -21340,6 +24816,17 @@
   { "CCP5IP", 4 }
 };
 
+static const gp_bit_t p18f25k83_IPR8_bits[]        = {
+  { "TMR3IP" , 0 },
+  { "TMR3GIP", 1 },
+  { "TMR4IP" , 2 },
+  { "CCP2IP" , 3 },
+  { "CWG2IP" , 4 },
+  { "CLC2IP" , 5 },
+  { "INT2IP" , 6 },
+  { "TMR5IP" , 7 }
+};
+
 static const gp_bit_t p18f65k40_IPR8_bits[]        = {
   { "CWG1IP", 0 },
   { "NVMIP" , 5 },
@@ -21347,6 +24834,16 @@
   { "SCANIP", 7 }
 };
 
+static const gp_bit_t p18f25k83_IPR9_bits[]        = {
+  { "TMR5GIP", 0 },
+  { "TMR6IP" , 1 },
+  { "CCP3IP" , 2 },
+  { "CWG3IP" , 3 },
+  { "CLC3IP" , 4 },
+  { "CCP4IP" , 5 },
+  { "CLC4IP" , 6 }
+};
+
 static const gp_bit_t p18f65k40_IPR9_bits[]        = {
   { "SMT1IP"   , 0 },
   { "SMT1PRAIP", 1 },
@@ -21356,6 +24853,12 @@
   { "SMT2PWAIP", 5 }
 };
 
+static const gp_bit_t p18f25k83_ISRPR_bits[]       = {
+  { "ISRPR0", 0 },
+  { "PR1"   , 1 },
+  { "ISRPR2", 2 }
+};
+
 static const gp_bit_t p16f527_ISTATUS_bits[]       = {
   { "C"     , 0 },
   { "DC"    , 1 },
@@ -21377,6 +24880,40 @@
   { "PA2"   , 7 }
 };
 
+static const gp_bit_t p18f25k83_IVTBASEH_bits[]    = {
+  { "BASE8" , 0 },
+  { "BASE9" , 1 },
+  { "BASE10", 2 },
+  { "BASE11", 3 },
+  { "BASE12", 4 },
+  { "BASE13", 5 },
+  { "BASE14", 6 },
+  { "BASE15", 7 }
+};
+
+static const gp_bit_t p18f25k83_IVTBASEL_bits[]    = {
+  { "BASE0", 0 },
+  { "BASE1", 1 },
+  { "BASE2", 2 },
+  { "BASE3", 3 },
+  { "BASE4", 4 },
+  { "BASE5", 5 },
+  { "BASE6", 6 },
+  { "BASE7", 7 }
+};
+
+static const gp_bit_t p18f25k83_IVTBASEU_bits[]    = {
+  { "BASE16", 0 },
+  { "BASE17", 1 },
+  { "BASE18", 2 },
+  { "BASE19", 3 },
+  { "BASE20", 4 }
+};
+
+static const gp_bit_t p18f25k83_IVTLOCK_bits[]     = {
+  { "IVTLOCKED", 0 }
+};
+
 static const gp_bit_t p10f320_LATA_bits[]          = {
   { "LATA0", 0 },
   { "LATA1", 1 },
@@ -21559,6 +25096,17 @@
   { "LATA7", 7 }
 };
 
+static const gp_bit_t p18f25k83_LATA_bits[]        = {
+  { "LATA0", 0 },
+  { "LATA1", 1 },
+  { "LATA2", 2 },
+  { "LATA3", 3 },
+  { "LATA4", 4 },
+  { "LATA5", 5 },
+  { "LATA6", 6 },
+  { "LATA7", 7 }
+};
+
 static const gp_bit_t p18f65k40_LATA_bits[]        = {
   { "LATA0", 0 },
   { "LATA1", 1 },
@@ -21662,6 +25210,17 @@
   { "LATB7", 7 }
 };
 
+static const gp_bit_t p18f25k83_LATB_bits[]        = {
+  { "LATB0", 0 },
+  { "LATB1", 1 },
+  { "LATB2", 2 },
+  { "LATB3", 3 },
+  { "LATB4", 4 },
+  { "LATB5", 5 },
+  { "LATB6", 6 },
+  { "LATB7", 7 }
+};
+
 static const gp_bit_t p18f65k40_LATB_bits[]        = {
   { "LATB0", 0 },
   { "LATB1", 1 },
@@ -21784,6 +25343,17 @@
   { "LATC7", 7 }
 };
 
+static const gp_bit_t p18f25k83_LATC_bits[]        = {
+  { "LATC0", 0 },
+  { "LATC1", 1 },
+  { "LATC2", 2 },
+  { "LATC3", 3 },
+  { "LATC4", 4 },
+  { "LATC5", 5 },
+  { "LATC6", 6 },
+  { "LATC7", 7 }
+};
+
 static const gp_bit_t p18f65k40_LATC_bits[]        = {
   { "LATC0", 0 },
   { "LATC1", 1 },
@@ -25786,6 +29356,12 @@
   { "DEFER", 6 }
 };
 
+static const gp_bit_t p18f25k83_MAINPR_bits[]      = {
+  { "MAINPR0", 0 },
+  { "PR1"    , 1 },
+  { "MAINPR2", 2 }
+};
+
 static const gp_bit_t p16f1764_MD1CARH_bits[]      = {
   { "CH0", 0 },
   { "CH1", 1 },
@@ -25801,6 +29377,14 @@
   { "CH4", 4 }
 };
 
+static const gp_bit_t p18f25k83_MD1CARH_bits[]     = {
+  { "CH0", 0 },
+  { "CH1", 1 },
+  { "CH2", 2 },
+  { "CH3", 3 },
+  { "CH4", 4 }
+};
+
 static const gp_bit_t p16f1764_MD1CARL_bits[]      = {
   { "CL0", 0 },
   { "CL1", 1 },
@@ -25816,6 +29400,14 @@
   { "CL4", 4 }
 };
 
+static const gp_bit_t p18f25k83_MD1CARL_bits[]     = {
+  { "CL0", 0 },
+  { "CL1", 1 },
+  { "CL2", 2 },
+  { "CL3", 3 },
+  { "CL4", 4 }
+};
+
 static const gp_bit_t p16f1764_MD1CON0_bits[]      = {
   { "BIT"   , 0 },
   { "OPOL"  , 4 },
@@ -25830,6 +29422,13 @@
   { "EN"    , 7 }
 };
 
+static const gp_bit_t p18f25k83_MD1CON0_bits[]     = {
+  { "BIT"   , 0 },
+  { "OPOL"  , 4 },
+  { "MD1OUT", 5 },
+  { "EN"    , 7 }
+};
+
 static const gp_bit_t p16f1764_MD1CON1_bits[]      = {
   { "CLSYNC", 0 },
   { "CLPOL" , 1 },
@@ -25844,6 +29443,13 @@
   { "CHPOL" , 5 }
 };
 
+static const gp_bit_t p18f25k83_MD1CON1_bits[]     = {
+  { "CLSYNC", 0 },
+  { "CLPOL" , 1 },
+  { "CHSYNC", 4 },
+  { "CHPOL" , 5 }
+};
+
 static const gp_bit_t p16f1764_MD1SRC_bits[]       = {
   { "MS0", 0 },
   { "MS1", 1 },
@@ -25860,6 +29466,14 @@
   { "MS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_MD1SRC_bits[]      = {
+  { "MS0", 0 },
+  { "MS1", 1 },
+  { "MS2", 2 },
+  { "MS3", 3 },
+  { "MS4", 4 }
+};
+
 static const gp_bit_t p16f1768_MD2CARH_bits[]      = {
   { "CH0", 0 },
   { "CH1", 1 },
@@ -26420,6 +30034,17 @@
   { "FIL3_1", 7 }
 };
 
+static const gp_bit_t p18f25k83_MSEL0_bits[]       = {
+  { "FIL0_0", 0 },
+  { "FIL0_1", 1 },
+  { "FIL1_0", 2 },
+  { "FIL1_1", 3 },
+  { "FIL2_0", 4 },
+  { "FIL2_1", 5 },
+  { "FIL3_0", 6 },
+  { "FIL3_1", 7 }
+};
+
 static const gp_bit_t p18f2480_MSEL1_bits[]        = {
   { "FIL4_0", 0 },
   { "FIL4_1", 1 },
@@ -26442,6 +30067,17 @@
   { "FIL7_1", 7 }
 };
 
+static const gp_bit_t p18f25k83_MSEL1_bits[]       = {
+  { "FIL4_0", 0 },
+  { "FIL4_1", 1 },
+  { "FIL5_0", 2 },
+  { "FIL5_1", 3 },
+  { "FIL6_0", 4 },
+  { "FIL6_1", 5 },
+  { "FIL7_0", 6 },
+  { "FIL7_1", 7 }
+};
+
 static const gp_bit_t p18f2480_MSEL2_bits[]        = {
   { "FIL8_0" , 0 },
   { "FIL8_1" , 1 },
@@ -26464,6 +30100,17 @@
   { "FIL11_1", 7 }
 };
 
+static const gp_bit_t p18f25k83_MSEL2_bits[]       = {
+  { "FIL8_0" , 0 },
+  { "FIL8_1" , 1 },
+  { "FIL9_0" , 2 },
+  { "FIL9_1" , 3 },
+  { "FIL10_0", 4 },
+  { "FIL10_1", 5 },
+  { "FIL11_0", 6 },
+  { "FIL11_1", 7 }
+};
+
 static const gp_bit_t p18f2480_MSEL3_bits[]        = {
   { "FIL12_0", 0 },
   { "FIL12_1", 1 },
@@ -26486,6 +30133,17 @@
   { "FIL15_1", 7 }
 };
 
+static const gp_bit_t p18f25k83_MSEL3_bits[]       = {
+  { "FIL12_0", 0 },
+  { "FIL12_1", 1 },
+  { "FIL13_0", 2 },
+  { "FIL13_1", 3 },
+  { "FIL14_0", 4 },
+  { "FIL14_1", 5 },
+  { "FIL15_0", 6 },
+  { "FIL15_1", 7 }
+};
+
 static const gp_bit_t p16f677_MSK_bits[]           = {
   { "MSK0", 0 },
   { "MSK1", 1 },
@@ -26530,6 +30188,17 @@
   { "NCO1ACC15", 7 }
 };
 
+static const gp_bit_t p18f25k83_NCO1ACCH_bits[]    = {
+  { "ACC8" , 0 },
+  { "ACC9" , 1 },
+  { "ACC10", 2 },
+  { "ACC11", 3 },
+  { "ACC12", 4 },
+  { "ACC13", 5 },
+  { "ACC14", 6 },
+  { "ACC15", 7 }
+};
+
 static const gp_bit_t p10f320_NCO1ACCL_bits[]      = {
   { "NCO1ACC0", 0 },
   { "NCO1ACC1", 1 },
@@ -26563,6 +30232,17 @@
   { "NCO1ACC7", 7 }
 };
 
+static const gp_bit_t p18f25k83_NCO1ACCL_bits[]    = {
+  { "ACC0", 0 },
+  { "ACC1", 1 },
+  { "ACC2", 2 },
+  { "ACC3", 3 },
+  { "ACC4", 4 },
+  { "ACC5", 5 },
+  { "ACC6", 6 },
+  { "ACC7", 7 }
+};
+
 static const gp_bit_t p10f320_NCO1ACCU_bits[]      = {
   { "NCO1ACC16", 0 },
   { "NCO1ACC17", 1 },
@@ -26595,6 +30275,17 @@
   { "NCO1ACC23", 7 }
 };
 
+static const gp_bit_t p18f25k83_NCO1ACCU_bits[]    = {
+  { "ACC16", 0 },
+  { "ACC17", 1 },
+  { "ACC18", 2 },
+  { "ACC19", 3 },
+  { "ACC20", 4 },
+  { "ACC21", 5 },
+  { "ACC22", 6 },
+  { "ACC23", 7 }
+};
+
 static const gp_bit_t p10f320_NCO1CLK_bits[]       = {
   { "N1CKS0", 0 },
   { "N1CKS1", 1 },
@@ -26640,6 +30331,16 @@
   { "N1PWS2", 7 }
 };
 
+static const gp_bit_t p18f25k83_NCO1CLK_bits[]     = {
+  { "CKS0", 0 },
+  { "CKS1", 1 },
+  { "CKS2", 2 },
+  { "CKS3", 3 },
+  { "PWS0", 5 },
+  { "PWS1", 6 },
+  { "PWS2", 7 }
+};
+
 static const gp_bit_t p10f320_NCO1CON_bits[]       = {
   { "N1PFM", 0 },
   { "N1POL", 4 },
@@ -26670,6 +30371,13 @@
   { "N1EN" , 7 }
 };
 
+static const gp_bit_t p18f25k83_NCO1CON_bits[]     = {
+  { "PFM"    , 0 },
+  { "NCO1POL", 4 },
+  { "NCO1OUT", 5 },
+  { "EN"     , 7 }
+};
+
 static const gp_bit_t p10f320_NCO1INCH_bits[]      = {
   { "NCO1INC8" , 0 },
   { "NCO1INC9" , 1 },
@@ -26703,6 +30411,17 @@
   { "NCO1INC15", 7 }
 };
 
+static const gp_bit_t p18f25k83_NCO1INCH_bits[]    = {
+  { "INC8" , 0 },
+  { "INC9" , 1 },
+  { "INC10", 2 },
+  { "INC11", 3 },
+  { "INC12", 4 },
+  { "INC13", 5 },
+  { "INC14", 6 },
+  { "INC15", 7 }
+};
+
 static const gp_bit_t p10f320_NCO1INCL_bits[]      = {
   { "NCO1INC0", 0 },
   { "NCO1INC1", 1 },
@@ -26736,6 +30455,17 @@
   { "NCO1INC7", 7 }
 };
 
+static const gp_bit_t p18f25k83_NCO1INCL_bits[]    = {
+  { "INC0", 0 },
+  { "INC1", 1 },
+  { "INC2", 2 },
+  { "INC3", 3 },
+  { "INC4", 4 },
+  { "INC5", 5 },
+  { "INC6", 6 },
+  { "INC7", 7 }
+};
+
 static const gp_bit_t p16f15324_NCO1INCU_bits[]    = {
   { "NCO1INC16", 0 },
   { "NCO1INC17", 1 },
@@ -26761,6 +30491,17 @@
   { "NCO1INC23", 7 }
 };
 
+static const gp_bit_t p18f25k83_NCO1INCU_bits[]    = {
+  { "INC16", 0 },
+  { "INC17", 1 },
+  { "INC18", 2 },
+  { "INC19", 3 },
+  { "INC20", 4 },
+  { "INC21", 5 },
+  { "INC22", 6 },
+  { "INC23", 7 }
+};
+
 static const gp_bit_t p16f15324_NVMADRH_bits[]     = {
   { "NVMADRH0", 0 },
   { "NVMADRH1", 1 },
@@ -26781,6 +30522,11 @@
   { "NVMADR14", 6 }
 };
 
+static const gp_bit_t p18f25k83_NVMADRH_bits[]     = {
+  { "ADR8", 0 },
+  { "ADR9", 1 }
+};
+
 static const gp_bit_t p18f26k40_NVMADRH_bits[]     = {
   { "ADR8", 0 },
   { "ADR9", 1 }
@@ -26824,6 +30570,17 @@
   { "ADR7", 7 }
 };
 
+static const gp_bit_t p18f25k83_NVMADRL_bits[]     = {
+  { "ADR0", 0 },
+  { "ADR1", 1 },
+  { "ADR2", 2 },
+  { "ADR3", 3 },
+  { "ADR4", 4 },
+  { "ADR5", 5 },
+  { "ADR6", 6 },
+  { "ADR7", 7 }
+};
+
 static const gp_bit_t p18f65k40_NVMADRL_bits[]     = {
   { "ADR0", 0 },
   { "ADR1", 1 },
@@ -26855,6 +30612,16 @@
   { "NVMREG1", 7 }
 };
 
+static const gp_bit_t p18f25k83_NVMCON1_bits[]     = {
+  { "RD"   , 0 },
+  { "WR"   , 1 },
+  { "WREN" , 2 },
+  { "WRERR", 3 },
+  { "FREE" , 4 },
+  { "REG0" , 6 },
+  { "REG1" , 7 }
+};
+
 static const gp_bit_t p18f65k40_NVMCON1_bits[]     = {
   { "RD"     , 0 },
   { "WR"     , 1 },
@@ -26876,6 +30643,17 @@
   { "NVMDAT7", 7 }
 };
 
+static const gp_bit_t p18f25k83_NVMDAT_bits[]      = {
+  { "DAT0", 0 },
+  { "DAT1", 1 },
+  { "DAT2", 2 },
+  { "DAT3", 3 },
+  { "DAT4", 4 },
+  { "DAT5", 5 },
+  { "DAT6", 6 },
+  { "DAT7", 7 }
+};
+
 static const gp_bit_t p18f65k40_NVMDAT_bits[]      = {
   { "NVMDAT0", 0 },
   { "NVMDAT1", 1 },
@@ -27121,6 +30899,17 @@
   { "ODCA7", 7 }
 };
 
+static const gp_bit_t p18f25k83_ODCONA_bits[]      = {
+  { "ODCA0", 0 },
+  { "ODCA1", 1 },
+  { "ODCA2", 2 },
+  { "ODCA3", 3 },
+  { "ODCA4", 4 },
+  { "ODCA5", 5 },
+  { "ODCA6", 6 },
+  { "ODCA7", 7 }
+};
+
 static const gp_bit_t p18f65k40_ODCONA_bits[]      = {
   { "ODCA0", 0 },
   { "ODCA1", 1 },
@@ -27219,6 +31008,17 @@
   { "ODCB7", 7 }
 };
 
+static const gp_bit_t p18f25k83_ODCONB_bits[]      = {
+  { "ODCB0", 0 },
+  { "ODCB1", 1 },
+  { "ODCB2", 2 },
+  { "ODCB3", 3 },
+  { "ODCB4", 4 },
+  { "ODCB5", 5 },
+  { "ODCB6", 6 },
+  { "ODCB7", 7 }
+};
+
 static const gp_bit_t p18f65k40_ODCONB_bits[]      = {
   { "ODCB0", 0 },
   { "ODCB1", 1 },
@@ -27323,6 +31123,17 @@
   { "ODCC7", 7 }
 };
 
+static const gp_bit_t p18f25k83_ODCONC_bits[]      = {
+  { "ODCC0", 0 },
+  { "ODCC1", 1 },
+  { "ODCC2", 2 },
+  { "ODCC3", 3 },
+  { "ODCC4", 4 },
+  { "ODCC5", 5 },
+  { "ODCC6", 6 },
+  { "ODCC7", 7 }
+};
+
 static const gp_bit_t p18f65k40_ODCONC_bits[]      = {
   { "ODCC0", 0 },
   { "ODCC1", 1 },
@@ -28036,6 +31847,16 @@
   { "NOSC2", 6 }
 };
 
+static const gp_bit_t p18f25k83_OSCCON1_bits[]     = {
+  { "NDIV0", 0 },
+  { "NDIV1", 1 },
+  { "NDIV2", 2 },
+  { "NDIV3", 3 },
+  { "NOSC0", 4 },
+  { "NOSC1", 5 },
+  { "NOSC2", 6 }
+};
+
 static const gp_bit_t p18f65k40_OSCCON1_bits[]     = {
   { "NDIV0", 0 },
   { "NDIV1", 1 },
@@ -28112,6 +31933,16 @@
   { "SOSCRUN", 6 }
 };
 
+static const gp_bit_t p18f25k83_OSCCON2_bits[]     = {
+  { "CDIV0", 0 },
+  { "CDIV1", 1 },
+  { "CDIV2", 2 },
+  { "CDIV3", 3 },
+  { "COSC0", 4 },
+  { "COSC1", 5 },
+  { "COSC2", 6 }
+};
+
 static const gp_bit_t p18f26j13_OSCCON2_bits[]     = {
   { "PRISD"  , 2 },
   { "SOSCGO" , 3 },
@@ -28173,6 +32004,13 @@
   { "CSWHOLD", 7 }
 };
 
+static const gp_bit_t p18f25k83_OSCCON3_bits[]     = {
+  { "NOSCR"  , 3 },
+  { "ORDY"   , 4 },
+  { "SOSCPWR", 6 },
+  { "CSWHOLD", 7 }
+};
+
 static const gp_bit_t p18f65j94_OSCCON3_bits[]     = {
   { "IRCF0", 0 },
   { "IRCF1", 1 },
@@ -28226,6 +32064,15 @@
   { "EXTOEN", 7 }
 };
 
+static const gp_bit_t p18f25k83_OSCEN_bits[]       = {
+  { "ADOEN" , 2 },
+  { "SOSCEN", 3 },
+  { "LFOEN" , 4 },
+  { "MFOEN" , 5 },
+  { "HFOEN" , 6 },
+  { "EXTOEN", 7 }
+};
+
 static const gp_bit_t p18f65k40_OSCEN_bits[]       = {
   { "ADOEN" , 2 },
   { "SOSCEN", 3 },
@@ -28255,6 +32102,13 @@
   { "FRQ3", 3 }
 };
 
+static const gp_bit_t p18f25k83_OSCFRQ_bits[]      = {
+  { "FRQ0", 0 },
+  { "FRQ1", 1 },
+  { "FRQ2", 2 },
+  { "FRQ3", 3 }
+};
+
 static const gp_bit_t p18f65k40_OSCFRQ_bits[]      = {
   { "FRQ0", 0 },
   { "FRQ1", 1 },
@@ -28398,6 +32252,16 @@
   { "EXTOR", 7 }
 };
 
+static const gp_bit_t p18f25k83_OSCSTAT1_bits[]    = {
+  { "PLLR" , 0 },
+  { "ADOR" , 2 },
+  { "SOR"  , 3 },
+  { "LFOR" , 4 },
+  { "MFOR" , 5 },
+  { "HFOR" , 6 },
+  { "EXTOR", 7 }
+};
+
 static const gp_bit_t p18f65k40_OSCSTAT1_bits[]    = {
   { "PLLR" , 0 },
   { "ADOR" , 2 },
@@ -28581,6 +32445,15 @@
   { "SPLLMULT", 7 }
 };
 
+static const gp_bit_t p18f25k83_OSCTUNE_bits[]     = {
+  { "TUN0", 0 },
+  { "TUN1", 1 },
+  { "TUN2", 2 },
+  { "TUN3", 3 },
+  { "TUN4", 4 },
+  { "TUN5", 5 }
+};
+
 static const gp_bit_t p18f65k40_OSCTUNE_bits[]     = {
   { "TUN0", 0 },
   { "TUN1", 1 },
@@ -28890,6 +32763,17 @@
   { "STKOVF", 7 }
 };
 
+static const gp_bit_t p18f25k83_PCON0_bits[]       = {
+  { "BOR"   , 0 },
+  { "POR"   , 1 },
+  { "RI"    , 2 },
+  { "RMCLR" , 3 },
+  { "RWDT"  , 4 },
+  { "WDTWV" , 5 },
+  { "STKUNF", 6 },
+  { "STKOVF", 7 }
+};
+
 static const gp_bit_t p16f15324_PCON1_bits[]       = {
   { "NOT_MEMV", 1 }
 };
@@ -28899,6 +32783,10 @@
   { "MEMV"   , 1 }
 };
 
+static const gp_bit_t p18f25k83_PCON1_bits[]       = {
+  { "MEMV", 1 }
+};
+
 static const gp_bit_t p18f26j13_PD0_bits[]         = {
   { "ADCMD"  , 0 },
   { "SPI1MD" , 1 },
@@ -29228,6 +33116,17 @@
   { "TMR0IE", 5 }
 };
 
+static const gp_bit_t p18f25k83_PIE0_bits[]        = {
+  { "SWIE"  , 0 },
+  { "HLVDIE", 1 },
+  { "OSFIE" , 2 },
+  { "CSWIE" , 3 },
+  { "NVMIE" , 4 },
+  { "SCANIE", 5 },
+  { "CRCIE" , 6 },
+  { "IOCIE" , 7 }
+};
+
 static const gp_bit_t p18f65k40_PIE0_bits[]        = {
   { "INT0IE", 0 },
   { "INT1IE", 1 },
@@ -29813,6 +33712,17 @@
   { "ADIE"   , 6 }
 };
 
+static const gp_bit_t p18f25k83_PIE1_bits[]        = {
+  { "INT0IE"   , 0 },
+  { "ZCDIE"    , 1 },
+  { "ADIE"     , 2 },
+  { "ADTIE"    , 3 },
+  { "C1IE"     , 4 },
+  { "SMT1IE"   , 5 },
+  { "SMT1PRAIE", 6 },
+  { "SMT1PWAIE", 7 }
+};
+
 static const gp_bit_t p18f4455_PIE1_bits[]         = {
   { "TMR1IE", 0 },
   { "TMR2IE", 1 },
@@ -30481,6 +34391,17 @@
   { "OSCFIE" , 7 }
 };
 
+static const gp_bit_t p18f25k83_PIE2_bits[]        = {
+  { "DMA1SCNTIE", 0 },
+  { "DMA1DCNTIE", 1 },
+  { "DMA1ORIE"  , 2 },
+  { "DMA1AIE"   , 3 },
+  { "SPI1RXIE"  , 4 },
+  { "SPI1TXIE"  , 5 },
+  { "SPI1IE"    , 6 },
+  { "I2C1RXIE"  , 7 }
+};
+
 static const gp_bit_t p18f448_PIE2_bits[]          = {
   { "ECCP1IE", 0 },
   { "TMR3IE" , 1 },
@@ -30837,6 +34758,17 @@
   { "RC2IE" , 5 }
 };
 
+static const gp_bit_t p18f25k83_PIE3_bits[]        = {
+  { "I2C1TXIE", 0 },
+  { "I2C1IE"  , 1 },
+  { "I2C1EIE" , 2 },
+  { "U1RXIE"  , 3 },
+  { "U1TXIE"  , 4 },
+  { "U1EIE"   , 5 },
+  { "U1IE"    , 6 },
+  { "TMR0IE"  , 7 }
+};
+
 static const gp_bit_t p18f26k40_PIE3_bits[]        = {
   { "SSP1IE", 0 },
   { "BCL1IE", 1 },
@@ -31102,6 +35034,17 @@
   { "TMR4IE", 7 }
 };
 
+static const gp_bit_t p18f25k83_PIE4_bits[]        = {
+  { "TMR1IE" , 0 },
+  { "TMR1GIE", 1 },
+  { "TMR2IE" , 2 },
+  { "CCP1IE" , 3 },
+  { "NCO1IE" , 4 },
+  { "CWG1IE" , 5 },
+  { "CLC1IE" , 6 },
+  { "INT1IE" , 7 }
+};
+
 static const gp_bit_t p18f26j13_PIE4_bits[]        = {
   { "CCP3IE" , 0 },
   { "CCP4IE" , 1 },
@@ -31222,6 +35165,17 @@
   { "IRXIE" , 7 }
 };
 
+static const gp_bit_t p18f25k83_PIE5_bits[]        = {
+  { "RXB0IE", 0 },
+  { "RXB1IE", 1 },
+  { "TXB0IE", 2 },
+  { "TXB1IE", 3 },
+  { "TXB2IE", 4 },
+  { "ERRIE" , 5 },
+  { "WAKIE" , 6 },
+  { "IRXIE" , 7 }
+};
+
 static const gp_bit_t p18f26j13_PIE5_bits[]        = {
   { "TMR1GIE", 0 },
   { "TMR5GIE", 1 },
@@ -31306,6 +35260,17 @@
   { "CCP2IE", 1 }
 };
 
+static const gp_bit_t p18f25k83_PIE6_bits[]        = {
+  { "C2IE"      , 0 },
+  { "SMT2IE"    , 1 },
+  { "SMT2PRAIE" , 2 },
+  { "SMT2PWAIE" , 3 },
+  { "DMA2SCNTIE", 4 },
+  { "DMA2DCNTIE", 5 },
+  { "DMA2ORIE"  , 6 },
+  { "DMA2AIE"   , 7 }
+};
+
 static const gp_bit_t p18f65j94_PIE6_bits[]        = {
   { "CMP1IE", 0 },
   { "CMP2IE", 1 },
@@ -31358,6 +35323,17 @@
   { "SCANIE", 7 }
 };
 
+static const gp_bit_t p18f25k83_PIE7_bits[]        = {
+  { "I2C2RXIE", 0 },
+  { "I2C2TXIE", 1 },
+  { "I2C2IE"  , 2 },
+  { "I2C2EIE" , 3 },
+  { "U2RXIE"  , 4 },
+  { "U2TXIE"  , 5 },
+  { "U2EIE"   , 6 },
+  { "U2IE"    , 7 }
+};
+
 static const gp_bit_t p18f65k40_PIE7_bits[]        = {
   { "CCP1IE", 0 },
   { "CCP2IE", 1 },
@@ -31383,6 +35359,17 @@
   { "LCDIE"    , 7 }
 };
 
+static const gp_bit_t p18f25k83_PIE8_bits[]        = {
+  { "TMR3IE" , 0 },
+  { "TMR3GIE", 1 },
+  { "TMR4IE" , 2 },
+  { "CCP2IE" , 3 },
+  { "CWG2IE" , 4 },
+  { "CLC2IE" , 5 },
+  { "INT2IE" , 6 },
+  { "TMR5IE" , 7 }
+};
+
 static const gp_bit_t p18f65k40_PIE8_bits[]        = {
   { "CWG1IE", 0 },
   { "NVMIE" , 5 },
@@ -31390,6 +35377,16 @@
   { "SCANIE", 7 }
 };
 
+static const gp_bit_t p18f25k83_PIE9_bits[]        = {
+  { "TMR5GIE", 0 },
+  { "TMR6IE" , 1 },
+  { "CCP3IE" , 2 },
+  { "CWG3IE" , 3 },
+  { "CLC3IE" , 4 },
+  { "CCP4IE" , 5 },
+  { "CLC4IE" , 6 }
+};
+
 static const gp_bit_t p18f65k40_PIE9_bits[]        = {
   { "SMT1IE"   , 0 },
   { "SMT1PRAIE", 1 },
@@ -31430,6 +35427,17 @@
   { "TMR0IF", 5 }
 };
 
+static const gp_bit_t p18f25k83_PIR0_bits[]        = {
+  { "SWIF"  , 0 },
+  { "HLVDIF", 1 },
+  { "OSFIF" , 2 },
+  { "CSWIF" , 3 },
+  { "NVMIF" , 4 },
+  { "SCANIF", 5 },
+  { "CRCIF" , 6 },
+  { "IOCIF" , 7 }
+};
+
 static const gp_bit_t p18f65k40_PIR0_bits[]        = {
   { "INT0IF", 0 },
   { "INT1IF", 1 },
@@ -32024,6 +36032,17 @@
   { "ADIF"   , 6 }
 };
 
+static const gp_bit_t p18f25k83_PIR1_bits[]        = {
+  { "INT0IF"   , 0 },
+  { "ZCDIF"    , 1 },
+  { "ADIF"     , 2 },
+  { "ADTIF"    , 3 },
+  { "C1IF"     , 4 },
+  { "SMT1IF"   , 5 },
+  { "SMT1PRAIF", 6 },
+  { "SMT1PWAIF", 7 }
+};
+
 static const gp_bit_t p18f4455_PIR1_bits[]         = {
   { "TMR1IF", 0 },
   { "TMR2IF", 1 },
@@ -32692,6 +36711,17 @@
   { "OSCFIF" , 7 }
 };
 
+static const gp_bit_t p18f25k83_PIR2_bits[]        = {
+  { "DMA1SCNTIF", 0 },
+  { "DMA1DCNTIF", 1 },
+  { "DMA1ORIF"  , 2 },
+  { "DMA1AIF"   , 3 },
+  { "SPI1RXIF"  , 4 },
+  { "SPI1TXIF"  , 5 },
+  { "SPI1IF"    , 6 },
+  { "I2C1RXIF"  , 7 }
+};
+
 static const gp_bit_t p18f448_PIR2_bits[]          = {
   { "ECCP1IF", 0 },
   { "TMR3IF" , 1 },
@@ -33039,6 +37069,17 @@
   { "RC2IF" , 5 }
 };
 
+static const gp_bit_t p18f25k83_PIR3_bits[]        = {
+  { "I2C1TXIF", 0 },
+  { "I2C1IF"  , 1 },
+  { "I2C1EIF" , 2 },
+  { "U1RXIF"  , 3 },
+  { "U1TXIF"  , 4 },
+  { "U1EIF"   , 5 },
+  { "U1IF"    , 6 },
+  { "TMR0IF"  , 7 }
+};
+
 static const gp_bit_t p18f26k40_PIR3_bits[]        = {
   { "SSP1IF", 0 },
   { "BCL1IF", 1 },
@@ -33304,6 +37345,17 @@
   { "TMR4IF", 7 }
 };
 
+static const gp_bit_t p18f25k83_PIR4_bits[]        = {
+  { "TMR1IF" , 0 },
+  { "TMR1GIF", 1 },
+  { "TMR2IF" , 2 },
+  { "CCP1IF" , 3 },
+  { "NCO1IF" , 4 },
+  { "CWG1IF" , 5 },
+  { "CLC1IF" , 6 },
+  { "INT1IF" , 7 }
+};
+
 static const gp_bit_t p18f26j13_PIR4_bits[]        = {
   { "CCP3IF" , 0 },
   { "CCP4IF" , 1 },
@@ -33424,6 +37476,17 @@
   { "IRXIF" , 7 }
 };
 
+static const gp_bit_t p18f25k83_PIR5_bits[]        = {
+  { "RXB0IF", 0 },
+  { "RXB1IF", 1 },
+  { "TXB0IF", 2 },
+  { "TXB1IF", 3 },
+  { "TXB2IF", 4 },
+  { "ERRIF" , 5 },
+  { "WAKIF" , 6 },
+  { "IRXIF" , 7 }
+};
+
 static const gp_bit_t p18f26j13_PIR5_bits[]        = {
   { "TMR1GIF", 0 },
   { "TMR5GIF", 1 },
@@ -33508,6 +37571,17 @@
   { "CCP2IF", 1 }
 };
 
+static const gp_bit_t p18f25k83_PIR6_bits[]        = {
+  { "C2IF"      , 0 },
+  { "SMT2IF"    , 1 },
+  { "SMT2PRAIF" , 2 },
+  { "SMT2PWAIF" , 3 },
+  { "DMA2SCNTIF", 4 },
+  { "DMA2DCNTIF", 5 },
+  { "DMA2ORIF"  , 6 },
+  { "DMA2AIF"   , 7 }
+};
+
 static const gp_bit_t p18f65j94_PIR6_bits[]        = {
   { "CMP1IF", 0 },
   { "CMP2IF", 1 },
@@ -33560,6 +37634,17 @@
   { "SCANIF", 7 }
 };
 
+static const gp_bit_t p18f25k83_PIR7_bits[]        = {
+  { "I2C2RXIF", 0 },
+  { "I2C2TXIF", 1 },
+  { "I2C2IF"  , 2 },
+  { "I2C2EIF" , 3 },
+  { "U2RXIF"  , 4 },
+  { "U2TXIF"  , 5 },
+  { "U2EIF"   , 6 },
+  { "U2IF"    , 7 }
+};
+
 static const gp_bit_t p18f65k40_PIR7_bits[]        = {
   { "CCP1IF", 0 },
   { "CCP2IF", 1 },
@@ -33585,6 +37670,17 @@
   { "LCDIF"    , 7 }
 };
 
+static const gp_bit_t p18f25k83_PIR8_bits[]        = {
+  { "TMR3IF" , 0 },
+  { "TMR3GIF", 1 },
+  { "TMR4IF" , 2 },
+  { "CCP2IF" , 3 },
+  { "CWG2IF" , 4 },
+  { "CLC2IF" , 5 },
+  { "INT2IF" , 6 },
+  { "TMR5IF" , 7 }
+};
+
 static const gp_bit_t p18f65k40_PIR8_bits[]        = {
   { "CWGIF" , 0 },
   { "NVMIF" , 5 },
@@ -33592,6 +37688,16 @@
   { "SCANIF", 7 }
 };
 
+static const gp_bit_t p18f25k83_PIR9_bits[]        = {
+  { "TMR5GIF", 0 },
+  { "TMR6IF" , 1 },
+  { "CCP3IF" , 2 },
+  { "CWG3IF" , 3 },
+  { "CLC3IF" , 4 },
+  { "CCP4IF" , 5 },
+  { "CLC4IF" , 6 }
+};
+
 static const gp_bit_t p18f65k40_PIR9_bits[]        = {
   { "SMT1IF"   , 0 },
   { "SMT1PRAIF", 1 },
@@ -33839,6 +37945,17 @@
   { "CCP5MD" , 7 }
 };
 
+static const gp_bit_t p18f25k83_PMD0_bits[]        = {
+  { "IOCMD" , 0 },
+  { "CLKRMD", 1 },
+  { "NVMMD" , 2 },
+  { "SCANMD", 3 },
+  { "CRCMD" , 4 },
+  { "HLVDMD", 5 },
+  { "FVRMD" , 6 },
+  { "SYSCMD", 7 }
+};
+
 static const gp_bit_t p18f65j94_PMD0_bits[]        = {
   { "ECCP3MD", 0 },
   { "CCP4MD" , 1 },
@@ -33956,6 +38073,17 @@
   { "PSPMD" , 7 }
 };
 
+static const gp_bit_t p18f25k83_PMD1_bits[]        = {
+  { "TMR0MD", 0 },
+  { "TMR1MD", 1 },
+  { "TMR2MD", 2 },
+  { "TMR3MD", 3 },
+  { "TMR4MD", 4 },
+  { "TMR5MD", 5 },
+  { "TMR6MD", 6 },
+  { "NCO1MD", 7 }
+};
+
 static const gp_bit_t p18f65j94_PMD1_bits[]        = {
   { "SSP1MD" , 0 },
   { "SSP2MD" , 1 },
@@ -34067,6 +38195,14 @@
   { "ECANMD", 2 }
 };
 
+static const gp_bit_t p18f25k83_PMD2_bits[]        = {
+  { "ZCDMD" , 0 },
+  { "CMP1MD", 1 },
+  { "CMP2MD", 2 },
+  { "ADCMD" , 5 },
+  { "DACMD" , 6 }
+};
+
 static const gp_bit_t p18f65j94_PMD2_bits[]        = {
   { "TMR0MD", 0 },
   { "TMR1MD", 1 },
@@ -34165,6 +38301,17 @@
   { "PWM4MD", 3 }
 };
 
+static const gp_bit_t p18f25k83_PMD3_bits[]        = {
+  { "CCP1MD", 0 },
+  { "CCP2MD", 1 },
+  { "CCP3MD", 2 },
+  { "CCP4MD", 3 },
+  { "PWM5MD", 4 },
+  { "PWM6MD", 5 },
+  { "PWM7MD", 6 },
+  { "PWM8MD", 7 }
+};
+
 static const gp_bit_t p18f65j94_PMD3_bits[]        = {
   { "REFO2MD", 0 },
   { "REFO1MD", 1 },
@@ -34245,6 +38392,12 @@
   { "UART1MD", 6 }
 };
 
+static const gp_bit_t p18f25k83_PMD4_bits[]        = {
+  { "CWG1MD", 5 },
+  { "CWG2MD", 6 },
+  { "CWG3MD", 7 }
+};
+
 static const gp_bit_t p18f26k40_PMD4_bits[]        = {
   { "CWGMD"  , 0 },
   { "MSSP1MD", 4 },
@@ -34317,6 +38470,14 @@
   { "DSMMD", 0 }
 };
 
+static const gp_bit_t p18f25k83_PMD5_bits[]        = {
+  { "I2C1MD", 0 },
+  { "I2C2MD", 1 },
+  { "SPI1MD", 2 },
+  { "U1MD"  , 4 },
+  { "U2MD"  , 5 }
+};
+
 static const gp_bit_t p18f65k40_PMD5_bits[]        = {
   { "MSSP1MD", 0 },
   { "MSSP2MD", 1 },
@@ -34327,6 +38488,22 @@
   { "UART5MD", 6 }
 };
 
+static const gp_bit_t p18f25k83_PMD6_bits[]        = {
+  { "DSMMD" , 0 },
+  { "CLC1MD", 1 },
+  { "CLC2MD", 2 },
+  { "CLC3MD", 3 },
+  { "CLC4MD", 4 },
+  { "SMT1MD", 5 },
+  { "SMT2MD", 6 }
+};
+
+static const gp_bit_t p18f25k83_PMD7_bits[]        = {
+  { "DMA1MD", 0 },
+  { "DMA2MD", 1 },
+  { "CANMD" , 7 }
+};
+
 static const gp_bit_t p12f617_PMDATL_bits[]        = {
   { "PMDATL0", 0 },
   { "PMDATL1", 1 },
@@ -34752,6 +38929,17 @@
   { "RA7", 7 }
 };
 
+static const gp_bit_t p18f25k83_PORTA_bits[]       = {
+  { "RA0", 0 },
+  { "RA1", 1 },
+  { "RA2", 2 },
+  { "RA3", 3 },
+  { "RA4", 4 },
+  { "RA5", 5 },
+  { "RA6", 6 },
+  { "RA7", 7 }
+};
+
 static const gp_bit_t p18f65j10_PORTA_bits[]       = {
   { "RA0" , 0 },
   { "RA1" , 1 },
@@ -34940,6 +39128,17 @@
   { "RB7"      , 7 }
 };
 
+static const gp_bit_t p18f25k83_PORTB_bits[]       = {
+  { "RB0_PORTB", 0 },
+  { "RB1_PORTB", 1 },
+  { "RB2"      , 2 },
+  { "RB3"      , 3 },
+  { "RB4"      , 4 },
+  { "RB5"      , 5 },
+  { "RB6"      , 6 },
+  { "RB7"      , 7 }
+};
+
 static const gp_bit_t p18f65k40_PORTB_bits[]       = {
   { "RB0", 0 },
   { "RB1", 1 },
@@ -35096,6 +39295,17 @@
   { "RC7", 7 }
 };
 
+static const gp_bit_t p18f25k83_PORTC_bits[]       = {
+  { "RC0", 0 },
+  { "RC1", 1 },
+  { "RC2", 2 },
+  { "RC3", 3 },
+  { "RC4", 4 },
+  { "RC5", 5 },
+  { "RC6", 6 },
+  { "RC7", 7 }
+};
+
 static const gp_bit_t p18f65k40_PORTC_bits[]       = {
   { "RC0", 0 },
   { "RC1", 1 },
@@ -35260,6 +39470,10 @@
   { "RE3", 3 }
 };
 
+static const gp_bit_t p18f25k83_PORTE_bits[]       = {
+  { "RE3", 3 }
+};
+
 static const gp_bit_t p18f4220_PORTE_bits[]        = {
   { "RD" , 0 },
   { "WR" , 1 },
@@ -35749,6 +39963,10 @@
   { "PPSLOCKED", 0 }
 };
 
+static const gp_bit_t p18f25k83_PPSLOCK_bits[]     = {
+  { "PPSLOCKED", 0 }
+};
+
 static const gp_bit_t p18f65k40_PPSLOCK_bits[]     = {
   { "PPSLOCKED", 0 }
 };
@@ -35808,6 +40026,17 @@
   { "T0PR7", 7 }
 };
 
+static const gp_bit_t p18f25k83_PR0_bits[]         = {
+  { "T0PR0", 0 },
+  { "T0PR1", 1 },
+  { "T0PR2", 2 },
+  { "T0PR3", 3 },
+  { "T0PR4", 4 },
+  { "T0PR5", 5 },
+  { "T0PR6", 6 },
+  { "T0PR7", 7 }
+};
+
 static const gp_bit_t p16f15324_PR1_bits[]         = {
   { "GVAL" , 2 },
   { "T1GGO", 3 },
@@ -36150,6 +40379,10 @@
   { "RTSS3", 3 }
 };
 
+static const gp_bit_t p18f25k83_PRLOCK_bits[]      = {
+  { "PRLOCKED", 0 }
+};
+
 static const gp_bit_t p16f1782_PSMC1ASDC_bits[]    = {
   { "P1ASDOV", 0 },
   { "P1ARSEN", 5 },
@@ -40099,6 +44332,12 @@
   { "PWM5EN" , 7 }
 };
 
+static const gp_bit_t p18f25k83_PWM5CON_bits[]     = {
+  { "PWM5POL", 4 },
+  { "PWM5OUT", 5 },
+  { "EN"     , 7 }
+};
+
 static const gp_bit_t p16f15324_PWM5DCH_bits[]     = {
   { "DC2", 0 },
   { "DC3", 1 },
@@ -40132,6 +44371,17 @@
   { "PWM5DCH7", 7 }
 };
 
+static const gp_bit_t p18f25k83_PWM5DCH_bits[]     = {
+  { "DC2", 0 },
+  { "DC3", 1 },
+  { "DC4", 2 },
+  { "DC5", 3 },
+  { "DC6", 4 },
+  { "DC7", 5 },
+  { "DC8", 6 },
+  { "DC9", 7 }
+};
+
 static const gp_bit_t p16f15324_PWM5DCL_bits[]     = {
   { "DC0", 6 },
   { "DC1", 7 }
@@ -40153,6 +44403,11 @@
   { "PWM5DCL1", 7 }
 };
 
+static const gp_bit_t p18f25k83_PWM5DCL_bits[]     = {
+  { "DC0", 6 },
+  { "DC1", 7 }
+};
+
 static const gp_bit_t p16f1764_PWM5INTE_bits[]     = {
   { "PRIE", 0 },
   { "DCIE", 1 },
@@ -40327,6 +44582,12 @@
   { "PWM6EN" , 7 }
 };
 
+static const gp_bit_t p18f25k83_PWM6CON_bits[]     = {
+  { "PWM6POL", 4 },
+  { "PWM6OUT", 5 },
+  { "EN"     , 7 }
+};
+
 static const gp_bit_t p18f65k40_PWM6CON_bits[]     = {
   { "POL"    , 4 },
   { "PWM6OUT", 5 },
@@ -40367,6 +44628,17 @@
   { "PWM6DCH7", 7 }
 };
 
+static const gp_bit_t p18f25k83_PWM6DCH_bits[]     = {
+  { "DC2", 0 },
+  { "DC3", 1 },
+  { "DC4", 2 },
+  { "DC5", 3 },
+  { "DC6", 4 },
+  { "DC7", 5 },
+  { "DC8", 6 },
+  { "DC9", 7 }
+};
+
 static const gp_bit_t p18f65k40_PWM6DCH_bits[]     = {
   { "DC2", 0 },
   { "DC3", 1 },
@@ -40399,6 +44671,11 @@
   { "PWM6DCL1", 7 }
 };
 
+static const gp_bit_t p18f25k83_PWM6DCL_bits[]     = {
+  { "DC0", 6 },
+  { "DC1", 7 }
+};
+
 static const gp_bit_t p18f65k40_PWM6DCL_bits[]     = {
   { "PWMPW0", 6 },
   { "PWMPW1", 7 }
@@ -40547,6 +44824,12 @@
   { "EN"     , 7 }
 };
 
+static const gp_bit_t p18f25k83_PWM7CON_bits[]     = {
+  { "PWM7POL", 4 },
+  { "PWM7OUT", 5 },
+  { "EN"     , 7 }
+};
+
 static const gp_bit_t p18f65k40_PWM7CON_bits[]     = {
   { "POL"    , 4 },
   { "PWM7OUT", 5 },
@@ -40565,6 +44848,17 @@
   { "DC9", 7 }
 };
 
+static const gp_bit_t p18f25k83_PWM7DCH_bits[]     = {
+  { "DC2", 0 },
+  { "DC3", 1 },
+  { "DC4", 2 },
+  { "DC5", 3 },
+  { "DC6", 4 },
+  { "DC7", 5 },
+  { "DC8", 6 },
+  { "DC9", 7 }
+};
+
 static const gp_bit_t p18f65k40_PWM7DCH_bits[]     = {
   { "DC2", 0 },
   { "DC3", 1 },
@@ -40581,11 +44875,38 @@
   { "DC1", 7 }
 };
 
+static const gp_bit_t p18f25k83_PWM7DCL_bits[]     = {
+  { "DC0", 6 },
+  { "DC1", 7 }
+};
+
 static const gp_bit_t p18f65k40_PWM7DCL_bits[]     = {
   { "PWMPW0", 6 },
   { "PWMPW1", 7 }
 };
 
+static const gp_bit_t p18f25k83_PWM8CON_bits[]     = {
+  { "PWM8POL", 4 },
+  { "PWM8OUT", 5 },
+  { "EN"     , 7 }
+};
+
+static const gp_bit_t p18f25k83_PWM8DCH_bits[]     = {
+  { "DC2", 0 },
+  { "DC3", 1 },
+  { "DC4", 2 },
+  { "DC5", 3 },
+  { "DC6", 4 },
+  { "DC7", 5 },
+  { "DC8", 6 },
+  { "DC9", 7 }
+};
+
+static const gp_bit_t p18f25k83_PWM8DCL_bits[]     = {
+  { "DC0", 6 },
+  { "DC1", 7 }
+};
+
 static const gp_bit_t p16f1773_PWM9CON_bits[]      = {
   { "PWM9POL", 4 },
   { "PWM9OUT", 5 },
@@ -40907,6 +45228,14 @@
   { "RA0PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RA0PPS_bits[]      = {
+  { "RA0PPS0", 0 },
+  { "RA0PPS1", 1 },
+  { "RA0PPS2", 2 },
+  { "RA0PPS3", 3 },
+  { "RA0PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RA0PPS_bits[]      = {
   { "RA0PPS0", 0 },
   { "RA0PPS1", 1 },
@@ -40965,6 +45294,14 @@
   { "RA1PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RA1PPS_bits[]      = {
+  { "RA1PPS0", 0 },
+  { "RA1PPS1", 1 },
+  { "RA1PPS2", 2 },
+  { "RA1PPS3", 3 },
+  { "RA1PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RA1PPS_bits[]      = {
   { "RA1PPS0", 0 },
   { "RA1PPS1", 1 },
@@ -41023,6 +45360,14 @@
   { "RA2PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RA2PPS_bits[]      = {
+  { "RA2PPS0", 0 },
+  { "RA2PPS1", 1 },
+  { "RA2PPS2", 2 },
+  { "RA2PPS3", 3 },
+  { "RA2PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RA2PPS_bits[]      = {
   { "RA2PPS0", 0 },
   { "RA2PPS1", 1 },
@@ -41066,6 +45411,14 @@
   { "RA3PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RA3PPS_bits[]      = {
+  { "RA3PPS0", 0 },
+  { "RA3PPS1", 1 },
+  { "RA3PPS2", 2 },
+  { "RA3PPS3", 3 },
+  { "RA3PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RA3PPS_bits[]      = {
   { "RA3PPS0", 0 },
   { "RA3PPS1", 1 },
@@ -41124,6 +45477,14 @@
   { "RA4PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RA4PPS_bits[]      = {
+  { "RA4PPS0", 0 },
+  { "RA4PPS1", 1 },
+  { "RA4PPS2", 2 },
+  { "RA4PPS3", 3 },
+  { "RA4PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RA4PPS_bits[]      = {
   { "RA4PPS0", 0 },
   { "RA4PPS1", 1 },
@@ -41182,6 +45543,14 @@
   { "RA5PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RA5PPS_bits[]      = {
+  { "RA5PPS0", 0 },
+  { "RA5PPS1", 1 },
+  { "RA5PPS2", 2 },
+  { "RA5PPS3", 3 },
+  { "RA5PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RA5PPS_bits[]      = {
   { "RA5PPS0", 0 },
   { "RA5PPS1", 1 },
@@ -41225,6 +45594,14 @@
   { "RA6PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RA6PPS_bits[]      = {
+  { "RA6PPS0", 0 },
+  { "RA6PPS1", 1 },
+  { "RA6PPS2", 2 },
+  { "RA6PPS3", 3 },
+  { "RA6PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RA6PPS_bits[]      = {
   { "RA6PPS0", 0 },
   { "RA6PPS1", 1 },
@@ -41268,6 +45645,14 @@
   { "RA7PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RA7PPS_bits[]      = {
+  { "RA7PPS0", 0 },
+  { "RA7PPS1", 1 },
+  { "RA7PPS2", 2 },
+  { "RA7PPS3", 3 },
+  { "RA7PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RA7PPS_bits[]      = {
   { "RA7PPS0", 0 },
   { "RA7PPS1", 1 },
@@ -41311,6 +45696,14 @@
   { "RB0PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RB0PPS_bits[]      = {
+  { "RB0PPS0", 0 },
+  { "RB0PPS1", 1 },
+  { "RB0PPS2", 2 },
+  { "RB0PPS3", 3 },
+  { "RB0PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RB0PPS_bits[]      = {
   { "RB0PPS0", 0 },
   { "RB0PPS1", 1 },
@@ -41320,6 +45713,14 @@
   { "RB0PPS5", 5 }
 };
 
+static const gp_bit_t p18f25k83_RB1I2C_bits[]      = {
+  { "TH0" , 0 },
+  { "TH1" , 1 },
+  { "PU0" , 4 },
+  { "PU1" , 5 },
+  { "SLEW", 6 }
+};
+
 static const gp_bit_t p16f15354_RB1PPS_bits[]      = {
   { "RB1PPS0", 0 },
   { "RB1PPS1", 1 },
@@ -41354,6 +45755,14 @@
   { "RB1PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RB1PPS_bits[]      = {
+  { "RB1PPS0", 0 },
+  { "RB1PPS1", 1 },
+  { "RB1PPS2", 2 },
+  { "RB1PPS3", 3 },
+  { "RB1PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RB1PPS_bits[]      = {
   { "RB1PPS0", 0 },
   { "RB1PPS1", 1 },
@@ -41363,6 +45772,14 @@
   { "RB1PPS5", 5 }
 };
 
+static const gp_bit_t p18f25k83_RB2I2C_bits[]      = {
+  { "TH0" , 0 },
+  { "TH1" , 1 },
+  { "PU0" , 4 },
+  { "PU1" , 5 },
+  { "SLEW", 6 }
+};
+
 static const gp_bit_t p16f15354_RB2PPS_bits[]      = {
   { "RB2PPS0", 0 },
   { "RB2PPS1", 1 },
@@ -41397,6 +45814,14 @@
   { "RB2PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RB2PPS_bits[]      = {
+  { "RB2PPS0", 0 },
+  { "RB2PPS1", 1 },
+  { "RB2PPS2", 2 },
+  { "RB2PPS3", 3 },
+  { "RB2PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RB2PPS_bits[]      = {
   { "RB2PPS0", 0 },
   { "RB2PPS1", 1 },
@@ -41440,6 +45865,14 @@
   { "RB3PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RB3PPS_bits[]      = {
+  { "RB3PPS0", 0 },
+  { "RB3PPS1", 1 },
+  { "RB3PPS2", 2 },
+  { "RB3PPS3", 3 },
+  { "RB3PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RB3PPS_bits[]      = {
   { "RB3PPS0", 0 },
   { "RB3PPS1", 1 },
@@ -41498,6 +45931,14 @@
   { "RB4PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RB4PPS_bits[]      = {
+  { "RB4PPS0", 0 },
+  { "RB4PPS1", 1 },
+  { "RB4PPS2", 2 },
+  { "RB4PPS3", 3 },
+  { "RB4PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RB4PPS_bits[]      = {
   { "RB4PPS0", 0 },
   { "RB4PPS1", 1 },
@@ -41556,6 +45997,14 @@
   { "RB5PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RB5PPS_bits[]      = {
+  { "RB5PPS0", 0 },
+  { "RB5PPS1", 1 },
+  { "RB5PPS2", 2 },
+  { "RB5PPS3", 3 },
+  { "RB5PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RB5PPS_bits[]      = {
   { "RB5PPS0", 0 },
   { "RB5PPS1", 1 },
@@ -41614,6 +46063,14 @@
   { "RB6PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RB6PPS_bits[]      = {
+  { "RB6PPS0", 0 },
+  { "RB6PPS1", 1 },
+  { "RB6PPS2", 2 },
+  { "RB6PPS3", 3 },
+  { "RB6PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RB6PPS_bits[]      = {
   { "RB6PPS0", 0 },
   { "RB6PPS1", 1 },
@@ -41672,6 +46129,14 @@
   { "RB7PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RB7PPS_bits[]      = {
+  { "RB7PPS0", 0 },
+  { "RB7PPS1", 1 },
+  { "RB7PPS2", 2 },
+  { "RB7PPS3", 3 },
+  { "RB7PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RB7PPS_bits[]      = {
   { "RB7PPS0", 0 },
   { "RB7PPS1", 1 },
@@ -41730,6 +46195,14 @@
   { "RC0PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RC0PPS_bits[]      = {
+  { "RC0PPS0", 0 },
+  { "RC0PPS1", 1 },
+  { "RC0PPS2", 2 },
+  { "RC0PPS3", 3 },
+  { "RC0PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RC0PPS_bits[]      = {
   { "RC0PPS0", 0 },
   { "RC0PPS1", 1 },
@@ -41788,6 +46261,14 @@
   { "RC1PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RC1PPS_bits[]      = {
+  { "RC1PPS0", 0 },
+  { "RC1PPS1", 1 },
+  { "RC1PPS2", 2 },
+  { "RC1PPS3", 3 },
+  { "RC1PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RC1PPS_bits[]      = {
   { "RC1PPS0", 0 },
   { "RC1PPS1", 1 },
@@ -41868,6 +46349,14 @@
   { "RC2PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RC2PPS_bits[]      = {
+  { "RC2PPS0", 0 },
+  { "RC2PPS1", 1 },
+  { "RC2PPS2", 2 },
+  { "RC2PPS3", 3 },
+  { "RC2PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RC2PPS_bits[]      = {
   { "RC2PPS0", 0 },
   { "RC2PPS1", 1 },
@@ -41932,6 +46421,14 @@
   { "SPEN" , 7 }
 };
 
+static const gp_bit_t p18f25k83_RC3I2C_bits[]      = {
+  { "TH0" , 0 },
+  { "TH1" , 1 },
+  { "PU0" , 4 },
+  { "PU1" , 5 },
+  { "SLEW", 6 }
+};
+
 static const gp_bit_t p16f15324_RC3PPS_bits[]      = {
   { "RC3PPS0", 0 },
   { "RC3PPS1", 1 },
@@ -41981,6 +46478,14 @@
   { "RC3PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RC3PPS_bits[]      = {
+  { "RC3PPS0", 0 },
+  { "RC3PPS1", 1 },
+  { "RC3PPS2", 2 },
+  { "RC3PPS3", 3 },
+  { "RC3PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RC3PPS_bits[]      = {
   { "RC3PPS0", 0 },
   { "RC3PPS1", 1 },
@@ -42001,6 +46506,14 @@
   { "SPEN" , 7 }
 };
 
+static const gp_bit_t p18f25k83_RC4I2C_bits[]      = {
+  { "TH0" , 0 },
+  { "TH1" , 1 },
+  { "PU0" , 4 },
+  { "PU1" , 5 },
+  { "SLEW", 6 }
+};
+
 static const gp_bit_t p16f15324_RC4PPS_bits[]      = {
   { "RC4PPS0", 0 },
   { "RC4PPS1", 1 },
@@ -42050,6 +46563,14 @@
   { "RC4PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RC4PPS_bits[]      = {
+  { "RC4PPS0", 0 },
+  { "RC4PPS1", 1 },
+  { "RC4PPS2", 2 },
+  { "RC4PPS3", 3 },
+  { "RC4PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RC4PPS_bits[]      = {
   { "RC4PPS0", 0 },
   { "RC4PPS1", 1 },
@@ -42119,6 +46640,14 @@
   { "RC5PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RC5PPS_bits[]      = {
+  { "RC5PPS0", 0 },
+  { "RC5PPS1", 1 },
+  { "RC5PPS2", 2 },
+  { "RC5PPS3", 3 },
+  { "RC5PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RC5PPS_bits[]      = {
   { "RC5PPS0", 0 },
   { "RC5PPS1", 1 },
@@ -42188,6 +46717,14 @@
   { "RC6PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RC6PPS_bits[]      = {
+  { "RC6PPS0", 0 },
+  { "RC6PPS1", 1 },
+  { "RC6PPS2", 2 },
+  { "RC6PPS3", 3 },
+  { "RC6PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RC6PPS_bits[]      = {
   { "RC6PPS0", 0 },
   { "RC6PPS1", 1 },
@@ -42246,6 +46783,14 @@
   { "RC7PPS4", 4 }
 };
 
+static const gp_bit_t p18f25k83_RC7PPS_bits[]      = {
+  { "RC7PPS0", 0 },
+  { "RC7PPS1", 1 },
+  { "RC7PPS2", 2 },
+  { "RC7PPS3", 3 },
+  { "RC7PPS4", 4 }
+};
+
 static const gp_bit_t p18f65k40_RC7PPS_bits[]      = {
   { "RC7PPS0", 0 },
   { "RC7PPS1", 1 },
@@ -44525,6 +49070,17 @@
   { "RXFUL"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB0CON_bits[]     = {
+  { "FILHIT0", 0 },
+  { "JTOFF"  , 1 },
+  { "FILHIT2", 2 },
+  { "FILHIT3", 3 },
+  { "FILHIT4", 4 },
+  { "RXM0"   , 5 },
+  { "RXM1"   , 6 },
+  { "RXFUL"  , 7 }
+};
+
 static const gp_bit_t p18f6585_RXB0CON_bits[]      = {
   { "FILHIT0", 0 },
   { "JTOFF"  , 1 },
@@ -44558,6 +49114,17 @@
   { "RXB0D07", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB0D0_bits[]      = {
+  { "RXB0D00", 0 },
+  { "RXB0D01", 1 },
+  { "RXB0D02", 2 },
+  { "RXB0D03", 3 },
+  { "RXB0D04", 4 },
+  { "RXB0D05", 5 },
+  { "RXB0D06", 6 },
+  { "RXB0D07", 7 }
+};
+
 static const gp_bit_t p18c658_RXB0D1_bits[]        = {
   { "RB0D10", 0 },
   { "RB0D11", 1 },
@@ -44580,6 +49147,17 @@
   { "RXB0D17", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB0D1_bits[]      = {
+  { "RXB0D10", 0 },
+  { "RXB0D11", 1 },
+  { "RXB0D12", 2 },
+  { "RXB0D13", 3 },
+  { "RXB0D14", 4 },
+  { "RXB0D15", 5 },
+  { "RXB0D16", 6 },
+  { "RXB0D17", 7 }
+};
+
 static const gp_bit_t p18c658_RXB0D2_bits[]        = {
   { "RB0D20", 0 },
   { "RB0D21", 1 },
@@ -44602,6 +49180,17 @@
   { "RXB0D27", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB0D2_bits[]      = {
+  { "RXB0D20", 0 },
+  { "RXB0D21", 1 },
+  { "RXB0D22", 2 },
+  { "RXB0D23", 3 },
+  { "RXB0D24", 4 },
+  { "RXB0D25", 5 },
+  { "RXB0D26", 6 },
+  { "RXB0D27", 7 }
+};
+
 static const gp_bit_t p18c658_RXB0D3_bits[]        = {
   { "RB0D30", 0 },
   { "RB0D31", 1 },
@@ -44624,6 +49213,17 @@
   { "RXB0D37", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB0D3_bits[]      = {
+  { "RXB0D30", 0 },
+  { "RXB0D31", 1 },
+  { "RXB0D32", 2 },
+  { "RXB0D33", 3 },
+  { "RXB0D34", 4 },
+  { "RXB0D35", 5 },
+  { "RXB0D36", 6 },
+  { "RXB0D37", 7 }
+};
+
 static const gp_bit_t p18c658_RXB0D4_bits[]        = {
   { "RB0D40", 0 },
   { "RB0D41", 1 },
@@ -44646,6 +49246,17 @@
   { "RXB0D47", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB0D4_bits[]      = {
+  { "RXB0D40", 0 },
+  { "RXB0D41", 1 },
+  { "RXB0D42", 2 },
+  { "RXB0D43", 3 },
+  { "RXB0D44", 4 },
+  { "RXB0D45", 5 },
+  { "RXB0D46", 6 },
+  { "RXB0D47", 7 }
+};
+
 static const gp_bit_t p18c658_RXB0D5_bits[]        = {
   { "RB0D50", 0 },
   { "RB0D51", 1 },
@@ -44668,6 +49279,17 @@
   { "RXB0D57", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB0D5_bits[]      = {
+  { "RXB0D50", 0 },
+  { "RXB0D51", 1 },
+  { "RXB0D52", 2 },
+  { "RXB0D53", 3 },
+  { "RXB0D54", 4 },
+  { "RXB0D55", 5 },
+  { "RXB0D56", 6 },
+  { "RXB0D57", 7 }
+};
+
 static const gp_bit_t p18c658_RXB0D6_bits[]        = {
   { "RB0D60", 0 },
   { "RB0D61", 1 },
@@ -44690,6 +49312,17 @@
   { "RXB0D67", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB0D6_bits[]      = {
+  { "RXB0D60", 0 },
+  { "RXB0D61", 1 },
+  { "RXB0D62", 2 },
+  { "RXB0D63", 3 },
+  { "RXB0D64", 4 },
+  { "RXB0D65", 5 },
+  { "RXB0D66", 6 },
+  { "RXB0D67", 7 }
+};
+
 static const gp_bit_t p18c658_RXB0D7_bits[]        = {
   { "RB0D70", 0 },
   { "RB0D71", 1 },
@@ -44712,6 +49345,17 @@
   { "RXB0D77", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB0D7_bits[]      = {
+  { "RXB0D70", 0 },
+  { "RXB0D71", 1 },
+  { "RXB0D72", 2 },
+  { "RXB0D73", 3 },
+  { "RXB0D74", 4 },
+  { "RXB0D75", 5 },
+  { "RXB0D76", 6 },
+  { "RXB0D77", 7 }
+};
+
 static const gp_bit_t p18c658_RXB0DLC_bits[]       = {
   { "DLC0" , 0 },
   { "DLC1" , 1 },
@@ -44752,6 +49396,16 @@
   { "RXRTR"      , 6 }
 };
 
+static const gp_bit_t p18f25k83_RXB0DLC_bits[]     = {
+  { "DLC0"   , 0 },
+  { "DLC1"   , 1 },
+  { "DLC2"   , 2 },
+  { "DLC3"   , 3 },
+  { "RXB0RB0", 4 },
+  { "RXB0RB1", 5 },
+  { "RXRTR"  , 6 }
+};
+
 static const gp_bit_t p18c658_RXB0EIDH_bits[]      = {
   { "EID8" , 0 },
   { "EID9" , 1 },
@@ -44763,6 +49417,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB0EIDH_bits[]    = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18c658_RXB0EIDL_bits[]      = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -44774,6 +49439,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB0EIDL_bits[]    = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18c658_RXB0SIDH_bits[]      = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -44785,6 +49461,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB0SIDH_bits[]    = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18c658_RXB0SIDL_bits[]      = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -44795,6 +49482,16 @@
   { "SID2" , 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB0SIDL_bits[]    = {
+  { "EID16", 0 },
+  { "EID17", 1 },
+  { "EXID" , 3 },
+  { "SRR"  , 4 },
+  { "SID0" , 5 },
+  { "SID1" , 6 },
+  { "SID2" , 7 }
+};
+
 static const gp_bit_t p18c658_RXB1CON_bits[]       = {
   { "FILHIT0", 0 },
   { "FILHIT1", 1 },
@@ -44827,6 +49524,17 @@
   { "RXFUL"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB1CON_bits[]     = {
+  { "FILHIT0", 0 },
+  { "FILHIT1", 1 },
+  { "FILHIT2", 2 },
+  { "FILHIT3", 3 },
+  { "FILHIT4", 4 },
+  { "RXM0"   , 5 },
+  { "RXM1"   , 6 },
+  { "RXFUL"  , 7 }
+};
+
 static const gp_bit_t p18f6585_RXB1CON_bits[]      = {
   { "FILHIT0", 0 },
   { "FILHIT1", 1 },
@@ -44860,6 +49568,17 @@
   { "RXB1D07", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB1D0_bits[]      = {
+  { "RXB1D00", 0 },
+  { "RXB1D01", 1 },
+  { "RXB1D02", 2 },
+  { "RXB1D03", 3 },
+  { "RXB1D04", 4 },
+  { "RXB1D05", 5 },
+  { "RXB1D06", 6 },
+  { "RXB1D07", 7 }
+};
+
 static const gp_bit_t p18c658_RXB1D1_bits[]        = {
   { "RXB1D10", 0 },
   { "RXB1D11", 1 },
@@ -44882,6 +49601,17 @@
   { "RXB1D17", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB1D1_bits[]      = {
+  { "RXB1D10", 0 },
+  { "RXB1D11", 1 },
+  { "RXB1D12", 2 },
+  { "RXB1D13", 3 },
+  { "RXB1D14", 4 },
+  { "RXB1D15", 5 },
+  { "RXB1D16", 6 },
+  { "RXB1D17", 7 }
+};
+
 static const gp_bit_t p18c658_RXB1D2_bits[]        = {
   { "RXB1D20", 0 },
   { "RXB1D21", 1 },
@@ -44904,6 +49634,17 @@
   { "RXB1D27", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB1D2_bits[]      = {
+  { "RXB1D20", 0 },
+  { "RXB1D21", 1 },
+  { "RXB1D22", 2 },
+  { "RXB1D23", 3 },
+  { "RXB1D24", 4 },
+  { "RXB1D25", 5 },
+  { "RXB1D26", 6 },
+  { "RXB1D27", 7 }
+};
+
 static const gp_bit_t p18c658_RXB1D3_bits[]        = {
   { "RXB1D30", 0 },
   { "RXB1D31", 1 },
@@ -44926,6 +49667,17 @@
   { "RXB1D37", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB1D3_bits[]      = {
+  { "RXB1D30", 0 },
+  { "RXB1D31", 1 },
+  { "RXB1D32", 2 },
+  { "RXB1D33", 3 },
+  { "RXB1D34", 4 },
+  { "RXB1D35", 5 },
+  { "RXB1D36", 6 },
+  { "RXB1D37", 7 }
+};
+
 static const gp_bit_t p18c658_RXB1D4_bits[]        = {
   { "RXB1D40", 0 },
   { "RXB1D41", 1 },
@@ -44948,6 +49700,17 @@
   { "RXB1D47", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB1D4_bits[]      = {
+  { "RXB1D40", 0 },
+  { "RXB1D41", 1 },
+  { "RXB1D42", 2 },
+  { "RXB1D43", 3 },
+  { "RXB1D44", 4 },
+  { "RXB1D45", 5 },
+  { "RXB1D46", 6 },
+  { "RXB1D47", 7 }
+};
+
 static const gp_bit_t p18c658_RXB1D5_bits[]        = {
   { "RXB1D50", 0 },
   { "RXB1D51", 1 },
@@ -44970,6 +49733,17 @@
   { "RXB1D57", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB1D5_bits[]      = {
+  { "RXB1D50", 0 },
+  { "RXB1D51", 1 },
+  { "RXB1D52", 2 },
+  { "RXB1D53", 3 },
+  { "RXB1D54", 4 },
+  { "RXB1D55", 5 },
+  { "RXB1D56", 6 },
+  { "RXB1D57", 7 }
+};
+
 static const gp_bit_t p18c658_RXB1D6_bits[]        = {
   { "RXB1D60", 0 },
   { "RXB1D61", 1 },
@@ -44992,6 +49766,17 @@
   { "RXB1D67", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB1D6_bits[]      = {
+  { "RXB1D60", 0 },
+  { "RXB1D61", 1 },
+  { "RXB1D62", 2 },
+  { "RXB1D63", 3 },
+  { "RXB1D64", 4 },
+  { "RXB1D65", 5 },
+  { "RXB1D66", 6 },
+  { "RXB1D67", 7 }
+};
+
 static const gp_bit_t p18c658_RXB1D7_bits[]        = {
   { "RXB1D70", 0 },
   { "RXB1D71", 1 },
@@ -45014,6 +49799,17 @@
   { "RXB1D77", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB1D7_bits[]      = {
+  { "RXB1D70", 0 },
+  { "RXB1D71", 1 },
+  { "RXB1D72", 2 },
+  { "RXB1D73", 3 },
+  { "RXB1D74", 4 },
+  { "RXB1D75", 5 },
+  { "RXB1D76", 6 },
+  { "RXB1D77", 7 }
+};
+
 static const gp_bit_t p18c658_RXB1DLC_bits[]       = {
   { "DLC0" , 0 },
   { "DLC1" , 1 },
@@ -45054,6 +49850,16 @@
   { "RXRTR"      , 6 }
 };
 
+static const gp_bit_t p18f25k83_RXB1DLC_bits[]     = {
+  { "DLC0"       , 0 },
+  { "DLC1"       , 1 },
+  { "DLC2"       , 2 },
+  { "DLC3"       , 3 },
+  { "RB0_RXB1DLC", 4 },
+  { "RB1_RXB1DLC", 5 },
+  { "RXRTR"      , 6 }
+};
+
 static const gp_bit_t p18c658_RXB1EIDH_bits[]      = {
   { "EID8" , 0 },
   { "EID9" , 1 },
@@ -45076,6 +49882,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB1EIDH_bits[]    = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18c658_RXB1EIDL_bits[]      = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -45098,6 +49915,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB1EIDL_bits[]    = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18c658_RXB1SIDH_bits[]      = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -45120,6 +49948,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB1SIDH_bits[]    = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18c658_RXB1SIDL_bits[]      = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -45140,6 +49979,16 @@
   { "SID2" , 7 }
 };
 
+static const gp_bit_t p18f25k83_RXB1SIDL_bits[]    = {
+  { "EID16", 0 },
+  { "EID17", 1 },
+  { "EXID" , 3 },
+  { "SRR"  , 4 },
+  { "SID0" , 5 },
+  { "SID1" , 6 },
+  { "SID2" , 7 }
+};
+
 static const gp_bit_t p18c658_RXERRCNT_bits[]      = {
   { "REC0", 0 },
   { "REC1", 1 },
@@ -45162,6 +50011,17 @@
   { "REC7", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXERRCNT_bits[]    = {
+  { "REC0", 0 },
+  { "REC1", 1 },
+  { "REC2", 2 },
+  { "REC3", 3 },
+  { "REC4", 4 },
+  { "REC5", 5 },
+  { "REC6", 6 },
+  { "REC7", 7 }
+};
+
 static const gp_bit_t p18c658_RXF0EIDH_bits[]      = {
   { "EID8" , 0 },
   { "EID9" , 1 },
@@ -45184,6 +50044,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF0EIDH_bits[]    = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18c658_RXF0EIDL_bits[]      = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -45206,6 +50077,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF0EIDL_bits[]    = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18c658_RXF0SIDH_bits[]      = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -45228,6 +50110,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF0SIDH_bits[]    = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18c658_RXF0SIDL_bits[]      = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -45255,6 +50148,15 @@
   { "SID2"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF0SIDL_bits[]    = {
+  { "EID16" , 0 },
+  { "EID17" , 1 },
+  { "EXIDEN", 3 },
+  { "SID0"  , 5 },
+  { "SID1"  , 6 },
+  { "SID2"  , 7 }
+};
+
 static const gp_bit_t p18f2480_RXF10EIDH_bits[]    = {
   { "EID8" , 0 },
   { "EID9" , 1 },
@@ -45277,6 +50179,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF10EIDH_bits[]   = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF10EIDL_bits[]    = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -45299,6 +50212,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF10EIDL_bits[]   = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF10SIDH_bits[]    = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -45321,6 +50245,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF10SIDH_bits[]   = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF10SIDL_bits[]    = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -45339,6 +50274,15 @@
   { "SID2"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF10SIDL_bits[]   = {
+  { "EID16" , 0 },
+  { "EID17" , 1 },
+  { "EXIDEN", 3 },
+  { "SID0"  , 5 },
+  { "SID1"  , 6 },
+  { "SID2"  , 7 }
+};
+
 static const gp_bit_t p18f2480_RXF11EIDH_bits[]    = {
   { "EID8" , 0 },
   { "EID9" , 1 },
@@ -45361,6 +50305,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF11EIDH_bits[]   = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF11EIDL_bits[]    = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -45383,6 +50338,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF11EIDL_bits[]   = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF11SIDH_bits[]    = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -45405,6 +50371,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF11SIDH_bits[]   = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF11SIDL_bits[]    = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -45423,6 +50400,15 @@
   { "SID2"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF11SIDL_bits[]   = {
+  { "EID16" , 0 },
+  { "EID17" , 1 },
+  { "EXIDEN", 3 },
+  { "SID0"  , 5 },
+  { "SID1"  , 6 },
+  { "SID2"  , 7 }
+};
+
 static const gp_bit_t p18f2480_RXF12EIDH_bits[]    = {
   { "EID8" , 0 },
   { "EID9" , 1 },
@@ -45445,6 +50431,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF12EIDH_bits[]   = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF12EIDL_bits[]    = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -45467,6 +50464,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF12EIDL_bits[]   = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF12SIDH_bits[]    = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -45489,6 +50497,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF12SIDH_bits[]   = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF12SIDL_bits[]    = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -45507,6 +50526,15 @@
   { "SID2"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF12SIDL_bits[]   = {
+  { "EID16" , 0 },
+  { "EID17" , 1 },
+  { "EXIDEN", 3 },
+  { "SID0"  , 5 },
+  { "SID1"  , 6 },
+  { "SID2"  , 7 }
+};
+
 static const gp_bit_t p18f2480_RXF13EIDH_bits[]    = {
   { "EID8" , 0 },
   { "EID9" , 1 },
@@ -45529,6 +50557,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF13EIDH_bits[]   = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF13EIDL_bits[]    = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -45551,6 +50590,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF13EIDL_bits[]   = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF13SIDH_bits[]    = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -45573,6 +50623,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF13SIDH_bits[]   = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF13SIDL_bits[]    = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -45591,6 +50652,15 @@
   { "SID2"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF13SIDL_bits[]   = {
+  { "EID16" , 0 },
+  { "EID17" , 1 },
+  { "EXIDEN", 3 },
+  { "SID0"  , 5 },
+  { "SID1"  , 6 },
+  { "SID2"  , 7 }
+};
+
 static const gp_bit_t p18f2480_RXF14EIDH_bits[]    = {
   { "EID8" , 0 },
   { "EID9" , 1 },
@@ -45613,6 +50683,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF14EIDH_bits[]   = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF14EIDL_bits[]    = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -45635,6 +50716,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF14EIDL_bits[]   = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF14SIDH_bits[]    = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -45657,6 +50749,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF14SIDH_bits[]   = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF14SIDL_bits[]    = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -45675,6 +50778,15 @@
   { "SID2"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF14SIDL_bits[]   = {
+  { "EID16" , 0 },
+  { "EID17" , 1 },
+  { "EXIDEN", 3 },
+  { "SID0"  , 5 },
+  { "SID1"  , 6 },
+  { "SID2"  , 7 }
+};
+
 static const gp_bit_t p18f2480_RXF15EIDH_bits[]    = {
   { "EID8" , 0 },
   { "EID9" , 1 },
@@ -45697,6 +50809,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF15EIDH_bits[]   = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF15EIDL_bits[]    = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -45719,6 +50842,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF15EIDL_bits[]   = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF15SIDH_bits[]    = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -45741,6 +50875,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF15SIDH_bits[]   = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF15SIDL_bits[]    = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -45759,6 +50904,15 @@
   { "SID2"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF15SIDL_bits[]   = {
+  { "EID16" , 0 },
+  { "EID17" , 1 },
+  { "EXIDEN", 3 },
+  { "SID0"  , 5 },
+  { "SID1"  , 6 },
+  { "SID2"  , 7 }
+};
+
 static const gp_bit_t p18c658_RXF1EID0_bits[]      = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -45803,6 +50957,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF1EIDH_bits[]    = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18f248_RXF1EIDL_bits[]      = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -45825,6 +50990,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF1EIDL_bits[]    = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18c658_RXF1SIDH_bits[]      = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -45847,6 +51023,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF1SIDH_bits[]    = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18c658_RXF1SIDL_bits[]      = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -45874,6 +51061,15 @@
   { "SID2"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF1SIDL_bits[]    = {
+  { "EID16" , 0 },
+  { "EID17" , 1 },
+  { "EXIDEN", 3 },
+  { "SID0"  , 5 },
+  { "SID1"  , 6 },
+  { "SID2"  , 7 }
+};
+
 static const gp_bit_t p18c658_RXF2EID0_bits[]      = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -45918,6 +51114,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF2EIDH_bits[]    = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18f248_RXF2EIDL_bits[]      = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -45940,6 +51147,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF2EIDL_bits[]    = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18c658_RXF2SIDH_bits[]      = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -45962,6 +51180,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF2SIDH_bits[]    = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18c658_RXF2SIDL_bits[]      = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -45989,6 +51218,15 @@
   { "SID2"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF2SIDL_bits[]    = {
+  { "EID16" , 0 },
+  { "EID17" , 1 },
+  { "EXIDEN", 3 },
+  { "SID0"  , 5 },
+  { "SID1"  , 6 },
+  { "SID2"  , 7 }
+};
+
 static const gp_bit_t p18c658_RXF3EID0_bits[]      = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -46033,6 +51271,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF3EIDH_bits[]    = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18f248_RXF3EIDL_bits[]      = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -46055,6 +51304,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF3EIDL_bits[]    = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18c658_RXF3SIDH_bits[]      = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -46077,6 +51337,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF3SIDH_bits[]    = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18c658_RXF3SIDL_bits[]      = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -46104,6 +51375,15 @@
   { "SID2"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF3SIDL_bits[]    = {
+  { "EID16" , 0 },
+  { "EID17" , 1 },
+  { "EXIDEN", 3 },
+  { "SID0"  , 5 },
+  { "SID1"  , 6 },
+  { "SID2"  , 7 }
+};
+
 static const gp_bit_t p18c658_RXF4EID0_bits[]      = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -46148,6 +51428,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF4EIDH_bits[]    = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18f248_RXF4EIDL_bits[]      = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -46170,6 +51461,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF4EIDL_bits[]    = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18c658_RXF4SIDH_bits[]      = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -46192,6 +51494,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF4SIDH_bits[]    = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18c658_RXF4SIDL_bits[]      = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -46219,6 +51532,15 @@
   { "SID2"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF4SIDL_bits[]    = {
+  { "EID16" , 0 },
+  { "EID17" , 1 },
+  { "EXIDEN", 3 },
+  { "SID0"  , 5 },
+  { "SID1"  , 6 },
+  { "SID2"  , 7 }
+};
+
 static const gp_bit_t p18c658_RXF5EID0_bits[]      = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -46263,6 +51585,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF5EIDH_bits[]    = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18f248_RXF5EIDL_bits[]      = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -46285,6 +51618,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF5EIDL_bits[]    = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18c658_RXF5SIDH_bits[]      = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -46307,6 +51651,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF5SIDH_bits[]    = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18c658_RXF5SIDL_bits[]      = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -46334,6 +51689,15 @@
   { "SID2"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF5SIDL_bits[]    = {
+  { "EID16" , 0 },
+  { "EID17" , 1 },
+  { "EXIDEN", 3 },
+  { "SID0"  , 5 },
+  { "SID1"  , 6 },
+  { "SID2"  , 7 }
+};
+
 static const gp_bit_t p18f2480_RXF6EIDH_bits[]     = {
   { "EID8" , 0 },
   { "EID9" , 1 },
@@ -46356,6 +51720,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF6EIDH_bits[]    = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF6EIDL_bits[]     = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -46378,6 +51753,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF6EIDL_bits[]    = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF6SIDH_bits[]     = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -46400,6 +51786,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF6SIDH_bits[]    = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF6SIDL_bits[]     = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -46418,6 +51815,15 @@
   { "SID2"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF6SIDL_bits[]    = {
+  { "EID16", 0 },
+  { "EID17", 1 },
+  { "EXIDF", 3 },
+  { "SID0" , 5 },
+  { "SID1" , 6 },
+  { "SID2" , 7 }
+};
+
 static const gp_bit_t p18f2480_RXF7EIDH_bits[]     = {
   { "EID8" , 0 },
   { "EID9" , 1 },
@@ -46440,6 +51846,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF7EIDH_bits[]    = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF7EIDL_bits[]     = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -46462,6 +51879,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF7EIDL_bits[]    = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF7SIDH_bits[]     = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -46484,6 +51912,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF7SIDH_bits[]    = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF7SIDL_bits[]     = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -46502,6 +51941,15 @@
   { "SID2"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF7SIDL_bits[]    = {
+  { "EID16" , 0 },
+  { "EID17" , 1 },
+  { "EXIDEN", 3 },
+  { "SID0"  , 5 },
+  { "SID1"  , 6 },
+  { "SID2"  , 7 }
+};
+
 static const gp_bit_t p18f2480_RXF8EIDH_bits[]     = {
   { "EID8" , 0 },
   { "EID9" , 1 },
@@ -46524,6 +51972,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF8EIDH_bits[]    = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF8EIDL_bits[]     = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -46546,6 +52005,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF8EIDL_bits[]    = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF8SIDH_bits[]     = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -46568,6 +52038,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF8SIDH_bits[]    = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF8SIDL_bits[]     = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -46586,6 +52067,15 @@
   { "SID2"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF8SIDL_bits[]    = {
+  { "EID16" , 0 },
+  { "EID17" , 1 },
+  { "EXIDEN", 3 },
+  { "SID0"  , 5 },
+  { "SID1"  , 6 },
+  { "SID2"  , 7 }
+};
+
 static const gp_bit_t p18f2480_RXF9EIDH_bits[]     = {
   { "EID8" , 0 },
   { "EID9" , 1 },
@@ -46608,6 +52098,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF9EIDH_bits[]    = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF9EIDL_bits[]     = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -46630,6 +52131,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF9EIDL_bits[]    = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF9SIDH_bits[]     = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -46652,6 +52164,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF9SIDH_bits[]    = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18f2480_RXF9SIDL_bits[]     = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -46670,6 +52193,15 @@
   { "SID2"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_RXF9SIDL_bits[]    = {
+  { "EID16" , 0 },
+  { "EID17" , 1 },
+  { "EXIDEN", 3 },
+  { "SID0"  , 5 },
+  { "SID1"  , 6 },
+  { "SID2"  , 7 }
+};
+
 static const gp_bit_t p18f2480_RXFBCON0_bits[]     = {
   { "F0BP_0", 0 },
   { "F0BP_1", 1 },
@@ -46692,6 +52224,17 @@
   { "F1BP_3", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXFBCON0_bits[]    = {
+  { "F0BP_0", 0 },
+  { "F0BP_1", 1 },
+  { "F0BP_2", 2 },
+  { "F0BP_3", 3 },
+  { "F1BP_0", 4 },
+  { "F1BP_1", 5 },
+  { "F1BP_2", 6 },
+  { "F1BP_3", 7 }
+};
+
 static const gp_bit_t p18f2480_RXFBCON1_bits[]     = {
   { "F2BP_0", 0 },
   { "F2BP_1", 1 },
@@ -46714,6 +52257,17 @@
   { "F3BP_3", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXFBCON1_bits[]    = {
+  { "F2BP_0", 0 },
+  { "F2BP_1", 1 },
+  { "F2BP_2", 2 },
+  { "F2BP_3", 3 },
+  { "F3BP_0", 4 },
+  { "F3BP_1", 5 },
+  { "F3BP_2", 6 },
+  { "F3BP_3", 7 }
+};
+
 static const gp_bit_t p18f2480_RXFBCON2_bits[]     = {
   { "F4BP_0", 0 },
   { "F4BP_1", 1 },
@@ -46736,6 +52290,17 @@
   { "F5BP_3", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXFBCON2_bits[]    = {
+  { "F4BP_0", 0 },
+  { "F4BP_1", 1 },
+  { "F4BP_2", 2 },
+  { "F4BP_3", 3 },
+  { "F5BP_0", 4 },
+  { "F5BP_1", 5 },
+  { "F5BP_2", 6 },
+  { "F5BP_3", 7 }
+};
+
 static const gp_bit_t p18f2480_RXFBCON3_bits[]     = {
   { "F6BP_0", 0 },
   { "F6BP_1", 1 },
@@ -46758,6 +52323,17 @@
   { "F7BP_3", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXFBCON3_bits[]    = {
+  { "F6BP_0", 0 },
+  { "F6BP_1", 1 },
+  { "F6BP_2", 2 },
+  { "F6BP_3", 3 },
+  { "F7BP_0", 4 },
+  { "F7BP_1", 5 },
+  { "F7BP_2", 6 },
+  { "F7BP_3", 7 }
+};
+
 static const gp_bit_t p18f2480_RXFBCON4_bits[]     = {
   { "F8BP_0", 0 },
   { "F8BP_1", 1 },
@@ -46780,6 +52356,17 @@
   { "F9BP_3", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXFBCON4_bits[]    = {
+  { "F8BP_0", 0 },
+  { "F8BP_1", 1 },
+  { "F8BP_2", 2 },
+  { "F8BP_3", 3 },
+  { "F9BP_0", 4 },
+  { "F9BP_1", 5 },
+  { "F9BP_2", 6 },
+  { "F9BP_3", 7 }
+};
+
 static const gp_bit_t p18f2480_RXFBCON5_bits[]     = {
   { "F10BP_0", 0 },
   { "F10BP_1", 1 },
@@ -46802,6 +52389,17 @@
   { "F11BP_3", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXFBCON5_bits[]    = {
+  { "F10BP_0", 0 },
+  { "F10BP_1", 1 },
+  { "F10BP_2", 2 },
+  { "F10BP_3", 3 },
+  { "F11BP_0", 4 },
+  { "F11BP_1", 5 },
+  { "F11BP_2", 6 },
+  { "F11BP_3", 7 }
+};
+
 static const gp_bit_t p18f2480_RXFBCON6_bits[]     = {
   { "F12BP_0", 0 },
   { "F12BP_1", 1 },
@@ -46824,6 +52422,17 @@
   { "F13BP_3", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXFBCON6_bits[]    = {
+  { "F12BP_0", 0 },
+  { "F12BP_1", 1 },
+  { "F12BP_2", 2 },
+  { "F12BP_3", 3 },
+  { "F13BP_0", 4 },
+  { "F13BP_1", 5 },
+  { "F13BP_2", 6 },
+  { "F13BP_3", 7 }
+};
+
 static const gp_bit_t p18f2480_RXFBCON7_bits[]     = {
   { "F14BP_0", 0 },
   { "F14BP_1", 1 },
@@ -46846,6 +52455,17 @@
   { "F15BP_3", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXFBCON7_bits[]    = {
+  { "F14BP_0", 0 },
+  { "F14BP_1", 1 },
+  { "F14BP_2", 2 },
+  { "F14BP_3", 3 },
+  { "F15BP_0", 4 },
+  { "F15BP_1", 5 },
+  { "F15BP_2", 6 },
+  { "F15BP_3", 7 }
+};
+
 static const gp_bit_t p18f2480_RXFCON0_bits[]      = {
   { "RXF0EN", 0 },
   { "RXF1EN", 1 },
@@ -46868,6 +52488,17 @@
   { "RXF7EN", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXFCON0_bits[]     = {
+  { "RXF0EN", 0 },
+  { "RXF1EN", 1 },
+  { "RXF2EN", 2 },
+  { "RXF3EN", 3 },
+  { "RXF4EN", 4 },
+  { "RXF5EN", 5 },
+  { "RXF6EN", 6 },
+  { "RXF7EN", 7 }
+};
+
 static const gp_bit_t p18f2480_RXFCON1_bits[]      = {
   { "RXF8EN" , 0 },
   { "RXF9EN" , 1 },
@@ -46890,6 +52521,17 @@
   { "RXF15EN", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXFCON1_bits[]     = {
+  { "RXF8EN" , 0 },
+  { "RXF9EN" , 1 },
+  { "RXF10EN", 2 },
+  { "RXF11EN", 3 },
+  { "RXF12EN", 4 },
+  { "RXF13EN", 5 },
+  { "RXF14EN", 6 },
+  { "RXF15EN", 7 }
+};
+
 static const gp_bit_t p18c658_RXM0EID0_bits[]      = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -46934,6 +52576,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXM0EIDH_bits[]    = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18f248_RXM0EIDL_bits[]      = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -46956,6 +52609,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXM0EIDL_bits[]    = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18c658_RXM0SIDH_bits[]      = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -46978,6 +52642,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXM0SIDH_bits[]    = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18c658_RXM0SIDL_bits[]      = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -47004,6 +52679,15 @@
   { "SID2"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_RXM0SIDL_bits[]    = {
+  { "EID16" , 0 },
+  { "EID17" , 1 },
+  { "EXIDEN", 3 },
+  { "SID0"  , 5 },
+  { "SID1"  , 6 },
+  { "SID2"  , 7 }
+};
+
 static const gp_bit_t p18f6585_RXM0SIDL_bits[]     = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -47057,6 +52741,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXM1EIDH_bits[]    = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18f248_RXM1EIDL_bits[]      = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -47079,6 +52774,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXM1EIDL_bits[]    = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18c658_RXM1SIDH_bits[]      = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -47101,6 +52807,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_RXM1SIDH_bits[]    = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18c658_RXM1SIDL_bits[]      = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -47127,6 +52844,15 @@
   { "SID2"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_RXM1SIDL_bits[]    = {
+  { "EID16" , 0 },
+  { "EID17" , 1 },
+  { "EXIDEN", 3 },
+  { "SID0"  , 5 },
+  { "SID1"  , 6 },
+  { "SID2"  , 7 }
+};
+
 static const gp_bit_t p16f1574_RXPPS_bits[]        = {
   { "RXPPS0", 0 },
   { "RXPPS1", 1 },
@@ -47224,6 +52950,15 @@
   { "EN"    , 7 }
 };
 
+static const gp_bit_t p18f25k83_SCANCON0_bits[]    = {
+  { "BUSY_SCANCON0", 0 },
+  { "BURSTMD"      , 1 },
+  { "MREG"         , 2 },
+  { "SGO"          , 5 },
+  { "TRIGEN"       , 6 },
+  { "EN"           , 7 }
+};
+
 static const gp_bit_t p12f1612_SCANHADRH_bits[]    = {
   { "HADR8" , 0 },
   { "HADR9" , 1 },
@@ -47257,6 +52992,17 @@
   { "HADR15", 7 }
 };
 
+static const gp_bit_t p18f25k83_SCANHADRH_bits[]   = {
+  { "HADR8" , 0 },
+  { "HADR9" , 1 },
+  { "HADR10", 2 },
+  { "HADR11", 3 },
+  { "HADR12", 4 },
+  { "HADR13", 5 },
+  { "HADR14", 6 },
+  { "HADR15", 7 }
+};
+
 static const gp_bit_t p12f1612_SCANHADRL_bits[]    = {
   { "HADR0", 0 },
   { "HADR1", 1 },
@@ -47290,6 +53036,17 @@
   { "HADR7", 7 }
 };
 
+static const gp_bit_t p18f25k83_SCANHADRL_bits[]   = {
+  { "HADR0", 0 },
+  { "HADR1", 1 },
+  { "HADR2", 2 },
+  { "HADR3", 3 },
+  { "HADR4", 4 },
+  { "HADR5", 5 },
+  { "HADR6", 6 },
+  { "HADR7", 7 }
+};
+
 static const gp_bit_t p18f24k40_SCANHADRU_bits[]   = {
   { "HADR16", 0 },
   { "HADR17", 1 },
@@ -47299,6 +53056,15 @@
   { "HADR21", 5 }
 };
 
+static const gp_bit_t p18f25k83_SCANHADRU_bits[]   = {
+  { "HADR16", 0 },
+  { "HADR17", 1 },
+  { "HADR18", 2 },
+  { "HADR19", 3 },
+  { "HADR20", 4 },
+  { "HADR21", 5 }
+};
+
 static const gp_bit_t p12f1612_SCANLADRH_bits[]    = {
   { "LADR8" , 0 },
   { "LADR9" , 1 },
@@ -47332,6 +53098,17 @@
   { "LADR15", 7 }
 };
 
+static const gp_bit_t p18f25k83_SCANLADRH_bits[]   = {
+  { "LADR8" , 0 },
+  { "LADR9" , 1 },
+  { "LADR10", 2 },
+  { "LADR11", 3 },
+  { "LADR12", 4 },
+  { "LADR13", 5 },
+  { "LADR14", 6 },
+  { "LADR15", 7 }
+};
+
 static const gp_bit_t p12f1612_SCANLADRL_bits[]    = {
   { "LDAR0", 0 },
   { "LDAR1", 1 },
@@ -47365,6 +53142,17 @@
   { "LADR7", 7 }
 };
 
+static const gp_bit_t p18f25k83_SCANLADRL_bits[]   = {
+  { "LADR0", 0 },
+  { "LADR1", 1 },
+  { "LADR2", 2 },
+  { "LADR3", 3 },
+  { "LADR4", 4 },
+  { "LADR5", 5 },
+  { "LADR6", 6 },
+  { "LADR7", 7 }
+};
+
 static const gp_bit_t p18f24k40_SCANLADRU_bits[]   = {
   { "LADR16", 0 },
   { "LADR17", 1 },
@@ -47374,6 +53162,21 @@
   { "LADR21", 5 }
 };
 
+static const gp_bit_t p18f25k83_SCANLADRU_bits[]   = {
+  { "LADR16", 0 },
+  { "LADR17", 1 },
+  { "LADR18", 2 },
+  { "LADR19", 3 },
+  { "LADR20", 4 },
+  { "LADR21", 5 }
+};
+
+static const gp_bit_t p18f25k83_SCANPR_bits[]      = {
+  { "SCANPR0", 0 },
+  { "PR1"    , 1 },
+  { "SCANPR2", 2 }
+};
+
 static const gp_bit_t p12f1612_SCANTRIG_bits[]     = {
   { "TSEL0", 0 },
   { "TSEL1", 1 }
@@ -47427,6 +53230,14 @@
   { "FLC4", 4 }
 };
 
+static const gp_bit_t p18f25k83_SDFLC_bits[]       = {
+  { "FLC0", 0 },
+  { "FLC1", 1 },
+  { "FLC2", 2 },
+  { "FLC3", 3 },
+  { "FLC4", 4 }
+};
+
 static const gp_bit_t p18f6585_SDFLC_bits[]        = {
   { "DFLC0", 0 },
   { "DFLC1", 1 },
@@ -47445,6 +53256,10 @@
   { "SECH2", 6 }
 };
 
+static const gp_bit_t p18f25k83_SHADCON_bits[]     = {
+  { "SHADLO", 0 }
+};
+
 static const gp_bit_t p16f753_SLPCCON0_bits[]      = {
   { "SC1INS"  , 0 },
   { "SCS1TSS0", 2 },
@@ -47620,6 +53435,17 @@
   { "SLRA7", 7 }
 };
 
+static const gp_bit_t p18f25k83_SLRCONA_bits[]     = {
+  { "SLRA0", 0 },
+  { "SLRA1", 1 },
+  { "SLRA2", 2 },
+  { "SLRA3", 3 },
+  { "SLRA4", 4 },
+  { "SLRA5", 5 },
+  { "SLRA6", 6 },
+  { "SLRA7", 7 }
+};
+
 static const gp_bit_t p18f65k40_SLRCONA_bits[]     = {
   { "SLRA0", 0 },
   { "SLRA1", 1 },
@@ -47700,6 +53526,17 @@
   { "SLRB7", 7 }
 };
 
+static const gp_bit_t p18f25k83_SLRCONB_bits[]     = {
+  { "SLRB0", 0 },
+  { "SLRB1", 1 },
+  { "SLRB2", 2 },
+  { "SLRB3", 3 },
+  { "SLRB4", 4 },
+  { "SLRB5", 5 },
+  { "SLRB6", 6 },
+  { "SLRB7", 7 }
+};
+
 static const gp_bit_t p18f65k40_SLRCONB_bits[]     = {
   { "SLRB0", 0 },
   { "SLRB1", 1 },
@@ -47789,6 +53626,17 @@
   { "SLRC7", 7 }
 };
 
+static const gp_bit_t p18f25k83_SLRCONC_bits[]     = {
+  { "SLRC0", 0 },
+  { "SLRC1", 1 },
+  { "SLRC2", 2 },
+  { "SLRC3", 3 },
+  { "SLRC4", 4 },
+  { "SLRC5", 5 },
+  { "SLRC6", 6 },
+  { "SLRC7", 7 }
+};
+
 static const gp_bit_t p18f65k40_SLRCONC_bits[]     = {
   { "SLRC0", 0 },
   { "SLRC1", 1 },
@@ -47989,6 +53837,12 @@
   { "CSEL2", 2 }
 };
 
+static const gp_bit_t p18f25k83_SMT1CLK_bits[]     = {
+  { "CSEL0", 0 },
+  { "CSEL1", 1 },
+  { "CSEL2", 2 }
+};
+
 static const gp_bit_t p18f65k40_SMT1CLK_bits[]     = {
   { "CSEL0", 0 },
   { "CSEL1", 1 },
@@ -48030,6 +53884,16 @@
   { "EN"     , 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT1CON0_bits[]    = {
+  { "PS0" , 0 },
+  { "PS1" , 1 },
+  { "CPOL", 2 },
+  { "SPOL", 3 },
+  { "WPOL", 4 },
+  { "STP" , 5 },
+  { "EN"  , 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT1CON0_bits[]    = {
   { "SMT1PS0", 0 },
   { "SMT1PS1", 1 },
@@ -48058,6 +53922,15 @@
   { "SMT1GO", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT1CON1_bits[]    = {
+  { "MODE0" , 0 },
+  { "MODE1" , 1 },
+  { "MODE2" , 2 },
+  { "MODE3" , 3 },
+  { "REPEAT", 6 },
+  { "SMT1GO", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT1CON1_bits[]    = {
   { "MODE0" , 0 },
   { "MODE1" , 1 },
@@ -48089,6 +53962,17 @@
   { "CPR15", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT1CPRH_bits[]    = {
+  { "CPR8" , 0 },
+  { "CPR9" , 1 },
+  { "CPR10", 2 },
+  { "CPR11", 3 },
+  { "CPR12", 4 },
+  { "CPR13", 5 },
+  { "CPR14", 6 },
+  { "CPR15", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT1CPRH_bits[]    = {
   { "SMT1CPR8" , 0 },
   { "SMT1CPR9" , 1 },
@@ -48122,6 +54006,17 @@
   { "CPR7", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT1CPRL_bits[]    = {
+  { "CPR0", 0 },
+  { "CPR1", 1 },
+  { "CPR2", 2 },
+  { "CPR3", 3 },
+  { "CPR4", 4 },
+  { "CPR5", 5 },
+  { "CPR6", 6 },
+  { "CPR7", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT1CPRL_bits[]    = {
   { "SMT1CPR0", 0 },
   { "SMT1CPR1", 1 },
@@ -48155,6 +54050,17 @@
   { "CPR23", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT1CPRU_bits[]    = {
+  { "CPR16", 0 },
+  { "CPR17", 1 },
+  { "CPR18", 2 },
+  { "CPR19", 3 },
+  { "CPR20", 4 },
+  { "CPR21", 5 },
+  { "CPR22", 6 },
+  { "CPR23", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT1CPRU_bits[]    = {
   { "SMT1CPR16", 0 },
   { "SMT1CPR17", 1 },
@@ -48188,6 +54094,17 @@
   { "CPW15", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT1CPWH_bits[]    = {
+  { "CPW8" , 0 },
+  { "CPW9" , 1 },
+  { "CPW10", 2 },
+  { "CPW11", 3 },
+  { "CPW12", 4 },
+  { "CPW13", 5 },
+  { "CPW14", 6 },
+  { "CPW15", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT1CPWH_bits[]    = {
   { "SMT1CPW8" , 0 },
   { "SMT1CPW9" , 1 },
@@ -48221,6 +54138,17 @@
   { "CPW7", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT1CPWL_bits[]    = {
+  { "CPW0", 0 },
+  { "CPW1", 1 },
+  { "CPW2", 2 },
+  { "CPW3", 3 },
+  { "CPW4", 4 },
+  { "CPW5", 5 },
+  { "CPW6", 6 },
+  { "CPW7", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT1CPWL_bits[]    = {
   { "SMT1CPW0", 0 },
   { "SMT1CPW1", 1 },
@@ -48254,6 +54182,17 @@
   { "CPW23", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT1CPWU_bits[]    = {
+  { "CPW16", 0 },
+  { "CPW17", 1 },
+  { "CPW18", 2 },
+  { "CPW19", 3 },
+  { "CPW20", 4 },
+  { "CPW21", 5 },
+  { "CPW22", 6 },
+  { "CPW23", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT1CPWU_bits[]    = {
   { "SMT1CPW16", 0 },
   { "SMT1CPW17", 1 },
@@ -48298,6 +54237,17 @@
   { "SMT1PR15", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT1PRH_bits[]     = {
+  { "PR8" , 0 },
+  { "PR9" , 1 },
+  { "PR10", 2 },
+  { "PR11", 3 },
+  { "PR12", 4 },
+  { "PR13", 5 },
+  { "PR14", 6 },
+  { "PR15", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT1PRH_bits[]     = {
   { "SMT1PR8" , 0 },
   { "SMT1PR9" , 1 },
@@ -48342,6 +54292,17 @@
   { "SMT1PR7", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT1PRL_bits[]     = {
+  { "SMT1PR0", 0 },
+  { "PR1"    , 1 },
+  { "SMT1PR2", 2 },
+  { "PR3"    , 3 },
+  { "SMT1PR4", 4 },
+  { "PR5"    , 5 },
+  { "SMT1PR6", 6 },
+  { "PR7"    , 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT1PRL_bits[]     = {
   { "SMT1PR0", 0 },
   { "SMT1PR1", 1 },
@@ -48386,6 +54347,17 @@
   { "SMT1PR23", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT1PRU_bits[]     = {
+  { "PR16", 0 },
+  { "PR17", 1 },
+  { "PR18", 2 },
+  { "PR19", 3 },
+  { "PR20", 4 },
+  { "PR21", 5 },
+  { "PR22", 6 },
+  { "PR23", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT1PRU_bits[]     = {
   { "SMT1PR16", 0 },
   { "SMT1PR17", 1 },
@@ -48419,6 +54391,14 @@
   { "SSEL4", 4 }
 };
 
+static const gp_bit_t p18f25k83_SMT1SIG_bits[]     = {
+  { "SSEL0", 0 },
+  { "SSEL1", 1 },
+  { "SSEL2", 2 },
+  { "SSEL3", 3 },
+  { "SSEL4", 4 }
+};
+
 static const gp_bit_t p18f65k40_SMT1SIG_bits[]     = {
   { "SSEL0", 0 },
   { "SSEL1", 1 },
@@ -48490,6 +54470,15 @@
   { "CPRUP", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT1STAT_bits[]    = {
+  { "AS"   , 0 },
+  { "WS"   , 1 },
+  { "TS"   , 2 },
+  { "RST"  , 5 },
+  { "CPWUP", 6 },
+  { "CPRUP", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT1STAT_bits[]    = {
   { "AS"   , 0 },
   { "WS"   , 1 },
@@ -48532,6 +54521,17 @@
   { "SMT1TMR15", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT1TMRH_bits[]    = {
+  { "TMR8" , 0 },
+  { "TMR9" , 1 },
+  { "TMR10", 2 },
+  { "TMR11", 3 },
+  { "TMR12", 4 },
+  { "TMR13", 5 },
+  { "TMR14", 6 },
+  { "TMR15", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT1TMRH_bits[]    = {
   { "SMT1TMR8" , 0 },
   { "SMT1TMR9" , 1 },
@@ -48576,6 +54576,17 @@
   { "SMT1TMR7", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT1TMRL_bits[]    = {
+  { "SMT1TMR0", 0 },
+  { "TMR1"    , 1 },
+  { "SMT1TMR2", 2 },
+  { "TMR3"    , 3 },
+  { "SMT1TMR4", 4 },
+  { "TMR5"    , 5 },
+  { "SMT1TMR6", 6 },
+  { "TMR7"    , 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT1TMRL_bits[]    = {
   { "SMT1TMR0", 0 },
   { "SMT1TMR1", 1 },
@@ -48620,6 +54631,17 @@
   { "SMT1TMR23", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT1TMRU_bits[]    = {
+  { "TMR16", 0 },
+  { "TMR17", 1 },
+  { "TMR18", 2 },
+  { "TMR19", 3 },
+  { "TMR20", 4 },
+  { "TMR21", 5 },
+  { "TMR22", 6 },
+  { "TMR23", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT1TMRU_bits[]    = {
   { "SMT1TMR16", 0 },
   { "SMT1TMR17", 1 },
@@ -48654,6 +54676,14 @@
   { "WSEL4", 4 }
 };
 
+static const gp_bit_t p18f25k83_SMT1WIN_bits[]     = {
+  { "WSEL0", 0 },
+  { "WSEL1", 1 },
+  { "WSEL2", 2 },
+  { "WSEL3", 3 },
+  { "WSEL4", 4 }
+};
+
 static const gp_bit_t p18f65k40_SMT1WIN_bits[]     = {
   { "WSEL0", 0 },
   { "WSEL1", 1 },
@@ -48730,6 +54760,12 @@
   { "CSEL2", 2 }
 };
 
+static const gp_bit_t p18f25k83_SMT2CLK_bits[]     = {
+  { "CSEL0", 0 },
+  { "CSEL1", 1 },
+  { "CSEL2", 2 }
+};
+
 static const gp_bit_t p18f65k40_SMT2CLK_bits[]     = {
   { "CSEL0", 0 },
   { "CSEL1", 1 },
@@ -48761,6 +54797,16 @@
   { "EN"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT2CON0_bits[]    = {
+  { "PS0" , 0 },
+  { "PS1" , 1 },
+  { "CPOL", 2 },
+  { "SPOL", 3 },
+  { "WPOL", 4 },
+  { "STP" , 5 },
+  { "EN"  , 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT2CON0_bits[]    = {
   { "SMT2PS0", 0 },
   { "SMT2PS1", 1 },
@@ -48789,6 +54835,15 @@
   { "SMT2GO", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT2CON1_bits[]    = {
+  { "MODE0" , 0 },
+  { "MODE1" , 1 },
+  { "MODE2" , 2 },
+  { "MODE3" , 3 },
+  { "REPEAT", 6 },
+  { "SMT2GO", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT2CON1_bits[]    = {
   { "MODE0" , 0 },
   { "MODE1" , 1 },
@@ -48820,6 +54875,17 @@
   { "CPR15", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT2CPRH_bits[]    = {
+  { "CPR8" , 0 },
+  { "CPR9" , 1 },
+  { "CPR10", 2 },
+  { "CPR11", 3 },
+  { "CPR12", 4 },
+  { "CPR13", 5 },
+  { "CPR14", 6 },
+  { "CPR15", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT2CPRH_bits[]    = {
   { "SMT2CPR8" , 0 },
   { "SMT2CPR9" , 1 },
@@ -48853,6 +54919,17 @@
   { "CPR7", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT2CPRL_bits[]    = {
+  { "CPR0", 0 },
+  { "CPR1", 1 },
+  { "CPR2", 2 },
+  { "CPR3", 3 },
+  { "CPR4", 4 },
+  { "CPR5", 5 },
+  { "CPR6", 6 },
+  { "CPR7", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT2CPRL_bits[]    = {
   { "SMT2CPR0", 0 },
   { "SMT2CPR1", 1 },
@@ -48886,6 +54963,17 @@
   { "CPR23", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT2CPRU_bits[]    = {
+  { "CPR16", 0 },
+  { "CPR17", 1 },
+  { "CPR18", 2 },
+  { "CPR19", 3 },
+  { "CPR20", 4 },
+  { "CPR21", 5 },
+  { "CPR22", 6 },
+  { "CPR23", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT2CPRU_bits[]    = {
   { "SMT2CPR16", 0 },
   { "SMT2CPR17", 1 },
@@ -48919,6 +55007,17 @@
   { "CPW15", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT2CPWH_bits[]    = {
+  { "CPW8" , 0 },
+  { "CPW9" , 1 },
+  { "CPW10", 2 },
+  { "CPW11", 3 },
+  { "CPW12", 4 },
+  { "CPW13", 5 },
+  { "CPW14", 6 },
+  { "CPW15", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT2CPWH_bits[]    = {
   { "SMT2CPW8" , 0 },
   { "SMT2CPW9" , 1 },
@@ -48952,6 +55051,17 @@
   { "CPW7", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT2CPWL_bits[]    = {
+  { "CPW0", 0 },
+  { "CPW1", 1 },
+  { "CPW2", 2 },
+  { "CPW3", 3 },
+  { "CPW4", 4 },
+  { "CPW5", 5 },
+  { "CPW6", 6 },
+  { "CPW7", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT2CPWL_bits[]    = {
   { "SMT2CPW0", 0 },
   { "SMT2CPW1", 1 },
@@ -48985,6 +55095,17 @@
   { "CPW23", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT2CPWU_bits[]    = {
+  { "CPW16", 0 },
+  { "CPW17", 1 },
+  { "CPW18", 2 },
+  { "CPW19", 3 },
+  { "CPW20", 4 },
+  { "CPW21", 5 },
+  { "CPW22", 6 },
+  { "CPW23", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT2CPWU_bits[]    = {
   { "SMT2CPW16", 0 },
   { "SMT2CPW17", 1 },
@@ -49018,6 +55139,17 @@
   { "PR15", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT2PRH_bits[]     = {
+  { "PR8" , 0 },
+  { "PR9" , 1 },
+  { "PR10", 2 },
+  { "PR11", 3 },
+  { "PR12", 4 },
+  { "PR13", 5 },
+  { "PR14", 6 },
+  { "PR15", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT2PRH_bits[]     = {
   { "SMT2PR8" , 0 },
   { "SMT2PR9" , 1 },
@@ -49051,6 +55183,17 @@
   { "PR7"    , 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT2PRL_bits[]     = {
+  { "SMT2PR0", 0 },
+  { "PR1"    , 1 },
+  { "SMT2PR2", 2 },
+  { "PR3"    , 3 },
+  { "SMT2PR4", 4 },
+  { "PR5"    , 5 },
+  { "SMT2PR6", 6 },
+  { "PR7"    , 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT2PRL_bits[]     = {
   { "SMT2PR0", 0 },
   { "SMT2PR1", 1 },
@@ -49084,6 +55227,17 @@
   { "PR23", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT2PRU_bits[]     = {
+  { "PR16", 0 },
+  { "PR17", 1 },
+  { "PR18", 2 },
+  { "PR19", 3 },
+  { "PR20", 4 },
+  { "PR21", 5 },
+  { "PR22", 6 },
+  { "PR23", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT2PRU_bits[]     = {
   { "SMT2PR16", 0 },
   { "SMT2PR17", 1 },
@@ -49128,6 +55282,14 @@
   { "SSEL4", 4 }
 };
 
+static const gp_bit_t p18f25k83_SMT2SIG_bits[]     = {
+  { "SSEL0", 0 },
+  { "SSEL1", 1 },
+  { "SSEL2", 2 },
+  { "SSEL3", 3 },
+  { "SSEL4", 4 }
+};
+
 static const gp_bit_t p18f65k40_SMT2SIG_bits[]     = {
   { "SSEL0", 0 },
   { "SSEL1", 1 },
@@ -49190,6 +55352,15 @@
   { "CPRUP", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT2STAT_bits[]    = {
+  { "AS"   , 0 },
+  { "WS"   , 1 },
+  { "TS"   , 2 },
+  { "RST"  , 5 },
+  { "CPWUP", 6 },
+  { "CPRUP", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT2STAT_bits[]    = {
   { "AS"   , 0 },
   { "WS"   , 1 },
@@ -49221,6 +55392,17 @@
   { "SMT2TMR15", 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT2TMRH_bits[]    = {
+  { "TMR8" , 0 },
+  { "TMR9" , 1 },
+  { "TMR10", 2 },
+  { "TMR11", 3 },
+  { "TMR12", 4 },
+  { "TMR13", 5 },
+  { "TMR14", 6 },
+  { "TMR15", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT2TMRH_bits[]    = {
   { "SMT2TMR8" , 0 },
   { "SMT2TMR9" , 1 },
@@ -49254,6 +55436,17 @@
   { "TMR7"    , 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT2TMRL_bits[]    = {
+  { "SMT2TMR0", 0 },
+  { "TMR1"    , 1 },
+  { "SMT2TMR2", 2 },
+  { "TMR3"    , 3 },
+  { "SMT2TMR4", 4 },
+  { "TMR5"    , 5 },
+  { "SMT2TMR6", 6 },
+  { "TMR7"    , 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT2TMRL_bits[]    = {
   { "SMT2TMR0", 0 },
   { "SMT2TMR1", 1 },
@@ -49287,6 +55480,17 @@
   { "TMR23"    , 7 }
 };
 
+static const gp_bit_t p18f25k83_SMT2TMRU_bits[]    = {
+  { "TMR16", 0 },
+  { "TMR17", 1 },
+  { "TMR18", 2 },
+  { "TMR19", 3 },
+  { "TMR20", 4 },
+  { "TMR21", 5 },
+  { "TMR22", 6 },
+  { "TMR23", 7 }
+};
+
 static const gp_bit_t p18f65k40_SMT2TMRU_bits[]    = {
   { "SMT2TMR16", 0 },
   { "SMT2TMR17", 1 },
@@ -49332,6 +55536,14 @@
   { "WSEL4", 4 }
 };
 
+static const gp_bit_t p18f25k83_SMT2WIN_bits[]     = {
+  { "WSEL0", 0 },
+  { "WSEL1", 1 },
+  { "WSEL2", 2 },
+  { "WSEL3", 3 },
+  { "WSEL4", 4 }
+};
+
 static const gp_bit_t p18f65k40_SMT2WIN_bits[]     = {
   { "WSEL0", 0 },
   { "WSEL1", 1 },
@@ -49519,6 +55731,102 @@
   { "BRG7", 7 }
 };
 
+static const gp_bit_t p18f25k83_SPI1BAUD_bits[]    = {
+  { "BAUD0", 0 },
+  { "BAUD1", 1 },
+  { "BAUD2", 2 },
+  { "BAUD3", 3 },
+  { "BAUD4", 4 },
+  { "BAUD5", 5 },
+  { "BAUD6", 6 },
+  { "BAUD7", 7 }
+};
+
+static const gp_bit_t p18f25k83_SPI1CLK_bits[]     = {
+  { "CLKSEL0", 0 },
+  { "CLKSEL1", 1 },
+  { "CLKSEL2", 2 }
+};
+
+static const gp_bit_t p18f25k83_SPI1CON0_bits[]    = {
+  { "BMODE", 0 },
+  { "MST"  , 1 },
+  { "LSBF" , 2 },
+  { "EN"   , 7 }
+};
+
+static const gp_bit_t p18f25k83_SPI1CON1_bits[]    = {
+  { "SDOP", 0 },
+  { "SDIP", 1 },
+  { "SSP" , 2 },
+  { "FST" , 4 },
+  { "CKP" , 5 },
+  { "CKE" , 6 },
+  { "SMP" , 7 }
+};
+
+static const gp_bit_t p18f25k83_SPI1CON2_bits[]    = {
+  { "RXR"     , 0 },
+  { "TXR"     , 1 },
+  { "SSET"    , 2 },
+  { "SSFLT"   , 6 },
+  { "SPI1BUSY", 7 }
+};
+
+static const gp_bit_t p18f25k83_SPI1INTE_bits[]    = {
+  { "TXUIE" , 1 },
+  { "RXOIE" , 2 },
+  { "EOSIE" , 4 },
+  { "SOSIE" , 5 },
+  { "TCZIE" , 6 },
+  { "SRMTIE", 7 }
+};
+
+static const gp_bit_t p18f25k83_SPI1INTF_bits[]    = {
+  { "TXUIF" , 1 },
+  { "RXOIF" , 2 },
+  { "EOSIF" , 4 },
+  { "SOSIF" , 5 },
+  { "TCZIF" , 6 },
+  { "SRMTIF", 7 }
+};
+
+static const gp_bit_t p18f25k83_SPI1RXB_bits[]     = {
+  { "RXB0", 0 },
+  { "RXB1", 1 },
+  { "RXB2", 2 },
+  { "RXB3", 3 },
+  { "RXB4", 4 },
+  { "RXB5", 5 },
+  { "RXB6", 6 },
+  { "RXB7", 7 }
+};
+
+static const gp_bit_t p18f25k83_SPI1STATUS_bits[]  = {
+  { "RXBF" , 0 },
+  { "CLRBF", 2 },
+  { "RXRE" , 3 },
+  { "TXBE" , 5 },
+  { "TXWE" , 7 }
+};
+
+static const gp_bit_t p18f25k83_SPI1TWIDTH_bits[]  = {
+  { "TWIDTH0", 0 },
+  { "TWIDTH1", 1 },
+  { "TWIDTH2", 2 }
+};
+
+static const gp_bit_t p18f25k83_SPI1TXB_bits[]     = {
+  { "TXB0", 0 },
+  { "TXB1", 1 },
+  { "TXB2", 2 },
+  { "TXB3", 3 },
+  { "TXB4", 4 },
+  { "TXB5", 5 },
+  { "TXB6", 6 },
+  { "TXB7", 7 }
+};
+
 static const gp_bit_t p18f4455_SPPCFG_bits[]       = {
   { "WS0"    , 0 },
   { "WS1"    , 1 },
@@ -51230,6 +57538,26 @@
   { "TO", 6 }
 };
 
+static const gp_bit_t p18f25k83_STATUS_bits[]      = {
+  { "C"        , 0 },
+  { "DC"       , 1 },
+  { "Z"        , 2 },
+  { "OV_STATUS", 3 },
+  { "N"        , 4 },
+  { "PD"       , 5 },
+  { "TO"       , 6 }
+};
+
+static const gp_bit_t p18f25k83_STATUS_CSHAD_bits[]= {
+  { "C"              , 0 },
+  { "DC"             , 1 },
+  { "Z"              , 2 },
+  { "OV_STATUS_CSHAD", 3 },
+  { "N"              , 4 },
+  { "PD"             , 5 },
+  { "TO"             , 6 }
+};
+
 static const gp_bit_t p12f1501_STATUS_SHAD_bits[]  = {
   { "C_SHAD" , 0 },
   { "DC_SHAD", 1 },
@@ -51254,6 +57582,16 @@
   { "Z_SHAD" , 2 }
 };
 
+static const gp_bit_t p18f25k83_STATUS_SHAD_bits[] = {
+  { "C"             , 0 },
+  { "DC"            , 1 },
+  { "Z"             , 2 },
+  { "OV_STATUS_SHAD", 3 },
+  { "N"             , 4 },
+  { "PD"            , 5 },
+  { "TO"            , 6 }
+};
+
 static const gp_bit_t p18f24k50_STCON_bits[]       = {
   { "STOR"  , 1 },
   { "STLOCK", 3 },
@@ -51309,6 +57647,14 @@
   { "SP5", 5 }
 };
 
+static const gp_bit_t p18f25k83_STKPTR_bits[]      = {
+  { "SP0", 0 },
+  { "SP1", 1 },
+  { "SP2", 2 },
+  { "SP3", 3 },
+  { "SP4", 4 }
+};
+
 static const gp_bit_t ps500_STKPTR_bits[]          = {
   { "STKUNF", 6 },
   { "STKOVF", 7 }
@@ -51456,6 +57802,16 @@
   { "T0EN"    , 7 }
 };
 
+static const gp_bit_t p18f25k83_T0CON0_bits[]      = {
+  { "OUTPS0", 0 },
+  { "OUTPS1", 1 },
+  { "OUTPS2", 2 },
+  { "OUTPS3", 3 },
+  { "MD16"  , 4 },
+  { "T0OUT" , 5 },
+  { "EN"    , 7 }
+};
+
 static const gp_bit_t p16f15324_T0CON1_bits[]      = {
   { "T0PS0"  , 0 },
   { "T0PS1"  , 1 },
@@ -51500,6 +57856,17 @@
   { "T0CS2"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_T0CON1_bits[]      = {
+  { "T0CKPS0", 0 },
+  { "T0CKPS1", 1 },
+  { "T0CKPS2", 2 },
+  { "CKPS3"  , 3 },
+  { "ASYNC"  , 4 },
+  { "T0CS0"  , 5 },
+  { "T0CS1"  , 6 },
+  { "T0CS2"  , 7 }
+};
+
 static const gp_bit_t p17c42_T0STA_bits[]          = {
   { "PS0"   , 1 },
   { "PS1"   , 2 },
@@ -51614,6 +57981,14 @@
   { "CS3", 3 }
 };
 
+static const gp_bit_t p18f25k83_T1CLK_bits[]       = {
+  { "T1CS0", 0 },
+  { "T1CS1", 1 },
+  { "T1CS2", 2 },
+  { "CS3"  , 3 },
+  { "CS4"  , 4 }
+};
+
 static const gp_bit_t p18f65k40_T1CLK_bits[]       = {
   { "T1CS0", 0 },
   { "T1CS1", 1 },
@@ -51899,6 +58274,14 @@
   { "TMR1CS1"   , 7 }
 };
 
+static const gp_bit_t p18f25k83_T1CON_bits[]       = {
+  { "TMR1ON"  , 0 },
+  { "RD16"    , 1 },
+  { "NOT_SYNC", 2 },
+  { "T1CKPS0" , 4 },
+  { "T1CKPS1" , 5 }
+};
+
 static const gp_bit_t p18f26j13_T1CON_bits[]       = {
   { "TMR1ON"    , 0 },
   { "RD16"      , 1 },
@@ -51933,6 +58316,14 @@
   { "GSS3", 3 }
 };
 
+static const gp_bit_t p18f25k83_T1GATE_bits[]      = {
+  { "GSS0", 0 },
+  { "GSS1", 1 },
+  { "GSS2", 2 },
+  { "GSS3", 3 },
+  { "GSS4", 4 }
+};
+
 static const gp_bit_t p12f1501_T1GCON_bits[]       = {
   { "T1GSS0"        , 0 },
   { "T1GSS1"        , 1 },
@@ -52086,6 +58477,15 @@
   { "TMR1GE", 7 }
 };
 
+static const gp_bit_t p18f25k83_T1GCON_bits[]      = {
+  { "GVAL"  , 2 },
+  { "GGO"   , 3 },
+  { "GSPM"  , 4 },
+  { "GTM"   , 5 },
+  { "T1GPOL", 6 },
+  { "GE"    , 7 }
+};
+
 static const gp_bit_t p16f15324_T1GPPS_bits[]      = {
   { "T1GPPS0", 0 },
   { "T1GPPS1", 1 },
@@ -52166,6 +58566,13 @@
   { "CS3", 3 }
 };
 
+static const gp_bit_t p18f25k83_T2CLK_bits[]       = {
+  { "T2CS0", 0 },
+  { "T2CS1", 1 },
+  { "T2CS2", 2 },
+  { "CS3"  , 3 }
+};
+
 static const gp_bit_t p12f1612_T2CLKCON_bits[]     = {
   { "T2CS0", 0 },
   { "T2CS1", 1 },
@@ -52362,6 +58769,17 @@
   { "T2ON"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_T2CON_bits[]       = {
+  { "OUTPS0" , 0 },
+  { "OUTPS1" , 1 },
+  { "OUTPS2" , 2 },
+  { "OUTPS3" , 3 },
+  { "T2CKPS0", 4 },
+  { "T2CKPS1", 5 },
+  { "T2CKPS2", 6 },
+  { "T2ON"   , 7 }
+};
+
 static const gp_bit_t ps810_T2CON_bits[]           = {
   { "T2PS0", 0 },
   { "T2PS1", 1 },
@@ -52435,6 +58853,17 @@
   { "PSYNC" , 7 }
 };
 
+static const gp_bit_t p18f25k83_T2HLT_bits[]       = {
+  { "MODE0" , 0 },
+  { "MODE1" , 1 },
+  { "MODE2" , 2 },
+  { "MODE3" , 3 },
+  { "MODE4" , 4 },
+  { "CKSYNC", 5 },
+  { "CKPOL" , 6 },
+  { "PSYNC" , 7 }
+};
+
 static const gp_bit_t p16f15324_T2INPPS_bits[]     = {
   { "T2INPPS0", 0 },
   { "T2INPPS1", 1 },
@@ -52506,6 +58935,14 @@
   { "RSEL3", 3 }
 };
 
+static const gp_bit_t p18f25k83_T2RST_bits[]       = {
+  { "RSEL0", 0 },
+  { "RSEL1", 1 },
+  { "RSEL2", 2 },
+  { "RSEL3", 3 },
+  { "RSEL4", 4 }
+};
+
 static const gp_bit_t p16f1614_T3CKIPPS_bits[]     = {
   { "T3CKIPPS0", 0 },
   { "T3CKIPPS1", 1 },
@@ -52561,6 +58998,14 @@
   { "CS3", 3 }
 };
 
+static const gp_bit_t p18f25k83_T3CLK_bits[]       = {
+  { "T3CS0", 0 },
+  { "T3CS1", 1 },
+  { "T3CS2", 2 },
+  { "CS3"  , 3 },
+  { "CS4"  , 4 }
+};
+
 static const gp_bit_t p18f65k40_T3CLK_bits[]       = {
   { "T3CS0", 0 },
   { "T3CS1", 1 },
@@ -52737,6 +59182,14 @@
   { "TMR3CS1"   , 7 }
 };
 
+static const gp_bit_t p18f25k83_T3CON_bits[]       = {
+  { "TMR3ON"  , 0 },
+  { "RD16"    , 1 },
+  { "NOT_SYNC", 2 },
+  { "T3CKPS0" , 4 },
+  { "T3CKPS1" , 5 }
+};
+
 static const gp_bit_t p18f26j13_T3CON_bits[]       = {
   { "TMR3ON"    , 0 },
   { "RD16"      , 1 },
@@ -52782,6 +59235,14 @@
   { "GSS3", 3 }
 };
 
+static const gp_bit_t p18f25k83_T3GATE_bits[]      = {
+  { "GSS0", 0 },
+  { "GSS1", 1 },
+  { "GSS2", 2 },
+  { "GSS3", 3 },
+  { "GSS4", 4 }
+};
+
 static const gp_bit_t p16f1526_T3GCON_bits[]       = {
   { "T3GSS0"        , 0 },
   { "T3GSS1"        , 1 },
@@ -52870,6 +59331,15 @@
   { "TMR3GE", 7 }
 };
 
+static const gp_bit_t p18f25k83_T3GCON_bits[]      = {
+  { "GVAL"  , 2 },
+  { "GGO"   , 3 },
+  { "GSPM"  , 4 },
+  { "GTM"   , 5 },
+  { "T3GPOL", 6 },
+  { "GE"    , 7 }
+};
+
 static const gp_bit_t p16f1614_T3GPPS_bits[]       = {
   { "T3GPPS0", 0 },
   { "T3GPPS1", 1 },
@@ -52941,6 +59411,13 @@
   { "CS3", 3 }
 };
 
+static const gp_bit_t p18f25k83_T4CLK_bits[]       = {
+  { "T4CS0", 0 },
+  { "T4CS1", 1 },
+  { "T4CS2", 2 },
+  { "CS3"  , 3 }
+};
+
 static const gp_bit_t p12f1612_T4CLKCON_bits[]     = {
   { "T4CS0", 0 },
   { "T4CS1", 1 },
@@ -53062,6 +59539,17 @@
   { "T4OUTPS3", 6 }
 };
 
+static const gp_bit_t p18f25k83_T4CON_bits[]       = {
+  { "OUTPS0" , 0 },
+  { "OUTPS1" , 1 },
+  { "OUTPS2" , 2 },
+  { "OUTPS3" , 3 },
+  { "T4CKPS0", 4 },
+  { "T4CKPS1", 5 },
+  { "T4CKPS2", 6 },
+  { "T4ON"   , 7 }
+};
+
 static const gp_bit_t p18f6525_T4CON_bits[]        = {
   { "T4CKPS0", 0 },
   { "T4CKPS1", 1 },
@@ -53156,6 +59644,17 @@
   { "PSYNC" , 7 }
 };
 
+static const gp_bit_t p18f25k83_T4HLT_bits[]       = {
+  { "MODE0" , 0 },
+  { "MODE1" , 1 },
+  { "MODE2" , 2 },
+  { "MODE3" , 3 },
+  { "MODE4" , 4 },
+  { "CKSYNC", 5 },
+  { "CKPOL" , 6 },
+  { "PSYNC" , 7 }
+};
+
 static const gp_bit_t p16f19195_T4INPPS_bits[]     = {
   { "T4INPPS0", 0 },
   { "T4INPPS1", 1 },
@@ -53220,6 +59719,14 @@
   { "RSEL3", 3 }
 };
 
+static const gp_bit_t p18f25k83_T4RST_bits[]       = {
+  { "RSEL0", 0 },
+  { "RSEL1", 1 },
+  { "RSEL2", 2 },
+  { "RSEL3", 3 },
+  { "RSEL4", 4 }
+};
+
 static const gp_bit_t p16f1614_T5CKIPPS_bits[]     = {
   { "T5CKIPPS0", 0 },
   { "T5CKIPPS1", 1 },
@@ -53275,6 +59782,14 @@
   { "CS3", 3 }
 };
 
+static const gp_bit_t p18f25k83_T5CLK_bits[]       = {
+  { "T5CS0", 0 },
+  { "T5CS1", 1 },
+  { "T5CS2", 2 },
+  { "CS3"  , 3 },
+  { "CS4"  , 4 }
+};
+
 static const gp_bit_t p18f65k40_T5CLK_bits[]       = {
   { "T5CS0", 0 },
   { "T5CS1", 1 },
@@ -53368,6 +59883,14 @@
   { "CKPS1"   , 5 }
 };
 
+static const gp_bit_t p18f25k83_T5CON_bits[]       = {
+  { "TMR5ON"  , 0 },
+  { "RD16"    , 1 },
+  { "NOT_SYNC", 2 },
+  { "T5CKPS0" , 4 },
+  { "T5CKPS1" , 5 }
+};
+
 static const gp_bit_t p18f26j13_T5CON_bits[]       = {
   { "TMR5ON"    , 0 },
   { "RD16"      , 1 },
@@ -53427,6 +59950,14 @@
   { "GSS3", 3 }
 };
 
+static const gp_bit_t p18f25k83_T5GATE_bits[]      = {
+  { "GSS0", 0 },
+  { "GSS1", 1 },
+  { "GSS2", 2 },
+  { "GSS3", 3 },
+  { "GSS4", 4 }
+};
+
 static const gp_bit_t p16f1526_T5GCON_bits[]       = {
   { "T5GSS0"        , 0 },
   { "T5GSS1"        , 1 },
@@ -53482,6 +60013,15 @@
   { "TMR5GE", 7 }
 };
 
+static const gp_bit_t p18f25k83_T5GCON_bits[]      = {
+  { "GVAL"  , 2 },
+  { "GGO"   , 3 },
+  { "GSPM"  , 4 },
+  { "GTM"   , 5 },
+  { "T5GPOL", 6 },
+  { "GE"    , 7 }
+};
+
 static const gp_bit_t p18f26j13_T5GCON_bits[]      = {
   { "T5GSS0", 0 },
   { "T5GSS1", 1 },
@@ -53597,6 +60137,13 @@
   { "CS3", 3 }
 };
 
+static const gp_bit_t p18f25k83_T6CLK_bits[]       = {
+  { "T6CS0", 0 },
+  { "T6CS1", 1 },
+  { "T6CS2", 2 },
+  { "CS3"  , 3 }
+};
+
 static const gp_bit_t p12f1612_T6CLKCON_bits[]     = {
   { "T6CS0", 0 },
   { "T6CS1", 1 },
@@ -53698,6 +60245,17 @@
   { "T6ON"  , 7 }
 };
 
+static const gp_bit_t p18f25k83_T6CON_bits[]       = {
+  { "OUTPS0" , 0 },
+  { "OUTPS1" , 1 },
+  { "OUTPS2" , 2 },
+  { "OUTPS3" , 3 },
+  { "T6CKPS0", 4 },
+  { "T6CKPS1", 5 },
+  { "T6CKPS2", 6 },
+  { "T6ON"   , 7 }
+};
+
 static const gp_bit_t p18f26j13_T6CON_bits[]       = {
   { "T6CKPS0" , 0 },
   { "T6CKPS1" , 1 },
@@ -53782,6 +60340,17 @@
   { "PSYNC" , 7 }
 };
 
+static const gp_bit_t p18f25k83_T6HLT_bits[]       = {
+  { "MODE0" , 0 },
+  { "MODE1" , 1 },
+  { "MODE2" , 2 },
+  { "MODE3" , 3 },
+  { "MODE4" , 4 },
+  { "CKSYNC", 5 },
+  { "CKPOL" , 6 },
+  { "PSYNC" , 7 }
+};
+
 static const gp_bit_t p18f24k40_T6INPPS_bits[]     = {
   { "T6INPPS0", 0 },
   { "T6INPPS1", 1 },
@@ -53837,6 +60406,14 @@
   { "RSEL3", 3 }
 };
 
+static const gp_bit_t p18f25k83_T6RST_bits[]       = {
+  { "RSEL0", 0 },
+  { "RSEL1", 1 },
+  { "RSEL2", 2 },
+  { "RSEL3", 3 },
+  { "RSEL4", 4 }
+};
+
 static const gp_bit_t p18f65k40_T7CKIPPS_bits[]    = {
   { "T7CKIPPS0", 0 },
   { "T7CKIPPS1", 1 },
@@ -54124,6 +60701,17 @@
   { "TMR0L7", 7 }
 };
 
+static const gp_bit_t p18f25k83_TMR0L_bits[]       = {
+  { "TMR0L0", 0 },
+  { "TMR0L1", 1 },
+  { "TMR0L2", 2 },
+  { "TMR0L3", 3 },
+  { "TMR0L4", 4 },
+  { "TMR0L5", 5 },
+  { "TMR0L6", 6 },
+  { "TMR0L7", 7 }
+};
+
 static const gp_bit_t p16f15324_TMR1H_bits[]       = {
   { "TMR18" , 0 },
   { "TMR19" , 1 },
@@ -54157,6 +60745,17 @@
   { "TMR1H7", 7 }
 };
 
+static const gp_bit_t p18f25k83_TMR1H_bits[]       = {
+  { "TMR1H0", 0 },
+  { "TMR1H1", 1 },
+  { "TMR1H2", 2 },
+  { "TMR1H3", 3 },
+  { "TMR1H4", 4 },
+  { "TMR1H5", 5 },
+  { "TMR1H6", 6 },
+  { "TMR1H7", 7 }
+};
+
 static const gp_bit_t p16f15324_TMR1L_bits[]       = {
   { "TMR10", 0 },
   { "TMR11", 1 },
@@ -54190,6 +60789,17 @@
   { "TMR17", 7 }
 };
 
+static const gp_bit_t p18f25k83_TMR1L_bits[]       = {
+  { "TMR1L0", 0 },
+  { "TMR1L1", 1 },
+  { "TMR1L2", 2 },
+  { "TMR1L3", 3 },
+  { "TMR1L4", 4 },
+  { "TMR1L5", 5 },
+  { "TMR1L6", 6 },
+  { "TMR1L7", 7 }
+};
+
 static const gp_bit_t p16f18854_TMR3H_bits[]       = {
   { "TMR38" , 0 },
   { "TMR39" , 1 },
@@ -54212,6 +60822,17 @@
   { "TMR3H7", 7 }
 };
 
+static const gp_bit_t p18f25k83_TMR3H_bits[]       = {
+  { "TMR3H0", 0 },
+  { "TMR3H1", 1 },
+  { "TMR3H2", 2 },
+  { "TMR3H3", 3 },
+  { "TMR3H4", 4 },
+  { "TMR3H5", 5 },
+  { "TMR3H6", 6 },
+  { "TMR3H7", 7 }
+};
+
 static const gp_bit_t p16f18854_TMR3L_bits[]       = {
   { "TMR30", 0 },
   { "TMR31", 1 },
@@ -54234,6 +60855,17 @@
   { "TMR37", 7 }
 };
 
+static const gp_bit_t p18f25k83_TMR3L_bits[]       = {
+  { "TMR3L0", 0 },
+  { "TMR3L1", 1 },
+  { "TMR3L2", 2 },
+  { "TMR3L3", 3 },
+  { "TMR3L4", 4 },
+  { "TMR3L5", 5 },
+  { "TMR3L6", 6 },
+  { "TMR3L7", 7 }
+};
+
 static const gp_bit_t p16f18854_TMR5H_bits[]       = {
   { "TMR58" , 0 },
   { "TMR59" , 1 },
@@ -54256,6 +60888,17 @@
   { "TMR5H7", 7 }
 };
 
+static const gp_bit_t p18f25k83_TMR5H_bits[]       = {
+  { "TMR5H0", 0 },
+  { "TMR5H1", 1 },
+  { "TMR5H2", 2 },
+  { "TMR5H3", 3 },
+  { "TMR5H4", 4 },
+  { "TMR5H5", 5 },
+  { "TMR5H6", 6 },
+  { "TMR5H7", 7 }
+};
+
 static const gp_bit_t p16f18854_TMR5L_bits[]       = {
   { "TMR50", 0 },
   { "TMR51", 1 },
@@ -54278,6 +60921,17 @@
   { "TMR57", 7 }
 };
 
+static const gp_bit_t p18f25k83_TMR5L_bits[]       = {
+  { "TMR5L0", 0 },
+  { "TMR5L1", 1 },
+  { "TMR5L2", 2 },
+  { "TMR5L3", 3 },
+  { "TMR5L4", 4 },
+  { "TMR5L5", 5 },
+  { "TMR5L6", 6 },
+  { "TMR5L7", 7 }
+};
+
 static const gp_bit_t p18f65k40_TMR7H_bits[]       = {
   { "TMR78" , 0 },
   { "TMR79" , 1 },
@@ -54527,6 +61181,17 @@
   { "TRISA7", 7 }
 };
 
+static const gp_bit_t p18f25k83_TRISA_bits[]       = {
+  { "TRISA0", 0 },
+  { "TRISA1", 1 },
+  { "TRISA2", 2 },
+  { "TRISA3", 3 },
+  { "TRISA4", 4 },
+  { "TRISA5", 5 },
+  { "TRISA6", 6 },
+  { "TRISA7", 7 }
+};
+
 static const gp_bit_t p18f65j10_TRISA_bits[]       = {
   { "RA0", 0 },
   { "RA1", 1 },
@@ -54685,6 +61350,17 @@
   { "TRISB7", 7 }
 };
 
+static const gp_bit_t p18f25k83_TRISB_bits[]       = {
+  { "TRISB0", 0 },
+  { "TRISB1", 1 },
+  { "TRISB2", 2 },
+  { "TRISB3", 3 },
+  { "TRISB4", 4 },
+  { "TRISB5", 5 },
+  { "TRISB6", 6 },
+  { "TRISB7", 7 }
+};
+
 static const gp_bit_t p18f65k40_TRISB_bits[]       = {
   { "TRISB0", 0 },
   { "TRISB1", 1 },
@@ -54836,6 +61512,17 @@
   { "RC7"   , 7 }
 };
 
+static const gp_bit_t p18f25k83_TRISC_bits[]       = {
+  { "TRISC0", 0 },
+  { "TRISC1", 1 },
+  { "TRISC2", 2 },
+  { "TRISC3", 3 },
+  { "TRISC4", 4 },
+  { "TRISC5", 5 },
+  { "TRISC6", 6 },
+  { "TRISC7", 7 }
+};
+
 static const gp_bit_t p18f26j53_TRISC_bits[]       = {
   { "TRISC0", 0 },
   { "TRISC1", 1 },
@@ -55760,6 +62447,16 @@
   { "TXBIF" , 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB0CON_bits[]     = {
+  { "TXPRI0", 0 },
+  { "TXPRI1", 1 },
+  { "TXREQ" , 3 },
+  { "TXERR" , 4 },
+  { "TXLARB", 5 },
+  { "TXABT" , 6 },
+  { "TXBIF" , 7 }
+};
+
 static const gp_bit_t p18c658_TXB0D0_bits[]        = {
   { "TXB0D00", 0 },
   { "TXB0D01", 1 },
@@ -55782,6 +62479,17 @@
   { "TXB0D07", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB0D0_bits[]      = {
+  { "TXB0D00", 0 },
+  { "TXB0D01", 1 },
+  { "TXB0D02", 2 },
+  { "TXB0D03", 3 },
+  { "TXB0D04", 4 },
+  { "TXB0D05", 5 },
+  { "TXB0D06", 6 },
+  { "TXB0D07", 7 }
+};
+
 static const gp_bit_t p18c658_TXB0D1_bits[]        = {
   { "TXB0D10", 0 },
   { "TXB0D11", 1 },
@@ -55804,6 +62512,17 @@
   { "TXB0D17", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB0D1_bits[]      = {
+  { "TXB0D10", 0 },
+  { "TXB0D11", 1 },
+  { "TXB0D12", 2 },
+  { "TXB0D13", 3 },
+  { "TXB0D14", 4 },
+  { "TXB0D15", 5 },
+  { "TXB0D16", 6 },
+  { "TXB0D17", 7 }
+};
+
 static const gp_bit_t p18c658_TXB0D2_bits[]        = {
   { "TXB0D20", 0 },
   { "TXB0D21", 1 },
@@ -55826,6 +62545,17 @@
   { "TXB0D27", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB0D2_bits[]      = {
+  { "TXB0D20", 0 },
+  { "TXB0D21", 1 },
+  { "TXB0D22", 2 },
+  { "TXB0D23", 3 },
+  { "TXB0D24", 4 },
+  { "TXB0D25", 5 },
+  { "TXB0D26", 6 },
+  { "TXB0D27", 7 }
+};
+
 static const gp_bit_t p18c658_TXB0D3_bits[]        = {
   { "TXB0D30", 0 },
   { "TXB0D31", 1 },
@@ -55848,6 +62578,17 @@
   { "TXB0D37", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB0D3_bits[]      = {
+  { "TXB0D30", 0 },
+  { "TXB0D31", 1 },
+  { "TXB0D32", 2 },
+  { "TXB0D33", 3 },
+  { "TXB0D34", 4 },
+  { "TXB0D35", 5 },
+  { "TXB0D36", 6 },
+  { "TXB0D37", 7 }
+};
+
 static const gp_bit_t p18c658_TXB0D4_bits[]        = {
   { "TXB0D40", 0 },
   { "TXB0D41", 1 },
@@ -55870,6 +62611,17 @@
   { "TXB0D47", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB0D4_bits[]      = {
+  { "TXB0D40", 0 },
+  { "TXB0D41", 1 },
+  { "TXB0D42", 2 },
+  { "TXB0D43", 3 },
+  { "TXB0D44", 4 },
+  { "TXB0D45", 5 },
+  { "TXB0D46", 6 },
+  { "TXB0D47", 7 }
+};
+
 static const gp_bit_t p18c658_TXB0D5_bits[]        = {
   { "TXB0D50", 0 },
   { "TXB0D51", 1 },
@@ -55892,6 +62644,17 @@
   { "TXB0D57", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB0D5_bits[]      = {
+  { "TXB0D50", 0 },
+  { "TXB0D51", 1 },
+  { "TXB0D52", 2 },
+  { "TXB0D53", 3 },
+  { "TXB0D54", 4 },
+  { "TXB0D55", 5 },
+  { "TXB0D56", 6 },
+  { "TXB0D57", 7 }
+};
+
 static const gp_bit_t p18c658_TXB0D6_bits[]        = {
   { "TXB0D60", 0 },
   { "TXB0D61", 1 },
@@ -55914,6 +62677,17 @@
   { "TXB0D67", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB0D6_bits[]      = {
+  { "TXB0D60", 0 },
+  { "TXB0D61", 1 },
+  { "TXB0D62", 2 },
+  { "TXB0D63", 3 },
+  { "TXB0D64", 4 },
+  { "TXB0D65", 5 },
+  { "TXB0D66", 6 },
+  { "TXB0D67", 7 }
+};
+
 static const gp_bit_t p18c658_TXB0D7_bits[]        = {
   { "TXB0D70", 0 },
   { "TXB0D71", 1 },
@@ -55936,6 +62710,17 @@
   { "TXB0D77", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB0D7_bits[]      = {
+  { "TXB0D70", 0 },
+  { "TXB0D71", 1 },
+  { "TXB0D72", 2 },
+  { "TXB0D73", 3 },
+  { "TXB0D74", 4 },
+  { "TXB0D75", 5 },
+  { "TXB0D76", 6 },
+  { "TXB0D77", 7 }
+};
+
 static const gp_bit_t p18c658_TXB0DLC_bits[]       = {
   { "DLC0", 0 },
   { "DLC1", 1 },
@@ -55960,6 +62745,14 @@
   { "TXRTR", 6 }
 };
 
+static const gp_bit_t p18f25k83_TXB0DLC_bits[]     = {
+  { "DLC0" , 0 },
+  { "DLC1" , 1 },
+  { "DLC2" , 2 },
+  { "DLC3" , 3 },
+  { "TXRTR", 6 }
+};
+
 static const gp_bit_t p18c658_TXB0EIDH_bits[]      = {
   { "EID8" , 0 },
   { "EID9" , 1 },
@@ -55982,6 +62775,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB0EIDH_bits[]    = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18c658_TXB0EIDL_bits[]      = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -56004,6 +62808,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB0EIDL_bits[]    = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18c658_TXB0SIDH_bits[]      = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -56026,6 +62841,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB0SIDH_bits[]    = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18c658_TXB0SIDL_bits[]      = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -56054,6 +62880,15 @@
   { "SID2" , 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB0SIDL_bits[]    = {
+  { "EID16", 0 },
+  { "EID17", 1 },
+  { "EXIDE", 3 },
+  { "SID0" , 5 },
+  { "SID1" , 6 },
+  { "SID2" , 7 }
+};
+
 static const gp_bit_t p18c658_TXB1CON_bits[]       = {
   { "TXPRI0", 0 },
   { "TXPRI1", 1 },
@@ -56083,6 +62918,16 @@
   { "TXBIF" , 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB1CON_bits[]     = {
+  { "TXPRI0", 0 },
+  { "TXPRI1", 1 },
+  { "TXREQ" , 3 },
+  { "TXERR" , 4 },
+  { "TXLARB", 5 },
+  { "TXABT" , 6 },
+  { "TXBIF" , 7 }
+};
+
 static const gp_bit_t p18c658_TXB1D0_bits[]        = {
   { "TXB1D00", 0 },
   { "TXB1D01", 1 },
@@ -56105,6 +62950,17 @@
   { "TXB1D07", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB1D0_bits[]      = {
+  { "TXB1D00", 0 },
+  { "TXB1D01", 1 },
+  { "TXB1D02", 2 },
+  { "TXB1D03", 3 },
+  { "TXB1D04", 4 },
+  { "TXB1D05", 5 },
+  { "TXB1D06", 6 },
+  { "TXB1D07", 7 }
+};
+
 static const gp_bit_t p18c658_TXB1D1_bits[]        = {
   { "TXB1D10", 0 },
   { "TXB1D11", 1 },
@@ -56127,6 +62983,17 @@
   { "TXB1D17", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB1D1_bits[]      = {
+  { "TXB1D10", 0 },
+  { "TXB1D11", 1 },
+  { "TXB1D12", 2 },
+  { "TXB1D13", 3 },
+  { "TXB1D14", 4 },
+  { "TXB1D15", 5 },
+  { "TXB1D16", 6 },
+  { "TXB1D17", 7 }
+};
+
 static const gp_bit_t p18c658_TXB1D2_bits[]        = {
   { "TXB1D20", 0 },
   { "TXB1D21", 1 },
@@ -56149,6 +63016,17 @@
   { "TXB1D27", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB1D2_bits[]      = {
+  { "TXB1D20", 0 },
+  { "TXB1D21", 1 },
+  { "TXB1D22", 2 },
+  { "TXB1D23", 3 },
+  { "TXB1D24", 4 },
+  { "TXB1D25", 5 },
+  { "TXB1D26", 6 },
+  { "TXB1D27", 7 }
+};
+
 static const gp_bit_t p18c658_TXB1D3_bits[]        = {
   { "TXB1D30", 0 },
   { "TXB1D31", 1 },
@@ -56171,6 +63049,17 @@
   { "TXB1D37", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB1D3_bits[]      = {
+  { "TXB1D30", 0 },
+  { "TXB1D31", 1 },
+  { "TXB1D32", 2 },
+  { "TXB1D33", 3 },
+  { "TXB1D34", 4 },
+  { "TXB1D35", 5 },
+  { "TXB1D36", 6 },
+  { "TXB1D37", 7 }
+};
+
 static const gp_bit_t p18c658_TXB1D4_bits[]        = {
   { "TXB1D40", 0 },
   { "TXB1D41", 1 },
@@ -56193,6 +63082,17 @@
   { "TXB1D47", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB1D4_bits[]      = {
+  { "TXB1D40", 0 },
+  { "TXB1D41", 1 },
+  { "TXB1D42", 2 },
+  { "TXB1D43", 3 },
+  { "TXB1D44", 4 },
+  { "TXB1D45", 5 },
+  { "TXB1D46", 6 },
+  { "TXB1D47", 7 }
+};
+
 static const gp_bit_t p18c658_TXB1D5_bits[]        = {
   { "TXB1D50", 0 },
   { "TXB1D51", 1 },
@@ -56215,6 +63115,17 @@
   { "TXB1D57", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB1D5_bits[]      = {
+  { "TXB1D50", 0 },
+  { "TXB1D51", 1 },
+  { "TXB1D52", 2 },
+  { "TXB1D53", 3 },
+  { "TXB1D54", 4 },
+  { "TXB1D55", 5 },
+  { "TXB1D56", 6 },
+  { "TXB1D57", 7 }
+};
+
 static const gp_bit_t p18c658_TXB1D6_bits[]        = {
   { "TXB1D60", 0 },
   { "TXB1D61", 1 },
@@ -56237,6 +63148,17 @@
   { "TXB1D67", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB1D6_bits[]      = {
+  { "TXB1D60", 0 },
+  { "TXB1D61", 1 },
+  { "TXB1D62", 2 },
+  { "TXB1D63", 3 },
+  { "TXB1D64", 4 },
+  { "TXB1D65", 5 },
+  { "TXB1D66", 6 },
+  { "TXB1D67", 7 }
+};
+
 static const gp_bit_t p18c658_TXB1D7_bits[]        = {
   { "TXB1D70", 0 },
   { "TXB1D71", 1 },
@@ -56259,6 +63181,17 @@
   { "TXB1D77", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB1D7_bits[]      = {
+  { "TXB1D70", 0 },
+  { "TXB1D71", 1 },
+  { "TXB1D72", 2 },
+  { "TXB1D73", 3 },
+  { "TXB1D74", 4 },
+  { "TXB1D75", 5 },
+  { "TXB1D76", 6 },
+  { "TXB1D77", 7 }
+};
+
 static const gp_bit_t p18c658_TXB1DLC_bits[]       = {
   { "DLC0", 0 },
   { "DLC1", 1 },
@@ -56283,6 +63216,14 @@
   { "TXRTR", 6 }
 };
 
+static const gp_bit_t p18f25k83_TXB1DLC_bits[]     = {
+  { "DLC0" , 0 },
+  { "DLC1" , 1 },
+  { "DLC2" , 2 },
+  { "DLC3" , 3 },
+  { "TXRTR", 6 }
+};
+
 static const gp_bit_t p18c658_TXB1EIDH_bits[]      = {
   { "EID8" , 0 },
   { "EID9" , 1 },
@@ -56305,6 +63246,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB1EIDH_bits[]    = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18c658_TXB1EIDL_bits[]      = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -56327,6 +63279,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB1EIDL_bits[]    = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18c658_TXB1SIDH_bits[]      = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -56349,6 +63312,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB1SIDH_bits[]    = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18c658_TXB1SIDL_bits[]      = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -56377,6 +63351,15 @@
   { "SID2" , 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB1SIDL_bits[]    = {
+  { "EID16", 0 },
+  { "EID17", 1 },
+  { "EXIDE", 3 },
+  { "SID0" , 5 },
+  { "SID1" , 6 },
+  { "SID2" , 7 }
+};
+
 static const gp_bit_t p18c658_TXB2CON_bits[]       = {
   { "TXPRI0", 0 },
   { "TXPRI1", 1 },
@@ -56406,6 +63389,16 @@
   { "TXBIF" , 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB2CON_bits[]     = {
+  { "TXPRI0", 0 },
+  { "TXPRI1", 1 },
+  { "TXREQ" , 3 },
+  { "TXERR" , 4 },
+  { "TXLARB", 5 },
+  { "TXABT" , 6 },
+  { "TXBIF" , 7 }
+};
+
 static const gp_bit_t p18c658_TXB2D0_bits[]        = {
   { "TXB2D00", 0 },
   { "TXB2D01", 1 },
@@ -56428,6 +63421,17 @@
   { "TXB2D07", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB2D0_bits[]      = {
+  { "TXB2D00", 0 },
+  { "TXB2D01", 1 },
+  { "TXB2D02", 2 },
+  { "TXB2D03", 3 },
+  { "TXB2D04", 4 },
+  { "TXB2D05", 5 },
+  { "TXB2D06", 6 },
+  { "TXB2D07", 7 }
+};
+
 static const gp_bit_t p18c658_TXB2D1_bits[]        = {
   { "TXB2D10", 0 },
   { "TXB2D11", 1 },
@@ -56450,6 +63454,17 @@
   { "TXB2D17", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB2D1_bits[]      = {
+  { "TXB2D10", 0 },
+  { "TXB2D11", 1 },
+  { "TXB2D12", 2 },
+  { "TXB2D13", 3 },
+  { "TXB2D14", 4 },
+  { "TXB2D15", 5 },
+  { "TXB2D16", 6 },
+  { "TXB2D17", 7 }
+};
+
 static const gp_bit_t p18c658_TXB2D2_bits[]        = {
   { "TXB2D20", 0 },
   { "TXB2D21", 1 },
@@ -56472,6 +63487,17 @@
   { "TXB2D27", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB2D2_bits[]      = {
+  { "TXB2D20", 0 },
+  { "TXB2D21", 1 },
+  { "TXB2D22", 2 },
+  { "TXB2D23", 3 },
+  { "TXB2D24", 4 },
+  { "TXB2D25", 5 },
+  { "TXB2D26", 6 },
+  { "TXB2D27", 7 }
+};
+
 static const gp_bit_t p18c658_TXB2D3_bits[]        = {
   { "TXB2D30", 0 },
   { "TXB2D31", 1 },
@@ -56494,6 +63520,17 @@
   { "TXB2D37", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB2D3_bits[]      = {
+  { "TXB2D30", 0 },
+  { "TXB2D31", 1 },
+  { "TXB2D32", 2 },
+  { "TXB2D33", 3 },
+  { "TXB2D34", 4 },
+  { "TXB2D35", 5 },
+  { "TXB2D36", 6 },
+  { "TXB2D37", 7 }
+};
+
 static const gp_bit_t p18c658_TXB2D4_bits[]        = {
   { "TXB2D40", 0 },
   { "TXB2D41", 1 },
@@ -56516,6 +63553,17 @@
   { "TXB2D47", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB2D4_bits[]      = {
+  { "TXB2D40", 0 },
+  { "TXB2D41", 1 },
+  { "TXB2D42", 2 },
+  { "TXB2D43", 3 },
+  { "TXB2D44", 4 },
+  { "TXB2D45", 5 },
+  { "TXB2D46", 6 },
+  { "TXB2D47", 7 }
+};
+
 static const gp_bit_t p18c658_TXB2D5_bits[]        = {
   { "TXB2D50", 0 },
   { "TXB2D51", 1 },
@@ -56538,6 +63586,17 @@
   { "TXB2D57", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB2D5_bits[]      = {
+  { "TXB2D50", 0 },
+  { "TXB2D51", 1 },
+  { "TXB2D52", 2 },
+  { "TXB2D53", 3 },
+  { "TXB2D54", 4 },
+  { "TXB2D55", 5 },
+  { "TXB2D56", 6 },
+  { "TXB2D57", 7 }
+};
+
 static const gp_bit_t p18c658_TXB2D6_bits[]        = {
   { "TXB2D60", 0 },
   { "TXB2D61", 1 },
@@ -56560,6 +63619,17 @@
   { "TXB2D67", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB2D6_bits[]      = {
+  { "TXB2D60", 0 },
+  { "TXB2D61", 1 },
+  { "TXB2D62", 2 },
+  { "TXB2D63", 3 },
+  { "TXB2D64", 4 },
+  { "TXB2D65", 5 },
+  { "TXB2D66", 6 },
+  { "TXB2D67", 7 }
+};
+
 static const gp_bit_t p18c658_TXB2D7_bits[]        = {
   { "TXB2D70", 0 },
   { "TXB2D71", 1 },
@@ -56582,6 +63652,17 @@
   { "TXB2D77", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB2D7_bits[]      = {
+  { "TXB2D70", 0 },
+  { "TXB2D71", 1 },
+  { "TXB2D72", 2 },
+  { "TXB2D73", 3 },
+  { "TXB2D74", 4 },
+  { "TXB2D75", 5 },
+  { "TXB2D76", 6 },
+  { "TXB2D77", 7 }
+};
+
 static const gp_bit_t p18c658_TXB2DLC_bits[]       = {
   { "DLC0", 0 },
   { "DLC1", 1 },
@@ -56606,6 +63687,14 @@
   { "TXRTR", 6 }
 };
 
+static const gp_bit_t p18f25k83_TXB2DLC_bits[]     = {
+  { "DLC0" , 0 },
+  { "DLC1" , 1 },
+  { "DLC2" , 2 },
+  { "DLC3" , 3 },
+  { "TXRTR", 6 }
+};
+
 static const gp_bit_t p18c658_TXB2EIDH_bits[]      = {
   { "EID8" , 0 },
   { "EID9" , 1 },
@@ -56628,6 +63717,17 @@
   { "EID15", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB2EIDH_bits[]    = {
+  { "EID8" , 0 },
+  { "EID9" , 1 },
+  { "EID10", 2 },
+  { "EID11", 3 },
+  { "EID12", 4 },
+  { "EID13", 5 },
+  { "EID14", 6 },
+  { "EID15", 7 }
+};
+
 static const gp_bit_t p18c658_TXB2EIDL_bits[]      = {
   { "EID0", 0 },
   { "EID1", 1 },
@@ -56650,6 +63750,17 @@
   { "EID7", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB2EIDL_bits[]    = {
+  { "EID0", 0 },
+  { "EID1", 1 },
+  { "EID2", 2 },
+  { "EID3", 3 },
+  { "EID4", 4 },
+  { "EID5", 5 },
+  { "EID6", 6 },
+  { "EID7", 7 }
+};
+
 static const gp_bit_t p18c658_TXB2SIDH_bits[]      = {
   { "SID3" , 0 },
   { "SID4" , 1 },
@@ -56672,6 +63783,17 @@
   { "SID10", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB2SIDH_bits[]    = {
+  { "SID3" , 0 },
+  { "SID4" , 1 },
+  { "SID5" , 2 },
+  { "SID6" , 3 },
+  { "SID7" , 4 },
+  { "SID8" , 5 },
+  { "SID9" , 6 },
+  { "SID10", 7 }
+};
+
 static const gp_bit_t p18c658_TXB2SIDL_bits[]      = {
   { "EID16", 0 },
   { "EID17", 1 },
@@ -56700,6 +63822,15 @@
   { "SID2" , 7 }
 };
 
+static const gp_bit_t p18f25k83_TXB2SIDL_bits[]    = {
+  { "EID16", 0 },
+  { "EID17", 1 },
+  { "EXIDE", 3 },
+  { "SID0" , 5 },
+  { "SID1" , 6 },
+  { "SID2" , 7 }
+};
+
 static const gp_bit_t p18f2480_TXBIE_bits[]        = {
   { "TXB0IE", 2 },
   { "TXB1IE", 3 },
@@ -56712,6 +63843,12 @@
   { "TXB2IE", 4 }
 };
 
+static const gp_bit_t p18f25k83_TXBIE_bits[]       = {
+  { "TXB0IE", 2 },
+  { "TXB1IE", 3 },
+  { "TXB2IE", 4 }
+};
+
 static const gp_bit_t p18f65j94_TXBUF_bits[]       = {
   { "TXBUF0", 0 },
   { "TXBUF1", 1 },
@@ -56745,6 +63882,17 @@
   { "TEC7", 7 }
 };
 
+static const gp_bit_t p18f25k83_TXERRCNT_bits[]    = {
+  { "TEC0", 0 },
+  { "TEC1", 1 },
+  { "TEC2", 2 },
+  { "TEC3", 3 },
+  { "TEC4", 4 },
+  { "TEC5", 5 },
+  { "TEC6", 6 },
+  { "TEC7", 7 }
+};
+
 static const gp_bit_t p16f18313_TXPPS_bits[]       = {
   { "TXPPS0", 0 },
   { "TXPPS1", 1 },
@@ -57046,6 +64194,168 @@
   { "CSRC" , 7 }
 };
 
+static const gp_bit_t p18f25k83_U1CON0_bits[]      = {
+  { "MODE0", 0 },
+  { "MODE1", 1 },
+  { "MODE2", 2 },
+  { "MODE3", 3 },
+  { "RXEN" , 4 },
+  { "TXEN" , 5 },
+  { "ABDEN", 6 },
+  { "BRGS" , 7 }
+};
+
+static const gp_bit_t p18f25k83_U1CON1_bits[]      = {
+  { "SENDB" , 0 },
+  { "BRKOVR", 1 },
+  { "RXBIMD", 3 },
+  { "WUE"   , 4 },
+  { "U1ON"  , 7 }
+};
+
+static const gp_bit_t p18f25k83_U1CON2_bits[]      = {
+  { "FLO0"  , 0 },
+  { "FLO1"  , 1 },
+  { "TXPOL" , 2 },
+  { "C0EN"  , 3 },
+  { "STP0"  , 4 },
+  { "STP1"  , 5 },
+  { "RXPOL" , 6 },
+  { "RUNOVF", 7 }
+};
+
+static const gp_bit_t p18f25k83_U1ERRIE_bits[]     = {
+  { "TXCIE" , 0 },
+  { "RXFOIE", 1 },
+  { "RXBKIE", 2 },
+  { "FERIE" , 3 },
+  { "CERIE" , 4 },
+  { "ABDOVE", 5 },
+  { "PERIE" , 6 },
+  { "TXMTIE", 7 }
+};
+
+static const gp_bit_t p18f25k83_U1ERRIR_bits[]     = {
+  { "TXCIF" , 0 },
+  { "RXFOIF", 1 },
+  { "RXBKIF", 2 },
+  { "FERIF" , 3 },
+  { "CERIF" , 4 },
+  { "ABDOVF", 5 },
+  { "PERIF" , 6 },
+  { "TXMTIF", 7 }
+};
+
+static const gp_bit_t p18f25k83_U1FIFO_bits[]      = {
+  { "RXBF" , 0 },
+  { "RXBE" , 1 },
+  { "XON"  , 2 },
+  { "RXIDL", 3 },
+  { "TXBF" , 4 },
+  { "TXBE" , 5 },
+  { "STPMD", 6 },
+  { "TXWRE", 7 }
+};
+
+static const gp_bit_t p18f25k83_U1P1H_bits[]       = {
+  { "P1H", 0 }
+};
+
+static const gp_bit_t p18f25k83_U1P2H_bits[]       = {
+  { "P2H", 0 }
+};
+
+static const gp_bit_t p18f25k83_U1P3H_bits[]       = {
+  { "P3H", 0 }
+};
+
+static const gp_bit_t p18f25k83_U1UIR_bits[]       = {
+  { "ABDIE", 2 },
+  { "ABDIF", 6 },
+  { "WUIF" , 7 }
+};
+
+static const gp_bit_t p18f25k83_U2CON0_bits[]      = {
+  { "MODE0", 0 },
+  { "MODE1", 1 },
+  { "MODE2", 2 },
+  { "MODE3", 3 },
+  { "RXEN" , 4 },
+  { "TXEN" , 5 },
+  { "ABDEN", 6 },
+  { "BRGS" , 7 }
+};
+
+static const gp_bit_t p18f25k83_U2CON1_bits[]      = {
+  { "SENDB" , 0 },
+  { "BRKOVR", 1 },
+  { "RXBIMD", 3 },
+  { "WUE"   , 4 },
+  { "U2ON"  , 7 }
+};
+
+static const gp_bit_t p18f25k83_U2CON2_bits[]      = {
+  { "FLO0"  , 0 },
+  { "FLO1"  , 1 },
+  { "TXPOL" , 2 },
+  { "C0EN"  , 3 },
+  { "STP0"  , 4 },
+  { "STP1"  , 5 },
+  { "RXPOL" , 6 },
+  { "RUNOVF", 7 }
+};
+
+static const gp_bit_t p18f25k83_U2ERRIE_bits[]     = {
+  { "TXCIE" , 0 },
+  { "RXFOIE", 1 },
+  { "RXBKIE", 2 },
+  { "FERIE" , 3 },
+  { "CERIE" , 4 },
+  { "ABDOVE", 5 },
+  { "PERIE" , 6 },
+  { "TXMTIE", 7 }
+};
+
+static const gp_bit_t p18f25k83_U2ERRIR_bits[]     = {
+  { "TXCIF" , 0 },
+  { "RXFOIF", 1 },
+  { "RXBKIF", 2 },
+  { "FERIF" , 3 },
+  { "CERIF" , 4 },
+  { "ABDOVF", 5 },
+  { "PERIF" , 6 },
+  { "TXMTIF", 7 }
+};
+
+static const gp_bit_t p18f25k83_U2FIFO_bits[]      = {
+  { "RXBF" , 0 },
+  { "RXBE" , 1 },
+  { "XON"  , 2 },
+  { "RXIDL", 3 },
+  { "TXBF" , 4 },
+  { "TXBE" , 5 },
+  { "STPMD", 6 },
+  { "TXWRE", 7 }
+};
+
+static const gp_bit_t p18f25k83_U2P1H_bits[]       = {
+  { "P1H", 0 }
+};
+
+static const gp_bit_t p18f25k83_U2P2H_bits[]       = {
+  { "P2H", 0 }
+};
+
+static const gp_bit_t p18f25k83_U2P3H_bits[]       = {
+  { "P3H", 0 }
+};
+
+static const gp_bit_t p18f25k83_U2UIR_bits[]       = {
+  { "ABDIE", 2 },
+  { "ABDIF", 6 },
+  { "WUIF" , 7 }
+};
+
 static const gp_bit_t p16f1454_UADDR_bits[]        = {
   { "ADDR0", 0 },
   { "ADDR1", 1 },
@@ -58711,6 +66021,10 @@
   { "VREGPM1", 1 }
 };
 
+static const gp_bit_t p18f25k83_VREGCON_bits[]     = {
+  { "VREGPM", 1 }
+};
+
 static const gp_bit_t p18f65k40_VREGCON_bits[]     = {
   { "VREGPM0", 0 },
   { "VREGPM1", 1 }
@@ -58872,6 +66186,15 @@
   { "WDTPS4", 5 }
 };
 
+static const gp_bit_t p18f25k83_WDTCON0_bits[]     = {
+  { "SWDTEN", 0 },
+  { "WDTPS0", 1 },
+  { "WDTPS1", 2 },
+  { "WDTPS2", 3 },
+  { "WDTPS3", 4 },
+  { "WDTPS4", 5 }
+};
+
 static const gp_bit_t p18f65k40_WDTCON0_bits[]     = {
   { "SWDTEN", 0 },
   { "PS0"   , 1 },
@@ -58908,6 +66231,15 @@
   { "WDTCS2" , 6 }
 };
 
+static const gp_bit_t p18f25k83_WDTCON1_bits[]     = {
+  { "WINDOW0", 0 },
+  { "WINDOW1", 1 },
+  { "WINDOW2", 2 },
+  { "WDTCS0" , 4 },
+  { "WDTCS1" , 5 },
+  { "WDTCS2" , 6 }
+};
+
 static const gp_bit_t p18f65k40_WDTCON1_bits[]     = {
   { "WINDOW0", 0 },
   { "WINDOW1", 1 },
@@ -58972,6 +66304,17 @@
   { "PSCNT15", 7 }
 };
 
+static const gp_bit_t p18f25k83_WDTPSH_bits[]      = {
+  { "PSCNT8" , 0 },
+  { "PSCNT9" , 1 },
+  { "PSCNT10", 2 },
+  { "PSCNT11", 3 },
+  { "PSCNT12", 4 },
+  { "PSCNT13", 5 },
+  { "PSCNT14", 6 },
+  { "PSCNT15", 7 }
+};
+
 static const gp_bit_t p12f1612_WDTPSL_bits[]       = {
   { "PSCNT0", 0 },
   { "PSCNT1", 1 },
@@ -59005,6 +66348,17 @@
   { "PSCNT7", 7 }
 };
 
+static const gp_bit_t p18f25k83_WDTPSL_bits[]      = {
+  { "PSCNT0", 0 },
+  { "PSCNT1", 1 },
+  { "PSCNT2", 2 },
+  { "PSCNT3", 3 },
+  { "PSCNT4", 4 },
+  { "PSCNT5", 5 },
+  { "PSCNT6", 6 },
+  { "PSCNT7", 7 }
+};
+
 static const gp_bit_t p12f1612_WDTTMR_bits[]       = {
   { "PSCNT16", 0 },
   { "PSCNT17", 1 },
@@ -59048,6 +66402,17 @@
   { "WDTTMR4", 7 }
 };
 
+static const gp_bit_t p18f25k83_WDTTMR_bits[]      = {
+  { "PSCNT16", 0 },
+  { "PSCNT17", 1 },
+  { "STATE"  , 2 },
+  { "WDTTMR0", 3 },
+  { "WDTTMR1", 4 },
+  { "WDTTMR2", 5 },
+  { "WDTTMR3", 6 },
+  { "WDTTMR4", 7 }
+};
+
 static const gp_bit_t p18f65k40_WDTU_bits[]        = {
   { "WDT16", 0 },
   { "WDT17", 1 },
@@ -59213,6 +66578,17 @@
   { "WPUA7", 7 }
 };
 
+static const gp_bit_t p18f25k83_WPUA_bits[]        = {
+  { "WPUA0", 0 },
+  { "WPUA1", 1 },
+  { "WPUA2", 2 },
+  { "WPUA3", 3 },
+  { "WPUA4", 4 },
+  { "WPUA5", 5 },
+  { "WPUA6", 6 },
+  { "WPUA7", 7 }
+};
+
 static const gp_bit_t p18f65k40_WPUA_bits[]        = {
   { "WPUA0", 0 },
   { "WPUA1", 1 },
@@ -59351,6 +66727,17 @@
   { "WPUB7", 7 }
 };
 
+static const gp_bit_t p18f25k83_WPUB_bits[]        = {
+  { "WPUB0", 0 },
+  { "WPUB1", 1 },
+  { "WPUB2", 2 },
+  { "WPUB3", 3 },
+  { "WPUB4", 4 },
+  { "WPUB5", 5 },
+  { "WPUB6", 6 },
+  { "WPUB7", 7 }
+};
+
 static const gp_bit_t p18f65j94_WPUB_bits[]        = {
   { "WPUB0", 0 },
   { "WPUB1", 1 },
@@ -59444,6 +66831,17 @@
   { "WPUC7", 7 }
 };
 
+static const gp_bit_t p18f25k83_WPUC_bits[]        = {
+  { "WPUC0", 0 },
+  { "WPUC1", 1 },
+  { "WPUC2", 2 },
+  { "WPUC3", 3 },
+  { "WPUC4", 4 },
+  { "WPUC5", 5 },
+  { "WPUC6", 6 },
+  { "WPUC7", 7 }
+};
+
 static const gp_bit_t p18f65k40_WPUC_bits[]        = {
   { "WPUC0", 0 },
   { "WPUC1", 1 },
@@ -59582,6 +66980,10 @@
   { "WPUE3", 3 }
 };
 
+static const gp_bit_t p18f25k83_WPUE_bits[]        = {
+  { "WPUE3", 3 }
+};
+
 static const gp_bit_t p18f45k40_WPUE_bits[]        = {
   { "WPUE0", 0 },
   { "WPUE1", 1 },
@@ -59734,6 +67136,14 @@
   { "ZCDSEN", 7 }
 };
 
+static const gp_bit_t p18f25k83_ZCDCON_bits[]      = {
+  { "ZCDINTN", 0 },
+  { "ZCDINTP", 1 },
+  { "ZCDPOL" , 4 },
+  { "ZCDOUT" , 5 },
+  { "ZCDSEN" , 7 }
+};
+
 static const gp_bit_t p18f65k40_ZCDCON_bits[]      = {
   { "INTN"  , 0 },
   { "INTP"  , 1 },
@@ -60177,6 +67587,13 @@
   p18f24k40_ADACCH_bits
 };
 
+static const gp_register_t p18f25k83_ADACCH      = {
+  "ADACCH",
+  0x3EE9,
+  8,
+  p18f25k83_ADACCH_bits
+};
+
 static const gp_register_t p16f18854_ADACCL      = {
   "ADACCL",
   0x0090,
@@ -60198,6 +67615,13 @@
   p18f24k40_ADACCL_bits
 };
 
+static const gp_register_t p18f25k83_ADACCL      = {
+  "ADACCL",
+  0x3EE8,
+  8,
+  p18f25k83_ADACCL_bits
+};
+
 static const gp_register_t p16f19195_ADACCU      = {
   "ADACCU",
   0x0098,
@@ -60205,6 +67629,13 @@
   p16f19195_ADACCU_bits
 };
 
+static const gp_register_t p18f25k83_ADACCU      = {
+  "ADACCU",
+  0x3EEA,
+  8,
+  p18f25k83_ADACCU_bits
+};
+
 static const gp_register_t p16f18854_ADACQ       = {
   "ADACQ",
   0x009D,
@@ -60226,6 +67657,13 @@
   p16f19195_ADACQH_bits
 };
 
+static const gp_register_t p18f25k83_ADACQH      = {
+  "ADACQH",
+  0x3EF4,
+  5,
+  p18f25k83_ADACQH_bits
+};
+
 static const gp_register_t p16f19195_ADACQL      = {
   "ADACQL",
   0x010C,
@@ -60233,6 +67671,13 @@
   p16f19195_ADACQL_bits
 };
 
+static const gp_register_t p18f25k83_ADACQL      = {
+  "ADACQL",
+  0x3EF3,
+  8,
+  p18f25k83_ADACQL_bits
+};
+
 static const gp_register_t p16f15324_ADACT       = {
   "ADACT",
   0x009F,
@@ -60268,6 +67713,13 @@
   p18f24k40_ADACT_bits
 };
 
+static const gp_register_t p18f25k83_ADACT       = {
+  "ADACT",
+  0x3EFE,
+  5,
+  p18f25k83_ADACT_bits
+};
+
 static const gp_register_t p16f15324_ADACTPPS    = {
   "ADACTPPS",
   0x1EC3,
@@ -60282,6 +67734,13 @@
   p18f24k40_ADACTPPS_bits
 };
 
+static const gp_register_t p18f25k83_ADACTPPS    = {
+  "ADACTPPS",
+  0x3ADF,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_ADACTPPS    = {
   "ADACTPPS",
   0x0E01,
@@ -60338,6 +67797,13 @@
   p18f24k40_ADCAP_bits
 };
 
+static const gp_register_t p18f25k83_ADCAP       = {
+  "ADCAP",
+  0x3EF5,
+  5,
+  p18f25k83_ADCAP_bits
+};
+
 static const gp_register_t p18f65j94_ADCBUF0H    = {
   "ADCBUF0H",
   0x0FC3,
@@ -60772,6 +68238,13 @@
   p18f24k40_ADCLK_bits
 };
 
+static const gp_register_t p18f25k83_ADCLK       = {
+  "ADCLK",
+  0x3EFF,
+  6,
+  p18f25k83_ADCLK_bits
+};
+
 static const gp_register_t p16f18854_ADCNT       = {
   "ADCNT",
   0x010C,
@@ -60793,6 +68266,13 @@
   p18f24k40_ADCNT_bits
 };
 
+static const gp_register_t p18f25k83_ADCNT       = {
+  "ADCNT",
+  0x3EEB,
+  8,
+  p18f25k83_ADCNT_bits
+};
+
 static const gp_register_t p10f320_ADCON         = {
   "ADCON",
   0x001F,
@@ -61073,6 +68553,13 @@
   p18f24k50_ADCON0_bits
 };
 
+static const gp_register_t p18f25k83_ADCON0      = {
+  "ADCON0",
+  0x3EF8,
+  6,
+  p18f25k83_ADCON0_bits
+};
+
 static const gp_register_t p18f86j72_ADCON0      = {
   "ADCON0",
   0x0FC2,
@@ -61332,6 +68819,13 @@
   p18f25k80_ADCON1_bits
 };
 
+static const gp_register_t p18f25k83_ADCON1      = {
+  "ADCON1",
+  0x3EF9,
+  4,
+  p18f25k83_ADCON1_bits
+};
+
 static const gp_register_t p18f66j90_ADCON1      = {
   "ADCON1",
   0x0FC1,
@@ -61458,6 +68952,13 @@
   p18f24k40_ADCON2_bits
 };
 
+static const gp_register_t p18f25k83_ADCON2      = {
+  "ADCON2",
+  0x3EFA,
+  8,
+  p18f25k83_ADCON2_bits
+};
+
 static const gp_register_t ps500_ADCON2          = {
   "ADCON2",
   0x0FC0,
@@ -61514,6 +69015,13 @@
   p18f24k40_ADCON3_bits
 };
 
+static const gp_register_t p18f25k83_ADCON3      = {
+  "ADCON3",
+  0x3EFB,
+  7,
+  p18f25k83_ADCON3_bits
+};
+
 static const gp_register_t p18f65j94_ADCON3H     = {
   "ADCON3H",
   0x0E8B,
@@ -61549,6 +69057,13 @@
   p18f85j94_ADCON5L_bits
 };
 
+static const gp_register_t p18f25k83_ADCP        = {
+  "ADCP",
+  0x3ED7,
+  2,
+  p18f25k83_ADCP_bits
+};
+
 static const gp_register_t p16f19195_ADCPCON0    = {
   "ADCPCON0",
   0x001F,
@@ -61647,6 +69162,13 @@
   p18f24k40_ADERRH_bits
 };
 
+static const gp_register_t p18f25k83_ADERRH      = {
+  "ADERRH",
+  0x3EE3,
+  8,
+  p18f25k83_ADERRH_bits
+};
+
 static const gp_register_t p16f18854_ADERRL      = {
   "ADERRL",
   0x0116,
@@ -61668,6 +69190,13 @@
   p18f24k40_ADERRL_bits
 };
 
+static const gp_register_t p18f25k83_ADERRL      = {
+  "ADERRL",
+  0x3EE2,
+  8,
+  p18f25k83_ADERRL_bits
+};
+
 static const gp_register_t p16f18854_ADFLTRH     = {
   "ADFLTRH",
   0x0115,
@@ -61689,6 +69218,13 @@
   p18f24k40_ADFLTRH_bits
 };
 
+static const gp_register_t p18f25k83_ADFLTRH     = {
+  "ADFLTRH",
+  0x3EE7,
+  8,
+  p18f25k83_ADFLTRH_bits
+};
+
 static const gp_register_t p16f18854_ADFLTRL     = {
   "ADFLTRL",
   0x0114,
@@ -61710,6 +69246,13 @@
   p18f24k40_ADFLTRL_bits
 };
 
+static const gp_register_t p18f25k83_ADFLTRL     = {
+  "ADFLTRL",
+  0x3EE6,
+  8,
+  p18f25k83_ADFLTRL_bits
+};
+
 static const gp_register_t p16f18854_ADLTHH      = {
   "ADLTHH",
   0x010F,
@@ -61731,6 +69274,13 @@
   p18f24k40_ADLTHH_bits
 };
 
+static const gp_register_t p18f25k83_ADLTHH      = {
+  "ADLTHH",
+  0x3EDF,
+  8,
+  p18f25k83_ADLTHH_bits
+};
+
 static const gp_register_t p16f18854_ADLTHL      = {
   "ADLTHL",
   0x010E,
@@ -61752,6 +69302,13 @@
   p18f24k40_ADLTHL_bits
 };
 
+static const gp_register_t p18f25k83_ADLTHL      = {
+  "ADLTHL",
+  0x3EDE,
+  8,
+  p18f25k83_ADLTHL_bits
+};
+
 static const gp_register_t p16f18854_ADPCH       = {
   "ADPCH",
   0x009E,
@@ -61773,6 +69330,13 @@
   p18f24k40_ADPCH_bits
 };
 
+static const gp_register_t p18f25k83_ADPCH       = {
+  "ADPCH",
+  0x3EF1,
+  6,
+  p18f25k83_ADPCH_bits
+};
+
 static const gp_register_t p16f18854_ADPRE       = {
   "ADPRE",
   0x009C,
@@ -61794,6 +69358,13 @@
   p16f19195_ADPREH_bits
 };
 
+static const gp_register_t p18f25k83_ADPREH      = {
+  "ADPREH",
+  0x3EF7,
+  5,
+  p18f25k83_ADPREH_bits
+};
+
 static const gp_register_t p16f19195_ADPREL      = {
   "ADPREL",
   0x010F,
@@ -61801,6 +69372,13 @@
   p16f19195_ADPREL_bits
 };
 
+static const gp_register_t p18f25k83_ADPREL      = {
+  "ADPREL",
+  0x3EF6,
+  8,
+  p18f25k83_ADPREL_bits
+};
+
 static const gp_register_t p16f18854_ADPREVH     = {
   "ADPREVH",
   0x008F,
@@ -61822,6 +69400,13 @@
   p18f24k40_ADPREVH_bits
 };
 
+static const gp_register_t p18f25k83_ADPREVH     = {
+  "ADPREVH",
+  0x3EEE,
+  8,
+  p18f25k83_ADPREVH_bits
+};
+
 static const gp_register_t p16f18854_ADPREVL     = {
   "ADPREVL",
   0x008E,
@@ -61843,6 +69428,13 @@
   p18f24k40_ADPREVL_bits
 };
 
+static const gp_register_t p18f25k83_ADPREVL     = {
+  "ADPREVL",
+  0x3EED,
+  8,
+  p18f25k83_ADPREVL_bits
+};
+
 static const gp_register_t p16f18854_ADREF       = {
   "ADREF",
   0x009A,
@@ -61864,6 +69456,13 @@
   p18f24k40_ADREF_bits
 };
 
+static const gp_register_t p18f25k83_ADREF       = {
+  "ADREF",
+  0x3EFD,
+  3,
+  p18f25k83_ADREF_bits
+};
+
 static const gp_register_t p10f220_ADRES         = {
   "ADRES",
   0x0008,
@@ -61983,6 +69582,13 @@
   p18f24k40_ADRESH_bits
 };
 
+static const gp_register_t p18f25k83_ADRESH      = {
+  "ADRESH",
+  0x3EF0,
+  8,
+  p18f25k83_ADRESH_bits
+};
+
 static const gp_register_t p12f1501_ADRESL       = {
   "ADRESL",
   0x009B,
@@ -62053,6 +69659,13 @@
   p18f24k40_ADRESL_bits
 };
 
+static const gp_register_t p18f25k83_ADRESL      = {
+  "ADRESL",
+  0x3EEF,
+  8,
+  p18f25k83_ADRESL_bits
+};
+
 static const gp_register_t p16f18854_ADRPT       = {
   "ADRPT",
   0x010D,
@@ -62074,6 +69687,13 @@
   p18f24k40_ADRPT_bits
 };
 
+static const gp_register_t p18f25k83_ADRPT       = {
+  "ADRPT",
+  0x3EEC,
+  8,
+  p18f25k83_ADRPT_bits
+};
+
 static const gp_register_t p16f18854_ADSTAT      = {
   "ADSTAT",
   0x0097,
@@ -62102,6 +69722,13 @@
   p18f24k40_ADSTAT_bits
 };
 
+static const gp_register_t p18f25k83_ADSTAT      = {
+  "ADSTAT",
+  0x3EFC,
+  7,
+  p18f25k83_ADSTAT_bits
+};
+
 static const gp_register_t p16f18854_ADSTPTH     = {
   "ADSTPTH",
   0x0113,
@@ -62123,6 +69750,13 @@
   p18f24k40_ADSTPTH_bits
 };
 
+static const gp_register_t p18f25k83_ADSTPTH     = {
+  "ADSTPTH",
+  0x3EE5,
+  8,
+  p18f25k83_ADSTPTH_bits
+};
+
 static const gp_register_t p16f18854_ADSTPTL     = {
   "ADSTPTL",
   0x0112,
@@ -62144,6 +69778,13 @@
   p18f24k40_ADSTPTL_bits
 };
 
+static const gp_register_t p18f25k83_ADSTPTL     = {
+  "ADSTPTL",
+  0x3EE4,
+  8,
+  p18f25k83_ADSTPTL_bits
+};
+
 static const gp_register_t p16f18854_ADUTHH      = {
   "ADUTHH",
   0x0111,
@@ -62165,6 +69806,13 @@
   p18f24k40_ADUTHH_bits
 };
 
+static const gp_register_t p18f25k83_ADUTHH      = {
+  "ADUTHH",
+  0x3EE1,
+  8,
+  p18f25k83_ADUTHH_bits
+};
+
 static const gp_register_t p16f18854_ADUTHL      = {
   "ADUTHL",
   0x0110,
@@ -62186,6 +69834,13 @@
   p18f24k40_ADUTHL_bits
 };
 
+static const gp_register_t p18f25k83_ADUTHL      = {
+  "ADUTHL",
+  0x3EE0,
+  8,
+  p18f25k83_ADUTHL_bits
+};
+
 static const gp_register_t p18f24j11_ALRMCFG     = {
   "ALRMCFG",
   0x0F91,
@@ -62753,6 +70408,13 @@
   p18f24k50_ANSELA_bits
 };
 
+static const gp_register_t p18f25k83_ANSELA      = {
+  "ANSELA",
+  0x3A40,
+  8,
+  p18f25k83_ANSELA_bits
+};
+
 static const gp_register_t p18f65k40_ANSELA      = {
   "ANSELA",
   0x0E92,
@@ -62865,6 +70527,13 @@
   p18f24k50_ANSELB_bits
 };
 
+static const gp_register_t p18f25k83_ANSELB      = {
+  "ANSELB",
+  0x3A50,
+  8,
+  p18f25k83_ANSELB_bits
+};
+
 static const gp_register_t p18f65k40_ANSELB      = {
   "ANSELB",
   0x0E9A,
@@ -62970,6 +70639,13 @@
   p18f24k50_ANSELC_bits
 };
 
+static const gp_register_t p18f25k83_ANSELC      = {
+  "ANSELC",
+  0x3A60,
+  8,
+  p18f25k83_ANSELC_bits
+};
+
 static const gp_register_t p16f1517_ANSELD       = {
   "ANSELD",
   0x018F,
@@ -63719,6 +71395,13 @@
   p18f25k80_B0CON_bits
 };
 
+static const gp_register_t p18f25k83_B0CON       = {
+  "B0CON",
+  0x3740,
+  8,
+  p18f25k83_B0CON_bits
+};
+
 static const gp_register_t p18f2480_B0D0         = {
   "B0D0",
   0x0E26,
@@ -63733,6 +71416,13 @@
   p18f25k80_B0D0_bits
 };
 
+static const gp_register_t p18f25k83_B0D0        = {
+  "B0D0",
+  0x3746,
+  8,
+  p18f25k83_B0D0_bits
+};
+
 static const gp_register_t p18f2480_B0D1         = {
   "B0D1",
   0x0E27,
@@ -63747,6 +71437,13 @@
   p18f25k80_B0D1_bits
 };
 
+static const gp_register_t p18f25k83_B0D1        = {
+  "B0D1",
+  0x3747,
+  8,
+  p18f25k83_B0D1_bits
+};
+
 static const gp_register_t p18f2480_B0D2         = {
   "B0D2",
   0x0E28,
@@ -63761,6 +71458,13 @@
   p18f25k80_B0D2_bits
 };
 
+static const gp_register_t p18f25k83_B0D2        = {
+  "B0D2",
+  0x3748,
+  8,
+  p18f25k83_B0D2_bits
+};
+
 static const gp_register_t p18f2480_B0D3         = {
   "B0D3",
   0x0E29,
@@ -63775,6 +71479,13 @@
   p18f25k80_B0D3_bits
 };
 
+static const gp_register_t p18f25k83_B0D3        = {
+  "B0D3",
+  0x3749,
+  8,
+  p18f25k83_B0D3_bits
+};
+
 static const gp_register_t p18f2480_B0D4         = {
   "B0D4",
   0x0E2A,
@@ -63789,6 +71500,13 @@
   p18f25k80_B0D4_bits
 };
 
+static const gp_register_t p18f25k83_B0D4        = {
+  "B0D4",
+  0x374A,
+  8,
+  p18f25k83_B0D4_bits
+};
+
 static const gp_register_t p18f2480_B0D5         = {
   "B0D5",
   0x0E2B,
@@ -63803,6 +71521,13 @@
   p18f25k80_B0D5_bits
 };
 
+static const gp_register_t p18f25k83_B0D5        = {
+  "B0D5",
+  0x374B,
+  8,
+  p18f25k83_B0D5_bits
+};
+
 static const gp_register_t p18f2480_B0D6         = {
   "B0D6",
   0x0E2C,
@@ -63817,6 +71542,13 @@
   p18f25k80_B0D6_bits
 };
 
+static const gp_register_t p18f25k83_B0D6        = {
+  "B0D6",
+  0x374C,
+  8,
+  p18f25k83_B0D6_bits
+};
+
 static const gp_register_t p18f2480_B0D7         = {
   "B0D7",
   0x0E2D,
@@ -63831,6 +71563,13 @@
   p18f25k80_B0D7_bits
 };
 
+static const gp_register_t p18f25k83_B0D7        = {
+  "B0D7",
+  0x374D,
+  8,
+  p18f25k83_B0D7_bits
+};
+
 static const gp_register_t p18f2480_B0DLC        = {
   "B0DLC",
   0x0E25,
@@ -63845,6 +71584,13 @@
   p18f25k80_B0DLC_bits
 };
 
+static const gp_register_t p18f25k83_B0DLC       = {
+  "B0DLC",
+  0x3745,
+  7,
+  p18f25k83_B0DLC_bits
+};
+
 static const gp_register_t p18f6585_B0DLC        = {
   "B0DLC",
   0x0E25,
@@ -63866,6 +71612,13 @@
   p18f25k80_B0EIDH_bits
 };
 
+static const gp_register_t p18f25k83_B0EIDH      = {
+  "B0EIDH",
+  0x3743,
+  8,
+  p18f25k83_B0EIDH_bits
+};
+
 static const gp_register_t p18f2480_B0EIDL       = {
   "B0EIDL",
   0x0E24,
@@ -63880,6 +71633,13 @@
   p18f25k80_B0EIDL_bits
 };
 
+static const gp_register_t p18f25k83_B0EIDL      = {
+  "B0EIDL",
+  0x3744,
+  8,
+  p18f25k83_B0EIDL_bits
+};
+
 static const gp_register_t p18f2480_B0SIDH       = {
   "B0SIDH",
   0x0E21,
@@ -63894,6 +71654,13 @@
   p18f25k80_B0SIDH_bits
 };
 
+static const gp_register_t p18f25k83_B0SIDH      = {
+  "B0SIDH",
+  0x3741,
+  8,
+  p18f25k83_B0SIDH_bits
+};
+
 static const gp_register_t p18f2480_B0SIDL       = {
   "B0SIDL",
   0x0E22,
@@ -63908,6 +71675,13 @@
   p18f25k80_B0SIDL_bits
 };
 
+static const gp_register_t p18f25k83_B0SIDL      = {
+  "B0SIDL",
+  0x3742,
+  7,
+  p18f25k83_B0SIDL_bits
+};
+
 static const gp_register_t p18f2480_B1CON        = {
   "B1CON",
   0x0E30,
@@ -63922,6 +71696,13 @@
   p18f25k80_B1CON_bits
 };
 
+static const gp_register_t p18f25k83_B1CON       = {
+  "B1CON",
+  0x3750,
+  8,
+  p18f25k83_B1CON_bits
+};
+
 static const gp_register_t p18f2480_B1D0         = {
   "B1D0",
   0x0E36,
@@ -63936,6 +71717,13 @@
   p18f25k80_B1D0_bits
 };
 
+static const gp_register_t p18f25k83_B1D0        = {
+  "B1D0",
+  0x3756,
+  8,
+  p18f25k83_B1D0_bits
+};
+
 static const gp_register_t p18f2480_B1D1         = {
   "B1D1",
   0x0E37,
@@ -63950,6 +71738,13 @@
   p18f25k80_B1D1_bits
 };
 
+static const gp_register_t p18f25k83_B1D1        = {
+  "B1D1",
+  0x3757,
+  8,
+  p18f25k83_B1D1_bits
+};
+
 static const gp_register_t p18f2480_B1D2         = {
   "B1D2",
   0x0E38,
@@ -63964,6 +71759,13 @@
   p18f25k80_B1D2_bits
 };
 
+static const gp_register_t p18f25k83_B1D2        = {
+  "B1D2",
+  0x3758,
+  8,
+  p18f25k83_B1D2_bits
+};
+
 static const gp_register_t p18f2480_B1D3         = {
   "B1D3",
   0x0E39,
@@ -63978,6 +71780,13 @@
   p18f25k80_B1D3_bits
 };
 
+static const gp_register_t p18f25k83_B1D3        = {
+  "B1D3",
+  0x3759,
+  8,
+  p18f25k83_B1D3_bits
+};
+
 static const gp_register_t p18f2480_B1D4         = {
   "B1D4",
   0x0E3A,
@@ -63992,6 +71801,13 @@
   p18f25k80_B1D4_bits
 };
 
+static const gp_register_t p18f25k83_B1D4        = {
+  "B1D4",
+  0x375A,
+  8,
+  p18f25k83_B1D4_bits
+};
+
 static const gp_register_t p18f2480_B1D5         = {
   "B1D5",
   0x0E3B,
@@ -64006,6 +71822,13 @@
   p18f25k80_B1D5_bits
 };
 
+static const gp_register_t p18f25k83_B1D5        = {
+  "B1D5",
+  0x375B,
+  8,
+  p18f25k83_B1D5_bits
+};
+
 static const gp_register_t p18f2480_B1D6         = {
   "B1D6",
   0x0E3C,
@@ -64020,6 +71843,13 @@
   p18f25k80_B1D6_bits
 };
 
+static const gp_register_t p18f25k83_B1D6        = {
+  "B1D6",
+  0x375C,
+  8,
+  p18f25k83_B1D6_bits
+};
+
 static const gp_register_t p18f2480_B1D7         = {
   "B1D7",
   0x0E3D,
@@ -64034,6 +71864,13 @@
   p18f25k80_B1D7_bits
 };
 
+static const gp_register_t p18f25k83_B1D7        = {
+  "B1D7",
+  0x375D,
+  8,
+  p18f25k83_B1D7_bits
+};
+
 static const gp_register_t p18f2480_B1DLC        = {
   "B1DLC",
   0x0E35,
@@ -64048,6 +71885,13 @@
   p18f25k80_B1DLC_bits
 };
 
+static const gp_register_t p18f25k83_B1DLC       = {
+  "B1DLC",
+  0x3755,
+  7,
+  p18f25k83_B1DLC_bits
+};
+
 static const gp_register_t p18f6585_B1DLC        = {
   "B1DLC",
   0x0E35,
@@ -64069,6 +71913,13 @@
   p18f25k80_B1EIDH_bits
 };
 
+static const gp_register_t p18f25k83_B1EIDH      = {
+  "B1EIDH",
+  0x3753,
+  8,
+  p18f25k83_B1EIDH_bits
+};
+
 static const gp_register_t p18f2480_B1EIDL       = {
   "B1EIDL",
   0x0E34,
@@ -64083,6 +71934,13 @@
   p18f25k80_B1EIDL_bits
 };
 
+static const gp_register_t p18f25k83_B1EIDL      = {
+  "B1EIDL",
+  0x3754,
+  8,
+  p18f25k83_B1EIDL_bits
+};
+
 static const gp_register_t p18f2480_B1SIDH       = {
   "B1SIDH",
   0x0E31,
@@ -64097,6 +71955,13 @@
   p18f25k80_B1SIDH_bits
 };
 
+static const gp_register_t p18f25k83_B1SIDH      = {
+  "B1SIDH",
+  0x3751,
+  8,
+  p18f25k83_B1SIDH_bits
+};
+
 static const gp_register_t p18f2480_B1SIDL       = {
   "B1SIDL",
   0x0E32,
@@ -64111,6 +71976,13 @@
   p18f25k80_B1SIDL_bits
 };
 
+static const gp_register_t p18f25k83_B1SIDL      = {
+  "B1SIDL",
+  0x3752,
+  7,
+  p18f25k83_B1SIDL_bits
+};
+
 static const gp_register_t p18f2480_B2CON        = {
   "B2CON",
   0x0E40,
@@ -64125,6 +71997,13 @@
   p18f25k80_B2CON_bits
 };
 
+static const gp_register_t p18f25k83_B2CON       = {
+  "B2CON",
+  0x3760,
+  8,
+  p18f25k83_B2CON_bits
+};
+
 static const gp_register_t p18f2480_B2D0         = {
   "B2D0",
   0x0E46,
@@ -64139,6 +72018,13 @@
   p18f25k80_B2D0_bits
 };
 
+static const gp_register_t p18f25k83_B2D0        = {
+  "B2D0",
+  0x3766,
+  8,
+  p18f25k83_B2D0_bits
+};
+
 static const gp_register_t p18f2480_B2D1         = {
   "B2D1",
   0x0E47,
@@ -64153,6 +72039,13 @@
   p18f25k80_B2D1_bits
 };
 
+static const gp_register_t p18f25k83_B2D1        = {
+  "B2D1",
+  0x3767,
+  8,
+  p18f25k83_B2D1_bits
+};
+
 static const gp_register_t p18f2480_B2D2         = {
   "B2D2",
   0x0E48,
@@ -64167,6 +72060,13 @@
   p18f25k80_B2D2_bits
 };
 
+static const gp_register_t p18f25k83_B2D2        = {
+  "B2D2",
+  0x3768,
+  8,
+  p18f25k83_B2D2_bits
+};
+
 static const gp_register_t p18f2480_B2D3         = {
   "B2D3",
   0x0E49,
@@ -64181,6 +72081,13 @@
   p18f25k80_B2D3_bits
 };
 
+static const gp_register_t p18f25k83_B2D3        = {
+  "B2D3",
+  0x3769,
+  8,
+  p18f25k83_B2D3_bits
+};
+
 static const gp_register_t p18f2480_B2D4         = {
   "B2D4",
   0x0E4A,
@@ -64195,6 +72102,13 @@
   p18f25k80_B2D4_bits
 };
 
+static const gp_register_t p18f25k83_B2D4        = {
+  "B2D4",
+  0x376A,
+  8,
+  p18f25k83_B2D4_bits
+};
+
 static const gp_register_t p18f2480_B2D5         = {
   "B2D5",
   0x0E4B,
@@ -64209,6 +72123,13 @@
   p18f25k80_B2D5_bits
 };
 
+static const gp_register_t p18f25k83_B2D5        = {
+  "B2D5",
+  0x376B,
+  8,
+  p18f25k83_B2D5_bits
+};
+
 static const gp_register_t p18f2480_B2D6         = {
   "B2D6",
   0x0E4C,
@@ -64223,6 +72144,13 @@
   p18f25k80_B2D6_bits
 };
 
+static const gp_register_t p18f25k83_B2D6        = {
+  "B2D6",
+  0x376C,
+  8,
+  p18f25k83_B2D6_bits
+};
+
 static const gp_register_t p18f2480_B2D7         = {
   "B2D7",
   0x0E4D,
@@ -64237,6 +72165,13 @@
   p18f25k80_B2D7_bits
 };
 
+static const gp_register_t p18f25k83_B2D7        = {
+  "B2D7",
+  0x376D,
+  8,
+  p18f25k83_B2D7_bits
+};
+
 static const gp_register_t p18f2480_B2DLC        = {
   "B2DLC",
   0x0E45,
@@ -64251,6 +72186,13 @@
   p18f25k80_B2DLC_bits
 };
 
+static const gp_register_t p18f25k83_B2DLC       = {
+  "B2DLC",
+  0x3765,
+  7,
+  p18f25k83_B2DLC_bits
+};
+
 static const gp_register_t p18f6585_B2DLC        = {
   "B2DLC",
   0x0E45,
@@ -64272,6 +72214,13 @@
   p18f25k80_B2EIDH_bits
 };
 
+static const gp_register_t p18f25k83_B2EIDH      = {
+  "B2EIDH",
+  0x3763,
+  8,
+  p18f25k83_B2EIDH_bits
+};
+
 static const gp_register_t p18f2480_B2EIDL       = {
   "B2EIDL",
   0x0E44,
@@ -64286,6 +72235,13 @@
   p18f25k80_B2EIDL_bits
 };
 
+static const gp_register_t p18f25k83_B2EIDL      = {
+  "B2EIDL",
+  0x3764,
+  8,
+  p18f25k83_B2EIDL_bits
+};
+
 static const gp_register_t p18f2480_B2SIDH       = {
   "B2SIDH",
   0x0E41,
@@ -64300,6 +72256,13 @@
   p18f25k80_B2SIDH_bits
 };
 
+static const gp_register_t p18f25k83_B2SIDH      = {
+  "B2SIDH",
+  0x3761,
+  8,
+  p18f25k83_B2SIDH_bits
+};
+
 static const gp_register_t p18f2480_B2SIDL       = {
   "B2SIDL",
   0x0E42,
@@ -64314,6 +72277,13 @@
   p18f25k80_B2SIDL_bits
 };
 
+static const gp_register_t p18f25k83_B2SIDL      = {
+  "B2SIDL",
+  0x3762,
+  7,
+  p18f25k83_B2SIDL_bits
+};
+
 static const gp_register_t p18f2480_B3CON        = {
   "B3CON",
   0x0E50,
@@ -64328,6 +72298,13 @@
   p18f25k80_B3CON_bits
 };
 
+static const gp_register_t p18f25k83_B3CON       = {
+  "B3CON",
+  0x3770,
+  8,
+  p18f25k83_B3CON_bits
+};
+
 static const gp_register_t p18f2480_B3D0         = {
   "B3D0",
   0x0E56,
@@ -64342,6 +72319,13 @@
   p18f25k80_B3D0_bits
 };
 
+static const gp_register_t p18f25k83_B3D0        = {
+  "B3D0",
+  0x3776,
+  8,
+  p18f25k83_B3D0_bits
+};
+
 static const gp_register_t p18f2480_B3D1         = {
   "B3D1",
   0x0E57,
@@ -64356,6 +72340,13 @@
   p18f25k80_B3D1_bits
 };
 
+static const gp_register_t p18f25k83_B3D1        = {
+  "B3D1",
+  0x3777,
+  8,
+  p18f25k83_B3D1_bits
+};
+
 static const gp_register_t p18f2480_B3D2         = {
   "B3D2",
   0x0E58,
@@ -64370,6 +72361,13 @@
   p18f25k80_B3D2_bits
 };
 
+static const gp_register_t p18f25k83_B3D2        = {
+  "B3D2",
+  0x3778,
+  8,
+  p18f25k83_B3D2_bits
+};
+
 static const gp_register_t p18f2480_B3D3         = {
   "B3D3",
   0x0E59,
@@ -64384,6 +72382,13 @@
   p18f25k80_B3D3_bits
 };
 
+static const gp_register_t p18f25k83_B3D3        = {
+  "B3D3",
+  0x3779,
+  8,
+  p18f25k83_B3D3_bits
+};
+
 static const gp_register_t p18f2480_B3D4         = {
   "B3D4",
   0x0E5A,
@@ -64398,6 +72403,13 @@
   p18f25k80_B3D4_bits
 };
 
+static const gp_register_t p18f25k83_B3D4        = {
+  "B3D4",
+  0x377A,
+  8,
+  p18f25k83_B3D4_bits
+};
+
 static const gp_register_t p18f2480_B3D5         = {
   "B3D5",
   0x0E5B,
@@ -64412,6 +72424,13 @@
   p18f25k80_B3D5_bits
 };
 
+static const gp_register_t p18f25k83_B3D5        = {
+  "B3D5",
+  0x377B,
+  8,
+  p18f25k83_B3D5_bits
+};
+
 static const gp_register_t p18f2480_B3D6         = {
   "B3D6",
   0x0E5C,
@@ -64426,6 +72445,13 @@
   p18f25k80_B3D6_bits
 };
 
+static const gp_register_t p18f25k83_B3D6        = {
+  "B3D6",
+  0x377C,
+  8,
+  p18f25k83_B3D6_bits
+};
+
 static const gp_register_t p18f2480_B3D7         = {
   "B3D7",
   0x0E5D,
@@ -64440,6 +72466,13 @@
   p18f25k80_B3D7_bits
 };
 
+static const gp_register_t p18f25k83_B3D7        = {
+  "B3D7",
+  0x377D,
+  8,
+  p18f25k83_B3D7_bits
+};
+
 static const gp_register_t p18f2480_B3DLC        = {
   "B3DLC",
   0x0E55,
@@ -64454,6 +72487,13 @@
   p18f25k80_B3DLC_bits
 };
 
+static const gp_register_t p18f25k83_B3DLC       = {
+  "B3DLC",
+  0x3775,
+  7,
+  p18f25k83_B3DLC_bits
+};
+
 static const gp_register_t p18f6585_B3DLC        = {
   "B3DLC",
   0x0E55,
@@ -64475,6 +72515,13 @@
   p18f25k80_B3EIDH_bits
 };
 
+static const gp_register_t p18f25k83_B3EIDH      = {
+  "B3EIDH",
+  0x3773,
+  8,
+  p18f25k83_B3EIDH_bits
+};
+
 static const gp_register_t p18f2480_B3EIDL       = {
   "B3EIDL",
   0x0E54,
@@ -64489,6 +72536,13 @@
   p18f25k80_B3EIDL_bits
 };
 
+static const gp_register_t p18f25k83_B3EIDL      = {
+  "B3EIDL",
+  0x3774,
+  8,
+  p18f25k83_B3EIDL_bits
+};
+
 static const gp_register_t p18f2480_B3SIDH       = {
   "B3SIDH",
   0x0E51,
@@ -64503,6 +72557,13 @@
   p18f25k80_B3SIDH_bits
 };
 
+static const gp_register_t p18f25k83_B3SIDH      = {
+  "B3SIDH",
+  0x3771,
+  8,
+  p18f25k83_B3SIDH_bits
+};
+
 static const gp_register_t p18f2480_B3SIDL       = {
   "B3SIDL",
   0x0E52,
@@ -64517,6 +72578,13 @@
   p18f25k80_B3SIDL_bits
 };
 
+static const gp_register_t p18f25k83_B3SIDL      = {
+  "B3SIDL",
+  0x3772,
+  7,
+  p18f25k83_B3SIDL_bits
+};
+
 static const gp_register_t p18f2480_B4CON        = {
   "B4CON",
   0x0E60,
@@ -64531,6 +72599,13 @@
   p18f25k80_B4CON_bits
 };
 
+static const gp_register_t p18f25k83_B4CON       = {
+  "B4CON",
+  0x3780,
+  8,
+  p18f25k83_B4CON_bits
+};
+
 static const gp_register_t p18f2480_B4D0         = {
   "B4D0",
   0x0E66,
@@ -64545,6 +72620,13 @@
   p18f25k80_B4D0_bits
 };
 
+static const gp_register_t p18f25k83_B4D0        = {
+  "B4D0",
+  0x3786,
+  8,
+  p18f25k83_B4D0_bits
+};
+
 static const gp_register_t p18f2480_B4D1         = {
   "B4D1",
   0x0E67,
@@ -64559,6 +72641,13 @@
   p18f25k80_B4D1_bits
 };
 
+static const gp_register_t p18f25k83_B4D1        = {
+  "B4D1",
+  0x3787,
+  8,
+  p18f25k83_B4D1_bits
+};
+
 static const gp_register_t p18f2480_B4D2         = {
   "B4D2",
   0x0E68,
@@ -64573,6 +72662,13 @@
   p18f25k80_B4D2_bits
 };
 
+static const gp_register_t p18f25k83_B4D2        = {
+  "B4D2",
+  0x3788,
+  8,
+  p18f25k83_B4D2_bits
+};
+
 static const gp_register_t p18f2480_B4D3         = {
   "B4D3",
   0x0E69,
@@ -64587,6 +72683,13 @@
   p18f25k80_B4D3_bits
 };
 
+static const gp_register_t p18f25k83_B4D3        = {
+  "B4D3",
+  0x3789,
+  8,
+  p18f25k83_B4D3_bits
+};
+
 static const gp_register_t p18f2480_B4D4         = {
   "B4D4",
   0x0E6A,
@@ -64601,6 +72704,13 @@
   p18f25k80_B4D4_bits
 };
 
+static const gp_register_t p18f25k83_B4D4        = {
+  "B4D4",
+  0x378A,
+  8,
+  p18f25k83_B4D4_bits
+};
+
 static const gp_register_t p18f2480_B4D5         = {
   "B4D5",
   0x0E6B,
@@ -64615,6 +72725,13 @@
   p18f25k80_B4D5_bits
 };
 
+static const gp_register_t p18f25k83_B4D5        = {
+  "B4D5",
+  0x378B,
+  8,
+  p18f25k83_B4D5_bits
+};
+
 static const gp_register_t p18f2480_B4D6         = {
   "B4D6",
   0x0E6C,
@@ -64629,6 +72746,13 @@
   p18f25k80_B4D6_bits
 };
 
+static const gp_register_t p18f25k83_B4D6        = {
+  "B4D6",
+  0x378C,
+  8,
+  p18f25k83_B4D6_bits
+};
+
 static const gp_register_t p18f2480_B4D7         = {
   "B4D7",
   0x0E6D,
@@ -64643,6 +72767,13 @@
   p18f25k80_B4D7_bits
 };
 
+static const gp_register_t p18f25k83_B4D7        = {
+  "B4D7",
+  0x378D,
+  8,
+  p18f25k83_B4D7_bits
+};
+
 static const gp_register_t p18f2480_B4DLC        = {
   "B4DLC",
   0x0E65,
@@ -64657,6 +72788,13 @@
   p18f25k80_B4DLC_bits
 };
 
+static const gp_register_t p18f25k83_B4DLC       = {
+  "B4DLC",
+  0x3785,
+  7,
+  p18f25k83_B4DLC_bits
+};
+
 static const gp_register_t p18f6585_B4DLC        = {
   "B4DLC",
   0x0E65,
@@ -64678,6 +72816,13 @@
   p18f25k80_B4EIDH_bits
 };
 
+static const gp_register_t p18f25k83_B4EIDH      = {
+  "B4EIDH",
+  0x3783,
+  8,
+  p18f25k83_B4EIDH_bits
+};
+
 static const gp_register_t p18f2480_B4EIDL       = {
   "B4EIDL",
   0x0E64,
@@ -64692,6 +72837,13 @@
   p18f25k80_B4EIDL_bits
 };
 
+static const gp_register_t p18f25k83_B4EIDL      = {
+  "B4EIDL",
+  0x3784,
+  8,
+  p18f25k83_B4EIDL_bits
+};
+
 static const gp_register_t p18f2480_B4SIDH       = {
   "B4SIDH",
   0x0E61,
@@ -64706,6 +72858,13 @@
   p18f25k80_B4SIDH_bits
 };
 
+static const gp_register_t p18f25k83_B4SIDH      = {
+  "B4SIDH",
+  0x3781,
+  8,
+  p18f25k83_B4SIDH_bits
+};
+
 static const gp_register_t p18f2480_B4SIDL       = {
   "B4SIDL",
   0x0E62,
@@ -64720,6 +72879,13 @@
   p18f25k80_B4SIDL_bits
 };
 
+static const gp_register_t p18f25k83_B4SIDL      = {
+  "B4SIDL",
+  0x3782,
+  7,
+  p18f25k83_B4SIDL_bits
+};
+
 static const gp_register_t p18f2480_B5CON        = {
   "B5CON",
   0x0E70,
@@ -64734,6 +72900,13 @@
   p18f25k80_B5CON_bits
 };
 
+static const gp_register_t p18f25k83_B5CON       = {
+  "B5CON",
+  0x3790,
+  8,
+  p18f25k83_B5CON_bits
+};
+
 static const gp_register_t p18f2480_B5D0         = {
   "B5D0",
   0x0E76,
@@ -64748,6 +72921,13 @@
   p18f25k80_B5D0_bits
 };
 
+static const gp_register_t p18f25k83_B5D0        = {
+  "B5D0",
+  0x3796,
+  8,
+  p18f25k83_B5D0_bits
+};
+
 static const gp_register_t p18f2480_B5D1         = {
   "B5D1",
   0x0E77,
@@ -64762,6 +72942,13 @@
   p18f25k80_B5D1_bits
 };
 
+static const gp_register_t p18f25k83_B5D1        = {
+  "B5D1",
+  0x3797,
+  8,
+  p18f25k83_B5D1_bits
+};
+
 static const gp_register_t p18f2480_B5D2         = {
   "B5D2",
   0x0E78,
@@ -64776,6 +72963,13 @@
   p18f25k80_B5D2_bits
 };
 
+static const gp_register_t p18f25k83_B5D2        = {
+  "B5D2",
+  0x3798,
+  8,
+  p18f25k83_B5D2_bits
+};
+
 static const gp_register_t p18f2480_B5D3         = {
   "B5D3",
   0x0E79,
@@ -64790,6 +72984,13 @@
   p18f25k80_B5D3_bits
 };
 
+static const gp_register_t p18f25k83_B5D3        = {
+  "B5D3",
+  0x3799,
+  8,
+  p18f25k83_B5D3_bits
+};
+
 static const gp_register_t p18f2480_B5D4         = {
   "B5D4",
   0x0E7A,
@@ -64804,6 +73005,13 @@
   p18f25k80_B5D4_bits
 };
 
+static const gp_register_t p18f25k83_B5D4        = {
+  "B5D4",
+  0x379A,
+  8,
+  p18f25k83_B5D4_bits
+};
+
 static const gp_register_t p18f2480_B5D5         = {
   "B5D5",
   0x0E7B,
@@ -64818,6 +73026,13 @@
   p18f25k80_B5D5_bits
 };
 
+static const gp_register_t p18f25k83_B5D5        = {
+  "B5D5",
+  0x379B,
+  8,
+  p18f25k83_B5D5_bits
+};
+
 static const gp_register_t p18f2480_B5D6         = {
   "B5D6",
   0x0E7C,
@@ -64832,6 +73047,13 @@
   p18f25k80_B5D6_bits
 };
 
+static const gp_register_t p18f25k83_B5D6        = {
+  "B5D6",
+  0x379C,
+  8,
+  p18f25k83_B5D6_bits
+};
+
 static const gp_register_t p18f2480_B5D7         = {
   "B5D7",
   0x0E7D,
@@ -64846,6 +73068,13 @@
   p18f25k80_B5D7_bits
 };
 
+static const gp_register_t p18f25k83_B5D7        = {
+  "B5D7",
+  0x379D,
+  8,
+  p18f25k83_B5D7_bits
+};
+
 static const gp_register_t p18f2480_B5DLC        = {
   "B5DLC",
   0x0E75,
@@ -64860,6 +73089,13 @@
   p18f25k80_B5DLC_bits
 };
 
+static const gp_register_t p18f25k83_B5DLC       = {
+  "B5DLC",
+  0x3795,
+  7,
+  p18f25k83_B5DLC_bits
+};
+
 static const gp_register_t p18f2480_B5EIDH       = {
   "B5EIDH",
   0x0E73,
@@ -64874,6 +73110,13 @@
   p18f25k80_B5EIDH_bits
 };
 
+static const gp_register_t p18f25k83_B5EIDH      = {
+  "B5EIDH",
+  0x3793,
+  8,
+  p18f25k83_B5EIDH_bits
+};
+
 static const gp_register_t p18f2480_B5EIDL       = {
   "B5EIDL",
   0x0E74,
@@ -64888,6 +73131,13 @@
   p18f25k80_B5EIDL_bits
 };
 
+static const gp_register_t p18f25k83_B5EIDL      = {
+  "B5EIDL",
+  0x3794,
+  8,
+  p18f25k83_B5EIDL_bits
+};
+
 static const gp_register_t p18f2480_B5SIDH       = {
   "B5SIDH",
   0x0E71,
@@ -64902,6 +73152,13 @@
   p18f25k80_B5SIDH_bits
 };
 
+static const gp_register_t p18f25k83_B5SIDH      = {
+  "B5SIDH",
+  0x3791,
+  8,
+  p18f25k83_B5SIDH_bits
+};
+
 static const gp_register_t p18f2480_B5SIDL       = {
   "B5SIDL",
   0x0E72,
@@ -64916,6 +73173,13 @@
   p18f25k80_B5SIDL_bits
 };
 
+static const gp_register_t p18f25k83_B5SIDL      = {
+  "B5SIDL",
+  0x3792,
+  7,
+  p18f25k83_B5SIDL_bits
+};
+
 static const gp_register_t p16f1946_BAUD1CON     = {
   "BAUD1CON",
   0x019F,
@@ -65399,6 +73663,13 @@
   p18f25k80_BIE0_bits
 };
 
+static const gp_register_t p18f25k83_BIE0        = {
+  "BIE0",
+  0x373E,
+  8,
+  p18f25k83_BIE0_bits
+};
+
 static const gp_register_t p10f320_BORCON        = {
   "BORCON",
   0x003F,
@@ -65448,6 +73719,13 @@
   p18f24k40_BORCON_bits
 };
 
+static const gp_register_t p18f25k83_BORCON      = {
+  "BORCON",
+  0x39D0,
+  2,
+  p18f25k83_BORCON_bits
+};
+
 static const gp_register_t p18f65k40_BORCON      = {
   "BORCON",
   0x0E4B,
@@ -65469,6 +73747,13 @@
   p18f25k80_BRGCON1_bits
 };
 
+static const gp_register_t p18f25k83_BRGCON1     = {
+  "BRGCON1",
+  0x3703,
+  8,
+  p18f25k83_BRGCON1_bits
+};
+
 static const gp_register_t p18c658_BRGCON2       = {
   "BRGCON2",
   0x0F71,
@@ -65490,6 +73775,13 @@
   p18f25k80_BRGCON2_bits
 };
 
+static const gp_register_t p18f25k83_BRGCON2     = {
+  "BRGCON2",
+  0x3704,
+  8,
+  p18f25k83_BRGCON2_bits
+};
+
 static const gp_register_t p18c658_BRGCON3       = {
   "BRGCON3",
   0x0F72,
@@ -65511,6 +73803,13 @@
   p18f25k80_BRGCON3_bits
 };
 
+static const gp_register_t p18f25k83_BRGCON3     = {
+  "BRGCON3",
+  0x3705,
+  5,
+  p18f25k83_BRGCON3_bits
+};
+
 static const gp_register_t p18f2480_BSEL0        = {
   "BSEL0",
   0x0DF8,
@@ -65525,6 +73824,13 @@
   p18f25k80_BSEL0_bits
 };
 
+static const gp_register_t p18f25k83_BSEL0       = {
+  "BSEL0",
+  0x373D,
+  6,
+  p18f25k83_BSEL0_bits
+};
+
 static const gp_register_t p12f1501_BSR          = {
   "BSR",
   0x0008,
@@ -65553,6 +73859,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_BSR         = {
+  "BSR",
+  0x3FE0,
+  0,
+  NULL
+};
+
 static const gp_register_t p16f1458_BSRICDSHAD   = {
   "BSRICDSHAD",
   0x0FE3,
@@ -65560,6 +73873,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_BSR_CSHAD   = {
+  "BSR_CSHAD",
+  0x3882,
+  0,
+  NULL
+};
+
 static const gp_register_t p12f1501_BSR_ICDSHAD  = {
   "BSR_ICDSHAD",
   0x0FE3,
@@ -65581,6 +73901,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_BSR_SHAD    = {
+  "BSR_SHAD",
+  0x3886,
+  0,
+  NULL
+};
+
 static const gp_register_t p12f752_C1CON0        = {
   "C1CON0",
   0x009D,
@@ -65693,6 +74020,20 @@
   p18f25k80_CANCON_bits
 };
 
+static const gp_register_t p18f25k83_CANCON      = {
+  "CANCON",
+  0x3F8F,
+  8,
+  p18f25k83_CANCON_bits
+};
+
+static const gp_register_t p18f25k83_CANCON_R03  = {
+  "CANCON_R03",
+  0x37CF,
+  8,
+  p18f25k83_CANCON_R03_bits
+};
+
 static const gp_register_t p18f2480_CANCON_RO0   = {
   "CANCON_RO0",
   0x0F5F,
@@ -65707,6 +74048,13 @@
   p18f25k80_CANCON_RO0_bits
 };
 
+static const gp_register_t p18f25k83_CANCON_RO0  = {
+  "CANCON_RO0",
+  0x37FF,
+  8,
+  p18f25k83_CANCON_RO0_bits
+};
+
 static const gp_register_t p18f6585_CANCON_RO0   = {
   "CANCON_RO0",
   0x0F5F,
@@ -65728,6 +74076,13 @@
   p18f25k80_CANCON_RO1_bits
 };
 
+static const gp_register_t p18f25k83_CANCON_RO1  = {
+  "CANCON_RO1",
+  0x37EF,
+  8,
+  p18f25k83_CANCON_RO1_bits
+};
+
 static const gp_register_t p18f6585_CANCON_RO1   = {
   "CANCON_RO1",
   0x0F4F,
@@ -65749,6 +74104,13 @@
   p18f25k80_CANCON_RO2_bits
 };
 
+static const gp_register_t p18f25k83_CANCON_RO2  = {
+  "CANCON_RO2",
+  0x37DF,
+  8,
+  p18f25k83_CANCON_RO2_bits
+};
+
 static const gp_register_t p18f6585_CANCON_RO2   = {
   "CANCON_RO2",
   0x0F3F,
@@ -65791,6 +74153,13 @@
   p18f25k80_CANCON_RO4_bits
 };
 
+static const gp_register_t p18f25k83_CANCON_RO4  = {
+  "CANCON_RO4",
+  0x379F,
+  8,
+  p18f25k83_CANCON_RO4_bits
+};
+
 static const gp_register_t p18f6585_CANCON_RO4   = {
   "CANCON_RO4",
   0x0E7F,
@@ -65812,6 +74181,13 @@
   p18f25k80_CANCON_RO5_bits
 };
 
+static const gp_register_t p18f25k83_CANCON_RO5  = {
+  "CANCON_RO5",
+  0x378F,
+  8,
+  p18f25k83_CANCON_RO5_bits
+};
+
 static const gp_register_t p18f6585_CANCON_RO5   = {
   "CANCON_RO5",
   0x0E6F,
@@ -65833,6 +74209,13 @@
   p18f25k80_CANCON_RO6_bits
 };
 
+static const gp_register_t p18f25k83_CANCON_RO6  = {
+  "CANCON_RO6",
+  0x377F,
+  8,
+  p18f25k83_CANCON_RO6_bits
+};
+
 static const gp_register_t p18f6585_CANCON_RO6   = {
   "CANCON_RO6",
   0x0E5F,
@@ -65854,6 +74237,13 @@
   p18f25k80_CANCON_RO7_bits
 };
 
+static const gp_register_t p18f25k83_CANCON_RO7  = {
+  "CANCON_RO7",
+  0x376F,
+  8,
+  p18f25k83_CANCON_RO7_bits
+};
+
 static const gp_register_t p18f6585_CANCON_RO7   = {
   "CANCON_RO7",
   0x0E4F,
@@ -65875,6 +74265,13 @@
   p18f25k80_CANCON_RO8_bits
 };
 
+static const gp_register_t p18f25k83_CANCON_RO8  = {
+  "CANCON_RO8",
+  0x375F,
+  8,
+  p18f25k83_CANCON_RO8_bits
+};
+
 static const gp_register_t p18f6585_CANCON_RO8   = {
   "CANCON_RO8",
   0x0E3F,
@@ -65896,6 +74293,13 @@
   p18f25k80_CANCON_RO9_bits
 };
 
+static const gp_register_t p18f25k83_CANCON_RO9  = {
+  "CANCON_RO9",
+  0x374F,
+  5,
+  p18f25k83_CANCON_RO9_bits
+};
+
 static const gp_register_t p18f6585_CANCON_RO9   = {
   "CANCON_RO9",
   0x0E2F,
@@ -65903,6 +74307,13 @@
   p18f6585_CANCON_RO9_bits
 };
 
+static const gp_register_t p18f25k83_CANRXPPS    = {
+  "CANRXPPS",
+  0x3AED,
+  0,
+  NULL
+};
+
 static const gp_register_t p18c658_CANSTAT       = {
   "CANSTAT",
   0x0F6E,
@@ -65924,6 +74335,13 @@
   p18f25k80_CANSTAT_bits
 };
 
+static const gp_register_t p18f25k83_CANSTAT     = {
+  "CANSTAT",
+  0x3F8E,
+  8,
+  p18f25k83_CANSTAT_bits
+};
+
 static const gp_register_t p18c658_CANSTATRO0    = {
   "CANSTATRO0",
   0x0F5E,
@@ -65980,6 +74398,13 @@
   p18f248_CANSTATRO4_bits
 };
 
+static const gp_register_t p18f25k83_CANSTAT_R03 = {
+  "CANSTAT_R03",
+  0x37CE,
+  8,
+  p18f25k83_CANSTAT_R03_bits
+};
+
 static const gp_register_t p18f2480_CANSTAT_RO0  = {
   "CANSTAT_RO0",
   0x0F5E,
@@ -65994,6 +74419,13 @@
   p18f25k80_CANSTAT_RO0_bits
 };
 
+static const gp_register_t p18f25k83_CANSTAT_RO0 = {
+  "CANSTAT_RO0",
+  0x37FE,
+  8,
+  p18f25k83_CANSTAT_RO0_bits
+};
+
 static const gp_register_t p18f6585_CANSTAT_RO0  = {
   "CANSTAT_RO0",
   0x0F5E,
@@ -66015,6 +74447,13 @@
   p18f25k80_CANSTAT_RO1_bits
 };
 
+static const gp_register_t p18f25k83_CANSTAT_RO1 = {
+  "CANSTAT_RO1",
+  0x37EE,
+  8,
+  p18f25k83_CANSTAT_RO1_bits
+};
+
 static const gp_register_t p18f6585_CANSTAT_RO1  = {
   "CANSTAT_RO1",
   0x0F4E,
@@ -66036,6 +74475,13 @@
   p18f25k80_CANSTAT_RO2_bits
 };
 
+static const gp_register_t p18f25k83_CANSTAT_RO2 = {
+  "CANSTAT_RO2",
+  0x37DE,
+  8,
+  p18f25k83_CANSTAT_RO2_bits
+};
+
 static const gp_register_t p18f6585_CANSTAT_RO2  = {
   "CANSTAT_RO2",
   0x0F3E,
@@ -66078,6 +74524,13 @@
   p18f25k80_CANSTAT_RO4_bits
 };
 
+static const gp_register_t p18f25k83_CANSTAT_RO4 = {
+  "CANSTAT_RO4",
+  0x379E,
+  8,
+  p18f25k83_CANSTAT_RO4_bits
+};
+
 static const gp_register_t p18f6585_CANSTAT_RO4  = {
   "CANSTAT_RO4",
   0x0E7E,
@@ -66099,6 +74552,13 @@
   p18f25k80_CANSTAT_RO5_bits
 };
 
+static const gp_register_t p18f25k83_CANSTAT_RO5 = {
+  "CANSTAT_RO5",
+  0x378E,
+  8,
+  p18f25k83_CANSTAT_RO5_bits
+};
+
 static const gp_register_t p18f6585_CANSTAT_RO5  = {
   "CANSTAT_RO5",
   0x0E6E,
@@ -66120,6 +74580,13 @@
   p18f25k80_CANSTAT_RO6_bits
 };
 
+static const gp_register_t p18f25k83_CANSTAT_RO6 = {
+  "CANSTAT_RO6",
+  0x377E,
+  8,
+  p18f25k83_CANSTAT_RO6_bits
+};
+
 static const gp_register_t p18f6585_CANSTAT_RO6  = {
   "CANSTAT_RO6",
   0x0E5E,
@@ -66141,6 +74608,13 @@
   p18f25k80_CANSTAT_RO7_bits
 };
 
+static const gp_register_t p18f25k83_CANSTAT_RO7 = {
+  "CANSTAT_RO7",
+  0x376E,
+  8,
+  p18f25k83_CANSTAT_RO7_bits
+};
+
 static const gp_register_t p18f6585_CANSTAT_RO7  = {
   "CANSTAT_RO7",
   0x0E4E,
@@ -66162,6 +74636,13 @@
   p18f25k80_CANSTAT_RO8_bits
 };
 
+static const gp_register_t p18f25k83_CANSTAT_RO8 = {
+  "CANSTAT_RO8",
+  0x375E,
+  8,
+  p18f25k83_CANSTAT_RO8_bits
+};
+
 static const gp_register_t p18f6585_CANSTAT_RO8  = {
   "CANSTAT_RO8",
   0x0E3E,
@@ -66183,6 +74664,13 @@
   p18f25k80_CANSTAT_RO9_bits
 };
 
+static const gp_register_t p18f25k83_CANSTAT_RO9 = {
+  "CANSTAT_RO9",
+  0x374E,
+  8,
+  p18f25k83_CANSTAT_RO9_bits
+};
+
 static const gp_register_t p18f6585_CANSTAT_RO9  = {
   "CANSTAT_RO9",
   0x0E2E,
@@ -66456,6 +74944,13 @@
   p18f24k40_CCP1CAP_bits
 };
 
+static const gp_register_t p18f25k83_CCP1CAP     = {
+  "CCP1CAP",
+  0x3F7F,
+  4,
+  p18f25k83_CCP1CAP_bits
+};
+
 static const gp_register_t p18f65k40_CCP1CAP     = {
   "CCP1CAP",
   0x0FAC,
@@ -66631,6 +75126,13 @@
   p18f25k80_CCP1CON_bits
 };
 
+static const gp_register_t p18f25k83_CCP1CON     = {
+  "CCP1CON",
+  0x3F7E,
+  7,
+  p18f25k83_CCP1CON_bits
+};
+
 static const gp_register_t p18f4410_CCP1CON      = {
   "CCP1CON",
   0x0FBD,
@@ -66722,6 +75224,13 @@
   p18f24k40_CCP1PPS_bits
 };
 
+static const gp_register_t p18f25k83_CCP1PPS     = {
+  "CCP1PPS",
+  0x3ACD,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_CCP1PPS     = {
   "CCP1PPS",
   0x0E02,
@@ -66792,6 +75301,13 @@
   p18f24k40_CCP2CAP_bits
 };
 
+static const gp_register_t p18f25k83_CCP2CAP     = {
+  "CCP2CAP",
+  0x3F7B,
+  4,
+  p18f25k83_CCP2CAP_bits
+};
+
 static const gp_register_t p18f65k40_CCP2CAP     = {
   "CCP2CAP",
   0x0FA8,
@@ -66932,6 +75448,13 @@
   p18f25k80_CCP2CON_bits
 };
 
+static const gp_register_t p18f25k83_CCP2CON     = {
+  "CCP2CON",
+  0x3F7A,
+  7,
+  p18f25k83_CCP2CON_bits
+};
+
 static const gp_register_t p18f63j11_CCP2CON     = {
   "CCP2CON",
   0x0F65,
@@ -67016,6 +75539,13 @@
   p18f24k40_CCP2PPS_bits
 };
 
+static const gp_register_t p18f25k83_CCP2PPS     = {
+  "CCP2PPS",
+  0x3ACE,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_CCP2PPS     = {
   "CCP2PPS",
   0x0E03,
@@ -67058,6 +75588,13 @@
   p16f18854_CCP3CAP_bits
 };
 
+static const gp_register_t p18f25k83_CCP3CAP     = {
+  "CCP3CAP",
+  0x3F77,
+  4,
+  p18f25k83_CCP3CAP_bits
+};
+
 static const gp_register_t p18f65k40_CCP3CAP     = {
   "CCP3CAP",
   0x0F27,
@@ -67114,6 +75651,13 @@
   p18f25k80_CCP3CON_bits
 };
 
+static const gp_register_t p18f25k83_CCP3CON     = {
+  "CCP3CON",
+  0x3F76,
+  7,
+  p18f25k83_CCP3CON_bits
+};
+
 static const gp_register_t p18f26j13_CCP3CON     = {
   "CCP3CON",
   0x0F15,
@@ -67184,6 +75728,13 @@
   p16f18857_CCP3PPS_bits
 };
 
+static const gp_register_t p18f25k83_CCP3PPS     = {
+  "CCP3PPS",
+  0x3ACF,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_CCP3PPS     = {
   "CCP3PPS",
   0x0E04,
@@ -67205,6 +75756,13 @@
   p16f18854_CCP4CAP_bits
 };
 
+static const gp_register_t p18f25k83_CCP4CAP     = {
+  "CCP4CAP",
+  0x3F73,
+  4,
+  p18f25k83_CCP4CAP_bits
+};
+
 static const gp_register_t p18f65k40_CCP4CAP     = {
   "CCP4CAP",
   0x0F23,
@@ -67247,6 +75805,13 @@
   p18f25k80_CCP4CON_bits
 };
 
+static const gp_register_t p18f25k83_CCP4CON     = {
+  "CCP4CON",
+  0x3F72,
+  7,
+  p18f25k83_CCP4CON_bits
+};
+
 static const gp_register_t p18f26j13_CCP4CON     = {
   "CCP4CON",
   0x0F12,
@@ -67324,6 +75889,13 @@
   p16f18857_CCP4PPS_bits
 };
 
+static const gp_register_t p18f25k83_CCP4PPS     = {
+  "CCP4PPS",
+  0x3AD0,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_CCP4PPS     = {
   "CCP4PPS",
   0x0E05,
@@ -67730,6 +76302,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_CCPR1H      = {
+  "CCPR1H",
+  0x3F7D,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f63j11_CCPR1H      = {
   "CCPR1H",
   0x0F6A,
@@ -67807,6 +76386,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_CCPR1L      = {
+  "CCPR1L",
+  0x3F7C,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f63j11_CCPR1L      = {
   "CCPR1L",
   0x0F69,
@@ -67898,6 +76484,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_CCPR2H      = {
+  "CCPR2H",
+  0x3F79,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f63j11_CCPR2H      = {
   "CCPR2H",
   0x0F67,
@@ -67996,6 +76589,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_CCPR2L      = {
+  "CCPR2L",
+  0x3F78,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f63j11_CCPR2L      = {
   "CCPR2L",
   0x0F66,
@@ -68059,6 +76659,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_CCPR3H      = {
+  "CCPR3H",
+  0x3F75,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f26j13_CCPR3H      = {
   "CCPR3H",
   0x0F17,
@@ -68129,6 +76736,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_CCPR3L      = {
+  "CCPR3L",
+  0x3F74,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f26j13_CCPR3L      = {
   "CCPR3L",
   0x0F16,
@@ -68192,6 +76806,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_CCPR4H      = {
+  "CCPR4H",
+  0x3F71,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f26j13_CCPR4H      = {
   "CCPR4H",
   0x0F14,
@@ -68262,6 +76883,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_CCPR4L      = {
+  "CCPR4L",
+  0x3F70,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f26j13_CCPR4L      = {
   "CCPR4L",
   0x0F13,
@@ -68780,6 +77408,13 @@
   p18f23k22_CCPTMRS0_bits
 };
 
+static const gp_register_t p18f25k83_CCPTMRS0    = {
+  "CCPTMRS0",
+  0x3F5E,
+  8,
+  p18f25k83_CCPTMRS0_bits
+};
+
 static const gp_register_t p18f26j13_CCPTMRS0    = {
   "CCPTMRS0",
   0x0F52,
@@ -68843,6 +77478,13 @@
   p18f23k22_CCPTMRS1_bits
 };
 
+static const gp_register_t p18f25k83_CCPTMRS1    = {
+  "CCPTMRS1",
+  0x3F5F,
+  8,
+  p18f25k83_CCPTMRS1_bits
+};
+
 static const gp_register_t p18f26j13_CCPTMRS1    = {
   "CCPTMRS1",
   0x0F51,
@@ -68941,6 +77583,13 @@
   p18f25k80_CIOCON_bits
 };
 
+static const gp_register_t p18f25k83_CIOCON      = {
+  "CIOCON",
+  0x3700,
+  2,
+  p18f25k83_CIOCON_bits
+};
+
 static const gp_register_t p18f6585_CIOCON       = {
   "CIOCON",
   0x0F73,
@@ -69074,6 +77723,13 @@
   p16f18854_CLC1CON_bits
 };
 
+static const gp_register_t p18f25k83_CLC1CON     = {
+  "CLC1CON",
+  0x3C74,
+  8,
+  p18f25k83_CLC1CON_bits
+};
+
 static const gp_register_t p10f320_CLC1GLS0      = {
   "CLC1GLS0",
   0x0035,
@@ -69109,6 +77765,13 @@
   p16f18854_CLC1GLS0_bits
 };
 
+static const gp_register_t p18f25k83_CLC1GLS0    = {
+  "CLC1GLS0",
+  0x3C7A,
+  8,
+  p18f25k83_CLC1GLS0_bits
+};
+
 static const gp_register_t p10f320_CLC1GLS1      = {
   "CLC1GLS1",
   0x0036,
@@ -69144,6 +77807,13 @@
   p16f18854_CLC1GLS1_bits
 };
 
+static const gp_register_t p18f25k83_CLC1GLS1    = {
+  "CLC1GLS1",
+  0x3C7B,
+  8,
+  p18f25k83_CLC1GLS1_bits
+};
+
 static const gp_register_t p10f320_CLC1GLS2      = {
   "CLC1GLS2",
   0x0037,
@@ -69179,6 +77849,13 @@
   p16f18854_CLC1GLS2_bits
 };
 
+static const gp_register_t p18f25k83_CLC1GLS2    = {
+  "CLC1GLS2",
+  0x3C7C,
+  8,
+  p18f25k83_CLC1GLS2_bits
+};
+
 static const gp_register_t p10f320_CLC1GLS3      = {
   "CLC1GLS3",
   0x0038,
@@ -69214,6 +77891,13 @@
   p16f18854_CLC1GLS3_bits
 };
 
+static const gp_register_t p18f25k83_CLC1GLS3    = {
+  "CLC1GLS3",
+  0x3C7D,
+  8,
+  p18f25k83_CLC1GLS3_bits
+};
+
 static const gp_register_t p10f320_CLC1POL       = {
   "CLC1POL",
   0x0034,
@@ -69249,6 +77933,13 @@
   p16f18854_CLC1POL_bits
 };
 
+static const gp_register_t p18f25k83_CLC1POL     = {
+  "CLC1POL",
+  0x3C75,
+  5,
+  p18f25k83_CLC1POL_bits
+};
+
 static const gp_register_t p10f320_CLC1SEL0      = {
   "CLC1SEL0",
   0x0032,
@@ -69298,6 +77989,13 @@
   p16f18857_CLC1SEL0_bits
 };
 
+static const gp_register_t p18f25k83_CLC1SEL0    = {
+  "CLC1SEL0",
+  0x3C76,
+  8,
+  p18f25k83_CLC1SEL0_bits
+};
+
 static const gp_register_t p10f320_CLC1SEL1      = {
   "CLC1SEL1",
   0x0033,
@@ -69347,6 +78045,13 @@
   p16f18857_CLC1SEL1_bits
 };
 
+static const gp_register_t p18f25k83_CLC1SEL1    = {
+  "CLC1SEL1",
+  0x3C77,
+  8,
+  p18f25k83_CLC1SEL1_bits
+};
+
 static const gp_register_t p16f15324_CLC1SEL2    = {
   "CLC1SEL2",
   0x1E14,
@@ -69382,6 +78087,13 @@
   p16f18857_CLC1SEL2_bits
 };
 
+static const gp_register_t p18f25k83_CLC1SEL2    = {
+  "CLC1SEL2",
+  0x3C78,
+  8,
+  p18f25k83_CLC1SEL2_bits
+};
+
 static const gp_register_t p16f15324_CLC1SEL3    = {
   "CLC1SEL3",
   0x1E15,
@@ -69417,6 +78129,13 @@
   p16f18857_CLC1SEL3_bits
 };
 
+static const gp_register_t p18f25k83_CLC1SEL3    = {
+  "CLC1SEL3",
+  0x3C79,
+  8,
+  p18f25k83_CLC1SEL3_bits
+};
+
 static const gp_register_t p12f1501_CLC2CON      = {
   "CLC2CON",
   0x0F18,
@@ -69452,6 +78171,13 @@
   p16f18854_CLC2CON_bits
 };
 
+static const gp_register_t p18f25k83_CLC2CON     = {
+  "CLC2CON",
+  0x3C6A,
+  8,
+  p18f25k83_CLC2CON_bits
+};
+
 static const gp_register_t p12f1501_CLC2GLS0     = {
   "CLC2GLS0",
   0x0F1C,
@@ -69480,6 +78206,13 @@
   p16f18854_CLC2GLS0_bits
 };
 
+static const gp_register_t p18f25k83_CLC2GLS0    = {
+  "CLC2GLS0",
+  0x3C70,
+  8,
+  p18f25k83_CLC2GLS0_bits
+};
+
 static const gp_register_t p12f1501_CLC2GLS1     = {
   "CLC2GLS1",
   0x0F1D,
@@ -69508,6 +78241,13 @@
   p16f18854_CLC2GLS1_bits
 };
 
+static const gp_register_t p18f25k83_CLC2GLS1    = {
+  "CLC2GLS1",
+  0x3C71,
+  8,
+  p18f25k83_CLC2GLS1_bits
+};
+
 static const gp_register_t p12f1501_CLC2GLS2     = {
   "CLC2GLS2",
   0x0F1E,
@@ -69536,6 +78276,13 @@
   p16f18854_CLC2GLS2_bits
 };
 
+static const gp_register_t p18f25k83_CLC2GLS2    = {
+  "CLC2GLS2",
+  0x3C72,
+  8,
+  p18f25k83_CLC2GLS2_bits
+};
+
 static const gp_register_t p12f1501_CLC2GLS3     = {
   "CLC2GLS3",
   0x0F1F,
@@ -69564,6 +78311,13 @@
   p16f18854_CLC2GLS3_bits
 };
 
+static const gp_register_t p18f25k83_CLC2GLS3    = {
+  "CLC2GLS3",
+  0x3C73,
+  8,
+  p18f25k83_CLC2GLS3_bits
+};
+
 static const gp_register_t p12f1501_CLC2POL      = {
   "CLC2POL",
   0x0F19,
@@ -69599,6 +78353,13 @@
   p16f18854_CLC2POL_bits
 };
 
+static const gp_register_t p18f25k83_CLC2POL     = {
+  "CLC2POL",
+  0x3C6B,
+  5,
+  p18f25k83_CLC2POL_bits
+};
+
 static const gp_register_t p12f1501_CLC2SEL0     = {
   "CLC2SEL0",
   0x0F1A,
@@ -69641,6 +78402,13 @@
   p16f18857_CLC2SEL0_bits
 };
 
+static const gp_register_t p18f25k83_CLC2SEL0    = {
+  "CLC2SEL0",
+  0x3C6C,
+  8,
+  p18f25k83_CLC2SEL0_bits
+};
+
 static const gp_register_t p12f1501_CLC2SEL1     = {
   "CLC2SEL1",
   0x0F1B,
@@ -69683,6 +78451,13 @@
   p16f18857_CLC2SEL1_bits
 };
 
+static const gp_register_t p18f25k83_CLC2SEL1    = {
+  "CLC2SEL1",
+  0x3C6D,
+  8,
+  p18f25k83_CLC2SEL1_bits
+};
+
 static const gp_register_t p16f15324_CLC2SEL2    = {
   "CLC2SEL2",
   0x1E1E,
@@ -69718,6 +78493,13 @@
   p16f18857_CLC2SEL2_bits
 };
 
+static const gp_register_t p18f25k83_CLC2SEL2    = {
+  "CLC2SEL2",
+  0x3C6E,
+  8,
+  p18f25k83_CLC2SEL2_bits
+};
+
 static const gp_register_t p16f15324_CLC2SEL3    = {
   "CLC2SEL3",
   0x1E1F,
@@ -69753,6 +78535,13 @@
   p16f18857_CLC2SEL3_bits
 };
 
+static const gp_register_t p18f25k83_CLC2SEL3    = {
+  "CLC2SEL3",
+  0x3C6F,
+  8,
+  p18f25k83_CLC2SEL3_bits
+};
+
 static const gp_register_t p16f1508_CLC3CON      = {
   "CLC3CON",
   0x0F20,
@@ -69788,6 +78577,13 @@
   p16f18854_CLC3CON_bits
 };
 
+static const gp_register_t p18f25k83_CLC3CON     = {
+  "CLC3CON",
+  0x3C60,
+  8,
+  p18f25k83_CLC3CON_bits
+};
+
 static const gp_register_t p16f1508_CLC3GLS0     = {
   "CLC3GLS0",
   0x0F24,
@@ -69816,6 +78612,13 @@
   p16f18854_CLC3GLS0_bits
 };
 
+static const gp_register_t p18f25k83_CLC3GLS0    = {
+  "CLC3GLS0",
+  0x3C66,
+  8,
+  p18f25k83_CLC3GLS0_bits
+};
+
 static const gp_register_t p16f1508_CLC3GLS1     = {
   "CLC3GLS1",
   0x0F25,
@@ -69844,6 +78647,13 @@
   p16f18854_CLC3GLS1_bits
 };
 
+static const gp_register_t p18f25k83_CLC3GLS1    = {
+  "CLC3GLS1",
+  0x3C67,
+  8,
+  p18f25k83_CLC3GLS1_bits
+};
+
 static const gp_register_t p16f1508_CLC3GLS2     = {
   "CLC3GLS2",
   0x0F26,
@@ -69872,6 +78682,13 @@
   p16f18854_CLC3GLS2_bits
 };
 
+static const gp_register_t p18f25k83_CLC3GLS2    = {
+  "CLC3GLS2",
+  0x3C68,
+  8,
+  p18f25k83_CLC3GLS2_bits
+};
+
 static const gp_register_t p16f1508_CLC3GLS3     = {
   "CLC3GLS3",
   0x0F27,
@@ -69900,6 +78717,13 @@
   p16f18854_CLC3GLS3_bits
 };
 
+static const gp_register_t p18f25k83_CLC3GLS3    = {
+  "CLC3GLS3",
+  0x3C69,
+  8,
+  p18f25k83_CLC3GLS3_bits
+};
+
 static const gp_register_t p16f1508_CLC3POL      = {
   "CLC3POL",
   0x0F21,
@@ -69935,6 +78759,13 @@
   p16f18854_CLC3POL_bits
 };
 
+static const gp_register_t p18f25k83_CLC3POL     = {
+  "CLC3POL",
+  0x3C61,
+  5,
+  p18f25k83_CLC3POL_bits
+};
+
 static const gp_register_t p16f1508_CLC3SEL0     = {
   "CLC3SEL0",
   0x0F22,
@@ -69977,6 +78808,13 @@
   p16f18857_CLC3SEL0_bits
 };
 
+static const gp_register_t p18f25k83_CLC3SEL0    = {
+  "CLC3SEL0",
+  0x3C62,
+  8,
+  p18f25k83_CLC3SEL0_bits
+};
+
 static const gp_register_t p16f1508_CLC3SEL1     = {
   "CLC3SEL1",
   0x0F23,
@@ -70019,6 +78857,13 @@
   p16f18857_CLC3SEL1_bits
 };
 
+static const gp_register_t p18f25k83_CLC3SEL1    = {
+  "CLC3SEL1",
+  0x3C63,
+  8,
+  p18f25k83_CLC3SEL1_bits
+};
+
 static const gp_register_t p16f15324_CLC3SEL2    = {
   "CLC3SEL2",
   0x1E28,
@@ -70054,6 +78899,13 @@
   p16f18857_CLC3SEL2_bits
 };
 
+static const gp_register_t p18f25k83_CLC3SEL2    = {
+  "CLC3SEL2",
+  0x3C64,
+  8,
+  p18f25k83_CLC3SEL2_bits
+};
+
 static const gp_register_t p16f15324_CLC3SEL3    = {
   "CLC3SEL3",
   0x1E29,
@@ -70089,6 +78941,13 @@
   p16f18857_CLC3SEL3_bits
 };
 
+static const gp_register_t p18f25k83_CLC3SEL3    = {
+  "CLC3SEL3",
+  0x3C65,
+  8,
+  p18f25k83_CLC3SEL3_bits
+};
+
 static const gp_register_t p16f1508_CLC4CON      = {
   "CLC4CON",
   0x0F28,
@@ -70124,6 +78983,13 @@
   p16f18854_CLC4CON_bits
 };
 
+static const gp_register_t p18f25k83_CLC4CON     = {
+  "CLC4CON",
+  0x3C56,
+  8,
+  p18f25k83_CLC4CON_bits
+};
+
 static const gp_register_t p16f1508_CLC4GLS0     = {
   "CLC4GLS0",
   0x0F2C,
@@ -70152,6 +79018,13 @@
   p16f18854_CLC4GLS0_bits
 };
 
+static const gp_register_t p18f25k83_CLC4GLS0    = {
+  "CLC4GLS0",
+  0x3C5C,
+  8,
+  p18f25k83_CLC4GLS0_bits
+};
+
 static const gp_register_t p16f1508_CLC4GLS1     = {
   "CLC4GLS1",
   0x0F2D,
@@ -70180,6 +79053,13 @@
   p16f18854_CLC4GLS1_bits
 };
 
+static const gp_register_t p18f25k83_CLC4GLS1    = {
+  "CLC4GLS1",
+  0x3C5D,
+  8,
+  p18f25k83_CLC4GLS1_bits
+};
+
 static const gp_register_t p16f1508_CLC4GLS2     = {
   "CLC4GLS2",
   0x0F2E,
@@ -70208,6 +79088,13 @@
   p16f18854_CLC4GLS2_bits
 };
 
+static const gp_register_t p18f25k83_CLC4GLS2    = {
+  "CLC4GLS2",
+  0x3C5E,
+  8,
+  p18f25k83_CLC4GLS2_bits
+};
+
 static const gp_register_t p16f1508_CLC4GLS3     = {
   "CLC4GLS3",
   0x0F2F,
@@ -70236,6 +79123,13 @@
   p16f18854_CLC4GLS3_bits
 };
 
+static const gp_register_t p18f25k83_CLC4GLS3    = {
+  "CLC4GLS3",
+  0x3C5F,
+  8,
+  p18f25k83_CLC4GLS3_bits
+};
+
 static const gp_register_t p16f1508_CLC4POL      = {
   "CLC4POL",
   0x0F29,
@@ -70271,6 +79165,13 @@
   p16f18854_CLC4POL_bits
 };
 
+static const gp_register_t p18f25k83_CLC4POL     = {
+  "CLC4POL",
+  0x3C57,
+  5,
+  p18f25k83_CLC4POL_bits
+};
+
 static const gp_register_t p16f1508_CLC4SEL0     = {
   "CLC4SEL0",
   0x0F2A,
@@ -70313,6 +79214,13 @@
   p16f18857_CLC4SEL0_bits
 };
 
+static const gp_register_t p18f25k83_CLC4SEL0    = {
+  "CLC4SEL0",
+  0x3C58,
+  8,
+  p18f25k83_CLC4SEL0_bits
+};
+
 static const gp_register_t p16f1508_CLC4SEL1     = {
   "CLC4SEL1",
   0x0F2B,
@@ -70355,6 +79263,13 @@
   p16f18857_CLC4SEL1_bits
 };
 
+static const gp_register_t p18f25k83_CLC4SEL1    = {
+  "CLC4SEL1",
+  0x3C59,
+  8,
+  p18f25k83_CLC4SEL1_bits
+};
+
 static const gp_register_t p16f15324_CLC4SEL2    = {
   "CLC4SEL2",
   0x1E32,
@@ -70390,6 +79305,13 @@
   p16f18857_CLC4SEL2_bits
 };
 
+static const gp_register_t p18f25k83_CLC4SEL2    = {
+  "CLC4SEL2",
+  0x3C5A,
+  8,
+  p18f25k83_CLC4SEL2_bits
+};
+
 static const gp_register_t p16f15324_CLC4SEL3    = {
   "CLC4SEL3",
   0x1E33,
@@ -70425,6 +79347,13 @@
   p16f18857_CLC4SEL3_bits
 };
 
+static const gp_register_t p18f25k83_CLC4SEL3    = {
+  "CLC4SEL3",
+  0x3C5B,
+  8,
+  p18f25k83_CLC4SEL3_bits
+};
+
 static const gp_register_t p12f1501_CLCDATA      = {
   "CLCDATA",
   0x0F0F,
@@ -70481,6 +79410,13 @@
   p16f18854_CLCDATA_bits
 };
 
+static const gp_register_t p18f25k83_CLCDATA0    = {
+  "CLCDATA0",
+  0x3C7E,
+  4,
+  p18f25k83_CLCDATA0_bits
+};
+
 static const gp_register_t p16f15324_CLCIN0PPS   = {
   "CLCIN0PPS",
   0x1EBB,
@@ -70523,6 +79459,13 @@
   p16f18857_CLCIN0PPS_bits
 };
 
+static const gp_register_t p18f25k83_CLCIN0PPS   = {
+  "CLCIN0PPS",
+  0x3ADB,
+  0,
+  NULL
+};
+
 static const gp_register_t p16f15324_CLCIN1PPS   = {
   "CLCIN1PPS",
   0x1EBC,
@@ -70565,6 +79508,13 @@
   p16f18857_CLCIN1PPS_bits
 };
 
+static const gp_register_t p18f25k83_CLCIN1PPS   = {
+  "CLCIN1PPS",
+  0x3ADC,
+  0,
+  NULL
+};
+
 static const gp_register_t p16f15324_CLCIN2PPS   = {
   "CLCIN2PPS",
   0x1EBD,
@@ -70607,6 +79557,13 @@
   p16f18857_CLCIN2PPS_bits
 };
 
+static const gp_register_t p18f25k83_CLCIN2PPS   = {
+  "CLCIN2PPS",
+  0x3ADD,
+  0,
+  NULL
+};
+
 static const gp_register_t p16f15324_CLCIN3PPS   = {
   "CLCIN3PPS",
   0x1EBE,
@@ -70649,6 +79606,13 @@
   p16f18857_CLCIN3PPS_bits
 };
 
+static const gp_register_t p18f25k83_CLCIN3PPS   = {
+  "CLCIN3PPS",
+  0x3ADE,
+  0,
+  NULL
+};
+
 static const gp_register_t p16f15324_CLKRCLK     = {
   "CLKRCLK",
   0x0896,
@@ -70663,6 +79627,13 @@
   p18f24k40_CLKRCLK_bits
 };
 
+static const gp_register_t p18f25k83_CLKRCLK     = {
+  "CLKRCLK",
+  0x3CE6,
+  4,
+  p18f25k83_CLKRCLK_bits
+};
+
 static const gp_register_t p18f65k40_CLKRCLK     = {
   "CLKRCLK",
   0x0F35,
@@ -70719,6 +79690,13 @@
   p18f24k40_CLKRCON_bits
 };
 
+static const gp_register_t p18f25k83_CLKRCON     = {
+  "CLKRCON",
+  0x3CE5,
+  6,
+  p18f25k83_CLKRCON_bits
+};
+
 static const gp_register_t p18f65k40_CLKRCON     = {
   "CLKRCON",
   0x0F34,
@@ -70901,6 +79879,13 @@
   p18f24k50_CM1CON0_bits
 };
 
+static const gp_register_t p18f25k83_CM1CON0     = {
+  "CM1CON0",
+  0x3EBC,
+  5,
+  p18f25k83_CM1CON0_bits
+};
+
 static const gp_register_t p18f65k40_CM1CON0     = {
   "CM1CON0",
   0x0ED0,
@@ -70985,6 +79970,13 @@
   p18f25k80_CM1CON1_bits
 };
 
+static const gp_register_t p18f25k83_CM1CON1     = {
+  "CM1CON1",
+  0x3EBD,
+  2,
+  p18f25k83_CM1CON1_bits
+};
+
 static const gp_register_t p18f65k22_CM1CON1     = {
   "CM1CON1",
   0x0F54,
@@ -71013,6 +80005,13 @@
   p18f24k40_CM1NCH_bits
 };
 
+static const gp_register_t p18f25k83_CM1NCH      = {
+  "CM1NCH",
+  0x3EBE,
+  3,
+  p18f25k83_CM1NCH_bits
+};
+
 static const gp_register_t p18f65k40_CM1NCH      = {
   "CM1NCH",
   0x0ED2,
@@ -71055,6 +80054,13 @@
   p18f24k40_CM1PCH_bits
 };
 
+static const gp_register_t p18f25k83_CM1PCH      = {
+  "CM1PCH",
+  0x3EBF,
+  3,
+  p18f25k83_CM1PCH_bits
+};
+
 static const gp_register_t p18f65k40_CM1PCH      = {
   "CM1PCH",
   0x0ED3,
@@ -71244,6 +80250,13 @@
   p18f24k50_CM2CON0_bits
 };
 
+static const gp_register_t p18f25k83_CM2CON0     = {
+  "CM2CON0",
+  0x3EB8,
+  5,
+  p18f25k83_CM2CON0_bits
+};
+
 static const gp_register_t p18f65k40_CM2CON0     = {
   "CM2CON0",
   0x0ECC,
@@ -71363,6 +80376,13 @@
   p18f25k80_CM2CON1_bits
 };
 
+static const gp_register_t p18f25k83_CM2CON1     = {
+  "CM2CON1",
+  0x3EB9,
+  2,
+  p18f25k83_CM2CON1_bits
+};
+
 static const gp_register_t p18f65k22_CM2CON1     = {
   "CM2CON1",
   0x0F2F,
@@ -71391,6 +80411,13 @@
   p18f24k40_CM2NCH_bits
 };
 
+static const gp_register_t p18f25k83_CM2NCH      = {
+  "CM2NCH",
+  0x3EBA,
+  3,
+  p18f25k83_CM2NCH_bits
+};
+
 static const gp_register_t p18f65k40_CM2NCH      = {
   "CM2NCH",
   0x0ECE,
@@ -71433,6 +80460,13 @@
   p18f24k40_CM2PCH_bits
 };
 
+static const gp_register_t p18f25k83_CM2PCH      = {
+  "CM2PCH",
+  0x3EBB,
+  3,
+  p18f25k83_CM2PCH_bits
+};
+
 static const gp_register_t p18f65k40_CM2PCH      = {
   "CM2PCH",
   0x0ECF,
@@ -71993,6 +81027,13 @@
   p18f24k40_CMOUT_bits
 };
 
+static const gp_register_t p18f25k83_CMOUT       = {
+  "CMOUT",
+  0x3EC0,
+  2,
+  p18f25k83_CMOUT_bits
+};
+
 static const gp_register_t p18f65k40_CMOUT       = {
   "CMOUT",
   0x0ED4,
@@ -72952,6 +81993,13 @@
   p18f25k80_COMSTAT_bits
 };
 
+static const gp_register_t p18f25k83_COMSTAT     = {
+  "COMSTAT",
+  0x3F90,
+  8,
+  p18f25k83_COMSTAT_bits
+};
+
 static const gp_register_t p16f707_CPSACON0      = {
   "CPSACON0",
   0x0108,
@@ -73057,6 +82105,13 @@
   p18f24k40_CPUDOZE_bits
 };
 
+static const gp_register_t p18f25k83_CPUDOZE     = {
+  "CPUDOZE",
+  0x39D8,
+  7,
+  p18f25k83_CPUDOZE_bits
+};
+
 static const gp_register_t p18f65k40_CPUDOZE     = {
   "CPUDOZE",
   0x0E42,
@@ -73099,6 +82154,13 @@
   p18f24k40_CRCACCH_bits
 };
 
+static const gp_register_t p18f25k83_CRCACCH     = {
+  "CRCACCH",
+  0x3963,
+  8,
+  p18f25k83_CRCACCH_bits
+};
+
 static const gp_register_t p18f65k40_CRCACCH     = {
   "CRCACCH",
   0x0F42,
@@ -73127,6 +82189,13 @@
   p18f24k40_CRCACCL_bits
 };
 
+static const gp_register_t p18f25k83_CRCACCL     = {
+  "CRCACCL",
+  0x3962,
+  8,
+  p18f25k83_CRCACCL_bits
+};
+
 static const gp_register_t p18f65k40_CRCACCL     = {
   "CRCACCL",
   0x0F41,
@@ -73162,6 +82231,13 @@
   p18f24k40_CRCCON0_bits
 };
 
+static const gp_register_t p18f25k83_CRCCON0     = {
+  "CRCCON0",
+  0x3968,
+  6,
+  p18f25k83_CRCCON0_bits
+};
+
 static const gp_register_t p18f65k40_CRCCON0     = {
   "CRCCON0",
   0x0F47,
@@ -73190,6 +82266,13 @@
   p18f24k40_CRCCON1_bits
 };
 
+static const gp_register_t p18f25k83_CRCCON1     = {
+  "CRCCON1",
+  0x3969,
+  8,
+  p18f25k83_CRCCON1_bits
+};
+
 static const gp_register_t p18f65k40_CRCCON1     = {
   "CRCCON1",
   0x0F48,
@@ -73211,6 +82294,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_CRCDATA     = {
+  "CRCDATA",
+  0x3960,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_CRCDATA     = {
   "CRCDATA",
   0x0F3F,
@@ -73239,6 +82329,13 @@
   p18f24k40_CRCDATH_bits
 };
 
+static const gp_register_t p18f25k83_CRCDATH     = {
+  "CRCDATH",
+  0x3961,
+  8,
+  p18f25k83_CRCDATH_bits
+};
+
 static const gp_register_t p18f65k40_CRCDATH     = {
   "CRCDATH",
   0x0F40,
@@ -73281,6 +82378,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_CRCSHFT     = {
+  "CRCSHFT",
+  0x3964,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_CRCSHFT     = {
   "CRCSHFT",
   0x0F43,
@@ -73309,6 +82413,13 @@
   p18f24k40_CRCSHIFTH_bits
 };
 
+static const gp_register_t p18f25k83_CRCSHIFTH   = {
+  "CRCSHIFTH",
+  0x3965,
+  8,
+  p18f25k83_CRCSHIFTH_bits
+};
+
 static const gp_register_t p18f65k40_CRCSHIFTH   = {
   "CRCSHIFTH",
   0x0F44,
@@ -73344,6 +82455,13 @@
   p18f24k40_CRCXORH_bits
 };
 
+static const gp_register_t p18f25k83_CRCXORH     = {
+  "CRCXORH",
+  0x3967,
+  8,
+  p18f25k83_CRCXORH_bits
+};
+
 static const gp_register_t p18f65k40_CRCXORH     = {
   "CRCXORH",
   0x0F46,
@@ -73372,6 +82490,13 @@
   p18f24k40_CRCXORL_bits
 };
 
+static const gp_register_t p18f25k83_CRCXORL     = {
+  "CRCXORL",
+  0x3966,
+  7,
+  p18f25k83_CRCXORL_bits
+};
+
 static const gp_register_t p18f65k40_CRCXORL     = {
   "CRCXORL",
   0x0F45,
@@ -73659,6 +82784,13 @@
   p18f24k40_CWG1AS0_bits
 };
 
+static const gp_register_t p18f25k83_CWG1AS0     = {
+  "CWG1AS0",
+  0x3F58,
+  6,
+  p18f25k83_CWG1AS0_bits
+};
+
 static const gp_register_t p18f65k40_CWG1AS0     = {
   "CWG1AS0",
   0x0F3C,
@@ -73715,6 +82847,13 @@
   p18f24k40_CWG1AS1_bits
 };
 
+static const gp_register_t p18f25k83_CWG1AS1     = {
+  "CWG1AS1",
+  0x3F59,
+  7,
+  p18f25k83_CWG1AS1_bits
+};
+
 static const gp_register_t p18f65k40_CWG1AS1     = {
   "CWG1AS1",
   0x0F3D,
@@ -73729,6 +82868,13 @@
   p18f24k40_CWG1CLK_bits
 };
 
+static const gp_register_t p18f25k83_CWG1CLK     = {
+  "CWG1CLK",
+  0x3F52,
+  1,
+  p18f25k83_CWG1CLK_bits
+};
+
 static const gp_register_t p18f65k40_CWG1CLK     = {
   "CWG1CLK",
   0x0F36,
@@ -73806,6 +82952,13 @@
   p18f24k40_CWG1CON0_bits
 };
 
+static const gp_register_t p18f25k83_CWG1CON0    = {
+  "CWG1CON0",
+  0x3F56,
+  5,
+  p18f25k83_CWG1CON0_bits
+};
+
 static const gp_register_t p18f65k40_CWG1CON0    = {
   "CWG1CON0",
   0x0F3A,
@@ -73862,6 +83015,13 @@
   p18f24k40_CWG1CON1_bits
 };
 
+static const gp_register_t p18f25k83_CWG1CON1    = {
+  "CWG1CON1",
+  0x3F57,
+  5,
+  p18f25k83_CWG1CON1_bits
+};
+
 static const gp_register_t p18f65k40_CWG1CON1    = {
   "CWG1CON1",
   0x0F3B,
@@ -73974,6 +83134,13 @@
   p18f24k40_CWG1DBF_bits
 };
 
+static const gp_register_t p18f25k83_CWG1DBF     = {
+  "CWG1DBF",
+  0x3F55,
+  6,
+  p18f25k83_CWG1DBF_bits
+};
+
 static const gp_register_t p18f65k40_CWG1DBF     = {
   "CWG1DBF",
   0x0F39,
@@ -74023,6 +83190,13 @@
   p18f24k40_CWG1DBR_bits
 };
 
+static const gp_register_t p18f25k83_CWG1DBR     = {
+  "CWG1DBR",
+  0x3F54,
+  6,
+  p18f25k83_CWG1DBR_bits
+};
+
 static const gp_register_t p18f65k40_CWG1DBR     = {
   "CWG1DBR",
   0x0F38,
@@ -74037,6 +83211,13 @@
   p16f1574_CWG1INPPS_bits
 };
 
+static const gp_register_t p18f25k83_CWG1INPPS   = {
+  "CWG1INPPS",
+  0x3AD5,
+  0,
+  NULL
+};
+
 static const gp_register_t p12f1612_CWG1ISM      = {
   "CWG1ISM",
   0x069A,
@@ -74065,6 +83246,13 @@
   p18f24k40_CWG1ISM_bits
 };
 
+static const gp_register_t p18f25k83_CWG1ISM     = {
+  "CWG1ISM",
+  0x3F53,
+  4,
+  p18f25k83_CWG1ISM_bits
+};
+
 static const gp_register_t p18f65k40_CWG1ISM     = {
   "CWG1ISM",
   0x0F37,
@@ -74149,6 +83337,13 @@
   p18f24k40_CWG1STR_bits
 };
 
+static const gp_register_t p18f25k83_CWG1STR     = {
+  "CWG1STR",
+  0x3F5A,
+  8,
+  p18f25k83_CWG1STR_bits
+};
+
 static const gp_register_t p18f65k40_CWG1STR     = {
   "CWG1STR",
   0x0F3E,
@@ -74170,6 +83365,13 @@
   p16f18854_CWG2AS0_bits
 };
 
+static const gp_register_t p18f25k83_CWG2AS0     = {
+  "CWG2AS0",
+  0x3F4F,
+  6,
+  p18f25k83_CWG2AS0_bits
+};
+
 static const gp_register_t p16f18324_CWG2AS1     = {
   "CWG2AS1",
   0x0718,
@@ -74184,6 +83386,20 @@
   p16f18854_CWG2AS1_bits
 };
 
+static const gp_register_t p18f25k83_CWG2AS1     = {
+  "CWG2AS1",
+  0x3F50,
+  7,
+  p18f25k83_CWG2AS1_bits
+};
+
+static const gp_register_t p18f25k83_CWG2CLK     = {
+  "CWG2CLK",
+  0x3F49,
+  1,
+  p18f25k83_CWG2CLK_bits
+};
+
 static const gp_register_t p16f18324_CWG2CLKCON  = {
   "CWG2CLKCON",
   0x0711,
@@ -74212,6 +83428,13 @@
   p16f18854_CWG2CON0_bits
 };
 
+static const gp_register_t p18f25k83_CWG2CON0    = {
+  "CWG2CON0",
+  0x3F4D,
+  5,
+  p18f25k83_CWG2CON0_bits
+};
+
 static const gp_register_t p16f18324_CWG2CON1    = {
   "CWG2CON1",
   0x0716,
@@ -74226,6 +83449,13 @@
   p16f18854_CWG2CON1_bits
 };
 
+static const gp_register_t p18f25k83_CWG2CON1    = {
+  "CWG2CON1",
+  0x3F4E,
+  5,
+  p18f25k83_CWG2CON1_bits
+};
+
 static const gp_register_t p16f18324_CWG2DAT     = {
   "CWG2DAT",
   0x0712,
@@ -74247,6 +83477,13 @@
   p16f18854_CWG2DBF_bits
 };
 
+static const gp_register_t p18f25k83_CWG2DBF     = {
+  "CWG2DBF",
+  0x3F4C,
+  6,
+  p18f25k83_CWG2DBF_bits
+};
+
 static const gp_register_t p16f18324_CWG2DBR     = {
   "CWG2DBR",
   0x0713,
@@ -74261,6 +83498,20 @@
   p16f18854_CWG2DBR_bits
 };
 
+static const gp_register_t p18f25k83_CWG2DBR     = {
+  "CWG2DBR",
+  0x3F4B,
+  6,
+  p18f25k83_CWG2DBR_bits
+};
+
+static const gp_register_t p18f25k83_CWG2INPPS   = {
+  "CWG2INPPS",
+  0x3AD6,
+  0,
+  NULL
+};
+
 static const gp_register_t p16f18854_CWG2ISM     = {
   "CWG2ISM",
   0x0617,
@@ -74268,6 +83519,13 @@
   p16f18854_CWG2ISM_bits
 };
 
+static const gp_register_t p18f25k83_CWG2ISM     = {
+  "CWG2ISM",
+  0x3F4A,
+  4,
+  p18f25k83_CWG2ISM_bits
+};
+
 static const gp_register_t p16f18324_CWG2PPS     = {
   "CWG2PPS",
   0x0E19,
@@ -74303,6 +83561,13 @@
   p16f18854_CWG2STR_bits
 };
 
+static const gp_register_t p18f25k83_CWG2STR     = {
+  "CWG2STR",
+  0x3F51,
+  8,
+  p18f25k83_CWG2STR_bits
+};
+
 static const gp_register_t p16f18854_CWG3AS0     = {
   "CWG3AS0",
   0x0692,
@@ -74310,6 +83575,13 @@
   p16f18854_CWG3AS0_bits
 };
 
+static const gp_register_t p18f25k83_CWG3AS0     = {
+  "CWG3AS0",
+  0x3F46,
+  6,
+  p18f25k83_CWG3AS0_bits
+};
+
 static const gp_register_t p16f18854_CWG3AS1     = {
   "CWG3AS1",
   0x0693,
@@ -74317,6 +83589,20 @@
   p16f18854_CWG3AS1_bits
 };
 
+static const gp_register_t p18f25k83_CWG3AS1     = {
+  "CWG3AS1",
+  0x3F47,
+  7,
+  p18f25k83_CWG3AS1_bits
+};
+
+static const gp_register_t p18f25k83_CWG3CLK     = {
+  "CWG3CLK",
+  0x3F40,
+  1,
+  p18f25k83_CWG3CLK_bits
+};
+
 static const gp_register_t p16f18854_CWG3CLKCON  = {
   "CWG3CLKCON",
   0x068C,
@@ -74331,6 +83617,13 @@
   p16f18854_CWG3CON0_bits
 };
 
+static const gp_register_t p18f25k83_CWG3CON0    = {
+  "CWG3CON0",
+  0x3F44,
+  5,
+  p18f25k83_CWG3CON0_bits
+};
+
 static const gp_register_t p16f18854_CWG3CON1    = {
   "CWG3CON1",
   0x0691,
@@ -74338,6 +83631,13 @@
   p16f18854_CWG3CON1_bits
 };
 
+static const gp_register_t p18f25k83_CWG3CON1    = {
+  "CWG3CON1",
+  0x3F45,
+  5,
+  p18f25k83_CWG3CON1_bits
+};
+
 static const gp_register_t p16f18854_CWG3DBF     = {
   "CWG3DBF",
   0x068F,
@@ -74345,6 +83645,13 @@
   p16f18854_CWG3DBF_bits
 };
 
+static const gp_register_t p18f25k83_CWG3DBF     = {
+  "CWG3DBF",
+  0x3F43,
+  6,
+  p18f25k83_CWG3DBF_bits
+};
+
 static const gp_register_t p16f18854_CWG3DBR     = {
   "CWG3DBR",
   0x068E,
@@ -74352,6 +83659,20 @@
   p16f18854_CWG3DBR_bits
 };
 
+static const gp_register_t p18f25k83_CWG3DBR     = {
+  "CWG3DBR",
+  0x3F42,
+  6,
+  p18f25k83_CWG3DBR_bits
+};
+
+static const gp_register_t p18f25k83_CWG3INPPS   = {
+  "CWG3INPPS",
+  0x3AD7,
+  0,
+  NULL
+};
+
 static const gp_register_t p16f18854_CWG3ISM     = {
   "CWG3ISM",
   0x068D,
@@ -74359,6 +83680,13 @@
   p16f18854_CWG3ISM_bits
 };
 
+static const gp_register_t p18f25k83_CWG3ISM     = {
+  "CWG3ISM",
+  0x3F41,
+  4,
+  p18f25k83_CWG3ISM_bits
+};
+
 static const gp_register_t p16f18854_CWG3PPS     = {
   "CWG3PPS",
   0x0EB3,
@@ -74380,6 +83708,13 @@
   p16f18854_CWG3STR_bits
 };
 
+static const gp_register_t p18f25k83_CWG3STR     = {
+  "CWG3STR",
+  0x3F48,
+  8,
+  p18f25k83_CWG3STR_bits
+};
+
 static const gp_register_t p16f1614_CWGINPPS     = {
   "CWGINPPS",
   0x0E17,
@@ -74464,6 +83799,13 @@
   p18f24k40_DAC1CON0_bits
 };
 
+static const gp_register_t p18f25k83_DAC1CON0    = {
+  "DAC1CON0",
+  0x3E9E,
+  6,
+  p18f25k83_DAC1CON0_bits
+};
+
 static const gp_register_t p18f65k40_DAC1CON0    = {
   "DAC1CON0",
   0x0EC6,
@@ -74499,6 +83841,13 @@
   p18f24k40_DAC1CON1_bits
 };
 
+static const gp_register_t p18f25k83_DAC1CON1    = {
+  "DAC1CON1",
+  0x3E9C,
+  5,
+  p18f25k83_DAC1CON1_bits
+};
+
 static const gp_register_t p18f65k40_DAC1CON1    = {
   "DAC1CON1",
   0x0EC7,
@@ -75010,6 +84359,342 @@
   p18f2331_DFLTCON_bits
 };
 
+static const gp_register_t p18f25k83_DMA1AIRQ    = {
+  "DMA1AIRQ",
+  0x3BFE,
+  8,
+  p18f25k83_DMA1AIRQ_bits
+};
+
+static const gp_register_t p18f25k83_DMA1BUF     = {
+  "DMA1BUF",
+  0x3BE9,
+  8,
+  p18f25k83_DMA1BUF_bits
+};
+
+static const gp_register_t p18f25k83_DMA1CON0    = {
+  "DMA1CON0",
+  0x3BFC,
+  5,
+  p18f25k83_DMA1CON0_bits
+};
+
+static const gp_register_t p18f25k83_DMA1CON1    = {
+  "DMA1CON1",
+  0x3BFD,
+  2,
+  p18f25k83_DMA1CON1_bits
+};
+
+static const gp_register_t p18f25k83_DMA1DCNTH   = {
+  "DMA1DCNTH",
+  0x3BEB,
+  4,
+  p18f25k83_DMA1DCNTH_bits
+};
+
+static const gp_register_t p18f25k83_DMA1DCNTL   = {
+  "DMA1DCNTL",
+  0x3BEA,
+  8,
+  p18f25k83_DMA1DCNTL_bits
+};
+
+static const gp_register_t p18f25k83_DMA1DPTRH   = {
+  "DMA1DPTRH",
+  0x3BED,
+  8,
+  p18f25k83_DMA1DPTRH_bits
+};
+
+static const gp_register_t p18f25k83_DMA1DPTRL   = {
+  "DMA1DPTRL",
+  0x3BEC,
+  8,
+  p18f25k83_DMA1DPTRL_bits
+};
+
+static const gp_register_t p18f25k83_DMA1DSAH    = {
+  "DMA1DSAH",
+  0x3BF1,
+  8,
+  p18f25k83_DMA1DSAH_bits
+};
+
+static const gp_register_t p18f25k83_DMA1DSAL    = {
+  "DMA1DSAL",
+  0x3BF0,
+  8,
+  p18f25k83_DMA1DSAL_bits
+};
+
+static const gp_register_t p18f25k83_DMA1DSZH    = {
+  "DMA1DSZH",
+  0x3BEF,
+  4,
+  p18f25k83_DMA1DSZH_bits
+};
+
+static const gp_register_t p18f25k83_DMA1DSZL    = {
+  "DMA1DSZL",
+  0x3BEE,
+  8,
+  p18f25k83_DMA1DSZL_bits
+};
+
+static const gp_register_t p18f25k83_DMA1PR      = {
+  "DMA1PR",
+  0x39F3,
+  3,
+  p18f25k83_DMA1PR_bits
+};
+
+static const gp_register_t p18f25k83_DMA1SCNTH   = {
+  "DMA1SCNTH",
+  0x3BF3,
+  4,
+  p18f25k83_DMA1SCNTH_bits
+};
+
+static const gp_register_t p18f25k83_DMA1SCNTL   = {
+  "DMA1SCNTL",
+  0x3BF2,
+  8,
+  p18f25k83_DMA1SCNTL_bits
+};
+
+static const gp_register_t p18f25k83_DMA1SIRQ    = {
+  "DMA1SIRQ",
+  0x3BFF,
+  8,
+  p18f25k83_DMA1SIRQ_bits
+};
+
+static const gp_register_t p18f25k83_DMA1SPTRH   = {
+  "DMA1SPTRH",
+  0x3BF5,
+  8,
+  p18f25k83_DMA1SPTRH_bits
+};
+
+static const gp_register_t p18f25k83_DMA1SPTRL   = {
+  "DMA1SPTRL",
+  0x3BF4,
+  8,
+  p18f25k83_DMA1SPTRL_bits
+};
+
+static const gp_register_t p18f25k83_DMA1SPTRU   = {
+  "DMA1SPTRU",
+  0x3BF6,
+  6,
+  p18f25k83_DMA1SPTRU_bits
+};
+
+static const gp_register_t p18f25k83_DMA1SSAH    = {
+  "DMA1SSAH",
+  0x3BFA,
+  8,
+  p18f25k83_DMA1SSAH_bits
+};
+
+static const gp_register_t p18f25k83_DMA1SSAL    = {
+  "DMA1SSAL",
+  0x3BF9,
+  8,
+  p18f25k83_DMA1SSAL_bits
+};
+
+static const gp_register_t p18f25k83_DMA1SSAU    = {
+  "DMA1SSAU",
+  0x3BFB,
+  6,
+  p18f25k83_DMA1SSAU_bits
+};
+
+static const gp_register_t p18f25k83_DMA1SSZH    = {
+  "DMA1SSZH",
+  0x3BF8,
+  4,
+  p18f25k83_DMA1SSZH_bits
+};
+
+static const gp_register_t p18f25k83_DMA1SSZL    = {
+  "DMA1SSZL",
+  0x3BF7,
+  8,
+  p18f25k83_DMA1SSZL_bits
+};
+
+static const gp_register_t p18f25k83_DMA2AIRQ    = {
+  "DMA2AIRQ",
+  0x3BDE,
+  8,
+  p18f25k83_DMA2AIRQ_bits
+};
+
+static const gp_register_t p18f25k83_DMA2BUF     = {
+  "DMA2BUF",
+  0x3BC9,
+  8,
+  p18f25k83_DMA2BUF_bits
+};
+
+static const gp_register_t p18f25k83_DMA2CON0    = {
+  "DMA2CON0",
+  0x3BDC,
+  5,
+  p18f25k83_DMA2CON0_bits
+};
+
+static const gp_register_t p18f25k83_DMA2CON1    = {
+  "DMA2CON1",
+  0x3BDD,
+  2,
+  p18f25k83_DMA2CON1_bits
+};
+
+static const gp_register_t p18f25k83_DMA2DCNTH   = {
+  "DMA2DCNTH",
+  0x3BCB,
+  4,
+  p18f25k83_DMA2DCNTH_bits
+};
+
+static const gp_register_t p18f25k83_DMA2DCNTL   = {
+  "DMA2DCNTL",
+  0x3BCA,
+  8,
+  p18f25k83_DMA2DCNTL_bits
+};
+
+static const gp_register_t p18f25k83_DMA2DPTRH   = {
+  "DMA2DPTRH",
+  0x3BCD,
+  8,
+  p18f25k83_DMA2DPTRH_bits
+};
+
+static const gp_register_t p18f25k83_DMA2DPTRL   = {
+  "DMA2DPTRL",
+  0x3BCC,
+  8,
+  p18f25k83_DMA2DPTRL_bits
+};
+
+static const gp_register_t p18f25k83_DMA2DSAH    = {
+  "DMA2DSAH",
+  0x3BD1,
+  8,
+  p18f25k83_DMA2DSAH_bits
+};
+
+static const gp_register_t p18f25k83_DMA2DSAL    = {
+  "DMA2DSAL",
+  0x3BD0,
+  8,
+  p18f25k83_DMA2DSAL_bits
+};
+
+static const gp_register_t p18f25k83_DMA2DSZH    = {
+  "DMA2DSZH",
+  0x3BCF,
+  4,
+  p18f25k83_DMA2DSZH_bits
+};
+
+static const gp_register_t p18f25k83_DMA2DSZL    = {
+  "DMA2DSZL",
+  0x3BCE,
+  8,
+  p18f25k83_DMA2DSZL_bits
+};
+
+static const gp_register_t p18f25k83_DMA2PR      = {
+  "DMA2PR",
+  0x39F4,
+  3,
+  p18f25k83_DMA2PR_bits
+};
+
+static const gp_register_t p18f25k83_DMA2SCNTH   = {
+  "DMA2SCNTH",
+  0x3BD3,
+  4,
+  p18f25k83_DMA2SCNTH_bits
+};
+
+static const gp_register_t p18f25k83_DMA2SCNTL   = {
+  "DMA2SCNTL",
+  0x3BD2,
+  8,
+  p18f25k83_DMA2SCNTL_bits
+};
+
+static const gp_register_t p18f25k83_DMA2SIRQ    = {
+  "DMA2SIRQ",
+  0x3BDF,
+  8,
+  p18f25k83_DMA2SIRQ_bits
+};
+
+static const gp_register_t p18f25k83_DMA2SPTRH   = {
+  "DMA2SPTRH",
+  0x3BD5,
+  8,
+  p18f25k83_DMA2SPTRH_bits
+};
+
+static const gp_register_t p18f25k83_DMA2SPTRL   = {
+  "DMA2SPTRL",
+  0x3BD4,
+  8,
+  p18f25k83_DMA2SPTRL_bits
+};
+
+static const gp_register_t p18f25k83_DMA2SPTRU   = {
+  "DMA2SPTRU",
+  0x3BD6,
+  6,
+  p18f25k83_DMA2SPTRU_bits
+};
+
+static const gp_register_t p18f25k83_DMA2SSAH    = {
+  "DMA2SSAH",
+  0x3BDA,
+  8,
+  p18f25k83_DMA2SSAH_bits
+};
+
+static const gp_register_t p18f25k83_DMA2SSAL    = {
+  "DMA2SSAL",
+  0x3BD9,
+  8,
+  p18f25k83_DMA2SSAL_bits
+};
+
+static const gp_register_t p18f25k83_DMA2SSAU    = {
+  "DMA2SSAU",
+  0x3BDB,
+  6,
+  p18f25k83_DMA2SSAU_bits
+};
+
+static const gp_register_t p18f25k83_DMA2SSZH    = {
+  "DMA2SSZH",
+  0x3BD8,
+  4,
+  p18f25k83_DMA2SSZH_bits
+};
+
+static const gp_register_t p18f25k83_DMA2SSZL    = {
+  "DMA2SSZL",
+  0x3BD7,
+  8,
+  p18f25k83_DMA2SSZL_bits
+};
+
 static const gp_register_t p18f24j11_DMABCH      = {
   "DMABCH",
   0x0F66,
@@ -75192,6 +84877,13 @@
   p18f25k80_ECANCON_bits
 };
 
+static const gp_register_t p18f25k83_ECANCON     = {
+  "ECANCON",
+  0x3F91,
+  8,
+  p18f25k83_ECANCON_bits
+};
+
 static const gp_register_t p18f13k22_ECCP1AS     = {
   "ECCP1AS",
   0x0FB6,
@@ -76361,6 +86053,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_FSR0H       = {
+  "FSR0H",
+  0x3FEA,
+  0,
+  NULL
+};
+
 static const gp_register_t p12f1501_FSR0H_SHAD   = {
   "FSR0H_SHAD",
   0x0FE9,
@@ -76375,6 +86074,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_FSR0H_SHAD  = {
+  "FSR0H_SHAD",
+  0x388A,
+  0,
+  NULL
+};
+
 static const gp_register_t p12f1501_FSR0L        = {
   "FSR0L",
   0x0004,
@@ -76389,6 +86095,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_FSR0L       = {
+  "FSR0L",
+  0x3FE9,
+  0,
+  NULL
+};
+
 static const gp_register_t p12f1501_FSR0L_SHAD   = {
   "FSR0L_SHAD",
   0x0FE8,
@@ -76403,6 +86116,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_FSR0SH      = {
+  "FSR0SH",
+  0x3889,
+  0,
+  NULL
+};
+
 static const gp_register_t p12f1571_FSR0_SHAD    = {
   "FSR0_SHAD",
   0x0FE8,
@@ -76438,6 +86158,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_FSR1H       = {
+  "FSR1H",
+  0x3FE2,
+  0,
+  NULL
+};
+
 static const gp_register_t p12f1501_FSR1H_SHAD   = {
   "FSR1H_SHAD",
   0x0FEB,
@@ -76452,6 +86179,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_FSR1H_SHAD  = {
+  "FSR1H_SHAD",
+  0x388C,
+  0,
+  NULL
+};
+
 static const gp_register_t p12f1501_FSR1L        = {
   "FSR1L",
   0x0006,
@@ -76466,6 +86200,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_FSR1L       = {
+  "FSR1L",
+  0x3FE1,
+  0,
+  NULL
+};
+
 static const gp_register_t p12f1501_FSR1L_SHAD   = {
   "FSR1L_SHAD",
   0x0FEA,
@@ -76480,6 +86221,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_FSR1SH      = {
+  "FSR1SH",
+  0x388B,
+  0,
+  NULL
+};
+
 static const gp_register_t p12f1571_FSR1_SHAD    = {
   "FSR1_SHAD",
   0x0FEA,
@@ -76501,6 +86249,20 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_FSR2H       = {
+  "FSR2H",
+  0x3FDA,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_FSR2H_SHAD  = {
+  "FSR2H_SHAD",
+  0x388E,
+  0,
+  NULL
+};
+
 static const gp_register_t p18c242_FSR2L         = {
   "FSR2L",
   0x0FD9,
@@ -76508,6 +86270,20 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_FSR2L       = {
+  "FSR2L",
+  0x3FD9,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_FSR2SH      = {
+  "FSR2SH",
+  0x388D,
+  0,
+  NULL
+};
+
 static const gp_register_t p16f753_FVR1CON0      = {
   "FVR1CON0",
   0x0090,
@@ -76620,6 +86396,13 @@
   p18f24k40_FVRCON_bits
 };
 
+static const gp_register_t p18f25k83_FVRCON      = {
+  "FVRCON",
+  0x3EC1,
+  8,
+  p18f25k83_FVRCON_bits
+};
+
 static const gp_register_t p18f65k40_FVRCON      = {
   "FVRCON",
   0x0EC4,
@@ -76795,6 +86578,13 @@
   p18f24k40_HLVDCON0_bits
 };
 
+static const gp_register_t p18f25k83_HLVDCON0    = {
+  "HLVDCON0",
+  0x3EC9,
+  5,
+  p18f25k83_HLVDCON0_bits
+};
+
 static const gp_register_t p18f65k40_HLVDCON0    = {
   "HLVDCON0",
   0x0EC2,
@@ -76809,6 +86599,13 @@
   p18f24k40_HLVDCON1_bits
 };
 
+static const gp_register_t p18f25k83_HLVDCON1    = {
+  "HLVDCON1",
+  0x3ECA,
+  4,
+  p18f25k83_HLVDCON1_bits
+};
+
 static const gp_register_t p18f65k40_HLVDCON1    = {
   "HLVDCON1",
   0x0EC3,
@@ -76823,6 +86620,300 @@
   p16f19195_HOURS_bits
 };
 
+static const gp_register_t p18f25k83_I2C1ADB0    = {
+  "I2C1ADB0",
+  0x3D6D,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_I2C1ADB1    = {
+  "I2C1ADB1",
+  0x3D6E,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_I2C1ADR0    = {
+  "I2C1ADR0",
+  0x3D6F,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_I2C1ADR1    = {
+  "I2C1ADR1",
+  0x3D70,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_I2C1ADR2    = {
+  "I2C1ADR2",
+  0x3D71,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_I2C1ADR3    = {
+  "I2C1ADR3",
+  0x3D72,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_I2C1BTO     = {
+  "I2C1BTO",
+  0x3D7C,
+  3,
+  p18f25k83_I2C1BTO_bits
+};
+
+static const gp_register_t p18f25k83_I2C1CLK     = {
+  "I2C1CLK",
+  0x3D7B,
+  4,
+  p18f25k83_I2C1CLK_bits
+};
+
+static const gp_register_t p18f25k83_I2C1CNT     = {
+  "I2C1CNT",
+  0x3D6C,
+  8,
+  p18f25k83_I2C1CNT_bits
+};
+
+static const gp_register_t p18f25k83_I2C1CON0    = {
+  "I2C1CON0",
+  0x3D73,
+  8,
+  p18f25k83_I2C1CON0_bits
+};
+
+static const gp_register_t p18f25k83_I2C1CON1    = {
+  "I2C1CON1",
+  0x3D74,
+  7,
+  p18f25k83_I2C1CON1_bits
+};
+
+static const gp_register_t p18f25k83_I2C1CON2    = {
+  "I2C1CON2",
+  0x3D75,
+  8,
+  p18f25k83_I2C1CON2_bits
+};
+
+static const gp_register_t p18f25k83_I2C1ERR     = {
+  "I2C1ERR",
+  0x3D76,
+  6,
+  p18f25k83_I2C1ERR_bits
+};
+
+static const gp_register_t p18f25k83_I2C1PIE     = {
+  "I2C1PIE",
+  0x3D7A,
+  7,
+  p18f25k83_I2C1PIE_bits
+};
+
+static const gp_register_t p18f25k83_I2C1PIR     = {
+  "I2C1PIR",
+  0x3D79,
+  7,
+  p18f25k83_I2C1PIR_bits
+};
+
+static const gp_register_t p18f25k83_I2C1RXB     = {
+  "I2C1RXB",
+  0x3D6A,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_I2C1SCLPPS  = {
+  "I2C1SCLPPS",
+  0x3AE3,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_I2C1SDAPPS  = {
+  "I2C1SDAPPS",
+  0x3AE4,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_I2C1STAT0   = {
+  "I2C1STAT0",
+  0x3D77,
+  5,
+  p18f25k83_I2C1STAT0_bits
+};
+
+static const gp_register_t p18f25k83_I2C1STAT1   = {
+  "I2C1STAT1",
+  0x3D78,
+  5,
+  p18f25k83_I2C1STAT1_bits
+};
+
+static const gp_register_t p18f25k83_I2C1TXB     = {
+  "I2C1TXB",
+  0x3D6B,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_I2C2ADB0    = {
+  "I2C2ADB0",
+  0x3D57,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_I2C2ADB1    = {
+  "I2C2ADB1",
+  0x3D58,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_I2C2ADR0    = {
+  "I2C2ADR0",
+  0x3D59,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_I2C2ADR1    = {
+  "I2C2ADR1",
+  0x3D5A,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_I2C2ADR2    = {
+  "I2C2ADR2",
+  0x3D5B,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_I2C2ADR3    = {
+  "I2C2ADR3",
+  0x3D5C,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_I2C2BTO     = {
+  "I2C2BTO",
+  0x3D66,
+  3,
+  p18f25k83_I2C2BTO_bits
+};
+
+static const gp_register_t p18f25k83_I2C2CLK     = {
+  "I2C2CLK",
+  0x3D65,
+  4,
+  p18f25k83_I2C2CLK_bits
+};
+
+static const gp_register_t p18f25k83_I2C2CNT     = {
+  "I2C2CNT",
+  0x3D56,
+  8,
+  p18f25k83_I2C2CNT_bits
+};
+
+static const gp_register_t p18f25k83_I2C2CON0    = {
+  "I2C2CON0",
+  0x3D5D,
+  8,
+  p18f25k83_I2C2CON0_bits
+};
+
+static const gp_register_t p18f25k83_I2C2CON1    = {
+  "I2C2CON1",
+  0x3D5E,
+  7,
+  p18f25k83_I2C2CON1_bits
+};
+
+static const gp_register_t p18f25k83_I2C2CON2    = {
+  "I2C2CON2",
+  0x3D5F,
+  8,
+  p18f25k83_I2C2CON2_bits
+};
+
+static const gp_register_t p18f25k83_I2C2ERR     = {
+  "I2C2ERR",
+  0x3D60,
+  6,
+  p18f25k83_I2C2ERR_bits
+};
+
+static const gp_register_t p18f25k83_I2C2PIE     = {
+  "I2C2PIE",
+  0x3D64,
+  7,
+  p18f25k83_I2C2PIE_bits
+};
+
+static const gp_register_t p18f25k83_I2C2PIR     = {
+  "I2C2PIR",
+  0x3D63,
+  7,
+  p18f25k83_I2C2PIR_bits
+};
+
+static const gp_register_t p18f25k83_I2C2RXB     = {
+  "I2C2RXB",
+  0x3D54,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_I2C2SCLPPS  = {
+  "I2C2SCLPPS",
+  0x3AE5,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_I2C2SDAPPS  = {
+  "I2C2SDAPPS",
+  0x3AE6,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_I2C2STAT0   = {
+  "I2C2STAT0",
+  0x3D61,
+  5,
+  p18f25k83_I2C2STAT0_bits
+};
+
+static const gp_register_t p18f25k83_I2C2STAT1   = {
+  "I2C2STAT1",
+  0x3D62,
+  5,
+  p18f25k83_I2C2STAT1_bits
+};
+
+static const gp_register_t p18f25k83_I2C2TXB     = {
+  "I2C2TXB",
+  0x3D55,
+  0,
+  NULL
+};
+
 static const gp_register_t p16f527_IBSR          = {
   "IBSR",
   0x0068,
@@ -76914,6 +87005,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_INDF0       = {
+  "INDF0",
+  0x3FEF,
+  0,
+  NULL
+};
+
 static const gp_register_t p12f1501_INDF1        = {
   "INDF1",
   0x0001,
@@ -76935,6 +87033,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_INDF1       = {
+  "INDF1",
+  0x3FE7,
+  0,
+  NULL
+};
+
 static const gp_register_t p18c242_INDF2         = {
   "INDF2",
   0x0FDF,
@@ -76942,6 +87047,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_INDF2       = {
+  "INDF2",
+  0x3FDF,
+  0,
+  NULL
+};
+
 static const gp_register_t p16f1773_INLVE        = {
   "INLVE",
   0x0390,
@@ -77005,6 +87117,13 @@
   p18f24k40_INLVLA_bits
 };
 
+static const gp_register_t p18f25k83_INLVLA      = {
+  "INLVLA",
+  0x3A44,
+  8,
+  p18f25k83_INLVLA_bits
+};
+
 static const gp_register_t p18f65k40_INLVLA      = {
   "INLVLA",
   0x0E8E,
@@ -77061,6 +87180,13 @@
   p18f24k40_INLVLB_bits
 };
 
+static const gp_register_t p18f25k83_INLVLB      = {
+  "INLVLB",
+  0x3A54,
+  8,
+  p18f25k83_INLVLB_bits
+};
+
 static const gp_register_t p18f65k40_INLVLB      = {
   "INLVLB",
   0x0E96,
@@ -77110,6 +87236,13 @@
   p18f24k40_INLVLC_bits
 };
 
+static const gp_register_t p18f25k83_INLVLC      = {
+  "INLVLC",
+  0x3A64,
+  8,
+  p18f25k83_INLVLC_bits
+};
+
 static const gp_register_t p18f65k40_INLVLC      = {
   "INLVLC",
   0x0E9E,
@@ -77215,6 +87348,13 @@
   p18f24k40_INLVLE_bits
 };
 
+static const gp_register_t p18f25k83_INLVLE      = {
+  "INLVLE",
+  0x3A84,
+  1,
+  p18f25k83_INLVLE_bits
+};
+
 static const gp_register_t p18f45k40_INLVLE      = {
   "INLVLE",
   0x0F2A,
@@ -77278,6 +87418,13 @@
   p18f24k40_INT0PPS_bits
 };
 
+static const gp_register_t p18f25k83_INT0PPS     = {
+  "INT0PPS",
+  0x3AC0,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_INT0PPS     = {
   "INT0PPS",
   0x0DF0,
@@ -77292,6 +87439,13 @@
   p18f24k40_INT1PPS_bits
 };
 
+static const gp_register_t p18f25k83_INT1PPS     = {
+  "INT1PPS",
+  0x3AC1,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_INT1PPS     = {
   "INT1PPS",
   0x0DF1,
@@ -77306,6 +87460,13 @@
   p18f24k40_INT2PPS_bits
 };
 
+static const gp_register_t p18f25k83_INT2PPS     = {
+  "INT2PPS",
+  0x3AC2,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_INT2PPS     = {
   "INT2PPS",
   0x0DF2,
@@ -77474,6 +87635,13 @@
   ps500_INTCON_bits
 };
 
+static const gp_register_t p18f25k83_INTCON0     = {
+  "INTCON0",
+  0x3FD2,
+  6,
+  p18f25k83_INTCON0_bits
+};
+
 static const gp_register_t p16f527_INTCON1       = {
   "INTCON1",
   0x0065,
@@ -77495,6 +87663,13 @@
   p18c242_INTCON1_bits
 };
 
+static const gp_register_t p18f25k83_INTCON1     = {
+  "INTCON1",
+  0x3FD3,
+  2,
+  p18f25k83_INTCON1_bits
+};
+
 static const gp_register_t p18c242_INTCON2       = {
   "INTCON2",
   0x0FF1,
@@ -77740,6 +87915,13 @@
   p18f24k40_IOCAF_bits
 };
 
+static const gp_register_t p18f25k83_IOCAF       = {
+  "IOCAF",
+  0x3A47,
+  8,
+  p18f25k83_IOCAF_bits
+};
+
 static const gp_register_t p10f320_IOCAN         = {
   "IOCAN",
   0x001B,
@@ -77803,6 +87985,13 @@
   p18f24k40_IOCAN_bits
 };
 
+static const gp_register_t p18f25k83_IOCAN       = {
+  "IOCAN",
+  0x3A46,
+  8,
+  p18f25k83_IOCAN_bits
+};
+
 static const gp_register_t p10f320_IOCAP         = {
   "IOCAP",
   0x001A,
@@ -77866,6 +88055,13 @@
   p18f24k40_IOCAP_bits
 };
 
+static const gp_register_t p18f25k83_IOCAP       = {
+  "IOCAP",
+  0x3A45,
+  8,
+  p18f25k83_IOCAP_bits
+};
+
 static const gp_register_t p16c717_IOCB          = {
   "IOCB",
   0x0096,
@@ -77957,6 +88153,13 @@
   p18f24k40_IOCBF_bits
 };
 
+static const gp_register_t p18f25k83_IOCBF       = {
+  "IOCBF",
+  0x3A57,
+  8,
+  p18f25k83_IOCBF_bits
+};
+
 static const gp_register_t p18f65k40_IOCBF       = {
   "IOCBF",
   0x0E93,
@@ -78006,6 +88209,13 @@
   p18f24k40_IOCBN_bits
 };
 
+static const gp_register_t p18f25k83_IOCBN       = {
+  "IOCBN",
+  0x3A56,
+  8,
+  p18f25k83_IOCBN_bits
+};
+
 static const gp_register_t p18f65k40_IOCBN       = {
   "IOCBN",
   0x0E94,
@@ -78055,6 +88265,13 @@
   p18f24k40_IOCBP_bits
 };
 
+static const gp_register_t p18f25k83_IOCBP       = {
+  "IOCBP",
+  0x3A55,
+  8,
+  p18f25k83_IOCBP_bits
+};
+
 static const gp_register_t p18f65k40_IOCBP       = {
   "IOCBP",
   0x0E95,
@@ -78118,6 +88335,13 @@
   p18f24k40_IOCCF_bits
 };
 
+static const gp_register_t p18f25k83_IOCCF       = {
+  "IOCCF",
+  0x3A67,
+  8,
+  p18f25k83_IOCCF_bits
+};
+
 static const gp_register_t p18f65k40_IOCCF       = {
   "IOCCF",
   0x0E9B,
@@ -78174,6 +88398,13 @@
   p18f24k40_IOCCN_bits
 };
 
+static const gp_register_t p18f25k83_IOCCN       = {
+  "IOCCN",
+  0x3A66,
+  8,
+  p18f25k83_IOCCN_bits
+};
+
 static const gp_register_t p18f65k40_IOCCN       = {
   "IOCCN",
   0x0E9C,
@@ -78230,6 +88461,13 @@
   p18f24k40_IOCCP_bits
 };
 
+static const gp_register_t p18f25k83_IOCCP       = {
+  "IOCCP",
+  0x3A65,
+  8,
+  p18f25k83_IOCCP_bits
+};
+
 static const gp_register_t p18f65k40_IOCCP       = {
   "IOCCP",
   0x0E9D,
@@ -78272,6 +88510,13 @@
   p18f24k40_IOCEF_bits
 };
 
+static const gp_register_t p18f25k83_IOCEF       = {
+  "IOCEF",
+  0x3A87,
+  1,
+  p18f25k83_IOCEF_bits
+};
+
 static const gp_register_t p18f65k40_IOCEF       = {
   "IOCEF",
   0x0EA8,
@@ -78314,6 +88559,13 @@
   p18f24k40_IOCEN_bits
 };
 
+static const gp_register_t p18f25k83_IOCEN       = {
+  "IOCEN",
+  0x3A86,
+  1,
+  p18f25k83_IOCEN_bits
+};
+
 static const gp_register_t p18f65k40_IOCEN       = {
   "IOCEN",
   0x0EA9,
@@ -78356,6 +88608,13 @@
   p18f24k40_IOCEP_bits
 };
 
+static const gp_register_t p18f25k83_IOCEP       = {
+  "IOCEP",
+  0x3A85,
+  1,
+  p18f25k83_IOCEP_bits
+};
+
 static const gp_register_t p18f65k40_IOCEP       = {
   "IOCEP",
   0x0EAA,
@@ -78433,6 +88692,13 @@
   p18f24k40_IPR0_bits
 };
 
+static const gp_register_t p18f25k83_IPR0        = {
+  "IPR0",
+  0x3980,
+  8,
+  p18f25k83_IPR0_bits
+};
+
 static const gp_register_t p18f65k40_IPR0        = {
   "IPR0",
   0x0E1F,
@@ -78489,6 +88755,13 @@
   p18f25k80_IPR1_bits
 };
 
+static const gp_register_t p18f25k83_IPR1        = {
+  "IPR1",
+  0x3981,
+  8,
+  p18f25k83_IPR1_bits
+};
+
 static const gp_register_t p18f4455_IPR1         = {
   "IPR1",
   0x0F9F,
@@ -78699,6 +88972,13 @@
   p18f25k80_IPR2_bits
 };
 
+static const gp_register_t p18f25k83_IPR2        = {
+  "IPR2",
+  0x3982,
+  8,
+  p18f25k83_IPR2_bits
+};
+
 static const gp_register_t p18f448_IPR2          = {
   "IPR2",
   0x0FA2,
@@ -78839,6 +89119,13 @@
   p18f25k80_IPR3_bits
 };
 
+static const gp_register_t p18f25k83_IPR3        = {
+  "IPR3",
+  0x3983,
+  8,
+  p18f25k83_IPR3_bits
+};
+
 static const gp_register_t p18f26k40_IPR3        = {
   "IPR3",
   0x0EBD,
@@ -78951,6 +89238,13 @@
   p18f25k80_IPR4_bits
 };
 
+static const gp_register_t p18f25k83_IPR4        = {
+  "IPR4",
+  0x3984,
+  8,
+  p18f25k83_IPR4_bits
+};
+
 static const gp_register_t p18f26j13_IPR4        = {
   "IPR4",
   0x0F90,
@@ -79007,6 +89301,13 @@
   p18f25k80_IPR5_bits
 };
 
+static const gp_register_t p18f25k83_IPR5        = {
+  "IPR5",
+  0x3985,
+  8,
+  p18f25k83_IPR5_bits
+};
+
 static const gp_register_t p18f26j13_IPR5        = {
   "IPR5",
   0x0F99,
@@ -79056,6 +89357,13 @@
   p18f24k40_IPR6_bits
 };
 
+static const gp_register_t p18f25k83_IPR6        = {
+  "IPR6",
+  0x3986,
+  8,
+  p18f25k83_IPR6_bits
+};
+
 static const gp_register_t p18f65j94_IPR6        = {
   "IPR6",
   0x0FA9,
@@ -79084,6 +89392,13 @@
   p18f24k40_IPR7_bits
 };
 
+static const gp_register_t p18f25k83_IPR7        = {
+  "IPR7",
+  0x3987,
+  8,
+  p18f25k83_IPR7_bits
+};
+
 static const gp_register_t p18f65k40_IPR7        = {
   "IPR7",
   0x0E26,
@@ -79091,6 +89406,13 @@
   p18f65k40_IPR7_bits
 };
 
+static const gp_register_t p18f25k83_IPR8        = {
+  "IPR8",
+  0x3988,
+  8,
+  p18f25k83_IPR8_bits
+};
+
 static const gp_register_t p18f65k40_IPR8        = {
   "IPR8",
   0x0E27,
@@ -79098,6 +89420,13 @@
   p18f65k40_IPR8_bits
 };
 
+static const gp_register_t p18f25k83_IPR9        = {
+  "IPR9",
+  0x3989,
+  7,
+  p18f25k83_IPR9_bits
+};
+
 static const gp_register_t p18f65k40_IPR9        = {
   "IPR9",
   0x0E28,
@@ -79105,6 +89434,13 @@
   p18f65k40_IPR9_bits
 };
 
+static const gp_register_t p18f25k83_ISRPR       = {
+  "ISRPR",
+  0x39F1,
+  3,
+  p18f25k83_ISRPR_bits
+};
+
 static const gp_register_t p16f527_ISTATUS       = {
   "ISTATUS",
   0x0066,
@@ -79119,6 +89455,55 @@
   p16f570_ISTATUS_bits
 };
 
+static const gp_register_t p18f25k83_IVTADH      = {
+  "IVTADH",
+  0x389E,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_IVTADL      = {
+  "IVTADL",
+  0x389D,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_IVTADU      = {
+  "IVTADU",
+  0x389F,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_IVTBASEH    = {
+  "IVTBASEH",
+  0x3FD6,
+  8,
+  p18f25k83_IVTBASEH_bits
+};
+
+static const gp_register_t p18f25k83_IVTBASEL    = {
+  "IVTBASEL",
+  0x3FD5,
+  8,
+  p18f25k83_IVTBASEL_bits
+};
+
+static const gp_register_t p18f25k83_IVTBASEU    = {
+  "IVTBASEU",
+  0x3FD7,
+  5,
+  p18f25k83_IVTBASEU_bits
+};
+
+static const gp_register_t p18f25k83_IVTLOCK     = {
+  "IVTLOCK",
+  0x3FD4,
+  1,
+  p18f25k83_IVTLOCK_bits
+};
+
 static const gp_register_t p16f527_IW            = {
   "IW",
   0x0061,
@@ -79266,6 +89651,13 @@
   p18f24k40_LATA_bits
 };
 
+static const gp_register_t p18f25k83_LATA        = {
+  "LATA",
+  0x3FBA,
+  8,
+  p18f25k83_LATA_bits
+};
+
 static const gp_register_t p18f65k40_LATA        = {
   "LATA",
   0x0F79,
@@ -79350,6 +89742,13 @@
   p18f24k40_LATB_bits
 };
 
+static const gp_register_t p18f25k83_LATB        = {
+  "LATB",
+  0x3FBB,
+  8,
+  p18f25k83_LATB_bits
+};
+
 static const gp_register_t p18f65k40_LATB        = {
   "LATB",
   0x0F7A,
@@ -79441,6 +89840,13 @@
   p18f24k40_LATC_bits
 };
 
+static const gp_register_t p18f25k83_LATC        = {
+  "LATC",
+  0x3FBC,
+  8,
+  p18f25k83_LATC_bits
+};
+
 static const gp_register_t p18f65k40_LATC        = {
   "LATC",
   0x0F7B,
@@ -82234,6 +92640,13 @@
   p18f66j60_MACON4_bits
 };
 
+static const gp_register_t p18f25k83_MAINPR      = {
+  "MAINPR",
+  0x39F2,
+  3,
+  p18f25k83_MAINPR_bits
+};
+
 static const gp_register_t p18f66j60_MAIPGH      = {
   "MAIPGH",
   0x0EA7,
@@ -82290,6 +92703,20 @@
   p16f1773_MD1CARH_bits
 };
 
+static const gp_register_t p18f25k83_MD1CARH     = {
+  "MD1CARH",
+  0x3CFE,
+  5,
+  p18f25k83_MD1CARH_bits
+};
+
+static const gp_register_t p18f25k83_MD1CARHPPS  = {
+  "MD1CARHPPS",
+  0x3AD9,
+  0,
+  NULL
+};
+
 static const gp_register_t p16f1764_MD1CARL      = {
   "MD1CARL",
   0x039E,
@@ -82304,6 +92731,20 @@
   p16f1773_MD1CARL_bits
 };
 
+static const gp_register_t p18f25k83_MD1CARL     = {
+  "MD1CARL",
+  0x3CFD,
+  5,
+  p18f25k83_MD1CARL_bits
+};
+
+static const gp_register_t p18f25k83_MD1CARLPPS  = {
+  "MD1CARLPPS",
+  0x3AD8,
+  0,
+  NULL
+};
+
 static const gp_register_t p16f1764_MD1CHPPS     = {
   "MD1CHPPS",
   0x0E30,
@@ -82346,6 +92787,13 @@
   p16f1773_MD1CON0_bits
 };
 
+static const gp_register_t p18f25k83_MD1CON0     = {
+  "MD1CON0",
+  0x3CFA,
+  4,
+  p18f25k83_MD1CON0_bits
+};
+
 static const gp_register_t p16f1764_MD1CON1      = {
   "MD1CON1",
   0x039C,
@@ -82360,6 +92808,13 @@
   p16f1773_MD1CON1_bits
 };
 
+static const gp_register_t p18f25k83_MD1CON1     = {
+  "MD1CON1",
+  0x3CFB,
+  4,
+  p18f25k83_MD1CON1_bits
+};
+
 static const gp_register_t p16f1764_MD1MODPPS    = {
   "MD1MODPPS",
   0x0E32,
@@ -82388,6 +92843,20 @@
   p16f1773_MD1SRC_bits
 };
 
+static const gp_register_t p18f25k83_MD1SRC      = {
+  "MD1SRC",
+  0x3CFC,
+  5,
+  p18f25k83_MD1SRC_bits
+};
+
+static const gp_register_t p18f25k83_MD1SRCPPS   = {
+  "MD1SRCPPS",
+  0x3ADA,
+  0,
+  NULL
+};
+
 static const gp_register_t p16f1768_MD2CARH      = {
   "MD2CARH",
   0x031F,
@@ -82997,6 +93466,13 @@
   p18f25k80_MSEL0_bits
 };
 
+static const gp_register_t p18f25k83_MSEL0       = {
+  "MSEL0",
+  0x3739,
+  8,
+  p18f25k83_MSEL0_bits
+};
+
 static const gp_register_t p18f2480_MSEL1        = {
   "MSEL1",
   0x0DF1,
@@ -83011,6 +93487,13 @@
   p18f25k80_MSEL1_bits
 };
 
+static const gp_register_t p18f25k83_MSEL1       = {
+  "MSEL1",
+  0x373A,
+  8,
+  p18f25k83_MSEL1_bits
+};
+
 static const gp_register_t p18f2480_MSEL2        = {
   "MSEL2",
   0x0DF2,
@@ -83025,6 +93508,13 @@
   p18f25k80_MSEL2_bits
 };
 
+static const gp_register_t p18f25k83_MSEL2       = {
+  "MSEL2",
+  0x373B,
+  8,
+  p18f25k83_MSEL2_bits
+};
+
 static const gp_register_t p18f2480_MSEL3        = {
   "MSEL3",
   0x0DF3,
@@ -83039,6 +93529,13 @@
   p18f25k80_MSEL3_bits
 };
 
+static const gp_register_t p18f25k83_MSEL3       = {
+  "MSEL3",
+  0x373C,
+  8,
+  p18f25k83_MSEL3_bits
+};
+
 static const gp_register_t p16f677_MSK           = {
   "MSK",
   0x0093,
@@ -83074,6 +93571,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_NCO1ACCH    = {
+  "NCO1ACCH",
+  0x3F39,
+  8,
+  p18f25k83_NCO1ACCH_bits
+};
+
 static const gp_register_t p10f320_NCO1ACCL      = {
   "NCO1ACCL",
   0x0027,
@@ -83102,6 +93606,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_NCO1ACCL    = {
+  "NCO1ACCL",
+  0x3F38,
+  8,
+  p18f25k83_NCO1ACCL_bits
+};
+
 static const gp_register_t p10f320_NCO1ACCU      = {
   "NCO1ACCU",
   0x0029,
@@ -83137,6 +93648,13 @@
   p16f18346_NCO1ACCU_bits
 };
 
+static const gp_register_t p18f25k83_NCO1ACCU    = {
+  "NCO1ACCU",
+  0x3F3A,
+  8,
+  p18f25k83_NCO1ACCU_bits
+};
+
 static const gp_register_t p10f320_NCO1CLK       = {
   "NCO1CLK",
   0x002E,
@@ -83179,6 +93697,13 @@
   p16f18346_NCO1CLK_bits
 };
 
+static const gp_register_t p18f25k83_NCO1CLK     = {
+  "NCO1CLK",
+  0x3F3F,
+  7,
+  p18f25k83_NCO1CLK_bits
+};
+
 static const gp_register_t p10f320_NCO1CON       = {
   "NCO1CON",
   0x002D,
@@ -83207,6 +93732,13 @@
   p16f1713_NCO1CON_bits
 };
 
+static const gp_register_t p18f25k83_NCO1CON     = {
+  "NCO1CON",
+  0x3F3E,
+  4,
+  p18f25k83_NCO1CON_bits
+};
+
 static const gp_register_t p10f320_NCO1INCH      = {
   "NCO1INCH",
   0x002B,
@@ -83235,6 +93767,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_NCO1INCH    = {
+  "NCO1INCH",
+  0x3F3C,
+  8,
+  p18f25k83_NCO1INCH_bits
+};
+
 static const gp_register_t p10f320_NCO1INCL      = {
   "NCO1INCL",
   0x002A,
@@ -83263,6 +93802,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_NCO1INCL    = {
+  "NCO1INCL",
+  0x3F3B,
+  8,
+  p18f25k83_NCO1INCL_bits
+};
+
 static const gp_register_t p10f320_NCO1INCU      = {
   "NCO1INCU",
   0x002C,
@@ -83298,6 +93844,13 @@
   p16f18346_NCO1INCU_bits
 };
 
+static const gp_register_t p18f25k83_NCO1INCU    = {
+  "NCO1INCU",
+  0x3F3D,
+  8,
+  p18f25k83_NCO1INCU_bits
+};
+
 static const gp_register_t p16f15324_NVMADRH     = {
   "NVMADRH",
   0x081B,
@@ -83312,6 +93865,13 @@
   p16f18854_NVMADRH_bits
 };
 
+static const gp_register_t p18f25k83_NVMADRH     = {
+  "NVMADRH",
+  0x39E1,
+  2,
+  p18f25k83_NVMADRH_bits
+};
+
 static const gp_register_t p18f26k40_NVMADRH     = {
   "NVMADRH",
   0x0F7F,
@@ -83347,6 +93907,13 @@
   p18f24k40_NVMADRL_bits
 };
 
+static const gp_register_t p18f25k83_NVMADRL     = {
+  "NVMADRL",
+  0x39E0,
+  8,
+  p18f25k83_NVMADRL_bits
+};
+
 static const gp_register_t p18f65k40_NVMADRL     = {
   "NVMADRL",
   0x0F74,
@@ -83368,6 +93935,13 @@
   p18f24k40_NVMCON1_bits
 };
 
+static const gp_register_t p18f25k83_NVMCON1     = {
+  "NVMCON1",
+  0x39E5,
+  7,
+  p18f25k83_NVMCON1_bits
+};
+
 static const gp_register_t p18f65k40_NVMCON1     = {
   "NVMCON1",
   0x0F77,
@@ -83389,6 +93963,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_NVMCON2     = {
+  "NVMCON2",
+  0x39E6,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_NVMCON2     = {
   "NVMCON2",
   0x0F78,
@@ -83403,6 +93984,13 @@
   p18f24k40_NVMDAT_bits
 };
 
+static const gp_register_t p18f25k83_NVMDAT      = {
+  "NVMDAT",
+  0x39E3,
+  8,
+  p18f25k83_NVMDAT_bits
+};
+
 static const gp_register_t p18f65k40_NVMDAT      = {
   "NVMDAT",
   0x0F76,
@@ -83592,6 +94180,13 @@
   p18f24k40_ODCONA_bits
 };
 
+static const gp_register_t p18f25k83_ODCONA      = {
+  "ODCONA",
+  0x3A42,
+  8,
+  p18f25k83_ODCONA_bits
+};
+
 static const gp_register_t p18f65k40_ODCONA      = {
   "ODCONA",
   0x0E90,
@@ -83662,6 +94257,13 @@
   p18f24k40_ODCONB_bits
 };
 
+static const gp_register_t p18f25k83_ODCONB      = {
+  "ODCONB",
+  0x3A52,
+  8,
+  p18f25k83_ODCONB_bits
+};
+
 static const gp_register_t p18f65k40_ODCONB      = {
   "ODCONB",
   0x0E98,
@@ -83732,6 +94334,13 @@
   p18f24k40_ODCONC_bits
 };
 
+static const gp_register_t p18f25k83_ODCONC      = {
+  "ODCONC",
+  0x3A62,
+  8,
+  p18f25k83_ODCONC_bits
+};
+
 static const gp_register_t p18f65k40_ODCONC      = {
   "ODCONC",
   0x0EA0,
@@ -84383,6 +94992,13 @@
   p18f24k40_OSCCON1_bits
 };
 
+static const gp_register_t p18f25k83_OSCCON1     = {
+  "OSCCON1",
+  0x39D9,
+  7,
+  p18f25k83_OSCCON1_bits
+};
+
 static const gp_register_t p18f65k40_OSCCON1     = {
   "OSCCON1",
   0x0E43,
@@ -84439,6 +95055,13 @@
   p18f25k80_OSCCON2_bits
 };
 
+static const gp_register_t p18f25k83_OSCCON2     = {
+  "OSCCON2",
+  0x39DA,
+  7,
+  p18f25k83_OSCCON2_bits
+};
+
 static const gp_register_t p18f26j13_OSCCON2     = {
   "OSCCON2",
   0x0F87,
@@ -84495,6 +95118,13 @@
   p18f24k40_OSCCON3_bits
 };
 
+static const gp_register_t p18f25k83_OSCCON3     = {
+  "OSCCON3",
+  0x39DB,
+  4,
+  p18f25k83_OSCCON3_bits
+};
+
 static const gp_register_t p18f65j94_OSCCON3     = {
   "OSCCON3",
   0x0F65,
@@ -84544,6 +95174,13 @@
   p18f24k40_OSCEN_bits
 };
 
+static const gp_register_t p18f25k83_OSCEN       = {
+  "OSCEN",
+  0x39DD,
+  6,
+  p18f25k83_OSCEN_bits
+};
+
 static const gp_register_t p18f65k40_OSCEN       = {
   "OSCEN",
   0x0E47,
@@ -84572,6 +95209,13 @@
   p18f24k40_OSCFRQ_bits
 };
 
+static const gp_register_t p18f25k83_OSCFRQ      = {
+  "OSCFRQ",
+  0x39DF,
+  4,
+  p18f25k83_OSCFRQ_bits
+};
+
 static const gp_register_t p18f65k40_OSCFRQ      = {
   "OSCFRQ",
   0x0E49,
@@ -84684,6 +95328,13 @@
   p18f24k40_OSCSTAT1_bits
 };
 
+static const gp_register_t p18f25k83_OSCSTAT1    = {
+  "OSCSTAT1",
+  0x39DC,
+  7,
+  p18f25k83_OSCSTAT1_bits
+};
+
 static const gp_register_t p18f65k40_OSCSTAT1    = {
   "OSCSTAT1",
   0x0E46,
@@ -84831,6 +95482,13 @@
   p18f24k50_OSCTUNE_bits
 };
 
+static const gp_register_t p18f25k83_OSCTUNE     = {
+  "OSCTUNE",
+  0x39DE,
+  6,
+  p18f25k83_OSCTUNE_bits
+};
+
 static const gp_register_t p18f65k40_OSCTUNE     = {
   "OSCTUNE",
   0x0E48,
@@ -84957,6 +95615,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_PCL         = {
+  "PCL",
+  0x3FF9,
+  0,
+  NULL
+};
+
 static const gp_register_t p10f320_PCLATH        = {
   "PCLATH",
   0x000A,
@@ -84985,6 +95650,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_PCLATH      = {
+  "PCLATH",
+  0x3FFA,
+  0,
+  NULL
+};
+
 static const gp_register_t p12f1501_PCLATH_SHAD  = {
   "PCLATH_SHAD",
   0x0FE7,
@@ -84999,6 +95671,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_PCLATH_SHAD = {
+  "PCLATH_SHAD",
+  0x3887,
+  0,
+  NULL
+};
+
 static const gp_register_t p18c242_PCLATU        = {
   "PCLATU",
   0x0FFB,
@@ -85006,6 +95685,20 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_PCLATU      = {
+  "PCLATU",
+  0x3FFB,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_PCLATU_SHAD = {
+  "PCLATU_SHAD",
+  0x3888,
+  0,
+  NULL
+};
+
 static const gp_register_t p10f320_PCON          = {
   "PCON",
   0x000F,
@@ -85188,6 +95881,13 @@
   p18f24k40_PCON0_bits
 };
 
+static const gp_register_t p18f25k83_PCON0       = {
+  "PCON0",
+  0x3FF0,
+  8,
+  p18f25k83_PCON0_bits
+};
+
 static const gp_register_t p16f15324_PCON1       = {
   "PCON1",
   0x0814,
@@ -85202,6 +95902,13 @@
   p16f19195_PCON1_bits
 };
 
+static const gp_register_t p18f25k83_PCON1       = {
+  "PCON1",
+  0x3FF1,
+  1,
+  p18f25k83_PCON1_bits
+};
+
 static const gp_register_t p18f26j13_PD0         = {
   "PD0",
   0x0EB9,
@@ -85559,6 +96266,13 @@
   p18f24k40_PIE0_bits
 };
 
+static const gp_register_t p18f25k83_PIE0        = {
+  "PIE0",
+  0x3990,
+  8,
+  p18f25k83_PIE0_bits
+};
+
 static const gp_register_t p18f65k40_PIE0        = {
   "PIE0",
   0x0E29,
@@ -86035,6 +96749,13 @@
   p18f25k80_PIE1_bits
 };
 
+static const gp_register_t p18f25k83_PIE1        = {
+  "PIE1",
+  0x3991,
+  8,
+  p18f25k83_PIE1_bits
+};
+
 static const gp_register_t p18f4455_PIE1         = {
   "PIE1",
   0x0F9D,
@@ -86623,6 +97344,13 @@
   p18f25k80_PIE2_bits
 };
 
+static const gp_register_t p18f25k83_PIE2        = {
+  "PIE2",
+  0x3992,
+  8,
+  p18f25k83_PIE2_bits
+};
+
 static const gp_register_t p18f448_PIE2          = {
   "PIE2",
   0x0FA0,
@@ -86924,6 +97652,13 @@
   p18f25k80_PIE3_bits
 };
 
+static const gp_register_t p18f25k83_PIE3        = {
+  "PIE3",
+  0x3993,
+  8,
+  p18f25k83_PIE3_bits
+};
+
 static const gp_register_t p18f26k40_PIE3        = {
   "PIE3",
   0x0EC5,
@@ -87141,6 +97876,13 @@
   p18f25k80_PIE4_bits
 };
 
+static const gp_register_t p18f25k83_PIE4        = {
+  "PIE4",
+  0x3994,
+  8,
+  p18f25k83_PIE4_bits
+};
+
 static const gp_register_t p18f26j13_PIE4        = {
   "PIE4",
   0x0F8E,
@@ -87232,6 +97974,13 @@
   p18f25k80_PIE5_bits
 };
 
+static const gp_register_t p18f25k83_PIE5        = {
+  "PIE5",
+  0x3995,
+  8,
+  p18f25k83_PIE5_bits
+};
+
 static const gp_register_t p18f26j13_PIE5        = {
   "PIE5",
   0x0F91,
@@ -87309,6 +98058,13 @@
   p18f24k40_PIE6_bits
 };
 
+static const gp_register_t p18f25k83_PIE6        = {
+  "PIE6",
+  0x3996,
+  8,
+  p18f25k83_PIE6_bits
+};
+
 static const gp_register_t p18f65j94_PIE6        = {
   "PIE6",
   0x0F61,
@@ -87358,6 +98114,13 @@
   p18f24k40_PIE7_bits
 };
 
+static const gp_register_t p18f25k83_PIE7        = {
+  "PIE7",
+  0x3997,
+  8,
+  p18f25k83_PIE7_bits
+};
+
 static const gp_register_t p18f65k40_PIE7        = {
   "PIE7",
   0x0E30,
@@ -87379,6 +98142,13 @@
   p16f19195_PIE8_bits
 };
 
+static const gp_register_t p18f25k83_PIE8        = {
+  "PIE8",
+  0x3998,
+  8,
+  p18f25k83_PIE8_bits
+};
+
 static const gp_register_t p18f65k40_PIE8        = {
   "PIE8",
   0x0E31,
@@ -87386,6 +98156,13 @@
   p18f65k40_PIE8_bits
 };
 
+static const gp_register_t p18f25k83_PIE9        = {
+  "PIE9",
+  0x3999,
+  7,
+  p18f25k83_PIE9_bits
+};
+
 static const gp_register_t p18f65k40_PIE9        = {
   "PIE9",
   0x0E32,
@@ -87421,6 +98198,13 @@
   p18f24k40_PIR0_bits
 };
 
+static const gp_register_t p18f25k83_PIR0        = {
+  "PIR0",
+  0x39A0,
+  8,
+  p18f25k83_PIR0_bits
+};
+
 static const gp_register_t p18f65k40_PIR0        = {
   "PIR0",
   0x0E33,
@@ -87904,6 +98688,13 @@
   p18f25k80_PIR1_bits
 };
 
+static const gp_register_t p18f25k83_PIR1        = {
+  "PIR1",
+  0x39A1,
+  8,
+  p18f25k83_PIR1_bits
+};
+
 static const gp_register_t p18f4455_PIR1         = {
   "PIR1",
   0x0F9E,
@@ -88492,6 +99283,13 @@
   p18f25k80_PIR2_bits
 };
 
+static const gp_register_t p18f25k83_PIR2        = {
+  "PIR2",
+  0x39A2,
+  8,
+  p18f25k83_PIR2_bits
+};
+
 static const gp_register_t p18f448_PIR2          = {
   "PIR2",
   0x0FA1,
@@ -88786,6 +99584,13 @@
   p18f25k80_PIR3_bits
 };
 
+static const gp_register_t p18f25k83_PIR3        = {
+  "PIR3",
+  0x39A3,
+  8,
+  p18f25k83_PIR3_bits
+};
+
 static const gp_register_t p18f26k40_PIR3        = {
   "PIR3",
   0x0ECD,
@@ -89003,6 +99808,13 @@
   p18f25k80_PIR4_bits
 };
 
+static const gp_register_t p18f25k83_PIR4        = {
+  "PIR4",
+  0x39A4,
+  8,
+  p18f25k83_PIR4_bits
+};
+
 static const gp_register_t p18f26j13_PIR4        = {
   "PIR4",
   0x0F8F,
@@ -89094,6 +99906,13 @@
   p18f25k80_PIR5_bits
 };
 
+static const gp_register_t p18f25k83_PIR5        = {
+  "PIR5",
+  0x39A5,
+  8,
+  p18f25k83_PIR5_bits
+};
+
 static const gp_register_t p18f26j13_PIR5        = {
   "PIR5",
   0x0F98,
@@ -89171,6 +99990,13 @@
   p18f24k40_PIR6_bits
 };
 
+static const gp_register_t p18f25k83_PIR6        = {
+  "PIR6",
+  0x39A6,
+  8,
+  p18f25k83_PIR6_bits
+};
+
 static const gp_register_t p18f65j94_PIR6        = {
   "PIR6",
   0x0FA6,
@@ -89220,6 +100046,13 @@
   p18f24k40_PIR7_bits
 };
 
+static const gp_register_t p18f25k83_PIR7        = {
+  "PIR7",
+  0x39A7,
+  8,
+  p18f25k83_PIR7_bits
+};
+
 static const gp_register_t p18f65k40_PIR7        = {
   "PIR7",
   0x0E3A,
@@ -89241,6 +100074,13 @@
   p16f19195_PIR8_bits
 };
 
+static const gp_register_t p18f25k83_PIR8        = {
+  "PIR8",
+  0x39A8,
+  8,
+  p18f25k83_PIR8_bits
+};
+
 static const gp_register_t p18f65k40_PIR8        = {
   "PIR8",
   0x0E3B,
@@ -89248,6 +100088,13 @@
   p18f65k40_PIR8_bits
 };
 
+static const gp_register_t p18f25k83_PIR9        = {
+  "PIR9",
+  0x39A9,
+  7,
+  p18f25k83_PIR9_bits
+};
+
 static const gp_register_t p18f65k40_PIR9        = {
   "PIR9",
   0x0E3C,
@@ -89262,6 +100109,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_PLUSW0      = {
+  "PLUSW0",
+  0x3FEB,
+  0,
+  NULL
+};
+
 static const gp_register_t p18c242_PLUSW1        = {
   "PLUSW1",
   0x0FE3,
@@ -89269,6 +100123,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_PLUSW1      = {
+  "PLUSW1",
+  0x3FE3,
+  0,
+  NULL
+};
+
 static const gp_register_t p18c242_PLUSW2        = {
   "PLUSW2",
   0x0FDB,
@@ -89276,6 +100137,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_PLUSW2      = {
+  "PLUSW2",
+  0x3FDB,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65j50_PMADDR      = {
   "PMADDR",
   0x0F68,
@@ -89577,6 +100445,13 @@
   p18f25k80_PMD0_bits
 };
 
+static const gp_register_t p18f25k83_PMD0        = {
+  "PMD0",
+  0x39C0,
+  8,
+  p18f25k83_PMD0_bits
+};
+
 static const gp_register_t p18f65j94_PMD0        = {
   "PMD0",
   0x0EF4,
@@ -89661,6 +100536,13 @@
   p18f25k80_PMD1_bits
 };
 
+static const gp_register_t p18f25k83_PMD1        = {
+  "PMD1",
+  0x39C1,
+  8,
+  p18f25k83_PMD1_bits
+};
+
 static const gp_register_t p18f65j94_PMD1        = {
   "PMD1",
   0x0EF3,
@@ -89752,6 +100634,13 @@
   p18f25k80_PMD2_bits
 };
 
+static const gp_register_t p18f25k83_PMD2        = {
+  "PMD2",
+  0x39C2,
+  5,
+  p18f25k83_PMD2_bits
+};
+
 static const gp_register_t p18f65j94_PMD2        = {
   "PMD2",
   0x0EF2,
@@ -89829,6 +100718,13 @@
   p18f24k40_PMD3_bits
 };
 
+static const gp_register_t p18f25k83_PMD3        = {
+  "PMD3",
+  0x39C3,
+  8,
+  p18f25k83_PMD3_bits
+};
+
 static const gp_register_t p18f65j94_PMD3        = {
   "PMD3",
   0x0EF1,
@@ -89899,6 +100795,13 @@
   p18f24k40_PMD4_bits
 };
 
+static const gp_register_t p18f25k83_PMD4        = {
+  "PMD4",
+  0x39C4,
+  3,
+  p18f25k83_PMD4_bits
+};
+
 static const gp_register_t p18f26k40_PMD4        = {
   "PMD4",
   0x0EE5,
@@ -89962,6 +100865,13 @@
   p18f24k40_PMD5_bits
 };
 
+static const gp_register_t p18f25k83_PMD5        = {
+  "PMD5",
+  0x39C5,
+  5,
+  p18f25k83_PMD5_bits
+};
+
 static const gp_register_t p18f65k40_PMD5        = {
   "PMD5",
   0x0E51,
@@ -89969,6 +100879,20 @@
   p18f65k40_PMD5_bits
 };
 
+static const gp_register_t p18f25k83_PMD6        = {
+  "PMD6",
+  0x39C6,
+  7,
+  p18f25k83_PMD6_bits
+};
+
+static const gp_register_t p18f25k83_PMD7        = {
+  "PMD7",
+  0x39C7,
+  3,
+  p18f25k83_PMD7_bits
+};
+
 static const gp_register_t p16c925_PMDATA        = {
   "PMDATA",
   0x018C,
@@ -90480,6 +101404,13 @@
   p18f24k40_PORTA_bits
 };
 
+static const gp_register_t p18f25k83_PORTA       = {
+  "PORTA",
+  0x3FCA,
+  8,
+  p18f25k83_PORTA_bits
+};
+
 static const gp_register_t p18f65j10_PORTA       = {
   "PORTA",
   0x0F80,
@@ -90634,6 +101565,13 @@
   p18f25k80_PORTB_bits
 };
 
+static const gp_register_t p18f25k83_PORTB       = {
+  "PORTB",
+  0x3FCB,
+  8,
+  p18f25k83_PORTB_bits
+};
+
 static const gp_register_t p18f65k40_PORTB       = {
   "PORTB",
   0x0F8A,
@@ -90753,6 +101691,13 @@
   p18f24k40_PORTC_bits
 };
 
+static const gp_register_t p18f25k83_PORTC       = {
+  "PORTC",
+  0x3FCC,
+  8,
+  p18f25k83_PORTC_bits
+};
+
 static const gp_register_t p18f65k40_PORTC       = {
   "PORTC",
   0x0F8B,
@@ -90921,6 +101866,13 @@
   p18f24k40_PORTE_bits
 };
 
+static const gp_register_t p18f25k83_PORTE       = {
+  "PORTE",
+  0x3FCE,
+  1,
+  p18f25k83_PORTE_bits
+};
+
 static const gp_register_t p18f4220_PORTE        = {
   "PORTE",
   0x0F84,
@@ -91306,6 +102258,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_POSTDEC0    = {
+  "POSTDEC0",
+  0x3FED,
+  0,
+  NULL
+};
+
 static const gp_register_t p18c242_POSTDEC1      = {
   "POSTDEC1",
   0x0FE5,
@@ -91313,6 +102272,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_POSTDEC1    = {
+  "POSTDEC1",
+  0x3FE5,
+  0,
+  NULL
+};
+
 static const gp_register_t p18c242_POSTDEC2      = {
   "POSTDEC2",
   0x0FDD,
@@ -91320,6 +102286,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_POSTDEC2    = {
+  "POSTDEC2",
+  0x3FDD,
+  0,
+  NULL
+};
+
 static const gp_register_t p18c242_POSTINC0      = {
   "POSTINC0",
   0x0FEE,
@@ -91327,6 +102300,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_POSTINC0    = {
+  "POSTINC0",
+  0x3FEE,
+  0,
+  NULL
+};
+
 static const gp_register_t p18c242_POSTINC1      = {
   "POSTINC1",
   0x0FE6,
@@ -91334,6 +102314,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_POSTINC1    = {
+  "POSTINC1",
+  0x3FE6,
+  0,
+  NULL
+};
+
 static const gp_register_t p18c242_POSTINC2      = {
   "POSTINC2",
   0x0FDE,
@@ -91341,6 +102328,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_POSTINC2    = {
+  "POSTINC2",
+  0x3FDE,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f24j11_PPSCON      = {
   "PPSCON",
   0x0EFF,
@@ -91390,6 +102384,13 @@
   p18f24k40_PPSLOCK_bits
 };
 
+static const gp_register_t p18f25k83_PPSLOCK     = {
+  "PPSLOCK",
+  0x3ABF,
+  1,
+  p18f25k83_PPSLOCK_bits
+};
+
 static const gp_register_t p18f65k40_PPSLOCK     = {
   "PPSLOCK",
   0x0DEF,
@@ -91432,6 +102433,13 @@
   p18f24k40_PR0_bits
 };
 
+static const gp_register_t p18f25k83_PR0         = {
+  "PR0",
+  0x3FB7,
+  8,
+  p18f25k83_PR0_bits
+};
+
 static const gp_register_t p16f15324_PR1         = {
   "PR1",
   0x020F,
@@ -91558,6 +102566,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_PR2         = {
+  "PR2",
+  0x3FAB,
+  0,
+  NULL
+};
+
 static const gp_register_t p16f18854_PR3         = {
   "PR3",
   0x0215,
@@ -91635,6 +102650,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_PR4         = {
+  "PR4",
+  0x3F9F,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65j94_PR4         = {
   "PR4",
   0x0F05,
@@ -91719,6 +102741,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_PR6         = {
+  "PR6",
+  0x3F93,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f26j13_PR6         = {
   "PR6",
   0x0F1F,
@@ -91796,6 +102825,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_PREINC0     = {
+  "PREINC0",
+  0x3FEC,
+  0,
+  NULL
+};
+
 static const gp_register_t p18c242_PREINC1       = {
   "PREINC1",
   0x0FE4,
@@ -91803,6 +102839,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_PREINC1     = {
+  "PREINC1",
+  0x3FE4,
+  0,
+  NULL
+};
+
 static const gp_register_t p18c242_PREINC2       = {
   "PREINC2",
   0x0FDC,
@@ -91810,6 +102853,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_PREINC2     = {
+  "PREINC2",
+  0x3FDC,
+  0,
+  NULL
+};
+
 static const gp_register_t p16f1764_PRG1CON0     = {
   "PRG1CON0",
   0x0797,
@@ -92146,6 +103196,13 @@
   p16f1777_PRG4RTSS_bits
 };
 
+static const gp_register_t p18f25k83_PRLOCK      = {
+  "PRLOCK",
+  0x39EF,
+  1,
+  p18f25k83_PRLOCK_bits
+};
+
 static const gp_register_t p17c42a_PRODH         = {
   "PRODH",
   0x0019,
@@ -92160,6 +103217,20 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_PRODH       = {
+  "PRODH",
+  0x3FF4,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_PRODH_SHAD  = {
+  "PRODH_SHAD",
+  0x3890,
+  0,
+  NULL
+};
+
 static const gp_register_t p17c42a_PRODL         = {
   "PRODL",
   0x0018,
@@ -92174,6 +103245,20 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_PRODL       = {
+  "PRODL",
+  0x3FF3,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_PRODSH      = {
+  "PRODSH",
+  0x388F,
+  0,
+  NULL
+};
+
 static const gp_register_t p16f1782_PSMC1ASDC    = {
   "PSMC1ASDC",
   0x081D,
@@ -95338,6 +106423,13 @@
   p16f18313_PWM5CON_bits
 };
 
+static const gp_register_t p18f25k83_PWM5CON     = {
+  "PWM5CON",
+  0x3F6E,
+  3,
+  p18f25k83_PWM5CON_bits
+};
+
 static const gp_register_t p16f15324_PWM5DCH     = {
   "PWM5DCH",
   0x031D,
@@ -95359,6 +106451,13 @@
   p16f18313_PWM5DCH_bits
 };
 
+static const gp_register_t p18f25k83_PWM5DCH     = {
+  "PWM5DCH",
+  0x3F6D,
+  8,
+  p18f25k83_PWM5DCH_bits
+};
+
 static const gp_register_t p16f15324_PWM5DCL     = {
   "PWM5DCL",
   0x031C,
@@ -95380,6 +106479,13 @@
   p16f18313_PWM5DCL_bits
 };
 
+static const gp_register_t p18f25k83_PWM5DCL     = {
+  "PWM5DCL",
+  0x3F6C,
+  2,
+  p18f25k83_PWM5DCL_bits
+};
+
 static const gp_register_t p16f1764_PWM5INTE     = {
   "PWM5INTE",
   0x0D9C,
@@ -95527,6 +106633,13 @@
   p16f18313_PWM6CON_bits
 };
 
+static const gp_register_t p18f25k83_PWM6CON     = {
+  "PWM6CON",
+  0x3F6A,
+  3,
+  p18f25k83_PWM6CON_bits
+};
+
 static const gp_register_t p18f65k40_PWM6CON     = {
   "PWM6CON",
   0x0FA4,
@@ -95555,6 +106668,13 @@
   p16f18313_PWM6DCH_bits
 };
 
+static const gp_register_t p18f25k83_PWM6DCH     = {
+  "PWM6DCH",
+  0x3F69,
+  8,
+  p18f25k83_PWM6DCH_bits
+};
+
 static const gp_register_t p18f65k40_PWM6DCH     = {
   "PWM6DCH",
   0x0FA3,
@@ -95583,6 +106703,13 @@
   p16f18313_PWM6DCL_bits
 };
 
+static const gp_register_t p18f25k83_PWM6DCL     = {
+  "PWM6DCL",
+  0x3F68,
+  2,
+  p18f25k83_PWM6DCL_bits
+};
+
 static const gp_register_t p18f65k40_PWM6DCL     = {
   "PWM6DCL",
   0x0FA2,
@@ -95702,6 +106829,13 @@
   p16f18857_PWM7CON_bits
 };
 
+static const gp_register_t p18f25k83_PWM7CON     = {
+  "PWM7CON",
+  0x3F66,
+  3,
+  p18f25k83_PWM7CON_bits
+};
+
 static const gp_register_t p18f65k40_PWM7CON     = {
   "PWM7CON",
   0x0FA1,
@@ -95716,6 +106850,13 @@
   p16f18854_PWM7DCH_bits
 };
 
+static const gp_register_t p18f25k83_PWM7DCH     = {
+  "PWM7DCH",
+  0x3F65,
+  8,
+  p18f25k83_PWM7DCH_bits
+};
+
 static const gp_register_t p18f65k40_PWM7DCH     = {
   "PWM7DCH",
   0x0FA0,
@@ -95730,6 +106871,13 @@
   p16f18854_PWM7DCL_bits
 };
 
+static const gp_register_t p18f25k83_PWM7DCL     = {
+  "PWM7DCL",
+  0x3F64,
+  2,
+  p18f25k83_PWM7DCL_bits
+};
+
 static const gp_register_t p18f65k40_PWM7DCL     = {
   "PWM7DCL",
   0x0F9F,
@@ -95737,6 +106885,27 @@
   p18f65k40_PWM7DCL_bits
 };
 
+static const gp_register_t p18f25k83_PWM8CON     = {
+  "PWM8CON",
+  0x3F62,
+  3,
+  p18f25k83_PWM8CON_bits
+};
+
+static const gp_register_t p18f25k83_PWM8DCH     = {
+  "PWM8DCH",
+  0x3F61,
+  8,
+  p18f25k83_PWM8DCH_bits
+};
+
+static const gp_register_t p18f25k83_PWM8DCL     = {
+  "PWM8DCL",
+  0x3F60,
+  2,
+  p18f25k83_PWM8DCL_bits
+};
+
 static const gp_register_t p16f1773_PWM9CON      = {
   "PWM9CON",
   0x061C,
@@ -96038,6 +107207,13 @@
   p18f24k40_RA0PPS_bits
 };
 
+static const gp_register_t p18f25k83_RA0PPS      = {
+  "RA0PPS",
+  0x3A00,
+  5,
+  p18f25k83_RA0PPS_bits
+};
+
 static const gp_register_t p18f65k40_RA0PPS      = {
   "RA0PPS",
   0x0E52,
@@ -96094,6 +107270,13 @@
   p18f24k40_RA1PPS_bits
 };
 
+static const gp_register_t p18f25k83_RA1PPS      = {
+  "RA1PPS",
+  0x3A01,
+  5,
+  p18f25k83_RA1PPS_bits
+};
+
 static const gp_register_t p18f65k40_RA1PPS      = {
   "RA1PPS",
   0x0E53,
@@ -96150,6 +107333,13 @@
   p18f24k40_RA2PPS_bits
 };
 
+static const gp_register_t p18f25k83_RA2PPS      = {
+  "RA2PPS",
+  0x3A02,
+  5,
+  p18f25k83_RA2PPS_bits
+};
+
 static const gp_register_t p18f65k40_RA2PPS      = {
   "RA2PPS",
   0x0E54,
@@ -96192,6 +107382,13 @@
   p18f24k40_RA3PPS_bits
 };
 
+static const gp_register_t p18f25k83_RA3PPS      = {
+  "RA3PPS",
+  0x3A03,
+  5,
+  p18f25k83_RA3PPS_bits
+};
+
 static const gp_register_t p18f65k40_RA3PPS      = {
   "RA3PPS",
   0x0E55,
@@ -96248,6 +107445,13 @@
   p18f24k40_RA4PPS_bits
 };
 
+static const gp_register_t p18f25k83_RA4PPS      = {
+  "RA4PPS",
+  0x3A04,
+  5,
+  p18f25k83_RA4PPS_bits
+};
+
 static const gp_register_t p18f65k40_RA4PPS      = {
   "RA4PPS",
   0x0E56,
@@ -96304,6 +107508,13 @@
   p18f24k40_RA5PPS_bits
 };
 
+static const gp_register_t p18f25k83_RA5PPS      = {
+  "RA5PPS",
+  0x3A05,
+  5,
+  p18f25k83_RA5PPS_bits
+};
+
 static const gp_register_t p18f65k40_RA5PPS      = {
   "RA5PPS",
   0x0E57,
@@ -96346,6 +107557,13 @@
   p18f24k40_RA6PPS_bits
 };
 
+static const gp_register_t p18f25k83_RA6PPS      = {
+  "RA6PPS",
+  0x3A06,
+  5,
+  p18f25k83_RA6PPS_bits
+};
+
 static const gp_register_t p18f65k40_RA6PPS      = {
   "RA6PPS",
   0x0E58,
@@ -96388,6 +107606,13 @@
   p18f24k40_RA7PPS_bits
 };
 
+static const gp_register_t p18f25k83_RA7PPS      = {
+  "RA7PPS",
+  0x3A07,
+  5,
+  p18f25k83_RA7PPS_bits
+};
+
 static const gp_register_t p18f65k40_RA7PPS      = {
   "RA7PPS",
   0x0E59,
@@ -96430,6 +107655,13 @@
   p18f24k40_RB0PPS_bits
 };
 
+static const gp_register_t p18f25k83_RB0PPS      = {
+  "RB0PPS",
+  0x3A08,
+  5,
+  p18f25k83_RB0PPS_bits
+};
+
 static const gp_register_t p18f65k40_RB0PPS      = {
   "RB0PPS",
   0x0E5A,
@@ -96437,6 +107669,13 @@
   p18f65k40_RB0PPS_bits
 };
 
+static const gp_register_t p18f25k83_RB1I2C      = {
+  "RB1I2C",
+  0x3A5A,
+  5,
+  p18f25k83_RB1I2C_bits
+};
+
 static const gp_register_t p16f15354_RB1PPS      = {
   "RB1PPS",
   0x1F19,
@@ -96472,6 +107711,13 @@
   p18f24k40_RB1PPS_bits
 };
 
+static const gp_register_t p18f25k83_RB1PPS      = {
+  "RB1PPS",
+  0x3A09,
+  5,
+  p18f25k83_RB1PPS_bits
+};
+
 static const gp_register_t p18f65k40_RB1PPS      = {
   "RB1PPS",
   0x0E5B,
@@ -96479,6 +107725,13 @@
   p18f65k40_RB1PPS_bits
 };
 
+static const gp_register_t p18f25k83_RB2I2C      = {
+  "RB2I2C",
+  0x3A5B,
+  5,
+  p18f25k83_RB2I2C_bits
+};
+
 static const gp_register_t p16f15354_RB2PPS      = {
   "RB2PPS",
   0x1F1A,
@@ -96514,6 +107767,13 @@
   p18f24k40_RB2PPS_bits
 };
 
+static const gp_register_t p18f25k83_RB2PPS      = {
+  "RB2PPS",
+  0x3A0A,
+  5,
+  p18f25k83_RB2PPS_bits
+};
+
 static const gp_register_t p18f65k40_RB2PPS      = {
   "RB2PPS",
   0x0E5C,
@@ -96556,6 +107816,13 @@
   p18f24k40_RB3PPS_bits
 };
 
+static const gp_register_t p18f25k83_RB3PPS      = {
+  "RB3PPS",
+  0x3A0B,
+  5,
+  p18f25k83_RB3PPS_bits
+};
+
 static const gp_register_t p18f65k40_RB3PPS      = {
   "RB3PPS",
   0x0E5D,
@@ -96612,6 +107879,13 @@
   p18f24k40_RB4PPS_bits
 };
 
+static const gp_register_t p18f25k83_RB4PPS      = {
+  "RB4PPS",
+  0x3A0C,
+  5,
+  p18f25k83_RB4PPS_bits
+};
+
 static const gp_register_t p18f65k40_RB4PPS      = {
   "RB4PPS",
   0x0E5E,
@@ -96668,6 +107942,13 @@
   p18f24k40_RB5PPS_bits
 };
 
+static const gp_register_t p18f25k83_RB5PPS      = {
+  "RB5PPS",
+  0x3A0D,
+  5,
+  p18f25k83_RB5PPS_bits
+};
+
 static const gp_register_t p18f65k40_RB5PPS      = {
   "RB5PPS",
   0x0E5F,
@@ -96724,6 +108005,13 @@
   p18f24k40_RB6PPS_bits
 };
 
+static const gp_register_t p18f25k83_RB6PPS      = {
+  "RB6PPS",
+  0x3A0E,
+  5,
+  p18f25k83_RB6PPS_bits
+};
+
 static const gp_register_t p18f65k40_RB6PPS      = {
   "RB6PPS",
   0x0E60,
@@ -96780,6 +108068,13 @@
   p18f24k40_RB7PPS_bits
 };
 
+static const gp_register_t p18f25k83_RB7PPS      = {
+  "RB7PPS",
+  0x3A0F,
+  5,
+  p18f25k83_RB7PPS_bits
+};
+
 static const gp_register_t p18f65k40_RB7PPS      = {
   "RB7PPS",
   0x0E61,
@@ -96836,6 +108131,13 @@
   p18f24k40_RC0PPS_bits
 };
 
+static const gp_register_t p18f25k83_RC0PPS      = {
+  "RC0PPS",
+  0x3A10,
+  5,
+  p18f25k83_RC0PPS_bits
+};
+
 static const gp_register_t p18f65k40_RC0PPS      = {
   "RC0PPS",
   0x0E62,
@@ -96892,6 +108194,13 @@
   p18f24k40_RC1PPS_bits
 };
 
+static const gp_register_t p18f25k83_RC1PPS      = {
+  "RC1PPS",
+  0x3A11,
+  5,
+  p18f25k83_RC1PPS_bits
+};
+
 static const gp_register_t p18f65k40_RC1PPS      = {
   "RC1PPS",
   0x0E63,
@@ -96976,6 +108285,13 @@
   p18f24k40_RC2PPS_bits
 };
 
+static const gp_register_t p18f25k83_RC2PPS      = {
+  "RC2PPS",
+  0x3A12,
+  5,
+  p18f25k83_RC2PPS_bits
+};
+
 static const gp_register_t p18f65k40_RC2PPS      = {
   "RC2PPS",
   0x0E64,
@@ -97053,6 +108369,13 @@
   p18f65k40_RC2STA_bits
 };
 
+static const gp_register_t p18f25k83_RC3I2C      = {
+  "RC3I2C",
+  0x3A6A,
+  5,
+  p18f25k83_RC3I2C_bits
+};
+
 static const gp_register_t p16f15324_RC3PPS      = {
   "RC3PPS",
   0x1F23,
@@ -97102,6 +108425,13 @@
   p18f24k40_RC3PPS_bits
 };
 
+static const gp_register_t p18f25k83_RC3PPS      = {
+  "RC3PPS",
+  0x3A13,
+  5,
+  p18f25k83_RC3PPS_bits
+};
+
 static const gp_register_t p18f65k40_RC3PPS      = {
   "RC3PPS",
   0x0E65,
@@ -97123,6 +108453,13 @@
   p18f65k40_RC3STA_bits
 };
 
+static const gp_register_t p18f25k83_RC4I2C      = {
+  "RC4I2C",
+  0x3A6B,
+  5,
+  p18f25k83_RC4I2C_bits
+};
+
 static const gp_register_t p16f15324_RC4PPS      = {
   "RC4PPS",
   0x1F24,
@@ -97172,6 +108509,13 @@
   p18f24k40_RC4PPS_bits
 };
 
+static const gp_register_t p18f25k83_RC4PPS      = {
+  "RC4PPS",
+  0x3A14,
+  5,
+  p18f25k83_RC4PPS_bits
+};
+
 static const gp_register_t p18f65k40_RC4PPS      = {
   "RC4PPS",
   0x0E66,
@@ -97242,6 +108586,13 @@
   p18f24k40_RC5PPS_bits
 };
 
+static const gp_register_t p18f25k83_RC5PPS      = {
+  "RC5PPS",
+  0x3A15,
+  5,
+  p18f25k83_RC5PPS_bits
+};
+
 static const gp_register_t p18f65k40_RC5PPS      = {
   "RC5PPS",
   0x0E67,
@@ -97312,6 +108663,13 @@
   p18f24k40_RC6PPS_bits
 };
 
+static const gp_register_t p18f25k83_RC6PPS      = {
+  "RC6PPS",
+  0x3A16,
+  5,
+  p18f25k83_RC6PPS_bits
+};
+
 static const gp_register_t p18f65k40_RC6PPS      = {
   "RC6PPS",
   0x0E68,
@@ -97368,6 +108726,13 @@
   p18f24k40_RC7PPS_bits
 };
 
+static const gp_register_t p18f25k83_RC7PPS      = {
+  "RC7PPS",
+  0x3A17,
+  5,
+  p18f25k83_RC7PPS_bits
+};
+
 static const gp_register_t p18f65k40_RC7PPS      = {
   "RC7PPS",
   0x0E69,
@@ -99895,6 +111260,13 @@
   p18f25k80_RXB0CON_bits
 };
 
+static const gp_register_t p18f25k83_RXB0CON     = {
+  "RXB0CON",
+  0x3F80,
+  8,
+  p18f25k83_RXB0CON_bits
+};
+
 static const gp_register_t p18f6585_RXB0CON      = {
   "RXB0CON",
   0x0F60,
@@ -99916,6 +111288,13 @@
   p18f2480_RXB0D0_bits
 };
 
+static const gp_register_t p18f25k83_RXB0D0      = {
+  "RXB0D0",
+  0x3F86,
+  8,
+  p18f25k83_RXB0D0_bits
+};
+
 static const gp_register_t p18c658_RXB0D1        = {
   "RXB0D1",
   0x0F67,
@@ -99930,6 +111309,13 @@
   p18f2480_RXB0D1_bits
 };
 
+static const gp_register_t p18f25k83_RXB0D1      = {
+  "RXB0D1",
+  0x3F87,
+  8,
+  p18f25k83_RXB0D1_bits
+};
+
 static const gp_register_t p18c658_RXB0D2        = {
   "RXB0D2",
   0x0F68,
@@ -99944,6 +111330,13 @@
   p18f2480_RXB0D2_bits
 };
 
+static const gp_register_t p18f25k83_RXB0D2      = {
+  "RXB0D2",
+  0x3F88,
+  8,
+  p18f25k83_RXB0D2_bits
+};
+
 static const gp_register_t p18c658_RXB0D3        = {
   "RXB0D3",
   0x0F69,
@@ -99958,6 +111351,13 @@
   p18f2480_RXB0D3_bits
 };
 
+static const gp_register_t p18f25k83_RXB0D3      = {
+  "RXB0D3",
+  0x3F89,
+  8,
+  p18f25k83_RXB0D3_bits
+};
+
 static const gp_register_t p18c658_RXB0D4        = {
   "RXB0D4",
   0x0F6A,
@@ -99972,6 +111372,13 @@
   p18f2480_RXB0D4_bits
 };
 
+static const gp_register_t p18f25k83_RXB0D4      = {
+  "RXB0D4",
+  0x3F8A,
+  8,
+  p18f25k83_RXB0D4_bits
+};
+
 static const gp_register_t p18c658_RXB0D5        = {
   "RXB0D5",
   0x0F6B,
@@ -99986,6 +111393,13 @@
   p18f2480_RXB0D5_bits
 };
 
+static const gp_register_t p18f25k83_RXB0D5      = {
+  "RXB0D5",
+  0x3F8B,
+  8,
+  p18f25k83_RXB0D5_bits
+};
+
 static const gp_register_t p18c658_RXB0D6        = {
   "RXB0D6",
   0x0F6C,
@@ -100000,6 +111414,13 @@
   p18f2480_RXB0D6_bits
 };
 
+static const gp_register_t p18f25k83_RXB0D6      = {
+  "RXB0D6",
+  0x3F8C,
+  8,
+  p18f25k83_RXB0D6_bits
+};
+
 static const gp_register_t p18c658_RXB0D7        = {
   "RXB0D7",
   0x0F6D,
@@ -100014,6 +111435,13 @@
   p18f2480_RXB0D7_bits
 };
 
+static const gp_register_t p18f25k83_RXB0D7      = {
+  "RXB0D7",
+  0x3F8D,
+  8,
+  p18f25k83_RXB0D7_bits
+};
+
 static const gp_register_t p18c658_RXB0DLC       = {
   "RXB0DLC",
   0x0F65,
@@ -100042,6 +111470,13 @@
   p18f25k80_RXB0DLC_bits
 };
 
+static const gp_register_t p18f25k83_RXB0DLC     = {
+  "RXB0DLC",
+  0x3F85,
+  7,
+  p18f25k83_RXB0DLC_bits
+};
+
 static const gp_register_t p18c658_RXB0EIDH      = {
   "RXB0EIDH",
   0x0F63,
@@ -100049,6 +111484,13 @@
   p18c658_RXB0EIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXB0EIDH    = {
+  "RXB0EIDH",
+  0x3F83,
+  8,
+  p18f25k83_RXB0EIDH_bits
+};
+
 static const gp_register_t p18c658_RXB0EIDL      = {
   "RXB0EIDL",
   0x0F64,
@@ -100056,6 +111498,13 @@
   p18c658_RXB0EIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXB0EIDL    = {
+  "RXB0EIDL",
+  0x3F84,
+  8,
+  p18f25k83_RXB0EIDL_bits
+};
+
 static const gp_register_t p18c658_RXB0SIDH      = {
   "RXB0SIDH",
   0x0F61,
@@ -100063,6 +111512,13 @@
   p18c658_RXB0SIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXB0SIDH    = {
+  "RXB0SIDH",
+  0x3F81,
+  8,
+  p18f25k83_RXB0SIDH_bits
+};
+
 static const gp_register_t p18c658_RXB0SIDL      = {
   "RXB0SIDL",
   0x0F62,
@@ -100070,6 +111526,13 @@
   p18c658_RXB0SIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXB0SIDL    = {
+  "RXB0SIDL",
+  0x3F82,
+  7,
+  p18f25k83_RXB0SIDL_bits
+};
+
 static const gp_register_t p18c658_RXB1CON       = {
   "RXB1CON",
   0x0F50,
@@ -100091,6 +111554,13 @@
   p18f25k80_RXB1CON_bits
 };
 
+static const gp_register_t p18f25k83_RXB1CON     = {
+  "RXB1CON",
+  0x37F0,
+  8,
+  p18f25k83_RXB1CON_bits
+};
+
 static const gp_register_t p18f6585_RXB1CON      = {
   "RXB1CON",
   0x0F50,
@@ -100112,6 +111582,13 @@
   p18f25k80_RXB1D0_bits
 };
 
+static const gp_register_t p18f25k83_RXB1D0      = {
+  "RXB1D0",
+  0x37F6,
+  8,
+  p18f25k83_RXB1D0_bits
+};
+
 static const gp_register_t p18c658_RXB1D1        = {
   "RXB1D1",
   0x0F57,
@@ -100126,6 +111603,13 @@
   p18f25k80_RXB1D1_bits
 };
 
+static const gp_register_t p18f25k83_RXB1D1      = {
+  "RXB1D1",
+  0x37F7,
+  8,
+  p18f25k83_RXB1D1_bits
+};
+
 static const gp_register_t p18c658_RXB1D2        = {
   "RXB1D2",
   0x0F58,
@@ -100140,6 +111624,13 @@
   p18f25k80_RXB1D2_bits
 };
 
+static const gp_register_t p18f25k83_RXB1D2      = {
+  "RXB1D2",
+  0x37F8,
+  8,
+  p18f25k83_RXB1D2_bits
+};
+
 static const gp_register_t p18c658_RXB1D3        = {
   "RXB1D3",
   0x0F59,
@@ -100154,6 +111645,13 @@
   p18f25k80_RXB1D3_bits
 };
 
+static const gp_register_t p18f25k83_RXB1D3      = {
+  "RXB1D3",
+  0x37F9,
+  8,
+  p18f25k83_RXB1D3_bits
+};
+
 static const gp_register_t p18c658_RXB1D4        = {
   "RXB1D4",
   0x0F5A,
@@ -100168,6 +111666,13 @@
   p18f25k80_RXB1D4_bits
 };
 
+static const gp_register_t p18f25k83_RXB1D4      = {
+  "RXB1D4",
+  0x37FA,
+  8,
+  p18f25k83_RXB1D4_bits
+};
+
 static const gp_register_t p18c658_RXB1D5        = {
   "RXB1D5",
   0x0F5B,
@@ -100182,6 +111687,13 @@
   p18f25k80_RXB1D5_bits
 };
 
+static const gp_register_t p18f25k83_RXB1D5      = {
+  "RXB1D5",
+  0x37FB,
+  8,
+  p18f25k83_RXB1D5_bits
+};
+
 static const gp_register_t p18c658_RXB1D6        = {
   "RXB1D6",
   0x0F5C,
@@ -100196,6 +111708,13 @@
   p18f25k80_RXB1D6_bits
 };
 
+static const gp_register_t p18f25k83_RXB1D6      = {
+  "RXB1D6",
+  0x37FC,
+  8,
+  p18f25k83_RXB1D6_bits
+};
+
 static const gp_register_t p18c658_RXB1D7        = {
   "RXB1D7",
   0x0F5D,
@@ -100210,6 +111729,13 @@
   p18f25k80_RXB1D7_bits
 };
 
+static const gp_register_t p18f25k83_RXB1D7      = {
+  "RXB1D7",
+  0x37FD,
+  8,
+  p18f25k83_RXB1D7_bits
+};
+
 static const gp_register_t p18c658_RXB1DLC       = {
   "RXB1DLC",
   0x0F55,
@@ -100238,6 +111764,13 @@
   p18f25k80_RXB1DLC_bits
 };
 
+static const gp_register_t p18f25k83_RXB1DLC     = {
+  "RXB1DLC",
+  0x37F5,
+  7,
+  p18f25k83_RXB1DLC_bits
+};
+
 static const gp_register_t p18c658_RXB1EIDH      = {
   "RXB1EIDH",
   0x0F53,
@@ -100252,6 +111785,13 @@
   p18f25k80_RXB1EIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXB1EIDH    = {
+  "RXB1EIDH",
+  0x37F3,
+  8,
+  p18f25k83_RXB1EIDH_bits
+};
+
 static const gp_register_t p18c658_RXB1EIDL      = {
   "RXB1EIDL",
   0x0F54,
@@ -100266,6 +111806,13 @@
   p18f25k80_RXB1EIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXB1EIDL    = {
+  "RXB1EIDL",
+  0x37F4,
+  8,
+  p18f25k83_RXB1EIDL_bits
+};
+
 static const gp_register_t p18c658_RXB1SIDH      = {
   "RXB1SIDH",
   0x0F51,
@@ -100280,6 +111827,13 @@
   p18f25k80_RXB1SIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXB1SIDH    = {
+  "RXB1SIDH",
+  0x37F1,
+  8,
+  p18f25k83_RXB1SIDH_bits
+};
+
 static const gp_register_t p18c658_RXB1SIDL      = {
   "RXB1SIDL",
   0x0F52,
@@ -100294,6 +111848,13 @@
   p18f25k80_RXB1SIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXB1SIDL    = {
+  "RXB1SIDL",
+  0x37F2,
+  7,
+  p18f25k83_RXB1SIDL_bits
+};
+
 static const gp_register_t p18c658_RXERRCNT      = {
   "RXERRCNT",
   0x0F75,
@@ -100308,6 +111869,13 @@
   p18f25k80_RXERRCNT_bits
 };
 
+static const gp_register_t p18f25k83_RXERRCNT    = {
+  "RXERRCNT",
+  0x3701,
+  8,
+  p18f25k83_RXERRCNT_bits
+};
+
 static const gp_register_t p18c658_RXF0EIDH      = {
   "RXF0EIDH",
   0x0F02,
@@ -100322,6 +111890,13 @@
   p18f25k80_RXF0EIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF0EIDH    = {
+  "RXF0EIDH",
+  0x37A2,
+  8,
+  p18f25k83_RXF0EIDH_bits
+};
+
 static const gp_register_t p18c658_RXF0EIDL      = {
   "RXF0EIDL",
   0x0F03,
@@ -100336,6 +111911,13 @@
   p18f25k80_RXF0EIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF0EIDL    = {
+  "RXF0EIDL",
+  0x37A3,
+  8,
+  p18f25k83_RXF0EIDL_bits
+};
+
 static const gp_register_t p18c658_RXF0SIDH      = {
   "RXF0SIDH",
   0x0F00,
@@ -100350,6 +111932,13 @@
   p18f25k80_RXF0SIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF0SIDH    = {
+  "RXF0SIDH",
+  0x37A0,
+  8,
+  p18f25k83_RXF0SIDH_bits
+};
+
 static const gp_register_t p18c658_RXF0SIDL      = {
   "RXF0SIDL",
   0x0F01,
@@ -100371,6 +111960,13 @@
   p18f25k80_RXF0SIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF0SIDL    = {
+  "RXF0SIDL",
+  0x37A1,
+  6,
+  p18f25k83_RXF0SIDL_bits
+};
+
 static const gp_register_t p18f2480_RXF10EIDH    = {
   "RXF10EIDH",
   0x0D76,
@@ -100385,6 +111981,13 @@
   p18f25k80_RXF10EIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF10EIDH   = {
+  "RXF10EIDH",
+  0x371A,
+  8,
+  p18f25k83_RXF10EIDH_bits
+};
+
 static const gp_register_t p18f2480_RXF10EIDL    = {
   "RXF10EIDL",
   0x0D77,
@@ -100399,6 +112002,13 @@
   p18f25k80_RXF10EIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF10EIDL   = {
+  "RXF10EIDL",
+  0x371B,
+  8,
+  p18f25k83_RXF10EIDL_bits
+};
+
 static const gp_register_t p18f2480_RXF10SIDH    = {
   "RXF10SIDH",
   0x0D74,
@@ -100413,6 +112023,13 @@
   p18f25k80_RXF10SIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF10SIDH   = {
+  "RXF10SIDH",
+  0x3718,
+  8,
+  p18f25k83_RXF10SIDH_bits
+};
+
 static const gp_register_t p18f2480_RXF10SIDL    = {
   "RXF10SIDL",
   0x0D75,
@@ -100427,6 +112044,13 @@
   p18f25k80_RXF10SIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF10SIDL   = {
+  "RXF10SIDL",
+  0x3719,
+  6,
+  p18f25k83_RXF10SIDL_bits
+};
+
 static const gp_register_t p18f2480_RXF11EIDH    = {
   "RXF11EIDH",
   0x0D7A,
@@ -100441,6 +112065,13 @@
   p18f25k80_RXF11EIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF11EIDH   = {
+  "RXF11EIDH",
+  0x371E,
+  8,
+  p18f25k83_RXF11EIDH_bits
+};
+
 static const gp_register_t p18f2480_RXF11EIDL    = {
   "RXF11EIDL",
   0x0D7B,
@@ -100455,6 +112086,13 @@
   p18f25k80_RXF11EIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF11EIDL   = {
+  "RXF11EIDL",
+  0x371F,
+  8,
+  p18f25k83_RXF11EIDL_bits
+};
+
 static const gp_register_t p18f2480_RXF11SIDH    = {
   "RXF11SIDH",
   0x0D78,
@@ -100469,6 +112107,13 @@
   p18f25k80_RXF11SIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF11SIDH   = {
+  "RXF11SIDH",
+  0x371C,
+  8,
+  p18f25k83_RXF11SIDH_bits
+};
+
 static const gp_register_t p18f2480_RXF11SIDL    = {
   "RXF11SIDL",
   0x0D79,
@@ -100483,6 +112128,13 @@
   p18f25k80_RXF11SIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF11SIDL   = {
+  "RXF11SIDL",
+  0x371D,
+  6,
+  p18f25k83_RXF11SIDL_bits
+};
+
 static const gp_register_t p18f2480_RXF12EIDH    = {
   "RXF12EIDH",
   0x0D82,
@@ -100497,6 +112149,13 @@
   p18f25k80_RXF12EIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF12EIDH   = {
+  "RXF12EIDH",
+  0x3722,
+  8,
+  p18f25k83_RXF12EIDH_bits
+};
+
 static const gp_register_t p18f2480_RXF12EIDL    = {
   "RXF12EIDL",
   0x0D83,
@@ -100511,6 +112170,13 @@
   p18f25k80_RXF12EIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF12EIDL   = {
+  "RXF12EIDL",
+  0x3723,
+  8,
+  p18f25k83_RXF12EIDL_bits
+};
+
 static const gp_register_t p18f2480_RXF12SIDH    = {
   "RXF12SIDH",
   0x0D80,
@@ -100525,6 +112191,13 @@
   p18f25k80_RXF12SIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF12SIDH   = {
+  "RXF12SIDH",
+  0x3720,
+  8,
+  p18f25k83_RXF12SIDH_bits
+};
+
 static const gp_register_t p18f2480_RXF12SIDL    = {
   "RXF12SIDL",
   0x0D81,
@@ -100539,6 +112212,13 @@
   p18f25k80_RXF12SIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF12SIDL   = {
+  "RXF12SIDL",
+  0x3721,
+  6,
+  p18f25k83_RXF12SIDL_bits
+};
+
 static const gp_register_t p18f2480_RXF13EIDH    = {
   "RXF13EIDH",
   0x0D86,
@@ -100553,6 +112233,13 @@
   p18f25k80_RXF13EIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF13EIDH   = {
+  "RXF13EIDH",
+  0x3726,
+  8,
+  p18f25k83_RXF13EIDH_bits
+};
+
 static const gp_register_t p18f2480_RXF13EIDL    = {
   "RXF13EIDL",
   0x0D87,
@@ -100567,6 +112254,13 @@
   p18f25k80_RXF13EIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF13EIDL   = {
+  "RXF13EIDL",
+  0x3727,
+  8,
+  p18f25k83_RXF13EIDL_bits
+};
+
 static const gp_register_t p18f2480_RXF13SIDH    = {
   "RXF13SIDH",
   0x0D84,
@@ -100581,6 +112275,13 @@
   p18f25k80_RXF13SIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF13SIDH   = {
+  "RXF13SIDH",
+  0x3724,
+  8,
+  p18f25k83_RXF13SIDH_bits
+};
+
 static const gp_register_t p18f2480_RXF13SIDL    = {
   "RXF13SIDL",
   0x0D85,
@@ -100595,6 +112296,13 @@
   p18f25k80_RXF13SIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF13SIDL   = {
+  "RXF13SIDL",
+  0x3725,
+  6,
+  p18f25k83_RXF13SIDL_bits
+};
+
 static const gp_register_t p18f2480_RXF14EIDH    = {
   "RXF14EIDH",
   0x0D8A,
@@ -100609,6 +112317,13 @@
   p18f25k80_RXF14EIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF14EIDH   = {
+  "RXF14EIDH",
+  0x372A,
+  8,
+  p18f25k83_RXF14EIDH_bits
+};
+
 static const gp_register_t p18f2480_RXF14EIDL    = {
   "RXF14EIDL",
   0x0D8B,
@@ -100623,6 +112338,13 @@
   p18f25k80_RXF14EIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF14EIDL   = {
+  "RXF14EIDL",
+  0x372B,
+  8,
+  p18f25k83_RXF14EIDL_bits
+};
+
 static const gp_register_t p18f2480_RXF14SIDH    = {
   "RXF14SIDH",
   0x0D88,
@@ -100637,6 +112359,13 @@
   p18f25k80_RXF14SIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF14SIDH   = {
+  "RXF14SIDH",
+  0x3728,
+  8,
+  p18f25k83_RXF14SIDH_bits
+};
+
 static const gp_register_t p18f2480_RXF14SIDL    = {
   "RXF14SIDL",
   0x0D89,
@@ -100651,6 +112380,13 @@
   p18f25k80_RXF14SIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF14SIDL   = {
+  "RXF14SIDL",
+  0x3729,
+  6,
+  p18f25k83_RXF14SIDL_bits
+};
+
 static const gp_register_t p18f2480_RXF15EIDH    = {
   "RXF15EIDH",
   0x0D92,
@@ -100665,6 +112401,13 @@
   p18f25k80_RXF15EIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF15EIDH   = {
+  "RXF15EIDH",
+  0x372E,
+  8,
+  p18f25k83_RXF15EIDH_bits
+};
+
 static const gp_register_t p18f2480_RXF15EIDL    = {
   "RXF15EIDL",
   0x0D93,
@@ -100679,6 +112422,13 @@
   p18f25k80_RXF15EIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF15EIDL   = {
+  "RXF15EIDL",
+  0x372F,
+  8,
+  p18f25k83_RXF15EIDL_bits
+};
+
 static const gp_register_t p18f2480_RXF15SIDH    = {
   "RXF15SIDH",
   0x0D90,
@@ -100693,6 +112443,13 @@
   p18f25k80_RXF15SIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF15SIDH   = {
+  "RXF15SIDH",
+  0x372C,
+  8,
+  p18f25k83_RXF15SIDH_bits
+};
+
 static const gp_register_t p18f2480_RXF15SIDL    = {
   "RXF15SIDL",
   0x0D91,
@@ -100707,6 +112464,13 @@
   p18f25k80_RXF15SIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF15SIDL   = {
+  "RXF15SIDL",
+  0x372D,
+  6,
+  p18f25k83_RXF15SIDL_bits
+};
+
 static const gp_register_t p18c658_RXF1EID0      = {
   "RXF1EID0",
   0x0F07,
@@ -100735,6 +112499,13 @@
   p18f25k80_RXF1EIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF1EIDH    = {
+  "RXF1EIDH",
+  0x37A6,
+  8,
+  p18f25k83_RXF1EIDH_bits
+};
+
 static const gp_register_t p18f248_RXF1EIDL      = {
   "RXF1EIDL",
   0x0F07,
@@ -100749,6 +112520,13 @@
   p18f25k80_RXF1EIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF1EIDL    = {
+  "RXF1EIDL",
+  0x37A7,
+  8,
+  p18f25k83_RXF1EIDL_bits
+};
+
 static const gp_register_t p18c658_RXF1SIDH      = {
   "RXF1SIDH",
   0x0F04,
@@ -100763,6 +112541,13 @@
   p18f25k80_RXF1SIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF1SIDH    = {
+  "RXF1SIDH",
+  0x37A4,
+  8,
+  p18f25k83_RXF1SIDH_bits
+};
+
 static const gp_register_t p18c658_RXF1SIDL      = {
   "RXF1SIDL",
   0x0F05,
@@ -100784,6 +112569,13 @@
   p18f25k80_RXF1SIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF1SIDL    = {
+  "RXF1SIDL",
+  0x37A5,
+  6,
+  p18f25k83_RXF1SIDL_bits
+};
+
 static const gp_register_t p18c658_RXF2EID0      = {
   "RXF2EID0",
   0x0F0B,
@@ -100812,6 +112604,13 @@
   p18f25k80_RXF2EIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF2EIDH    = {
+  "RXF2EIDH",
+  0x37AA,
+  8,
+  p18f25k83_RXF2EIDH_bits
+};
+
 static const gp_register_t p18f248_RXF2EIDL      = {
   "RXF2EIDL",
   0x0F0B,
@@ -100826,6 +112625,13 @@
   p18f25k80_RXF2EIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF2EIDL    = {
+  "RXF2EIDL",
+  0x37AB,
+  8,
+  p18f25k83_RXF2EIDL_bits
+};
+
 static const gp_register_t p18c658_RXF2SIDH      = {
   "RXF2SIDH",
   0x0F08,
@@ -100840,6 +112646,13 @@
   p18f25k80_RXF2SIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF2SIDH    = {
+  "RXF2SIDH",
+  0x37A8,
+  8,
+  p18f25k83_RXF2SIDH_bits
+};
+
 static const gp_register_t p18c658_RXF2SIDL      = {
   "RXF2SIDL",
   0x0F09,
@@ -100861,6 +112674,13 @@
   p18f25k80_RXF2SIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF2SIDL    = {
+  "RXF2SIDL",
+  0x37A9,
+  6,
+  p18f25k83_RXF2SIDL_bits
+};
+
 static const gp_register_t p18c658_RXF3EID0      = {
   "RXF3EID0",
   0x0F0F,
@@ -100889,6 +112709,13 @@
   p18f25k80_RXF3EIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF3EIDH    = {
+  "RXF3EIDH",
+  0x37AE,
+  8,
+  p18f25k83_RXF3EIDH_bits
+};
+
 static const gp_register_t p18f248_RXF3EIDL      = {
   "RXF3EIDL",
   0x0F0F,
@@ -100903,6 +112730,13 @@
   p18f25k80_RXF3EIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF3EIDL    = {
+  "RXF3EIDL",
+  0x37AF,
+  8,
+  p18f25k83_RXF3EIDL_bits
+};
+
 static const gp_register_t p18c658_RXF3SIDH      = {
   "RXF3SIDH",
   0x0F0C,
@@ -100917,6 +112751,13 @@
   p18f25k80_RXF3SIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF3SIDH    = {
+  "RXF3SIDH",
+  0x37AC,
+  8,
+  p18f25k83_RXF3SIDH_bits
+};
+
 static const gp_register_t p18c658_RXF3SIDL      = {
   "RXF3SIDL",
   0x0F0D,
@@ -100938,6 +112779,13 @@
   p18f25k80_RXF3SIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF3SIDL    = {
+  "RXF3SIDL",
+  0x37AD,
+  6,
+  p18f25k83_RXF3SIDL_bits
+};
+
 static const gp_register_t p18c658_RXF4EID0      = {
   "RXF4EID0",
   0x0F13,
@@ -100966,6 +112814,13 @@
   p18f25k80_RXF4EIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF4EIDH    = {
+  "RXF4EIDH",
+  0x37B2,
+  8,
+  p18f25k83_RXF4EIDH_bits
+};
+
 static const gp_register_t p18f248_RXF4EIDL      = {
   "RXF4EIDL",
   0x0F13,
@@ -100980,6 +112835,13 @@
   p18f25k80_RXF4EIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF4EIDL    = {
+  "RXF4EIDL",
+  0x37B3,
+  8,
+  p18f25k83_RXF4EIDL_bits
+};
+
 static const gp_register_t p18c658_RXF4SIDH      = {
   "RXF4SIDH",
   0x0F10,
@@ -100994,6 +112856,13 @@
   p18f25k80_RXF4SIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF4SIDH    = {
+  "RXF4SIDH",
+  0x37B0,
+  8,
+  p18f25k83_RXF4SIDH_bits
+};
+
 static const gp_register_t p18c658_RXF4SIDL      = {
   "RXF4SIDL",
   0x0F11,
@@ -101015,6 +112884,13 @@
   p18f25k80_RXF4SIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF4SIDL    = {
+  "RXF4SIDL",
+  0x37B1,
+  6,
+  p18f25k83_RXF4SIDL_bits
+};
+
 static const gp_register_t p18c658_RXF5EID0      = {
   "RXF5EID0",
   0x0F17,
@@ -101043,6 +112919,13 @@
   p18f25k80_RXF5EIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF5EIDH    = {
+  "RXF5EIDH",
+  0x37B6,
+  8,
+  p18f25k83_RXF5EIDH_bits
+};
+
 static const gp_register_t p18f248_RXF5EIDL      = {
   "RXF5EIDL",
   0x0F17,
@@ -101057,6 +112940,13 @@
   p18f25k80_RXF5EIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF5EIDL    = {
+  "RXF5EIDL",
+  0x37B7,
+  8,
+  p18f25k83_RXF5EIDL_bits
+};
+
 static const gp_register_t p18c658_RXF5SIDH      = {
   "RXF5SIDH",
   0x0F14,
@@ -101071,6 +112961,13 @@
   p18f25k80_RXF5SIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF5SIDH    = {
+  "RXF5SIDH",
+  0x37B4,
+  8,
+  p18f25k83_RXF5SIDH_bits
+};
+
 static const gp_register_t p18c658_RXF5SIDL      = {
   "RXF5SIDL",
   0x0F15,
@@ -101092,6 +112989,13 @@
   p18f25k80_RXF5SIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF5SIDL    = {
+  "RXF5SIDL",
+  0x37B5,
+  6,
+  p18f25k83_RXF5SIDL_bits
+};
+
 static const gp_register_t p18f2480_RXF6EIDH     = {
   "RXF6EIDH",
   0x0D62,
@@ -101106,6 +113010,13 @@
   p18f25k80_RXF6EIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF6EIDH    = {
+  "RXF6EIDH",
+  0x370A,
+  8,
+  p18f25k83_RXF6EIDH_bits
+};
+
 static const gp_register_t p18f2480_RXF6EIDL     = {
   "RXF6EIDL",
   0x0D63,
@@ -101120,6 +113031,13 @@
   p18f25k80_RXF6EIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF6EIDL    = {
+  "RXF6EIDL",
+  0x370B,
+  8,
+  p18f25k83_RXF6EIDL_bits
+};
+
 static const gp_register_t p18f2480_RXF6SIDH     = {
   "RXF6SIDH",
   0x0D60,
@@ -101134,6 +113052,13 @@
   p18f25k80_RXF6SIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF6SIDH    = {
+  "RXF6SIDH",
+  0x3708,
+  8,
+  p18f25k83_RXF6SIDH_bits
+};
+
 static const gp_register_t p18f2480_RXF6SIDL     = {
   "RXF6SIDL",
   0x0D61,
@@ -101148,6 +113073,13 @@
   p18f25k80_RXF6SIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF6SIDL    = {
+  "RXF6SIDL",
+  0x3709,
+  6,
+  p18f25k83_RXF6SIDL_bits
+};
+
 static const gp_register_t p18f2480_RXF7EIDH     = {
   "RXF7EIDH",
   0x0D66,
@@ -101162,6 +113094,13 @@
   p18f25k80_RXF7EIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF7EIDH    = {
+  "RXF7EIDH",
+  0x370E,
+  8,
+  p18f25k83_RXF7EIDH_bits
+};
+
 static const gp_register_t p18f2480_RXF7EIDL     = {
   "RXF7EIDL",
   0x0D67,
@@ -101176,6 +113115,13 @@
   p18f25k80_RXF7EIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF7EIDL    = {
+  "RXF7EIDL",
+  0x370F,
+  8,
+  p18f25k83_RXF7EIDL_bits
+};
+
 static const gp_register_t p18f2480_RXF7SIDH     = {
   "RXF7SIDH",
   0x0D64,
@@ -101190,6 +113136,13 @@
   p18f25k80_RXF7SIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF7SIDH    = {
+  "RXF7SIDH",
+  0x370C,
+  8,
+  p18f25k83_RXF7SIDH_bits
+};
+
 static const gp_register_t p18f2480_RXF7SIDL     = {
   "RXF7SIDL",
   0x0D65,
@@ -101204,6 +113157,13 @@
   p18f25k80_RXF7SIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF7SIDL    = {
+  "RXF7SIDL",
+  0x370D,
+  6,
+  p18f25k83_RXF7SIDL_bits
+};
+
 static const gp_register_t p18f2480_RXF8EIDH     = {
   "RXF8EIDH",
   0x0D6A,
@@ -101218,6 +113178,13 @@
   p18f25k80_RXF8EIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF8EIDH    = {
+  "RXF8EIDH",
+  0x3712,
+  8,
+  p18f25k83_RXF8EIDH_bits
+};
+
 static const gp_register_t p18f2480_RXF8EIDL     = {
   "RXF8EIDL",
   0x0D6B,
@@ -101232,6 +113199,13 @@
   p18f25k80_RXF8EIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF8EIDL    = {
+  "RXF8EIDL",
+  0x3713,
+  8,
+  p18f25k83_RXF8EIDL_bits
+};
+
 static const gp_register_t p18f2480_RXF8SIDH     = {
   "RXF8SIDH",
   0x0D68,
@@ -101246,6 +113220,13 @@
   p18f25k80_RXF8SIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF8SIDH    = {
+  "RXF8SIDH",
+  0x3710,
+  8,
+  p18f25k83_RXF8SIDH_bits
+};
+
 static const gp_register_t p18f2480_RXF8SIDL     = {
   "RXF8SIDL",
   0x0D69,
@@ -101260,6 +113241,13 @@
   p18f25k80_RXF8SIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF8SIDL    = {
+  "RXF8SIDL",
+  0x3711,
+  6,
+  p18f25k83_RXF8SIDL_bits
+};
+
 static const gp_register_t p18f2480_RXF9EIDH     = {
   "RXF9EIDH",
   0x0D72,
@@ -101274,6 +113262,13 @@
   p18f25k80_RXF9EIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF9EIDH    = {
+  "RXF9EIDH",
+  0x3716,
+  8,
+  p18f25k83_RXF9EIDH_bits
+};
+
 static const gp_register_t p18f2480_RXF9EIDL     = {
   "RXF9EIDL",
   0x0D73,
@@ -101288,6 +113283,13 @@
   p18f25k80_RXF9EIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF9EIDL    = {
+  "RXF9EIDL",
+  0x3717,
+  8,
+  p18f25k83_RXF9EIDL_bits
+};
+
 static const gp_register_t p18f2480_RXF9SIDH     = {
   "RXF9SIDH",
   0x0D70,
@@ -101302,6 +113304,13 @@
   p18f25k80_RXF9SIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXF9SIDH    = {
+  "RXF9SIDH",
+  0x3714,
+  8,
+  p18f25k83_RXF9SIDH_bits
+};
+
 static const gp_register_t p18f2480_RXF9SIDL     = {
   "RXF9SIDL",
   0x0D71,
@@ -101316,6 +113325,13 @@
   p18f25k80_RXF9SIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXF9SIDL    = {
+  "RXF9SIDL",
+  0x3715,
+  6,
+  p18f25k83_RXF9SIDL_bits
+};
+
 static const gp_register_t p18f2480_RXFBCON0     = {
   "RXFBCON0",
   0x0DE0,
@@ -101330,6 +113346,13 @@
   p18f25k80_RXFBCON0_bits
 };
 
+static const gp_register_t p18f25k83_RXFBCON0    = {
+  "RXFBCON0",
+  0x3731,
+  8,
+  p18f25k83_RXFBCON0_bits
+};
+
 static const gp_register_t p18f2480_RXFBCON1     = {
   "RXFBCON1",
   0x0DE1,
@@ -101344,6 +113367,13 @@
   p18f25k80_RXFBCON1_bits
 };
 
+static const gp_register_t p18f25k83_RXFBCON1    = {
+  "RXFBCON1",
+  0x3732,
+  8,
+  p18f25k83_RXFBCON1_bits
+};
+
 static const gp_register_t p18f2480_RXFBCON2     = {
   "RXFBCON2",
   0x0DE2,
@@ -101358,6 +113388,13 @@
   p18f25k80_RXFBCON2_bits
 };
 
+static const gp_register_t p18f25k83_RXFBCON2    = {
+  "RXFBCON2",
+  0x3733,
+  8,
+  p18f25k83_RXFBCON2_bits
+};
+
 static const gp_register_t p18f2480_RXFBCON3     = {
   "RXFBCON3",
   0x0DE3,
@@ -101372,6 +113409,13 @@
   p18f25k80_RXFBCON3_bits
 };
 
+static const gp_register_t p18f25k83_RXFBCON3    = {
+  "RXFBCON3",
+  0x3734,
+  8,
+  p18f25k83_RXFBCON3_bits
+};
+
 static const gp_register_t p18f2480_RXFBCON4     = {
   "RXFBCON4",
   0x0DE4,
@@ -101386,6 +113430,13 @@
   p18f25k80_RXFBCON4_bits
 };
 
+static const gp_register_t p18f25k83_RXFBCON4    = {
+  "RXFBCON4",
+  0x3735,
+  8,
+  p18f25k83_RXFBCON4_bits
+};
+
 static const gp_register_t p18f2480_RXFBCON5     = {
   "RXFBCON5",
   0x0DE5,
@@ -101400,6 +113451,13 @@
   p18f25k80_RXFBCON5_bits
 };
 
+static const gp_register_t p18f25k83_RXFBCON5    = {
+  "RXFBCON5",
+  0x3736,
+  8,
+  p18f25k83_RXFBCON5_bits
+};
+
 static const gp_register_t p18f2480_RXFBCON6     = {
   "RXFBCON6",
   0x0DE6,
@@ -101414,6 +113472,13 @@
   p18f25k80_RXFBCON6_bits
 };
 
+static const gp_register_t p18f25k83_RXFBCON6    = {
+  "RXFBCON6",
+  0x3737,
+  8,
+  p18f25k83_RXFBCON6_bits
+};
+
 static const gp_register_t p18f2480_RXFBCON7     = {
   "RXFBCON7",
   0x0DE7,
@@ -101428,6 +113493,13 @@
   p18f25k80_RXFBCON7_bits
 };
 
+static const gp_register_t p18f25k83_RXFBCON7    = {
+  "RXFBCON7",
+  0x3738,
+  8,
+  p18f25k83_RXFBCON7_bits
+};
+
 static const gp_register_t p18f2480_RXFCON0      = {
   "RXFCON0",
   0x0DD4,
@@ -101442,6 +113514,13 @@
   p18f25k80_RXFCON0_bits
 };
 
+static const gp_register_t p18f25k83_RXFCON0     = {
+  "RXFCON0",
+  0x3706,
+  8,
+  p18f25k83_RXFCON0_bits
+};
+
 static const gp_register_t p18f2480_RXFCON1      = {
   "RXFCON1",
   0x0DD5,
@@ -101456,6 +113535,13 @@
   p18f25k80_RXFCON1_bits
 };
 
+static const gp_register_t p18f25k83_RXFCON1     = {
+  "RXFCON1",
+  0x3707,
+  8,
+  p18f25k83_RXFCON1_bits
+};
+
 static const gp_register_t p18c658_RXM0EID0      = {
   "RXM0EID0",
   0x0F1B,
@@ -101484,6 +113570,13 @@
   p18f25k80_RXM0EIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXM0EIDH    = {
+  "RXM0EIDH",
+  0x37BA,
+  8,
+  p18f25k83_RXM0EIDH_bits
+};
+
 static const gp_register_t p18f248_RXM0EIDL      = {
   "RXM0EIDL",
   0x0F1B,
@@ -101498,6 +113591,13 @@
   p18f25k80_RXM0EIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXM0EIDL    = {
+  "RXM0EIDL",
+  0x37BB,
+  8,
+  p18f25k83_RXM0EIDL_bits
+};
+
 static const gp_register_t p18c658_RXM0SIDH      = {
   "RXM0SIDH",
   0x0F18,
@@ -101512,6 +113612,13 @@
   p18f25k80_RXM0SIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXM0SIDH    = {
+  "RXM0SIDH",
+  0x37B8,
+  8,
+  p18f25k83_RXM0SIDH_bits
+};
+
 static const gp_register_t p18c658_RXM0SIDL      = {
   "RXM0SIDL",
   0x0F19,
@@ -101533,6 +113640,13 @@
   p18f25k80_RXM0SIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXM0SIDL    = {
+  "RXM0SIDL",
+  0x37B9,
+  6,
+  p18f25k83_RXM0SIDL_bits
+};
+
 static const gp_register_t p18f6585_RXM0SIDL     = {
   "RXM0SIDL",
   0x0F19,
@@ -101568,6 +113682,13 @@
   p18f25k80_RXM1EIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXM1EIDH    = {
+  "RXM1EIDH",
+  0x37BE,
+  8,
+  p18f25k83_RXM1EIDH_bits
+};
+
 static const gp_register_t p18f248_RXM1EIDL      = {
   "RXM1EIDL",
   0x0F1F,
@@ -101582,6 +113703,13 @@
   p18f25k80_RXM1EIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXM1EIDL    = {
+  "RXM1EIDL",
+  0x37BF,
+  8,
+  p18f25k83_RXM1EIDL_bits
+};
+
 static const gp_register_t p18c658_RXM1SIDH      = {
   "RXM1SIDH",
   0x0F1C,
@@ -101596,6 +113724,13 @@
   p18f25k80_RXM1SIDH_bits
 };
 
+static const gp_register_t p18f25k83_RXM1SIDH    = {
+  "RXM1SIDH",
+  0x37BC,
+  8,
+  p18f25k83_RXM1SIDH_bits
+};
+
 static const gp_register_t p18c658_RXM1SIDL      = {
   "RXM1SIDL",
   0x0F1D,
@@ -101617,6 +113752,13 @@
   p18f25k80_RXM1SIDL_bits
 };
 
+static const gp_register_t p18f25k83_RXM1SIDL    = {
+  "RXM1SIDL",
+  0x37BD,
+  6,
+  p18f25k83_RXM1SIDL_bits
+};
+
 static const gp_register_t p16f1574_RXPPS        = {
   "RXPPS",
   0x0E15,
@@ -101715,6 +113857,13 @@
   p18f24k40_SCANCON0_bits
 };
 
+static const gp_register_t p18f25k83_SCANCON0    = {
+  "SCANCON0",
+  0x397C,
+  6,
+  p18f25k83_SCANCON0_bits
+};
+
 static const gp_register_t p12f1612_SCANHADRH    = {
   "SCANHADRH",
   0x071B,
@@ -101736,6 +113885,13 @@
   p18f24k40_SCANHADRH_bits
 };
 
+static const gp_register_t p18f25k83_SCANHADRH   = {
+  "SCANHADRH",
+  0x397A,
+  8,
+  p18f25k83_SCANHADRH_bits
+};
+
 static const gp_register_t p12f1612_SCANHADRL    = {
   "SCANHADRL",
   0x071A,
@@ -101757,6 +113913,13 @@
   p18f24k40_SCANHADRL_bits
 };
 
+static const gp_register_t p18f25k83_SCANHADRL   = {
+  "SCANHADRL",
+  0x3979,
+  8,
+  p18f25k83_SCANHADRL_bits
+};
+
 static const gp_register_t p18f24k40_SCANHADRU   = {
   "SCANHADRU",
   0x0F4E,
@@ -101764,6 +113927,13 @@
   p18f24k40_SCANHADRU_bits
 };
 
+static const gp_register_t p18f25k83_SCANHADRU   = {
+  "SCANHADRU",
+  0x397B,
+  6,
+  p18f25k83_SCANHADRU_bits
+};
+
 static const gp_register_t p12f1612_SCANLADRH    = {
   "SCANLADRH",
   0x0719,
@@ -101785,6 +113955,13 @@
   p18f24k40_SCANLADRH_bits
 };
 
+static const gp_register_t p18f25k83_SCANLADRH   = {
+  "SCANLADRH",
+  0x3977,
+  8,
+  p18f25k83_SCANLADRH_bits
+};
+
 static const gp_register_t p12f1612_SCANLADRL    = {
   "SCANLADRL",
   0x0718,
@@ -101806,6 +113983,13 @@
   p18f24k40_SCANLADRL_bits
 };
 
+static const gp_register_t p18f25k83_SCANLADRL   = {
+  "SCANLADRL",
+  0x3976,
+  8,
+  p18f25k83_SCANLADRL_bits
+};
+
 static const gp_register_t p18f24k40_SCANLADRU   = {
   "SCANLADRU",
   0x0F4B,
@@ -101813,6 +113997,20 @@
   p18f24k40_SCANLADRU_bits
 };
 
+static const gp_register_t p18f25k83_SCANLADRU   = {
+  "SCANLADRU",
+  0x3978,
+  6,
+  p18f25k83_SCANLADRU_bits
+};
+
+static const gp_register_t p18f25k83_SCANPR      = {
+  "SCANPR",
+  0x39F7,
+  3,
+  p18f25k83_SCANPR_bits
+};
+
 static const gp_register_t p12f1612_SCANTRIG     = {
   "SCANTRIG",
   0x071D,
@@ -101848,6 +114046,13 @@
   p18f24k40_SCANTRIG_bits
 };
 
+static const gp_register_t p18f25k83_SCANTRIG    = {
+  "SCANTRIG",
+  0x397D,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f2480_SDFLC        = {
   "SDFLC",
   0x0DD8,
@@ -101862,6 +114067,13 @@
   p18f25k80_SDFLC_bits
 };
 
+static const gp_register_t p18f25k83_SDFLC       = {
+  "SDFLC",
+  0x3730,
+  5,
+  p18f25k83_SDFLC_bits
+};
+
 static const gp_register_t p18f6585_SDFLC        = {
   "SDFLC",
   0x0DD8,
@@ -101904,6 +114116,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_SHADCON     = {
+  "SHADCON",
+  0x3883,
+  1,
+  p18f25k83_SHADCON_bits
+};
+
 static const gp_register_t p16f753_SLPCCON0      = {
   "SLPCCON0",
   0x011E,
@@ -102051,6 +114270,13 @@
   p18f24k40_SLRCONA_bits
 };
 
+static const gp_register_t p18f25k83_SLRCONA     = {
+  "SLRCONA",
+  0x3A43,
+  8,
+  p18f25k83_SLRCONA_bits
+};
+
 static const gp_register_t p18f65k40_SLRCONA     = {
   "SLRCONA",
   0x0E8F,
@@ -102107,6 +114333,13 @@
   p18f24k40_SLRCONB_bits
 };
 
+static const gp_register_t p18f25k83_SLRCONB     = {
+  "SLRCONB",
+  0x3A53,
+  8,
+  p18f25k83_SLRCONB_bits
+};
+
 static const gp_register_t p18f65k40_SLRCONB     = {
   "SLRCONB",
   0x0E97,
@@ -102170,6 +114403,13 @@
   p18f24k40_SLRCONC_bits
 };
 
+static const gp_register_t p18f25k83_SLRCONC     = {
+  "SLRCONC",
+  0x3A63,
+  8,
+  p18f25k83_SLRCONC_bits
+};
+
 static const gp_register_t p18f65k40_SLRCONC     = {
   "SLRCONC",
   0x0E9F,
@@ -102324,6 +114564,13 @@
   p16f18854_SMT1CLK_bits
 };
 
+static const gp_register_t p18f25k83_SMT1CLK     = {
+  "SMT1CLK",
+  0x3F21,
+  3,
+  p18f25k83_SMT1CLK_bits
+};
+
 static const gp_register_t p18f65k40_SMT1CLK     = {
   "SMT1CLK",
   0x0F19,
@@ -102352,6 +114599,13 @@
   p16f19195_SMT1CON0_bits
 };
 
+static const gp_register_t p18f25k83_SMT1CON0    = {
+  "SMT1CON0",
+  0x3F1E,
+  7,
+  p18f25k83_SMT1CON0_bits
+};
+
 static const gp_register_t p18f65k40_SMT1CON0    = {
   "SMT1CON0",
   0x0F16,
@@ -102373,6 +114627,13 @@
   p16f18854_SMT1CON1_bits
 };
 
+static const gp_register_t p18f25k83_SMT1CON1    = {
+  "SMT1CON1",
+  0x3F1F,
+  6,
+  p18f25k83_SMT1CON1_bits
+};
+
 static const gp_register_t p18f65k40_SMT1CON1    = {
   "SMT1CON1",
   0x0F17,
@@ -102394,6 +114655,13 @@
   p16f18854_SMT1CPRH_bits
 };
 
+static const gp_register_t p18f25k83_SMT1CPRH    = {
+  "SMT1CPRH",
+  0x3F16,
+  8,
+  p18f25k83_SMT1CPRH_bits
+};
+
 static const gp_register_t p18f65k40_SMT1CPRH    = {
   "SMT1CPRH",
   0x0F0E,
@@ -102415,6 +114683,13 @@
   p16f18854_SMT1CPRL_bits
 };
 
+static const gp_register_t p18f25k83_SMT1CPRL    = {
+  "SMT1CPRL",
+  0x3F15,
+  8,
+  p18f25k83_SMT1CPRL_bits
+};
+
 static const gp_register_t p18f65k40_SMT1CPRL    = {
   "SMT1CPRL",
   0x0F0D,
@@ -102436,6 +114711,13 @@
   p16f18854_SMT1CPRU_bits
 };
 
+static const gp_register_t p18f25k83_SMT1CPRU    = {
+  "SMT1CPRU",
+  0x3F17,
+  8,
+  p18f25k83_SMT1CPRU_bits
+};
+
 static const gp_register_t p18f65k40_SMT1CPRU    = {
   "SMT1CPRU",
   0x0F0F,
@@ -102457,6 +114739,13 @@
   p16f18854_SMT1CPWH_bits
 };
 
+static const gp_register_t p18f25k83_SMT1CPWH    = {
+  "SMT1CPWH",
+  0x3F19,
+  8,
+  p18f25k83_SMT1CPWH_bits
+};
+
 static const gp_register_t p18f65k40_SMT1CPWH    = {
   "SMT1CPWH",
   0x0F11,
@@ -102478,6 +114767,13 @@
   p16f18854_SMT1CPWL_bits
 };
 
+static const gp_register_t p18f25k83_SMT1CPWL    = {
+  "SMT1CPWL",
+  0x3F18,
+  8,
+  p18f25k83_SMT1CPWL_bits
+};
+
 static const gp_register_t p18f65k40_SMT1CPWL    = {
   "SMT1CPWL",
   0x0F10,
@@ -102499,6 +114795,13 @@
   p16f18854_SMT1CPWU_bits
 };
 
+static const gp_register_t p18f25k83_SMT1CPWU    = {
+  "SMT1CPWU",
+  0x3F1A,
+  8,
+  p18f25k83_SMT1CPWU_bits
+};
+
 static const gp_register_t p18f65k40_SMT1CPWU    = {
   "SMT1CPWU",
   0x0F12,
@@ -102527,6 +114830,13 @@
   p16f19195_SMT1PRH_bits
 };
 
+static const gp_register_t p18f25k83_SMT1PRH     = {
+  "SMT1PRH",
+  0x3F1C,
+  8,
+  p18f25k83_SMT1PRH_bits
+};
+
 static const gp_register_t p18f65k40_SMT1PRH     = {
   "SMT1PRH",
   0x0F14,
@@ -102555,6 +114865,13 @@
   p16f19195_SMT1PRL_bits
 };
 
+static const gp_register_t p18f25k83_SMT1PRL     = {
+  "SMT1PRL",
+  0x3F1B,
+  8,
+  p18f25k83_SMT1PRL_bits
+};
+
 static const gp_register_t p18f65k40_SMT1PRL     = {
   "SMT1PRL",
   0x0F13,
@@ -102583,6 +114900,13 @@
   p16f19195_SMT1PRU_bits
 };
 
+static const gp_register_t p18f25k83_SMT1PRU     = {
+  "SMT1PRU",
+  0x3F1D,
+  8,
+  p18f25k83_SMT1PRU_bits
+};
+
 static const gp_register_t p18f65k40_SMT1PRU     = {
   "SMT1PRU",
   0x0F15,
@@ -102611,6 +114935,13 @@
   p16f18854_SMT1SIG_bits
 };
 
+static const gp_register_t p18f25k83_SMT1SIG     = {
+  "SMT1SIG",
+  0x3F22,
+  5,
+  p18f25k83_SMT1SIG_bits
+};
+
 static const gp_register_t p18f65k40_SMT1SIG     = {
   "SMT1SIG",
   0x0F1A,
@@ -102646,6 +114977,13 @@
   p16f19195_SMT1SIGPPS_bits
 };
 
+static const gp_register_t p18f25k83_SMT1SIGPPS  = {
+  "SMT1SIGPPS",
+  0x3AD2,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_SMT1SIGPPS  = {
   "SMT1SIGPPS",
   0x0E08,
@@ -102667,6 +115005,13 @@
   p16f18854_SMT1STAT_bits
 };
 
+static const gp_register_t p18f25k83_SMT1STAT    = {
+  "SMT1STAT",
+  0x3F20,
+  6,
+  p18f25k83_SMT1STAT_bits
+};
+
 static const gp_register_t p18f65k40_SMT1STAT    = {
   "SMT1STAT",
   0x0F18,
@@ -102695,6 +115040,13 @@
   p16f19195_SMT1TMRH_bits
 };
 
+static const gp_register_t p18f25k83_SMT1TMRH    = {
+  "SMT1TMRH",
+  0x3F13,
+  8,
+  p18f25k83_SMT1TMRH_bits
+};
+
 static const gp_register_t p18f65k40_SMT1TMRH    = {
   "SMT1TMRH",
   0x0F0B,
@@ -102723,6 +115075,13 @@
   p16f19195_SMT1TMRL_bits
 };
 
+static const gp_register_t p18f25k83_SMT1TMRL    = {
+  "SMT1TMRL",
+  0x3F12,
+  8,
+  p18f25k83_SMT1TMRL_bits
+};
+
 static const gp_register_t p18f65k40_SMT1TMRL    = {
   "SMT1TMRL",
   0x0F0A,
@@ -102751,6 +115110,13 @@
   p16f19195_SMT1TMRU_bits
 };
 
+static const gp_register_t p18f25k83_SMT1TMRU    = {
+  "SMT1TMRU",
+  0x3F14,
+  8,
+  p18f25k83_SMT1TMRU_bits
+};
+
 static const gp_register_t p18f65k40_SMT1TMRU    = {
   "SMT1TMRU",
   0x0F0C,
@@ -102779,6 +115145,13 @@
   p16f18854_SMT1WIN_bits
 };
 
+static const gp_register_t p18f25k83_SMT1WIN     = {
+  "SMT1WIN",
+  0x3F23,
+  5,
+  p18f25k83_SMT1WIN_bits
+};
+
 static const gp_register_t p18f65k40_SMT1WIN     = {
   "SMT1WIN",
   0x0F1B,
@@ -102814,6 +115187,13 @@
   p16f19195_SMT1WINPPS_bits
 };
 
+static const gp_register_t p18f25k83_SMT1WINPPS  = {
+  "SMT1WINPPS",
+  0x3AD1,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_SMT1WINPPS  = {
   "SMT1WINPPS",
   0x0E07,
@@ -102842,6 +115222,13 @@
   p16f18854_SMT2CLK_bits
 };
 
+static const gp_register_t p18f25k83_SMT2CLK     = {
+  "SMT2CLK",
+  0x3F0F,
+  3,
+  p18f25k83_SMT2CLK_bits
+};
+
 static const gp_register_t p18f65k40_SMT2CLK     = {
   "SMT2CLK",
   0x0F07,
@@ -102863,6 +115250,13 @@
   p16f18854_SMT2CON0_bits
 };
 
+static const gp_register_t p18f25k83_SMT2CON0    = {
+  "SMT2CON0",
+  0x3F0C,
+  7,
+  p18f25k83_SMT2CON0_bits
+};
+
 static const gp_register_t p18f65k40_SMT2CON0    = {
   "SMT2CON0",
   0x0F04,
@@ -102884,6 +115278,13 @@
   p16f18854_SMT2CON1_bits
 };
 
+static const gp_register_t p18f25k83_SMT2CON1    = {
+  "SMT2CON1",
+  0x3F0D,
+  6,
+  p18f25k83_SMT2CON1_bits
+};
+
 static const gp_register_t p18f65k40_SMT2CON1    = {
   "SMT2CON1",
   0x0F05,
@@ -102905,6 +115306,13 @@
   p16f18854_SMT2CPRH_bits
 };
 
+static const gp_register_t p18f25k83_SMT2CPRH    = {
+  "SMT2CPRH",
+  0x3F04,
+  8,
+  p18f25k83_SMT2CPRH_bits
+};
+
 static const gp_register_t p18f65k40_SMT2CPRH    = {
   "SMT2CPRH",
   0x0EFC,
@@ -102926,6 +115334,13 @@
   p16f18854_SMT2CPRL_bits
 };
 
+static const gp_register_t p18f25k83_SMT2CPRL    = {
+  "SMT2CPRL",
+  0x3F03,
+  8,
+  p18f25k83_SMT2CPRL_bits
+};
+
 static const gp_register_t p18f65k40_SMT2CPRL    = {
   "SMT2CPRL",
   0x0EFB,
@@ -102947,6 +115362,13 @@
   p16f18854_SMT2CPRU_bits
 };
 
+static const gp_register_t p18f25k83_SMT2CPRU    = {
+  "SMT2CPRU",
+  0x3F05,
+  8,
+  p18f25k83_SMT2CPRU_bits
+};
+
 static const gp_register_t p18f65k40_SMT2CPRU    = {
   "SMT2CPRU",
   0x0EFD,
@@ -102968,6 +115390,13 @@
   p16f18854_SMT2CPWH_bits
 };
 
+static const gp_register_t p18f25k83_SMT2CPWH    = {
+  "SMT2CPWH",
+  0x3F07,
+  8,
+  p18f25k83_SMT2CPWH_bits
+};
+
 static const gp_register_t p18f65k40_SMT2CPWH    = {
   "SMT2CPWH",
   0x0EFF,
@@ -102989,6 +115418,13 @@
   p16f18854_SMT2CPWL_bits
 };
 
+static const gp_register_t p18f25k83_SMT2CPWL    = {
+  "SMT2CPWL",
+  0x3F06,
+  8,
+  p18f25k83_SMT2CPWL_bits
+};
+
 static const gp_register_t p18f65k40_SMT2CPWL    = {
   "SMT2CPWL",
   0x0EFE,
@@ -103010,6 +115446,13 @@
   p16f18854_SMT2CPWU_bits
 };
 
+static const gp_register_t p18f25k83_SMT2CPWU    = {
+  "SMT2CPWU",
+  0x3F08,
+  8,
+  p18f25k83_SMT2CPWU_bits
+};
+
 static const gp_register_t p18f65k40_SMT2CPWU    = {
   "SMT2CPWU",
   0x0F00,
@@ -103031,6 +115474,13 @@
   p16f18854_SMT2PRH_bits
 };
 
+static const gp_register_t p18f25k83_SMT2PRH     = {
+  "SMT2PRH",
+  0x3F0A,
+  8,
+  p18f25k83_SMT2PRH_bits
+};
+
 static const gp_register_t p18f65k40_SMT2PRH     = {
   "SMT2PRH",
   0x0F02,
@@ -103052,6 +115502,13 @@
   p16f18854_SMT2PRL_bits
 };
 
+static const gp_register_t p18f25k83_SMT2PRL     = {
+  "SMT2PRL",
+  0x3F09,
+  8,
+  p18f25k83_SMT2PRL_bits
+};
+
 static const gp_register_t p18f65k40_SMT2PRL     = {
   "SMT2PRL",
   0x0F01,
@@ -103073,6 +115530,13 @@
   p16f18854_SMT2PRU_bits
 };
 
+static const gp_register_t p18f25k83_SMT2PRU     = {
+  "SMT2PRU",
+  0x3F0B,
+  8,
+  p18f25k83_SMT2PRU_bits
+};
+
 static const gp_register_t p18f65k40_SMT2PRU     = {
   "SMT2PRU",
   0x0F03,
@@ -103108,6 +115572,13 @@
   p16f18854_SMT2SIG_bits
 };
 
+static const gp_register_t p18f25k83_SMT2SIG     = {
+  "SMT2SIG",
+  0x3F10,
+  5,
+  p18f25k83_SMT2SIG_bits
+};
+
 static const gp_register_t p18f65k40_SMT2SIG     = {
   "SMT2SIG",
   0x0F08,
@@ -103136,6 +115607,13 @@
   p16f18857_SMT2SIGPPS_bits
 };
 
+static const gp_register_t p18f25k83_SMT2SIGPPS  = {
+  "SMT2SIGPPS",
+  0x3AD4,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_SMT2SIGPPS  = {
   "SMT2SIGPPS",
   0x0E0A,
@@ -103157,6 +115635,13 @@
   p16f18854_SMT2STAT_bits
 };
 
+static const gp_register_t p18f25k83_SMT2STAT    = {
+  "SMT2STAT",
+  0x3F0E,
+  6,
+  p18f25k83_SMT2STAT_bits
+};
+
 static const gp_register_t p18f65k40_SMT2STAT    = {
   "SMT2STAT",
   0x0F06,
@@ -103178,6 +115663,13 @@
   p16f18854_SMT2TMRH_bits
 };
 
+static const gp_register_t p18f25k83_SMT2TMRH    = {
+  "SMT2TMRH",
+  0x3F01,
+  8,
+  p18f25k83_SMT2TMRH_bits
+};
+
 static const gp_register_t p18f65k40_SMT2TMRH    = {
   "SMT2TMRH",
   0x0EF9,
@@ -103199,6 +115691,13 @@
   p16f18854_SMT2TMRL_bits
 };
 
+static const gp_register_t p18f25k83_SMT2TMRL    = {
+  "SMT2TMRL",
+  0x3F00,
+  8,
+  p18f25k83_SMT2TMRL_bits
+};
+
 static const gp_register_t p18f65k40_SMT2TMRL    = {
   "SMT2TMRL",
   0x0EF8,
@@ -103220,6 +115719,13 @@
   p16f18854_SMT2TMRU_bits
 };
 
+static const gp_register_t p18f25k83_SMT2TMRU    = {
+  "SMT2TMRU",
+  0x3F02,
+  8,
+  p18f25k83_SMT2TMRU_bits
+};
+
 static const gp_register_t p18f65k40_SMT2TMRU    = {
   "SMT2TMRU",
   0x0EFA,
@@ -103255,6 +115761,13 @@
   p16f18854_SMT2WIN_bits
 };
 
+static const gp_register_t p18f25k83_SMT2WIN     = {
+  "SMT2WIN",
+  0x3F11,
+  5,
+  p18f25k83_SMT2WIN_bits
+};
+
 static const gp_register_t p18f65k40_SMT2WIN     = {
   "SMT2WIN",
   0x0F09,
@@ -103283,6 +115796,13 @@
   p16f18857_SMT2WINPPS_bits
 };
 
+static const gp_register_t p18f25k83_SMT2WINPPS  = {
+  "SMT2WINPPS",
+  0x3AD3,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_SMT2WINPPS  = {
   "SMT2WINPPS",
   0x0E09,
@@ -103738,6 +116258,118 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_SPI1BAUD    = {
+  "SPI1BAUD",
+  0x3D19,
+  8,
+  p18f25k83_SPI1BAUD_bits
+};
+
+static const gp_register_t p18f25k83_SPI1CLK     = {
+  "SPI1CLK",
+  0x3D1C,
+  3,
+  p18f25k83_SPI1CLK_bits
+};
+
+static const gp_register_t p18f25k83_SPI1CON0    = {
+  "SPI1CON0",
+  0x3D14,
+  4,
+  p18f25k83_SPI1CON0_bits
+};
+
+static const gp_register_t p18f25k83_SPI1CON1    = {
+  "SPI1CON1",
+  0x3D15,
+  7,
+  p18f25k83_SPI1CON1_bits
+};
+
+static const gp_register_t p18f25k83_SPI1CON2    = {
+  "SPI1CON2",
+  0x3D16,
+  5,
+  p18f25k83_SPI1CON2_bits
+};
+
+static const gp_register_t p18f25k83_SPI1INTE    = {
+  "SPI1INTE",
+  0x3D1B,
+  6,
+  p18f25k83_SPI1INTE_bits
+};
+
+static const gp_register_t p18f25k83_SPI1INTF    = {
+  "SPI1INTF",
+  0x3D1A,
+  6,
+  p18f25k83_SPI1INTF_bits
+};
+
+static const gp_register_t p18f25k83_SPI1RXB     = {
+  "SPI1RXB",
+  0x3D10,
+  8,
+  p18f25k83_SPI1RXB_bits
+};
+
+static const gp_register_t p18f25k83_SPI1SCKPPS  = {
+  "SPI1SCKPPS",
+  0x3AE0,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_SPI1SDIPPS  = {
+  "SPI1SDIPPS",
+  0x3AE1,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_SPI1SSPPS   = {
+  "SPI1SSPPS",
+  0x3AE2,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_SPI1STATUS  = {
+  "SPI1STATUS",
+  0x3D17,
+  5,
+  p18f25k83_SPI1STATUS_bits
+};
+
+static const gp_register_t p18f25k83_SPI1TCNTH   = {
+  "SPI1TCNTH",
+  0x3D13,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_SPI1TCNTL   = {
+  "SPI1TCNTL",
+  0x3D12,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_SPI1TWIDTH  = {
+  "SPI1TWIDTH",
+  0x3D18,
+  3,
+  p18f25k83_SPI1TWIDTH_bits
+};
+
+static const gp_register_t p18f25k83_SPI1TXB     = {
+  "SPI1TXB",
+  0x3D11,
+  8,
+  p18f25k83_SPI1TXB_bits
+};
+
 static const gp_register_t p18f4455_SPPCFG       = {
   "SPPCFG",
   0x0F63,
@@ -105278,6 +117910,20 @@
   p18f24k40_STATUS_bits
 };
 
+static const gp_register_t p18f25k83_STATUS      = {
+  "STATUS",
+  0x3FD8,
+  7,
+  p18f25k83_STATUS_bits
+};
+
+static const gp_register_t p18f25k83_STATUS_CSHAD = {
+  "STATUS_CSHAD",
+  0x3880,
+  7,
+  p18f25k83_STATUS_CSHAD_bits
+};
+
 static const gp_register_t p12f1501_STATUS_SHAD  = {
   "STATUS_SHAD",
   0x0FE4,
@@ -105313,6 +117959,13 @@
   p16f18857_STATUS_SHAD_bits
 };
 
+static const gp_register_t p18f25k83_STATUS_SHAD = {
+  "STATUS_SHAD",
+  0x3884,
+  7,
+  p18f25k83_STATUS_SHAD_bits
+};
+
 static const gp_register_t p18f24k50_STCON       = {
   "STCON",
   0x0FB5,
@@ -105369,6 +118022,13 @@
   p18f24k40_STKPTR_bits
 };
 
+static const gp_register_t p18f25k83_STKPTR      = {
+  "STKPTR",
+  0x3FFC,
+  5,
+  p18f25k83_STKPTR_bits
+};
+
 static const gp_register_t ps500_STKPTR          = {
   "STKPTR",
   0x0FFC,
@@ -105425,6 +118085,13 @@
   p18f24k40_T0CKIPPS_bits
 };
 
+static const gp_register_t p18f25k83_T0CKIPPS    = {
+  "T0CKIPPS",
+  0x3AC3,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_T0CKIPPS    = {
   "T0CKIPPS",
   0x0DF4,
@@ -105495,6 +118162,13 @@
   p18f24k40_T0CON0_bits
 };
 
+static const gp_register_t p18f25k83_T0CON0      = {
+  "T0CON0",
+  0x3FB8,
+  7,
+  p18f25k83_T0CON0_bits
+};
+
 static const gp_register_t p16f15324_T0CON1      = {
   "T0CON1",
   0x059F,
@@ -105523,6 +118197,13 @@
   p18f24k40_T0CON1_bits
 };
 
+static const gp_register_t p18f25k83_T0CON1      = {
+  "T0CON1",
+  0x3FB9,
+  8,
+  p18f25k83_T0CON1_bits
+};
+
 static const gp_register_t p17c42_T0STA          = {
   "T0STA",
   0x0005,
@@ -105607,6 +118288,13 @@
   p18f24k40_T1CKIPPS_bits
 };
 
+static const gp_register_t p18f25k83_T1CKIPPS    = {
+  "T1CKIPPS",
+  0x3AC4,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_T1CKIPPS    = {
   "T1CKIPPS",
   0x0DF5,
@@ -105628,6 +118316,13 @@
   p18f24k40_T1CLK_bits
 };
 
+static const gp_register_t p18f25k83_T1CLK       = {
+  "T1CLK",
+  0x3FB5,
+  5,
+  p18f25k83_T1CLK_bits
+};
+
 static const gp_register_t p18f65k40_T1CLK       = {
   "T1CLK",
   0x0FD2,
@@ -105831,6 +118526,13 @@
   p18f25k80_T1CON_bits
 };
 
+static const gp_register_t p18f25k83_T1CON       = {
+  "T1CON",
+  0x3FB2,
+  5,
+  p18f25k83_T1CON_bits
+};
+
 static const gp_register_t p18f26j13_T1CON       = {
   "T1CON",
   0x0FCD,
@@ -105859,6 +118561,13 @@
   p18f24k40_T1GATE_bits
 };
 
+static const gp_register_t p18f25k83_T1GATE      = {
+  "T1GATE",
+  0x3FB4,
+  5,
+  p18f25k83_T1GATE_bits
+};
+
 static const gp_register_t p12f1501_T1GCON       = {
   "T1GCON",
   0x0019,
@@ -105957,6 +118666,13 @@
   p18f25k80_T1GCON_bits
 };
 
+static const gp_register_t p18f25k83_T1GCON      = {
+  "T1GCON",
+  0x3FB3,
+  6,
+  p18f25k83_T1GCON_bits
+};
+
 static const gp_register_t p16f15324_T1GPPS      = {
   "T1GPPS",
   0x1E93,
@@ -106006,6 +118722,13 @@
   p18f24k40_T1GPPS_bits
 };
 
+static const gp_register_t p18f25k83_T1GPPS      = {
+  "T1GPPS",
+  0x3AC5,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_T1GPPS      = {
   "T1GPPS",
   0x0DF6,
@@ -106041,6 +118764,13 @@
   p18f24k40_T2CLK_bits
 };
 
+static const gp_register_t p18f25k83_T2CLK       = {
+  "T2CLK",
+  0x3FAE,
+  4,
+  p18f25k83_T2CLK_bits
+};
+
 static const gp_register_t p12f1612_T2CLKCON     = {
   "T2CLKCON",
   0x001E,
@@ -106188,6 +118918,13 @@
   p18f24k40_T2CON_bits
 };
 
+static const gp_register_t p18f25k83_T2CON       = {
+  "T2CON",
+  0x3FAC,
+  8,
+  p18f25k83_T2CON_bits
+};
+
 static const gp_register_t ps810_T2CON           = {
   "T2CON",
   0x0FCA,
@@ -106237,6 +118974,13 @@
   p18f24k40_T2HLT_bits
 };
 
+static const gp_register_t p18f25k83_T2HLT       = {
+  "T2HLT",
+  0x3FAD,
+  8,
+  p18f25k83_T2HLT_bits
+};
+
 static const gp_register_t p16f15324_T2INPPS     = {
   "T2INPPS",
   0x1E9C,
@@ -106251,6 +118995,13 @@
   p18f24k40_T2INPPS_bits
 };
 
+static const gp_register_t p18f25k83_T2INPPS     = {
+  "T2INPPS",
+  0x3ACA,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_T2INPPS     = {
   "T2INPPS",
   0x0DFD,
@@ -106314,6 +119065,13 @@
   p18f24k40_T2RST_bits
 };
 
+static const gp_register_t p18f25k83_T2RST       = {
+  "T2RST",
+  0x3FAF,
+  5,
+  p18f25k83_T2RST_bits
+};
+
 static const gp_register_t p16f1614_T3CKIPPS     = {
   "T3CKIPPS",
   0x0E19,
@@ -106363,6 +119121,13 @@
   p18f24k40_T3CKIPPS_bits
 };
 
+static const gp_register_t p18f25k83_T3CKIPPS    = {
+  "T3CKIPPS",
+  0x3AC6,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_T3CKIPPS    = {
   "T3CKIPPS",
   0x0DF7,
@@ -106384,6 +119149,13 @@
   p18f24k40_T3CLK_bits
 };
 
+static const gp_register_t p18f25k83_T3CLK       = {
+  "T3CLK",
+  0x3FA9,
+  5,
+  p18f25k83_T3CLK_bits
+};
+
 static const gp_register_t p18f65k40_T3CLK       = {
   "T3CLK",
   0x0FCC,
@@ -106510,6 +119282,13 @@
   p18f25k80_T3CON_bits
 };
 
+static const gp_register_t p18f25k83_T3CON       = {
+  "T3CON",
+  0x3FA6,
+  5,
+  p18f25k83_T3CON_bits
+};
+
 static const gp_register_t p18f26j13_T3CON       = {
   "T3CON",
   0x0F79,
@@ -106545,6 +119324,13 @@
   p18f24k40_T3GATE_bits
 };
 
+static const gp_register_t p18f25k83_T3GATE      = {
+  "T3GATE",
+  0x3FA8,
+  5,
+  p18f25k83_T3GATE_bits
+};
+
 static const gp_register_t p16f1526_T3GCON       = {
   "T3GCON",
   0x0414,
@@ -106601,6 +119387,13 @@
   p18f25k80_T3GCON_bits
 };
 
+static const gp_register_t p18f25k83_T3GCON      = {
+  "T3GCON",
+  0x3FA7,
+  6,
+  p18f25k83_T3GCON_bits
+};
+
 static const gp_register_t p16f1614_T3GPPS       = {
   "T3GPPS",
   0x0E1A,
@@ -106650,6 +119443,13 @@
   p18f24k40_T3GPPS_bits
 };
 
+static const gp_register_t p18f25k83_T3GPPS      = {
+  "T3GPPS",
+  0x3AC7,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_T3GPPS      = {
   "T3GPPS",
   0x0DF8,
@@ -106685,6 +119485,13 @@
   p18f24k40_T4CLK_bits
 };
 
+static const gp_register_t p18f25k83_T4CLK       = {
+  "T4CLK",
+  0x3FA2,
+  4,
+  p18f25k83_T4CLK_bits
+};
+
 static const gp_register_t p12f1612_T4CLKCON     = {
   "T4CLKCON",
   0x0417,
@@ -106776,6 +119583,13 @@
   p18f25k80_T4CON_bits
 };
 
+static const gp_register_t p18f25k83_T4CON       = {
+  "T4CON",
+  0x3FA0,
+  8,
+  p18f25k83_T4CON_bits
+};
+
 static const gp_register_t p18f6525_T4CON        = {
   "T4CON",
   0x0F76,
@@ -106839,6 +119653,13 @@
   p18f24k40_T4HLT_bits
 };
 
+static const gp_register_t p18f25k83_T4HLT       = {
+  "T4HLT",
+  0x3FA1,
+  8,
+  p18f25k83_T4HLT_bits
+};
+
 static const gp_register_t p16f19195_T4INPPS     = {
   "T4INPPS",
   0x1E9D,
@@ -106853,6 +119674,13 @@
   p18f24k40_T4INPPS_bits
 };
 
+static const gp_register_t p18f25k83_T4INPPS     = {
+  "T4INPPS",
+  0x3ACB,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_T4INPPS     = {
   "T4INPPS",
   0x0DFE,
@@ -106909,6 +119737,13 @@
   p18f24k40_T4RST_bits
 };
 
+static const gp_register_t p18f25k83_T4RST       = {
+  "T4RST",
+  0x3FA3,
+  5,
+  p18f25k83_T4RST_bits
+};
+
 static const gp_register_t p16f1614_T5CKIPPS     = {
   "T5CKIPPS",
   0x0E1C,
@@ -106958,6 +119793,13 @@
   p18f24k40_T5CKIPPS_bits
 };
 
+static const gp_register_t p18f25k83_T5CKIPPS    = {
+  "T5CKIPPS",
+  0x3AC8,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_T5CKIPPS    = {
   "T5CKIPPS",
   0x0DF9,
@@ -106979,6 +119821,13 @@
   p18f24k40_T5CLK_bits
 };
 
+static const gp_register_t p18f25k83_T5CLK       = {
+  "T5CLK",
+  0x3F9D,
+  5,
+  p18f25k83_T5CLK_bits
+};
+
 static const gp_register_t p18f65k40_T5CLK       = {
   "T5CLK",
   0x0FC6,
@@ -107049,6 +119898,13 @@
   p18f24k40_T5CON_bits
 };
 
+static const gp_register_t p18f25k83_T5CON       = {
+  "T5CON",
+  0x3F9A,
+  5,
+  p18f25k83_T5CON_bits
+};
+
 static const gp_register_t p18f26j13_T5CON       = {
   "T5CON",
   0x0F22,
@@ -107091,6 +119947,13 @@
   p18f24k40_T5GATE_bits
 };
 
+static const gp_register_t p18f25k83_T5GATE      = {
+  "T5GATE",
+  0x3F9C,
+  5,
+  p18f25k83_T5GATE_bits
+};
+
 static const gp_register_t p16f1526_T5GCON       = {
   "T5GCON",
   0x041B,
@@ -107126,6 +119989,13 @@
   p18f23k22_T5GCON_bits
 };
 
+static const gp_register_t p18f25k83_T5GCON      = {
+  "T5GCON",
+  0x3F9B,
+  6,
+  p18f25k83_T5GCON_bits
+};
+
 static const gp_register_t p18f26j13_T5GCON      = {
   "T5GCON",
   0x0F21,
@@ -107203,6 +120073,13 @@
   p18f24k40_T5GPPS_bits
 };
 
+static const gp_register_t p18f25k83_T5GPPS      = {
+  "T5GPPS",
+  0x3AC9,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_T5GPPS      = {
   "T5GPPS",
   0x0DFA,
@@ -107238,6 +120115,13 @@
   p18f24k40_T6CLK_bits
 };
 
+static const gp_register_t p18f25k83_T6CLK       = {
+  "T6CLK",
+  0x3F96,
+  4,
+  p18f25k83_T6CLK_bits
+};
+
 static const gp_register_t p12f1612_T6CLKCON     = {
   "T6CLKCON",
   0x041E,
@@ -107315,6 +120199,13 @@
   p18f24k40_T6CON_bits
 };
 
+static const gp_register_t p18f25k83_T6CON       = {
+  "T6CON",
+  0x3F94,
+  8,
+  p18f25k83_T6CON_bits
+};
+
 static const gp_register_t p18f26j13_T6CON       = {
   "T6CON",
   0x0F1E,
@@ -107371,6 +120262,13 @@
   p18f24k40_T6HLT_bits
 };
 
+static const gp_register_t p18f25k83_T6HLT       = {
+  "T6HLT",
+  0x3F95,
+  8,
+  p18f25k83_T6HLT_bits
+};
+
 static const gp_register_t p18f24k40_T6INPPS     = {
   "T6INPPS",
   0x0EAD,
@@ -107378,6 +120276,13 @@
   p18f24k40_T6INPPS_bits
 };
 
+static const gp_register_t p18f25k83_T6INPPS     = {
+  "T6INPPS",
+  0x3ACC,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65k40_T6INPPS     = {
   "T6INPPS",
   0x0DFF,
@@ -107434,6 +120339,13 @@
   p18f24k40_T6RST_bits
 };
 
+static const gp_register_t p18f25k83_T6RST       = {
+  "T6RST",
+  0x3F97,
+  5,
+  p18f25k83_T6RST_bits
+};
+
 static const gp_register_t p18f65k40_T7CKIPPS    = {
   "T7CKIPPS",
   0x0DFB,
@@ -107588,6 +120500,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_TABLAT      = {
+  "TABLAT",
+  0x3FF5,
+  0,
+  NULL
+};
+
 static const gp_register_t p16f707_TACON         = {
   "TACON",
   0x0105,
@@ -107616,6 +120535,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_TBLPTRH     = {
+  "TBLPTRH",
+  0x3FF7,
+  0,
+  NULL
+};
+
 static const gp_register_t p17c42_TBLPTRL        = {
   "TBLPTRL",
   0x000D,
@@ -107630,6 +120556,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_TBLPTRL     = {
+  "TBLPTRL",
+  0x3FF6,
+  0,
+  NULL
+};
+
 static const gp_register_t p18c242_TBLPTRU       = {
   "TBLPTRU",
   0x0FF8,
@@ -107637,6 +120570,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_TBLPTRU     = {
+  "TBLPTRU",
+  0x3FF8,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f24j11_TCLKCON     = {
   "TCLKCON",
   0x0F52,
@@ -107742,6 +120682,13 @@
   p18f24k40_TMR0L_bits
 };
 
+static const gp_register_t p18f25k83_TMR0L       = {
+  "TMR0L",
+  0x3FB6,
+  8,
+  p18f25k83_TMR0L_bits
+};
+
 static const gp_register_t p17c42_TMR1           = {
   "TMR1",
   0x0210,
@@ -107840,6 +120787,13 @@
   p18f24k40_TMR1H_bits
 };
 
+static const gp_register_t p18f25k83_TMR1H       = {
+  "TMR1H",
+  0x3FB1,
+  8,
+  p18f25k83_TMR1H_bits
+};
+
 static const gp_register_t p12f1501_TMR1L        = {
   "TMR1L",
   0x0016,
@@ -107903,6 +120857,13 @@
   p18f24k40_TMR1L_bits
 };
 
+static const gp_register_t p18f25k83_TMR1L       = {
+  "TMR1L",
+  0x3FB0,
+  8,
+  p18f25k83_TMR1L_bits
+};
+
 static const gp_register_t p10f320_TMR2          = {
   "TMR2",
   0x0011,
@@ -107973,6 +120934,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_TMR2        = {
+  "TMR2",
+  0x3FAA,
+  0,
+  NULL
+};
+
 static const gp_register_t ps810_TMR3            = {
   "TMR3",
   0x0FB2,
@@ -108043,6 +121011,13 @@
   p18f24k40_TMR3H_bits
 };
 
+static const gp_register_t p18f25k83_TMR3H       = {
+  "TMR3H",
+  0x3FA5,
+  8,
+  p18f25k83_TMR3H_bits
+};
+
 static const gp_register_t p16f1526_TMR3L        = {
   "TMR3L",
   0x0411,
@@ -108106,6 +121081,13 @@
   p18f24k40_TMR3L_bits
 };
 
+static const gp_register_t p18f25k83_TMR3L       = {
+  "TMR3L",
+  0x3FA4,
+  8,
+  p18f25k83_TMR3L_bits
+};
+
 static const gp_register_t p12f1612_TMR4         = {
   "TMR4",
   0x0413,
@@ -108155,6 +121137,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_TMR4        = {
+  "TMR4",
+  0x3F9E,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f65j94_TMR4        = {
   "TMR4",
   0x0F06,
@@ -108225,6 +121214,13 @@
   p18f24k40_TMR5H_bits
 };
 
+static const gp_register_t p18f25k83_TMR5H       = {
+  "TMR5H",
+  0x3F99,
+  8,
+  p18f25k83_TMR5H_bits
+};
+
 static const gp_register_t p18f26j13_TMR5H       = {
   "TMR5H",
   0x0F24,
@@ -108302,6 +121298,13 @@
   p18f24k40_TMR5L_bits
 };
 
+static const gp_register_t p18f25k83_TMR5L       = {
+  "TMR5L",
+  0x3F98,
+  8,
+  p18f25k83_TMR5L_bits
+};
+
 static const gp_register_t p18f26j13_TMR5L       = {
   "TMR5L",
   0x0F23,
@@ -108365,6 +121368,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_TMR6        = {
+  "TMR6",
+  0x3F92,
+  0,
+  NULL
+};
+
 static const gp_register_t p18f26j13_TMR6        = {
   "TMR6",
   0x0F20,
@@ -108498,6 +121508,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_TOSH        = {
+  "TOSH",
+  0x3FFE,
+  0,
+  NULL
+};
+
 static const gp_register_t p12f1501_TOSL         = {
   "TOSL",
   0x0FEE,
@@ -108526,6 +121543,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_TOSL        = {
+  "TOSL",
+  0x3FFD,
+  0,
+  NULL
+};
+
 static const gp_register_t p18c242_TOSU          = {
   "TOSU",
   0x0FFF,
@@ -108533,6 +121557,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_TOSU        = {
+  "TOSU",
+  0x3FFF,
+  0,
+  NULL
+};
+
 static const gp_register_t p10f320_TRISA         = {
   "TRISA",
   0x0006,
@@ -108701,6 +121732,13 @@
   p18f24k40_TRISA_bits
 };
 
+static const gp_register_t p18f25k83_TRISA       = {
+  "TRISA",
+  0x3FC2,
+  8,
+  p18f25k83_TRISA_bits
+};
+
 static const gp_register_t p18f65j10_TRISA       = {
   "TRISA",
   0x0F92,
@@ -108827,6 +121865,13 @@
   p18f24k40_TRISB_bits
 };
 
+static const gp_register_t p18f25k83_TRISB       = {
+  "TRISB",
+  0x3FC3,
+  8,
+  p18f25k83_TRISB_bits
+};
+
 static const gp_register_t p18f65k40_TRISB       = {
   "TRISB",
   0x0F82,
@@ -108946,6 +121991,13 @@
   p18f24k50_TRISC_bits
 };
 
+static const gp_register_t p18f25k83_TRISC       = {
+  "TRISC",
+  0x3FC4,
+  8,
+  p18f25k83_TRISC_bits
+};
+
 static const gp_register_t p18f26j53_TRISC       = {
   "TRISC",
   0x0F94,
@@ -109744,6 +122796,13 @@
   p18f25k80_TXB0CON_bits
 };
 
+static const gp_register_t p18f25k83_TXB0CON     = {
+  "TXB0CON",
+  0x37E0,
+  7,
+  p18f25k83_TXB0CON_bits
+};
+
 static const gp_register_t p18c658_TXB0D0        = {
   "TXB0D0",
   0x0F46,
@@ -109758,6 +122817,13 @@
   p18f25k80_TXB0D0_bits
 };
 
+static const gp_register_t p18f25k83_TXB0D0      = {
+  "TXB0D0",
+  0x37E6,
+  8,
+  p18f25k83_TXB0D0_bits
+};
+
 static const gp_register_t p18c658_TXB0D1        = {
   "TXB0D1",
   0x0F47,
@@ -109772,6 +122838,13 @@
   p18f25k80_TXB0D1_bits
 };
 
+static const gp_register_t p18f25k83_TXB0D1      = {
+  "TXB0D1",
+  0x37E7,
+  8,
+  p18f25k83_TXB0D1_bits
+};
+
 static const gp_register_t p18c658_TXB0D2        = {
   "TXB0D2",
   0x0F48,
@@ -109786,6 +122859,13 @@
   p18f25k80_TXB0D2_bits
 };
 
+static const gp_register_t p18f25k83_TXB0D2      = {
+  "TXB0D2",
+  0x37E8,
+  8,
+  p18f25k83_TXB0D2_bits
+};
+
 static const gp_register_t p18c658_TXB0D3        = {
   "TXB0D3",
   0x0F49,
@@ -109800,6 +122880,13 @@
   p18f25k80_TXB0D3_bits
 };
 
+static const gp_register_t p18f25k83_TXB0D3      = {
+  "TXB0D3",
+  0x37E9,
+  8,
+  p18f25k83_TXB0D3_bits
+};
+
 static const gp_register_t p18c658_TXB0D4        = {
   "TXB0D4",
   0x0F4A,
@@ -109814,6 +122901,13 @@
   p18f25k80_TXB0D4_bits
 };
 
+static const gp_register_t p18f25k83_TXB0D4      = {
+  "TXB0D4",
+  0x37EA,
+  8,
+  p18f25k83_TXB0D4_bits
+};
+
 static const gp_register_t p18c658_TXB0D5        = {
   "TXB0D5",
   0x0F4B,
@@ -109828,6 +122922,13 @@
   p18f25k80_TXB0D5_bits
 };
 
+static const gp_register_t p18f25k83_TXB0D5      = {
+  "TXB0D5",
+  0x37EB,
+  8,
+  p18f25k83_TXB0D5_bits
+};
+
 static const gp_register_t p18c658_TXB0D6        = {
   "TXB0D6",
   0x0F4C,
@@ -109842,6 +122943,13 @@
   p18f25k80_TXB0D6_bits
 };
 
+static const gp_register_t p18f25k83_TXB0D6      = {
+  "TXB0D6",
+  0x37EC,
+  8,
+  p18f25k83_TXB0D6_bits
+};
+
 static const gp_register_t p18c658_TXB0D7        = {
   "TXB0D7",
   0x0F4D,
@@ -109856,6 +122964,13 @@
   p18f25k80_TXB0D7_bits
 };
 
+static const gp_register_t p18f25k83_TXB0D7      = {
+  "TXB0D7",
+  0x37ED,
+  8,
+  p18f25k83_TXB0D7_bits
+};
+
 static const gp_register_t p18c658_TXB0DLC       = {
   "TXB0DLC",
   0x0F45,
@@ -109877,6 +122992,13 @@
   p18f25k80_TXB0DLC_bits
 };
 
+static const gp_register_t p18f25k83_TXB0DLC     = {
+  "TXB0DLC",
+  0x37E5,
+  5,
+  p18f25k83_TXB0DLC_bits
+};
+
 static const gp_register_t p18c658_TXB0EIDH      = {
   "TXB0EIDH",
   0x0F43,
@@ -109891,6 +123013,13 @@
   p18f25k80_TXB0EIDH_bits
 };
 
+static const gp_register_t p18f25k83_TXB0EIDH    = {
+  "TXB0EIDH",
+  0x37E3,
+  8,
+  p18f25k83_TXB0EIDH_bits
+};
+
 static const gp_register_t p18c658_TXB0EIDL      = {
   "TXB0EIDL",
   0x0F44,
@@ -109905,6 +123034,13 @@
   p18f25k80_TXB0EIDL_bits
 };
 
+static const gp_register_t p18f25k83_TXB0EIDL    = {
+  "TXB0EIDL",
+  0x37E4,
+  8,
+  p18f25k83_TXB0EIDL_bits
+};
+
 static const gp_register_t p18c658_TXB0SIDH      = {
   "TXB0SIDH",
   0x0F41,
@@ -109919,6 +123055,13 @@
   p18f25k80_TXB0SIDH_bits
 };
 
+static const gp_register_t p18f25k83_TXB0SIDH    = {
+  "TXB0SIDH",
+  0x37E1,
+  8,
+  p18f25k83_TXB0SIDH_bits
+};
+
 static const gp_register_t p18c658_TXB0SIDL      = {
   "TXB0SIDL",
   0x0F42,
@@ -109940,6 +123083,13 @@
   p18f25k80_TXB0SIDL_bits
 };
 
+static const gp_register_t p18f25k83_TXB0SIDL    = {
+  "TXB0SIDL",
+  0x37E2,
+  6,
+  p18f25k83_TXB0SIDL_bits
+};
+
 static const gp_register_t p18c658_TXB1CON       = {
   "TXB1CON",
   0x0F30,
@@ -109961,6 +123111,13 @@
   p18f25k80_TXB1CON_bits
 };
 
+static const gp_register_t p18f25k83_TXB1CON     = {
+  "TXB1CON",
+  0x37D0,
+  7,
+  p18f25k83_TXB1CON_bits
+};
+
 static const gp_register_t p18c658_TXB1D0        = {
   "TXB1D0",
   0x0F36,
@@ -109975,6 +123132,13 @@
   p18f25k80_TXB1D0_bits
 };
 
+static const gp_register_t p18f25k83_TXB1D0      = {
+  "TXB1D0",
+  0x37D6,
+  8,
+  p18f25k83_TXB1D0_bits
+};
+
 static const gp_register_t p18c658_TXB1D1        = {
   "TXB1D1",
   0x0F37,
@@ -109989,6 +123153,13 @@
   p18f25k80_TXB1D1_bits
 };
 
+static const gp_register_t p18f25k83_TXB1D1      = {
+  "TXB1D1",
+  0x37D7,
+  8,
+  p18f25k83_TXB1D1_bits
+};
+
 static const gp_register_t p18c658_TXB1D2        = {
   "TXB1D2",
   0x0F38,
@@ -110003,6 +123174,13 @@
   p18f25k80_TXB1D2_bits
 };
 
+static const gp_register_t p18f25k83_TXB1D2      = {
+  "TXB1D2",
+  0x37D8,
+  8,
+  p18f25k83_TXB1D2_bits
+};
+
 static const gp_register_t p18c658_TXB1D3        = {
   "TXB1D3",
   0x0F39,
@@ -110017,6 +123195,13 @@
   p18f25k80_TXB1D3_bits
 };
 
+static const gp_register_t p18f25k83_TXB1D3      = {
+  "TXB1D3",
+  0x37D9,
+  8,
+  p18f25k83_TXB1D3_bits
+};
+
 static const gp_register_t p18c658_TXB1D4        = {
   "TXB1D4",
   0x0F3A,
@@ -110031,6 +123216,13 @@
   p18f25k80_TXB1D4_bits
 };
 
+static const gp_register_t p18f25k83_TXB1D4      = {
+  "TXB1D4",
+  0x37DA,
+  8,
+  p18f25k83_TXB1D4_bits
+};
+
 static const gp_register_t p18c658_TXB1D5        = {
   "TXB1D5",
   0x0F3B,
@@ -110045,6 +123237,13 @@
   p18f25k80_TXB1D5_bits
 };
 
+static const gp_register_t p18f25k83_TXB1D5      = {
+  "TXB1D5",
+  0x37DB,
+  8,
+  p18f25k83_TXB1D5_bits
+};
+
 static const gp_register_t p18c658_TXB1D6        = {
   "TXB1D6",
   0x0F3C,
@@ -110059,6 +123258,13 @@
   p18f25k80_TXB1D6_bits
 };
 
+static const gp_register_t p18f25k83_TXB1D6      = {
+  "TXB1D6",
+  0x37DC,
+  8,
+  p18f25k83_TXB1D6_bits
+};
+
 static const gp_register_t p18c658_TXB1D7        = {
   "TXB1D7",
   0x0F3D,
@@ -110073,6 +123279,13 @@
   p18f25k80_TXB1D7_bits
 };
 
+static const gp_register_t p18f25k83_TXB1D7      = {
+  "TXB1D7",
+  0x37DD,
+  8,
+  p18f25k83_TXB1D7_bits
+};
+
 static const gp_register_t p18c658_TXB1DLC       = {
   "TXB1DLC",
   0x0F35,
@@ -110094,6 +123307,13 @@
   p18f25k80_TXB1DLC_bits
 };
 
+static const gp_register_t p18f25k83_TXB1DLC     = {
+  "TXB1DLC",
+  0x37D5,
+  5,
+  p18f25k83_TXB1DLC_bits
+};
+
 static const gp_register_t p18c658_TXB1EIDH      = {
   "TXB1EIDH",
   0x0F33,
@@ -110108,6 +123328,13 @@
   p18f25k80_TXB1EIDH_bits
 };
 
+static const gp_register_t p18f25k83_TXB1EIDH    = {
+  "TXB1EIDH",
+  0x37D3,
+  8,
+  p18f25k83_TXB1EIDH_bits
+};
+
 static const gp_register_t p18c658_TXB1EIDL      = {
   "TXB1EIDL",
   0x0F34,
@@ -110122,6 +123349,13 @@
   p18f25k80_TXB1EIDL_bits
 };
 
+static const gp_register_t p18f25k83_TXB1EIDL    = {
+  "TXB1EIDL",
+  0x37D4,
+  8,
+  p18f25k83_TXB1EIDL_bits
+};
+
 static const gp_register_t p18c658_TXB1SIDH      = {
   "TXB1SIDH",
   0x0F31,
@@ -110136,6 +123370,13 @@
   p18f25k80_TXB1SIDH_bits
 };
 
+static const gp_register_t p18f25k83_TXB1SIDH    = {
+  "TXB1SIDH",
+  0x37D1,
+  8,
+  p18f25k83_TXB1SIDH_bits
+};
+
 static const gp_register_t p18c658_TXB1SIDL      = {
   "TXB1SIDL",
   0x0F32,
@@ -110157,6 +123398,13 @@
   p18f25k80_TXB1SIDL_bits
 };
 
+static const gp_register_t p18f25k83_TXB1SIDL    = {
+  "TXB1SIDL",
+  0x37D2,
+  6,
+  p18f25k83_TXB1SIDL_bits
+};
+
 static const gp_register_t p18c658_TXB2CON       = {
   "TXB2CON",
   0x0F20,
@@ -110178,6 +123426,13 @@
   p18f25k80_TXB2CON_bits
 };
 
+static const gp_register_t p18f25k83_TXB2CON     = {
+  "TXB2CON",
+  0x37C0,
+  7,
+  p18f25k83_TXB2CON_bits
+};
+
 static const gp_register_t p18c658_TXB2D0        = {
   "TXB2D0",
   0x0F26,
@@ -110192,6 +123447,13 @@
   p18f25k80_TXB2D0_bits
 };
 
+static const gp_register_t p18f25k83_TXB2D0      = {
+  "TXB2D0",
+  0x37C6,
+  8,
+  p18f25k83_TXB2D0_bits
+};
+
 static const gp_register_t p18c658_TXB2D1        = {
   "TXB2D1",
   0x0F27,
@@ -110206,6 +123468,13 @@
   p18f25k80_TXB2D1_bits
 };
 
+static const gp_register_t p18f25k83_TXB2D1      = {
+  "TXB2D1",
+  0x37C7,
+  8,
+  p18f25k83_TXB2D1_bits
+};
+
 static const gp_register_t p18c658_TXB2D2        = {
   "TXB2D2",
   0x0F28,
@@ -110220,6 +123489,13 @@
   p18f25k80_TXB2D2_bits
 };
 
+static const gp_register_t p18f25k83_TXB2D2      = {
+  "TXB2D2",
+  0x37C8,
+  8,
+  p18f25k83_TXB2D2_bits
+};
+
 static const gp_register_t p18c658_TXB2D3        = {
   "TXB2D3",
   0x0F29,
@@ -110234,6 +123510,13 @@
   p18f25k80_TXB2D3_bits
 };
 
+static const gp_register_t p18f25k83_TXB2D3      = {
+  "TXB2D3",
+  0x37C9,
+  8,
+  p18f25k83_TXB2D3_bits
+};
+
 static const gp_register_t p18c658_TXB2D4        = {
   "TXB2D4",
   0x0F2A,
@@ -110248,6 +123531,13 @@
   p18f25k80_TXB2D4_bits
 };
 
+static const gp_register_t p18f25k83_TXB2D4      = {
+  "TXB2D4",
+  0x37CA,
+  8,
+  p18f25k83_TXB2D4_bits
+};
+
 static const gp_register_t p18c658_TXB2D5        = {
   "TXB2D5",
   0x0F2B,
@@ -110262,6 +123552,13 @@
   p18f25k80_TXB2D5_bits
 };
 
+static const gp_register_t p18f25k83_TXB2D5      = {
+  "TXB2D5",
+  0x37CB,
+  8,
+  p18f25k83_TXB2D5_bits
+};
+
 static const gp_register_t p18c658_TXB2D6        = {
   "TXB2D6",
   0x0F2C,
@@ -110276,6 +123573,13 @@
   p18f25k80_TXB2D6_bits
 };
 
+static const gp_register_t p18f25k83_TXB2D6      = {
+  "TXB2D6",
+  0x37CC,
+  8,
+  p18f25k83_TXB2D6_bits
+};
+
 static const gp_register_t p18c658_TXB2D7        = {
   "TXB2D7",
   0x0F2D,
@@ -110290,6 +123594,13 @@
   p18f25k80_TXB2D7_bits
 };
 
+static const gp_register_t p18f25k83_TXB2D7      = {
+  "TXB2D7",
+  0x37CD,
+  8,
+  p18f25k83_TXB2D7_bits
+};
+
 static const gp_register_t p18c658_TXB2DLC       = {
   "TXB2DLC",
   0x0F25,
@@ -110311,6 +123622,13 @@
   p18f25k80_TXB2DLC_bits
 };
 
+static const gp_register_t p18f25k83_TXB2DLC     = {
+  "TXB2DLC",
+  0x37C5,
+  5,
+  p18f25k83_TXB2DLC_bits
+};
+
 static const gp_register_t p18c658_TXB2EIDH      = {
   "TXB2EIDH",
   0x0F23,
@@ -110325,6 +123643,13 @@
   p18f25k80_TXB2EIDH_bits
 };
 
+static const gp_register_t p18f25k83_TXB2EIDH    = {
+  "TXB2EIDH",
+  0x37C3,
+  8,
+  p18f25k83_TXB2EIDH_bits
+};
+
 static const gp_register_t p18c658_TXB2EIDL      = {
   "TXB2EIDL",
   0x0F24,
@@ -110339,6 +123664,13 @@
   p18f25k80_TXB2EIDL_bits
 };
 
+static const gp_register_t p18f25k83_TXB2EIDL    = {
+  "TXB2EIDL",
+  0x37C4,
+  8,
+  p18f25k83_TXB2EIDL_bits
+};
+
 static const gp_register_t p18c658_TXB2SIDH      = {
   "TXB2SIDH",
   0x0F21,
@@ -110353,6 +123685,13 @@
   p18f25k80_TXB2SIDH_bits
 };
 
+static const gp_register_t p18f25k83_TXB2SIDH    = {
+  "TXB2SIDH",
+  0x37C1,
+  8,
+  p18f25k83_TXB2SIDH_bits
+};
+
 static const gp_register_t p18c658_TXB2SIDL      = {
   "TXB2SIDL",
   0x0F22,
@@ -110374,6 +123713,13 @@
   p18f25k80_TXB2SIDL_bits
 };
 
+static const gp_register_t p18f25k83_TXB2SIDL    = {
+  "TXB2SIDL",
+  0x37C2,
+  6,
+  p18f25k83_TXB2SIDL_bits
+};
+
 static const gp_register_t p18f2480_TXBIE        = {
   "TXBIE",
   0x0DFC,
@@ -110388,6 +123734,13 @@
   p18f25k80_TXBIE_bits
 };
 
+static const gp_register_t p18f25k83_TXBIE       = {
+  "TXBIE",
+  0x373F,
+  3,
+  p18f25k83_TXBIE_bits
+};
+
 static const gp_register_t p18f65j94_TXBUF       = {
   "TXBUF",
   0x0F6A,
@@ -110409,6 +123762,13 @@
   p18f25k80_TXERRCNT_bits
 };
 
+static const gp_register_t p18f25k83_TXERRCNT    = {
+  "TXERRCNT",
+  0x3702,
+  8,
+  p18f25k83_TXERRCNT_bits
+};
+
 static const gp_register_t p16f18313_TXPPS       = {
   "TXPPS",
   0x0E25,
@@ -110759,6 +124119,300 @@
   p18f65j94_TXSTA4_bits
 };
 
+static const gp_register_t p18f25k83_U1BRGH      = {
+  "U1BRGH",
+  0x3DF6,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_U1BRGL      = {
+  "U1BRGL",
+  0x3DF5,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_U1CON0      = {
+  "U1CON0",
+  0x3DF2,
+  8,
+  p18f25k83_U1CON0_bits
+};
+
+static const gp_register_t p18f25k83_U1CON1      = {
+  "U1CON1",
+  0x3DF3,
+  5,
+  p18f25k83_U1CON1_bits
+};
+
+static const gp_register_t p18f25k83_U1CON2      = {
+  "U1CON2",
+  0x3DF4,
+  8,
+  p18f25k83_U1CON2_bits
+};
+
+static const gp_register_t p18f25k83_U1CTSPPS    = {
+  "U1CTSPPS",
+  0x3AE8,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_U1ERRIE     = {
+  "U1ERRIE",
+  0x3DFA,
+  8,
+  p18f25k83_U1ERRIE_bits
+};
+
+static const gp_register_t p18f25k83_U1ERRIR     = {
+  "U1ERRIR",
+  0x3DF9,
+  8,
+  p18f25k83_U1ERRIR_bits
+};
+
+static const gp_register_t p18f25k83_U1FIFO      = {
+  "U1FIFO",
+  0x3DF7,
+  8,
+  p18f25k83_U1FIFO_bits
+};
+
+static const gp_register_t p18f25k83_U1P1H       = {
+  "U1P1H",
+  0x3DED,
+  1,
+  p18f25k83_U1P1H_bits
+};
+
+static const gp_register_t p18f25k83_U1P1L       = {
+  "U1P1L",
+  0x3DEC,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_U1P2H       = {
+  "U1P2H",
+  0x3DEF,
+  1,
+  p18f25k83_U1P2H_bits
+};
+
+static const gp_register_t p18f25k83_U1P2L       = {
+  "U1P2L",
+  0x3DEE,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_U1P3H       = {
+  "U1P3H",
+  0x3DF1,
+  1,
+  p18f25k83_U1P3H_bits
+};
+
+static const gp_register_t p18f25k83_U1P3L       = {
+  "U1P3L",
+  0x3DF0,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_U1RXBL      = {
+  "U1RXBL",
+  0x3DE8,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_U1RXCHK     = {
+  "U1RXCHK",
+  0x3DE9,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_U1RXPPS     = {
+  "U1RXPPS",
+  0x3AE7,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_U1TXBL      = {
+  "U1TXBL",
+  0x3DEA,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_U1TXCHK     = {
+  "U1TXCHK",
+  0x3DEB,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_U1UIR       = {
+  "U1UIR",
+  0x3DF8,
+  3,
+  p18f25k83_U1UIR_bits
+};
+
+static const gp_register_t p18f25k83_U2BRGH      = {
+  "U2BRGH",
+  0x3DDE,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_U2BRGL      = {
+  "U2BRGL",
+  0x3DDD,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_U2CON0      = {
+  "U2CON0",
+  0x3DDA,
+  8,
+  p18f25k83_U2CON0_bits
+};
+
+static const gp_register_t p18f25k83_U2CON1      = {
+  "U2CON1",
+  0x3DDB,
+  5,
+  p18f25k83_U2CON1_bits
+};
+
+static const gp_register_t p18f25k83_U2CON2      = {
+  "U2CON2",
+  0x3DDC,
+  8,
+  p18f25k83_U2CON2_bits
+};
+
+static const gp_register_t p18f25k83_U2CTSPPS    = {
+  "U2CTSPPS",
+  0x3AEB,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_U2ERRIE     = {
+  "U2ERRIE",
+  0x3DE2,
+  8,
+  p18f25k83_U2ERRIE_bits
+};
+
+static const gp_register_t p18f25k83_U2ERRIR     = {
+  "U2ERRIR",
+  0x3DE1,
+  8,
+  p18f25k83_U2ERRIR_bits
+};
+
+static const gp_register_t p18f25k83_U2FIFO      = {
+  "U2FIFO",
+  0x3DDF,
+  8,
+  p18f25k83_U2FIFO_bits
+};
+
+static const gp_register_t p18f25k83_U2P1H       = {
+  "U2P1H",
+  0x3DD5,
+  1,
+  p18f25k83_U2P1H_bits
+};
+
+static const gp_register_t p18f25k83_U2P1L       = {
+  "U2P1L",
+  0x3DD4,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_U2P2H       = {
+  "U2P2H",
+  0x3DD7,
+  1,
+  p18f25k83_U2P2H_bits
+};
+
+static const gp_register_t p18f25k83_U2P2L       = {
+  "U2P2L",
+  0x3DD6,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_U2P3H       = {
+  "U2P3H",
+  0x3DD9,
+  1,
+  p18f25k83_U2P3H_bits
+};
+
+static const gp_register_t p18f25k83_U2P3L       = {
+  "U2P3L",
+  0x3DD8,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_U2RXBL      = {
+  "U2RXBL",
+  0x3DD0,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_U2RXCHK     = {
+  "U2RXCHK",
+  0x3DD1,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_U2RXPPS     = {
+  "U2RXPPS",
+  0x3AEA,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_U2TXBL      = {
+  "U2TXBL",
+  0x3DD2,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_U2TXCHK     = {
+  "U2TXCHK",
+  0x3DD3,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_U2UIR       = {
+  "U2UIR",
+  0x3DE0,
+  3,
+  p18f25k83_U2UIR_bits
+};
+
 static const gp_register_t p16c745_UADDR         = {
   "UADDR",
   0x0196,
@@ -112180,6 +125834,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_VREGCON     = {
+  "VREGCON",
+  0x39D1,
+  1,
+  p18f25k83_VREGCON_bits
+};
+
 static const gp_register_t p18f65k40_VREGCON     = {
   "VREGCON",
   0x0E4A,
@@ -112327,6 +125988,13 @@
   p18f24k40_WDTCON0_bits
 };
 
+static const gp_register_t p18f25k83_WDTCON0     = {
+  "WDTCON0",
+  0x395B,
+  6,
+  p18f25k83_WDTCON0_bits
+};
+
 static const gp_register_t p18f65k40_WDTCON0     = {
   "WDTCON0",
   0x0E3D,
@@ -112355,6 +126023,13 @@
   p18f24k40_WDTCON1_bits
 };
 
+static const gp_register_t p18f25k83_WDTCON1     = {
+  "WDTCON1",
+  0x395C,
+  6,
+  p18f25k83_WDTCON1_bits
+};
+
 static const gp_register_t p18f65k40_WDTCON1     = {
   "WDTCON1",
   0x0E3E,
@@ -112397,6 +126072,13 @@
   p18f24k40_WDTPSH_bits
 };
 
+static const gp_register_t p18f25k83_WDTPSH      = {
+  "WDTPSH",
+  0x395E,
+  8,
+  p18f25k83_WDTPSH_bits
+};
+
 static const gp_register_t p12f1612_WDTPSL       = {
   "WDTPSL",
   0x0713,
@@ -112418,6 +126100,13 @@
   p18f24k40_WDTPSL_bits
 };
 
+static const gp_register_t p18f25k83_WDTPSL      = {
+  "WDTPSL",
+  0x395D,
+  8,
+  p18f25k83_WDTPSL_bits
+};
+
 static const gp_register_t p12f1612_WDTTMR       = {
   "WDTTMR",
   0x0715,
@@ -112446,6 +126135,13 @@
   p18f24k40_WDTTMR_bits
 };
 
+static const gp_register_t p18f25k83_WDTTMR      = {
+  "WDTTMR",
+  0x395F,
+  8,
+  p18f25k83_WDTTMR_bits
+};
+
 static const gp_register_t p18f65k40_WDTU        = {
   "WDTU",
   0x0E41,
@@ -112579,6 +126275,13 @@
   p18f24k40_WPUA_bits
 };
 
+static const gp_register_t p18f25k83_WPUA        = {
+  "WPUA",
+  0x3A41,
+  8,
+  p18f25k83_WPUA_bits
+};
+
 static const gp_register_t p18f65k40_WPUA        = {
   "WPUA",
   0x0E91,
@@ -112677,6 +126380,13 @@
   p18f25k80_WPUB_bits
 };
 
+static const gp_register_t p18f25k83_WPUB        = {
+  "WPUB",
+  0x3A51,
+  8,
+  p18f25k83_WPUB_bits
+};
+
 static const gp_register_t p18f65j94_WPUB        = {
   "WPUB",
   0x0F62,
@@ -112740,6 +126450,13 @@
   p18f24k40_WPUC_bits
 };
 
+static const gp_register_t p18f25k83_WPUC        = {
+  "WPUC",
+  0x3A61,
+  8,
+  p18f25k83_WPUC_bits
+};
+
 static const gp_register_t p18f65k40_WPUC        = {
   "WPUC",
   0x0EA1,
@@ -112859,6 +126576,13 @@
   p18f24k40_WPUE_bits
 };
 
+static const gp_register_t p18f25k83_WPUE        = {
+  "WPUE",
+  0x3A81,
+  1,
+  p18f25k83_WPUE_bits
+};
+
 static const gp_register_t p18f45k40_WPUE        = {
   "WPUE",
   0x0F2D,
@@ -112943,6 +126667,20 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_WREG        = {
+  "WREG",
+  0x3FE8,
+  0,
+  NULL
+};
+
+static const gp_register_t p18f25k83_WREG_CSHAD  = {
+  "WREG_CSHAD",
+  0x3881,
+  0,
+  NULL
+};
+
 static const gp_register_t p12f1501_WREG_SHAD    = {
   "WREG_SHAD",
   0x0FE5,
@@ -112957,6 +126695,13 @@
   NULL
 };
 
+static const gp_register_t p18f25k83_WREG_SHAD   = {
+  "WREG_SHAD",
+  0x3885,
+  0,
+  NULL
+};
+
 static const gp_register_t p16f19195_YEAR        = {
   "YEAR",
   0x0C10,
@@ -113013,6 +126758,13 @@
   p18f24k40_ZCDCON_bits
 };
 
+static const gp_register_t p18f25k83_ZCDCON      = {
+  "ZCDCON",
+  0x3EC3,
+  5,
+  p18f25k83_ZCDCON_bits
+};
+
 static const gp_register_t p18f65k40_ZCDCON      = {
   "ZCDCON",
   0x0EC5,
@@ -186998,6 +200750,917 @@
   &p18c242_TOSU           /* 0x0FFF */
 };
 
+/*--------------------- p18f25k83 ---------------------*/
+
+static const gp_register_t *p18f25k83_registers[] = {
+  &p18f25k83_CIOCON,      /* 0x3700 */
+  &p18f25k83_RXERRCNT,    /* 0x3701 */
+  &p18f25k83_TXERRCNT,    /* 0x3702 */
+  &p18f25k83_BRGCON1,     /* 0x3703 */
+  &p18f25k83_BRGCON2,     /* 0x3704 */
+  &p18f25k83_BRGCON3,     /* 0x3705 */
+  &p18f25k83_RXFCON0,     /* 0x3706 */
+  &p18f25k83_RXFCON1,     /* 0x3707 */
+  &p18f25k83_RXF6SIDH,    /* 0x3708 */
+  &p18f25k83_RXF6SIDL,    /* 0x3709 */
+  &p18f25k83_RXF6EIDH,    /* 0x370A */
+  &p18f25k83_RXF6EIDL,    /* 0x370B */
+  &p18f25k83_RXF7SIDH,    /* 0x370C */
+  &p18f25k83_RXF7SIDL,    /* 0x370D */
+  &p18f25k83_RXF7EIDH,    /* 0x370E */
+  &p18f25k83_RXF7EIDL,    /* 0x370F */
+  &p18f25k83_RXF8SIDH,    /* 0x3710 */
+  &p18f25k83_RXF8SIDL,    /* 0x3711 */
+  &p18f25k83_RXF8EIDH,    /* 0x3712 */
+  &p18f25k83_RXF8EIDL,    /* 0x3713 */
+  &p18f25k83_RXF9SIDH,    /* 0x3714 */
+  &p18f25k83_RXF9SIDL,    /* 0x3715 */
+  &p18f25k83_RXF9EIDH,    /* 0x3716 */
+  &p18f25k83_RXF9EIDL,    /* 0x3717 */
+  &p18f25k83_RXF10SIDH,   /* 0x3718 */
+  &p18f25k83_RXF10SIDL,   /* 0x3719 */
+  &p18f25k83_RXF10EIDH,   /* 0x371A */
+  &p18f25k83_RXF10EIDL,   /* 0x371B */
+  &p18f25k83_RXF11SIDH,   /* 0x371C */
+  &p18f25k83_RXF11SIDL,   /* 0x371D */
+  &p18f25k83_RXF11EIDH,   /* 0x371E */
+  &p18f25k83_RXF11EIDL,   /* 0x371F */
+  &p18f25k83_RXF12SIDH,   /* 0x3720 */
+  &p18f25k83_RXF12SIDL,   /* 0x3721 */
+  &p18f25k83_RXF12EIDH,   /* 0x3722 */
+  &p18f25k83_RXF12EIDL,   /* 0x3723 */
+  &p18f25k83_RXF13SIDH,   /* 0x3724 */
+  &p18f25k83_RXF13SIDL,   /* 0x3725 */
+  &p18f25k83_RXF13EIDH,   /* 0x3726 */
+  &p18f25k83_RXF13EIDL,   /* 0x3727 */
+  &p18f25k83_RXF14SIDH,   /* 0x3728 */
+  &p18f25k83_RXF14SIDL,   /* 0x3729 */
+  &p18f25k83_RXF14EIDH,   /* 0x372A */
+  &p18f25k83_RXF14EIDL,   /* 0x372B */
+  &p18f25k83_RXF15SIDH,   /* 0x372C */
+  &p18f25k83_RXF15SIDL,   /* 0x372D */
+  &p18f25k83_RXF15EIDH,   /* 0x372E */
+  &p18f25k83_RXF15EIDL,   /* 0x372F */
+  &p18f25k83_SDFLC,       /* 0x3730 */
+  &p18f25k83_RXFBCON0,    /* 0x3731 */
+  &p18f25k83_RXFBCON1,    /* 0x3732 */
+  &p18f25k83_RXFBCON2,    /* 0x3733 */
+  &p18f25k83_RXFBCON3,    /* 0x3734 */
+  &p18f25k83_RXFBCON4,    /* 0x3735 */
+  &p18f25k83_RXFBCON5,    /* 0x3736 */
+  &p18f25k83_RXFBCON6,    /* 0x3737 */
+  &p18f25k83_RXFBCON7,    /* 0x3738 */
+  &p18f25k83_MSEL0,       /* 0x3739 */
+  &p18f25k83_MSEL1,       /* 0x373A */
+  &p18f25k83_MSEL2,       /* 0x373B */
+  &p18f25k83_MSEL3,       /* 0x373C */
+  &p18f25k83_BSEL0,       /* 0x373D */
+  &p18f25k83_BIE0,        /* 0x373E */
+  &p18f25k83_TXBIE,       /* 0x373F */
+  &p18f25k83_B0CON,       /* 0x3740 */
+  &p18f25k83_B0SIDH,      /* 0x3741 */
+  &p18f25k83_B0SIDL,      /* 0x3742 */
+  &p18f25k83_B0EIDH,      /* 0x3743 */
+  &p18f25k83_B0EIDL,      /* 0x3744 */
+  &p18f25k83_B0DLC,       /* 0x3745 */
+  &p18f25k83_B0D0,        /* 0x3746 */
+  &p18f25k83_B0D1,        /* 0x3747 */
+  &p18f25k83_B0D2,        /* 0x3748 */
+  &p18f25k83_B0D3,        /* 0x3749 */
+  &p18f25k83_B0D4,        /* 0x374A */
+  &p18f25k83_B0D5,        /* 0x374B */
+  &p18f25k83_B0D6,        /* 0x374C */
+  &p18f25k83_B0D7,        /* 0x374D */
+  &p18f25k83_CANSTAT_RO9, /* 0x374E */
+  &p18f25k83_CANCON_RO9,  /* 0x374F */
+  &p18f25k83_B1CON,       /* 0x3750 */
+  &p18f25k83_B1SIDH,      /* 0x3751 */
+  &p18f25k83_B1SIDL,      /* 0x3752 */
+  &p18f25k83_B1EIDH,      /* 0x3753 */
+  &p18f25k83_B1EIDL,      /* 0x3754 */
+  &p18f25k83_B1DLC,       /* 0x3755 */
+  &p18f25k83_B1D0,        /* 0x3756 */
+  &p18f25k83_B1D1,        /* 0x3757 */
+  &p18f25k83_B1D2,        /* 0x3758 */
+  &p18f25k83_B1D3,        /* 0x3759 */
+  &p18f25k83_B1D4,        /* 0x375A */
+  &p18f25k83_B1D5,        /* 0x375B */
+  &p18f25k83_B1D6,        /* 0x375C */
+  &p18f25k83_B1D7,        /* 0x375D */
+  &p18f25k83_CANSTAT_RO8, /* 0x375E */
+  &p18f25k83_CANCON_RO8,  /* 0x375F */
+  &p18f25k83_B2CON,       /* 0x3760 */
+  &p18f25k83_B2SIDH,      /* 0x3761 */
+  &p18f25k83_B2SIDL,      /* 0x3762 */
+  &p18f25k83_B2EIDH,      /* 0x3763 */
+  &p18f25k83_B2EIDL,      /* 0x3764 */
+  &p18f25k83_B2DLC,       /* 0x3765 */
+  &p18f25k83_B2D0,        /* 0x3766 */
+  &p18f25k83_B2D1,        /* 0x3767 */
+  &p18f25k83_B2D2,        /* 0x3768 */
+  &p18f25k83_B2D3,        /* 0x3769 */
+  &p18f25k83_B2D4,        /* 0x376A */
+  &p18f25k83_B2D5,        /* 0x376B */
+  &p18f25k83_B2D6,        /* 0x376C */
+  &p18f25k83_B2D7,        /* 0x376D */
+  &p18f25k83_CANSTAT_RO7, /* 0x376E */
+  &p18f25k83_CANCON_RO7,  /* 0x376F */
+  &p18f25k83_B3CON,       /* 0x3770 */
+  &p18f25k83_B3SIDH,      /* 0x3771 */
+  &p18f25k83_B3SIDL,      /* 0x3772 */
+  &p18f25k83_B3EIDH,      /* 0x3773 */
+  &p18f25k83_B3EIDL,      /* 0x3774 */
+  &p18f25k83_B3DLC,       /* 0x3775 */
+  &p18f25k83_B3D0,        /* 0x3776 */
+  &p18f25k83_B3D1,        /* 0x3777 */
+  &p18f25k83_B3D2,        /* 0x3778 */
+  &p18f25k83_B3D3,        /* 0x3779 */
+  &p18f25k83_B3D4,        /* 0x377A */
+  &p18f25k83_B3D5,        /* 0x377B */
+  &p18f25k83_B3D6,        /* 0x377C */
+  &p18f25k83_B3D7,        /* 0x377D */
+  &p18f25k83_CANSTAT_RO6, /* 0x377E */
+  &p18f25k83_CANCON_RO6,  /* 0x377F */
+  &p18f25k83_B4CON,       /* 0x3780 */
+  &p18f25k83_B4SIDH,      /* 0x3781 */
+  &p18f25k83_B4SIDL,      /* 0x3782 */
+  &p18f25k83_B4EIDH,      /* 0x3783 */
+  &p18f25k83_B4EIDL,      /* 0x3784 */
+  &p18f25k83_B4DLC,       /* 0x3785 */
+  &p18f25k83_B4D0,        /* 0x3786 */
+  &p18f25k83_B4D1,        /* 0x3787 */
+  &p18f25k83_B4D2,        /* 0x3788 */
+  &p18f25k83_B4D3,        /* 0x3789 */
+  &p18f25k83_B4D4,        /* 0x378A */
+  &p18f25k83_B4D5,        /* 0x378B */
+  &p18f25k83_B4D6,        /* 0x378C */
+  &p18f25k83_B4D7,        /* 0x378D */
+  &p18f25k83_CANSTAT_RO5, /* 0x378E */
+  &p18f25k83_CANCON_RO5,  /* 0x378F */
+  &p18f25k83_B5CON,       /* 0x3790 */
+  &p18f25k83_B5SIDH,      /* 0x3791 */
+  &p18f25k83_B5SIDL,      /* 0x3792 */
+  &p18f25k83_B5EIDH,      /* 0x3793 */
+  &p18f25k83_B5EIDL,      /* 0x3794 */
+  &p18f25k83_B5DLC,       /* 0x3795 */
+  &p18f25k83_B5D0,        /* 0x3796 */
+  &p18f25k83_B5D1,        /* 0x3797 */
+  &p18f25k83_B5D2,        /* 0x3798 */
+  &p18f25k83_B5D3,        /* 0x3799 */
+  &p18f25k83_B5D4,        /* 0x379A */
+  &p18f25k83_B5D5,        /* 0x379B */
+  &p18f25k83_B5D6,        /* 0x379C */
+  &p18f25k83_B5D7,        /* 0x379D */
+  &p18f25k83_CANSTAT_RO4, /* 0x379E */
+  &p18f25k83_CANCON_RO4,  /* 0x379F */
+  &p18f25k83_RXF0SIDH,    /* 0x37A0 */
+  &p18f25k83_RXF0SIDL,    /* 0x37A1 */
+  &p18f25k83_RXF0EIDH,    /* 0x37A2 */
+  &p18f25k83_RXF0EIDL,    /* 0x37A3 */
+  &p18f25k83_RXF1SIDH,    /* 0x37A4 */
+  &p18f25k83_RXF1SIDL,    /* 0x37A5 */
+  &p18f25k83_RXF1EIDH,    /* 0x37A6 */
+  &p18f25k83_RXF1EIDL,    /* 0x37A7 */
+  &p18f25k83_RXF2SIDH,    /* 0x37A8 */
+  &p18f25k83_RXF2SIDL,    /* 0x37A9 */
+  &p18f25k83_RXF2EIDH,    /* 0x37AA */
+  &p18f25k83_RXF2EIDL,    /* 0x37AB */
+  &p18f25k83_RXF3SIDH,    /* 0x37AC */
+  &p18f25k83_RXF3SIDL,    /* 0x37AD */
+  &p18f25k83_RXF3EIDH,    /* 0x37AE */
+  &p18f25k83_RXF3EIDL,    /* 0x37AF */
+  &p18f25k83_RXF4SIDH,    /* 0x37B0 */
+  &p18f25k83_RXF4SIDL,    /* 0x37B1 */
+  &p18f25k83_RXF4EIDH,    /* 0x37B2 */
+  &p18f25k83_RXF4EIDL,    /* 0x37B3 */
+  &p18f25k83_RXF5SIDH,    /* 0x37B4 */
+  &p18f25k83_RXF5SIDL,    /* 0x37B5 */
+  &p18f25k83_RXF5EIDH,    /* 0x37B6 */
+  &p18f25k83_RXF5EIDL,    /* 0x37B7 */
+  &p18f25k83_RXM0SIDH,    /* 0x37B8 */
+  &p18f25k83_RXM0SIDL,    /* 0x37B9 */
+  &p18f25k83_RXM0EIDH,    /* 0x37BA */
+  &p18f25k83_RXM0EIDL,    /* 0x37BB */
+  &p18f25k83_RXM1SIDH,    /* 0x37BC */
+  &p18f25k83_RXM1SIDL,    /* 0x37BD */
+  &p18f25k83_RXM1EIDH,    /* 0x37BE */
+  &p18f25k83_RXM1EIDL,    /* 0x37BF */
+  &p18f25k83_TXB2CON,     /* 0x37C0 */
+  &p18f25k83_TXB2SIDH,    /* 0x37C1 */
+  &p18f25k83_TXB2SIDL,    /* 0x37C2 */
+  &p18f25k83_TXB2EIDH,    /* 0x37C3 */
+  &p18f25k83_TXB2EIDL,    /* 0x37C4 */
+  &p18f25k83_TXB2DLC,     /* 0x37C5 */
+  &p18f25k83_TXB2D0,      /* 0x37C6 */
+  &p18f25k83_TXB2D1,      /* 0x37C7 */
+  &p18f25k83_TXB2D2,      /* 0x37C8 */
+  &p18f25k83_TXB2D3,      /* 0x37C9 */
+  &p18f25k83_TXB2D4,      /* 0x37CA */
+  &p18f25k83_TXB2D5,      /* 0x37CB */
+  &p18f25k83_TXB2D6,      /* 0x37CC */
+  &p18f25k83_TXB2D7,      /* 0x37CD */
+  &p18f25k83_CANSTAT_R03, /* 0x37CE */
+  &p18f25k83_CANCON_R03,  /* 0x37CF */
+  &p18f25k83_TXB1CON,     /* 0x37D0 */
+  &p18f25k83_TXB1SIDH,    /* 0x37D1 */
+  &p18f25k83_TXB1SIDL,    /* 0x37D2 */
+  &p18f25k83_TXB1EIDH,    /* 0x37D3 */
+  &p18f25k83_TXB1EIDL,    /* 0x37D4 */
+  &p18f25k83_TXB1DLC,     /* 0x37D5 */
+  &p18f25k83_TXB1D0,      /* 0x37D6 */
+  &p18f25k83_TXB1D1,      /* 0x37D7 */
+  &p18f25k83_TXB1D2,      /* 0x37D8 */
+  &p18f25k83_TXB1D3,      /* 0x37D9 */
+  &p18f25k83_TXB1D4,      /* 0x37DA */
+  &p18f25k83_TXB1D5,      /* 0x37DB */
+  &p18f25k83_TXB1D6,      /* 0x37DC */
+  &p18f25k83_TXB1D7,      /* 0x37DD */
+  &p18f25k83_CANSTAT_RO2, /* 0x37DE */
+  &p18f25k83_CANCON_RO2,  /* 0x37DF */
+  &p18f25k83_TXB0CON,     /* 0x37E0 */
+  &p18f25k83_TXB0SIDH,    /* 0x37E1 */
+  &p18f25k83_TXB0SIDL,    /* 0x37E2 */
+  &p18f25k83_TXB0EIDH,    /* 0x37E3 */
+  &p18f25k83_TXB0EIDL,    /* 0x37E4 */
+  &p18f25k83_TXB0DLC,     /* 0x37E5 */
+  &p18f25k83_TXB0D0,      /* 0x37E6 */
+  &p18f25k83_TXB0D1,      /* 0x37E7 */
+  &p18f25k83_TXB0D2,      /* 0x37E8 */
+  &p18f25k83_TXB0D3,      /* 0x37E9 */
+  &p18f25k83_TXB0D4,      /* 0x37EA */
+  &p18f25k83_TXB0D5,      /* 0x37EB */
+  &p18f25k83_TXB0D6,      /* 0x37EC */
+  &p18f25k83_TXB0D7,      /* 0x37ED */
+  &p18f25k83_CANSTAT_RO1, /* 0x37EE */
+  &p18f25k83_CANCON_RO1,  /* 0x37EF */
+  &p18f25k83_RXB1CON,     /* 0x37F0 */
+  &p18f25k83_RXB1SIDH,    /* 0x37F1 */
+  &p18f25k83_RXB1SIDL,    /* 0x37F2 */
+  &p18f25k83_RXB1EIDH,    /* 0x37F3 */
+  &p18f25k83_RXB1EIDL,    /* 0x37F4 */
+  &p18f25k83_RXB1DLC,     /* 0x37F5 */
+  &p18f25k83_RXB1D0,      /* 0x37F6 */
+  &p18f25k83_RXB1D1,      /* 0x37F7 */
+  &p18f25k83_RXB1D2,      /* 0x37F8 */
+  &p18f25k83_RXB1D3,      /* 0x37F9 */
+  &p18f25k83_RXB1D4,      /* 0x37FA */
+  &p18f25k83_RXB1D5,      /* 0x37FB */
+  &p18f25k83_RXB1D6,      /* 0x37FC */
+  &p18f25k83_RXB1D7,      /* 0x37FD */
+  &p18f25k83_CANSTAT_RO0, /* 0x37FE */
+  &p18f25k83_CANCON_RO0,  /* 0x37FF */
+  &p18f25k83_STATUS_CSHAD,/* 0x3880 */
+  &p18f25k83_WREG_CSHAD,  /* 0x3881 */
+  &p18f25k83_BSR_CSHAD,   /* 0x3882 */
+  &p18f25k83_SHADCON,     /* 0x3883 */
+  &p18f25k83_STATUS_SHAD, /* 0x3884 */
+  &p18f25k83_WREG_SHAD,   /* 0x3885 */
+  &p18f25k83_BSR_SHAD,    /* 0x3886 */
+  &p18f25k83_PCLATH_SHAD, /* 0x3887 */
+  &p18f25k83_PCLATU_SHAD, /* 0x3888 */
+  &p18f25k83_FSR0SH,      /* 0x3889 */
+  &p18f25k83_FSR0H_SHAD,  /* 0x388A */
+  &p18f25k83_FSR1SH,      /* 0x388B */
+  &p18f25k83_FSR1H_SHAD,  /* 0x388C */
+  &p18f25k83_FSR2SH,      /* 0x388D */
+  &p18f25k83_FSR2H_SHAD,  /* 0x388E */
+  &p18f25k83_PRODSH,      /* 0x388F */
+  &p18f25k83_PRODH_SHAD,  /* 0x3890 */
+  &p18f25k83_IVTADL,      /* 0x389D */
+  &p18f25k83_IVTADH,      /* 0x389E */
+  &p18f25k83_IVTADU,      /* 0x389F */
+  &p18f25k83_WDTCON0,     /* 0x395B */
+  &p18f25k83_WDTCON1,     /* 0x395C */
+  &p18f25k83_WDTPSL,      /* 0x395D */
+  &p18f25k83_WDTPSH,      /* 0x395E */
+  &p18f25k83_WDTTMR,      /* 0x395F */
+  &p18f25k83_CRCDATA,     /* 0x3960 */
+  &p18f25k83_CRCDATH,     /* 0x3961 */
+  &p18f25k83_CRCACCL,     /* 0x3962 */
+  &p18f25k83_CRCACCH,     /* 0x3963 */
+  &p18f25k83_CRCSHFT,     /* 0x3964 */
+  &p18f25k83_CRCSHIFTH,   /* 0x3965 */
+  &p18f25k83_CRCXORL,     /* 0x3966 */
+  &p18f25k83_CRCXORH,     /* 0x3967 */
+  &p18f25k83_CRCCON0,     /* 0x3968 */
+  &p18f25k83_CRCCON1,     /* 0x3969 */
+  &p18f25k83_SCANLADRL,   /* 0x3976 */
+  &p18f25k83_SCANLADRH,   /* 0x3977 */
+  &p18f25k83_SCANLADRU,   /* 0x3978 */
+  &p18f25k83_SCANHADRL,   /* 0x3979 */
+  &p18f25k83_SCANHADRH,   /* 0x397A */
+  &p18f25k83_SCANHADRU,   /* 0x397B */
+  &p18f25k83_SCANCON0,    /* 0x397C */
+  &p18f25k83_SCANTRIG,    /* 0x397D */
+  &p18f25k83_IPR0,        /* 0x3980 */
+  &p18f25k83_IPR1,        /* 0x3981 */
+  &p18f25k83_IPR2,        /* 0x3982 */
+  &p18f25k83_IPR3,        /* 0x3983 */
+  &p18f25k83_IPR4,        /* 0x3984 */
+  &p18f25k83_IPR5,        /* 0x3985 */
+  &p18f25k83_IPR6,        /* 0x3986 */
+  &p18f25k83_IPR7,        /* 0x3987 */
+  &p18f25k83_IPR8,        /* 0x3988 */
+  &p18f25k83_IPR9,        /* 0x3989 */
+  &p18f25k83_PIE0,        /* 0x3990 */
+  &p18f25k83_PIE1,        /* 0x3991 */
+  &p18f25k83_PIE2,        /* 0x3992 */
+  &p18f25k83_PIE3,        /* 0x3993 */
+  &p18f25k83_PIE4,        /* 0x3994 */
+  &p18f25k83_PIE5,        /* 0x3995 */
+  &p18f25k83_PIE6,        /* 0x3996 */
+  &p18f25k83_PIE7,        /* 0x3997 */
+  &p18f25k83_PIE8,        /* 0x3998 */
+  &p18f25k83_PIE9,        /* 0x3999 */
+  &p18f25k83_PIR0,        /* 0x39A0 */
+  &p18f25k83_PIR1,        /* 0x39A1 */
+  &p18f25k83_PIR2,        /* 0x39A2 */
+  &p18f25k83_PIR3,        /* 0x39A3 */
+  &p18f25k83_PIR4,        /* 0x39A4 */
+  &p18f25k83_PIR5,        /* 0x39A5 */
+  &p18f25k83_PIR6,        /* 0x39A6 */
+  &p18f25k83_PIR7,        /* 0x39A7 */
+  &p18f25k83_PIR8,        /* 0x39A8 */
+  &p18f25k83_PIR9,        /* 0x39A9 */
+  &p18f25k83_PMD0,        /* 0x39C0 */
+  &p18f25k83_PMD1,        /* 0x39C1 */
+  &p18f25k83_PMD2,        /* 0x39C2 */
+  &p18f25k83_PMD3,        /* 0x39C3 */
+  &p18f25k83_PMD4,        /* 0x39C4 */
+  &p18f25k83_PMD5,        /* 0x39C5 */
+  &p18f25k83_PMD6,        /* 0x39C6 */
+  &p18f25k83_PMD7,        /* 0x39C7 */
+  &p18f25k83_BORCON,      /* 0x39D0 */
+  &p18f25k83_VREGCON,     /* 0x39D1 */
+  &p18f25k83_CPUDOZE,     /* 0x39D8 */
+  &p18f25k83_OSCCON1,     /* 0x39D9 */
+  &p18f25k83_OSCCON2,     /* 0x39DA */
+  &p18f25k83_OSCCON3,     /* 0x39DB */
+  &p18f25k83_OSCSTAT1,    /* 0x39DC */
+  &p18f25k83_OSCEN,       /* 0x39DD */
+  &p18f25k83_OSCTUNE,     /* 0x39DE */
+  &p18f25k83_OSCFRQ,      /* 0x39DF */
+  &p18f25k83_NVMADRL,     /* 0x39E0 */
+  &p18f25k83_NVMADRH,     /* 0x39E1 */
+  &p18f25k83_NVMDAT,      /* 0x39E3 */
+  &p18f25k83_NVMCON1,     /* 0x39E5 */
+  &p18f25k83_NVMCON2,     /* 0x39E6 */
+  &p18f25k83_PRLOCK,      /* 0x39EF */
+  &p18f25k83_ISRPR,       /* 0x39F1 */
+  &p18f25k83_MAINPR,      /* 0x39F2 */
+  &p18f25k83_DMA1PR,      /* 0x39F3 */
+  &p18f25k83_DMA2PR,      /* 0x39F4 */
+  &p18f25k83_SCANPR,      /* 0x39F7 */
+  &p18f25k83_RA0PPS,      /* 0x3A00 */
+  &p18f25k83_RA1PPS,      /* 0x3A01 */
+  &p18f25k83_RA2PPS,      /* 0x3A02 */
+  &p18f25k83_RA3PPS,      /* 0x3A03 */
+  &p18f25k83_RA4PPS,      /* 0x3A04 */
+  &p18f25k83_RA5PPS,      /* 0x3A05 */
+  &p18f25k83_RA6PPS,      /* 0x3A06 */
+  &p18f25k83_RA7PPS,      /* 0x3A07 */
+  &p18f25k83_RB0PPS,      /* 0x3A08 */
+  &p18f25k83_RB1PPS,      /* 0x3A09 */
+  &p18f25k83_RB2PPS,      /* 0x3A0A */
+  &p18f25k83_RB3PPS,      /* 0x3A0B */
+  &p18f25k83_RB4PPS,      /* 0x3A0C */
+  &p18f25k83_RB5PPS,      /* 0x3A0D */
+  &p18f25k83_RB6PPS,      /* 0x3A0E */
+  &p18f25k83_RB7PPS,      /* 0x3A0F */
+  &p18f25k83_RC0PPS,      /* 0x3A10 */
+  &p18f25k83_RC1PPS,      /* 0x3A11 */
+  &p18f25k83_RC2PPS,      /* 0x3A12 */
+  &p18f25k83_RC3PPS,      /* 0x3A13 */
+  &p18f25k83_RC4PPS,      /* 0x3A14 */
+  &p18f25k83_RC5PPS,      /* 0x3A15 */
+  &p18f25k83_RC6PPS,      /* 0x3A16 */
+  &p18f25k83_RC7PPS,      /* 0x3A17 */
+  &p18f25k83_ANSELA,      /* 0x3A40 */
+  &p18f25k83_WPUA,        /* 0x3A41 */
+  &p18f25k83_ODCONA,      /* 0x3A42 */
+  &p18f25k83_SLRCONA,     /* 0x3A43 */
+  &p18f25k83_INLVLA,      /* 0x3A44 */
+  &p18f25k83_IOCAP,       /* 0x3A45 */
+  &p18f25k83_IOCAN,       /* 0x3A46 */
+  &p18f25k83_IOCAF,       /* 0x3A47 */
+  &p18f25k83_ANSELB,      /* 0x3A50 */
+  &p18f25k83_WPUB,        /* 0x3A51 */
+  &p18f25k83_ODCONB,      /* 0x3A52 */
+  &p18f25k83_SLRCONB,     /* 0x3A53 */
+  &p18f25k83_INLVLB,      /* 0x3A54 */
+  &p18f25k83_IOCBP,       /* 0x3A55 */
+  &p18f25k83_IOCBN,       /* 0x3A56 */
+  &p18f25k83_IOCBF,       /* 0x3A57 */
+  &p18f25k83_RB1I2C,      /* 0x3A5A */
+  &p18f25k83_RB2I2C,      /* 0x3A5B */
+  &p18f25k83_ANSELC,      /* 0x3A60 */
+  &p18f25k83_WPUC,        /* 0x3A61 */
+  &p18f25k83_ODCONC,      /* 0x3A62 */
+  &p18f25k83_SLRCONC,     /* 0x3A63 */
+  &p18f25k83_INLVLC,      /* 0x3A64 */
+  &p18f25k83_IOCCP,       /* 0x3A65 */
+  &p18f25k83_IOCCN,       /* 0x3A66 */
+  &p18f25k83_IOCCF,       /* 0x3A67 */
+  &p18f25k83_RC3I2C,      /* 0x3A6A */
+  &p18f25k83_RC4I2C,      /* 0x3A6B */
+  &p18f25k83_WPUE,        /* 0x3A81 */
+  &p18f25k83_INLVLE,      /* 0x3A84 */
+  &p18f25k83_IOCEP,       /* 0x3A85 */
+  &p18f25k83_IOCEN,       /* 0x3A86 */
+  &p18f25k83_IOCEF,       /* 0x3A87 */
+  &p18f25k83_PPSLOCK,     /* 0x3ABF */
+  &p18f25k83_INT0PPS,     /* 0x3AC0 */
+  &p18f25k83_INT1PPS,     /* 0x3AC1 */
+  &p18f25k83_INT2PPS,     /* 0x3AC2 */
+  &p18f25k83_T0CKIPPS,    /* 0x3AC3 */
+  &p18f25k83_T1CKIPPS,    /* 0x3AC4 */
+  &p18f25k83_T1GPPS,      /* 0x3AC5 */
+  &p18f25k83_T3CKIPPS,    /* 0x3AC6 */
+  &p18f25k83_T3GPPS,      /* 0x3AC7 */
+  &p18f25k83_T5CKIPPS,    /* 0x3AC8 */
+  &p18f25k83_T5GPPS,      /* 0x3AC9 */
+  &p18f25k83_T2INPPS,     /* 0x3ACA */
+  &p18f25k83_T4INPPS,     /* 0x3ACB */
+  &p18f25k83_T6INPPS,     /* 0x3ACC */
+  &p18f25k83_CCP1PPS,     /* 0x3ACD */
+  &p18f25k83_CCP2PPS,     /* 0x3ACE */
+  &p18f25k83_CCP3PPS,     /* 0x3ACF */
+  &p18f25k83_CCP4PPS,     /* 0x3AD0 */
+  &p18f25k83_SMT1WINPPS,  /* 0x3AD1 */
+  &p18f25k83_SMT1SIGPPS,  /* 0x3AD2 */
+  &p18f25k83_SMT2WINPPS,  /* 0x3AD3 */
+  &p18f25k83_SMT2SIGPPS,  /* 0x3AD4 */
+  &p18f25k83_CWG1INPPS,   /* 0x3AD5 */
+  &p18f25k83_CWG2INPPS,   /* 0x3AD6 */
+  &p18f25k83_CWG3INPPS,   /* 0x3AD7 */
+  &p18f25k83_MD1CARLPPS,  /* 0x3AD8 */
+  &p18f25k83_MD1CARHPPS,  /* 0x3AD9 */
+  &p18f25k83_MD1SRCPPS,   /* 0x3ADA */
+  &p18f25k83_CLCIN0PPS,   /* 0x3ADB */
+  &p18f25k83_CLCIN1PPS,   /* 0x3ADC */
+  &p18f25k83_CLCIN2PPS,   /* 0x3ADD */
+  &p18f25k83_CLCIN3PPS,   /* 0x3ADE */
+  &p18f25k83_ADACTPPS,    /* 0x3ADF */
+  &p18f25k83_SPI1SCKPPS,  /* 0x3AE0 */
+  &p18f25k83_SPI1SDIPPS,  /* 0x3AE1 */
+  &p18f25k83_SPI1SSPPS,   /* 0x3AE2 */
+  &p18f25k83_I2C1SCLPPS,  /* 0x3AE3 */
+  &p18f25k83_I2C1SDAPPS,  /* 0x3AE4 */
+  &p18f25k83_I2C2SCLPPS,  /* 0x3AE5 */
+  &p18f25k83_I2C2SDAPPS,  /* 0x3AE6 */
+  &p18f25k83_U1RXPPS,     /* 0x3AE7 */
+  &p18f25k83_U1CTSPPS,    /* 0x3AE8 */
+  &p18f25k83_U2RXPPS,     /* 0x3AEA */
+  &p18f25k83_U2CTSPPS,    /* 0x3AEB */
+  &p18f25k83_CANRXPPS,    /* 0x3AED */
+  &p18f25k83_DMA2BUF,     /* 0x3BC9 */
+  &p18f25k83_DMA2DCNTL,   /* 0x3BCA */
+  &p18f25k83_DMA2DCNTH,   /* 0x3BCB */
+  &p18f25k83_DMA2DPTRL,   /* 0x3BCC */
+  &p18f25k83_DMA2DPTRH,   /* 0x3BCD */
+  &p18f25k83_DMA2DSZL,    /* 0x3BCE */
+  &p18f25k83_DMA2DSZH,    /* 0x3BCF */
+  &p18f25k83_DMA2DSAL,    /* 0x3BD0 */
+  &p18f25k83_DMA2DSAH,    /* 0x3BD1 */
+  &p18f25k83_DMA2SCNTL,   /* 0x3BD2 */
+  &p18f25k83_DMA2SCNTH,   /* 0x3BD3 */
+  &p18f25k83_DMA2SPTRL,   /* 0x3BD4 */
+  &p18f25k83_DMA2SPTRH,   /* 0x3BD5 */
+  &p18f25k83_DMA2SPTRU,   /* 0x3BD6 */
+  &p18f25k83_DMA2SSZL,    /* 0x3BD7 */
+  &p18f25k83_DMA2SSZH,    /* 0x3BD8 */
+  &p18f25k83_DMA2SSAL,    /* 0x3BD9 */
+  &p18f25k83_DMA2SSAH,    /* 0x3BDA */
+  &p18f25k83_DMA2SSAU,    /* 0x3BDB */
+  &p18f25k83_DMA2CON0,    /* 0x3BDC */
+  &p18f25k83_DMA2CON1,    /* 0x3BDD */
+  &p18f25k83_DMA2AIRQ,    /* 0x3BDE */
+  &p18f25k83_DMA2SIRQ,    /* 0x3BDF */
+  &p18f25k83_DMA1BUF,     /* 0x3BE9 */
+  &p18f25k83_DMA1DCNTL,   /* 0x3BEA */
+  &p18f25k83_DMA1DCNTH,   /* 0x3BEB */
+  &p18f25k83_DMA1DPTRL,   /* 0x3BEC */
+  &p18f25k83_DMA1DPTRH,   /* 0x3BED */
+  &p18f25k83_DMA1DSZL,    /* 0x3BEE */
+  &p18f25k83_DMA1DSZH,    /* 0x3BEF */
+  &p18f25k83_DMA1DSAL,    /* 0x3BF0 */
+  &p18f25k83_DMA1DSAH,    /* 0x3BF1 */
+  &p18f25k83_DMA1SCNTL,   /* 0x3BF2 */
+  &p18f25k83_DMA1SCNTH,   /* 0x3BF3 */
+  &p18f25k83_DMA1SPTRL,   /* 0x3BF4 */
+  &p18f25k83_DMA1SPTRH,   /* 0x3BF5 */
+  &p18f25k83_DMA1SPTRU,   /* 0x3BF6 */
+  &p18f25k83_DMA1SSZL,    /* 0x3BF7 */
+  &p18f25k83_DMA1SSZH,    /* 0x3BF8 */
+  &p18f25k83_DMA1SSAL,    /* 0x3BF9 */
+  &p18f25k83_DMA1SSAH,    /* 0x3BFA */
+  &p18f25k83_DMA1SSAU,    /* 0x3BFB */
+  &p18f25k83_DMA1CON0,    /* 0x3BFC */
+  &p18f25k83_DMA1CON1,    /* 0x3BFD */
+  &p18f25k83_DMA1AIRQ,    /* 0x3BFE */
+  &p18f25k83_DMA1SIRQ,    /* 0x3BFF */
+  &p18f25k83_CLC4CON,     /* 0x3C56 */
+  &p18f25k83_CLC4POL,     /* 0x3C57 */
+  &p18f25k83_CLC4SEL0,    /* 0x3C58 */
+  &p18f25k83_CLC4SEL1,    /* 0x3C59 */
+  &p18f25k83_CLC4SEL2,    /* 0x3C5A */
+  &p18f25k83_CLC4SEL3,    /* 0x3C5B */
+  &p18f25k83_CLC4GLS0,    /* 0x3C5C */
+  &p18f25k83_CLC4GLS1,    /* 0x3C5D */
+  &p18f25k83_CLC4GLS2,    /* 0x3C5E */
+  &p18f25k83_CLC4GLS3,    /* 0x3C5F */
+  &p18f25k83_CLC3CON,     /* 0x3C60 */
+  &p18f25k83_CLC3POL,     /* 0x3C61 */
+  &p18f25k83_CLC3SEL0,    /* 0x3C62 */
+  &p18f25k83_CLC3SEL1,    /* 0x3C63 */
+  &p18f25k83_CLC3SEL2,    /* 0x3C64 */
+  &p18f25k83_CLC3SEL3,    /* 0x3C65 */
+  &p18f25k83_CLC3GLS0,    /* 0x3C66 */
+  &p18f25k83_CLC3GLS1,    /* 0x3C67 */
+  &p18f25k83_CLC3GLS2,    /* 0x3C68 */
+  &p18f25k83_CLC3GLS3,    /* 0x3C69 */
+  &p18f25k83_CLC2CON,     /* 0x3C6A */
+  &p18f25k83_CLC2POL,     /* 0x3C6B */
+  &p18f25k83_CLC2SEL0,    /* 0x3C6C */
+  &p18f25k83_CLC2SEL1,    /* 0x3C6D */
+  &p18f25k83_CLC2SEL2,    /* 0x3C6E */
+  &p18f25k83_CLC2SEL3,    /* 0x3C6F */
+  &p18f25k83_CLC2GLS0,    /* 0x3C70 */
+  &p18f25k83_CLC2GLS1,    /* 0x3C71 */
+  &p18f25k83_CLC2GLS2,    /* 0x3C72 */
+  &p18f25k83_CLC2GLS3,    /* 0x3C73 */
+  &p18f25k83_CLC1CON,     /* 0x3C74 */
+  &p18f25k83_CLC1POL,     /* 0x3C75 */
+  &p18f25k83_CLC1SEL0,    /* 0x3C76 */
+  &p18f25k83_CLC1SEL1,    /* 0x3C77 */
+  &p18f25k83_CLC1SEL2,    /* 0x3C78 */
+  &p18f25k83_CLC1SEL3,    /* 0x3C79 */
+  &p18f25k83_CLC1GLS0,    /* 0x3C7A */
+  &p18f25k83_CLC1GLS1,    /* 0x3C7B */
+  &p18f25k83_CLC1GLS2,    /* 0x3C7C */
+  &p18f25k83_CLC1GLS3,    /* 0x3C7D */
+  &p18f25k83_CLCDATA0,    /* 0x3C7E */
+  &p18f25k83_CLKRCON,     /* 0x3CE5 */
+  &p18f25k83_CLKRCLK,     /* 0x3CE6 */
+  &p18f25k83_MD1CON0,     /* 0x3CFA */
+  &p18f25k83_MD1CON1,     /* 0x3CFB */
+  &p18f25k83_MD1SRC,      /* 0x3CFC */
+  &p18f25k83_MD1CARL,     /* 0x3CFD */
+  &p18f25k83_MD1CARH,     /* 0x3CFE */
+  &p18f25k83_SPI1RXB,     /* 0x3D10 */
+  &p18f25k83_SPI1TXB,     /* 0x3D11 */
+  &p18f25k83_SPI1TCNTL,   /* 0x3D12 */
+  &p18f25k83_SPI1TCNTH,   /* 0x3D13 */
+  &p18f25k83_SPI1CON0,    /* 0x3D14 */
+  &p18f25k83_SPI1CON1,    /* 0x3D15 */
+  &p18f25k83_SPI1CON2,    /* 0x3D16 */
+  &p18f25k83_SPI1STATUS,  /* 0x3D17 */
+  &p18f25k83_SPI1TWIDTH,  /* 0x3D18 */
+  &p18f25k83_SPI1BAUD,    /* 0x3D19 */
+  &p18f25k83_SPI1INTF,    /* 0x3D1A */
+  &p18f25k83_SPI1INTE,    /* 0x3D1B */
+  &p18f25k83_SPI1CLK,     /* 0x3D1C */
+  &p18f25k83_I2C2RXB,     /* 0x3D54 */
+  &p18f25k83_I2C2TXB,     /* 0x3D55 */
+  &p18f25k83_I2C2CNT,     /* 0x3D56 */
+  &p18f25k83_I2C2ADB0,    /* 0x3D57 */
+  &p18f25k83_I2C2ADB1,    /* 0x3D58 */
+  &p18f25k83_I2C2ADR0,    /* 0x3D59 */
+  &p18f25k83_I2C2ADR1,    /* 0x3D5A */
+  &p18f25k83_I2C2ADR2,    /* 0x3D5B */
+  &p18f25k83_I2C2ADR3,    /* 0x3D5C */
+  &p18f25k83_I2C2CON0,    /* 0x3D5D */
+  &p18f25k83_I2C2CON1,    /* 0x3D5E */
+  &p18f25k83_I2C2CON2,    /* 0x3D5F */
+  &p18f25k83_I2C2ERR,     /* 0x3D60 */
+  &p18f25k83_I2C2STAT0,   /* 0x3D61 */
+  &p18f25k83_I2C2STAT1,   /* 0x3D62 */
+  &p18f25k83_I2C2PIR,     /* 0x3D63 */
+  &p18f25k83_I2C2PIE,     /* 0x3D64 */
+  &p18f25k83_I2C2CLK,     /* 0x3D65 */
+  &p18f25k83_I2C2BTO,     /* 0x3D66 */
+  &p18f25k83_I2C1RXB,     /* 0x3D6A */
+  &p18f25k83_I2C1TXB,     /* 0x3D6B */
+  &p18f25k83_I2C1CNT,     /* 0x3D6C */
+  &p18f25k83_I2C1ADB0,    /* 0x3D6D */
+  &p18f25k83_I2C1ADB1,    /* 0x3D6E */
+  &p18f25k83_I2C1ADR0,    /* 0x3D6F */
+  &p18f25k83_I2C1ADR1,    /* 0x3D70 */
+  &p18f25k83_I2C1ADR2,    /* 0x3D71 */
+  &p18f25k83_I2C1ADR3,    /* 0x3D72 */
+  &p18f25k83_I2C1CON0,    /* 0x3D73 */
+  &p18f25k83_I2C1CON1,    /* 0x3D74 */
+  &p18f25k83_I2C1CON2,    /* 0x3D75 */
+  &p18f25k83_I2C1ERR,     /* 0x3D76 */
+  &p18f25k83_I2C1STAT0,   /* 0x3D77 */
+  &p18f25k83_I2C1STAT1,   /* 0x3D78 */
+  &p18f25k83_I2C1PIR,     /* 0x3D79 */
+  &p18f25k83_I2C1PIE,     /* 0x3D7A */
+  &p18f25k83_I2C1CLK,     /* 0x3D7B */
+  &p18f25k83_I2C1BTO,     /* 0x3D7C */
+  &p18f25k83_U2RXBL,      /* 0x3DD0 */
+  &p18f25k83_U2RXCHK,     /* 0x3DD1 */
+  &p18f25k83_U2TXBL,      /* 0x3DD2 */
+  &p18f25k83_U2TXCHK,     /* 0x3DD3 */
+  &p18f25k83_U2P1L,       /* 0x3DD4 */
+  &p18f25k83_U2P1H,       /* 0x3DD5 */
+  &p18f25k83_U2P2L,       /* 0x3DD6 */
+  &p18f25k83_U2P2H,       /* 0x3DD7 */
+  &p18f25k83_U2P3L,       /* 0x3DD8 */
+  &p18f25k83_U2P3H,       /* 0x3DD9 */
+  &p18f25k83_U2CON0,      /* 0x3DDA */
+  &p18f25k83_U2CON1,      /* 0x3DDB */
+  &p18f25k83_U2CON2,      /* 0x3DDC */
+  &p18f25k83_U2BRGL,      /* 0x3DDD */
+  &p18f25k83_U2BRGH,      /* 0x3DDE */
+  &p18f25k83_U2FIFO,      /* 0x3DDF */
+  &p18f25k83_U2UIR,       /* 0x3DE0 */
+  &p18f25k83_U2ERRIR,     /* 0x3DE1 */
+  &p18f25k83_U2ERRIE,     /* 0x3DE2 */
+  &p18f25k83_U1RXBL,      /* 0x3DE8 */
+  &p18f25k83_U1RXCHK,     /* 0x3DE9 */
+  &p18f25k83_U1TXBL,      /* 0x3DEA */
+  &p18f25k83_U1TXCHK,     /* 0x3DEB */
+  &p18f25k83_U1P1L,       /* 0x3DEC */
+  &p18f25k83_U1P1H,       /* 0x3DED */
+  &p18f25k83_U1P2L,       /* 0x3DEE */
+  &p18f25k83_U1P2H,       /* 0x3DEF */
+  &p18f25k83_U1P3L,       /* 0x3DF0 */
+  &p18f25k83_U1P3H,       /* 0x3DF1 */
+  &p18f25k83_U1CON0,      /* 0x3DF2 */
+  &p18f25k83_U1CON1,      /* 0x3DF3 */
+  &p18f25k83_U1CON2,      /* 0x3DF4 */
+  &p18f25k83_U1BRGL,      /* 0x3DF5 */
+  &p18f25k83_U1BRGH,      /* 0x3DF6 */
+  &p18f25k83_U1FIFO,      /* 0x3DF7 */
+  &p18f25k83_U1UIR,       /* 0x3DF8 */
+  &p18f25k83_U1ERRIR,     /* 0x3DF9 */
+  &p18f25k83_U1ERRIE,     /* 0x3DFA */
+  &p18f25k83_DAC1CON1,    /* 0x3E9C */
+  &p18f25k83_DAC1CON0,    /* 0x3E9E */
+  &p18f25k83_CM2CON0,     /* 0x3EB8 */
+  &p18f25k83_CM2CON1,     /* 0x3EB9 */
+  &p18f25k83_CM2NCH,      /* 0x3EBA */
+  &p18f25k83_CM2PCH,      /* 0x3EBB */
+  &p18f25k83_CM1CON0,     /* 0x3EBC */
+  &p18f25k83_CM1CON1,     /* 0x3EBD */
+  &p18f25k83_CM1NCH,      /* 0x3EBE */
+  &p18f25k83_CM1PCH,      /* 0x3EBF */
+  &p18f25k83_CMOUT,       /* 0x3EC0 */
+  &p18f25k83_FVRCON,      /* 0x3EC1 */
+  &p18f25k83_ZCDCON,      /* 0x3EC3 */
+  &p18f25k83_HLVDCON0,    /* 0x3EC9 */
+  &p18f25k83_HLVDCON1,    /* 0x3ECA */
+  &p18f25k83_ADCP,        /* 0x3ED7 */
+  &p18f25k83_ADLTHL,      /* 0x3EDE */
+  &p18f25k83_ADLTHH,      /* 0x3EDF */
+  &p18f25k83_ADUTHL,      /* 0x3EE0 */
+  &p18f25k83_ADUTHH,      /* 0x3EE1 */
+  &p18f25k83_ADERRL,      /* 0x3EE2 */
+  &p18f25k83_ADERRH,      /* 0x3EE3 */
+  &p18f25k83_ADSTPTL,     /* 0x3EE4 */
+  &p18f25k83_ADSTPTH,     /* 0x3EE5 */
+  &p18f25k83_ADFLTRL,     /* 0x3EE6 */
+  &p18f25k83_ADFLTRH,     /* 0x3EE7 */
+  &p18f25k83_ADACCL,      /* 0x3EE8 */
+  &p18f25k83_ADACCH,      /* 0x3EE9 */
+  &p18f25k83_ADACCU,      /* 0x3EEA */
+  &p18f25k83_ADCNT,       /* 0x3EEB */
+  &p18f25k83_ADRPT,       /* 0x3EEC */
+  &p18f25k83_ADPREVL,     /* 0x3EED */
+  &p18f25k83_ADPREVH,     /* 0x3EEE */
+  &p18f25k83_ADRESL,      /* 0x3EEF */
+  &p18f25k83_ADRESH,      /* 0x3EF0 */
+  &p18f25k83_ADPCH,       /* 0x3EF1 */
+  &p18f25k83_ADACQL,      /* 0x3EF3 */
+  &p18f25k83_ADACQH,      /* 0x3EF4 */
+  &p18f25k83_ADCAP,       /* 0x3EF5 */
+  &p18f25k83_ADPREL,      /* 0x3EF6 */
+  &p18f25k83_ADPREH,      /* 0x3EF7 */
+  &p18f25k83_ADCON0,      /* 0x3EF8 */
+  &p18f25k83_ADCON1,      /* 0x3EF9 */
+  &p18f25k83_ADCON2,      /* 0x3EFA */
+  &p18f25k83_ADCON3,      /* 0x3EFB */
+  &p18f25k83_ADSTAT,      /* 0x3EFC */
+  &p18f25k83_ADREF,       /* 0x3EFD */
+  &p18f25k83_ADACT,       /* 0x3EFE */
+  &p18f25k83_ADCLK,       /* 0x3EFF */
+  &p18f25k83_SMT2TMRL,    /* 0x3F00 */
+  &p18f25k83_SMT2TMRH,    /* 0x3F01 */
+  &p18f25k83_SMT2TMRU,    /* 0x3F02 */
+  &p18f25k83_SMT2CPRL,    /* 0x3F03 */
+  &p18f25k83_SMT2CPRH,    /* 0x3F04 */
+  &p18f25k83_SMT2CPRU,    /* 0x3F05 */
+  &p18f25k83_SMT2CPWL,    /* 0x3F06 */
+  &p18f25k83_SMT2CPWH,    /* 0x3F07 */
+  &p18f25k83_SMT2CPWU,    /* 0x3F08 */
+  &p18f25k83_SMT2PRL,     /* 0x3F09 */
+  &p18f25k83_SMT2PRH,     /* 0x3F0A */
+  &p18f25k83_SMT2PRU,     /* 0x3F0B */
+  &p18f25k83_SMT2CON0,    /* 0x3F0C */
+  &p18f25k83_SMT2CON1,    /* 0x3F0D */
+  &p18f25k83_SMT2STAT,    /* 0x3F0E */
+  &p18f25k83_SMT2CLK,     /* 0x3F0F */
+  &p18f25k83_SMT2SIG,     /* 0x3F10 */
+  &p18f25k83_SMT2WIN,     /* 0x3F11 */
+  &p18f25k83_SMT1TMRL,    /* 0x3F12 */
+  &p18f25k83_SMT1TMRH,    /* 0x3F13 */
+  &p18f25k83_SMT1TMRU,    /* 0x3F14 */
+  &p18f25k83_SMT1CPRL,    /* 0x3F15 */
+  &p18f25k83_SMT1CPRH,    /* 0x3F16 */
+  &p18f25k83_SMT1CPRU,    /* 0x3F17 */
+  &p18f25k83_SMT1CPWL,    /* 0x3F18 */
+  &p18f25k83_SMT1CPWH,    /* 0x3F19 */
+  &p18f25k83_SMT1CPWU,    /* 0x3F1A */
+  &p18f25k83_SMT1PRL,     /* 0x3F1B */
+  &p18f25k83_SMT1PRH,     /* 0x3F1C */
+  &p18f25k83_SMT1PRU,     /* 0x3F1D */
+  &p18f25k83_SMT1CON0,    /* 0x3F1E */
+  &p18f25k83_SMT1CON1,    /* 0x3F1F */
+  &p18f25k83_SMT1STAT,    /* 0x3F20 */
+  &p18f25k83_SMT1CLK,     /* 0x3F21 */
+  &p18f25k83_SMT1SIG,     /* 0x3F22 */
+  &p18f25k83_SMT1WIN,     /* 0x3F23 */
+  &p18f25k83_NCO1ACCL,    /* 0x3F38 */
+  &p18f25k83_NCO1ACCH,    /* 0x3F39 */
+  &p18f25k83_NCO1ACCU,    /* 0x3F3A */
+  &p18f25k83_NCO1INCL,    /* 0x3F3B */
+  &p18f25k83_NCO1INCH,    /* 0x3F3C */
+  &p18f25k83_NCO1INCU,    /* 0x3F3D */
+  &p18f25k83_NCO1CON,     /* 0x3F3E */
+  &p18f25k83_NCO1CLK,     /* 0x3F3F */
+  &p18f25k83_CWG3CLK,     /* 0x3F40 */
+  &p18f25k83_CWG3ISM,     /* 0x3F41 */
+  &p18f25k83_CWG3DBR,     /* 0x3F42 */
+  &p18f25k83_CWG3DBF,     /* 0x3F43 */
+  &p18f25k83_CWG3CON0,    /* 0x3F44 */
+  &p18f25k83_CWG3CON1,    /* 0x3F45 */
+  &p18f25k83_CWG3AS0,     /* 0x3F46 */
+  &p18f25k83_CWG3AS1,     /* 0x3F47 */
+  &p18f25k83_CWG3STR,     /* 0x3F48 */
+  &p18f25k83_CWG2CLK,     /* 0x3F49 */
+  &p18f25k83_CWG2ISM,     /* 0x3F4A */
+  &p18f25k83_CWG2DBR,     /* 0x3F4B */
+  &p18f25k83_CWG2DBF,     /* 0x3F4C */
+  &p18f25k83_CWG2CON0,    /* 0x3F4D */
+  &p18f25k83_CWG2CON1,    /* 0x3F4E */
+  &p18f25k83_CWG2AS0,     /* 0x3F4F */
+  &p18f25k83_CWG2AS1,     /* 0x3F50 */
+  &p18f25k83_CWG2STR,     /* 0x3F51 */
+  &p18f25k83_CWG1CLK,     /* 0x3F52 */
+  &p18f25k83_CWG1ISM,     /* 0x3F53 */
+  &p18f25k83_CWG1DBR,     /* 0x3F54 */
+  &p18f25k83_CWG1DBF,     /* 0x3F55 */
+  &p18f25k83_CWG1CON0,    /* 0x3F56 */
+  &p18f25k83_CWG1CON1,    /* 0x3F57 */
+  &p18f25k83_CWG1AS0,     /* 0x3F58 */
+  &p18f25k83_CWG1AS1,     /* 0x3F59 */
+  &p18f25k83_CWG1STR,     /* 0x3F5A */
+  &p18f25k83_CCPTMRS0,    /* 0x3F5E */
+  &p18f25k83_CCPTMRS1,    /* 0x3F5F */
+  &p18f25k83_PWM8DCL,     /* 0x3F60 */
+  &p18f25k83_PWM8DCH,     /* 0x3F61 */
+  &p18f25k83_PWM8CON,     /* 0x3F62 */
+  &p18f25k83_PWM7DCL,     /* 0x3F64 */
+  &p18f25k83_PWM7DCH,     /* 0x3F65 */
+  &p18f25k83_PWM7CON,     /* 0x3F66 */
+  &p18f25k83_PWM6DCL,     /* 0x3F68 */
+  &p18f25k83_PWM6DCH,     /* 0x3F69 */
+  &p18f25k83_PWM6CON,     /* 0x3F6A */
+  &p18f25k83_PWM5DCL,     /* 0x3F6C */
+  &p18f25k83_PWM5DCH,     /* 0x3F6D */
+  &p18f25k83_PWM5CON,     /* 0x3F6E */
+  &p18f25k83_CCPR4L,      /* 0x3F70 */
+  &p18f25k83_CCPR4H,      /* 0x3F71 */
+  &p18f25k83_CCP4CON,     /* 0x3F72 */
+  &p18f25k83_CCP4CAP,     /* 0x3F73 */
+  &p18f25k83_CCPR3L,      /* 0x3F74 */
+  &p18f25k83_CCPR3H,      /* 0x3F75 */
+  &p18f25k83_CCP3CON,     /* 0x3F76 */
+  &p18f25k83_CCP3CAP,     /* 0x3F77 */
+  &p18f25k83_CCPR2L,      /* 0x3F78 */
+  &p18f25k83_CCPR2H,      /* 0x3F79 */
+  &p18f25k83_CCP2CON,     /* 0x3F7A */
+  &p18f25k83_CCP2CAP,     /* 0x3F7B */
+  &p18f25k83_CCPR1L,      /* 0x3F7C */
+  &p18f25k83_CCPR1H,      /* 0x3F7D */
+  &p18f25k83_CCP1CON,     /* 0x3F7E */
+  &p18f25k83_CCP1CAP,     /* 0x3F7F */
+  &p18f25k83_RXB0CON,     /* 0x3F80 */
+  &p18f25k83_RXB0SIDH,    /* 0x3F81 */
+  &p18f25k83_RXB0SIDL,    /* 0x3F82 */
+  &p18f25k83_RXB0EIDH,    /* 0x3F83 */
+  &p18f25k83_RXB0EIDL,    /* 0x3F84 */
+  &p18f25k83_RXB0DLC,     /* 0x3F85 */
+  &p18f25k83_RXB0D0,      /* 0x3F86 */
+  &p18f25k83_RXB0D1,      /* 0x3F87 */
+  &p18f25k83_RXB0D2,      /* 0x3F88 */
+  &p18f25k83_RXB0D3,      /* 0x3F89 */
+  &p18f25k83_RXB0D4,      /* 0x3F8A */
+  &p18f25k83_RXB0D5,      /* 0x3F8B */
+  &p18f25k83_RXB0D6,      /* 0x3F8C */
+  &p18f25k83_RXB0D7,      /* 0x3F8D */
+  &p18f25k83_CANSTAT,     /* 0x3F8E */
+  &p18f25k83_CANCON,      /* 0x3F8F */
+  &p18f25k83_COMSTAT,     /* 0x3F90 */
+  &p18f25k83_ECANCON,     /* 0x3F91 */
+  &p18f25k83_TMR6,        /* 0x3F92 */
+  &p18f25k83_PR6,         /* 0x3F93 */
+  &p18f25k83_T6CON,       /* 0x3F94 */
+  &p18f25k83_T6HLT,       /* 0x3F95 */
+  &p18f25k83_T6CLK,       /* 0x3F96 */
+  &p18f25k83_T6RST,       /* 0x3F97 */
+  &p18f25k83_TMR5L,       /* 0x3F98 */
+  &p18f25k83_TMR5H,       /* 0x3F99 */
+  &p18f25k83_T5CON,       /* 0x3F9A */
+  &p18f25k83_T5GCON,      /* 0x3F9B */
+  &p18f25k83_T5GATE,      /* 0x3F9C */
+  &p18f25k83_T5CLK,       /* 0x3F9D */
+  &p18f25k83_TMR4,        /* 0x3F9E */
+  &p18f25k83_PR4,         /* 0x3F9F */
+  &p18f25k83_T4CON,       /* 0x3FA0 */
+  &p18f25k83_T4HLT,       /* 0x3FA1 */
+  &p18f25k83_T4CLK,       /* 0x3FA2 */
+  &p18f25k83_T4RST,       /* 0x3FA3 */
+  &p18f25k83_TMR3L,       /* 0x3FA4 */
+  &p18f25k83_TMR3H,       /* 0x3FA5 */
+  &p18f25k83_T3CON,       /* 0x3FA6 */
+  &p18f25k83_T3GCON,      /* 0x3FA7 */
+  &p18f25k83_T3GATE,      /* 0x3FA8 */
+  &p18f25k83_T3CLK,       /* 0x3FA9 */
+  &p18f25k83_TMR2,        /* 0x3FAA */
+  &p18f25k83_PR2,         /* 0x3FAB */
+  &p18f25k83_T2CON,       /* 0x3FAC */
+  &p18f25k83_T2HLT,       /* 0x3FAD */
+  &p18f25k83_T2CLK,       /* 0x3FAE */
+  &p18f25k83_T2RST,       /* 0x3FAF */
+  &p18f25k83_TMR1L,       /* 0x3FB0 */
+  &p18f25k83_TMR1H,       /* 0x3FB1 */
+  &p18f25k83_T1CON,       /* 0x3FB2 */
+  &p18f25k83_T1GCON,      /* 0x3FB3 */
+  &p18f25k83_T1GATE,      /* 0x3FB4 */
+  &p18f25k83_T1CLK,       /* 0x3FB5 */
+  &p18f25k83_TMR0L,       /* 0x3FB6 */
+  &p18f25k83_PR0,         /* 0x3FB7 */
+  &p18f25k83_T0CON0,      /* 0x3FB8 */
+  &p18f25k83_T0CON1,      /* 0x3FB9 */
+  &p18f25k83_LATA,        /* 0x3FBA */
+  &p18f25k83_LATB,        /* 0x3FBB */
+  &p18f25k83_LATC,        /* 0x3FBC */
+  &p18f25k83_TRISA,       /* 0x3FC2 */
+  &p18f25k83_TRISB,       /* 0x3FC3 */
+  &p18f25k83_TRISC,       /* 0x3FC4 */
+  &p18f25k83_PORTA,       /* 0x3FCA */
+  &p18f25k83_PORTB,       /* 0x3FCB */
+  &p18f25k83_PORTC,       /* 0x3FCC */
+  &p18f25k83_PORTE,       /* 0x3FCE */
+  &p18f25k83_INTCON0,     /* 0x3FD2 */
+  &p18f25k83_INTCON1,     /* 0x3FD3 */
+  &p18f25k83_IVTLOCK,     /* 0x3FD4 */
+  &p18f25k83_IVTBASEL,    /* 0x3FD5 */
+  &p18f25k83_IVTBASEH,    /* 0x3FD6 */
+  &p18f25k83_IVTBASEU,    /* 0x3FD7 */
+  &p18f25k83_STATUS,      /* 0x3FD8 */
+  &p18f25k83_FSR2L,       /* 0x3FD9 */
+  &p18f25k83_FSR2H,       /* 0x3FDA */
+  &p18f25k83_PLUSW2,      /* 0x3FDB */
+  &p18f25k83_PREINC2,     /* 0x3FDC */
+  &p18f25k83_POSTDEC2,    /* 0x3FDD */
+  &p18f25k83_POSTINC2,    /* 0x3FDE */
+  &p18f25k83_INDF2,       /* 0x3FDF */
+  &p18f25k83_BSR,         /* 0x3FE0 */
+  &p18f25k83_FSR1L,       /* 0x3FE1 */
+  &p18f25k83_FSR1H,       /* 0x3FE2 */
+  &p18f25k83_PLUSW1,      /* 0x3FE3 */
+  &p18f25k83_PREINC1,     /* 0x3FE4 */
+  &p18f25k83_POSTDEC1,    /* 0x3FE5 */
+  &p18f25k83_POSTINC1,    /* 0x3FE6 */
+  &p18f25k83_INDF1,       /* 0x3FE7 */
+  &p18f25k83_WREG,        /* 0x3FE8 */
+  &p18f25k83_FSR0L,       /* 0x3FE9 */
+  &p18f25k83_FSR0H,       /* 0x3FEA */
+  &p18f25k83_PLUSW0,      /* 0x3FEB */
+  &p18f25k83_PREINC0,     /* 0x3FEC */
+  &p18f25k83_POSTDEC0,    /* 0x3FED */
+  &p18f25k83_POSTINC0,    /* 0x3FEE */
+  &p18f25k83_INDF0,       /* 0x3FEF */
+  &p18f25k83_PCON0,       /* 0x3FF0 */
+  &p18f25k83_PCON1,       /* 0x3FF1 */
+  &p18f25k83_PRODL,       /* 0x3FF3 */
+  &p18f25k83_PRODH,       /* 0x3FF4 */
+  &p18f25k83_TABLAT,      /* 0x3FF5 */
+  &p18f25k83_TBLPTRL,     /* 0x3FF6 */
+  &p18f25k83_TBLPTRH,     /* 0x3FF7 */
+  &p18f25k83_TBLPTRU,     /* 0x3FF8 */
+  &p18f25k83_PCL,         /* 0x3FF9 */
+  &p18f25k83_PCLATH,      /* 0x3FFA */
+  &p18f25k83_PCLATU,      /* 0x3FFB */
+  &p18f25k83_STKPTR,      /* 0x3FFC */
+  &p18f25k83_TOSL,        /* 0x3FFD */
+  &p18f25k83_TOSH,        /* 0x3FFE */
+  &p18f25k83_TOSU         /* 0x3FFF */
+};
+
 /*--------------------- p18f2610 ---------------------*/
 
 static const gp_register_t *p18f2610_registers[] = {
@@ -190399,6 +205062,917 @@
   &p18c242_TOSU           /* 0x0FFF */
 };
 
+/*--------------------- p18f26k83 ---------------------*/
+
+static const gp_register_t *p18f26k83_registers[] = {
+  &p18f25k83_CIOCON,      /* 0x3700 */
+  &p18f25k83_RXERRCNT,    /* 0x3701 */
+  &p18f25k83_TXERRCNT,    /* 0x3702 */
+  &p18f25k83_BRGCON1,     /* 0x3703 */
+  &p18f25k83_BRGCON2,     /* 0x3704 */
+  &p18f25k83_BRGCON3,     /* 0x3705 */
+  &p18f25k83_RXFCON0,     /* 0x3706 */
+  &p18f25k83_RXFCON1,     /* 0x3707 */
+  &p18f25k83_RXF6SIDH,    /* 0x3708 */
+  &p18f25k83_RXF6SIDL,    /* 0x3709 */
+  &p18f25k83_RXF6EIDH,    /* 0x370A */
+  &p18f25k83_RXF6EIDL,    /* 0x370B */
+  &p18f25k83_RXF7SIDH,    /* 0x370C */
+  &p18f25k83_RXF7SIDL,    /* 0x370D */
+  &p18f25k83_RXF7EIDH,    /* 0x370E */
+  &p18f25k83_RXF7EIDL,    /* 0x370F */
+  &p18f25k83_RXF8SIDH,    /* 0x3710 */
+  &p18f25k83_RXF8SIDL,    /* 0x3711 */
+  &p18f25k83_RXF8EIDH,    /* 0x3712 */
+  &p18f25k83_RXF8EIDL,    /* 0x3713 */
+  &p18f25k83_RXF9SIDH,    /* 0x3714 */
+  &p18f25k83_RXF9SIDL,    /* 0x3715 */
+  &p18f25k83_RXF9EIDH,    /* 0x3716 */
+  &p18f25k83_RXF9EIDL,    /* 0x3717 */
+  &p18f25k83_RXF10SIDH,   /* 0x3718 */
+  &p18f25k83_RXF10SIDL,   /* 0x3719 */
+  &p18f25k83_RXF10EIDH,   /* 0x371A */
+  &p18f25k83_RXF10EIDL,   /* 0x371B */
+  &p18f25k83_RXF11SIDH,   /* 0x371C */
+  &p18f25k83_RXF11SIDL,   /* 0x371D */
+  &p18f25k83_RXF11EIDH,   /* 0x371E */
+  &p18f25k83_RXF11EIDL,   /* 0x371F */
+  &p18f25k83_RXF12SIDH,   /* 0x3720 */
+  &p18f25k83_RXF12SIDL,   /* 0x3721 */
+  &p18f25k83_RXF12EIDH,   /* 0x3722 */
+  &p18f25k83_RXF12EIDL,   /* 0x3723 */
+  &p18f25k83_RXF13SIDH,   /* 0x3724 */
+  &p18f25k83_RXF13SIDL,   /* 0x3725 */
+  &p18f25k83_RXF13EIDH,   /* 0x3726 */
+  &p18f25k83_RXF13EIDL,   /* 0x3727 */
+  &p18f25k83_RXF14SIDH,   /* 0x3728 */
+  &p18f25k83_RXF14SIDL,   /* 0x3729 */
+  &p18f25k83_RXF14EIDH,   /* 0x372A */
+  &p18f25k83_RXF14EIDL,   /* 0x372B */
+  &p18f25k83_RXF15SIDH,   /* 0x372C */
+  &p18f25k83_RXF15SIDL,   /* 0x372D */
+  &p18f25k83_RXF15EIDH,   /* 0x372E */
+  &p18f25k83_RXF15EIDL,   /* 0x372F */
+  &p18f25k83_SDFLC,       /* 0x3730 */
+  &p18f25k83_RXFBCON0,    /* 0x3731 */
+  &p18f25k83_RXFBCON1,    /* 0x3732 */
+  &p18f25k83_RXFBCON2,    /* 0x3733 */
+  &p18f25k83_RXFBCON3,    /* 0x3734 */
+  &p18f25k83_RXFBCON4,    /* 0x3735 */
+  &p18f25k83_RXFBCON5,    /* 0x3736 */
+  &p18f25k83_RXFBCON6,    /* 0x3737 */
+  &p18f25k83_RXFBCON7,    /* 0x3738 */
+  &p18f25k83_MSEL0,       /* 0x3739 */
+  &p18f25k83_MSEL1,       /* 0x373A */
+  &p18f25k83_MSEL2,       /* 0x373B */
+  &p18f25k83_MSEL3,       /* 0x373C */
+  &p18f25k83_BSEL0,       /* 0x373D */
+  &p18f25k83_BIE0,        /* 0x373E */
+  &p18f25k83_TXBIE,       /* 0x373F */
+  &p18f25k83_B0CON,       /* 0x3740 */
+  &p18f25k83_B0SIDH,      /* 0x3741 */
+  &p18f25k83_B0SIDL,      /* 0x3742 */
+  &p18f25k83_B0EIDH,      /* 0x3743 */
+  &p18f25k83_B0EIDL,      /* 0x3744 */
+  &p18f25k83_B0DLC,       /* 0x3745 */
+  &p18f25k83_B0D0,        /* 0x3746 */
+  &p18f25k83_B0D1,        /* 0x3747 */
+  &p18f25k83_B0D2,        /* 0x3748 */
+  &p18f25k83_B0D3,        /* 0x3749 */
+  &p18f25k83_B0D4,        /* 0x374A */
+  &p18f25k83_B0D5,        /* 0x374B */
+  &p18f25k83_B0D6,        /* 0x374C */
+  &p18f25k83_B0D7,        /* 0x374D */
+  &p18f25k83_CANSTAT_RO9, /* 0x374E */
+  &p18f25k83_CANCON_RO9,  /* 0x374F */
+  &p18f25k83_B1CON,       /* 0x3750 */
+  &p18f25k83_B1SIDH,      /* 0x3751 */
+  &p18f25k83_B1SIDL,      /* 0x3752 */
+  &p18f25k83_B1EIDH,      /* 0x3753 */
+  &p18f25k83_B1EIDL,      /* 0x3754 */
+  &p18f25k83_B1DLC,       /* 0x3755 */
+  &p18f25k83_B1D0,        /* 0x3756 */
+  &p18f25k83_B1D1,        /* 0x3757 */
+  &p18f25k83_B1D2,        /* 0x3758 */
+  &p18f25k83_B1D3,        /* 0x3759 */
+  &p18f25k83_B1D4,        /* 0x375A */
+  &p18f25k83_B1D5,        /* 0x375B */
+  &p18f25k83_B1D6,        /* 0x375C */
+  &p18f25k83_B1D7,        /* 0x375D */
+  &p18f25k83_CANSTAT_RO8, /* 0x375E */
+  &p18f25k83_CANCON_RO8,  /* 0x375F */
+  &p18f25k83_B2CON,       /* 0x3760 */
+  &p18f25k83_B2SIDH,      /* 0x3761 */
+  &p18f25k83_B2SIDL,      /* 0x3762 */
+  &p18f25k83_B2EIDH,      /* 0x3763 */
+  &p18f25k83_B2EIDL,      /* 0x3764 */
+  &p18f25k83_B2DLC,       /* 0x3765 */
+  &p18f25k83_B2D0,        /* 0x3766 */
+  &p18f25k83_B2D1,        /* 0x3767 */
+  &p18f25k83_B2D2,        /* 0x3768 */
+  &p18f25k83_B2D3,        /* 0x3769 */
+  &p18f25k83_B2D4,        /* 0x376A */
+  &p18f25k83_B2D5,        /* 0x376B */
+  &p18f25k83_B2D6,        /* 0x376C */
+  &p18f25k83_B2D7,        /* 0x376D */
+  &p18f25k83_CANSTAT_RO7, /* 0x376E */
+  &p18f25k83_CANCON_RO7,  /* 0x376F */
+  &p18f25k83_B3CON,       /* 0x3770 */
+  &p18f25k83_B3SIDH,      /* 0x3771 */
+  &p18f25k83_B3SIDL,      /* 0x3772 */
+  &p18f25k83_B3EIDH,      /* 0x3773 */
+  &p18f25k83_B3EIDL,      /* 0x3774 */
+  &p18f25k83_B3DLC,       /* 0x3775 */
+  &p18f25k83_B3D0,        /* 0x3776 */
+  &p18f25k83_B3D1,        /* 0x3777 */
+  &p18f25k83_B3D2,        /* 0x3778 */
+  &p18f25k83_B3D3,        /* 0x3779 */
+  &p18f25k83_B3D4,        /* 0x377A */
+  &p18f25k83_B3D5,        /* 0x377B */
+  &p18f25k83_B3D6,        /* 0x377C */
+  &p18f25k83_B3D7,        /* 0x377D */
+  &p18f25k83_CANSTAT_RO6, /* 0x377E */
+  &p18f25k83_CANCON_RO6,  /* 0x377F */
+  &p18f25k83_B4CON,       /* 0x3780 */
+  &p18f25k83_B4SIDH,      /* 0x3781 */
+  &p18f25k83_B4SIDL,      /* 0x3782 */
+  &p18f25k83_B4EIDH,      /* 0x3783 */
+  &p18f25k83_B4EIDL,      /* 0x3784 */
+  &p18f25k83_B4DLC,       /* 0x3785 */
+  &p18f25k83_B4D0,        /* 0x3786 */
+  &p18f25k83_B4D1,        /* 0x3787 */
+  &p18f25k83_B4D2,        /* 0x3788 */
+  &p18f25k83_B4D3,        /* 0x3789 */
+  &p18f25k83_B4D4,        /* 0x378A */
+  &p18f25k83_B4D5,        /* 0x378B */
+  &p18f25k83_B4D6,        /* 0x378C */
+  &p18f25k83_B4D7,        /* 0x378D */
+  &p18f25k83_CANSTAT_RO5, /* 0x378E */
+  &p18f25k83_CANCON_RO5,  /* 0x378F */
+  &p18f25k83_B5CON,       /* 0x3790 */
+  &p18f25k83_B5SIDH,      /* 0x3791 */
+  &p18f25k83_B5SIDL,      /* 0x3792 */
+  &p18f25k83_B5EIDH,      /* 0x3793 */
+  &p18f25k83_B5EIDL,      /* 0x3794 */
+  &p18f25k83_B5DLC,       /* 0x3795 */
+  &p18f25k83_B5D0,        /* 0x3796 */
+  &p18f25k83_B5D1,        /* 0x3797 */
+  &p18f25k83_B5D2,        /* 0x3798 */
+  &p18f25k83_B5D3,        /* 0x3799 */
+  &p18f25k83_B5D4,        /* 0x379A */
+  &p18f25k83_B5D5,        /* 0x379B */
+  &p18f25k83_B5D6,        /* 0x379C */
+  &p18f25k83_B5D7,        /* 0x379D */
+  &p18f25k83_CANSTAT_RO4, /* 0x379E */
+  &p18f25k83_CANCON_RO4,  /* 0x379F */
+  &p18f25k83_RXF0SIDH,    /* 0x37A0 */
+  &p18f25k83_RXF0SIDL,    /* 0x37A1 */
+  &p18f25k83_RXF0EIDH,    /* 0x37A2 */
+  &p18f25k83_RXF0EIDL,    /* 0x37A3 */
+  &p18f25k83_RXF1SIDH,    /* 0x37A4 */
+  &p18f25k83_RXF1SIDL,    /* 0x37A5 */
+  &p18f25k83_RXF1EIDH,    /* 0x37A6 */
+  &p18f25k83_RXF1EIDL,    /* 0x37A7 */
+  &p18f25k83_RXF2SIDH,    /* 0x37A8 */
+  &p18f25k83_RXF2SIDL,    /* 0x37A9 */
+  &p18f25k83_RXF2EIDH,    /* 0x37AA */
+  &p18f25k83_RXF2EIDL,    /* 0x37AB */
+  &p18f25k83_RXF3SIDH,    /* 0x37AC */
+  &p18f25k83_RXF3SIDL,    /* 0x37AD */
+  &p18f25k83_RXF3EIDH,    /* 0x37AE */
+  &p18f25k83_RXF3EIDL,    /* 0x37AF */
+  &p18f25k83_RXF4SIDH,    /* 0x37B0 */
+  &p18f25k83_RXF4SIDL,    /* 0x37B1 */
+  &p18f25k83_RXF4EIDH,    /* 0x37B2 */
+  &p18f25k83_RXF4EIDL,    /* 0x37B3 */
+  &p18f25k83_RXF5SIDH,    /* 0x37B4 */
+  &p18f25k83_RXF5SIDL,    /* 0x37B5 */
+  &p18f25k83_RXF5EIDH,    /* 0x37B6 */
+  &p18f25k83_RXF5EIDL,    /* 0x37B7 */
+  &p18f25k83_RXM0SIDH,    /* 0x37B8 */
+  &p18f25k83_RXM0SIDL,    /* 0x37B9 */
+  &p18f25k83_RXM0EIDH,    /* 0x37BA */
+  &p18f25k83_RXM0EIDL,    /* 0x37BB */
+  &p18f25k83_RXM1SIDH,    /* 0x37BC */
+  &p18f25k83_RXM1SIDL,    /* 0x37BD */
+  &p18f25k83_RXM1EIDH,    /* 0x37BE */
+  &p18f25k83_RXM1EIDL,    /* 0x37BF */
+  &p18f25k83_TXB2CON,     /* 0x37C0 */
+  &p18f25k83_TXB2SIDH,    /* 0x37C1 */
+  &p18f25k83_TXB2SIDL,    /* 0x37C2 */
+  &p18f25k83_TXB2EIDH,    /* 0x37C3 */
+  &p18f25k83_TXB2EIDL,    /* 0x37C4 */
+  &p18f25k83_TXB2DLC,     /* 0x37C5 */
+  &p18f25k83_TXB2D0,      /* 0x37C6 */
+  &p18f25k83_TXB2D1,      /* 0x37C7 */
+  &p18f25k83_TXB2D2,      /* 0x37C8 */
+  &p18f25k83_TXB2D3,      /* 0x37C9 */
+  &p18f25k83_TXB2D4,      /* 0x37CA */
+  &p18f25k83_TXB2D5,      /* 0x37CB */
+  &p18f25k83_TXB2D6,      /* 0x37CC */
+  &p18f25k83_TXB2D7,      /* 0x37CD */
+  &p18f25k83_CANSTAT_R03, /* 0x37CE */
+  &p18f25k83_CANCON_R03,  /* 0x37CF */
+  &p18f25k83_TXB1CON,     /* 0x37D0 */
+  &p18f25k83_TXB1SIDH,    /* 0x37D1 */
+  &p18f25k83_TXB1SIDL,    /* 0x37D2 */
+  &p18f25k83_TXB1EIDH,    /* 0x37D3 */
+  &p18f25k83_TXB1EIDL,    /* 0x37D4 */
+  &p18f25k83_TXB1DLC,     /* 0x37D5 */
+  &p18f25k83_TXB1D0,      /* 0x37D6 */
+  &p18f25k83_TXB1D1,      /* 0x37D7 */
+  &p18f25k83_TXB1D2,      /* 0x37D8 */
+  &p18f25k83_TXB1D3,      /* 0x37D9 */
+  &p18f25k83_TXB1D4,      /* 0x37DA */
+  &p18f25k83_TXB1D5,      /* 0x37DB */
+  &p18f25k83_TXB1D6,      /* 0x37DC */
+  &p18f25k83_TXB1D7,      /* 0x37DD */
+  &p18f25k83_CANSTAT_RO2, /* 0x37DE */
+  &p18f25k83_CANCON_RO2,  /* 0x37DF */
+  &p18f25k83_TXB0CON,     /* 0x37E0 */
+  &p18f25k83_TXB0SIDH,    /* 0x37E1 */
+  &p18f25k83_TXB0SIDL,    /* 0x37E2 */
+  &p18f25k83_TXB0EIDH,    /* 0x37E3 */
+  &p18f25k83_TXB0EIDL,    /* 0x37E4 */
+  &p18f25k83_TXB0DLC,     /* 0x37E5 */
+  &p18f25k83_TXB0D0,      /* 0x37E6 */
+  &p18f25k83_TXB0D1,      /* 0x37E7 */
+  &p18f25k83_TXB0D2,      /* 0x37E8 */
+  &p18f25k83_TXB0D3,      /* 0x37E9 */
+  &p18f25k83_TXB0D4,      /* 0x37EA */
+  &p18f25k83_TXB0D5,      /* 0x37EB */
+  &p18f25k83_TXB0D6,      /* 0x37EC */
+  &p18f25k83_TXB0D7,      /* 0x37ED */
+  &p18f25k83_CANSTAT_RO1, /* 0x37EE */
+  &p18f25k83_CANCON_RO1,  /* 0x37EF */
+  &p18f25k83_RXB1CON,     /* 0x37F0 */
+  &p18f25k83_RXB1SIDH,    /* 0x37F1 */
+  &p18f25k83_RXB1SIDL,    /* 0x37F2 */
+  &p18f25k83_RXB1EIDH,    /* 0x37F3 */
+  &p18f25k83_RXB1EIDL,    /* 0x37F4 */
+  &p18f25k83_RXB1DLC,     /* 0x37F5 */
+  &p18f25k83_RXB1D0,      /* 0x37F6 */
+  &p18f25k83_RXB1D1,      /* 0x37F7 */
+  &p18f25k83_RXB1D2,      /* 0x37F8 */
+  &p18f25k83_RXB1D3,      /* 0x37F9 */
+  &p18f25k83_RXB1D4,      /* 0x37FA */
+  &p18f25k83_RXB1D5,      /* 0x37FB */
+  &p18f25k83_RXB1D6,      /* 0x37FC */
+  &p18f25k83_RXB1D7,      /* 0x37FD */
+  &p18f25k83_CANSTAT_RO0, /* 0x37FE */
+  &p18f25k83_CANCON_RO0,  /* 0x37FF */
+  &p18f25k83_STATUS_CSHAD,/* 0x3880 */
+  &p18f25k83_WREG_CSHAD,  /* 0x3881 */
+  &p18f25k83_BSR_CSHAD,   /* 0x3882 */
+  &p18f25k83_SHADCON,     /* 0x3883 */
+  &p18f25k83_STATUS_SHAD, /* 0x3884 */
+  &p18f25k83_WREG_SHAD,   /* 0x3885 */
+  &p18f25k83_BSR_SHAD,    /* 0x3886 */
+  &p18f25k83_PCLATH_SHAD, /* 0x3887 */
+  &p18f25k83_PCLATU_SHAD, /* 0x3888 */
+  &p18f25k83_FSR0SH,      /* 0x3889 */
+  &p18f25k83_FSR0H_SHAD,  /* 0x388A */
+  &p18f25k83_FSR1SH,      /* 0x388B */
+  &p18f25k83_FSR1H_SHAD,  /* 0x388C */
+  &p18f25k83_FSR2SH,      /* 0x388D */
+  &p18f25k83_FSR2H_SHAD,  /* 0x388E */
+  &p18f25k83_PRODSH,      /* 0x388F */
+  &p18f25k83_PRODH_SHAD,  /* 0x3890 */
+  &p18f25k83_IVTADL,      /* 0x389D */
+  &p18f25k83_IVTADH,      /* 0x389E */
+  &p18f25k83_IVTADU,      /* 0x389F */
+  &p18f25k83_WDTCON0,     /* 0x395B */
+  &p18f25k83_WDTCON1,     /* 0x395C */
+  &p18f25k83_WDTPSL,      /* 0x395D */
+  &p18f25k83_WDTPSH,      /* 0x395E */
+  &p18f25k83_WDTTMR,      /* 0x395F */
+  &p18f25k83_CRCDATA,     /* 0x3960 */
+  &p18f25k83_CRCDATH,     /* 0x3961 */
+  &p18f25k83_CRCACCL,     /* 0x3962 */
+  &p18f25k83_CRCACCH,     /* 0x3963 */
+  &p18f25k83_CRCSHFT,     /* 0x3964 */
+  &p18f25k83_CRCSHIFTH,   /* 0x3965 */
+  &p18f25k83_CRCXORL,     /* 0x3966 */
+  &p18f25k83_CRCXORH,     /* 0x3967 */
+  &p18f25k83_CRCCON0,     /* 0x3968 */
+  &p18f25k83_CRCCON1,     /* 0x3969 */
+  &p18f25k83_SCANLADRL,   /* 0x3976 */
+  &p18f25k83_SCANLADRH,   /* 0x3977 */
+  &p18f25k83_SCANLADRU,   /* 0x3978 */
+  &p18f25k83_SCANHADRL,   /* 0x3979 */
+  &p18f25k83_SCANHADRH,   /* 0x397A */
+  &p18f25k83_SCANHADRU,   /* 0x397B */
+  &p18f25k83_SCANCON0,    /* 0x397C */
+  &p18f25k83_SCANTRIG,    /* 0x397D */
+  &p18f25k83_IPR0,        /* 0x3980 */
+  &p18f25k83_IPR1,        /* 0x3981 */
+  &p18f25k83_IPR2,        /* 0x3982 */
+  &p18f25k83_IPR3,        /* 0x3983 */
+  &p18f25k83_IPR4,        /* 0x3984 */
+  &p18f25k83_IPR5,        /* 0x3985 */
+  &p18f25k83_IPR6,        /* 0x3986 */
+  &p18f25k83_IPR7,        /* 0x3987 */
+  &p18f25k83_IPR8,        /* 0x3988 */
+  &p18f25k83_IPR9,        /* 0x3989 */
+  &p18f25k83_PIE0,        /* 0x3990 */
+  &p18f25k83_PIE1,        /* 0x3991 */
+  &p18f25k83_PIE2,        /* 0x3992 */
+  &p18f25k83_PIE3,        /* 0x3993 */
+  &p18f25k83_PIE4,        /* 0x3994 */
+  &p18f25k83_PIE5,        /* 0x3995 */
+  &p18f25k83_PIE6,        /* 0x3996 */
+  &p18f25k83_PIE7,        /* 0x3997 */
+  &p18f25k83_PIE8,        /* 0x3998 */
+  &p18f25k83_PIE9,        /* 0x3999 */
+  &p18f25k83_PIR0,        /* 0x39A0 */
+  &p18f25k83_PIR1,        /* 0x39A1 */
+  &p18f25k83_PIR2,        /* 0x39A2 */
+  &p18f25k83_PIR3,        /* 0x39A3 */
+  &p18f25k83_PIR4,        /* 0x39A4 */
+  &p18f25k83_PIR5,        /* 0x39A5 */
+  &p18f25k83_PIR6,        /* 0x39A6 */
+  &p18f25k83_PIR7,        /* 0x39A7 */
+  &p18f25k83_PIR8,        /* 0x39A8 */
+  &p18f25k83_PIR9,        /* 0x39A9 */
+  &p18f25k83_PMD0,        /* 0x39C0 */
+  &p18f25k83_PMD1,        /* 0x39C1 */
+  &p18f25k83_PMD2,        /* 0x39C2 */
+  &p18f25k83_PMD3,        /* 0x39C3 */
+  &p18f25k83_PMD4,        /* 0x39C4 */
+  &p18f25k83_PMD5,        /* 0x39C5 */
+  &p18f25k83_PMD6,        /* 0x39C6 */
+  &p18f25k83_PMD7,        /* 0x39C7 */
+  &p18f25k83_BORCON,      /* 0x39D0 */
+  &p18f25k83_VREGCON,     /* 0x39D1 */
+  &p18f25k83_CPUDOZE,     /* 0x39D8 */
+  &p18f25k83_OSCCON1,     /* 0x39D9 */
+  &p18f25k83_OSCCON2,     /* 0x39DA */
+  &p18f25k83_OSCCON3,     /* 0x39DB */
+  &p18f25k83_OSCSTAT1,    /* 0x39DC */
+  &p18f25k83_OSCEN,       /* 0x39DD */
+  &p18f25k83_OSCTUNE,     /* 0x39DE */
+  &p18f25k83_OSCFRQ,      /* 0x39DF */
+  &p18f25k83_NVMADRL,     /* 0x39E0 */
+  &p18f25k83_NVMADRH,     /* 0x39E1 */
+  &p18f25k83_NVMDAT,      /* 0x39E3 */
+  &p18f25k83_NVMCON1,     /* 0x39E5 */
+  &p18f25k83_NVMCON2,     /* 0x39E6 */
+  &p18f25k83_PRLOCK,      /* 0x39EF */
+  &p18f25k83_ISRPR,       /* 0x39F1 */
+  &p18f25k83_MAINPR,      /* 0x39F2 */
+  &p18f25k83_DMA1PR,      /* 0x39F3 */
+  &p18f25k83_DMA2PR,      /* 0x39F4 */
+  &p18f25k83_SCANPR,      /* 0x39F7 */
+  &p18f25k83_RA0PPS,      /* 0x3A00 */
+  &p18f25k83_RA1PPS,      /* 0x3A01 */
+  &p18f25k83_RA2PPS,      /* 0x3A02 */
+  &p18f25k83_RA3PPS,      /* 0x3A03 */
+  &p18f25k83_RA4PPS,      /* 0x3A04 */
+  &p18f25k83_RA5PPS,      /* 0x3A05 */
+  &p18f25k83_RA6PPS,      /* 0x3A06 */
+  &p18f25k83_RA7PPS,      /* 0x3A07 */
+  &p18f25k83_RB0PPS,      /* 0x3A08 */
+  &p18f25k83_RB1PPS,      /* 0x3A09 */
+  &p18f25k83_RB2PPS,      /* 0x3A0A */
+  &p18f25k83_RB3PPS,      /* 0x3A0B */
+  &p18f25k83_RB4PPS,      /* 0x3A0C */
+  &p18f25k83_RB5PPS,      /* 0x3A0D */
+  &p18f25k83_RB6PPS,      /* 0x3A0E */
+  &p18f25k83_RB7PPS,      /* 0x3A0F */
+  &p18f25k83_RC0PPS,      /* 0x3A10 */
+  &p18f25k83_RC1PPS,      /* 0x3A11 */
+  &p18f25k83_RC2PPS,      /* 0x3A12 */
+  &p18f25k83_RC3PPS,      /* 0x3A13 */
+  &p18f25k83_RC4PPS,      /* 0x3A14 */
+  &p18f25k83_RC5PPS,      /* 0x3A15 */
+  &p18f25k83_RC6PPS,      /* 0x3A16 */
+  &p18f25k83_RC7PPS,      /* 0x3A17 */
+  &p18f25k83_ANSELA,      /* 0x3A40 */
+  &p18f25k83_WPUA,        /* 0x3A41 */
+  &p18f25k83_ODCONA,      /* 0x3A42 */
+  &p18f25k83_SLRCONA,     /* 0x3A43 */
+  &p18f25k83_INLVLA,      /* 0x3A44 */
+  &p18f25k83_IOCAP,       /* 0x3A45 */
+  &p18f25k83_IOCAN,       /* 0x3A46 */
+  &p18f25k83_IOCAF,       /* 0x3A47 */
+  &p18f25k83_ANSELB,      /* 0x3A50 */
+  &p18f25k83_WPUB,        /* 0x3A51 */
+  &p18f25k83_ODCONB,      /* 0x3A52 */
+  &p18f25k83_SLRCONB,     /* 0x3A53 */
+  &p18f25k83_INLVLB,      /* 0x3A54 */
+  &p18f25k83_IOCBP,       /* 0x3A55 */
+  &p18f25k83_IOCBN,       /* 0x3A56 */
+  &p18f25k83_IOCBF,       /* 0x3A57 */
+  &p18f25k83_RB1I2C,      /* 0x3A5A */
+  &p18f25k83_RB2I2C,      /* 0x3A5B */
+  &p18f25k83_ANSELC,      /* 0x3A60 */
+  &p18f25k83_WPUC,        /* 0x3A61 */
+  &p18f25k83_ODCONC,      /* 0x3A62 */
+  &p18f25k83_SLRCONC,     /* 0x3A63 */
+  &p18f25k83_INLVLC,      /* 0x3A64 */
+  &p18f25k83_IOCCP,       /* 0x3A65 */
+  &p18f25k83_IOCCN,       /* 0x3A66 */
+  &p18f25k83_IOCCF,       /* 0x3A67 */
+  &p18f25k83_RC3I2C,      /* 0x3A6A */
+  &p18f25k83_RC4I2C,      /* 0x3A6B */
+  &p18f25k83_WPUE,        /* 0x3A81 */
+  &p18f25k83_INLVLE,      /* 0x3A84 */
+  &p18f25k83_IOCEP,       /* 0x3A85 */
+  &p18f25k83_IOCEN,       /* 0x3A86 */
+  &p18f25k83_IOCEF,       /* 0x3A87 */
+  &p18f25k83_PPSLOCK,     /* 0x3ABF */
+  &p18f25k83_INT0PPS,     /* 0x3AC0 */
+  &p18f25k83_INT1PPS,     /* 0x3AC1 */
+  &p18f25k83_INT2PPS,     /* 0x3AC2 */
+  &p18f25k83_T0CKIPPS,    /* 0x3AC3 */
+  &p18f25k83_T1CKIPPS,    /* 0x3AC4 */
+  &p18f25k83_T1GPPS,      /* 0x3AC5 */
+  &p18f25k83_T3CKIPPS,    /* 0x3AC6 */
+  &p18f25k83_T3GPPS,      /* 0x3AC7 */
+  &p18f25k83_T5CKIPPS,    /* 0x3AC8 */
+  &p18f25k83_T5GPPS,      /* 0x3AC9 */
+  &p18f25k83_T2INPPS,     /* 0x3ACA */
+  &p18f25k83_T4INPPS,     /* 0x3ACB */
+  &p18f25k83_T6INPPS,     /* 0x3ACC */
+  &p18f25k83_CCP1PPS,     /* 0x3ACD */
+  &p18f25k83_CCP2PPS,     /* 0x3ACE */
+  &p18f25k83_CCP3PPS,     /* 0x3ACF */
+  &p18f25k83_CCP4PPS,     /* 0x3AD0 */
+  &p18f25k83_SMT1WINPPS,  /* 0x3AD1 */
+  &p18f25k83_SMT1SIGPPS,  /* 0x3AD2 */
+  &p18f25k83_SMT2WINPPS,  /* 0x3AD3 */
+  &p18f25k83_SMT2SIGPPS,  /* 0x3AD4 */
+  &p18f25k83_CWG1INPPS,   /* 0x3AD5 */
+  &p18f25k83_CWG2INPPS,   /* 0x3AD6 */
+  &p18f25k83_CWG3INPPS,   /* 0x3AD7 */
+  &p18f25k83_MD1CARLPPS,  /* 0x3AD8 */
+  &p18f25k83_MD1CARHPPS,  /* 0x3AD9 */
+  &p18f25k83_MD1SRCPPS,   /* 0x3ADA */
+  &p18f25k83_CLCIN0PPS,   /* 0x3ADB */
+  &p18f25k83_CLCIN1PPS,   /* 0x3ADC */
+  &p18f25k83_CLCIN2PPS,   /* 0x3ADD */
+  &p18f25k83_CLCIN3PPS,   /* 0x3ADE */
+  &p18f25k83_ADACTPPS,    /* 0x3ADF */
+  &p18f25k83_SPI1SCKPPS,  /* 0x3AE0 */
+  &p18f25k83_SPI1SDIPPS,  /* 0x3AE1 */
+  &p18f25k83_SPI1SSPPS,   /* 0x3AE2 */
+  &p18f25k83_I2C1SCLPPS,  /* 0x3AE3 */
+  &p18f25k83_I2C1SDAPPS,  /* 0x3AE4 */
+  &p18f25k83_I2C2SCLPPS,  /* 0x3AE5 */
+  &p18f25k83_I2C2SDAPPS,  /* 0x3AE6 */
+  &p18f25k83_U1RXPPS,     /* 0x3AE7 */
+  &p18f25k83_U1CTSPPS,    /* 0x3AE8 */
+  &p18f25k83_U2RXPPS,     /* 0x3AEA */
+  &p18f25k83_U2CTSPPS,    /* 0x3AEB */
+  &p18f25k83_CANRXPPS,    /* 0x3AED */
+  &p18f25k83_DMA2BUF,     /* 0x3BC9 */
+  &p18f25k83_DMA2DCNTL,   /* 0x3BCA */
+  &p18f25k83_DMA2DCNTH,   /* 0x3BCB */
+  &p18f25k83_DMA2DPTRL,   /* 0x3BCC */
+  &p18f25k83_DMA2DPTRH,   /* 0x3BCD */
+  &p18f25k83_DMA2DSZL,    /* 0x3BCE */
+  &p18f25k83_DMA2DSZH,    /* 0x3BCF */
+  &p18f25k83_DMA2DSAL,    /* 0x3BD0 */
+  &p18f25k83_DMA2DSAH,    /* 0x3BD1 */
+  &p18f25k83_DMA2SCNTL,   /* 0x3BD2 */
+  &p18f25k83_DMA2SCNTH,   /* 0x3BD3 */
+  &p18f25k83_DMA2SPTRL,   /* 0x3BD4 */
+  &p18f25k83_DMA2SPTRH,   /* 0x3BD5 */
+  &p18f25k83_DMA2SPTRU,   /* 0x3BD6 */
+  &p18f25k83_DMA2SSZL,    /* 0x3BD7 */
+  &p18f25k83_DMA2SSZH,    /* 0x3BD8 */
+  &p18f25k83_DMA2SSAL,    /* 0x3BD9 */
+  &p18f25k83_DMA2SSAH,    /* 0x3BDA */
+  &p18f25k83_DMA2SSAU,    /* 0x3BDB */
+  &p18f25k83_DMA2CON0,    /* 0x3BDC */
+  &p18f25k83_DMA2CON1,    /* 0x3BDD */
+  &p18f25k83_DMA2AIRQ,    /* 0x3BDE */
+  &p18f25k83_DMA2SIRQ,    /* 0x3BDF */
+  &p18f25k83_DMA1BUF,     /* 0x3BE9 */
+  &p18f25k83_DMA1DCNTL,   /* 0x3BEA */
+  &p18f25k83_DMA1DCNTH,   /* 0x3BEB */
+  &p18f25k83_DMA1DPTRL,   /* 0x3BEC */
+  &p18f25k83_DMA1DPTRH,   /* 0x3BED */
+  &p18f25k83_DMA1DSZL,    /* 0x3BEE */
+  &p18f25k83_DMA1DSZH,    /* 0x3BEF */
+  &p18f25k83_DMA1DSAL,    /* 0x3BF0 */
+  &p18f25k83_DMA1DSAH,    /* 0x3BF1 */
+  &p18f25k83_DMA1SCNTL,   /* 0x3BF2 */
+  &p18f25k83_DMA1SCNTH,   /* 0x3BF3 */
+  &p18f25k83_DMA1SPTRL,   /* 0x3BF4 */
+  &p18f25k83_DMA1SPTRH,   /* 0x3BF5 */
+  &p18f25k83_DMA1SPTRU,   /* 0x3BF6 */
+  &p18f25k83_DMA1SSZL,    /* 0x3BF7 */
+  &p18f25k83_DMA1SSZH,    /* 0x3BF8 */
+  &p18f25k83_DMA1SSAL,    /* 0x3BF9 */
+  &p18f25k83_DMA1SSAH,    /* 0x3BFA */
+  &p18f25k83_DMA1SSAU,    /* 0x3BFB */
+  &p18f25k83_DMA1CON0,    /* 0x3BFC */
+  &p18f25k83_DMA1CON1,    /* 0x3BFD */
+  &p18f25k83_DMA1AIRQ,    /* 0x3BFE */
+  &p18f25k83_DMA1SIRQ,    /* 0x3BFF */
+  &p18f25k83_CLC4CON,     /* 0x3C56 */
+  &p18f25k83_CLC4POL,     /* 0x3C57 */
+  &p18f25k83_CLC4SEL0,    /* 0x3C58 */
+  &p18f25k83_CLC4SEL1,    /* 0x3C59 */
+  &p18f25k83_CLC4SEL2,    /* 0x3C5A */
+  &p18f25k83_CLC4SEL3,    /* 0x3C5B */
+  &p18f25k83_CLC4GLS0,    /* 0x3C5C */
+  &p18f25k83_CLC4GLS1,    /* 0x3C5D */
+  &p18f25k83_CLC4GLS2,    /* 0x3C5E */
+  &p18f25k83_CLC4GLS3,    /* 0x3C5F */
+  &p18f25k83_CLC3CON,     /* 0x3C60 */
+  &p18f25k83_CLC3POL,     /* 0x3C61 */
+  &p18f25k83_CLC3SEL0,    /* 0x3C62 */
+  &p18f25k83_CLC3SEL1,    /* 0x3C63 */
+  &p18f25k83_CLC3SEL2,    /* 0x3C64 */
+  &p18f25k83_CLC3SEL3,    /* 0x3C65 */
+  &p18f25k83_CLC3GLS0,    /* 0x3C66 */
+  &p18f25k83_CLC3GLS1,    /* 0x3C67 */
+  &p18f25k83_CLC3GLS2,    /* 0x3C68 */
+  &p18f25k83_CLC3GLS3,    /* 0x3C69 */
+  &p18f25k83_CLC2CON,     /* 0x3C6A */
+  &p18f25k83_CLC2POL,     /* 0x3C6B */
+  &p18f25k83_CLC2SEL0,    /* 0x3C6C */
+  &p18f25k83_CLC2SEL1,    /* 0x3C6D */
+  &p18f25k83_CLC2SEL2,    /* 0x3C6E */
+  &p18f25k83_CLC2SEL3,    /* 0x3C6F */
+  &p18f25k83_CLC2GLS0,    /* 0x3C70 */
+  &p18f25k83_CLC2GLS1,    /* 0x3C71 */
+  &p18f25k83_CLC2GLS2,    /* 0x3C72 */
+  &p18f25k83_CLC2GLS3,    /* 0x3C73 */
+  &p18f25k83_CLC1CON,     /* 0x3C74 */
+  &p18f25k83_CLC1POL,     /* 0x3C75 */
+  &p18f25k83_CLC1SEL0,    /* 0x3C76 */
+  &p18f25k83_CLC1SEL1,    /* 0x3C77 */
+  &p18f25k83_CLC1SEL2,    /* 0x3C78 */
+  &p18f25k83_CLC1SEL3,    /* 0x3C79 */
+  &p18f25k83_CLC1GLS0,    /* 0x3C7A */
+  &p18f25k83_CLC1GLS1,    /* 0x3C7B */
+  &p18f25k83_CLC1GLS2,    /* 0x3C7C */
+  &p18f25k83_CLC1GLS3,    /* 0x3C7D */
+  &p18f25k83_CLCDATA0,    /* 0x3C7E */
+  &p18f25k83_CLKRCON,     /* 0x3CE5 */
+  &p18f25k83_CLKRCLK,     /* 0x3CE6 */
+  &p18f25k83_MD1CON0,     /* 0x3CFA */
+  &p18f25k83_MD1CON1,     /* 0x3CFB */
+  &p18f25k83_MD1SRC,      /* 0x3CFC */
+  &p18f25k83_MD1CARL,     /* 0x3CFD */
+  &p18f25k83_MD1CARH,     /* 0x3CFE */
+  &p18f25k83_SPI1RXB,     /* 0x3D10 */
+  &p18f25k83_SPI1TXB,     /* 0x3D11 */
+  &p18f25k83_SPI1TCNTL,   /* 0x3D12 */
+  &p18f25k83_SPI1TCNTH,   /* 0x3D13 */
+  &p18f25k83_SPI1CON0,    /* 0x3D14 */
+  &p18f25k83_SPI1CON1,    /* 0x3D15 */
+  &p18f25k83_SPI1CON2,    /* 0x3D16 */
+  &p18f25k83_SPI1STATUS,  /* 0x3D17 */
+  &p18f25k83_SPI1TWIDTH,  /* 0x3D18 */
+  &p18f25k83_SPI1BAUD,    /* 0x3D19 */
+  &p18f25k83_SPI1INTF,    /* 0x3D1A */
+  &p18f25k83_SPI1INTE,    /* 0x3D1B */
+  &p18f25k83_SPI1CLK,     /* 0x3D1C */
+  &p18f25k83_I2C2RXB,     /* 0x3D54 */
+  &p18f25k83_I2C2TXB,     /* 0x3D55 */
+  &p18f25k83_I2C2CNT,     /* 0x3D56 */
+  &p18f25k83_I2C2ADB0,    /* 0x3D57 */
+  &p18f25k83_I2C2ADB1,    /* 0x3D58 */
+  &p18f25k83_I2C2ADR0,    /* 0x3D59 */
+  &p18f25k83_I2C2ADR1,    /* 0x3D5A */
+  &p18f25k83_I2C2ADR2,    /* 0x3D5B */
+  &p18f25k83_I2C2ADR3,    /* 0x3D5C */
+  &p18f25k83_I2C2CON0,    /* 0x3D5D */
+  &p18f25k83_I2C2CON1,    /* 0x3D5E */
+  &p18f25k83_I2C2CON2,    /* 0x3D5F */
+  &p18f25k83_I2C2ERR,     /* 0x3D60 */
+  &p18f25k83_I2C2STAT0,   /* 0x3D61 */
+  &p18f25k83_I2C2STAT1,   /* 0x3D62 */
+  &p18f25k83_I2C2PIR,     /* 0x3D63 */
+  &p18f25k83_I2C2PIE,     /* 0x3D64 */
+  &p18f25k83_I2C2CLK,     /* 0x3D65 */
+  &p18f25k83_I2C2BTO,     /* 0x3D66 */
+  &p18f25k83_I2C1RXB,     /* 0x3D6A */
+  &p18f25k83_I2C1TXB,     /* 0x3D6B */
+  &p18f25k83_I2C1CNT,     /* 0x3D6C */
+  &p18f25k83_I2C1ADB0,    /* 0x3D6D */
+  &p18f25k83_I2C1ADB1,    /* 0x3D6E */
+  &p18f25k83_I2C1ADR0,    /* 0x3D6F */
+  &p18f25k83_I2C1ADR1,    /* 0x3D70 */
+  &p18f25k83_I2C1ADR2,    /* 0x3D71 */
+  &p18f25k83_I2C1ADR3,    /* 0x3D72 */
+  &p18f25k83_I2C1CON0,    /* 0x3D73 */
+  &p18f25k83_I2C1CON1,    /* 0x3D74 */
+  &p18f25k83_I2C1CON2,    /* 0x3D75 */
+  &p18f25k83_I2C1ERR,     /* 0x3D76 */
+  &p18f25k83_I2C1STAT0,   /* 0x3D77 */
+  &p18f25k83_I2C1STAT1,   /* 0x3D78 */
+  &p18f25k83_I2C1PIR,     /* 0x3D79 */
+  &p18f25k83_I2C1PIE,     /* 0x3D7A */
+  &p18f25k83_I2C1CLK,     /* 0x3D7B */
+  &p18f25k83_I2C1BTO,     /* 0x3D7C */
+  &p18f25k83_U2RXBL,      /* 0x3DD0 */
+  &p18f25k83_U2RXCHK,     /* 0x3DD1 */
+  &p18f25k83_U2TXBL,      /* 0x3DD2 */
+  &p18f25k83_U2TXCHK,     /* 0x3DD3 */
+  &p18f25k83_U2P1L,       /* 0x3DD4 */
+  &p18f25k83_U2P1H,       /* 0x3DD5 */
+  &p18f25k83_U2P2L,       /* 0x3DD6 */
+  &p18f25k83_U2P2H,       /* 0x3DD7 */
+  &p18f25k83_U2P3L,       /* 0x3DD8 */
+  &p18f25k83_U2P3H,       /* 0x3DD9 */
+  &p18f25k83_U2CON0,      /* 0x3DDA */
+  &p18f25k83_U2CON1,      /* 0x3DDB */
+  &p18f25k83_U2CON2,      /* 0x3DDC */
+  &p18f25k83_U2BRGL,      /* 0x3DDD */
+  &p18f25k83_U2BRGH,      /* 0x3DDE */
+  &p18f25k83_U2FIFO,      /* 0x3DDF */
+  &p18f25k83_U2UIR,       /* 0x3DE0 */
+  &p18f25k83_U2ERRIR,     /* 0x3DE1 */
+  &p18f25k83_U2ERRIE,     /* 0x3DE2 */
+  &p18f25k83_U1RXBL,      /* 0x3DE8 */
+  &p18f25k83_U1RXCHK,     /* 0x3DE9 */
+  &p18f25k83_U1TXBL,      /* 0x3DEA */
+  &p18f25k83_U1TXCHK,     /* 0x3DEB */
+  &p18f25k83_U1P1L,       /* 0x3DEC */
+  &p18f25k83_U1P1H,       /* 0x3DED */
+  &p18f25k83_U1P2L,       /* 0x3DEE */
+  &p18f25k83_U1P2H,       /* 0x3DEF */
+  &p18f25k83_U1P3L,       /* 0x3DF0 */
+  &p18f25k83_U1P3H,       /* 0x3DF1 */
+  &p18f25k83_U1CON0,      /* 0x3DF2 */
+  &p18f25k83_U1CON1,      /* 0x3DF3 */
+  &p18f25k83_U1CON2,      /* 0x3DF4 */
+  &p18f25k83_U1BRGL,      /* 0x3DF5 */
+  &p18f25k83_U1BRGH,      /* 0x3DF6 */
+  &p18f25k83_U1FIFO,      /* 0x3DF7 */
+  &p18f25k83_U1UIR,       /* 0x3DF8 */
+  &p18f25k83_U1ERRIR,     /* 0x3DF9 */
+  &p18f25k83_U1ERRIE,     /* 0x3DFA */
+  &p18f25k83_DAC1CON1,    /* 0x3E9C */
+  &p18f25k83_DAC1CON0,    /* 0x3E9E */
+  &p18f25k83_CM2CON0,     /* 0x3EB8 */
+  &p18f25k83_CM2CON1,     /* 0x3EB9 */
+  &p18f25k83_CM2NCH,      /* 0x3EBA */
+  &p18f25k83_CM2PCH,      /* 0x3EBB */
+  &p18f25k83_CM1CON0,     /* 0x3EBC */
+  &p18f25k83_CM1CON1,     /* 0x3EBD */
+  &p18f25k83_CM1NCH,      /* 0x3EBE */
+  &p18f25k83_CM1PCH,      /* 0x3EBF */
+  &p18f25k83_CMOUT,       /* 0x3EC0 */
+  &p18f25k83_FVRCON,      /* 0x3EC1 */
+  &p18f25k83_ZCDCON,      /* 0x3EC3 */
+  &p18f25k83_HLVDCON0,    /* 0x3EC9 */
+  &p18f25k83_HLVDCON1,    /* 0x3ECA */
+  &p18f25k83_ADCP,        /* 0x3ED7 */
+  &p18f25k83_ADLTHL,      /* 0x3EDE */
+  &p18f25k83_ADLTHH,      /* 0x3EDF */
+  &p18f25k83_ADUTHL,      /* 0x3EE0 */
+  &p18f25k83_ADUTHH,      /* 0x3EE1 */
+  &p18f25k83_ADERRL,      /* 0x3EE2 */
+  &p18f25k83_ADERRH,      /* 0x3EE3 */
+  &p18f25k83_ADSTPTL,     /* 0x3EE4 */
+  &p18f25k83_ADSTPTH,     /* 0x3EE5 */
+  &p18f25k83_ADFLTRL,     /* 0x3EE6 */
+  &p18f25k83_ADFLTRH,     /* 0x3EE7 */
+  &p18f25k83_ADACCL,      /* 0x3EE8 */
+  &p18f25k83_ADACCH,      /* 0x3EE9 */
+  &p18f25k83_ADACCU,      /* 0x3EEA */
+  &p18f25k83_ADCNT,       /* 0x3EEB */
+  &p18f25k83_ADRPT,       /* 0x3EEC */
+  &p18f25k83_ADPREVL,     /* 0x3EED */
+  &p18f25k83_ADPREVH,     /* 0x3EEE */
+  &p18f25k83_ADRESL,      /* 0x3EEF */
+  &p18f25k83_ADRESH,      /* 0x3EF0 */
+  &p18f25k83_ADPCH,       /* 0x3EF1 */
+  &p18f25k83_ADACQL,      /* 0x3EF3 */
+  &p18f25k83_ADACQH,      /* 0x3EF4 */
+  &p18f25k83_ADCAP,       /* 0x3EF5 */
+  &p18f25k83_ADPREL,      /* 0x3EF6 */
+  &p18f25k83_ADPREH,      /* 0x3EF7 */
+  &p18f25k83_ADCON0,      /* 0x3EF8 */
+  &p18f25k83_ADCON1,      /* 0x3EF9 */
+  &p18f25k83_ADCON2,      /* 0x3EFA */
+  &p18f25k83_ADCON3,      /* 0x3EFB */
+  &p18f25k83_ADSTAT,      /* 0x3EFC */
+  &p18f25k83_ADREF,       /* 0x3EFD */
+  &p18f25k83_ADACT,       /* 0x3EFE */
+  &p18f25k83_ADCLK,       /* 0x3EFF */
+  &p18f25k83_SMT2TMRL,    /* 0x3F00 */
+  &p18f25k83_SMT2TMRH,    /* 0x3F01 */
+  &p18f25k83_SMT2TMRU,    /* 0x3F02 */
+  &p18f25k83_SMT2CPRL,    /* 0x3F03 */
+  &p18f25k83_SMT2CPRH,    /* 0x3F04 */
+  &p18f25k83_SMT2CPRU,    /* 0x3F05 */
+  &p18f25k83_SMT2CPWL,    /* 0x3F06 */
+  &p18f25k83_SMT2CPWH,    /* 0x3F07 */
+  &p18f25k83_SMT2CPWU,    /* 0x3F08 */
+  &p18f25k83_SMT2PRL,     /* 0x3F09 */
+  &p18f25k83_SMT2PRH,     /* 0x3F0A */
+  &p18f25k83_SMT2PRU,     /* 0x3F0B */
+  &p18f25k83_SMT2CON0,    /* 0x3F0C */
+  &p18f25k83_SMT2CON1,    /* 0x3F0D */
+  &p18f25k83_SMT2STAT,    /* 0x3F0E */
+  &p18f25k83_SMT2CLK,     /* 0x3F0F */
+  &p18f25k83_SMT2SIG,     /* 0x3F10 */
+  &p18f25k83_SMT2WIN,     /* 0x3F11 */
+  &p18f25k83_SMT1TMRL,    /* 0x3F12 */
+  &p18f25k83_SMT1TMRH,    /* 0x3F13 */
+  &p18f25k83_SMT1TMRU,    /* 0x3F14 */
+  &p18f25k83_SMT1CPRL,    /* 0x3F15 */
+  &p18f25k83_SMT1CPRH,    /* 0x3F16 */
+  &p18f25k83_SMT1CPRU,    /* 0x3F17 */
+  &p18f25k83_SMT1CPWL,    /* 0x3F18 */
+  &p18f25k83_SMT1CPWH,    /* 0x3F19 */
+  &p18f25k83_SMT1CPWU,    /* 0x3F1A */
+  &p18f25k83_SMT1PRL,     /* 0x3F1B */
+  &p18f25k83_SMT1PRH,     /* 0x3F1C */
+  &p18f25k83_SMT1PRU,     /* 0x3F1D */
+  &p18f25k83_SMT1CON0,    /* 0x3F1E */
+  &p18f25k83_SMT1CON1,    /* 0x3F1F */
+  &p18f25k83_SMT1STAT,    /* 0x3F20 */
+  &p18f25k83_SMT1CLK,     /* 0x3F21 */
+  &p18f25k83_SMT1SIG,     /* 0x3F22 */
+  &p18f25k83_SMT1WIN,     /* 0x3F23 */
+  &p18f25k83_NCO1ACCL,    /* 0x3F38 */
+  &p18f25k83_NCO1ACCH,    /* 0x3F39 */
+  &p18f25k83_NCO1ACCU,    /* 0x3F3A */
+  &p18f25k83_NCO1INCL,    /* 0x3F3B */
+  &p18f25k83_NCO1INCH,    /* 0x3F3C */
+  &p18f25k83_NCO1INCU,    /* 0x3F3D */
+  &p18f25k83_NCO1CON,     /* 0x3F3E */
+  &p18f25k83_NCO1CLK,     /* 0x3F3F */
+  &p18f25k83_CWG3CLK,     /* 0x3F40 */
+  &p18f25k83_CWG3ISM,     /* 0x3F41 */
+  &p18f25k83_CWG3DBR,     /* 0x3F42 */
+  &p18f25k83_CWG3DBF,     /* 0x3F43 */
+  &p18f25k83_CWG3CON0,    /* 0x3F44 */
+  &p18f25k83_CWG3CON1,    /* 0x3F45 */
+  &p18f25k83_CWG3AS0,     /* 0x3F46 */
+  &p18f25k83_CWG3AS1,     /* 0x3F47 */
+  &p18f25k83_CWG3STR,     /* 0x3F48 */
+  &p18f25k83_CWG2CLK,     /* 0x3F49 */
+  &p18f25k83_CWG2ISM,     /* 0x3F4A */
+  &p18f25k83_CWG2DBR,     /* 0x3F4B */
+  &p18f25k83_CWG2DBF,     /* 0x3F4C */
+  &p18f25k83_CWG2CON0,    /* 0x3F4D */
+  &p18f25k83_CWG2CON1,    /* 0x3F4E */
+  &p18f25k83_CWG2AS0,     /* 0x3F4F */
+  &p18f25k83_CWG2AS1,     /* 0x3F50 */
+  &p18f25k83_CWG2STR,     /* 0x3F51 */
+  &p18f25k83_CWG1CLK,     /* 0x3F52 */
+  &p18f25k83_CWG1ISM,     /* 0x3F53 */
+  &p18f25k83_CWG1DBR,     /* 0x3F54 */
+  &p18f25k83_CWG1DBF,     /* 0x3F55 */
+  &p18f25k83_CWG1CON0,    /* 0x3F56 */
+  &p18f25k83_CWG1CON1,    /* 0x3F57 */
+  &p18f25k83_CWG1AS0,     /* 0x3F58 */
+  &p18f25k83_CWG1AS1,     /* 0x3F59 */
+  &p18f25k83_CWG1STR,     /* 0x3F5A */
+  &p18f25k83_CCPTMRS0,    /* 0x3F5E */
+  &p18f25k83_CCPTMRS1,    /* 0x3F5F */
+  &p18f25k83_PWM8DCL,     /* 0x3F60 */
+  &p18f25k83_PWM8DCH,     /* 0x3F61 */
+  &p18f25k83_PWM8CON,     /* 0x3F62 */
+  &p18f25k83_PWM7DCL,     /* 0x3F64 */
+  &p18f25k83_PWM7DCH,     /* 0x3F65 */
+  &p18f25k83_PWM7CON,     /* 0x3F66 */
+  &p18f25k83_PWM6DCL,     /* 0x3F68 */
+  &p18f25k83_PWM6DCH,     /* 0x3F69 */
+  &p18f25k83_PWM6CON,     /* 0x3F6A */
+  &p18f25k83_PWM5DCL,     /* 0x3F6C */
+  &p18f25k83_PWM5DCH,     /* 0x3F6D */
+  &p18f25k83_PWM5CON,     /* 0x3F6E */
+  &p18f25k83_CCPR4L,      /* 0x3F70 */
+  &p18f25k83_CCPR4H,      /* 0x3F71 */
+  &p18f25k83_CCP4CON,     /* 0x3F72 */
+  &p18f25k83_CCP4CAP,     /* 0x3F73 */
+  &p18f25k83_CCPR3L,      /* 0x3F74 */
+  &p18f25k83_CCPR3H,      /* 0x3F75 */
+  &p18f25k83_CCP3CON,     /* 0x3F76 */
+  &p18f25k83_CCP3CAP,     /* 0x3F77 */
+  &p18f25k83_CCPR2L,      /* 0x3F78 */
+  &p18f25k83_CCPR2H,      /* 0x3F79 */
+  &p18f25k83_CCP2CON,     /* 0x3F7A */
+  &p18f25k83_CCP2CAP,     /* 0x3F7B */
+  &p18f25k83_CCPR1L,      /* 0x3F7C */
+  &p18f25k83_CCPR1H,      /* 0x3F7D */
+  &p18f25k83_CCP1CON,     /* 0x3F7E */
+  &p18f25k83_CCP1CAP,     /* 0x3F7F */
+  &p18f25k83_RXB0CON,     /* 0x3F80 */
+  &p18f25k83_RXB0SIDH,    /* 0x3F81 */
+  &p18f25k83_RXB0SIDL,    /* 0x3F82 */
+  &p18f25k83_RXB0EIDH,    /* 0x3F83 */
+  &p18f25k83_RXB0EIDL,    /* 0x3F84 */
+  &p18f25k83_RXB0DLC,     /* 0x3F85 */
+  &p18f25k83_RXB0D0,      /* 0x3F86 */
+  &p18f25k83_RXB0D1,      /* 0x3F87 */
+  &p18f25k83_RXB0D2,      /* 0x3F88 */
+  &p18f25k83_RXB0D3,      /* 0x3F89 */
+  &p18f25k83_RXB0D4,      /* 0x3F8A */
+  &p18f25k83_RXB0D5,      /* 0x3F8B */
+  &p18f25k83_RXB0D6,      /* 0x3F8C */
+  &p18f25k83_RXB0D7,      /* 0x3F8D */
+  &p18f25k83_CANSTAT,     /* 0x3F8E */
+  &p18f25k83_CANCON,      /* 0x3F8F */
+  &p18f25k83_COMSTAT,     /* 0x3F90 */
+  &p18f25k83_ECANCON,     /* 0x3F91 */
+  &p18f25k83_TMR6,        /* 0x3F92 */
+  &p18f25k83_PR6,         /* 0x3F93 */
+  &p18f25k83_T6CON,       /* 0x3F94 */
+  &p18f25k83_T6HLT,       /* 0x3F95 */
+  &p18f25k83_T6CLK,       /* 0x3F96 */
+  &p18f25k83_T6RST,       /* 0x3F97 */
+  &p18f25k83_TMR5L,       /* 0x3F98 */
+  &p18f25k83_TMR5H,       /* 0x3F99 */
+  &p18f25k83_T5CON,       /* 0x3F9A */
+  &p18f25k83_T5GCON,      /* 0x3F9B */
+  &p18f25k83_T5GATE,      /* 0x3F9C */
+  &p18f25k83_T5CLK,       /* 0x3F9D */
+  &p18f25k83_TMR4,        /* 0x3F9E */
+  &p18f25k83_PR4,         /* 0x3F9F */
+  &p18f25k83_T4CON,       /* 0x3FA0 */
+  &p18f25k83_T4HLT,       /* 0x3FA1 */
+  &p18f25k83_T4CLK,       /* 0x3FA2 */
+  &p18f25k83_T4RST,       /* 0x3FA3 */
+  &p18f25k83_TMR3L,       /* 0x3FA4 */
+  &p18f25k83_TMR3H,       /* 0x3FA5 */
+  &p18f25k83_T3CON,       /* 0x3FA6 */
+  &p18f25k83_T3GCON,      /* 0x3FA7 */
+  &p18f25k83_T3GATE,      /* 0x3FA8 */
+  &p18f25k83_T3CLK,       /* 0x3FA9 */
+  &p18f25k83_TMR2,        /* 0x3FAA */
+  &p18f25k83_PR2,         /* 0x3FAB */
+  &p18f25k83_T2CON,       /* 0x3FAC */
+  &p18f25k83_T2HLT,       /* 0x3FAD */
+  &p18f25k83_T2CLK,       /* 0x3FAE */
+  &p18f25k83_T2RST,       /* 0x3FAF */
+  &p18f25k83_TMR1L,       /* 0x3FB0 */
+  &p18f25k83_TMR1H,       /* 0x3FB1 */
+  &p18f25k83_T1CON,       /* 0x3FB2 */
+  &p18f25k83_T1GCON,      /* 0x3FB3 */
+  &p18f25k83_T1GATE,      /* 0x3FB4 */
+  &p18f25k83_T1CLK,       /* 0x3FB5 */
+  &p18f25k83_TMR0L,       /* 0x3FB6 */
+  &p18f25k83_PR0,         /* 0x3FB7 */
+  &p18f25k83_T0CON0,      /* 0x3FB8 */
+  &p18f25k83_T0CON1,      /* 0x3FB9 */
+  &p18f25k83_LATA,        /* 0x3FBA */
+  &p18f25k83_LATB,        /* 0x3FBB */
+  &p18f25k83_LATC,        /* 0x3FBC */
+  &p18f25k83_TRISA,       /* 0x3FC2 */
+  &p18f25k83_TRISB,       /* 0x3FC3 */
+  &p18f25k83_TRISC,       /* 0x3FC4 */
+  &p18f25k83_PORTA,       /* 0x3FCA */
+  &p18f25k83_PORTB,       /* 0x3FCB */
+  &p18f25k83_PORTC,       /* 0x3FCC */
+  &p18f25k83_PORTE,       /* 0x3FCE */
+  &p18f25k83_INTCON0,     /* 0x3FD2 */
+  &p18f25k83_INTCON1,     /* 0x3FD3 */
+  &p18f25k83_IVTLOCK,     /* 0x3FD4 */
+  &p18f25k83_IVTBASEL,    /* 0x3FD5 */
+  &p18f25k83_IVTBASEH,    /* 0x3FD6 */
+  &p18f25k83_IVTBASEU,    /* 0x3FD7 */
+  &p18f25k83_STATUS,      /* 0x3FD8 */
+  &p18f25k83_FSR2L,       /* 0x3FD9 */
+  &p18f25k83_FSR2H,       /* 0x3FDA */
+  &p18f25k83_PLUSW2,      /* 0x3FDB */
+  &p18f25k83_PREINC2,     /* 0x3FDC */
+  &p18f25k83_POSTDEC2,    /* 0x3FDD */
+  &p18f25k83_POSTINC2,    /* 0x3FDE */
+  &p18f25k83_INDF2,       /* 0x3FDF */
+  &p18f25k83_BSR,         /* 0x3FE0 */
+  &p18f25k83_FSR1L,       /* 0x3FE1 */
+  &p18f25k83_FSR1H,       /* 0x3FE2 */
+  &p18f25k83_PLUSW1,      /* 0x3FE3 */
+  &p18f25k83_PREINC1,     /* 0x3FE4 */
+  &p18f25k83_POSTDEC1,    /* 0x3FE5 */
+  &p18f25k83_POSTINC1,    /* 0x3FE6 */
+  &p18f25k83_INDF1,       /* 0x3FE7 */
+  &p18f25k83_WREG,        /* 0x3FE8 */
+  &p18f25k83_FSR0L,       /* 0x3FE9 */
+  &p18f25k83_FSR0H,       /* 0x3FEA */
+  &p18f25k83_PLUSW0,      /* 0x3FEB */
+  &p18f25k83_PREINC0,     /* 0x3FEC */
+  &p18f25k83_POSTDEC0,    /* 0x3FED */
+  &p18f25k83_POSTINC0,    /* 0x3FEE */
+  &p18f25k83_INDF0,       /* 0x3FEF */
+  &p18f25k83_PCON0,       /* 0x3FF0 */
+  &p18f25k83_PCON1,       /* 0x3FF1 */
+  &p18f25k83_PRODL,       /* 0x3FF3 */
+  &p18f25k83_PRODH,       /* 0x3FF4 */
+  &p18f25k83_TABLAT,      /* 0x3FF5 */
+  &p18f25k83_TBLPTRL,     /* 0x3FF6 */
+  &p18f25k83_TBLPTRH,     /* 0x3FF7 */
+  &p18f25k83_TBLPTRU,     /* 0x3FF8 */
+  &p18f25k83_PCL,         /* 0x3FF9 */
+  &p18f25k83_PCLATH,      /* 0x3FFA */
+  &p18f25k83_PCLATU,      /* 0x3FFB */
+  &p18f25k83_STKPTR,      /* 0x3FFC */
+  &p18f25k83_TOSL,        /* 0x3FFD */
+  &p18f25k83_TOSH,        /* 0x3FFE */
+  &p18f25k83_TOSU         /* 0x3FFF */
+};
+
 /*--------------------- p18f27j13 ---------------------*/
 
 static const gp_register_t *p18f27j13_registers[] = {
@@ -264971,6 +280545,7 @@
   { "p18f25k40"     , 325, p18f25k40_registers     },
   { "p18f25k50"     , 160, p18f25k50_registers     },
   { "p18f25k80"     , 428, p18f25k80_registers     },
+  { "p18f25k83"     , 906, p18f25k83_registers     },
   { "p18f2610"      , 100, p18f2610_registers      },
   { "p18f2620"      , 105, p18f2620_registers      },
   { "p18f2680"      , 377, p18f2680_registers      },
@@ -264984,6 +280559,7 @@
   { "p18f26k22"     , 180, p18f26k22_registers     },
   { "p18f26k40"     , 345, p18f26k40_registers     },
   { "p18f26k80"     , 428, p18f26k80_registers     },
+  { "p18f26k83"     , 906, p18f26k83_registers     },
   { "p18f27j13"     , 249, p18f27j13_registers     },
   { "p18f27j53"     , 272, p18f27j53_registers     },
   { "p18f27k40"     , 345, p18f27k40_registers     },
@@ -265340,4 +280916,4 @@
   { "rf675k"        ,  29, rf675k_registers        }
 };
 
-const int gp_register_db_size = 910;
+const int gp_register_db_size = 912;
--- a/gputils/libgputils/gpregister.h
+++ b/gputils/libgputils/gpregister.h
@@ -2,7 +2,7 @@
 #ifndef __GPREGISTER_H__
 #define __GPREGISTER_H__
 
-/* This file is generated automatically by the build-register-db.pl, 2016-01-17 10:12:31 UTC. */
+/* This file is generated automatically by the build-register-db.pl, 2018-04-28 19:08:34 UTC. */
 
 typedef struct {
   const char   *name;
--- a/gputils/lkr/18f25k83_g.lkr
+++ b/gputils/lkr/18f25k83_g.lkr
@@ -0,0 +1,59 @@
+// File: 18f25k83_g.lkr
+// Generic linker script for the PIC18F25K83 processor
+// Build date : Nov 22 2017
+
+LIBPATH .
+
+#IFDEF _CRUNTIME
+  #IFDEF _EXTENDEDMODE
+    FILES c018i_e.o
+    FILES clib_e.lib
+    FILES p18f25k83_e.lib
+
+  #ELSE
+    FILES c018i.o
+    FILES clib.lib
+    FILES p18f25k83.lib
+  #FI
+
+#FI
+
+CODEPAGE   NAME=page       START=0x0               END=0x7FFF
+CODEPAGE   NAME=idlocs     START=0x200000          END=0x20000F       PROTECTED
+CODEPAGE   NAME=config     START=0x300000          END=0x300009       PROTECTED
+CODEPAGE   NAME=eedata     START=0x310000          END=0x3103FF       PROTECTED
+CODEPAGE   NAME=devid      START=0x3FFFFE          END=0x3FFFFF       PROTECTED
+
+#IFDEF _EXTENDEDMODE
+  DATABANK   NAME=gpre       START=0x0               END=0x5F
+#ELSE
+  ACCESSBANK NAME=accessram  START=0x0               END=0x5F
+#FI
+
+DATABANK   NAME=gpr0       START=0x60              END=0xFF
+DATABANK   NAME=gpr1       START=0x100             END=0x1FF
+DATABANK   NAME=gpr2       START=0x200             END=0x2FF
+DATABANK   NAME=gpr3       START=0x300             END=0x3FF
+DATABANK   NAME=gpr4       START=0x400             END=0x4FF
+DATABANK   NAME=gpr5       START=0x500             END=0x5FF
+DATABANK   NAME=gpr6       START=0x600             END=0x6FF
+DATABANK   NAME=gpr7       START=0x700             END=0x7FF
+DATABANK   NAME=sfr55      START=0x3700            END=0x37FF         PROTECTED
+DATABANK   NAME=sfr56      START=0x3800            END=0x38FF         PROTECTED
+DATABANK   NAME=sfr57      START=0x3900            END=0x39FF         PROTECTED
+DATABANK   NAME=sfr58      START=0x3A00            END=0x3AFF         PROTECTED
+DATABANK   NAME=sfr59      START=0x3B00            END=0x3BFF         PROTECTED
+DATABANK   NAME=sfr60      START=0x3C00            END=0x3CFF         PROTECTED
+DATABANK   NAME=sfr61      START=0x3D00            END=0x3DFF         PROTECTED
+DATABANK   NAME=sfr62      START=0x3E00            END=0x3EFF         PROTECTED
+DATABANK   NAME=sfr63      START=0x3F00            END=0x3F5F         PROTECTED
+ACCESSBANK NAME=accesssfr  START=0x3F60            END=0x3FFF         PROTECTED
+
+#IFDEF _CRUNTIME
+  SECTION    NAME=CONFIG     ROM=config
+  #IFDEF _DEBUGSTACK
+    STACK SIZE=0x100 RAM=gpr6
+  #ELSE
+    STACK SIZE=0x100 RAM=gpr7
+  #FI
+#FI
--- a/gputils/lkr/18f26k83_g.lkr
+++ b/gputils/lkr/18f26k83_g.lkr
@@ -0,0 +1,67 @@
+// File: 18f26k83_g.lkr
+// Generic linker script for the PIC18F26K83 processor
+// Build date : Nov 22 2017
+
+LIBPATH .
+
+#IFDEF _CRUNTIME
+  #IFDEF _EXTENDEDMODE
+    FILES c018i_e.o
+    FILES clib_e.lib
+    FILES p18f26k83_e.lib
+
+  #ELSE
+    FILES c018i.o
+    FILES clib.lib
+    FILES p18f26k83.lib
+  #FI
+
+#FI
+
+CODEPAGE   NAME=page       START=0x0               END=0xFFFF
+CODEPAGE   NAME=idlocs     START=0x200000          END=0x20000F       PROTECTED
+CODEPAGE   NAME=config     START=0x300000          END=0x300009       PROTECTED
+CODEPAGE   NAME=eedata     START=0x310000          END=0x3103FF       PROTECTED
+CODEPAGE   NAME=devid      START=0x3FFFFE          END=0x3FFFFF       PROTECTED
+
+#IFDEF _EXTENDEDMODE
+  DATABANK   NAME=gpre       START=0x0               END=0x5F
+#ELSE
+  ACCESSBANK NAME=accessram  START=0x0               END=0x5F
+#FI
+
+DATABANK   NAME=gpr0       START=0x60              END=0xFF
+DATABANK   NAME=gpr1       START=0x100             END=0x1FF
+DATABANK   NAME=gpr2       START=0x200             END=0x2FF
+DATABANK   NAME=gpr3       START=0x300             END=0x3FF
+DATABANK   NAME=gpr4       START=0x400             END=0x4FF
+DATABANK   NAME=gpr5       START=0x500             END=0x5FF
+DATABANK   NAME=gpr6       START=0x600             END=0x6FF
+DATABANK   NAME=gpr7       START=0x700             END=0x7FF
+DATABANK   NAME=gpr8       START=0x800             END=0x8FF
+DATABANK   NAME=gpr9       START=0x900             END=0x9FF
+DATABANK   NAME=gpr10      START=0xA00             END=0xAFF
+DATABANK   NAME=gpr11      START=0xB00             END=0xBFF
+DATABANK   NAME=gpr12      START=0xC00             END=0xCFF
+DATABANK   NAME=gpr13      START=0xD00             END=0xDFF
+DATABANK   NAME=gpr14      START=0xE00             END=0xEFF
+DATABANK   NAME=gpr15      START=0xF00             END=0xFFF
+DATABANK   NAME=sfr55      START=0x3700            END=0x37FF         PROTECTED
+DATABANK   NAME=sfr56      START=0x3800            END=0x38FF         PROTECTED
+DATABANK   NAME=sfr57      START=0x3900            END=0x39FF         PROTECTED
+DATABANK   NAME=sfr58      START=0x3A00            END=0x3AFF         PROTECTED
+DATABANK   NAME=sfr59      START=0x3B00            END=0x3BFF         PROTECTED
+DATABANK   NAME=sfr60      START=0x3C00            END=0x3CFF         PROTECTED
+DATABANK   NAME=sfr61      START=0x3D00            END=0x3DFF         PROTECTED
+DATABANK   NAME=sfr62      START=0x3E00            END=0x3EFF         PROTECTED
+DATABANK   NAME=sfr63      START=0x3F00            END=0x3F5F         PROTECTED
+ACCESSBANK NAME=accesssfr  START=0x3F60            END=0x3FFF         PROTECTED
+
+#IFDEF _CRUNTIME
+  SECTION    NAME=CONFIG     ROM=config
+  #IFDEF _DEBUGSTACK
+    STACK SIZE=0x100 RAM=gpr14
+  #ELSE
+    STACK SIZE=0x100 RAM=gpr15
+  #FI
+#FI
