

================================================================
== Vitis HLS Report for 'array_add'
================================================================
* Date:           Sat Nov  2 16:17:13 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chatGPT_proj
* Solution:       chatGPT_proj (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     276|    265|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    254|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     288|    560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+----------------+---------+----+-----+-----+-----+
    |     Instance     |     Module     | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------+----------------+---------+----+-----+-----+-----+
    |AXI_LITE_s_axi_U  |AXI_LITE_s_axi  |        0|   0|  276|  265|    0|
    +------------------+----------------+---------+----+-----+-----+-----+
    |Total             |                |        0|   0|  276|  265|    0|
    +------------------+----------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+----+---+----+------------+------------+
    | Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+----+---+----+------------+------------+
    |result_d0      |         +|   0|  0|  39|          32|          32|
    |ap_enable_pp0  |       xor|   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+
    |Total          |          |   0|  0|  41|          33|          34|
    +---------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_address0               |  59|         11|    4|         44|
    |ap_NS_fsm                |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |b_address0               |  59|         11|    4|         44|
    |result_address0          |  59|         11|    4|         44|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 254|         48|   15|        147|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  12|   0|   12|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXI_LITE_AWVALID  |   in|    1|       s_axi|      AXI_LITE|         array|
|s_axi_AXI_LITE_AWREADY  |  out|    1|       s_axi|      AXI_LITE|         array|
|s_axi_AXI_LITE_AWADDR   |   in|    8|       s_axi|      AXI_LITE|         array|
|s_axi_AXI_LITE_WVALID   |   in|    1|       s_axi|      AXI_LITE|         array|
|s_axi_AXI_LITE_WREADY   |  out|    1|       s_axi|      AXI_LITE|         array|
|s_axi_AXI_LITE_WDATA    |   in|   32|       s_axi|      AXI_LITE|         array|
|s_axi_AXI_LITE_WSTRB    |   in|    4|       s_axi|      AXI_LITE|         array|
|s_axi_AXI_LITE_ARVALID  |   in|    1|       s_axi|      AXI_LITE|         array|
|s_axi_AXI_LITE_ARREADY  |  out|    1|       s_axi|      AXI_LITE|         array|
|s_axi_AXI_LITE_ARADDR   |   in|    8|       s_axi|      AXI_LITE|         array|
|s_axi_AXI_LITE_RVALID   |  out|    1|       s_axi|      AXI_LITE|         array|
|s_axi_AXI_LITE_RREADY   |   in|    1|       s_axi|      AXI_LITE|         array|
|s_axi_AXI_LITE_RDATA    |  out|   32|       s_axi|      AXI_LITE|         array|
|s_axi_AXI_LITE_RRESP    |  out|    2|       s_axi|      AXI_LITE|         array|
|s_axi_AXI_LITE_BVALID   |  out|    1|       s_axi|      AXI_LITE|         array|
|s_axi_AXI_LITE_BREADY   |   in|    1|       s_axi|      AXI_LITE|         array|
|s_axi_AXI_LITE_BRESP    |  out|    2|       s_axi|      AXI_LITE|         array|
|ap_clk                  |   in|    1|  ap_ctrl_hs|     array_add|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|     array_add|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|     array_add|  return value|
+------------------------+-----+-----+------------+--------------+--------------+

