{"vcs1":{"timestamp_begin":1729429175.739433464, "rt":1.88, "ut":0.77, "st":0.31}}
{"vcselab":{"timestamp_begin":1729429177.705853882, "rt":1.54, "ut":0.26, "st":0.19}}
{"link":{"timestamp_begin":1729429179.320437657, "rt":0.41, "ut":0.17, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729429175.139620134}
{"VCS_COMP_START_TIME": 1729429175.139620134}
{"VCS_COMP_END_TIME": 1729429219.120336025}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331832}}
{"stitch_vcselab": {"peak_mem": 215232}}
