Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Array_8x8_tb_behav xil_defaultlib.Array_8x8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/Systolic_array.v" Line 3. Module Systolic_array(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MAC(PARTIAL_SUM_WIDTH=19)
Compiling module xil_defaultlib.STRAIT_PE(PARTIAL_SUM_WIDTH=19)
Compiling module xil_defaultlib.Systolic_array(PARTIAL_SUM_WIDTH...
Compiling module xil_defaultlib.Array_8x8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Array_8x8_tb_behav
