#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Sun Sep  9 15:00:06 2018
# Process ID: 2552
# Current directory: C:/Users/levim/Desktop/pmodDA3/dds
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2624 C:\Users\levim\Desktop\pmodDA3\dds\dds.xpr
# Log file: C:/Users/levim/Desktop/pmodDA3/dds/vivado.log
# Journal file: C:/Users/levim/Desktop/pmodDA3/dds\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/levim/Desktop/pmodDA3/dds/dds.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 783.605 ; gain = 56.477
update_compile_order -fileset sources_1
open_bd_design {C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sources_1/bd/dds/dds.bd}
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Successfully read diagram <dds> from BD file <C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sources_1/bd/dds/dds.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 893.879 ; gain = 81.391
generate_target Simulation [get_files C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sources_1/bd/dds/dds.bd]
INFO: [BD 41-1662] The design 'dds.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sources_1/bd/dds/synth/dds.vhd
VHDL Output written to : C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sources_1/bd/dds/sim/dds.vhd
VHDL Output written to : C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sources_1/bd/dds/hdl/dds_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_compiler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sources_1/bd/dds/hw_handoff/dds.hwh
Generated Block Design Tcl file C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sources_1/bd/dds/hw_handoff/dds_bd.tcl
Generated Hardware Definition File C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sources_1/bd/dds/synth/dds.hwdef
export_ip_user_files -of_objects [get_files C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sources_1/bd/dds/dds.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sources_1/bd/dds/dds.bd] -directory C:/Users/levim/Desktop/pmodDA3/dds/dds.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/levim/Desktop/pmodDA3/dds/dds.ip_user_files -ipstatic_source_dir C:/Users/levim/Desktop/pmodDA3/dds/dds.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/levim/Desktop/pmodDA3/dds/dds.cache/compile_simlib/modelsim} {questa=C:/Users/levim/Desktop/pmodDA3/dds/dds.cache/compile_simlib/questa} {riviera=C:/Users/levim/Desktop/pmodDA3/dds/dds.cache/compile_simlib/riviera} {activehdl=C:/Users/levim/Desktop/pmodDA3/dds/dds.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/levim/Desktop/pmodDA3/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/levim/Desktop/pmodDA3/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dds_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/levim/Desktop/pmodDA3/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_dds_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sources_1/bd/dds/ip/dds_clk_wiz_0_1/dds_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sources_1/bd/dds/ip/dds_clk_wiz_0_1/dds_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_clk_wiz_0_1
"xvhdl --incr --relax -prj tb_dds_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sources_1/bd/dds/sim/dds.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dds
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sim_1/new/tb_dds_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_dds_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/levim/Desktop/pmodDA3/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 15a81b72c7884bf58a34066a4b0e89c5 --incr --debug typical --relax --mt 2 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L dds_compiler_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dds_wrapper_behav xil_defaultlib.tb_dds_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_utils_v3_0_9.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_16.dds_compiler_v6_0_16_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_16.pkg_dds_compiler_v6_0_16
Compiling package dds_compiler_v6_0_16.dds_compiler_v6_0_16_hdl_comps
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_16.pkg_betas
Compiling package dds_compiler_v6_0_16.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.dds_clk_wiz_0_1_clk_wiz
Compiling module xil_defaultlib.dds_clk_wiz_0_1
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=16,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_master [\glb_ifx_master(width=16,afull_t...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dds_compiler_v6_0_16_rdy [\dds_compiler_v6_0_16_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_16.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_16.accum [\accum(c_xdevicefamily="artix7",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_16.sin_cos [\sin_cos(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dds_compiler_v6_0_16_core [\dds_compiler_v6_0_16_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dds_compiler_v6_0_16_viv [\dds_compiler_v6_0_16_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_16.dds_compiler_v6_0_16 [\dds_compiler_v6_0_16(c_xdevicef...]
Compiling architecture dds_dds_compiler_0_0_arch of entity xil_defaultlib.dds_dds_compiler_0_0 [dds_dds_compiler_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture dds_proc_sys_reset_0_0_arch of entity xil_defaultlib.dds_proc_sys_reset_0_0 [dds_proc_sys_reset_0_0_default]
Compiling architecture structure of entity xil_defaultlib.dds [dds_default]
Compiling architecture structure of entity xil_defaultlib.dds_wrapper [dds_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_dds_wrapper
Built simulation snapshot tb_dds_wrapper_behav

****** Webtalk v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/levim/Desktop/pmodDA3/dds/dds.sim/sim_1/behav/xsim/xsim.dir/tb_dds_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/levim/Desktop/pmodDA3/dds/dds.sim/sim_1/behav/xsim/xsim.dir/tb_dds_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Sep  9 15:54:42 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Sep  9 15:54:42 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1042.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/levim/Desktop/pmodDA3/dds/dds.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dds_wrapper_behav -key {Behavioral:sim_1:Functional:tb_dds_wrapper} -tclbatch {tb_dds_wrapper.tcl} -view {C:/Users/levim/Desktop/pmodDA3/dds/tb_dds_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/levim/Desktop/pmodDA3/dds/tb_dds_wrapper_behav.wcfg
source tb_dds_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Time resolution: 1 ps
Time: 0 ps  Iteration: 0  Process: /tb_dds_wrapper/line__67  File: C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sim_1/new/tb_dds_wrapper.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dds_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1077.992 ; gain = 35.543
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/levim/Desktop/pmodDA3/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/levim/Desktop/pmodDA3/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dds_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/levim/Desktop/pmodDA3/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_dds_wrapper_vlog.prj"
"xvhdl --incr --relax -prj tb_dds_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sim_1/new/tb_dds_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_dds_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/levim/Desktop/pmodDA3/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/levim/Desktop/pmodDA3/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 15a81b72c7884bf58a34066a4b0e89c5 --incr --debug typical --relax --mt 2 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L dds_compiler_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dds_wrapper_behav xil_defaultlib.tb_dds_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_utils_v3_0_9.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_16.dds_compiler_v6_0_16_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_16.pkg_dds_compiler_v6_0_16
Compiling package dds_compiler_v6_0_16.dds_compiler_v6_0_16_hdl_comps
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_16.pkg_betas
Compiling package dds_compiler_v6_0_16.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.dds_clk_wiz_0_1_clk_wiz
Compiling module xil_defaultlib.dds_clk_wiz_0_1
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=16,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_master [\glb_ifx_master(width=16,afull_t...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dds_compiler_v6_0_16_rdy [\dds_compiler_v6_0_16_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_16.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_16.accum [\accum(c_xdevicefamily="artix7",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_16.sin_cos [\sin_cos(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dds_compiler_v6_0_16_core [\dds_compiler_v6_0_16_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dds_compiler_v6_0_16_viv [\dds_compiler_v6_0_16_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_16.dds_compiler_v6_0_16 [\dds_compiler_v6_0_16(c_xdevicef...]
Compiling architecture dds_dds_compiler_0_0_arch of entity xil_defaultlib.dds_dds_compiler_0_0 [dds_dds_compiler_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture dds_proc_sys_reset_0_0_arch of entity xil_defaultlib.dds_proc_sys_reset_0_0 [dds_proc_sys_reset_0_0_default]
Compiling architecture structure of entity xil_defaultlib.dds [dds_default]
Compiling architecture structure of entity xil_defaultlib.dds_wrapper [dds_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_dds_wrapper
Built simulation snapshot tb_dds_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1078.078 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1078.078 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
Note: Time resolution: 1 ps
Time: 0 ps  Iteration: 0  Process: /tb_dds_wrapper/line__67  File: C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sim_1/new/tb_dds_wrapper.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1078.078 ; gain = 0.000
run 10 us
run 10 us
save_wave_config {C:/Users/levim/Desktop/pmodDA3/dds/tb_dds_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  9 16:17:28 2018...
