(pcb /home/charlie/work/BGP/BGP_F1/BUF/BUF.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.4-1.fc24-product")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  159000 -100000  129000 -100000  129000 -70000  159000 -70000
            159000 -100000  159000 -100000)
    )
    (plane /V+ (polygon F.Cu 0  158700 -99700  129300 -99700  129300 -70300  158700 -70300))
    (plane /Vref (polygon B.Cu 0  158700 -99700  129300 -99700  129300 -70300  158700 -70300))
    (via "Via[0-1]_600:400_um")
    (rule
      (width 300)
      (clearance 300.1)
      (clearance 300.1 (type default_smd))
      (clearance 75 (type smd_smd))
    )
  )
  (placement
    (component "Capacitors_Tantalum_SMD:TantalC_SizeR_EIA-2012"
      (place C1 135900 -91500 front 0 (PN 0.01u))
      (place C4 151000 -91500 front 0 (PN 10u))
      (place C5 144000 -91000 back 0 (PN 10u))
    )
    (component "Terminal_Blocks:TerminalBlock_Pheonix_MPT-2.54mm_2pol"
      (place P1 140740 -96500 back 0 (PN CONN_01X02))
    )
    (component "Connectors_Molex:Molex_MicroLatch-53253-0570_05x2.00mm_Straight"
      (place P2 156000 -97000 back 0 (PN CONN_01X05))
    )
    (component LIBS:Potentiometer_Alps_RK097_Quad_Vertical_Dual_Shaft
      (place P3 141500 -73000 back 270 (PN CONN_01X12))
    )
    (component Capacitors_SMD:C_0805_HandSoldering
      (place C2 151000 -75000 front 270 (PN 0.01u))
      (place C3 151000 -81000 front 90 (PN 0.01u))
    )
    (component Resistors_SMD:R_0603_HandSoldering
      (place R1 133900 -83800 front 0 (PN 499k))
      (place R2 134900 -96300 front 90 (PN 2.49k))
      (place R3 133900 -86800 front 0 (PN 499k))
      (place R4 133900 -80800 front 0 (PN 4.99k))
      (place R5 154000 -75000 front 270 (PN 4.99k))
      (place R6 155000 -80000 front 180 (PN 15k))
      (place R7 152000 -86000 front 90 (PN 15k))
      (place R8 144200 -85900 front 180 (PN 20k))
      (place R9 138000 -81000 front 270 (PN 20k))
      (place R10 149000 -86000 front 90 (PN 15k))
      (place R11 155000 -82900 front 0 (PN 15k))
    )
    (component Potentiometers:Potentiometer_Trimmer_Bourns_3296X
      (place RV1 131900 -92400 back 270 (PN POT))
    )
    (component "Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm"
      (place U1 144000 -91000 front 0 (PN MC33178))
    )
  )
  (library
    (image "Capacitors_Tantalum_SMD:TantalC_SizeR_EIA-2012"
      (outline (path signal 150  635 635  635 -635))
      (outline (path signal 150  -1016 635  -1016 -635))
      (outline (path signal 150  -1016 -635  1016 -635))
      (outline (path signal 150  1016 -635  1016 635))
      (outline (path signal 150  1016 635  -1016 635))
      (pin Rect[T]Pad_1549.4x1800.86_um 1 1176.02 0)
      (pin Rect[T]Pad_1549.4x1800.86_um 2 -1176.02 0)
    )
    (image "Terminal_Blocks:TerminalBlock_Pheonix_MPT-2.54mm_2pol"
      (outline (path signal 50  -1700 3300  4300 3300))
      (outline (path signal 50  -1700 -3300  -1700 3300))
      (outline (path signal 50  4300 -3300  -1700 -3300))
      (outline (path signal 50  4300 3300  4300 -3300))
      (outline (path signal 150  4069.08 -2600.96  -1529.08 -2600.96))
      (outline (path signal 150  -1330.96 -3098.8  -1330.96 -2600.96))
      (outline (path signal 150  3870.96 -2600.96  3870.96 -3098.8))
      (outline (path signal 150  1270 -3098.8  1270 -2600.96))
      (outline (path signal 150  -1529.08 2700.02  4069.08 2700.02))
      (outline (path signal 150  -1529.08 -3098.8  4069.08 -3098.8))
      (outline (path signal 150  4069.08 -3098.8  4069.08 3098.8))
      (outline (path signal 150  4069.08 3098.8  -1529.08 3098.8))
      (outline (path signal 150  -1529.08 3098.8  -1529.08 -3098.8))
      (pin Oval[A]Pad_1998.98x1998.98_um 2 2540 0)
      (pin Rect[A]Pad_1998.98x1998.98_um 1 0 0)
    )
    (image "Connectors_Molex:Molex_MicroLatch-53253-0570_05x2.00mm_Straight"
      (outline (path signal 50  -2600 2100  -2600 -2750))
      (outline (path signal 50  -2600 -2750  10550 -2750))
      (outline (path signal 50  10550 -2750  10550 2100))
      (outline (path signal 50  10550 2100  -2600 2100))
      (outline (path signal 150  -2100 1600  -2100 -2250))
      (outline (path signal 150  -2100 -2250  10100 -2250))
      (outline (path signal 150  10100 -2250  10100 1600))
      (outline (path signal 150  10100 1600  -2100 1600))
      (outline (path signal 150  0 2000  -300 2600))
      (outline (path signal 150  -300 2600  300 2600))
      (outline (path signal 150  300 2600  0 2000))
      (outline (path signal 150  -2100 -800  -1700 -800))
      (outline (path signal 150  10100 -800  9700 -800))
      (outline (path signal 150  4000 1200  -1700 1200))
      (outline (path signal 150  -1700 1200  -1700 0))
      (outline (path signal 150  -1700 0  -1300 0))
      (outline (path signal 150  -1300 0  -1300 -400))
      (outline (path signal 150  -1300 -400  -1700 -400))
      (outline (path signal 150  -1700 -400  -1700 -2250))
      (outline (path signal 150  4000 1200  9700 1200))
      (outline (path signal 150  9700 1200  9700 0))
      (outline (path signal 150  9700 0  9300 0))
      (outline (path signal 150  9300 0  9300 -400))
      (outline (path signal 150  9300 -400  9700 -400))
      (outline (path signal 150  9700 -400  9700 -2250))
      (pin Rect[A]Pad_1500x1500_um 1 0 0)
      (pin Round[A]Pad_1500_um 2 2000 0)
      (pin Round[A]Pad_1500_um 3 4000 0)
      (pin Round[A]Pad_1500_um 4 6000 0)
      (pin Round[A]Pad_1500_um 5 8000 0)
    )
    (image LIBS:Potentiometer_Alps_RK097_Quad_Vertical_Dual_Shaft
      (outline (path signal 100  -12500 7250  -12500 -2250))
      (outline (path signal 100  -12500 -2250  3000 -2250))
      (outline (path signal 100  3000 -2250  3000 7250))
      (outline (path signal 100  3000 7250  -12500 7250))
      (outline (path signal 120  -12560 7310  3060 7310))
      (outline (path signal 120  -12560 -2310  3060 -2310))
      (outline (path signal 120  -12560 7310  -12560 -2310))
      (outline (path signal 120  3060 7310  3060 -2310))
      (outline (path signal 50  -12900 7500  -12900 -2500))
      (outline (path signal 50  -12900 -2500  3250 -2500))
      (outline (path signal 50  3250 -2500  3250 7500))
      (outline (path signal 50  3250 7500  -12900 7500))
      (pin Round[A]Pad_1800_um 12 -10000 5000)
      (pin Round[A]Pad_1800_um 11 -10000 2500)
      (pin Round[A]Pad_1800_um 10 -10000 0)
      (pin Round[A]Pad_1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 0 2500)
      (pin Round[A]Pad_1800_um 3 0 5000)
      (pin Round[A]Pad_1800_um 4 -2500 0)
      (pin Round[A]Pad_1800_um 5 -2500 2500)
      (pin Round[A]Pad_1800_um 6 -2500 5000)
      (pin Round[A]Pad_1800_um 7 -7500 0)
      (pin Round[A]Pad_1800_um 8 -7500 2500)
      (pin Round[A]Pad_1800_um 9 -7500 5000)
    )
    (image Capacitors_SMD:C_0805_HandSoldering
      (outline (path signal 50  -2300 1000  2300 1000))
      (outline (path signal 50  -2300 -1000  2300 -1000))
      (outline (path signal 50  -2300 1000  -2300 -1000))
      (outline (path signal 50  2300 1000  2300 -1000))
      (outline (path signal 150  500 850  -500 850))
      (outline (path signal 150  -500 -850  500 -850))
      (pin Rect[T]Pad_1500x1250_um 1 -1250 0)
      (pin Rect[T]Pad_1500x1250_um 2 1250 0)
    )
    (image Resistors_SMD:R_0603_HandSoldering
      (outline (path signal 50  -2000 800  2000 800))
      (outline (path signal 50  -2000 -800  2000 -800))
      (outline (path signal 50  -2000 800  -2000 -800))
      (outline (path signal 50  2000 800  2000 -800))
      (outline (path signal 150  500 -675  -500 -675))
      (outline (path signal 150  -500 675  500 675))
      (pin Rect[T]Pad_1200x900_um 1 -1100 0)
      (pin Rect[T]Pad_1200x900_um 2 1100 0)
    )
    (image Potentiometers:Potentiometer_Trimmer_Bourns_3296X
      (outline (path signal 100  -7305 2410  -7305 -2420))
      (outline (path signal 100  -7305 -2420  2225 -2420))
      (outline (path signal 100  2225 -2420  2225 2410))
      (outline (path signal 100  2225 2410  -7305 2410))
      (outline (path signal 100  -8825 -55  -8825 -2245))
      (outline (path signal 100  -8825 -2245  -7305 -2245))
      (outline (path signal 100  -7305 -2245  -7305 -55))
      (outline (path signal 100  -7305 -55  -8825 -55))
      (outline (path signal 100  -8825 -1150  -8065 -1150))
      (outline (path signal 120  -7365 2470  2285 2470))
      (outline (path signal 120  -7365 -2481  2285 -2481))
      (outline (path signal 120  -7365 2470  -7365 -2481))
      (outline (path signal 120  2285 2470  2285 -2481))
      (outline (path signal 120  -8885 5  -7366 5))
      (outline (path signal 120  -8885 -2305  -7366 -2305))
      (outline (path signal 120  -8885 5  -8885 -2305))
      (outline (path signal 120  -7366 5  -7366 -2305))
      (outline (path signal 120  -8885 -1150  -8125 -1150))
      (outline (path signal 50  -9100 2700  -9100 -2700))
      (outline (path signal 50  -9100 -2700  2500 -2700))
      (outline (path signal 50  2500 -2700  2500 2700))
      (outline (path signal 50  2500 2700  -9100 2700))
      (pin Round[A]Pad_1440_um 1 0 0)
      (pin Round[A]Pad_1440_um 2 -2540 0)
      (pin Round[A]Pad_1440_um 3 -5080 0)
    )
    (image "Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm"
      (outline (path signal 50  -3750 2750  -3750 -2750))
      (outline (path signal 50  3750 2750  3750 -2750))
      (outline (path signal 50  -3750 2750  3750 2750))
      (outline (path signal 50  -3750 -2750  3750 -2750))
      (outline (path signal 150  -2075 2575  -2075 2430))
      (outline (path signal 150  2075 2575  2075 2430))
      (outline (path signal 150  2075 -2575  2075 -2430))
      (outline (path signal 150  -2075 -2575  -2075 -2430))
      (outline (path signal 150  -2075 2575  2075 2575))
      (outline (path signal 150  -2075 -2575  2075 -2575))
      (outline (path signal 150  -2075 2430  -3475 2430))
      (pin Rect[T]Pad_1550x600_um 1 -2700 1905)
      (pin Rect[T]Pad_1550x600_um 2 -2700 635)
      (pin Rect[T]Pad_1550x600_um 3 -2700 -635)
      (pin Rect[T]Pad_1550x600_um 4 -2700 -1905)
      (pin Rect[T]Pad_1550x600_um 5 2700 -1905)
      (pin Rect[T]Pad_1550x600_um 6 2700 -635)
      (pin Rect[T]Pad_1550x600_um 7 2700 635)
      (pin Rect[T]Pad_1550x600_um 8 2700 1905)
    )
    (padstack Round[A]Pad_1440_um
      (shape (circle F.Cu 1440))
      (shape (circle B.Cu 1440))
      (attach off)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Oval[A]Pad_1998.98x1998.98_um
      (shape (path F.Cu 1998.98  0 0  0 0))
      (shape (path B.Cu 1998.98  0 0  0 0))
      (attach off)
    )
    (padstack Rect[T]Pad_1200x900_um
      (shape (rect F.Cu -600 -450 600 450))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x1250_um
      (shape (rect F.Cu -750 -625 750 625))
      (attach off)
    )
    (padstack Rect[A]Pad_1500x1500_um
      (shape (rect F.Cu -750 -750 750 750))
      (shape (rect B.Cu -750 -750 750 750))
      (attach off)
    )
    (padstack Rect[T]Pad_1549.4x1800.86_um
      (shape (rect F.Cu -774.7 -900.43 774.7 900.43))
      (attach off)
    )
    (padstack Rect[T]Pad_1550x600_um
      (shape (rect F.Cu -775 -300 775 300))
      (attach off)
    )
    (padstack Rect[A]Pad_1998.98x1998.98_um
      (shape (rect F.Cu -999.49 -999.49 999.49 999.49))
      (shape (rect B.Cu -999.49 -999.49 999.49 999.49))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins C1-1 R3-1 U1-3)
    )
    (net /IN
      (pins C1-2 P1-2 R1-1)
    )
    (net /PF1_3
      (pins P3-3 P3-4 P3-5 C2-1)
    )
    (net /PG1_2
      (pins P3-8 P3-9 R9-1 R10-2)
    )
    (net "Net-(C3-Pad1)"
      (pins C3-1 R5-1 U1-5)
    )
    (net /Vref
      (pins P2-4 C3-2 R2-2 R3-2 R6-1 R11-2)
    )
    (net "Net-(C4-Pad1)"
      (pins C4-1 R10-1 R11-1)
    )
    (net /OUT
      (pins C4-2 P2-2)
    )
    (net Earth
      (pins C5-2 P1-1 P2-1 R1-2 U1-4)
    )
    (net /BUF_O
      (pins P2-3 R4-2 RV1-1 U1-1)
    )
    (net /V+
      (pins C5-1 P2-5 U1-8)
    )
    (net /PF1_1
      (pins P3-1 P3-2 R4-1)
    )
    (net /PF3_3
      (pins P3-6 R5-2)
    )
    (net /PG1_1
      (pins P3-12 P3-11 P3-7 C2-2 R8-1 R9-2 U1-7)
    )
    (net "Net-(R2-Pad1)"
      (pins R2-1 RV1-3)
    )
    (net "Net-(R6-Pad2)"
      (pins R6-2 R7-2 U1-6)
    )
    (net "Net-(RV1-Pad2)"
      (pins RV1-2 U1-2)
    )
    (net /PG2_1
      (pins P3-10 R7-1 R8-2)
    )
    (class kicad_default "" /BUF_O /IN /OUT /PF1_1 /PF1_3 /PF3_3 /PG1_1 /PG1_2
      /PG2_1 /PG2_2 /V+ /Vref Earth "Net-(C1-Pad1)" "Net-(C3-Pad1)" "Net-(C4-Pad1)"
      "Net-(P1-Pad2)" "Net-(R2-Pad1)" "Net-(R6-Pad2)" "Net-(RV1-Pad2)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 300)
        (clearance 300.1)
      )
    )
  )
  (wiring
  )
)
