Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Sep 25 14:36:51 2018
| Host         : andrew-vm running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mp1a_hardware_wrapper_timing_summary_routed.rpt -rpx mp1a_hardware_wrapper_timing_summary_routed.rpx
| Design       : mp1a_hardware_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 448 register/latch pins with no clock driven by root clock pin: mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1344 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.286        0.000                      0                 3257        0.025        0.000                      0                 3257        4.020        0.000                       0                  1811  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
BRAM_CLK    {0.000 5.000}      10.000          100.000         
PL_CLK      {0.000 5.000}      10.000          100.000         
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BRAM_CLK            1.286        0.000                      0                 1255        0.106        0.000                      0                 1255        4.500        0.000                       0                   833  
PL_CLK                                                                                                                                                          7.845        0.000                       0                     1  
clk_fpga_0          2.720        0.000                      0                 2002        0.025        0.000                      0                 2002        4.020        0.000                       0                   977  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    BRAM_CLK            3.439        0.000                      0                    3        0.915        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BRAM_CLK
  To Clock:  BRAM_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        8.074ns  (logic 1.510ns (18.703%)  route 6.564ns (81.297%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 11.576 - 10.000 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.835     1.835    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X50Y100        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.518     2.353 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[41]/Q
                         net (fo=47, routed)          1.442     3.795    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[41]
    SLICE_X38Y102        LUT5 (Prop_lut5_I2_O)        0.124     3.919 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_216/O
                         net (fo=1, routed)           0.843     4.762    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_216_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I0_O)        0.124     4.886 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_114/O
                         net (fo=1, routed)           0.861     5.747    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_114_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.871 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_35/O
                         net (fo=1, routed)           0.656     6.527    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_35_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.651 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_7/O
                         net (fo=33, routed)          0.655     7.307    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_7_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.431 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[82]_i_5/O
                         net (fo=31, routed)          0.945     8.375    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[82]_i_5_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.499 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[54]_i_3/O
                         net (fo=2, routed)           0.661     9.160    mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/after_page_state_reg[62]
    SLICE_X55Y97         LUT4 (Prop_lut4_I1_O)        0.124     9.284 r  mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/current_state[38]_i_1/O
                         net (fo=2, routed)           0.168     9.452    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X55Y97         LUT4 (Prop_lut4_I3_O)        0.124     9.576 r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.332     9.909    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB18_X3Y38         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.576    11.576    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y38         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.014    11.590    
                         clock uncertainty           -0.035    11.555    
    RAMB18_X3Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.195    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.195    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 1.645ns (19.836%)  route 6.648ns (80.164%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.643     1.643    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X50Y99         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518     2.161 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[64]/Q
                         net (fo=27, routed)          1.536     3.697    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[64]
    SLICE_X47Y106        LUT2 (Prop_lut2_I1_O)        0.152     3.849 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_211/O
                         net (fo=1, routed)           0.823     4.672    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_211_n_0
    SLICE_X43Y106        LUT6 (Prop_lut6_I1_O)        0.326     4.998 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_108/O
                         net (fo=1, routed)           0.464     5.463    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_108_n_0
    SLICE_X42Y106        LUT6 (Prop_lut6_I2_O)        0.124     5.587 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_34/O
                         net (fo=1, routed)           0.827     6.414    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_34_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.124     6.538 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_7/O
                         net (fo=33, routed)          0.728     7.266    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_7_n_0
    SLICE_X48Y98         LUT2 (Prop_lut2_I0_O)        0.124     7.390 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[82]_i_4/O
                         net (fo=34, routed)          0.978     8.368    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[82]_i_4_n_0
    SLICE_X50Y101        LUT2 (Prop_lut2_I0_O)        0.124     8.492 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[54]_i_2/O
                         net (fo=7, routed)           0.774     9.266    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[54]_i_2_n_0
    SLICE_X52Y101        LUT4 (Prop_lut4_I0_O)        0.153     9.419 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[48]_i_1/O
                         net (fo=1, routed)           0.517     9.936    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[48]_i_1_n_0
    SLICE_X51Y101        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.644    11.644    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X51Y101        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[48]/C
                         clock pessimism              0.014    11.658    
                         clock uncertainty           -0.035    11.623    
    SLICE_X51Y101        FDRE (Setup_fdre_C_D)       -0.250    11.373    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[48]
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 1.386ns (16.603%)  route 6.962ns (83.397%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 11.656 - 10.000 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.835     1.835    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X50Y100        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.518     2.353 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[41]/Q
                         net (fo=47, routed)          1.442     3.795    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[41]
    SLICE_X38Y102        LUT5 (Prop_lut5_I2_O)        0.124     3.919 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_216/O
                         net (fo=1, routed)           0.843     4.762    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_216_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I0_O)        0.124     4.886 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_114/O
                         net (fo=1, routed)           0.861     5.747    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_114_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.871 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_35/O
                         net (fo=1, routed)           0.656     6.527    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_35_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.651 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_7/O
                         net (fo=33, routed)          0.655     7.307    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_7_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.431 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[82]_i_5/O
                         net (fo=31, routed)          0.945     8.375    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[82]_i_5_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.499 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[54]_i_3/O
                         net (fo=2, routed)           0.661     9.160    mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/after_page_state_reg[62]
    SLICE_X55Y97         LUT4 (Prop_lut4_I1_O)        0.124     9.284 r  mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/current_state[38]_i_1/O
                         net (fo=2, routed)           0.899    10.183    mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP_n_1
    SLICE_X46Y100        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.656    11.656    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X46Y100        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[38]/C
                         clock pessimism              0.032    11.688    
                         clock uncertainty           -0.035    11.652    
    SLICE_X46Y100        FDRE (Setup_fdre_C_D)       -0.031    11.621    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[38]
  -------------------------------------------------------------------
                         required time                         11.621    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        8.322ns  (logic 1.880ns (22.592%)  route 6.442ns (77.408%))
  Logic Levels:           7  (LUT2=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.643     1.643    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X50Y99         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518     2.161 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[64]/Q
                         net (fo=27, routed)          1.536     3.697    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[64]
    SLICE_X47Y106        LUT2 (Prop_lut2_I1_O)        0.152     3.849 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_211/O
                         net (fo=1, routed)           0.823     4.672    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_211_n_0
    SLICE_X43Y106        LUT6 (Prop_lut6_I1_O)        0.326     4.998 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_108/O
                         net (fo=1, routed)           0.464     5.463    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_108_n_0
    SLICE_X42Y106        LUT6 (Prop_lut6_I2_O)        0.124     5.587 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_34/O
                         net (fo=1, routed)           0.827     6.414    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_34_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.124     6.538 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_7/O
                         net (fo=33, routed)          0.728     7.266    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_7_n_0
    SLICE_X48Y98         LUT2 (Prop_lut2_I0_O)        0.124     7.390 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[82]_i_4/O
                         net (fo=34, routed)          1.062     8.452    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[82]_i_4_n_0
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.157     8.609 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[66]_i_2/O
                         net (fo=7, routed)           0.670     9.279    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[66]_i_2_n_0
    SLICE_X51Y100        LUT5 (Prop_lut5_I4_O)        0.355     9.634 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[20]_i_1/O
                         net (fo=1, routed)           0.330     9.965    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[20]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.644    11.644    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X50Y101        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[20]/C
                         clock pessimism              0.014    11.658    
                         clock uncertainty           -0.035    11.623    
    SLICE_X50Y101        FDRE (Setup_fdre_C_D)       -0.016    11.607    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[20]
  -------------------------------------------------------------------
                         required time                         11.607    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.890ns  (logic 1.650ns (20.913%)  route 6.240ns (79.087%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.835     1.835    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X50Y100        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.518     2.353 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[41]/Q
                         net (fo=47, routed)          1.442     3.795    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[41]
    SLICE_X38Y102        LUT5 (Prop_lut5_I2_O)        0.124     3.919 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_216/O
                         net (fo=1, routed)           0.843     4.762    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_216_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I0_O)        0.124     4.886 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_114/O
                         net (fo=1, routed)           0.861     5.747    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_114_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.871 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_35/O
                         net (fo=1, routed)           0.656     6.527    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_35_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.651 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_7/O
                         net (fo=33, routed)          0.728     7.379    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_7_n_0
    SLICE_X48Y98         LUT2 (Prop_lut2_I0_O)        0.124     7.503 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[82]_i_4/O
                         net (fo=34, routed)          1.062     8.566    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[82]_i_4_n_0
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.157     8.723 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[66]_i_2/O
                         net (fo=7, routed)           0.647     9.370    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[66]_i_2_n_0
    SLICE_X50Y98         LUT3 (Prop_lut3_I2_O)        0.355     9.725 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.725    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[1]_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.470    11.470    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X50Y98         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[1]/C
                         clock pessimism              0.014    11.484    
                         clock uncertainty           -0.035    11.448    
    SLICE_X50Y98         FDRE (Setup_fdre_C_D)        0.077    11.525    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.916ns  (logic 1.676ns (21.173%)  route 6.240ns (78.827%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.835     1.835    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X50Y100        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.518     2.353 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[41]/Q
                         net (fo=47, routed)          1.442     3.795    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[41]
    SLICE_X38Y102        LUT5 (Prop_lut5_I2_O)        0.124     3.919 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_216/O
                         net (fo=1, routed)           0.843     4.762    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_216_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I0_O)        0.124     4.886 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_114/O
                         net (fo=1, routed)           0.861     5.747    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_114_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.871 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_35/O
                         net (fo=1, routed)           0.656     6.527    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_35_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.651 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_7/O
                         net (fo=33, routed)          0.728     7.379    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_7_n_0
    SLICE_X48Y98         LUT2 (Prop_lut2_I0_O)        0.124     7.503 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[82]_i_4/O
                         net (fo=34, routed)          1.062     8.566    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[82]_i_4_n_0
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.157     8.723 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[66]_i_2/O
                         net (fo=7, routed)           0.647     9.370    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[66]_i_2_n_0
    SLICE_X50Y98         LUT3 (Prop_lut3_I2_O)        0.381     9.751 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[32]_i_1/O
                         net (fo=1, routed)           0.000     9.751    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[32]_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.470    11.470    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X50Y98         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[32]/C
                         clock pessimism              0.014    11.484    
                         clock uncertainty           -0.035    11.448    
    SLICE_X50Y98         FDRE (Setup_fdre_C_D)        0.118    11.566    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[32]
  -------------------------------------------------------------------
                         required time                         11.566    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.858ns  (logic 1.874ns (23.849%)  route 5.984ns (76.151%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.643     1.643    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X50Y99         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518     2.161 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[64]/Q
                         net (fo=27, routed)          1.536     3.697    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[64]
    SLICE_X47Y106        LUT2 (Prop_lut2_I1_O)        0.152     3.849 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_211/O
                         net (fo=1, routed)           0.823     4.672    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_211_n_0
    SLICE_X43Y106        LUT6 (Prop_lut6_I1_O)        0.326     4.998 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_108/O
                         net (fo=1, routed)           0.464     5.463    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_108_n_0
    SLICE_X42Y106        LUT6 (Prop_lut6_I2_O)        0.124     5.587 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_34/O
                         net (fo=1, routed)           0.827     6.414    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_34_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.124     6.538 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_7/O
                         net (fo=33, routed)          0.555     7.093    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_7_n_0
    SLICE_X53Y101        LUT2 (Prop_lut2_I0_O)        0.124     7.217 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[45]_i_4/O
                         net (fo=10, routed)          0.682     7.899    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[45]_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I2_O)        0.149     8.048 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[82]_i_2/O
                         net (fo=7, routed)           0.763     8.811    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[82]_i_2_n_0
    SLICE_X51Y101        LUT5 (Prop_lut5_I1_O)        0.357     9.168 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[57]_i_1/O
                         net (fo=1, routed)           0.333     9.501    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[57]_i_1_n_0
    SLICE_X51Y102        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.644    11.644    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X51Y102        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[57]/C
                         clock pessimism              0.014    11.658    
                         clock uncertainty           -0.035    11.623    
    SLICE_X51Y102        FDRE (Setup_fdre_C_D)       -0.275    11.348    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[57]
  -------------------------------------------------------------------
                         required time                         11.348    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.769ns  (logic 1.614ns (20.776%)  route 6.155ns (79.224%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.835     1.835    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X50Y100        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.518     2.353 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[41]/Q
                         net (fo=47, routed)          1.442     3.795    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[41]
    SLICE_X38Y102        LUT5 (Prop_lut5_I2_O)        0.124     3.919 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_216/O
                         net (fo=1, routed)           0.843     4.762    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_216_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I0_O)        0.124     4.886 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_114/O
                         net (fo=1, routed)           0.861     5.747    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_114_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.871 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_35/O
                         net (fo=1, routed)           0.656     6.527    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_35_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.651 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_7/O
                         net (fo=33, routed)          0.655     7.307    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_7_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.431 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[82]_i_5/O
                         net (fo=31, routed)          1.088     8.519    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[82]_i_5_n_0
    SLICE_X53Y100        LUT2 (Prop_lut2_I0_O)        0.150     8.669 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[42]_i_2/O
                         net (fo=3, routed)           0.609     9.278    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[42]_i_2_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I3_O)        0.326     9.604 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[5]_i_1/O
                         net (fo=1, routed)           0.000     9.604    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[5]_i_1_n_0
    SLICE_X51Y99         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.470    11.470    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X51Y99         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[5]/C
                         clock pessimism              0.014    11.484    
                         clock uncertainty           -0.035    11.448    
    SLICE_X51Y99         FDRE (Setup_fdre_C_D)        0.032    11.480    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         11.480    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 1.650ns (21.031%)  route 6.195ns (78.969%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 11.655 - 10.000 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.835     1.835    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X50Y100        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.518     2.353 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[41]/Q
                         net (fo=47, routed)          1.442     3.795    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[41]
    SLICE_X38Y102        LUT5 (Prop_lut5_I2_O)        0.124     3.919 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_216/O
                         net (fo=1, routed)           0.843     4.762    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_216_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I0_O)        0.124     4.886 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_114/O
                         net (fo=1, routed)           0.861     5.747    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_114_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.871 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_35/O
                         net (fo=1, routed)           0.656     6.527    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_35_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.651 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_7/O
                         net (fo=33, routed)          0.728     7.379    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_7_n_0
    SLICE_X48Y98         LUT2 (Prop_lut2_I0_O)        0.124     7.503 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[82]_i_4/O
                         net (fo=34, routed)          1.062     8.566    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[82]_i_4_n_0
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.157     8.723 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[66]_i_2/O
                         net (fo=7, routed)           0.603     9.325    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[66]_i_2_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I5_O)        0.355     9.680 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[44]_i_1/O
                         net (fo=1, routed)           0.000     9.680    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[44]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.655    11.655    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X49Y100        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[44]/C
                         clock pessimism              0.032    11.687    
                         clock uncertainty           -0.035    11.651    
    SLICE_X49Y100        FDRE (Setup_fdre_C_D)        0.032    11.683    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[44]
  -------------------------------------------------------------------
                         required time                         11.683    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.532ns  (logic 1.546ns (20.526%)  route 5.986ns (79.474%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 11.655 - 10.000 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.835     1.835    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X50Y100        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.478     2.313 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[65]/Q
                         net (fo=33, routed)          1.373     3.686    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[65]
    SLICE_X46Y107        LUT6 (Prop_lut6_I0_O)        0.295     3.981 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_230/O
                         net (fo=1, routed)           0.452     4.433    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_230_n_0
    SLICE_X46Y107        LUT6 (Prop_lut6_I0_O)        0.124     4.557 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_125/O
                         net (fo=1, routed)           1.000     5.557    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_125_n_0
    SLICE_X44Y107        LUT6 (Prop_lut6_I3_O)        0.124     5.681 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_39/O
                         net (fo=1, routed)           0.553     6.235    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_39_n_0
    SLICE_X45Y104        LUT6 (Prop_lut6_I3_O)        0.124     6.359 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_8/O
                         net (fo=43, routed)          0.907     7.266    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[84]_i_8_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.390 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[20]_i_2/O
                         net (fo=10, routed)          0.603     7.993    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[20]_i_2_n_0
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.117 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[68]_i_2/O
                         net (fo=9, routed)           0.743     8.859    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[68]_i_2_n_0
    SLICE_X50Y101        LUT5 (Prop_lut5_I0_O)        0.153     9.012 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[68]_i_1/O
                         net (fo=1, routed)           0.355     9.367    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[68]_i_1_n_0
    SLICE_X48Y101        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.655    11.655    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X48Y101        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[68]/C
                         clock pessimism              0.032    11.687    
                         clock uncertainty           -0.035    11.651    
    SLICE_X48Y101        FDRE (Setup_fdre_C_D)       -0.254    11.397    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[68]
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  2.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.513%)  route 0.207ns (59.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.578     0.578    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X55Y95         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[2]/Q
                         net (fo=1, routed)           0.207     0.926    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X3Y38         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.890     0.890    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y38         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.637    
    RAMB18_X3Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.820    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/after_char_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.190ns (40.614%)  route 0.278ns (59.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.558     0.558    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X47Y94         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/after_char_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  mp1a_hardware_i/oled_ip_0/inst/Example/after_char_state_reg[3]/Q
                         net (fo=10, routed)          0.278     0.977    mp1a_hardware_i/oled_ip_0/inst/Example/after_char_state_reg_n_0_[3]
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.049     1.026 r  mp1a_hardware_i/oled_ip_0/inst/Example/after_state[18]_i_1/O
                         net (fo=2, routed)           0.000     1.026    mp1a_hardware_i/oled_ip_0/inst/Example/after_state[18]_i_1_n_0
    SLICE_X52Y98         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.823     0.823    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X52Y98         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[18]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.100     0.918    mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.851%)  route 0.316ns (69.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.558     0.558    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X47Y95         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[4]/Q
                         net (fo=1, routed)           0.316     1.015    mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg_n_0_[4]
    SLICE_X54Y95         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.847     0.847    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X54Y95         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[7]/C
                         clock pessimism             -0.005     0.842    
    SLICE_X54Y95         FDRE (Hold_fdre_C_D)         0.063     0.905    mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.851%)  route 0.316ns (69.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.558     0.558    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X47Y95         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[6]/Q
                         net (fo=1, routed)           0.316     1.015    mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg_n_0_[6]
    SLICE_X54Y95         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.847     0.847    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X54Y95         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[9]/C
                         clock pessimism             -0.005     0.842    
    SLICE_X54Y95         FDRE (Hold_fdre_C_D)         0.063     0.905    mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.918%)  route 0.315ns (69.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.558     0.558    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X47Y94         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[0]/Q
                         net (fo=1, routed)           0.315     1.014    mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg_n_0_[0]
    SLICE_X54Y94         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.847     0.847    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X54Y94         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[3]/C
                         clock pessimism             -0.005     0.842    
    SLICE_X54Y94         FDRE (Hold_fdre_C_D)         0.059     0.901    mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.226ns (40.859%)  route 0.327ns (59.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.555     0.555    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X52Y99         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.128     0.683 r  mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[49]/Q
                         net (fo=2, routed)           0.327     1.010    mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg_n_0_[49]
    SLICE_X52Y100        LUT6 (Prop_lut6_I3_O)        0.098     1.108 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[42]_i_1/O
                         net (fo=1, routed)           0.000     1.108    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[42]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.909     0.909    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X52Y100        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[42]/C
                         clock pessimism             -0.005     0.904    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.091     0.995    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.185ns (36.141%)  route 0.327ns (63.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.558     0.558    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X48Y98         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[32]/Q
                         net (fo=1, routed)           0.327     1.026    mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg_n_0_[32]
    SLICE_X50Y98         LUT3 (Prop_lut3_I1_O)        0.044     1.070 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[32]_i_1/O
                         net (fo=1, routed)           0.000     1.070    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[32]_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.823     0.823    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X50Y98         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[32]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.131     0.949    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.963%)  route 0.209ns (56.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.578     0.578    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X54Y95         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.164     0.742 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[9]/Q
                         net (fo=1, routed)           0.209     0.951    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X3Y38         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.890     0.890    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y38         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.637    
    RAMB18_X3Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.820    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.810%)  route 0.210ns (56.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.578     0.578    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X54Y94         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.164     0.742 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[8]/Q
                         net (fo=1, routed)           0.210     0.952    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X3Y38         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.890     0.890    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y38         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.637    
    RAMB18_X3Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.820    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.807%)  route 0.210ns (56.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.578     0.578    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X54Y95         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.164     0.742 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[5]/Q
                         net (fo=1, routed)           0.210     0.952    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X3Y38         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.890     0.890    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y38         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.637    
    RAMB18_X3Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.820    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BRAM_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PL_CLK_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y38   mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y38   mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y97   mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y89   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][5][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y86   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][5][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y90   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][5][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y91   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][6][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y86   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][6][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y90   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][6][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y86   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][6][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y86   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][6][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y87   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][6][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y87   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][7][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y87   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][7][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y94   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][8][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y91   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][8][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y95   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][8][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y94   mp1a_hardware_i/oled_ip_0/inst/Example/temp_index_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y108  mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/clk_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y109  mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/clk_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y86   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][5][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y86   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][6][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y88   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][7][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y96   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][8][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y109  mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/clk_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y110  mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/clk_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y110  mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/clk_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y111  mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/clk_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y110  mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/clk_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y110  mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/clk_counter_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  PL_CLK
  To Clock:  PL_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PL_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PL_CLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  PL_CLK_IBUF_BUFG_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.879ns  (logic 2.757ns (40.077%)  route 4.122ns (59.923%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.844     3.138    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y104        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.044     4.700    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y101        LUT2 (Prop_lut2_I1_O)        0.153     4.853 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          1.970     6.823    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X28Y86         LUT6 (Prop_lut6_I3_O)        0.331     7.154 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_15/O
                         net (fo=1, routed)           0.000     7.154    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[3]
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.555 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.555    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.868 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[4]_i_6__0/O[3]
                         net (fo=1, routed)           1.108     8.976    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][3]
    SLICE_X29Y87         LUT3 (Prop_lut3_I0_O)        0.306     9.282 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2__0/O
                         net (fo=1, routed)           0.000     9.282    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2__0_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.683 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.683    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.017 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.017    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0_n_6
    SLICE_X29Y88         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.522    12.701    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y88         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X29Y88         FDRE (Setup_fdre_C_D)        0.062    12.738    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 2.736ns (39.893%)  route 4.122ns (60.107%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.844     3.138    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y104        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.044     4.700    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y101        LUT2 (Prop_lut2_I1_O)        0.153     4.853 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          1.970     6.823    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X28Y86         LUT6 (Prop_lut6_I3_O)        0.331     7.154 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_15/O
                         net (fo=1, routed)           0.000     7.154    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[3]
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.555 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.555    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.868 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[4]_i_6__0/O[3]
                         net (fo=1, routed)           1.108     8.976    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][3]
    SLICE_X29Y87         LUT3 (Prop_lut3_I0_O)        0.306     9.282 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2__0/O
                         net (fo=1, routed)           0.000     9.282    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2__0_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.683 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.683    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.996 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.996    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0_n_4
    SLICE_X29Y88         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.522    12.701    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y88         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X29Y88         FDRE (Setup_fdre_C_D)        0.062    12.738    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 2.662ns (39.238%)  route 4.122ns (60.762%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.844     3.138    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y104        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.044     4.700    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y101        LUT2 (Prop_lut2_I1_O)        0.153     4.853 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          1.970     6.823    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X28Y86         LUT6 (Prop_lut6_I3_O)        0.331     7.154 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_15/O
                         net (fo=1, routed)           0.000     7.154    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[3]
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.555 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.555    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.868 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[4]_i_6__0/O[3]
                         net (fo=1, routed)           1.108     8.976    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][3]
    SLICE_X29Y87         LUT3 (Prop_lut3_I0_O)        0.306     9.282 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2__0/O
                         net (fo=1, routed)           0.000     9.282    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2__0_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.683 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.683    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.922 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.922    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0_n_5
    SLICE_X29Y88         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.522    12.701    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y88         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X29Y88         FDRE (Setup_fdre_C_D)        0.062    12.738    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.768ns  (logic 2.646ns (39.094%)  route 4.122ns (60.906%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.844     3.138    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y104        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.044     4.700    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y101        LUT2 (Prop_lut2_I1_O)        0.153     4.853 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          1.970     6.823    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X28Y86         LUT6 (Prop_lut6_I3_O)        0.331     7.154 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_15/O
                         net (fo=1, routed)           0.000     7.154    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[3]
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.555 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.555    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.868 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[4]_i_6__0/O[3]
                         net (fo=1, routed)           1.108     8.976    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][3]
    SLICE_X29Y87         LUT3 (Prop_lut3_I0_O)        0.306     9.282 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2__0/O
                         net (fo=1, routed)           0.000     9.282    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2__0_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.683 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.683    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.906 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.906    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0_n_7
    SLICE_X29Y88         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.522    12.701    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y88         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X29Y88         FDRE (Setup_fdre_C_D)        0.062    12.738    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 2.950ns (45.684%)  route 3.507ns (54.316%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.844     3.138    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y104        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          0.796     4.452    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y105        LUT2 (Prop_lut2_I1_O)        0.150     4.602 f  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.870     5.472    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X29Y104        LUT6 (Prop_lut6_I2_O)        0.328     5.800 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.176     6.977    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X31Y98         LUT4 (Prop_lut4_I1_O)        0.124     7.101 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     7.101    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X31Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.651 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.651    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.985 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.665     8.649    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][1]
    SLICE_X30Y99         LUT3 (Prop_lut3_I0_O)        0.303     8.952 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     8.952    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.595 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.595    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_4
    SLICE_X30Y99         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.526    12.705    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y99         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X30Y99         FDRE (Setup_fdre_C_D)        0.109    12.789    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 2.270ns (35.512%)  route 4.122ns (64.488%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.844     3.138    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y104        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.044     4.700    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y101        LUT2 (Prop_lut2_I1_O)        0.153     4.853 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          1.970     6.823    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X28Y86         LUT6 (Prop_lut6_I3_O)        0.331     7.154 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_15/O
                         net (fo=1, routed)           0.000     7.154    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[3]
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.555 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.555    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.868 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[4]_i_6__0/O[3]
                         net (fo=1, routed)           1.108     8.976    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][3]
    SLICE_X29Y87         LUT3 (Prop_lut3_I0_O)        0.306     9.282 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2__0/O
                         net (fo=1, routed)           0.000     9.282    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2__0_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.530 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.530    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_4
    SLICE_X29Y87         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.521    12.700    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y87         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X29Y87         FDRE (Setup_fdre_C_D)        0.062    12.737    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 2.885ns (45.132%)  route 3.507ns (54.868%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.844     3.138    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y104        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          0.796     4.452    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y105        LUT2 (Prop_lut2_I1_O)        0.150     4.602 f  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.870     5.472    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X29Y104        LUT6 (Prop_lut6_I2_O)        0.328     5.800 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.176     6.977    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X31Y98         LUT4 (Prop_lut4_I1_O)        0.124     7.101 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     7.101    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X31Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.651 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.651    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.985 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.665     8.649    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][1]
    SLICE_X30Y99         LUT3 (Prop_lut3_I0_O)        0.303     8.952 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     8.952    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.530 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.530    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_5
    SLICE_X30Y99         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.526    12.705    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y99         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X30Y99         FDRE (Setup_fdre_C_D)        0.109    12.789    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 3.163ns (47.413%)  route 3.508ns (52.587%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.844     3.138    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y104        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          0.796     4.452    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y105        LUT2 (Prop_lut2_I1_O)        0.150     4.602 f  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.870     5.472    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X29Y104        LUT6 (Prop_lut6_I2_O)        0.328     5.800 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.176     6.977    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X31Y98         LUT4 (Prop_lut4_I1_O)        0.124     7.101 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     7.101    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X31Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.651 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.651    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.985 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.665     8.649    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][1]
    SLICE_X30Y99         LUT3 (Prop_lut3_I0_O)        0.303     8.952 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     8.952    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.485 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.486    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.809 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.809    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_6
    SLICE_X30Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.700    12.879    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.247    13.126    
                         clock uncertainty           -0.154    12.972    
    SLICE_X30Y100        FDRE (Setup_fdre_C_D)        0.109    13.081    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         13.081    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 3.155ns (47.350%)  route 3.508ns (52.650%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.844     3.138    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y104        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          0.796     4.452    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y105        LUT2 (Prop_lut2_I1_O)        0.150     4.602 f  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.870     5.472    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X29Y104        LUT6 (Prop_lut6_I2_O)        0.328     5.800 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.176     6.977    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X31Y98         LUT4 (Prop_lut4_I1_O)        0.124     7.101 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     7.101    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X31Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.651 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.651    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.985 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.665     8.649    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][1]
    SLICE_X30Y99         LUT3 (Prop_lut3_I0_O)        0.303     8.952 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     8.952    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.485 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.486    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.801 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.801    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_4
    SLICE_X30Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.700    12.879    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.247    13.126    
                         clock uncertainty           -0.154    12.972    
    SLICE_X30Y100        FDRE (Setup_fdre_C_D)        0.109    13.081    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         13.081    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 3.079ns (46.743%)  route 3.508ns (53.257%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.844     3.138    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y104        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          0.796     4.452    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y105        LUT2 (Prop_lut2_I1_O)        0.150     4.602 f  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.870     5.472    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X29Y104        LUT6 (Prop_lut6_I2_O)        0.328     5.800 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.176     6.977    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X31Y98         LUT4 (Prop_lut4_I1_O)        0.124     7.101 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     7.101    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X31Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.651 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.651    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.985 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.665     8.649    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][1]
    SLICE_X30Y99         LUT3 (Prop_lut3_I0_O)        0.303     8.952 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     8.952    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.485 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.486    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.725 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.725    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_5
    SLICE_X30Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.700    12.879    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.247    13.126    
                         clock uncertainty           -0.154    12.972    
    SLICE_X30Y100        FDRE (Setup_fdre_C_D)        0.109    13.081    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         13.081    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  3.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.371ns (72.917%)  route 0.138ns (27.083%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.577     0.913    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y99         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/Q
                         net (fo=1, routed)           0.137     1.214    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.259 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     1.259    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.368 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.421 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.421    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_7
    SLICE_X30Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.931     1.297    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.396    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.384ns (73.592%)  route 0.138ns (26.408%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.577     0.913    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y99         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/Q
                         net (fo=1, routed)           0.137     1.214    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.259 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     1.259    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.368 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.434 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.434    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_5
    SLICE_X30Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.931     1.297    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.396    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.407ns (74.707%)  route 0.138ns (25.293%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.577     0.913    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y99         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/Q
                         net (fo=1, routed)           0.137     1.214    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.259 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     1.259    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.368 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.457 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.457    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_6
    SLICE_X30Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.931     1.297    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.396    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.409ns (74.799%)  route 0.138ns (25.201%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.577     0.913    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y99         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/Q
                         net (fo=1, routed)           0.137     1.214    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.259 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     1.259    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.368 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.459 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.459    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_4
    SLICE_X30Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.931     1.297    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.396    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.841%)  route 0.333ns (64.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.573     0.909    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y95         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y95         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[3]/Q
                         net (fo=9, routed)           0.333     1.383    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/Q[3]
    SLICE_X31Y102        LUT6 (Prop_lut6_I0_O)        0.045     1.428 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/wrap_boundary_axaddr_r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.428    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[6][3]
    SLICE_X31Y102        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.931     1.297    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y102        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y102        FDRE (Hold_fdre_C_D)         0.091     1.353    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.616%)  route 0.120ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.574     0.910    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y89         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.120     1.158    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X26Y89         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.841     1.207    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.072    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.746%)  route 0.307ns (62.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.559     0.895    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y98         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/Q
                         net (fo=1, routed)           0.178     1.214    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[25]
    SLICE_X34Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.259 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_1/O
                         net (fo=2, routed)           0.129     1.387    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.912     1.278    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.052     1.295    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.227ns (44.653%)  route 0.281ns (55.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.559     0.895    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y98         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/Q
                         net (fo=1, routed)           0.107     1.129    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[29]
    SLICE_X35Y99         LUT3 (Prop_lut3_I0_O)        0.099     1.228 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1/O
                         net (fo=2, routed)           0.175     1.403    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.912     1.278    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.063     1.306    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.572     0.908    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.113     1.149    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y92         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.842     1.208    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.051    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.558     0.894    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y96         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.117     1.138    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X34Y95         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.825     1.191    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.039    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y100   mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y100   mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y100   mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y100   mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y101   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[56]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y100   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[57]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y100   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[58]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y99    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[59]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y95    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[5]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y106   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y104   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y104   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  BRAM_CLK

Setup :            0  Failing Endpoints,  Worst Slack        3.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.915ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.439ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 1.151ns (22.955%)  route 3.863ns (77.045%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.652     2.946    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y93         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.478     3.424 f  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=315, routed)         1.986     5.410    mp1a_hardware_i/oled_ip_0/inst/ADDRESS[1]
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.301     5.711 r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.805     6.517    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X38Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.641 r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_4/O
                         net (fo=1, routed)           0.463     7.103    mp1a_hardware_i/oled_ip_0/inst/Example/current_state0
    SLICE_X40Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.227 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.609     7.836    mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.960 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.960    mp1a_hardware_i/oled_ip_0/inst/Example_n_9
    SLICE_X42Y85         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.477    11.477    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X42Y85         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000    11.477    
                         clock uncertainty           -0.154    11.323    
    SLICE_X42Y85         FDSE (Setup_fdse_C_D)        0.077    11.400    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  3.439    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.151ns (25.073%)  route 3.440ns (74.927%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.652     2.946    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y93         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.478     3.424 f  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=315, routed)         1.986     5.410    mp1a_hardware_i/oled_ip_0/inst/ADDRESS[1]
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.301     5.711 r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.805     6.517    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X38Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.641 r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_4/O
                         net (fo=1, routed)           0.463     7.103    mp1a_hardware_i/oled_ip_0/inst/Example/current_state0
    SLICE_X40Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.227 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.185     7.413    mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.537 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.537    mp1a_hardware_i/oled_ip_0/inst/Example_n_7
    SLICE_X40Y85         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.477    11.477    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X40Y85         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.000    11.477    
                         clock uncertainty           -0.154    11.323    
    SLICE_X40Y85         FDRE (Setup_fdre_C_D)        0.029    11.352    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 1.151ns (25.090%)  route 3.437ns (74.910%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.652     2.946    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y93         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.478     3.424 f  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=315, routed)         1.986     5.410    mp1a_hardware_i/oled_ip_0/inst/ADDRESS[1]
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.301     5.711 r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.805     6.517    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X38Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.641 r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_4/O
                         net (fo=1, routed)           0.463     7.103    mp1a_hardware_i/oled_ip_0/inst/Example/current_state0
    SLICE_X40Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.227 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.182     7.410    mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.534 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.534    mp1a_hardware_i/oled_ip_0/inst/Example_n_8
    SLICE_X40Y85         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.477    11.477    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X40Y85         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.000    11.477    
                         clock uncertainty           -0.154    11.323    
    SLICE_X40Y85         FDRE (Setup_fdre_C_D)        0.031    11.354    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.354    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                  3.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.299ns (27.425%)  route 0.791ns (72.575%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.556     0.892    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y93         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=37, routed)          0.538     1.594    mp1a_hardware_i/oled_ip_0/inst/ADDRESS[6]
    SLICE_X38Y87         LUT4 (Prop_lut4_I0_O)        0.045     1.639 r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_4/O
                         net (fo=1, routed)           0.172     1.811    mp1a_hardware_i/oled_ip_0/inst/Example/current_state0
    SLICE_X40Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.856 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.081     1.937    mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.045     1.982 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.982    mp1a_hardware_i/oled_ip_0/inst/Example_n_8
    SLICE_X40Y85         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.821     0.821    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X40Y85         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.154     0.975    
    SLICE_X40Y85         FDRE (Hold_fdre_C_D)         0.092     1.067    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.299ns (27.400%)  route 0.792ns (72.600%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.556     0.892    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y93         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=37, routed)          0.538     1.594    mp1a_hardware_i/oled_ip_0/inst/ADDRESS[6]
    SLICE_X38Y87         LUT4 (Prop_lut4_I0_O)        0.045     1.639 r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_4/O
                         net (fo=1, routed)           0.172     1.811    mp1a_hardware_i/oled_ip_0/inst/Example/current_state0
    SLICE_X40Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.856 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.082     1.938    mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.045     1.983 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.983    mp1a_hardware_i/oled_ip_0/inst/Example_n_7
    SLICE_X40Y85         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.821     0.821    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X40Y85         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.154     0.975    
    SLICE_X40Y85         FDRE (Hold_fdre_C_D)         0.091     1.066    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.299ns (24.570%)  route 0.918ns (75.430%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.556     0.892    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y93         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=37, routed)          0.538     1.594    mp1a_hardware_i/oled_ip_0/inst/ADDRESS[6]
    SLICE_X38Y87         LUT4 (Prop_lut4_I0_O)        0.045     1.639 r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_4/O
                         net (fo=1, routed)           0.172     1.811    mp1a_hardware_i/oled_ip_0/inst/Example/current_state0
    SLICE_X40Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.856 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.208     2.064    mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.045     2.109 r  mp1a_hardware_i/oled_ip_0/inst/Example/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.109    mp1a_hardware_i/oled_ip_0/inst/Example_n_9
    SLICE_X42Y85         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.821     0.821    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X42Y85         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.154     0.975    
    SLICE_X42Y85         FDSE (Hold_fdse_C_D)         0.120     1.095    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  1.013    





