Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Sun Nov  2 16:24:57 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt Lab3_impl_1.twr Lab3_impl_1.udb -gui -msgset C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {IntOsc} -period 166.667 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 36.9028%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
sync1/dRows__i3/Q                       |          No required time
sync1/dRows__i2/Q                       |          No required time
sync1/dRows__i1/Q                       |          No required time
sync1/dRows__i0/Q                       |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 7 End Points          |           Type           
-------------------------------------------------------------------
sync1/dRows__i2/D                       |           No arrival time
sync1/dRows__i3/D                       |           No arrival time
{sync1/dRows__i3/SR   sync1/dRows__i2/SR}                           
                                        |           No arrival time
sync1/dRows__i0/D                       |           No arrival time
sync1/dRows__i1/D                       |           No arrival time
{sync1/dRows__i1/SR   sync1/dRows__i0/SR}                           
                                        |           No arrival time
ce_100hz_c/SR                           |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         7
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
Rows[0]                                 |                     input
Rows[1]                                 |                     input
Rows[2]                                 |                     input
Rows[3]                                 |                     input
Reset                                   |                     input
debug                                   |                    output
En2                                     |                    output
En1                                     |                    output
Seg[0]                                  |                    output
Seg[1]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 1 Net(s)            |        Source pin        
-------------------------------------------------------------------
ce_100hz                                |              ce_100hz_c/Q
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         1
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "IntOsc"
=======================
create_clock -name {IntOsc} -period 166.667 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock IntOsc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From IntOsc                            |             Target |         166.667 ns |          6.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
ce_counter_172__i15/SR                   |  153.859 ns 
ce_counter_172__i0/SR                    |  153.938 ns 
{ce_counter_172__i1/SR   ce_counter_172__i2/SR}              
                                         |  153.938 ns 
{ce_counter_172__i3/SR   ce_counter_172__i4/SR}              
                                         |  153.938 ns 
{ce_counter_172__i5/SR   ce_counter_172__i6/SR}              
                                         |  153.938 ns 
{ce_counter_172__i7/SR   ce_counter_172__i8/SR}              
                                         |  153.938 ns 
{ce_counter_172__i9/SR   ce_counter_172__i10/SR}              
                                         |  153.938 ns 
{ce_counter_172__i11/SR   ce_counter_172__i12/SR}              
                                         |  153.938 ns 
{ce_counter_172__i13/SR   ce_counter_172__i14/SR}              
                                         |  153.938 ns 
ce_100hz_c/D                             |  154.283 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : ce_counter_172__i10/Q  (SLICE_R17C4B)
Path End         : ce_counter_172__i15/SR  (SLICE_R17C5A)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 5
Delay Ratio      : 73.6% (route), 26.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 153.858 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  26      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                  5.499  26      
{ce_counter_172__i9/CK   ce_counter_172__i10/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
ce_counter_172__i10/CK->ce_counter_172__i10/Q
                                          SLICE_R17C4B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
ce_counter[10]                                               NET DELAY           2.617                  9.504  2       
i7_4_lut/B->i7_4_lut/Z                    SLICE_R16C4A       C0_TO_F0_DELAY      0.449                  9.953  1       
n17                                                          NET DELAY           2.485                 12.438  1       
i9_4_lut/A->i9_4_lut/Z                    SLICE_R16C3A       B1_TO_F1_DELAY      0.476                 12.914  1       
n1443                                                        NET DELAY           0.304                 13.218  1       
i6_4_lut_adj_32/C->i6_4_lut_adj_32/Z      SLICE_R16C3B       C0_TO_F0_DELAY      0.476                 13.694  2       
n645                                                         NET DELAY           0.304                 13.998  2       
i1375_2_lut/A->i1375_2_lut/Z              SLICE_R16C3B       C1_TO_F1_DELAY      0.449                 14.447  9       
n347                                                         NET DELAY           3.331                 17.778  9       
ce_counter_172__i15/SR                                       ENDPOINT            0.000                 17.778  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  26      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                172.165  26      
ce_counter_172__i15/CK                                       CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(17.777)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  153.858  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ce_counter_172__i10/Q  (SLICE_R17C4B)
Path End         : ce_counter_172__i0/SR  (SLICE_R17C3A)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 5
Delay Ratio      : 73.5% (route), 26.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 153.937 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  26      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                  5.499  26      
{ce_counter_172__i9/CK   ce_counter_172__i10/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
ce_counter_172__i10/CK->ce_counter_172__i10/Q
                                          SLICE_R17C4B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
ce_counter[10]                                               NET DELAY           2.617                  9.504  2       
i7_4_lut/B->i7_4_lut/Z                    SLICE_R16C4A       C0_TO_F0_DELAY      0.449                  9.953  1       
n17                                                          NET DELAY           2.485                 12.438  1       
i9_4_lut/A->i9_4_lut/Z                    SLICE_R16C3A       B1_TO_F1_DELAY      0.476                 12.914  1       
n1443                                                        NET DELAY           0.304                 13.218  1       
i6_4_lut_adj_32/C->i6_4_lut_adj_32/Z      SLICE_R16C3B       C0_TO_F0_DELAY      0.476                 13.694  2       
n645                                                         NET DELAY           0.304                 13.998  2       
i1375_2_lut/A->i1375_2_lut/Z              SLICE_R16C3B       C1_TO_F1_DELAY      0.449                 14.447  9       
n347                                                         NET DELAY           3.252                 17.699  9       
ce_counter_172__i0/SR                                        ENDPOINT            0.000                 17.699  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  26      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                172.165  26      
ce_counter_172__i0/CK                                        CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(17.698)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  153.937  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ce_counter_172__i10/Q  (SLICE_R17C4B)
Path End         : {ce_counter_172__i1/SR   ce_counter_172__i2/SR}  (SLICE_R17C3B)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 5
Delay Ratio      : 73.5% (route), 26.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 153.937 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  26      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                  5.499  26      
{ce_counter_172__i9/CK   ce_counter_172__i10/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
ce_counter_172__i10/CK->ce_counter_172__i10/Q
                                          SLICE_R17C4B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
ce_counter[10]                                               NET DELAY           2.617                  9.504  2       
i7_4_lut/B->i7_4_lut/Z                    SLICE_R16C4A       C0_TO_F0_DELAY      0.449                  9.953  1       
n17                                                          NET DELAY           2.485                 12.438  1       
i9_4_lut/A->i9_4_lut/Z                    SLICE_R16C3A       B1_TO_F1_DELAY      0.476                 12.914  1       
n1443                                                        NET DELAY           0.304                 13.218  1       
i6_4_lut_adj_32/C->i6_4_lut_adj_32/Z      SLICE_R16C3B       C0_TO_F0_DELAY      0.476                 13.694  2       
n645                                                         NET DELAY           0.304                 13.998  2       
i1375_2_lut/A->i1375_2_lut/Z              SLICE_R16C3B       C1_TO_F1_DELAY      0.449                 14.447  9       
n347                                                         NET DELAY           3.252                 17.699  9       
{ce_counter_172__i1/SR   ce_counter_172__i2/SR}
                                                             ENDPOINT            0.000                 17.699  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  26      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                172.165  26      
{ce_counter_172__i1/CK   ce_counter_172__i2/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(17.698)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  153.937  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ce_counter_172__i10/Q  (SLICE_R17C4B)
Path End         : {ce_counter_172__i3/SR   ce_counter_172__i4/SR}  (SLICE_R17C3C)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 5
Delay Ratio      : 73.5% (route), 26.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 153.937 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  26      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                  5.499  26      
{ce_counter_172__i9/CK   ce_counter_172__i10/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
ce_counter_172__i10/CK->ce_counter_172__i10/Q
                                          SLICE_R17C4B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
ce_counter[10]                                               NET DELAY           2.617                  9.504  2       
i7_4_lut/B->i7_4_lut/Z                    SLICE_R16C4A       C0_TO_F0_DELAY      0.449                  9.953  1       
n17                                                          NET DELAY           2.485                 12.438  1       
i9_4_lut/A->i9_4_lut/Z                    SLICE_R16C3A       B1_TO_F1_DELAY      0.476                 12.914  1       
n1443                                                        NET DELAY           0.304                 13.218  1       
i6_4_lut_adj_32/C->i6_4_lut_adj_32/Z      SLICE_R16C3B       C0_TO_F0_DELAY      0.476                 13.694  2       
n645                                                         NET DELAY           0.304                 13.998  2       
i1375_2_lut/A->i1375_2_lut/Z              SLICE_R16C3B       C1_TO_F1_DELAY      0.449                 14.447  9       
n347                                                         NET DELAY           3.252                 17.699  9       
{ce_counter_172__i3/SR   ce_counter_172__i4/SR}
                                                             ENDPOINT            0.000                 17.699  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  26      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                172.165  26      
{ce_counter_172__i3/CK   ce_counter_172__i4/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(17.698)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  153.937  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ce_counter_172__i10/Q  (SLICE_R17C4B)
Path End         : {ce_counter_172__i5/SR   ce_counter_172__i6/SR}  (SLICE_R17C3D)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 5
Delay Ratio      : 73.5% (route), 26.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 153.937 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  26      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                  5.499  26      
{ce_counter_172__i9/CK   ce_counter_172__i10/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
ce_counter_172__i10/CK->ce_counter_172__i10/Q
                                          SLICE_R17C4B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
ce_counter[10]                                               NET DELAY           2.617                  9.504  2       
i7_4_lut/B->i7_4_lut/Z                    SLICE_R16C4A       C0_TO_F0_DELAY      0.449                  9.953  1       
n17                                                          NET DELAY           2.485                 12.438  1       
i9_4_lut/A->i9_4_lut/Z                    SLICE_R16C3A       B1_TO_F1_DELAY      0.476                 12.914  1       
n1443                                                        NET DELAY           0.304                 13.218  1       
i6_4_lut_adj_32/C->i6_4_lut_adj_32/Z      SLICE_R16C3B       C0_TO_F0_DELAY      0.476                 13.694  2       
n645                                                         NET DELAY           0.304                 13.998  2       
i1375_2_lut/A->i1375_2_lut/Z              SLICE_R16C3B       C1_TO_F1_DELAY      0.449                 14.447  9       
n347                                                         NET DELAY           3.252                 17.699  9       
{ce_counter_172__i5/SR   ce_counter_172__i6/SR}
                                                             ENDPOINT            0.000                 17.699  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  26      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                172.165  26      
{ce_counter_172__i5/CK   ce_counter_172__i6/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(17.698)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  153.937  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ce_counter_172__i10/Q  (SLICE_R17C4B)
Path End         : {ce_counter_172__i7/SR   ce_counter_172__i8/SR}  (SLICE_R17C4A)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 5
Delay Ratio      : 73.5% (route), 26.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 153.937 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  26      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                  5.499  26      
{ce_counter_172__i9/CK   ce_counter_172__i10/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
ce_counter_172__i10/CK->ce_counter_172__i10/Q
                                          SLICE_R17C4B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
ce_counter[10]                                               NET DELAY           2.617                  9.504  2       
i7_4_lut/B->i7_4_lut/Z                    SLICE_R16C4A       C0_TO_F0_DELAY      0.449                  9.953  1       
n17                                                          NET DELAY           2.485                 12.438  1       
i9_4_lut/A->i9_4_lut/Z                    SLICE_R16C3A       B1_TO_F1_DELAY      0.476                 12.914  1       
n1443                                                        NET DELAY           0.304                 13.218  1       
i6_4_lut_adj_32/C->i6_4_lut_adj_32/Z      SLICE_R16C3B       C0_TO_F0_DELAY      0.476                 13.694  2       
n645                                                         NET DELAY           0.304                 13.998  2       
i1375_2_lut/A->i1375_2_lut/Z              SLICE_R16C3B       C1_TO_F1_DELAY      0.449                 14.447  9       
n347                                                         NET DELAY           3.252                 17.699  9       
{ce_counter_172__i7/SR   ce_counter_172__i8/SR}
                                                             ENDPOINT            0.000                 17.699  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  26      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                172.165  26      
{ce_counter_172__i7/CK   ce_counter_172__i8/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(17.698)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  153.937  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ce_counter_172__i10/Q  (SLICE_R17C4B)
Path End         : {ce_counter_172__i9/SR   ce_counter_172__i10/SR}  (SLICE_R17C4B)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 5
Delay Ratio      : 73.5% (route), 26.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 153.937 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  26      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                  5.499  26      
{ce_counter_172__i9/CK   ce_counter_172__i10/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
ce_counter_172__i10/CK->ce_counter_172__i10/Q
                                          SLICE_R17C4B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
ce_counter[10]                                               NET DELAY           2.617                  9.504  2       
i7_4_lut/B->i7_4_lut/Z                    SLICE_R16C4A       C0_TO_F0_DELAY      0.449                  9.953  1       
n17                                                          NET DELAY           2.485                 12.438  1       
i9_4_lut/A->i9_4_lut/Z                    SLICE_R16C3A       B1_TO_F1_DELAY      0.476                 12.914  1       
n1443                                                        NET DELAY           0.304                 13.218  1       
i6_4_lut_adj_32/C->i6_4_lut_adj_32/Z      SLICE_R16C3B       C0_TO_F0_DELAY      0.476                 13.694  2       
n645                                                         NET DELAY           0.304                 13.998  2       
i1375_2_lut/A->i1375_2_lut/Z              SLICE_R16C3B       C1_TO_F1_DELAY      0.449                 14.447  9       
n347                                                         NET DELAY           3.252                 17.699  9       
{ce_counter_172__i9/SR   ce_counter_172__i10/SR}
                                                             ENDPOINT            0.000                 17.699  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  26      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                172.165  26      
{ce_counter_172__i9/CK   ce_counter_172__i10/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(17.698)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  153.937  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ce_counter_172__i10/Q  (SLICE_R17C4B)
Path End         : {ce_counter_172__i11/SR   ce_counter_172__i12/SR}  (SLICE_R17C4C)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 5
Delay Ratio      : 73.5% (route), 26.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 153.937 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  26      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                  5.499  26      
{ce_counter_172__i9/CK   ce_counter_172__i10/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
ce_counter_172__i10/CK->ce_counter_172__i10/Q
                                          SLICE_R17C4B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
ce_counter[10]                                               NET DELAY           2.617                  9.504  2       
i7_4_lut/B->i7_4_lut/Z                    SLICE_R16C4A       C0_TO_F0_DELAY      0.449                  9.953  1       
n17                                                          NET DELAY           2.485                 12.438  1       
i9_4_lut/A->i9_4_lut/Z                    SLICE_R16C3A       B1_TO_F1_DELAY      0.476                 12.914  1       
n1443                                                        NET DELAY           0.304                 13.218  1       
i6_4_lut_adj_32/C->i6_4_lut_adj_32/Z      SLICE_R16C3B       C0_TO_F0_DELAY      0.476                 13.694  2       
n645                                                         NET DELAY           0.304                 13.998  2       
i1375_2_lut/A->i1375_2_lut/Z              SLICE_R16C3B       C1_TO_F1_DELAY      0.449                 14.447  9       
n347                                                         NET DELAY           3.252                 17.699  9       
{ce_counter_172__i11/SR   ce_counter_172__i12/SR}
                                                             ENDPOINT            0.000                 17.699  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  26      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                172.165  26      
{ce_counter_172__i11/CK   ce_counter_172__i12/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(17.698)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  153.937  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ce_counter_172__i10/Q  (SLICE_R17C4B)
Path End         : {ce_counter_172__i13/SR   ce_counter_172__i14/SR}  (SLICE_R17C4D)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 5
Delay Ratio      : 73.5% (route), 26.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 153.937 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  26      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                  5.499  26      
{ce_counter_172__i9/CK   ce_counter_172__i10/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
ce_counter_172__i10/CK->ce_counter_172__i10/Q
                                          SLICE_R17C4B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
ce_counter[10]                                               NET DELAY           2.617                  9.504  2       
i7_4_lut/B->i7_4_lut/Z                    SLICE_R16C4A       C0_TO_F0_DELAY      0.449                  9.953  1       
n17                                                          NET DELAY           2.485                 12.438  1       
i9_4_lut/A->i9_4_lut/Z                    SLICE_R16C3A       B1_TO_F1_DELAY      0.476                 12.914  1       
n1443                                                        NET DELAY           0.304                 13.218  1       
i6_4_lut_adj_32/C->i6_4_lut_adj_32/Z      SLICE_R16C3B       C0_TO_F0_DELAY      0.476                 13.694  2       
n645                                                         NET DELAY           0.304                 13.998  2       
i1375_2_lut/A->i1375_2_lut/Z              SLICE_R16C3B       C1_TO_F1_DELAY      0.449                 14.447  9       
n347                                                         NET DELAY           3.252                 17.699  9       
{ce_counter_172__i13/SR   ce_counter_172__i14/SR}
                                                             ENDPOINT            0.000                 17.699  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  26      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                172.165  26      
{ce_counter_172__i13/CK   ce_counter_172__i14/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(17.698)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  153.937  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ce_counter_172__i10/Q  (SLICE_R17C4B)
Path End         : ce_100hz_c/D  (SLICE_R13C2B)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 5
Delay Ratio      : 73.4% (route), 26.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 154.282 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  26      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                  5.499  26      
{ce_counter_172__i9/CK   ce_counter_172__i10/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
ce_counter_172__i10/CK->ce_counter_172__i10/Q
                                          SLICE_R17C4B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
ce_counter[10]                                               NET DELAY           2.617                  9.504  2       
i7_4_lut/B->i7_4_lut/Z                    SLICE_R16C4A       C0_TO_F0_DELAY      0.449                  9.953  1       
n17                                                          NET DELAY           2.485                 12.438  1       
i9_4_lut/A->i9_4_lut/Z                    SLICE_R16C3A       B1_TO_F1_DELAY      0.476                 12.914  1       
n1443                                                        NET DELAY           0.304                 13.218  1       
i6_4_lut_adj_32/C->i6_4_lut_adj_32/Z      SLICE_R16C3B       C0_TO_F0_DELAY      0.449                 13.667  2       
n645                                                         NET DELAY           3.542                 17.209  2       
i1_2_lut/B->i1_2_lut/Z                    SLICE_R13C2B       C0_TO_F0_DELAY      0.476                 17.685  1       
n659                                                         NET DELAY           0.000                 17.685  1       
ce_100hz_c/D                                                 ENDPOINT            0.000                 17.685  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  26      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                172.165  26      
ce_100hz_c/CK                                                CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                        -(17.684)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  154.282  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
DSevSeg/DispMux1/DivClk/D                |    1.743 ns 
ce_100hz_c/D                             |    1.743 ns 
ce_counter_172__i8/D                     |    1.913 ns 
ce_counter_172__i9/D                     |    1.913 ns 
ce_counter_172__i10/D                    |    1.913 ns 
ce_counter_172__i11/D                    |    1.913 ns 
ce_counter_172__i12/D                    |    1.913 ns 
ce_counter_172__i13/D                    |    1.913 ns 
ce_counter_172__i14/D                    |    1.913 ns 
ce_counter_172__i15/D                    |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : DSevSeg/DispMux1/DivClk/Q  (SLICE_R15C3A)
Path End         : DSevSeg/DispMux1/DivClk/D  (SLICE_R15C3A)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  27      
DSevSeg/DispMux1/DivClk/CK                                   CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
DSevSeg/DispMux1/DivClk/CK->DSevSeg/DispMux1/DivClk/Q
                                          SLICE_R15C3A       CLK_TO_Q1_DELAY  0.779                  3.863  7       
DSevSeg/DispMux1/En2_c                                       NET DELAY        0.712                  4.575  7       
DSevSeg/DispMux1/i439_4_lut_3_lut/B->DSevSeg/DispMux1/i439_4_lut_3_lut/Z
                                          SLICE_R15C3A       D1_TO_F1_DELAY   0.252                  4.827  1       
DSevSeg/DispMux1/n724                                        NET DELAY        0.000                  4.827  1       
DSevSeg/DispMux1/DivClk/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  27      
DSevSeg/DispMux1/DivClk/CK                                   CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ce_100hz_c/Q  (SLICE_R13C2B)
Path End         : ce_100hz_c/D  (SLICE_R13C2B)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  27      
ce_100hz_c/CK                                                CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
ce_100hz_c/CK->ce_100hz_c/Q               SLICE_R13C2B       CLK_TO_Q0_DELAY  0.779                  3.863  16      
keypad1/ce_100hz                                             NET DELAY        0.712                  4.575  16      
i1_2_lut/A->i1_2_lut/Z                    SLICE_R13C2B       D0_TO_F0_DELAY   0.252                  4.827  1       
n659                                                         NET DELAY        0.000                  4.827  1       
ce_100hz_c/D                                                 ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  27      
ce_100hz_c/CK                                                CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ce_counter_172__i8/Q  (SLICE_R17C4A)
Path End         : ce_counter_172__i8/D  (SLICE_R17C4A)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  27      
{ce_counter_172__i7/CK   ce_counter_172__i8/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
ce_counter_172__i8/CK->ce_counter_172__i8/Q
                                          SLICE_R17C4A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
ce_counter[8]                                                NET DELAY        0.882                  4.745  2       
ce_counter_172_add_4_9/C1->ce_counter_172_add_4_9/S1
                                          SLICE_R17C4A       C1_TO_F1_DELAY   0.252                  4.997  1       
n69[8]                                                       NET DELAY        0.000                  4.997  1       
ce_counter_172__i8/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  27      
{ce_counter_172__i7/CK   ce_counter_172__i8/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ce_counter_172__i9/Q  (SLICE_R17C4B)
Path End         : ce_counter_172__i9/D  (SLICE_R17C4B)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  27      
{ce_counter_172__i9/CK   ce_counter_172__i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
ce_counter_172__i9/CK->ce_counter_172__i9/Q
                                          SLICE_R17C4B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
ce_counter[9]                                                NET DELAY        0.882                  4.745  2       
ce_counter_172_add_4_11/C0->ce_counter_172_add_4_11/S0
                                          SLICE_R17C4B       C0_TO_F0_DELAY   0.252                  4.997  1       
n69[9]                                                       NET DELAY        0.000                  4.997  1       
ce_counter_172__i9/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  27      
{ce_counter_172__i9/CK   ce_counter_172__i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ce_counter_172__i10/Q  (SLICE_R17C4B)
Path End         : ce_counter_172__i10/D  (SLICE_R17C4B)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  27      
{ce_counter_172__i9/CK   ce_counter_172__i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
ce_counter_172__i10/CK->ce_counter_172__i10/Q
                                          SLICE_R17C4B       CLK_TO_Q1_DELAY  0.779                  3.863  2       
ce_counter[10]                                               NET DELAY        0.882                  4.745  2       
ce_counter_172_add_4_11/C1->ce_counter_172_add_4_11/S1
                                          SLICE_R17C4B       C1_TO_F1_DELAY   0.252                  4.997  1       
n69[10]                                                      NET DELAY        0.000                  4.997  1       
ce_counter_172__i10/D                                        ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  27      
{ce_counter_172__i9/CK   ce_counter_172__i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ce_counter_172__i11/Q  (SLICE_R17C4C)
Path End         : ce_counter_172__i11/D  (SLICE_R17C4C)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  27      
{ce_counter_172__i11/CK   ce_counter_172__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
ce_counter_172__i11/CK->ce_counter_172__i11/Q
                                          SLICE_R17C4C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
ce_counter[11]                                               NET DELAY        0.882                  4.745  2       
ce_counter_172_add_4_13/C0->ce_counter_172_add_4_13/S0
                                          SLICE_R17C4C       C0_TO_F0_DELAY   0.252                  4.997  1       
n69[11]                                                      NET DELAY        0.000                  4.997  1       
ce_counter_172__i11/D                                        ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  27      
{ce_counter_172__i11/CK   ce_counter_172__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ce_counter_172__i12/Q  (SLICE_R17C4C)
Path End         : ce_counter_172__i12/D  (SLICE_R17C4C)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  27      
{ce_counter_172__i11/CK   ce_counter_172__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
ce_counter_172__i12/CK->ce_counter_172__i12/Q
                                          SLICE_R17C4C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
ce_counter[12]                                               NET DELAY        0.882                  4.745  2       
ce_counter_172_add_4_13/C1->ce_counter_172_add_4_13/S1
                                          SLICE_R17C4C       C1_TO_F1_DELAY   0.252                  4.997  1       
n69[12]                                                      NET DELAY        0.000                  4.997  1       
ce_counter_172__i12/D                                        ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  27      
{ce_counter_172__i11/CK   ce_counter_172__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ce_counter_172__i13/Q  (SLICE_R17C4D)
Path End         : ce_counter_172__i13/D  (SLICE_R17C4D)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  27      
{ce_counter_172__i13/CK   ce_counter_172__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
ce_counter_172__i13/CK->ce_counter_172__i13/Q
                                          SLICE_R17C4D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
ce_counter[13]                                               NET DELAY        0.882                  4.745  2       
ce_counter_172_add_4_15/C0->ce_counter_172_add_4_15/S0
                                          SLICE_R17C4D       C0_TO_F0_DELAY   0.252                  4.997  1       
n69[13]                                                      NET DELAY        0.000                  4.997  1       
ce_counter_172__i13/D                                        ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  27      
{ce_counter_172__i13/CK   ce_counter_172__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ce_counter_172__i14/Q  (SLICE_R17C4D)
Path End         : ce_counter_172__i14/D  (SLICE_R17C4D)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  27      
{ce_counter_172__i13/CK   ce_counter_172__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
ce_counter_172__i14/CK->ce_counter_172__i14/Q
                                          SLICE_R17C4D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
ce_counter[14]                                               NET DELAY        0.882                  4.745  2       
ce_counter_172_add_4_15/C1->ce_counter_172_add_4_15/S1
                                          SLICE_R17C4D       C1_TO_F1_DELAY   0.252                  4.997  1       
n69[14]                                                      NET DELAY        0.000                  4.997  1       
ce_counter_172__i14/D                                        ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  27      
{ce_counter_172__i13/CK   ce_counter_172__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ce_counter_172__i15/Q  (SLICE_R17C5A)
Path End         : ce_counter_172__i15/D  (SLICE_R17C5A)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  27      
ce_counter_172__i15/CK                                       CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
ce_counter_172__i15/CK->ce_counter_172__i15/Q
                                          SLICE_R17C5A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
ce_counter[15]                                               NET DELAY        0.882                  4.745  2       
ce_counter_172_add_4_17/C0->ce_counter_172_add_4_17/S0
                                          SLICE_R17C5A       C0_TO_F0_DELAY   0.252                  4.997  1       
n69[15]                                                      NET DELAY        0.000                  4.997  1       
ce_counter_172__i15/D                                        ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  27      
ce_counter_172__i15/CK                                       CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



