
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//elfedit_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401120 <.init>:
  401120:	stp	x29, x30, [sp, #-16]!
  401124:	mov	x29, sp
  401128:	bl	401490 <ferror@plt+0x60>
  40112c:	ldp	x29, x30, [sp], #16
  401130:	ret

Disassembly of section .plt:

0000000000401140 <memcpy@plt-0x20>:
  401140:	stp	x16, x30, [sp, #-16]!
  401144:	adrp	x16, 416000 <warn@@Base+0x12f9c>
  401148:	ldr	x17, [x16, #4088]
  40114c:	add	x16, x16, #0xff8
  401150:	br	x17
  401154:	nop
  401158:	nop
  40115c:	nop

0000000000401160 <memcpy@plt>:
  401160:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401164:	ldr	x17, [x16]
  401168:	add	x16, x16, #0x0
  40116c:	br	x17

0000000000401170 <memmove@plt>:
  401170:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401174:	ldr	x17, [x16, #8]
  401178:	add	x16, x16, #0x8
  40117c:	br	x17

0000000000401180 <strtoul@plt>:
  401180:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401184:	ldr	x17, [x16, #16]
  401188:	add	x16, x16, #0x10
  40118c:	br	x17

0000000000401190 <strlen@plt>:
  401190:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401194:	ldr	x17, [x16, #24]
  401198:	add	x16, x16, #0x18
  40119c:	br	x17

00000000004011a0 <exit@plt>:
  4011a0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011a4:	ldr	x17, [x16, #32]
  4011a8:	add	x16, x16, #0x20
  4011ac:	br	x17

00000000004011b0 <sbrk@plt>:
  4011b0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011b4:	ldr	x17, [x16, #40]
  4011b8:	add	x16, x16, #0x28
  4011bc:	br	x17

00000000004011c0 <ftell@plt>:
  4011c0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011c4:	ldr	x17, [x16, #48]
  4011c8:	add	x16, x16, #0x30
  4011cc:	br	x17

00000000004011d0 <fputc@plt>:
  4011d0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011d4:	ldr	x17, [x16, #56]
  4011d8:	add	x16, x16, #0x38
  4011dc:	br	x17

00000000004011e0 <snprintf@plt>:
  4011e0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011e4:	ldr	x17, [x16, #64]
  4011e8:	add	x16, x16, #0x40
  4011ec:	br	x17

00000000004011f0 <fileno@plt>:
  4011f0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011f4:	ldr	x17, [x16, #72]
  4011f8:	add	x16, x16, #0x48
  4011fc:	br	x17

0000000000401200 <fclose@plt>:
  401200:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401204:	ldr	x17, [x16, #80]
  401208:	add	x16, x16, #0x50
  40120c:	br	x17

0000000000401210 <fopen@plt>:
  401210:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401214:	ldr	x17, [x16, #88]
  401218:	add	x16, x16, #0x58
  40121c:	br	x17

0000000000401220 <malloc@plt>:
  401220:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401224:	ldr	x17, [x16, #96]
  401228:	add	x16, x16, #0x60
  40122c:	br	x17

0000000000401230 <strncmp@plt>:
  401230:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401234:	ldr	x17, [x16, #104]
  401238:	add	x16, x16, #0x68
  40123c:	br	x17

0000000000401240 <bindtextdomain@plt>:
  401240:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401244:	ldr	x17, [x16, #112]
  401248:	add	x16, x16, #0x70
  40124c:	br	x17

0000000000401250 <__libc_start_main@plt>:
  401250:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401254:	ldr	x17, [x16, #120]
  401258:	add	x16, x16, #0x78
  40125c:	br	x17

0000000000401260 <calloc@plt>:
  401260:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401264:	ldr	x17, [x16, #128]
  401268:	add	x16, x16, #0x80
  40126c:	br	x17

0000000000401270 <strcasecmp@plt>:
  401270:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401274:	ldr	x17, [x16, #136]
  401278:	add	x16, x16, #0x88
  40127c:	br	x17

0000000000401280 <realloc@plt>:
  401280:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401284:	ldr	x17, [x16, #144]
  401288:	add	x16, x16, #0x90
  40128c:	br	x17

0000000000401290 <rewind@plt>:
  401290:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401294:	ldr	x17, [x16, #152]
  401298:	add	x16, x16, #0x98
  40129c:	br	x17

00000000004012a0 <getc@plt>:
  4012a0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012a4:	ldr	x17, [x16, #160]
  4012a8:	add	x16, x16, #0xa0
  4012ac:	br	x17

00000000004012b0 <strdup@plt>:
  4012b0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012b4:	ldr	x17, [x16, #168]
  4012b8:	add	x16, x16, #0xa8
  4012bc:	br	x17

00000000004012c0 <strerror@plt>:
  4012c0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012c4:	ldr	x17, [x16, #176]
  4012c8:	add	x16, x16, #0xb0
  4012cc:	br	x17

00000000004012d0 <__gmon_start__@plt>:
  4012d0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012d4:	ldr	x17, [x16, #184]
  4012d8:	add	x16, x16, #0xb8
  4012dc:	br	x17

00000000004012e0 <fseek@plt>:
  4012e0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012e4:	ldr	x17, [x16, #192]
  4012e8:	add	x16, x16, #0xc0
  4012ec:	br	x17

00000000004012f0 <abort@plt>:
  4012f0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012f4:	ldr	x17, [x16, #200]
  4012f8:	add	x16, x16, #0xc8
  4012fc:	br	x17

0000000000401300 <fread_unlocked@plt>:
  401300:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401304:	ldr	x17, [x16, #208]
  401308:	add	x16, x16, #0xd0
  40130c:	br	x17

0000000000401310 <textdomain@plt>:
  401310:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401314:	ldr	x17, [x16, #216]
  401318:	add	x16, x16, #0xd8
  40131c:	br	x17

0000000000401320 <getopt_long@plt>:
  401320:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401324:	ldr	x17, [x16, #224]
  401328:	add	x16, x16, #0xe0
  40132c:	br	x17

0000000000401330 <strcmp@plt>:
  401330:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401334:	ldr	x17, [x16, #232]
  401338:	add	x16, x16, #0xe8
  40133c:	br	x17

0000000000401340 <mmap@plt>:
  401340:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401344:	ldr	x17, [x16, #240]
  401348:	add	x16, x16, #0xf0
  40134c:	br	x17

0000000000401350 <fread@plt>:
  401350:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401354:	ldr	x17, [x16, #248]
  401358:	add	x16, x16, #0xf8
  40135c:	br	x17

0000000000401360 <free@plt>:
  401360:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401364:	ldr	x17, [x16, #256]
  401368:	add	x16, x16, #0x100
  40136c:	br	x17

0000000000401370 <fwrite@plt>:
  401370:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401374:	ldr	x17, [x16, #264]
  401378:	add	x16, x16, #0x108
  40137c:	br	x17

0000000000401380 <munmap@plt>:
  401380:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401384:	ldr	x17, [x16, #272]
  401388:	add	x16, x16, #0x110
  40138c:	br	x17

0000000000401390 <fflush@plt>:
  401390:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401394:	ldr	x17, [x16, #280]
  401398:	add	x16, x16, #0x118
  40139c:	br	x17

00000000004013a0 <__fxstat@plt>:
  4013a0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013a4:	ldr	x17, [x16, #288]
  4013a8:	add	x16, x16, #0x120
  4013ac:	br	x17

00000000004013b0 <dcgettext@plt>:
  4013b0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013b4:	ldr	x17, [x16, #296]
  4013b8:	add	x16, x16, #0x128
  4013bc:	br	x17

00000000004013c0 <vfprintf@plt>:
  4013c0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013c4:	ldr	x17, [x16, #304]
  4013c8:	add	x16, x16, #0x130
  4013cc:	br	x17

00000000004013d0 <printf@plt>:
  4013d0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013d4:	ldr	x17, [x16, #312]
  4013d8:	add	x16, x16, #0x138
  4013dc:	br	x17

00000000004013e0 <__assert_fail@plt>:
  4013e0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013e4:	ldr	x17, [x16, #320]
  4013e8:	add	x16, x16, #0x140
  4013ec:	br	x17

00000000004013f0 <__errno_location@plt>:
  4013f0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013f4:	ldr	x17, [x16, #328]
  4013f8:	add	x16, x16, #0x148
  4013fc:	br	x17

0000000000401400 <__xstat@plt>:
  401400:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401404:	ldr	x17, [x16, #336]
  401408:	add	x16, x16, #0x150
  40140c:	br	x17

0000000000401410 <fprintf@plt>:
  401410:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401414:	ldr	x17, [x16, #344]
  401418:	add	x16, x16, #0x158
  40141c:	br	x17

0000000000401420 <setlocale@plt>:
  401420:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401424:	ldr	x17, [x16, #352]
  401428:	add	x16, x16, #0x160
  40142c:	br	x17

0000000000401430 <ferror@plt>:
  401430:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401434:	ldr	x17, [x16, #360]
  401438:	add	x16, x16, #0x168
  40143c:	br	x17

Disassembly of section .text:

0000000000401440 <error@@Base-0x1b60>:
  401440:	mov	x29, #0x0                   	// #0
  401444:	mov	x30, #0x0                   	// #0
  401448:	mov	x5, x0
  40144c:	ldr	x1, [sp]
  401450:	add	x2, sp, #0x8
  401454:	mov	x6, sp
  401458:	movz	x0, #0x0, lsl #48
  40145c:	movk	x0, #0x0, lsl #32
  401460:	movk	x0, #0x40, lsl #16
  401464:	movk	x0, #0x154c
  401468:	movz	x3, #0x0, lsl #48
  40146c:	movk	x3, #0x0, lsl #32
  401470:	movk	x3, #0x40, lsl #16
  401474:	movk	x3, #0x4b28
  401478:	movz	x4, #0x0, lsl #48
  40147c:	movk	x4, #0x0, lsl #32
  401480:	movk	x4, #0x40, lsl #16
  401484:	movk	x4, #0x4ba8
  401488:	bl	401250 <__libc_start_main@plt>
  40148c:	bl	4012f0 <abort@plt>
  401490:	adrp	x0, 416000 <warn@@Base+0x12f9c>
  401494:	ldr	x0, [x0, #4064]
  401498:	cbz	x0, 4014a0 <ferror@plt+0x70>
  40149c:	b	4012d0 <__gmon_start__@plt>
  4014a0:	ret
  4014a4:	nop
  4014a8:	adrp	x0, 417000 <warn@@Base+0x13f9c>
  4014ac:	add	x0, x0, #0x310
  4014b0:	adrp	x1, 417000 <warn@@Base+0x13f9c>
  4014b4:	add	x1, x1, #0x310
  4014b8:	cmp	x1, x0
  4014bc:	b.eq	4014d4 <ferror@plt+0xa4>  // b.none
  4014c0:	adrp	x1, 404000 <warn@@Base+0xf9c>
  4014c4:	ldr	x1, [x1, #3016]
  4014c8:	cbz	x1, 4014d4 <ferror@plt+0xa4>
  4014cc:	mov	x16, x1
  4014d0:	br	x16
  4014d4:	ret
  4014d8:	adrp	x0, 417000 <warn@@Base+0x13f9c>
  4014dc:	add	x0, x0, #0x310
  4014e0:	adrp	x1, 417000 <warn@@Base+0x13f9c>
  4014e4:	add	x1, x1, #0x310
  4014e8:	sub	x1, x1, x0
  4014ec:	lsr	x2, x1, #63
  4014f0:	add	x1, x2, x1, asr #3
  4014f4:	cmp	xzr, x1, asr #1
  4014f8:	asr	x1, x1, #1
  4014fc:	b.eq	401514 <ferror@plt+0xe4>  // b.none
  401500:	adrp	x2, 404000 <warn@@Base+0xf9c>
  401504:	ldr	x2, [x2, #3024]
  401508:	cbz	x2, 401514 <ferror@plt+0xe4>
  40150c:	mov	x16, x2
  401510:	br	x16
  401514:	ret
  401518:	stp	x29, x30, [sp, #-32]!
  40151c:	mov	x29, sp
  401520:	str	x19, [sp, #16]
  401524:	adrp	x19, 417000 <warn@@Base+0x13f9c>
  401528:	ldrb	w0, [x19, #824]
  40152c:	cbnz	w0, 40153c <ferror@plt+0x10c>
  401530:	bl	4014a8 <ferror@plt+0x78>
  401534:	mov	w0, #0x1                   	// #1
  401538:	strb	w0, [x19, #824]
  40153c:	ldr	x19, [sp, #16]
  401540:	ldp	x29, x30, [sp], #32
  401544:	ret
  401548:	b	4014d8 <ferror@plt+0xa8>
  40154c:	sub	sp, sp, #0x170
  401550:	stp	x20, x19, [sp, #352]
  401554:	adrp	x19, 405000 <warn@@Base+0x1f9c>
  401558:	add	x19, x19, #0x7b2
  40155c:	str	w0, [sp, #124]
  401560:	str	x1, [sp, #112]
  401564:	mov	w0, #0x5                   	// #5
  401568:	mov	x1, x19
  40156c:	stp	x29, x30, [sp, #272]
  401570:	stp	x28, x27, [sp, #288]
  401574:	stp	x26, x25, [sp, #304]
  401578:	stp	x24, x23, [sp, #320]
  40157c:	stp	x22, x21, [sp, #336]
  401580:	add	x29, sp, #0x110
  401584:	bl	401420 <setlocale@plt>
  401588:	mov	w0, wzr
  40158c:	mov	x1, x19
  401590:	bl	401420 <setlocale@plt>
  401594:	adrp	x19, 404000 <warn@@Base+0xf9c>
  401598:	add	x19, x19, #0xd50
  40159c:	adrp	x1, 404000 <warn@@Base+0xf9c>
  4015a0:	add	x1, x1, #0xd59
  4015a4:	mov	x0, x19
  4015a8:	bl	401240 <bindtextdomain@plt>
  4015ac:	mov	x0, x19
  4015b0:	bl	401310 <textdomain@plt>
  4015b4:	add	x0, sp, #0x7c
  4015b8:	add	x1, sp, #0x70
  4015bc:	bl	40454c <warn@@Base+0x14e8>
  4015c0:	adrp	x19, 404000 <warn@@Base+0xf9c>
  4015c4:	adrp	x20, 417000 <warn@@Base+0x13f9c>
  4015c8:	adrp	x24, 404000 <warn@@Base+0xf9c>
  4015cc:	adrp	x21, 404000 <warn@@Base+0xf9c>
  4015d0:	adrp	x25, 417000 <warn@@Base+0x13f9c>
  4015d4:	adrp	x22, 404000 <warn@@Base+0xf9c>
  4015d8:	add	x19, x19, #0xd6b
  4015dc:	add	x20, x20, #0x1a8
  4015e0:	add	x24, x24, #0xbd8
  4015e4:	adrp	x27, 417000 <warn@@Base+0x13f9c>
  4015e8:	adrp	x28, 417000 <warn@@Base+0x13f9c>
  4015ec:	adrp	x26, 417000 <warn@@Base+0x13f9c>
  4015f0:	add	x21, x21, #0xebb
  4015f4:	add	x25, x25, #0x340
  4015f8:	add	x22, x22, #0xebf
  4015fc:	ldr	w0, [sp, #124]
  401600:	ldr	x1, [sp, #112]
  401604:	mov	x2, x19
  401608:	mov	x3, x20
  40160c:	mov	x4, xzr
  401610:	bl	401320 <getopt_long@plt>
  401614:	sub	w8, w0, #0x68
  401618:	cmp	w8, #0x35
  40161c:	b.hi	4017e0 <ferror@plt+0x3b0>  // b.pmore
  401620:	adr	x9, 401630 <ferror@plt+0x200>
  401624:	ldrh	w10, [x24, x8, lsl #1]
  401628:	add	x9, x9, x10, lsl #2
  40162c:	br	x9
  401630:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  401634:	ldr	x0, [x8, #384]
  401638:	bl	402f48 <ferror@plt+0x1b18>
  40163c:	b	4015fc <ferror@plt+0x1cc>
  401640:	ldr	x23, [x27, #792]
  401644:	mov	x1, x21
  401648:	mov	x0, x23
  40164c:	bl	401270 <strcasecmp@plt>
  401650:	cbz	w0, 401788 <ferror@plt+0x358>
  401654:	mov	x0, x23
  401658:	mov	x1, x22
  40165c:	bl	401270 <strcasecmp@plt>
  401660:	cbnz	w0, 401fe0 <ferror@plt+0xbb0>
  401664:	mov	w8, #0x2                   	// #2
  401668:	b	40178c <ferror@plt+0x35c>
  40166c:	ldr	x0, [x27, #792]
  401670:	bl	402210 <ferror@plt+0xde0>
  401674:	str	w0, [x28, #416]
  401678:	tbz	w0, #31, 4015fc <ferror@plt+0x1cc>
  40167c:	b	401ffc <ferror@plt+0xbcc>
  401680:	ldr	x0, [x27, #792]
  401684:	bl	402210 <ferror@plt+0xde0>
  401688:	str	w0, [x26, #420]
  40168c:	tbz	w0, #31, 4015fc <ferror@plt+0x1cc>
  401690:	b	401ffc <ferror@plt+0xbcc>
  401694:	ldr	x0, [x27, #792]
  401698:	bl	402044 <ferror@plt+0xc14>
  40169c:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  4016a0:	str	w0, [x8, #392]
  4016a4:	tbnz	w0, #31, 401ffc <ferror@plt+0xbcc>
  4016a8:	cmp	w0, #0x3d
  4016ac:	b.gt	401774 <ferror@plt+0x344>
  4016b0:	cbz	w0, 4017d0 <ferror@plt+0x3a0>
  4016b4:	cmp	w0, #0x3
  4016b8:	mov	w8, #0x1                   	// #1
  4016bc:	b.eq	4017d4 <ferror@plt+0x3a4>  // b.none
  4016c0:	cmp	w0, #0x6
  4016c4:	b.eq	4017d4 <ferror@plt+0x3a4>  // b.none
  4016c8:	b	4017d0 <ferror@plt+0x3a0>
  4016cc:	ldr	x0, [x27, #792]
  4016d0:	bl	402044 <ferror@plt+0xc14>
  4016d4:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  4016d8:	str	w0, [x8, #400]
  4016dc:	tbnz	w0, #31, 401ffc <ferror@plt+0xbcc>
  4016e0:	cmp	w0, #0x3d
  4016e4:	b.gt	401760 <ferror@plt+0x330>
  4016e8:	cbz	w0, 4017bc <ferror@plt+0x38c>
  4016ec:	cmp	w0, #0x3
  4016f0:	mov	w8, #0x1                   	// #1
  4016f4:	b.eq	4017c0 <ferror@plt+0x390>  // b.none
  4016f8:	cmp	w0, #0x6
  4016fc:	b.eq	4017c0 <ferror@plt+0x390>  // b.none
  401700:	b	4017bc <ferror@plt+0x38c>
  401704:	ldr	x0, [x27, #792]
  401708:	bl	402158 <ferror@plt+0xd28>
  40170c:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  401710:	str	w0, [x8, #408]
  401714:	tbz	w0, #31, 4015fc <ferror@plt+0x1cc>
  401718:	b	401ffc <ferror@plt+0xbcc>
  40171c:	ldr	x0, [x27, #792]
  401720:	bl	402158 <ferror@plt+0xd28>
  401724:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  401728:	str	w0, [x8, #412]
  40172c:	tbz	w0, #31, 4015fc <ferror@plt+0x1cc>
  401730:	b	401ffc <ferror@plt+0xbcc>
  401734:	ldr	x23, [x27, #792]
  401738:	mov	x1, x21
  40173c:	mov	x0, x23
  401740:	bl	401270 <strcasecmp@plt>
  401744:	cbz	w0, 4017a0 <ferror@plt+0x370>
  401748:	mov	x0, x23
  40174c:	mov	x1, x22
  401750:	bl	401270 <strcasecmp@plt>
  401754:	cbnz	w0, 401fe0 <ferror@plt+0xbb0>
  401758:	mov	w8, #0x2                   	// #2
  40175c:	b	4017a4 <ferror@plt+0x374>
  401760:	sub	w8, w0, #0xb4
  401764:	cmp	w8, #0x2
  401768:	b.cs	4017b8 <ferror@plt+0x388>  // b.hs, b.nlast
  40176c:	mov	w8, #0x2                   	// #2
  401770:	b	4017c0 <ferror@plt+0x390>
  401774:	sub	w8, w0, #0xb4
  401778:	cmp	w8, #0x2
  40177c:	b.cs	4017cc <ferror@plt+0x39c>  // b.hs, b.nlast
  401780:	mov	w8, #0x2                   	// #2
  401784:	b	4017d4 <ferror@plt+0x3a4>
  401788:	mov	w8, #0x1                   	// #1
  40178c:	ldp	w9, w10, [x25]
  401790:	orr	w9, w9, w8
  401794:	bic	w8, w10, w8
  401798:	stp	w9, w8, [x25]
  40179c:	b	4015fc <ferror@plt+0x1cc>
  4017a0:	mov	w8, #0x1                   	// #1
  4017a4:	ldp	w10, w9, [x25]
  4017a8:	orr	w9, w9, w8
  4017ac:	bic	w8, w10, w8
  4017b0:	stp	w8, w9, [x25]
  4017b4:	b	4015fc <ferror@plt+0x1cc>
  4017b8:	cmp	w0, #0x3e
  4017bc:	mov	w8, #0x3                   	// #3
  4017c0:	adrp	x9, 417000 <warn@@Base+0x13f9c>
  4017c4:	str	w8, [x9, #404]
  4017c8:	b	4015fc <ferror@plt+0x1cc>
  4017cc:	cmp	w0, #0x3e
  4017d0:	mov	w8, #0x3                   	// #3
  4017d4:	adrp	x9, 417000 <warn@@Base+0x13f9c>
  4017d8:	str	w8, [x9, #396]
  4017dc:	b	4015fc <ferror@plt+0x1cc>
  4017e0:	cmn	w0, #0x1
  4017e4:	b.ne	402024 <ferror@plt+0xbf4>  // b.any
  4017e8:	adrp	x23, 417000 <warn@@Base+0x13f9c>
  4017ec:	ldr	w8, [x23, #800]
  4017f0:	ldr	w9, [sp, #124]
  4017f4:	cmp	w8, w9
  4017f8:	b.eq	402024 <ferror@plt+0xbf4>  // b.none
  4017fc:	adrp	x10, 417000 <warn@@Base+0x13f9c>
  401800:	add	x10, x10, #0x190
  401804:	ldr	w11, [x10, #20]
  401808:	cmn	w11, #0x1
  40180c:	b.ne	401830 <ferror@plt+0x400>  // b.any
  401810:	ldp	w11, w12, [x25]
  401814:	orr	w11, w12, w11
  401818:	cbnz	w11, 401830 <ferror@plt+0x400>
  40181c:	ldr	w11, [x10]
  401820:	ldr	w10, [x10, #12]
  401824:	and	w10, w10, w11
  401828:	cmn	w10, #0x1
  40182c:	b.eq	402024 <ferror@plt+0xbf4>  // b.none
  401830:	cmp	w8, w9
  401834:	b.ge	401fd8 <ferror@plt+0xba8>  // b.tcont
  401838:	adrp	x26, 405000 <warn@@Base+0x1f9c>
  40183c:	mov	w19, wzr
  401840:	add	x26, x26, #0x274
  401844:	adrp	x22, 417000 <warn@@Base+0x13f9c>
  401848:	adrp	x21, 417000 <warn@@Base+0x13f9c>
  40184c:	b	401884 <ferror@plt+0x454>
  401850:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  401854:	mov	w2, #0x5                   	// #5
  401858:	mov	x0, xzr
  40185c:	add	x1, x1, #0x2ba
  401860:	bl	4013b0 <dcgettext@plt>
  401864:	mov	x1, x24
  401868:	bl	402fa0 <error@@Base>
  40186c:	mov	w28, #0x1                   	// #1
  401870:	ldr	w8, [x23, #800]
  401874:	ldr	w9, [sp, #124]
  401878:	orr	w19, w28, w19
  40187c:	cmp	w8, w9
  401880:	b.ge	402000 <ferror@plt+0xbd0>  // b.tcont
  401884:	ldr	x9, [sp, #112]
  401888:	add	w10, w8, #0x1
  40188c:	str	w10, [x23, #800]
  401890:	add	x2, sp, #0x88
  401894:	ldr	x24, [x9, w8, sxtw #3]
  401898:	mov	w0, wzr
  40189c:	mov	x1, x24
  4018a0:	bl	401400 <__xstat@plt>
  4018a4:	tbnz	w0, #31, 401ad8 <ferror@plt+0x6a8>
  4018a8:	ldr	w8, [sp, #152]
  4018ac:	and	w8, w8, #0xf000
  4018b0:	cmp	w8, #0x8, lsl #12
  4018b4:	b.ne	401850 <ferror@plt+0x420>  // b.any
  4018b8:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  4018bc:	mov	x0, x24
  4018c0:	add	x1, x1, #0x215
  4018c4:	bl	401210 <fopen@plt>
  4018c8:	cbz	x0, 401b34 <ferror@plt+0x704>
  4018cc:	mov	x27, x0
  4018d0:	add	x0, sp, #0x80
  4018d4:	mov	w1, #0x8                   	// #8
  4018d8:	mov	w2, #0x1                   	// #1
  4018dc:	mov	x3, x27
  4018e0:	bl	401350 <fread@plt>
  4018e4:	cmp	x0, #0x1
  4018e8:	b.ne	401b44 <ferror@plt+0x714>  // b.any
  4018ec:	ldr	x8, [sp, #128]
  4018f0:	mov	x9, #0x3c21                	// #15393
  4018f4:	movk	x9, #0x7261, lsl #16
  4018f8:	movk	x9, #0x6863, lsl #32
  4018fc:	movk	x9, #0xa3e, lsl #48
  401900:	cmp	x8, x9
  401904:	b.eq	401b6c <ferror@plt+0x73c>  // b.none
  401908:	ldr	x8, [sp, #128]
  40190c:	mov	x9, #0x3c21                	// #15393
  401910:	movk	x9, #0x6874, lsl #16
  401914:	movk	x9, #0x6e69, lsl #32
  401918:	movk	x9, #0xa3e, lsl #48
  40191c:	cmp	x8, x9
  401920:	b.eq	401b7c <ferror@plt+0x74c>  // b.none
  401924:	mov	x0, x27
  401928:	bl	401290 <rewind@plt>
  40192c:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  401930:	mov	x0, x24
  401934:	mov	x1, x27
  401938:	str	xzr, [x8, #840]
  40193c:	bl	402898 <ferror@plt+0x1468>
  401940:	mov	w28, w0
  401944:	cbnz	w0, 401b90 <ferror@plt+0x760>
  401948:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  40194c:	ldrh	w8, [x8, #1024]
  401950:	and	w8, w8, #0xfffe
  401954:	cmp	w8, #0x2
  401958:	b.ne	401b9c <ferror@plt+0x76c>  // b.any
  40195c:	ldp	w8, w9, [x25]
  401960:	orr	w8, w9, w8
  401964:	cbz	w8, 401b9c <ferror@plt+0x76c>
  401968:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  40196c:	ldrh	w8, [x8, #1026]
  401970:	cmp	w8, #0x3
  401974:	b.eq	401980 <ferror@plt+0x550>  // b.none
  401978:	cmp	w8, #0x3e
  40197c:	b.ne	401ba4 <ferror@plt+0x774>  // b.any
  401980:	mov	x0, x27
  401984:	bl	4011f0 <fileno@plt>
  401988:	mov	w1, w0
  40198c:	add	x2, sp, #0x88
  401990:	mov	w0, wzr
  401994:	bl	4013a0 <__fxstat@plt>
  401998:	tbnz	w0, #31, 401bb8 <ferror@plt+0x788>
  40199c:	ldr	x20, [sp, #184]
  4019a0:	mov	x0, x27
  4019a4:	bl	4011f0 <fileno@plt>
  4019a8:	mov	w4, w0
  4019ac:	mov	w2, #0x3                   	// #3
  4019b0:	mov	w3, #0x1                   	// #1
  4019b4:	mov	x0, xzr
  4019b8:	mov	x1, x20
  4019bc:	mov	x5, xzr
  4019c0:	bl	401340 <mmap@plt>
  4019c4:	cmn	x0, #0x1
  4019c8:	b.eq	401bdc <ferror@plt+0x7ac>  // b.none
  4019cc:	adrp	x20, 417000 <warn@@Base+0x13f9c>
  4019d0:	add	x20, x20, #0x3cc
  4019d4:	ldr	w8, [x20, #64]
  4019d8:	mov	x28, x0
  4019dc:	lsl	x0, x8, #6
  4019e0:	bl	404a2c <warn@@Base+0x19c8>
  4019e4:	ldrb	w9, [x20]
  4019e8:	ldur	x8, [x20, #20]
  4019ec:	str	x28, [sp, #64]
  4019f0:	str	x0, [sp, #32]
  4019f4:	cmp	w9, #0x1
  4019f8:	b.ne	401c00 <ferror@plt+0x7d0>  // b.any
  4019fc:	ldr	w9, [x22, #1036]
  401a00:	cbz	w9, 401cfc <ferror@plt+0x8cc>
  401a04:	add	x8, x28, x8
  401a08:	mov	x20, xzr
  401a0c:	add	x28, x8, #0x1c
  401a10:	add	x26, x0, #0x20
  401a14:	mov	x25, x21
  401a18:	ldr	x8, [x25, #1064]
  401a1c:	sub	x0, x28, #0x1c
  401a20:	mov	w1, #0x4                   	// #4
  401a24:	blr	x8
  401a28:	ldr	x8, [x25, #1064]
  401a2c:	stur	x0, [x26, #-32]
  401a30:	sub	x0, x28, #0x18
  401a34:	mov	w1, #0x4                   	// #4
  401a38:	blr	x8
  401a3c:	ldr	x8, [x25, #1064]
  401a40:	stur	x0, [x26, #-16]
  401a44:	sub	x0, x28, #0x14
  401a48:	mov	w1, #0x4                   	// #4
  401a4c:	blr	x8
  401a50:	ldr	x8, [x25, #1064]
  401a54:	stur	x0, [x26, #-8]
  401a58:	sub	x0, x28, #0x10
  401a5c:	mov	w1, #0x4                   	// #4
  401a60:	blr	x8
  401a64:	ldr	x8, [x25, #1064]
  401a68:	str	x0, [x26]
  401a6c:	sub	x0, x28, #0xc
  401a70:	mov	w1, #0x4                   	// #4
  401a74:	blr	x8
  401a78:	ldr	x8, [x25, #1064]
  401a7c:	str	x0, [x26, #8]
  401a80:	sub	x0, x28, #0x8
  401a84:	mov	w1, #0x4                   	// #4
  401a88:	blr	x8
  401a8c:	ldr	x8, [x25, #1064]
  401a90:	str	x0, [x26, #16]
  401a94:	sub	x0, x28, #0x4
  401a98:	mov	w1, #0x4                   	// #4
  401a9c:	blr	x8
  401aa0:	ldr	x8, [x25, #1064]
  401aa4:	stur	x0, [x26, #-24]
  401aa8:	mov	w1, #0x4                   	// #4
  401aac:	mov	x0, x28
  401ab0:	blr	x8
  401ab4:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  401ab8:	ldr	w8, [x8, #1036]
  401abc:	add	x20, x20, #0x1
  401ac0:	str	x0, [x26, #24]
  401ac4:	add	x28, x28, #0x20
  401ac8:	cmp	x20, x8
  401acc:	add	x26, x26, #0x40
  401ad0:	b.cc	401a18 <ferror@plt+0x5e8>  // b.lo, b.ul, b.last
  401ad4:	b	401cd8 <ferror@plt+0x8a8>
  401ad8:	bl	4013f0 <__errno_location@plt>
  401adc:	ldr	w8, [x0]
  401ae0:	cmp	w8, #0x2
  401ae4:	b.ne	401af8 <ferror@plt+0x6c8>  // b.any
  401ae8:	mov	w2, #0x5                   	// #5
  401aec:	mov	x0, xzr
  401af0:	mov	x1, x26
  401af4:	b	401860 <ferror@plt+0x430>
  401af8:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  401afc:	mov	x20, x0
  401b00:	mov	w2, #0x5                   	// #5
  401b04:	mov	x0, xzr
  401b08:	add	x1, x1, #0x288
  401b0c:	bl	4013b0 <dcgettext@plt>
  401b10:	ldr	w8, [x20]
  401b14:	mov	x20, x0
  401b18:	mov	w0, w8
  401b1c:	bl	4012c0 <strerror@plt>
  401b20:	mov	x2, x0
  401b24:	mov	x0, x20
  401b28:	mov	x1, x24
  401b2c:	bl	402fa0 <error@@Base>
  401b30:	b	40186c <ferror@plt+0x43c>
  401b34:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  401b38:	mov	w2, #0x5                   	// #5
  401b3c:	add	x1, x1, #0x219
  401b40:	b	401860 <ferror@plt+0x430>
  401b44:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  401b48:	mov	w2, #0x5                   	// #5
  401b4c:	mov	x0, xzr
  401b50:	add	x1, x1, #0x23a
  401b54:	bl	4013b0 <dcgettext@plt>
  401b58:	mov	x1, x24
  401b5c:	bl	402fa0 <error@@Base>
  401b60:	mov	x0, x27
  401b64:	bl	401200 <fclose@plt>
  401b68:	b	40186c <ferror@plt+0x43c>
  401b6c:	mov	x0, x24
  401b70:	mov	x1, x27
  401b74:	mov	w2, wzr
  401b78:	b	401b88 <ferror@plt+0x758>
  401b7c:	mov	w2, #0x1                   	// #1
  401b80:	mov	x0, x24
  401b84:	mov	x1, x27
  401b88:	bl	402530 <ferror@plt+0x1100>
  401b8c:	mov	w28, w0
  401b90:	mov	x0, x27
  401b94:	bl	401200 <fclose@plt>
  401b98:	b	401870 <ferror@plt+0x440>
  401b9c:	mov	w28, wzr
  401ba0:	b	401b90 <ferror@plt+0x760>
  401ba4:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  401ba8:	mov	w2, #0x5                   	// #5
  401bac:	mov	x0, xzr
  401bb0:	add	x1, x1, #0x4ed
  401bb4:	b	401bec <ferror@plt+0x7bc>
  401bb8:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  401bbc:	mov	w2, #0x5                   	// #5
  401bc0:	mov	x0, xzr
  401bc4:	add	x1, x1, #0x512
  401bc8:	bl	4013b0 <dcgettext@plt>
  401bcc:	mov	x1, x24
  401bd0:	bl	402fa0 <error@@Base>
  401bd4:	mov	w28, #0x1                   	// #1
  401bd8:	b	401b90 <ferror@plt+0x760>
  401bdc:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  401be0:	mov	w2, #0x5                   	// #5
  401be4:	mov	x0, xzr
  401be8:	add	x1, x1, #0x526
  401bec:	bl	4013b0 <dcgettext@plt>
  401bf0:	mov	x1, x24
  401bf4:	bl	402fa0 <error@@Base>
  401bf8:	mov	w28, wzr
  401bfc:	b	401b90 <ferror@plt+0x760>
  401c00:	ldr	w9, [x22, #1036]
  401c04:	cbz	w9, 401cfc <ferror@plt+0x8cc>
  401c08:	add	x8, x28, x8
  401c0c:	mov	x20, xzr
  401c10:	add	x28, x8, #0x30
  401c14:	add	x26, x0, #0x20
  401c18:	mov	x25, x21
  401c1c:	ldr	x8, [x25, #1064]
  401c20:	sub	x0, x28, #0x30
  401c24:	mov	w1, #0x4                   	// #4
  401c28:	blr	x8
  401c2c:	ldr	x8, [x25, #1064]
  401c30:	stur	x0, [x26, #-32]
  401c34:	sub	x0, x28, #0x28
  401c38:	mov	w1, #0x8                   	// #8
  401c3c:	blr	x8
  401c40:	ldr	x8, [x25, #1064]
  401c44:	stur	x0, [x26, #-16]
  401c48:	sub	x0, x28, #0x20
  401c4c:	mov	w1, #0x8                   	// #8
  401c50:	blr	x8
  401c54:	ldr	x8, [x25, #1064]
  401c58:	stur	x0, [x26, #-8]
  401c5c:	sub	x0, x28, #0x18
  401c60:	mov	w1, #0x8                   	// #8
  401c64:	blr	x8
  401c68:	ldr	x8, [x25, #1064]
  401c6c:	str	x0, [x26]
  401c70:	sub	x0, x28, #0x10
  401c74:	mov	w1, #0x8                   	// #8
  401c78:	blr	x8
  401c7c:	ldr	x8, [x25, #1064]
  401c80:	str	x0, [x26, #8]
  401c84:	sub	x0, x28, #0x8
  401c88:	mov	w1, #0x8                   	// #8
  401c8c:	blr	x8
  401c90:	ldr	x8, [x25, #1064]
  401c94:	str	x0, [x26, #16]
  401c98:	sub	x0, x28, #0x2c
  401c9c:	mov	w1, #0x4                   	// #4
  401ca0:	blr	x8
  401ca4:	ldr	x8, [x25, #1064]
  401ca8:	stur	x0, [x26, #-24]
  401cac:	mov	w1, #0x8                   	// #8
  401cb0:	mov	x0, x28
  401cb4:	blr	x8
  401cb8:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  401cbc:	ldr	w8, [x8, #1036]
  401cc0:	add	x20, x20, #0x1
  401cc4:	str	x0, [x26, #24]
  401cc8:	add	x28, x28, #0x38
  401ccc:	cmp	x20, x8
  401cd0:	add	x26, x26, #0x40
  401cd4:	b.cc	401c1c <ferror@plt+0x7ec>  // b.lo, b.ul, b.last
  401cd8:	ldr	x11, [sp, #64]
  401cdc:	adrp	x26, 405000 <warn@@Base+0x1f9c>
  401ce0:	adrp	x25, 417000 <warn@@Base+0x13f9c>
  401ce4:	add	x26, x26, #0x274
  401ce8:	add	x25, x25, #0x340
  401cec:	cbz	w8, 401d0c <ferror@plt+0x8dc>
  401cf0:	ldr	x0, [sp, #32]
  401cf4:	mov	x12, xzr
  401cf8:	b	401d40 <ferror@plt+0x910>
  401cfc:	adrp	x25, 417000 <warn@@Base+0x13f9c>
  401d00:	mov	w28, wzr
  401d04:	add	x25, x25, #0x340
  401d08:	b	401fbc <ferror@plt+0xb8c>
  401d0c:	mov	w28, wzr
  401d10:	b	401fb8 <ferror@plt+0xb88>
  401d14:	ldr	w8, [x22, #1036]
  401d18:	ldr	x11, [sp, #64]
  401d1c:	ldr	x0, [sp, #32]
  401d20:	ldr	x12, [sp, #8]
  401d24:	adrp	x26, 405000 <warn@@Base+0x1f9c>
  401d28:	adrp	x25, 417000 <warn@@Base+0x13f9c>
  401d2c:	add	x26, x26, #0x274
  401d30:	add	x25, x25, #0x340
  401d34:	add	x12, x12, #0x1
  401d38:	cmp	x12, w8, uxtw
  401d3c:	b.cs	401fd0 <ferror@plt+0xba0>  // b.hs, b.nlast
  401d40:	lsl	x9, x12, #6
  401d44:	ldr	x9, [x0, x9]
  401d48:	cmp	x9, #0x4
  401d4c:	b.ne	401d34 <ferror@plt+0x904>  // b.any
  401d50:	add	x10, x0, x12, lsl #6
  401d54:	ldr	x9, [x10, #40]
  401d58:	cmp	x9, #0x1
  401d5c:	b.lt	401d34 <ferror@plt+0x904>  // b.tstop
  401d60:	ldr	x8, [x10, #16]
  401d64:	ldr	x10, [x10, #56]
  401d68:	add	x25, x11, x8
  401d6c:	sub	x8, x10, #0x1
  401d70:	str	x8, [sp, #96]
  401d74:	add	x8, x10, #0xb
  401d78:	str	x8, [sp, #24]
  401d7c:	add	x8, x25, x9
  401d80:	str	x8, [sp, #48]
  401d84:	add	x8, x9, x25
  401d88:	str	x8, [sp, #80]
  401d8c:	neg	x8, x10
  401d90:	stp	x12, x10, [sp, #8]
  401d94:	str	x8, [sp, #104]
  401d98:	b	401dc8 <ferror@plt+0x998>
  401d9c:	ldr	x8, [sp, #96]
  401da0:	ldr	x9, [sp, #56]
  401da4:	add	x8, x9, x8
  401da8:	ldr	x9, [sp, #88]
  401dac:	add	x8, x8, x9
  401db0:	ldr	x9, [sp, #104]
  401db4:	and	x8, x8, x9
  401db8:	add	x25, x25, x8
  401dbc:	ldr	x8, [sp, #48]
  401dc0:	cmp	x25, x8
  401dc4:	b.cs	401d14 <ferror@plt+0x8e4>  // b.hs, b.nlast
  401dc8:	ldr	x8, [sp, #80]
  401dcc:	sub	x8, x8, x25
  401dd0:	cmp	x8, #0xc
  401dd4:	b.cc	401f88 <ferror@plt+0xb58>  // b.lo, b.ul, b.last
  401dd8:	ldr	x8, [x21, #1064]
  401ddc:	add	x0, x25, #0x8
  401de0:	mov	w1, #0x4                   	// #4
  401de4:	mov	x20, x21
  401de8:	blr	x8
  401dec:	ldr	x8, [x21, #1064]
  401df0:	str	x0, [sp, #40]
  401df4:	mov	w1, #0x4                   	// #4
  401df8:	mov	x0, x25
  401dfc:	blr	x8
  401e00:	ldr	x8, [sp, #80]
  401e04:	add	x28, x25, #0xc
  401e08:	sub	x8, x8, x28
  401e0c:	cmp	x0, x8
  401e10:	b.hi	401f88 <ferror@plt+0xb58>  // b.pmore
  401e14:	ldr	x8, [x21, #1064]
  401e18:	mov	x20, x0
  401e1c:	add	x0, x25, #0x4
  401e20:	mov	w1, #0x4                   	// #4
  401e24:	blr	x8
  401e28:	ldr	x8, [sp, #24]
  401e2c:	ldr	x9, [sp, #104]
  401e30:	str	x0, [sp, #88]
  401e34:	add	x8, x8, x20
  401e38:	and	x8, x8, x9
  401e3c:	add	x26, x25, x8
  401e40:	str	x8, [sp, #56]
  401e44:	cbz	x0, 401e64 <ferror@plt+0xa34>
  401e48:	ldr	x8, [sp, #48]
  401e4c:	cmp	x26, x8
  401e50:	b.cs	401f88 <ferror@plt+0xb58>  // b.hs, b.nlast
  401e54:	ldp	x8, x9, [sp, #80]
  401e58:	sub	x8, x8, x26
  401e5c:	cmp	x9, x8
  401e60:	b.hi	401f88 <ferror@plt+0xb58>  // b.pmore
  401e64:	cmp	x20, #0x4
  401e68:	b.ne	401d9c <ferror@plt+0x96c>  // b.any
  401e6c:	adrp	x1, 404000 <warn@@Base+0xf9c>
  401e70:	mov	x0, x28
  401e74:	add	x1, x1, #0xe69
  401e78:	bl	401330 <strcmp@plt>
  401e7c:	ldr	x8, [sp, #40]
  401e80:	cmp	x8, #0x5
  401e84:	b.ne	401d9c <ferror@plt+0x96c>  // b.any
  401e88:	cbnz	w0, 401d9c <ferror@plt+0x96c>
  401e8c:	ldr	x8, [sp, #88]
  401e90:	cmp	x8, #0x8
  401e94:	b.cc	401f88 <ferror@plt+0xb58>  // b.lo, b.ul, b.last
  401e98:	ldr	x9, [sp, #16]
  401e9c:	ldr	x10, [sp, #88]
  401ea0:	udiv	x8, x10, x9
  401ea4:	msub	x8, x8, x9, x10
  401ea8:	cbnz	x8, 401f88 <ferror@plt+0xb58>
  401eac:	ldr	x8, [sp, #88]
  401eb0:	str	x25, [sp, #72]
  401eb4:	add	x28, x26, x8
  401eb8:	ldr	x8, [x21, #1064]
  401ebc:	mov	w1, #0x4                   	// #4
  401ec0:	mov	x0, x26
  401ec4:	mov	x25, x21
  401ec8:	blr	x8
  401ecc:	ldr	x8, [x21, #1064]
  401ed0:	ldr	x25, [sp, #72]
  401ed4:	mov	x20, x0
  401ed8:	add	x0, x26, #0x4
  401edc:	mov	w1, #0x4                   	// #4
  401ee0:	blr	x8
  401ee4:	add	x26, x26, #0x8
  401ee8:	and	x8, x0, #0xffffffff
  401eec:	add	x9, x26, x8
  401ef0:	cmp	x9, x28
  401ef4:	b.hi	401f88 <ferror@plt+0xb58>  // b.pmore
  401ef8:	mov	w9, #0x2                   	// #2
  401efc:	movk	w9, #0xc000, lsl #16
  401f00:	cmp	w20, w9
  401f04:	b.eq	401f2c <ferror@plt+0xafc>  // b.none
  401f08:	ldr	x9, [sp, #96]
  401f0c:	add	x8, x8, x9
  401f10:	ldr	x9, [sp, #104]
  401f14:	and	x8, x8, x9
  401f18:	add	x26, x26, x8
  401f1c:	sub	x8, x28, x26
  401f20:	cmp	x8, #0x7
  401f24:	b.gt	401eb8 <ferror@plt+0xa88>
  401f28:	b	401d9c <ferror@plt+0x96c>
  401f2c:	cmp	w0, #0x4
  401f30:	b.ne	401f88 <ferror@plt+0xb58>  // b.any
  401f34:	ldr	x8, [x21, #1064]
  401f38:	mov	w1, #0x4                   	// #4
  401f3c:	mov	x0, x26
  401f40:	blr	x8
  401f44:	adrp	x25, 417000 <warn@@Base+0x13f9c>
  401f48:	add	x25, x25, #0x340
  401f4c:	ldp	w8, w9, [x25]
  401f50:	orr	w8, w8, w0
  401f54:	mvn	w9, w9
  401f58:	and	x1, x8, x9
  401f5c:	cmp	w1, w0
  401f60:	b.eq	401f78 <ferror@plt+0xb48>  // b.none
  401f64:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  401f68:	ldr	x8, [x8, #1072]
  401f6c:	mov	w2, #0x4                   	// #4
  401f70:	mov	x0, x26
  401f74:	blr	x8
  401f78:	adrp	x26, 405000 <warn@@Base+0x1f9c>
  401f7c:	mov	w28, wzr
  401f80:	add	x26, x26, #0x274
  401f84:	b	401fb8 <ferror@plt+0xb88>
  401f88:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  401f8c:	mov	w2, #0x5                   	// #5
  401f90:	mov	x0, xzr
  401f94:	add	x1, x1, #0x53a
  401f98:	bl	4013b0 <dcgettext@plt>
  401f9c:	mov	x1, x24
  401fa0:	bl	402fa0 <error@@Base>
  401fa4:	adrp	x26, 405000 <warn@@Base+0x1f9c>
  401fa8:	adrp	x25, 417000 <warn@@Base+0x13f9c>
  401fac:	mov	w28, #0x1                   	// #1
  401fb0:	add	x26, x26, #0x274
  401fb4:	add	x25, x25, #0x340
  401fb8:	ldr	x0, [sp, #32]
  401fbc:	bl	401360 <free@plt>
  401fc0:	ldr	x1, [sp, #184]
  401fc4:	ldr	x0, [sp, #64]
  401fc8:	bl	401380 <munmap@plt>
  401fcc:	b	401b90 <ferror@plt+0x760>
  401fd0:	mov	w28, wzr
  401fd4:	b	401fbc <ferror@plt+0xb8c>
  401fd8:	mov	w19, wzr
  401fdc:	b	402000 <ferror@plt+0xbd0>
  401fe0:	adrp	x1, 404000 <warn@@Base+0xf9c>
  401fe4:	add	x1, x1, #0xec5
  401fe8:	mov	w2, #0x5                   	// #5
  401fec:	mov	x0, xzr
  401ff0:	bl	4013b0 <dcgettext@plt>
  401ff4:	mov	x1, x23
  401ff8:	bl	402fa0 <error@@Base>
  401ffc:	mov	w19, #0x1                   	// #1
  402000:	mov	w0, w19
  402004:	ldp	x20, x19, [sp, #352]
  402008:	ldp	x22, x21, [sp, #336]
  40200c:	ldp	x24, x23, [sp, #320]
  402010:	ldp	x26, x25, [sp, #304]
  402014:	ldp	x28, x27, [sp, #288]
  402018:	ldp	x29, x30, [sp, #272]
  40201c:	add	sp, sp, #0x170
  402020:	ret
  402024:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  402028:	ldr	x0, [x8, #784]
  40202c:	mov	w1, #0x1                   	// #1
  402030:	bl	402418 <ferror@plt+0xfe8>
  402034:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  402038:	ldr	x0, [x8, #808]
  40203c:	mov	w1, wzr
  402040:	bl	402418 <ferror@plt+0xfe8>
  402044:	stp	x29, x30, [sp, #-32]!
  402048:	adrp	x1, 404000 <warn@@Base+0xf9c>
  40204c:	add	x1, x1, #0xde9
  402050:	str	x19, [sp, #16]
  402054:	mov	x29, sp
  402058:	mov	x19, x0
  40205c:	bl	401270 <strcasecmp@plt>
  402060:	cbz	w0, 402108 <ferror@plt+0xcd8>
  402064:	adrp	x1, 404000 <warn@@Base+0xf9c>
  402068:	add	x1, x1, #0xdee
  40206c:	mov	x0, x19
  402070:	bl	401270 <strcasecmp@plt>
  402074:	cbz	w0, 402118 <ferror@plt+0xce8>
  402078:	adrp	x1, 404000 <warn@@Base+0xf9c>
  40207c:	add	x1, x1, #0xdf4
  402080:	mov	x0, x19
  402084:	bl	401270 <strcasecmp@plt>
  402088:	cbz	w0, 402128 <ferror@plt+0xcf8>
  40208c:	adrp	x1, 404000 <warn@@Base+0xf9c>
  402090:	add	x1, x1, #0xdf9
  402094:	mov	x0, x19
  402098:	bl	401270 <strcasecmp@plt>
  40209c:	cbz	w0, 402138 <ferror@plt+0xd08>
  4020a0:	adrp	x1, 404000 <warn@@Base+0xf9c>
  4020a4:	add	x1, x1, #0xdfe
  4020a8:	mov	x0, x19
  4020ac:	bl	401270 <strcasecmp@plt>
  4020b0:	cbz	w0, 402148 <ferror@plt+0xd18>
  4020b4:	adrp	x1, 404000 <warn@@Base+0xf9c>
  4020b8:	add	x1, x1, #0xe05
  4020bc:	mov	x0, x19
  4020c0:	bl	401270 <strcasecmp@plt>
  4020c4:	cbz	w0, 402148 <ferror@plt+0xd18>
  4020c8:	adrp	x1, 404000 <warn@@Base+0xf9c>
  4020cc:	add	x1, x1, #0xe0c
  4020d0:	mov	x0, x19
  4020d4:	bl	401270 <strcasecmp@plt>
  4020d8:	cbz	w0, 4020fc <ferror@plt+0xccc>
  4020dc:	adrp	x1, 404000 <warn@@Base+0xf9c>
  4020e0:	add	x1, x1, #0xe11
  4020e4:	mov	w2, #0x5                   	// #5
  4020e8:	mov	x0, xzr
  4020ec:	bl	4013b0 <dcgettext@plt>
  4020f0:	mov	x1, x19
  4020f4:	bl	402fa0 <error@@Base>
  4020f8:	mov	w0, #0xffffffff            	// #-1
  4020fc:	ldr	x19, [sp, #16]
  402100:	ldp	x29, x30, [sp], #32
  402104:	ret
  402108:	mov	w0, #0x3                   	// #3
  40210c:	ldr	x19, [sp, #16]
  402110:	ldp	x29, x30, [sp], #32
  402114:	ret
  402118:	mov	w0, #0x6                   	// #6
  40211c:	ldr	x19, [sp, #16]
  402120:	ldp	x29, x30, [sp], #32
  402124:	ret
  402128:	mov	w0, #0xb4                  	// #180
  40212c:	ldr	x19, [sp, #16]
  402130:	ldp	x29, x30, [sp], #32
  402134:	ret
  402138:	mov	w0, #0xb5                  	// #181
  40213c:	ldr	x19, [sp, #16]
  402140:	ldp	x29, x30, [sp], #32
  402144:	ret
  402148:	mov	w0, #0x3e                  	// #62
  40214c:	ldr	x19, [sp, #16]
  402150:	ldp	x29, x30, [sp], #32
  402154:	ret
  402158:	stp	x29, x30, [sp, #-32]!
  40215c:	adrp	x1, 404000 <warn@@Base+0xf9c>
  402160:	add	x1, x1, #0xe2b
  402164:	str	x19, [sp, #16]
  402168:	mov	x29, sp
  40216c:	mov	x19, x0
  402170:	bl	401270 <strcasecmp@plt>
  402174:	cbz	w0, 4021e0 <ferror@plt+0xdb0>
  402178:	adrp	x1, 404000 <warn@@Base+0xf9c>
  40217c:	add	x1, x1, #0xe2f
  402180:	mov	x0, x19
  402184:	bl	401270 <strcasecmp@plt>
  402188:	cbz	w0, 4021f0 <ferror@plt+0xdc0>
  40218c:	adrp	x1, 404000 <warn@@Base+0xf9c>
  402190:	add	x1, x1, #0xe34
  402194:	mov	x0, x19
  402198:	bl	401270 <strcasecmp@plt>
  40219c:	cbz	w0, 402200 <ferror@plt+0xdd0>
  4021a0:	adrp	x1, 404000 <warn@@Base+0xf9c>
  4021a4:	add	x1, x1, #0xe0c
  4021a8:	mov	x0, x19
  4021ac:	bl	401270 <strcasecmp@plt>
  4021b0:	cbz	w0, 4021d4 <ferror@plt+0xda4>
  4021b4:	adrp	x1, 404000 <warn@@Base+0xf9c>
  4021b8:	add	x1, x1, #0xe38
  4021bc:	mov	w2, #0x5                   	// #5
  4021c0:	mov	x0, xzr
  4021c4:	bl	4013b0 <dcgettext@plt>
  4021c8:	mov	x1, x19
  4021cc:	bl	402fa0 <error@@Base>
  4021d0:	mov	w0, #0xffffffff            	// #-1
  4021d4:	ldr	x19, [sp, #16]
  4021d8:	ldp	x29, x30, [sp], #32
  4021dc:	ret
  4021e0:	mov	w0, #0x1                   	// #1
  4021e4:	ldr	x19, [sp, #16]
  4021e8:	ldp	x29, x30, [sp], #32
  4021ec:	ret
  4021f0:	mov	w0, #0x2                   	// #2
  4021f4:	ldr	x19, [sp, #16]
  4021f8:	ldp	x29, x30, [sp], #32
  4021fc:	ret
  402200:	mov	w0, #0x3                   	// #3
  402204:	ldr	x19, [sp, #16]
  402208:	ldp	x29, x30, [sp], #32
  40220c:	ret
  402210:	stp	x29, x30, [sp, #-32]!
  402214:	adrp	x1, 404000 <warn@@Base+0xf9c>
  402218:	add	x1, x1, #0xe0c
  40221c:	str	x19, [sp, #16]
  402220:	mov	x29, sp
  402224:	mov	x19, x0
  402228:	bl	401270 <strcasecmp@plt>
  40222c:	cbz	w0, 402380 <ferror@plt+0xf50>
  402230:	adrp	x1, 404000 <warn@@Base+0xf9c>
  402234:	add	x1, x1, #0xe5d
  402238:	mov	x0, x19
  40223c:	bl	401270 <strcasecmp@plt>
  402240:	cbz	w0, 402388 <ferror@plt+0xf58>
  402244:	adrp	x1, 404000 <warn@@Base+0xf9c>
  402248:	add	x1, x1, #0xe62
  40224c:	mov	x0, x19
  402250:	bl	401270 <strcasecmp@plt>
  402254:	cbz	w0, 402390 <ferror@plt+0xf60>
  402258:	adrp	x1, 404000 <warn@@Base+0xf9c>
  40225c:	add	x1, x1, #0xe69
  402260:	mov	x0, x19
  402264:	bl	401270 <strcasecmp@plt>
  402268:	cbz	w0, 402398 <ferror@plt+0xf68>
  40226c:	adrp	x1, 404000 <warn@@Base+0xf9c>
  402270:	add	x1, x1, #0xe6d
  402274:	mov	x0, x19
  402278:	bl	401270 <strcasecmp@plt>
  40227c:	cbz	w0, 4023a0 <ferror@plt+0xf70>
  402280:	adrp	x1, 404000 <warn@@Base+0xf9c>
  402284:	add	x1, x1, #0xe73
  402288:	mov	x0, x19
  40228c:	bl	401270 <strcasecmp@plt>
  402290:	cbz	w0, 4023a8 <ferror@plt+0xf78>
  402294:	adrp	x1, 404000 <warn@@Base+0xf9c>
  402298:	add	x1, x1, #0xe7b
  40229c:	mov	x0, x19
  4022a0:	bl	401270 <strcasecmp@plt>
  4022a4:	cbz	w0, 4023b0 <ferror@plt+0xf80>
  4022a8:	adrp	x1, 404000 <warn@@Base+0xf9c>
  4022ac:	add	x1, x1, #0xe7f
  4022b0:	mov	x0, x19
  4022b4:	bl	401270 <strcasecmp@plt>
  4022b8:	cbz	w0, 4023b8 <ferror@plt+0xf88>
  4022bc:	adrp	x1, 404000 <warn@@Base+0xf9c>
  4022c0:	add	x1, x1, #0xe84
  4022c4:	mov	x0, x19
  4022c8:	bl	401270 <strcasecmp@plt>
  4022cc:	cbz	w0, 4023c0 <ferror@plt+0xf90>
  4022d0:	adrp	x1, 404000 <warn@@Base+0xf9c>
  4022d4:	add	x1, x1, #0xe8c
  4022d8:	mov	x0, x19
  4022dc:	bl	401270 <strcasecmp@plt>
  4022e0:	cbz	w0, 4023c8 <ferror@plt+0xf98>
  4022e4:	adrp	x1, 404000 <warn@@Base+0xf9c>
  4022e8:	add	x1, x1, #0xe92
  4022ec:	mov	x0, x19
  4022f0:	bl	401270 <strcasecmp@plt>
  4022f4:	cbz	w0, 4023d0 <ferror@plt+0xfa0>
  4022f8:	adrp	x1, 404000 <warn@@Base+0xf9c>
  4022fc:	add	x1, x1, #0xe9a
  402300:	mov	x0, x19
  402304:	bl	401270 <strcasecmp@plt>
  402308:	cbz	w0, 4023d8 <ferror@plt+0xfa8>
  40230c:	adrp	x1, 404000 <warn@@Base+0xf9c>
  402310:	add	x1, x1, #0xea2
  402314:	mov	x0, x19
  402318:	bl	401270 <strcasecmp@plt>
  40231c:	cbz	w0, 4023e0 <ferror@plt+0xfb0>
  402320:	adrp	x1, 404000 <warn@@Base+0xf9c>
  402324:	add	x1, x1, #0xeaa
  402328:	mov	x0, x19
  40232c:	bl	401270 <strcasecmp@plt>
  402330:	cbz	w0, 4023e8 <ferror@plt+0xfb8>
  402334:	adrp	x1, 404000 <warn@@Base+0xf9c>
  402338:	add	x1, x1, #0xeae
  40233c:	mov	x0, x19
  402340:	bl	401270 <strcasecmp@plt>
  402344:	cbz	w0, 4023f0 <ferror@plt+0xfc0>
  402348:	adrp	x1, 404000 <warn@@Base+0xf9c>
  40234c:	add	x1, x1, #0xeb3
  402350:	mov	x0, x19
  402354:	bl	401270 <strcasecmp@plt>
  402358:	cbz	w0, 4023f8 <ferror@plt+0xfc8>
  40235c:	adrp	x1, 404000 <warn@@Base+0xf9c>
  402360:	add	x1, x1, #0xe4a
  402364:	mov	w2, #0x5                   	// #5
  402368:	mov	x0, xzr
  40236c:	bl	4013b0 <dcgettext@plt>
  402370:	mov	x1, x19
  402374:	bl	402fa0 <error@@Base>
  402378:	mov	w0, #0xffffffff            	// #-1
  40237c:	b	40240c <ferror@plt+0xfdc>
  402380:	mov	x8, xzr
  402384:	b	4023fc <ferror@plt+0xfcc>
  402388:	mov	w8, #0x1                   	// #1
  40238c:	b	4023fc <ferror@plt+0xfcc>
  402390:	mov	w8, #0x2                   	// #2
  402394:	b	4023fc <ferror@plt+0xfcc>
  402398:	mov	w8, #0x3                   	// #3
  40239c:	b	4023fc <ferror@plt+0xfcc>
  4023a0:	mov	w8, #0x4                   	// #4
  4023a4:	b	4023fc <ferror@plt+0xfcc>
  4023a8:	mov	w8, #0x5                   	// #5
  4023ac:	b	4023fc <ferror@plt+0xfcc>
  4023b0:	mov	w8, #0x6                   	// #6
  4023b4:	b	4023fc <ferror@plt+0xfcc>
  4023b8:	mov	w8, #0x7                   	// #7
  4023bc:	b	4023fc <ferror@plt+0xfcc>
  4023c0:	mov	w8, #0x8                   	// #8
  4023c4:	b	4023fc <ferror@plt+0xfcc>
  4023c8:	mov	w8, #0x9                   	// #9
  4023cc:	b	4023fc <ferror@plt+0xfcc>
  4023d0:	mov	w8, #0xa                   	// #10
  4023d4:	b	4023fc <ferror@plt+0xfcc>
  4023d8:	mov	w8, #0xb                   	// #11
  4023dc:	b	4023fc <ferror@plt+0xfcc>
  4023e0:	mov	w8, #0xc                   	// #12
  4023e4:	b	4023fc <ferror@plt+0xfcc>
  4023e8:	mov	w8, #0xd                   	// #13
  4023ec:	b	4023fc <ferror@plt+0xfcc>
  4023f0:	mov	w8, #0xe                   	// #14
  4023f4:	b	4023fc <ferror@plt+0xfcc>
  4023f8:	mov	w8, #0xf                   	// #15
  4023fc:	adrp	x9, 404000 <warn@@Base+0xf9c>
  402400:	lsl	x8, x8, #4
  402404:	add	x9, x9, #0xc48
  402408:	ldr	w0, [x9, x8]
  40240c:	ldr	x19, [sp, #16]
  402410:	ldp	x29, x30, [sp], #32
  402414:	ret
  402418:	stp	x29, x30, [sp, #-48]!
  40241c:	stp	x20, x19, [sp, #32]
  402420:	mov	w19, w1
  402424:	adrp	x1, 404000 <warn@@Base+0xf9c>
  402428:	mov	x20, x0
  40242c:	add	x1, x1, #0xede
  402430:	mov	w2, #0x5                   	// #5
  402434:	mov	x0, xzr
  402438:	str	x21, [sp, #16]
  40243c:	mov	x29, sp
  402440:	bl	4013b0 <dcgettext@plt>
  402444:	adrp	x21, 417000 <warn@@Base+0x13f9c>
  402448:	ldr	x2, [x21, #384]
  40244c:	mov	x1, x0
  402450:	mov	x0, x20
  402454:	bl	401410 <fprintf@plt>
  402458:	adrp	x1, 404000 <warn@@Base+0xf9c>
  40245c:	add	x1, x1, #0xf00
  402460:	mov	w2, #0x5                   	// #5
  402464:	mov	x0, xzr
  402468:	bl	4013b0 <dcgettext@plt>
  40246c:	mov	x1, x0
  402470:	mov	x0, x20
  402474:	bl	401410 <fprintf@plt>
  402478:	adrp	x1, 404000 <warn@@Base+0xf9c>
  40247c:	add	x1, x1, #0xf25
  402480:	mov	w2, #0x5                   	// #5
  402484:	mov	x0, xzr
  402488:	bl	4013b0 <dcgettext@plt>
  40248c:	mov	x1, x0
  402490:	mov	x0, x20
  402494:	bl	401410 <fprintf@plt>
  402498:	adrp	x1, 404000 <warn@@Base+0xf9c>
  40249c:	add	x1, x1, #0xf38
  4024a0:	mov	w2, #0x5                   	// #5
  4024a4:	mov	x0, xzr
  4024a8:	bl	4013b0 <dcgettext@plt>
  4024ac:	mov	x1, x0
  4024b0:	mov	x0, x20
  4024b4:	bl	401410 <fprintf@plt>
  4024b8:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  4024bc:	add	x1, x1, #0xaa
  4024c0:	mov	w2, #0x5                   	// #5
  4024c4:	mov	x0, xzr
  4024c8:	bl	4013b0 <dcgettext@plt>
  4024cc:	mov	x1, x0
  4024d0:	mov	x0, x20
  4024d4:	bl	401410 <fprintf@plt>
  4024d8:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  4024dc:	add	x1, x1, #0x165
  4024e0:	mov	w2, #0x5                   	// #5
  4024e4:	mov	x0, xzr
  4024e8:	bl	4013b0 <dcgettext@plt>
  4024ec:	ldr	x2, [x21, #384]
  4024f0:	mov	x1, x0
  4024f4:	mov	x0, x20
  4024f8:	bl	401410 <fprintf@plt>
  4024fc:	cbnz	w19, 402528 <ferror@plt+0x10f8>
  402500:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  402504:	add	x1, x1, #0x1dc
  402508:	mov	w2, #0x5                   	// #5
  40250c:	mov	x0, xzr
  402510:	bl	4013b0 <dcgettext@plt>
  402514:	adrp	x2, 405000 <warn@@Base+0x1f9c>
  402518:	mov	x1, x0
  40251c:	add	x2, x2, #0x1ef
  402520:	mov	x0, x20
  402524:	bl	401410 <fprintf@plt>
  402528:	mov	w0, w19
  40252c:	bl	4011a0 <exit@plt>
  402530:	sub	sp, sp, #0x1a0
  402534:	stp	x22, x21, [sp, #384]
  402538:	stp	x20, x19, [sp, #400]
  40253c:	mov	w20, w2
  402540:	mov	x21, x1
  402544:	mov	x19, x0
  402548:	add	x0, sp, #0xa0
  40254c:	mov	x1, x19
  402550:	mov	x2, x21
  402554:	mov	w3, w20
  402558:	mov	w4, wzr
  40255c:	stp	x29, x30, [sp, #320]
  402560:	stp	x28, x27, [sp, #336]
  402564:	stp	x26, x25, [sp, #352]
  402568:	stp	x24, x23, [sp, #368]
  40256c:	add	x29, sp, #0x140
  402570:	str	xzr, [sp, #208]
  402574:	stp	xzr, xzr, [sp, #160]
  402578:	stp	xzr, xzr, [sp, #184]
  40257c:	str	xzr, [sp, #56]
  402580:	stp	xzr, xzr, [sp, #8]
  402584:	stp	xzr, xzr, [sp, #32]
  402588:	bl	4036c8 <warn@@Base+0x664>
  40258c:	cbz	w0, 4025b4 <ferror@plt+0x1184>
  402590:	mov	w20, #0x1                   	// #1
  402594:	ldr	x0, [sp, #16]
  402598:	cbz	x0, 4025a0 <ferror@plt+0x1170>
  40259c:	bl	401200 <fclose@plt>
  4025a0:	add	x0, sp, #0x8
  4025a4:	bl	403cac <warn@@Base+0xc48>
  4025a8:	add	x0, sp, #0xa0
  4025ac:	bl	403cac <warn@@Base+0xc48>
  4025b0:	b	4025e8 <ferror@plt+0x11b8>
  4025b4:	ldr	x1, [sp, #232]
  4025b8:	mov	x0, x21
  4025bc:	mov	w2, wzr
  4025c0:	bl	4012e0 <fseek@plt>
  4025c4:	cbz	w0, 40260c <ferror@plt+0x11dc>
  4025c8:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  4025cc:	add	x1, x1, #0x2d8
  4025d0:	mov	w2, #0x5                   	// #5
  4025d4:	mov	x0, xzr
  4025d8:	bl	4013b0 <dcgettext@plt>
  4025dc:	mov	x1, x19
  4025e0:	bl	402fa0 <error@@Base>
  4025e4:	mov	w20, #0x1                   	// #1
  4025e8:	mov	w0, w20
  4025ec:	ldp	x20, x19, [sp, #400]
  4025f0:	ldp	x22, x21, [sp, #384]
  4025f4:	ldp	x24, x23, [sp, #368]
  4025f8:	ldp	x26, x25, [sp, #352]
  4025fc:	ldp	x28, x27, [sp, #336]
  402600:	ldp	x29, x30, [sp, #320]
  402604:	add	sp, sp, #0x1a0
  402608:	ret
  40260c:	add	x8, sp, #0xa0
  402610:	add	x22, x8, #0x58
  402614:	add	x23, x8, #0x88
  402618:	cbz	w20, 40274c <ferror@plt+0x131c>
  40261c:	mov	w20, wzr
  402620:	adrp	x24, 417000 <warn@@Base+0x13f9c>
  402624:	b	402648 <ferror@plt+0x1218>
  402628:	mov	x0, x25
  40262c:	orr	w20, w27, w20
  402630:	bl	401360 <free@plt>
  402634:	ldr	x1, [sp, #232]
  402638:	mov	x0, x21
  40263c:	mov	w2, wzr
  402640:	bl	4012e0 <fseek@plt>
  402644:	cbnz	w0, 4025c8 <ferror@plt+0x1198>
  402648:	mov	w1, #0x1                   	// #1
  40264c:	mov	w2, #0x3c                  	// #60
  402650:	mov	x0, x22
  402654:	mov	x3, x21
  402658:	bl	401350 <fread@plt>
  40265c:	cmp	x0, #0x3c
  402660:	b.ne	402810 <ferror@plt+0x13e0>  // b.any
  402664:	ldrh	w8, [sp, #306]
  402668:	cmp	w8, #0xa60
  40266c:	b.ne	402834 <ferror@plt+0x1404>  // b.any
  402670:	ldr	x8, [sp, #232]
  402674:	mov	w2, #0xa                   	// #10
  402678:	mov	x0, x23
  40267c:	mov	x1, xzr
  402680:	add	x8, x8, #0x3c
  402684:	str	x8, [sp, #232]
  402688:	bl	401180 <strtoul@plt>
  40268c:	and	x8, x0, #0x1
  402690:	add	x8, x8, x0
  402694:	add	x0, sp, #0xa0
  402698:	add	x1, sp, #0x8
  40269c:	str	x8, [x24, #840]
  4026a0:	bl	403d00 <warn@@Base+0xc9c>
  4026a4:	cbz	x0, 402804 <ferror@plt+0x13d4>
  4026a8:	mov	x26, x0
  4026ac:	bl	401190 <strlen@plt>
  4026b0:	mov	x27, x0
  4026b4:	add	x0, sp, #0xa0
  4026b8:	add	x1, sp, #0x8
  4026bc:	mov	x2, x26
  4026c0:	bl	404084 <warn@@Base+0x1020>
  4026c4:	cbz	x0, 402804 <ferror@plt+0x13d4>
  4026c8:	ldr	x8, [sp, #224]
  4026cc:	mov	x25, x0
  4026d0:	cbz	x8, 4026fc <ferror@plt+0x12cc>
  4026d4:	ldr	x0, [sp, #16]
  4026d8:	add	x1, x8, #0x3c
  4026dc:	mov	w2, wzr
  4026e0:	bl	4012e0 <fseek@plt>
  4026e4:	cbnz	w0, 402854 <ferror@plt+0x1424>
  4026e8:	ldr	x1, [sp, #16]
  4026ec:	mov	x0, x25
  4026f0:	bl	402898 <ferror@plt+0x1468>
  4026f4:	mov	w27, w0
  4026f8:	b	402628 <ferror@plt+0x11f8>
  4026fc:	mov	x0, x19
  402700:	mov	x1, x26
  402704:	mov	x2, x27
  402708:	bl	4035c0 <warn@@Base+0x55c>
  40270c:	cbz	x0, 402590 <ferror@plt+0x1160>
  402710:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  402714:	add	x1, x1, #0x215
  402718:	mov	x26, x0
  40271c:	bl	401210 <fopen@plt>
  402720:	cbz	x0, 402874 <ferror@plt+0x1444>
  402724:	mov	x28, x0
  402728:	mov	x0, x25
  40272c:	mov	x1, x28
  402730:	bl	402898 <ferror@plt+0x1468>
  402734:	mov	w27, w0
  402738:	mov	x0, x28
  40273c:	bl	401200 <fclose@plt>
  402740:	mov	x0, x26
  402744:	bl	401360 <free@plt>
  402748:	b	402628 <ferror@plt+0x11f8>
  40274c:	adrp	x25, 417000 <warn@@Base+0x13f9c>
  402750:	mov	w1, #0x1                   	// #1
  402754:	mov	w2, #0x3c                  	// #60
  402758:	mov	x0, x22
  40275c:	mov	x3, x21
  402760:	bl	401350 <fread@plt>
  402764:	cmp	x0, #0x3c
  402768:	b.ne	402810 <ferror@plt+0x13e0>  // b.any
  40276c:	ldrh	w8, [sp, #306]
  402770:	cmp	w8, #0xa60
  402774:	b.ne	402834 <ferror@plt+0x1404>  // b.any
  402778:	ldr	x8, [sp, #232]
  40277c:	mov	w2, #0xa                   	// #10
  402780:	mov	x0, x23
  402784:	mov	x1, xzr
  402788:	add	x8, x8, #0x3c
  40278c:	str	x8, [sp, #232]
  402790:	bl	401180 <strtoul@plt>
  402794:	and	x8, x0, #0x1
  402798:	add	x8, x8, x0
  40279c:	add	x0, sp, #0xa0
  4027a0:	add	x1, sp, #0x8
  4027a4:	str	x8, [x25, #840]
  4027a8:	bl	403d00 <warn@@Base+0xc9c>
  4027ac:	cbz	x0, 402804 <ferror@plt+0x13d4>
  4027b0:	mov	x2, x0
  4027b4:	add	x0, sp, #0xa0
  4027b8:	add	x1, sp, #0x8
  4027bc:	bl	404084 <warn@@Base+0x1020>
  4027c0:	cbz	x0, 402804 <ferror@plt+0x13d4>
  4027c4:	ldr	x8, [x25, #840]
  4027c8:	ldr	x9, [sp, #232]
  4027cc:	mov	x1, x21
  4027d0:	mov	x24, x0
  4027d4:	add	x8, x9, x8
  4027d8:	str	x8, [sp, #232]
  4027dc:	bl	402898 <ferror@plt+0x1468>
  4027e0:	orr	w20, w0, w20
  4027e4:	mov	x0, x24
  4027e8:	bl	401360 <free@plt>
  4027ec:	ldr	x1, [sp, #232]
  4027f0:	mov	x0, x21
  4027f4:	mov	w2, wzr
  4027f8:	bl	4012e0 <fseek@plt>
  4027fc:	cbz	w0, 402750 <ferror@plt+0x1320>
  402800:	b	4025c8 <ferror@plt+0x1198>
  402804:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  402808:	add	x1, x1, #0x352
  40280c:	b	40281c <ferror@plt+0x13ec>
  402810:	cbz	x0, 402594 <ferror@plt+0x1164>
  402814:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  402818:	add	x1, x1, #0x303
  40281c:	mov	w2, #0x5                   	// #5
  402820:	mov	x0, xzr
  402824:	bl	4013b0 <dcgettext@plt>
  402828:	mov	x1, x19
  40282c:	bl	402fa0 <error@@Base>
  402830:	b	402590 <ferror@plt+0x1160>
  402834:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  402838:	add	x1, x1, #0x329
  40283c:	mov	w2, #0x5                   	// #5
  402840:	mov	x0, xzr
  402844:	bl	4013b0 <dcgettext@plt>
  402848:	ldr	x1, [sp, #160]
  40284c:	bl	402fa0 <error@@Base>
  402850:	b	402590 <ferror@plt+0x1160>
  402854:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  402858:	add	x1, x1, #0x36d
  40285c:	mov	w2, #0x5                   	// #5
  402860:	mov	x0, xzr
  402864:	bl	4013b0 <dcgettext@plt>
  402868:	ldr	x1, [sp, #8]
  40286c:	bl	402fa0 <error@@Base>
  402870:	b	402590 <ferror@plt+0x1160>
  402874:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  402878:	add	x1, x1, #0x219
  40287c:	mov	w2, #0x5                   	// #5
  402880:	bl	4013b0 <dcgettext@plt>
  402884:	mov	x1, x26
  402888:	bl	402fa0 <error@@Base>
  40288c:	mov	x0, x26
  402890:	bl	401360 <free@plt>
  402894:	b	402590 <ferror@plt+0x1160>
  402898:	stp	x29, x30, [sp, #-64]!
  40289c:	stp	x20, x19, [sp, #48]
  4028a0:	mov	x19, x0
  4028a4:	mov	x0, x1
  4028a8:	stp	x24, x23, [sp, #16]
  4028ac:	stp	x22, x21, [sp, #32]
  4028b0:	mov	x29, sp
  4028b4:	mov	x20, x1
  4028b8:	bl	4011c0 <ftell@plt>
  4028bc:	adrp	x22, 417000 <warn@@Base+0x13f9c>
  4028c0:	add	x22, x22, #0x3c8
  4028c4:	mov	x21, x0
  4028c8:	mov	w1, #0x10                  	// #16
  4028cc:	mov	w2, #0x1                   	// #1
  4028d0:	mov	x0, x22
  4028d4:	mov	x3, x20
  4028d8:	bl	401350 <fread@plt>
  4028dc:	cmp	x0, #0x1
  4028e0:	b.ne	402c38 <ferror@plt+0x1808>  // b.any
  4028e4:	ldrb	w8, [x22]
  4028e8:	cmp	w8, #0x7f
  4028ec:	b.ne	402c38 <ferror@plt+0x1808>  // b.any
  4028f0:	ldrb	w8, [x22, #1]
  4028f4:	cmp	w8, #0x45
  4028f8:	b.ne	402c38 <ferror@plt+0x1808>  // b.any
  4028fc:	ldrb	w8, [x22, #2]
  402900:	cmp	w8, #0x4c
  402904:	b.ne	402c38 <ferror@plt+0x1808>  // b.any
  402908:	ldrb	w8, [x22, #3]
  40290c:	cmp	w8, #0x46
  402910:	b.ne	402c38 <ferror@plt+0x1808>  // b.any
  402914:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  402918:	add	x8, x8, #0x3cc
  40291c:	ldrb	w13, [x8, #1]
  402920:	ldrb	w8, [x8]
  402924:	adrp	x9, 403000 <error@@Base+0x60>
  402928:	adrp	x10, 403000 <error@@Base+0x60>
  40292c:	adrp	x11, 403000 <error@@Base+0x60>
  402930:	adrp	x12, 403000 <error@@Base+0x60>
  402934:	add	x9, x9, #0x24c
  402938:	add	x10, x10, #0x360
  40293c:	add	x11, x11, #0x128
  402940:	add	x12, x12, #0x1c4
  402944:	cmp	w13, #0x2
  402948:	adrp	x22, 417000 <warn@@Base+0x13f9c>
  40294c:	adrp	x23, 417000 <warn@@Base+0x13f9c>
  402950:	csel	x9, x10, x9, eq  // eq = none
  402954:	csel	x10, x12, x11, eq  // eq = none
  402958:	cmp	w8, #0x2
  40295c:	str	x9, [x22, #1064]
  402960:	str	x10, [x23, #1072]
  402964:	b.eq	402aa4 <ferror@plt+0x1674>  // b.none
  402968:	cmp	w8, #0x1
  40296c:	b.ne	402c38 <ferror@plt+0x1808>  // b.any
  402970:	adrp	x0, 417000 <warn@@Base+0x13f9c>
  402974:	add	x0, x0, #0x360
  402978:	mov	w1, #0x24                  	// #36
  40297c:	mov	w2, #0x1                   	// #1
  402980:	mov	x3, x20
  402984:	bl	401350 <fread@plt>
  402988:	cmp	x0, #0x1
  40298c:	b.ne	402c38 <ferror@plt+0x1808>  // b.any
  402990:	ldr	x8, [x22, #1064]
  402994:	adrp	x24, 417000 <warn@@Base+0x13f9c>
  402998:	add	x24, x24, #0x350
  40299c:	add	x0, x24, #0x10
  4029a0:	mov	w1, #0x2                   	// #2
  4029a4:	blr	x8
  4029a8:	ldr	x8, [x22, #1064]
  4029ac:	strh	w0, [x24, #176]
  4029b0:	add	x0, x24, #0x12
  4029b4:	mov	w1, #0x2                   	// #2
  4029b8:	blr	x8
  4029bc:	ldr	x8, [x22, #1064]
  4029c0:	strh	w0, [x24, #178]
  4029c4:	add	x0, x24, #0x14
  4029c8:	mov	w1, #0x4                   	// #4
  4029cc:	blr	x8
  4029d0:	ldr	x8, [x22, #1064]
  4029d4:	str	x0, [x24, #160]
  4029d8:	add	x0, x24, #0x18
  4029dc:	mov	w1, #0x4                   	// #4
  4029e0:	blr	x8
  4029e4:	ldr	x8, [x22, #1064]
  4029e8:	str	x0, [x24, #136]
  4029ec:	add	x0, x24, #0x1c
  4029f0:	mov	w1, #0x4                   	// #4
  4029f4:	blr	x8
  4029f8:	ldr	x8, [x22, #1064]
  4029fc:	str	x0, [x24, #144]
  402a00:	add	x0, x24, #0x20
  402a04:	mov	w1, #0x4                   	// #4
  402a08:	blr	x8
  402a0c:	ldr	x8, [x22, #1064]
  402a10:	str	x0, [x24, #152]
  402a14:	add	x0, x24, #0x24
  402a18:	mov	w1, #0x4                   	// #4
  402a1c:	blr	x8
  402a20:	ldr	x8, [x22, #1064]
  402a24:	str	x0, [x24, #168]
  402a28:	add	x0, x24, #0x28
  402a2c:	mov	w1, #0x2                   	// #2
  402a30:	blr	x8
  402a34:	ldr	x8, [x22, #1064]
  402a38:	str	w0, [x24, #180]
  402a3c:	add	x0, x24, #0x2a
  402a40:	mov	w1, #0x2                   	// #2
  402a44:	blr	x8
  402a48:	ldr	x8, [x22, #1064]
  402a4c:	str	w0, [x24, #184]
  402a50:	add	x0, x24, #0x2c
  402a54:	mov	w1, #0x2                   	// #2
  402a58:	blr	x8
  402a5c:	ldr	x8, [x22, #1064]
  402a60:	str	w0, [x24, #188]
  402a64:	add	x0, x24, #0x2e
  402a68:	mov	w1, #0x2                   	// #2
  402a6c:	blr	x8
  402a70:	ldr	x8, [x22, #1064]
  402a74:	str	w0, [x24, #192]
  402a78:	add	x0, x24, #0x30
  402a7c:	mov	w1, #0x2                   	// #2
  402a80:	blr	x8
  402a84:	ldr	x8, [x22, #1064]
  402a88:	str	w0, [x24, #196]
  402a8c:	add	x0, x24, #0x32
  402a90:	mov	w1, #0x2                   	// #2
  402a94:	blr	x8
  402a98:	ldur	q0, [x24, #120]
  402a9c:	str	w0, [x24, #200]
  402aa0:	b	402bd4 <ferror@plt+0x17a4>
  402aa4:	adrp	x0, 417000 <warn@@Base+0x13f9c>
  402aa8:	add	x0, x0, #0x394
  402aac:	mov	w1, #0x30                  	// #48
  402ab0:	mov	w2, #0x1                   	// #1
  402ab4:	mov	x3, x20
  402ab8:	bl	401350 <fread@plt>
  402abc:	cmp	x0, #0x1
  402ac0:	b.ne	402c38 <ferror@plt+0x1808>  // b.any
  402ac4:	ldr	x8, [x22, #1064]
  402ac8:	adrp	x24, 417000 <warn@@Base+0x13f9c>
  402acc:	add	x24, x24, #0x384
  402ad0:	add	x0, x24, #0x10
  402ad4:	mov	w1, #0x2                   	// #2
  402ad8:	blr	x8
  402adc:	ldr	x8, [x22, #1064]
  402ae0:	strh	w0, [x24, #124]
  402ae4:	add	x0, x24, #0x12
  402ae8:	mov	w1, #0x2                   	// #2
  402aec:	blr	x8
  402af0:	ldr	x8, [x22, #1064]
  402af4:	strh	w0, [x24, #126]
  402af8:	add	x0, x24, #0x14
  402afc:	mov	w1, #0x4                   	// #4
  402b00:	blr	x8
  402b04:	ldr	x8, [x22, #1064]
  402b08:	stur	x0, [x24, #108]
  402b0c:	add	x0, x24, #0x18
  402b10:	mov	w1, #0x8                   	// #8
  402b14:	blr	x8
  402b18:	ldr	x8, [x22, #1064]
  402b1c:	stur	x0, [x24, #84]
  402b20:	add	x0, x24, #0x20
  402b24:	mov	w1, #0x8                   	// #8
  402b28:	blr	x8
  402b2c:	ldr	x8, [x22, #1064]
  402b30:	stur	x0, [x24, #92]
  402b34:	add	x0, x24, #0x28
  402b38:	mov	w1, #0x8                   	// #8
  402b3c:	blr	x8
  402b40:	ldr	x8, [x22, #1064]
  402b44:	stur	x0, [x24, #100]
  402b48:	add	x0, x24, #0x30
  402b4c:	mov	w1, #0x4                   	// #4
  402b50:	blr	x8
  402b54:	ldr	x8, [x22, #1064]
  402b58:	stur	x0, [x24, #116]
  402b5c:	add	x0, x24, #0x34
  402b60:	mov	w1, #0x2                   	// #2
  402b64:	blr	x8
  402b68:	ldr	x8, [x22, #1064]
  402b6c:	str	w0, [x24, #128]
  402b70:	add	x0, x24, #0x36
  402b74:	mov	w1, #0x2                   	// #2
  402b78:	blr	x8
  402b7c:	ldr	x8, [x22, #1064]
  402b80:	str	w0, [x24, #132]
  402b84:	add	x0, x24, #0x38
  402b88:	mov	w1, #0x2                   	// #2
  402b8c:	blr	x8
  402b90:	ldr	x8, [x22, #1064]
  402b94:	str	w0, [x24, #136]
  402b98:	add	x0, x24, #0x3a
  402b9c:	mov	w1, #0x2                   	// #2
  402ba0:	blr	x8
  402ba4:	ldr	x8, [x22, #1064]
  402ba8:	str	w0, [x24, #140]
  402bac:	add	x0, x24, #0x3c
  402bb0:	mov	w1, #0x2                   	// #2
  402bb4:	blr	x8
  402bb8:	ldr	x8, [x22, #1064]
  402bbc:	str	w0, [x24, #144]
  402bc0:	add	x0, x24, #0x3e
  402bc4:	mov	w1, #0x2                   	// #2
  402bc8:	blr	x8
  402bcc:	ldur	q0, [x24, #68]
  402bd0:	str	w0, [x24, #148]
  402bd4:	mov	x0, x20
  402bd8:	mov	x1, x21
  402bdc:	mov	w2, wzr
  402be0:	str	q0, [x24]
  402be4:	bl	4012e0 <fseek@plt>
  402be8:	cbz	w0, 402c08 <ferror@plt+0x17d8>
  402bec:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  402bf0:	add	x1, x1, #0x3b2
  402bf4:	mov	w2, #0x5                   	// #5
  402bf8:	mov	x0, xzr
  402bfc:	bl	4013b0 <dcgettext@plt>
  402c00:	mov	x1, x19
  402c04:	bl	402fa0 <error@@Base>
  402c08:	adrp	x21, 417000 <warn@@Base+0x13f9c>
  402c0c:	ldrb	w8, [x21, #974]
  402c10:	cmp	w8, #0x1
  402c14:	b.ne	402c70 <ferror@plt+0x1840>  // b.any
  402c18:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  402c1c:	adrp	x9, 417000 <warn@@Base+0x13f9c>
  402c20:	ldrsw	x1, [x8, #400]
  402c24:	ldrh	w22, [x9, #1026]
  402c28:	cmp	w1, w22
  402c2c:	b.ne	402c9c <ferror@plt+0x186c>  // b.any
  402c30:	mov	w20, wzr
  402c34:	b	402c58 <ferror@plt+0x1828>
  402c38:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  402c3c:	add	x1, x1, #0x393
  402c40:	mov	w2, #0x5                   	// #5
  402c44:	mov	x0, xzr
  402c48:	bl	4013b0 <dcgettext@plt>
  402c4c:	mov	x1, x19
  402c50:	bl	402fa0 <error@@Base>
  402c54:	mov	w20, #0x1                   	// #1
  402c58:	mov	w0, w20
  402c5c:	ldp	x20, x19, [sp, #48]
  402c60:	ldp	x22, x21, [sp, #32]
  402c64:	ldp	x24, x23, [sp, #16]
  402c68:	ldp	x29, x30, [sp], #64
  402c6c:	ret
  402c70:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  402c74:	add	x1, x1, #0x3d4
  402c78:	mov	w2, #0x5                   	// #5
  402c7c:	mov	x0, xzr
  402c80:	bl	4013b0 <dcgettext@plt>
  402c84:	ldrb	w2, [x21, #974]
  402c88:	mov	w3, #0x1                   	// #1
  402c8c:	mov	x1, x19
  402c90:	mov	w20, #0x1                   	// #1
  402c94:	bl	402fa0 <error@@Base>
  402c98:	b	402c58 <ferror@plt+0x1828>
  402c9c:	adrp	x24, 417000 <warn@@Base+0x13f9c>
  402ca0:	ldr	w8, [x24, #396]
  402ca4:	adrp	x9, 417000 <warn@@Base+0x13f9c>
  402ca8:	ldrb	w21, [x9, #972]
  402cac:	cmn	w8, #0x1
  402cb0:	b.ne	402cf8 <ferror@plt+0x18c8>  // b.any
  402cb4:	cmp	w22, #0x3d
  402cb8:	b.gt	402cd8 <ferror@plt+0x18a8>
  402cbc:	cbz	w22, 402cf0 <ferror@plt+0x18c0>
  402cc0:	cmp	w22, #0x3
  402cc4:	mov	w8, #0x1                   	// #1
  402cc8:	b.eq	402cf4 <ferror@plt+0x18c4>  // b.none
  402ccc:	cmp	w22, #0x6
  402cd0:	b.eq	402cf4 <ferror@plt+0x18c4>  // b.none
  402cd4:	b	402cf0 <ferror@plt+0x18c0>
  402cd8:	sub	w8, w22, #0xb4
  402cdc:	cmp	w8, #0x2
  402ce0:	b.cs	402cec <ferror@plt+0x18bc>  // b.hs, b.nlast
  402ce4:	mov	w8, #0x2                   	// #2
  402ce8:	b	402cf4 <ferror@plt+0x18c4>
  402cec:	cmp	w22, #0x3e
  402cf0:	mov	w8, #0x3                   	// #3
  402cf4:	str	w8, [x24, #396]
  402cf8:	cmp	w8, #0x3
  402cfc:	b.eq	402d24 <ferror@plt+0x18f4>  // b.none
  402d00:	cmp	w8, w21
  402d04:	b.eq	402d24 <ferror@plt+0x18f4>  // b.none
  402d08:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  402d0c:	add	x1, x1, #0x3fe
  402d10:	mov	w2, #0x5                   	// #5
  402d14:	mov	x0, xzr
  402d18:	bl	4013b0 <dcgettext@plt>
  402d1c:	ldr	w3, [x24, #396]
  402d20:	b	402d54 <ferror@plt+0x1924>
  402d24:	adrp	x24, 417000 <warn@@Base+0x13f9c>
  402d28:	ldr	w8, [x24, #404]
  402d2c:	cmp	w8, #0x3
  402d30:	b.eq	402d64 <ferror@plt+0x1934>  // b.none
  402d34:	cmp	w8, w21
  402d38:	b.eq	402d64 <ferror@plt+0x1934>  // b.none
  402d3c:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  402d40:	add	x1, x1, #0x42a
  402d44:	mov	w2, #0x5                   	// #5
  402d48:	mov	x0, xzr
  402d4c:	bl	4013b0 <dcgettext@plt>
  402d50:	ldr	w3, [x24, #404]
  402d54:	mov	x1, x19
  402d58:	mov	w2, w21
  402d5c:	bl	402fa0 <error@@Base>
  402d60:	b	402c54 <ferror@plt+0x1824>
  402d64:	adrp	x24, 417000 <warn@@Base+0x13f9c>
  402d68:	ldr	w8, [x24, #392]
  402d6c:	cmn	w8, #0x1
  402d70:	b.eq	402d98 <ferror@plt+0x1968>  // b.none
  402d74:	cmp	w8, w22
  402d78:	b.eq	402d98 <ferror@plt+0x1968>  // b.none
  402d7c:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  402d80:	add	x1, x1, #0x457
  402d84:	mov	w2, #0x5                   	// #5
  402d88:	mov	x0, xzr
  402d8c:	bl	4013b0 <dcgettext@plt>
  402d90:	ldr	w3, [x24, #392]
  402d94:	b	402e0c <ferror@plt+0x19dc>
  402d98:	adrp	x24, 417000 <warn@@Base+0x13f9c>
  402d9c:	ldr	w8, [x24, #408]
  402da0:	cmn	w8, #0x1
  402da4:	b.eq	402dd4 <ferror@plt+0x19a4>  // b.none
  402da8:	adrp	x9, 417000 <warn@@Base+0x13f9c>
  402dac:	ldrh	w22, [x9, #1024]
  402db0:	cmp	w8, w22
  402db4:	b.eq	402dd4 <ferror@plt+0x19a4>  // b.none
  402db8:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  402dbc:	add	x1, x1, #0x47e
  402dc0:	mov	w2, #0x5                   	// #5
  402dc4:	mov	x0, xzr
  402dc8:	bl	4013b0 <dcgettext@plt>
  402dcc:	ldr	w3, [x24, #408]
  402dd0:	b	402e0c <ferror@plt+0x19dc>
  402dd4:	adrp	x24, 417000 <warn@@Base+0x13f9c>
  402dd8:	ldr	w8, [x24, #416]
  402ddc:	cmn	w8, #0x1
  402de0:	b.eq	402e1c <ferror@plt+0x19ec>  // b.none
  402de4:	adrp	x9, 417000 <warn@@Base+0x13f9c>
  402de8:	ldrb	w22, [x9, #975]
  402dec:	cmp	w8, w22
  402df0:	b.eq	402e1c <ferror@plt+0x19ec>  // b.none
  402df4:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  402df8:	add	x1, x1, #0x4a2
  402dfc:	mov	w2, #0x5                   	// #5
  402e00:	mov	x0, xzr
  402e04:	bl	4013b0 <dcgettext@plt>
  402e08:	ldr	w3, [x24, #416]
  402e0c:	mov	x1, x19
  402e10:	mov	w2, w22
  402e14:	bl	402fa0 <error@@Base>
  402e18:	b	402c54 <ferror@plt+0x1824>
  402e1c:	cmp	w21, #0x1
  402e20:	b.eq	402e94 <ferror@plt+0x1a64>  // b.none
  402e24:	cmp	w21, #0x2
  402e28:	b.ne	402f44 <ferror@plt+0x1b14>  // b.any
  402e2c:	cmn	w1, #0x1
  402e30:	b.eq	402e48 <ferror@plt+0x1a18>  // b.none
  402e34:	ldr	x8, [x23, #1072]
  402e38:	adrp	x0, 417000 <warn@@Base+0x13f9c>
  402e3c:	add	x0, x0, #0x396
  402e40:	mov	w2, #0x2                   	// #2
  402e44:	blr	x8
  402e48:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  402e4c:	ldrsw	x1, [x8, #412]
  402e50:	cmn	w1, #0x1
  402e54:	b.eq	402e6c <ferror@plt+0x1a3c>  // b.none
  402e58:	ldr	x8, [x23, #1072]
  402e5c:	adrp	x0, 417000 <warn@@Base+0x13f9c>
  402e60:	add	x0, x0, #0x394
  402e64:	mov	w2, #0x2                   	// #2
  402e68:	blr	x8
  402e6c:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  402e70:	ldr	w8, [x8, #420]
  402e74:	cmn	w8, #0x1
  402e78:	b.eq	402e84 <ferror@plt+0x1a54>  // b.none
  402e7c:	adrp	x9, 417000 <warn@@Base+0x13f9c>
  402e80:	strb	w8, [x9, #907]
  402e84:	adrp	x0, 417000 <warn@@Base+0x13f9c>
  402e88:	add	x0, x0, #0x384
  402e8c:	mov	w1, #0x40                  	// #64
  402e90:	b	402ef8 <ferror@plt+0x1ac8>
  402e94:	cmn	w1, #0x1
  402e98:	b.eq	402eb0 <ferror@plt+0x1a80>  // b.none
  402e9c:	ldr	x8, [x23, #1072]
  402ea0:	adrp	x0, 417000 <warn@@Base+0x13f9c>
  402ea4:	add	x0, x0, #0x362
  402ea8:	mov	w2, #0x2                   	// #2
  402eac:	blr	x8
  402eb0:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  402eb4:	ldrsw	x1, [x8, #412]
  402eb8:	cmn	w1, #0x1
  402ebc:	b.eq	402ed4 <ferror@plt+0x1aa4>  // b.none
  402ec0:	ldr	x8, [x23, #1072]
  402ec4:	adrp	x0, 417000 <warn@@Base+0x13f9c>
  402ec8:	add	x0, x0, #0x360
  402ecc:	mov	w2, #0x2                   	// #2
  402ed0:	blr	x8
  402ed4:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  402ed8:	ldr	w8, [x8, #420]
  402edc:	cmn	w8, #0x1
  402ee0:	b.eq	402eec <ferror@plt+0x1abc>  // b.none
  402ee4:	adrp	x9, 417000 <warn@@Base+0x13f9c>
  402ee8:	strb	w8, [x9, #855]
  402eec:	adrp	x0, 417000 <warn@@Base+0x13f9c>
  402ef0:	add	x0, x0, #0x350
  402ef4:	mov	w1, #0x34                  	// #52
  402ef8:	mov	w2, #0x1                   	// #1
  402efc:	mov	x3, x20
  402f00:	bl	401370 <fwrite@plt>
  402f04:	cmp	x0, #0x1
  402f08:	b.eq	402c30 <ferror@plt+0x1800>  // b.none
  402f0c:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  402f10:	add	x1, x1, #0x4c8
  402f14:	mov	w2, #0x5                   	// #5
  402f18:	mov	x0, xzr
  402f1c:	bl	4013b0 <dcgettext@plt>
  402f20:	mov	x20, x0
  402f24:	bl	4013f0 <__errno_location@plt>
  402f28:	ldr	w0, [x0]
  402f2c:	bl	4012c0 <strerror@plt>
  402f30:	mov	x2, x0
  402f34:	mov	x0, x20
  402f38:	mov	x1, x19
  402f3c:	bl	402fa0 <error@@Base>
  402f40:	b	402c54 <ferror@plt+0x1824>
  402f44:	bl	4012f0 <abort@plt>
  402f48:	stp	x29, x30, [sp, #-16]!
  402f4c:	mov	x1, x0
  402f50:	adrp	x0, 405000 <warn@@Base+0x1f9c>
  402f54:	adrp	x2, 405000 <warn@@Base+0x1f9c>
  402f58:	add	x0, x0, #0x557
  402f5c:	add	x2, x2, #0x562
  402f60:	mov	x29, sp
  402f64:	bl	4013d0 <printf@plt>
  402f68:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  402f6c:	add	x1, x1, #0x576
  402f70:	mov	w2, #0x5                   	// #5
  402f74:	mov	x0, xzr
  402f78:	bl	4013b0 <dcgettext@plt>
  402f7c:	bl	4013d0 <printf@plt>
  402f80:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  402f84:	add	x1, x1, #0x5a9
  402f88:	mov	w2, #0x5                   	// #5
  402f8c:	mov	x0, xzr
  402f90:	bl	4013b0 <dcgettext@plt>
  402f94:	bl	4013d0 <printf@plt>
  402f98:	mov	w0, wzr
  402f9c:	bl	4011a0 <exit@plt>

0000000000402fa0 <error@@Base>:
  402fa0:	sub	sp, sp, #0x130
  402fa4:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  402fa8:	stp	x20, x19, [sp, #288]
  402fac:	mov	x19, x0
  402fb0:	ldr	x0, [x8, #808]
  402fb4:	stp	x29, x30, [sp, #256]
  402fb8:	add	x29, sp, #0x100
  402fbc:	stp	x28, x21, [sp, #272]
  402fc0:	stp	x1, x2, [x29, #-120]
  402fc4:	stp	x3, x4, [x29, #-104]
  402fc8:	stp	x5, x6, [x29, #-88]
  402fcc:	stur	x7, [x29, #-72]
  402fd0:	stp	q0, q1, [sp]
  402fd4:	stp	q2, q3, [sp, #32]
  402fd8:	stp	q4, q5, [sp, #64]
  402fdc:	stp	q6, q7, [sp, #96]
  402fe0:	bl	401390 <fflush@plt>
  402fe4:	sub	x9, x29, #0x78
  402fe8:	adrp	x21, 417000 <warn@@Base+0x13f9c>
  402fec:	add	x8, x29, #0x30
  402ff0:	add	x9, x9, #0x38
  402ff4:	ldr	x20, [x21, #784]
  402ff8:	mov	x10, sp
  402ffc:	stp	x8, x9, [x29, #-32]
  403000:	mov	x8, #0xffffffffffffffc8    	// #-56
  403004:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  403008:	add	x10, x10, #0x80
  40300c:	movk	x8, #0xff80, lsl #32
  403010:	add	x1, x1, #0x695
  403014:	mov	w2, #0x5                   	// #5
  403018:	mov	x0, xzr
  40301c:	stp	x10, x8, [x29, #-16]
  403020:	bl	4013b0 <dcgettext@plt>
  403024:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  403028:	ldr	x2, [x8, #384]
  40302c:	mov	x1, x0
  403030:	mov	x0, x20
  403034:	bl	401410 <fprintf@plt>
  403038:	ldp	q0, q1, [x29, #-32]
  40303c:	ldr	x0, [x21, #784]
  403040:	sub	x2, x29, #0x40
  403044:	mov	x1, x19
  403048:	stp	q0, q1, [x29, #-64]
  40304c:	bl	4013c0 <vfprintf@plt>
  403050:	ldp	x20, x19, [sp, #288]
  403054:	ldp	x28, x21, [sp, #272]
  403058:	ldp	x29, x30, [sp, #256]
  40305c:	add	sp, sp, #0x130
  403060:	ret

0000000000403064 <warn@@Base>:
  403064:	sub	sp, sp, #0x130
  403068:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  40306c:	stp	x20, x19, [sp, #288]
  403070:	mov	x19, x0
  403074:	ldr	x0, [x8, #808]
  403078:	stp	x29, x30, [sp, #256]
  40307c:	add	x29, sp, #0x100
  403080:	stp	x28, x21, [sp, #272]
  403084:	stp	x1, x2, [x29, #-120]
  403088:	stp	x3, x4, [x29, #-104]
  40308c:	stp	x5, x6, [x29, #-88]
  403090:	stur	x7, [x29, #-72]
  403094:	stp	q0, q1, [sp]
  403098:	stp	q2, q3, [sp, #32]
  40309c:	stp	q4, q5, [sp, #64]
  4030a0:	stp	q6, q7, [sp, #96]
  4030a4:	bl	401390 <fflush@plt>
  4030a8:	sub	x9, x29, #0x78
  4030ac:	adrp	x21, 417000 <warn@@Base+0x13f9c>
  4030b0:	add	x8, x29, #0x30
  4030b4:	add	x9, x9, #0x38
  4030b8:	ldr	x20, [x21, #784]
  4030bc:	mov	x10, sp
  4030c0:	stp	x8, x9, [x29, #-32]
  4030c4:	mov	x8, #0xffffffffffffffc8    	// #-56
  4030c8:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  4030cc:	add	x10, x10, #0x80
  4030d0:	movk	x8, #0xff80, lsl #32
  4030d4:	add	x1, x1, #0x6a1
  4030d8:	mov	w2, #0x5                   	// #5
  4030dc:	mov	x0, xzr
  4030e0:	stp	x10, x8, [x29, #-16]
  4030e4:	bl	4013b0 <dcgettext@plt>
  4030e8:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  4030ec:	ldr	x2, [x8, #384]
  4030f0:	mov	x1, x0
  4030f4:	mov	x0, x20
  4030f8:	bl	401410 <fprintf@plt>
  4030fc:	ldp	q0, q1, [x29, #-32]
  403100:	ldr	x0, [x21, #784]
  403104:	sub	x2, x29, #0x40
  403108:	mov	x1, x19
  40310c:	stp	q0, q1, [x29, #-64]
  403110:	bl	4013c0 <vfprintf@plt>
  403114:	ldp	x20, x19, [sp, #288]
  403118:	ldp	x28, x21, [sp, #272]
  40311c:	ldp	x29, x30, [sp, #256]
  403120:	add	sp, sp, #0x130
  403124:	ret
  403128:	stp	x29, x30, [sp, #-32]!
  40312c:	sub	w8, w2, #0x1
  403130:	cmp	w8, #0x7
  403134:	str	x19, [sp, #16]
  403138:	mov	x29, sp
  40313c:	b.hi	4031a0 <warn@@Base+0x13c>  // b.pmore
  403140:	adrp	x9, 405000 <warn@@Base+0x1f9c>
  403144:	add	x9, x9, #0x66d
  403148:	adr	x10, 403158 <warn@@Base+0xf4>
  40314c:	ldrb	w11, [x9, x8]
  403150:	add	x10, x10, x11, lsl #2
  403154:	br	x10
  403158:	lsr	x8, x1, #32
  40315c:	lsr	x9, x1, #48
  403160:	lsr	x10, x1, #56
  403164:	lsr	x11, x1, #40
  403168:	strb	w10, [x0, #7]
  40316c:	strb	w9, [x0, #6]
  403170:	strb	w11, [x0, #5]
  403174:	strb	w8, [x0, #4]
  403178:	lsr	x8, x1, #24
  40317c:	strb	w8, [x0, #3]
  403180:	lsr	x8, x1, #16
  403184:	strb	w8, [x0, #2]
  403188:	lsr	x8, x1, #8
  40318c:	strb	w8, [x0, #1]
  403190:	ldr	x19, [sp, #16]
  403194:	strb	w1, [x0]
  403198:	ldp	x29, x30, [sp], #32
  40319c:	ret
  4031a0:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  4031a4:	add	x1, x1, #0x6af
  4031a8:	mov	w19, w2
  4031ac:	mov	w2, #0x5                   	// #5
  4031b0:	mov	x0, xzr
  4031b4:	bl	4013b0 <dcgettext@plt>
  4031b8:	mov	w1, w19
  4031bc:	bl	402fa0 <error@@Base>
  4031c0:	bl	4012f0 <abort@plt>
  4031c4:	stp	x29, x30, [sp, #-32]!
  4031c8:	sub	w8, w2, #0x1
  4031cc:	cmp	w8, #0x7
  4031d0:	str	x19, [sp, #16]
  4031d4:	mov	x29, sp
  4031d8:	b.hi	403228 <warn@@Base+0x1c4>  // b.pmore
  4031dc:	adrp	x9, 405000 <warn@@Base+0x1f9c>
  4031e0:	add	x9, x9, #0x675
  4031e4:	adr	x10, 4031f4 <warn@@Base+0x190>
  4031e8:	ldrb	w11, [x9, x8]
  4031ec:	add	x10, x10, x11, lsl #2
  4031f0:	br	x10
  4031f4:	rev	w8, w1
  4031f8:	lsr	x1, x1, #32
  4031fc:	str	w8, [x0, #4]
  403200:	strb	w1, [x0, #3]
  403204:	lsr	x1, x1, #8
  403208:	strb	w1, [x0, #2]
  40320c:	lsr	x1, x1, #8
  403210:	strb	w1, [x0, #1]
  403214:	lsr	x1, x1, #8
  403218:	ldr	x19, [sp, #16]
  40321c:	strb	w1, [x0]
  403220:	ldp	x29, x30, [sp], #32
  403224:	ret
  403228:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  40322c:	add	x1, x1, #0x6af
  403230:	mov	w19, w2
  403234:	mov	w2, #0x5                   	// #5
  403238:	mov	x0, xzr
  40323c:	bl	4013b0 <dcgettext@plt>
  403240:	mov	w1, w19
  403244:	bl	402fa0 <error@@Base>
  403248:	bl	4012f0 <abort@plt>
  40324c:	stp	x29, x30, [sp, #-32]!
  403250:	sub	w9, w1, #0x1
  403254:	cmp	w9, #0x7
  403258:	str	x19, [sp, #16]
  40325c:	mov	x29, sp
  403260:	b.hi	403338 <warn@@Base+0x2d4>  // b.pmore
  403264:	adrp	x10, 405000 <warn@@Base+0x1f9c>
  403268:	add	x10, x10, #0x67d
  40326c:	adr	x11, 403280 <warn@@Base+0x21c>
  403270:	ldrb	w12, [x10, x9]
  403274:	add	x11, x11, x12, lsl #2
  403278:	mov	x8, x0
  40327c:	br	x11
  403280:	ldrb	w0, [x8]
  403284:	ldr	x19, [sp, #16]
  403288:	ldp	x29, x30, [sp], #32
  40328c:	ret
  403290:	ldr	w0, [x8]
  403294:	ldrb	w8, [x8, #4]
  403298:	bfi	x0, x8, #32, #8
  40329c:	ldr	x19, [sp, #16]
  4032a0:	ldp	x29, x30, [sp], #32
  4032a4:	ret
  4032a8:	ldrh	w0, [x8]
  4032ac:	ldrb	w8, [x8, #2]
  4032b0:	bfi	x0, x8, #16, #8
  4032b4:	ldr	x19, [sp, #16]
  4032b8:	ldp	x29, x30, [sp], #32
  4032bc:	ret
  4032c0:	ldrh	w0, [x8]
  4032c4:	ldr	x19, [sp, #16]
  4032c8:	ldp	x29, x30, [sp], #32
  4032cc:	ret
  4032d0:	ldr	w0, [x8]
  4032d4:	ldr	x19, [sp, #16]
  4032d8:	ldp	x29, x30, [sp], #32
  4032dc:	ret
  4032e0:	ldr	x0, [x8]
  4032e4:	ldr	x19, [sp, #16]
  4032e8:	ldp	x29, x30, [sp], #32
  4032ec:	ret
  4032f0:	ldr	w0, [x8]
  4032f4:	ldrb	w9, [x8, #4]
  4032f8:	ldrb	w8, [x8, #5]
  4032fc:	bfi	x0, x9, #32, #8
  403300:	bfi	x0, x8, #40, #8
  403304:	ldr	x19, [sp, #16]
  403308:	ldp	x29, x30, [sp], #32
  40330c:	ret
  403310:	ldr	w0, [x8]
  403314:	ldrb	w9, [x8, #4]
  403318:	ldrb	w10, [x8, #5]
  40331c:	ldrb	w8, [x8, #6]
  403320:	bfi	x0, x9, #32, #8
  403324:	bfi	x0, x10, #40, #8
  403328:	bfi	x0, x8, #48, #8
  40332c:	ldr	x19, [sp, #16]
  403330:	ldp	x29, x30, [sp], #32
  403334:	ret
  403338:	adrp	x8, 405000 <warn@@Base+0x1f9c>
  40333c:	add	x8, x8, #0x6af
  403340:	mov	w2, #0x5                   	// #5
  403344:	mov	x0, xzr
  403348:	mov	w19, w1
  40334c:	mov	x1, x8
  403350:	bl	4013b0 <dcgettext@plt>
  403354:	mov	w1, w19
  403358:	bl	402fa0 <error@@Base>
  40335c:	bl	4012f0 <abort@plt>
  403360:	stp	x29, x30, [sp, #-32]!
  403364:	sub	w8, w1, #0x1
  403368:	cmp	w8, #0x7
  40336c:	str	x19, [sp, #16]
  403370:	mov	x29, sp
  403374:	b.hi	40347c <warn@@Base+0x418>  // b.pmore
  403378:	adrp	x9, 405000 <warn@@Base+0x1f9c>
  40337c:	add	x9, x9, #0x685
  403380:	adr	x10, 403390 <warn@@Base+0x32c>
  403384:	ldrb	w11, [x9, x8]
  403388:	add	x10, x10, x11, lsl #2
  40338c:	br	x10
  403390:	ldrb	w0, [x0]
  403394:	ldr	x19, [sp, #16]
  403398:	ldp	x29, x30, [sp], #32
  40339c:	ret
  4033a0:	ldur	w8, [x0, #1]
  4033a4:	ldrb	w9, [x0]
  4033a8:	lsl	x8, x8, #32
  4033ac:	rev	x0, x8
  4033b0:	bfi	x0, x9, #32, #8
  4033b4:	ldr	x19, [sp, #16]
  4033b8:	ldp	x29, x30, [sp], #32
  4033bc:	ret
  4033c0:	ldurh	w8, [x0, #1]
  4033c4:	ldrb	w9, [x0]
  4033c8:	lsl	x8, x8, #48
  4033cc:	rev	x0, x8
  4033d0:	bfi	x0, x9, #16, #8
  4033d4:	ldr	x19, [sp, #16]
  4033d8:	ldp	x29, x30, [sp], #32
  4033dc:	ret
  4033e0:	ldrh	w8, [x0]
  4033e4:	lsl	x8, x8, #48
  4033e8:	rev	x0, x8
  4033ec:	ldr	x19, [sp, #16]
  4033f0:	ldp	x29, x30, [sp], #32
  4033f4:	ret
  4033f8:	ldr	w8, [x0]
  4033fc:	lsl	x8, x8, #32
  403400:	rev	x0, x8
  403404:	ldr	x19, [sp, #16]
  403408:	ldp	x29, x30, [sp], #32
  40340c:	ret
  403410:	ldr	x8, [x0]
  403414:	rev	x0, x8
  403418:	ldr	x19, [sp, #16]
  40341c:	ldp	x29, x30, [sp], #32
  403420:	ret
  403424:	ldur	w8, [x0, #2]
  403428:	ldrb	w9, [x0, #1]
  40342c:	ldrb	w10, [x0]
  403430:	lsl	x8, x8, #32
  403434:	rev	x0, x8
  403438:	bfi	x0, x9, #32, #8
  40343c:	bfi	x0, x10, #40, #8
  403440:	ldr	x19, [sp, #16]
  403444:	ldp	x29, x30, [sp], #32
  403448:	ret
  40344c:	ldur	w8, [x0, #3]
  403450:	ldrb	w9, [x0, #2]
  403454:	ldrb	w10, [x0, #1]
  403458:	ldrb	w11, [x0]
  40345c:	lsl	x8, x8, #32
  403460:	rev	x0, x8
  403464:	bfi	x0, x9, #32, #8
  403468:	bfi	x0, x10, #40, #8
  40346c:	bfi	x0, x11, #48, #8
  403470:	ldr	x19, [sp, #16]
  403474:	ldp	x29, x30, [sp], #32
  403478:	ret
  40347c:	adrp	x8, 405000 <warn@@Base+0x1f9c>
  403480:	add	x8, x8, #0x6af
  403484:	mov	w2, #0x5                   	// #5
  403488:	mov	x0, xzr
  40348c:	mov	w19, w1
  403490:	mov	x1, x8
  403494:	bl	4013b0 <dcgettext@plt>
  403498:	mov	w1, w19
  40349c:	bl	402fa0 <error@@Base>
  4034a0:	bl	4012f0 <abort@plt>
  4034a4:	stp	x29, x30, [sp, #-32]!
  4034a8:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  4034ac:	ldr	x8, [x8, #1064]
  4034b0:	str	x19, [sp, #16]
  4034b4:	mov	x29, sp
  4034b8:	mov	w19, w1
  4034bc:	blr	x8
  4034c0:	sub	w8, w19, #0x1
  4034c4:	cmp	w8, #0x7
  4034c8:	b.hi	403544 <warn@@Base+0x4e0>  // b.pmore
  4034cc:	adrp	x9, 405000 <warn@@Base+0x1f9c>
  4034d0:	add	x9, x9, #0x68d
  4034d4:	adr	x10, 4034e4 <warn@@Base+0x480>
  4034d8:	ldrb	w11, [x9, x8]
  4034dc:	add	x10, x10, x11, lsl #2
  4034e0:	br	x10
  4034e4:	ldr	x19, [sp, #16]
  4034e8:	ldp	x29, x30, [sp], #32
  4034ec:	ret
  4034f0:	eor	x8, x0, #0x80
  4034f4:	sub	x0, x8, #0x80
  4034f8:	ldr	x19, [sp, #16]
  4034fc:	ldp	x29, x30, [sp], #32
  403500:	ret
  403504:	eor	x8, x0, #0x80000000
  403508:	mov	x9, #0xffffffff80000000    	// #-2147483648
  40350c:	add	x0, x8, x9
  403510:	ldr	x19, [sp, #16]
  403514:	ldp	x29, x30, [sp], #32
  403518:	ret
  40351c:	eor	x8, x0, #0x8000
  403520:	sub	x0, x8, #0x8, lsl #12
  403524:	ldr	x19, [sp, #16]
  403528:	ldp	x29, x30, [sp], #32
  40352c:	ret
  403530:	eor	x8, x0, #0x800000
  403534:	sub	x0, x8, #0x800, lsl #12
  403538:	ldr	x19, [sp, #16]
  40353c:	ldp	x29, x30, [sp], #32
  403540:	ret
  403544:	bl	4012f0 <abort@plt>
  403548:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  40354c:	ldr	x8, [x8, #1064]
  403550:	adrp	x9, 403000 <error@@Base+0x60>
  403554:	add	x9, x9, #0x360
  403558:	cmp	x8, x9
  40355c:	b.eq	403588 <warn@@Base+0x524>  // b.none
  403560:	ldr	w8, [x0, #4]
  403564:	str	x8, [x1]
  403568:	ldrh	w8, [x0]
  40356c:	ldrb	w9, [x0, #2]
  403570:	bfi	x8, x9, #16, #8
  403574:	add	x9, x0, #0x3
  403578:	ldrb	w9, [x9]
  40357c:	bfi	x8, x9, #24, #8
  403580:	str	x8, [x2]
  403584:	ret
  403588:	ldr	w8, [x0]
  40358c:	add	x9, x0, #0x4
  403590:	lsl	x8, x8, #32
  403594:	rev	x8, x8
  403598:	str	x8, [x1]
  40359c:	ldrh	w8, [x0, #6]
  4035a0:	ldrb	w10, [x0, #5]
  4035a4:	lsl	x8, x8, #48
  4035a8:	rev	x8, x8
  4035ac:	bfi	x8, x10, #16, #8
  4035b0:	ldrb	w9, [x9]
  4035b4:	bfi	x8, x9, #24, #8
  4035b8:	str	x8, [x2]
  4035bc:	ret
  4035c0:	stp	x29, x30, [sp, #-64]!
  4035c4:	stp	x24, x23, [sp, #16]
  4035c8:	stp	x22, x21, [sp, #32]
  4035cc:	stp	x20, x19, [sp, #48]
  4035d0:	mov	x29, sp
  4035d4:	mov	x19, x2
  4035d8:	mov	x20, x1
  4035dc:	mov	x22, x0
  4035e0:	bl	40491c <warn@@Base+0x18b8>
  4035e4:	subs	x23, x0, x22
  4035e8:	b.eq	403644 <warn@@Base+0x5e0>  // b.none
  4035ec:	ldrb	w8, [x20]
  4035f0:	cmp	w8, #0x2f
  4035f4:	b.eq	403644 <warn@@Base+0x5e0>  // b.none
  4035f8:	add	x24, x23, x19
  4035fc:	add	x0, x24, #0x1
  403600:	cmp	x0, x23
  403604:	b.cc	403654 <warn@@Base+0x5f0>  // b.lo, b.ul, b.last
  403608:	cmp	x0, x19
  40360c:	b.cc	403654 <warn@@Base+0x5f0>  // b.lo, b.ul, b.last
  403610:	bl	401220 <malloc@plt>
  403614:	mov	x21, x0
  403618:	cbz	x0, 40369c <warn@@Base+0x638>
  40361c:	mov	x0, x21
  403620:	mov	x1, x22
  403624:	mov	x2, x23
  403628:	bl	401160 <memcpy@plt>
  40362c:	add	x0, x21, x23
  403630:	mov	x1, x20
  403634:	mov	x2, x19
  403638:	bl	401160 <memcpy@plt>
  40363c:	strb	wzr, [x21, x24]
  403640:	b	4036b0 <warn@@Base+0x64c>
  403644:	adds	x0, x19, #0x1
  403648:	b.cc	403678 <warn@@Base+0x614>  // b.lo, b.ul, b.last
  40364c:	mov	x21, xzr
  403650:	b	4036b0 <warn@@Base+0x64c>
  403654:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  403658:	add	x1, x1, #0x6d9
  40365c:	mov	w2, #0x5                   	// #5
  403660:	mov	x0, xzr
  403664:	bl	4013b0 <dcgettext@plt>
  403668:	mov	x1, x19
  40366c:	bl	402fa0 <error@@Base>
  403670:	mov	x21, xzr
  403674:	b	4036b0 <warn@@Base+0x64c>
  403678:	bl	401220 <malloc@plt>
  40367c:	mov	x21, x0
  403680:	cbz	x0, 40369c <warn@@Base+0x638>
  403684:	mov	x0, x21
  403688:	mov	x1, x20
  40368c:	mov	x2, x19
  403690:	bl	401160 <memcpy@plt>
  403694:	strb	wzr, [x21, x19]
  403698:	b	4036b0 <warn@@Base+0x64c>
  40369c:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  4036a0:	add	x1, x1, #0x6ca
  4036a4:	mov	w2, #0x5                   	// #5
  4036a8:	bl	4013b0 <dcgettext@plt>
  4036ac:	bl	402fa0 <error@@Base>
  4036b0:	mov	x0, x21
  4036b4:	ldp	x20, x19, [sp, #48]
  4036b8:	ldp	x22, x21, [sp, #32]
  4036bc:	ldp	x24, x23, [sp, #16]
  4036c0:	ldp	x29, x30, [sp], #64
  4036c4:	ret
  4036c8:	stp	x29, x30, [sp, #-64]!
  4036cc:	stp	x20, x19, [sp, #48]
  4036d0:	mov	x20, x0
  4036d4:	mov	x0, x1
  4036d8:	stp	x24, x23, [sp, #16]
  4036dc:	stp	x22, x21, [sp, #32]
  4036e0:	mov	x29, sp
  4036e4:	mov	w23, w4
  4036e8:	mov	w22, w3
  4036ec:	mov	x21, x2
  4036f0:	mov	x19, x1
  4036f4:	bl	4012b0 <strdup@plt>
  4036f8:	stp	x0, x21, [x20]
  4036fc:	movi	v0.2d, #0x0
  403700:	mov	w8, #0x8                   	// #8
  403704:	mov	w1, #0x8                   	// #8
  403708:	mov	x0, x21
  40370c:	mov	w2, wzr
  403710:	stp	w22, wzr, [x20, #80]
  403714:	stp	q0, q0, [x20, #16]
  403718:	str	q0, [x20, #48]
  40371c:	stp	xzr, x8, [x20, #64]
  403720:	bl	4012e0 <fseek@plt>
  403724:	cbz	w0, 403760 <warn@@Base+0x6fc>
  403728:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  40372c:	add	x1, x1, #0x70b
  403730:	mov	w2, #0x5                   	// #5
  403734:	mov	x0, xzr
  403738:	bl	4013b0 <dcgettext@plt>
  40373c:	mov	x1, x19
  403740:	bl	402fa0 <error@@Base>
  403744:	mov	w24, #0x1                   	// #1
  403748:	mov	w0, w24
  40374c:	ldp	x20, x19, [sp, #48]
  403750:	ldp	x22, x21, [sp, #32]
  403754:	ldp	x24, x23, [sp, #16]
  403758:	ldp	x29, x30, [sp], #64
  40375c:	ret
  403760:	add	x22, x20, #0x58
  403764:	mov	w1, #0x1                   	// #1
  403768:	mov	w2, #0x3c                  	// #60
  40376c:	mov	x0, x22
  403770:	mov	x3, x21
  403774:	bl	401350 <fread@plt>
  403778:	cbz	x0, 403830 <warn@@Base+0x7cc>
  40377c:	cmp	x0, #0x3c
  403780:	b.ne	4037d8 <warn@@Base+0x774>  // b.any
  403784:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  403788:	add	x1, x1, #0x737
  40378c:	mov	w2, #0x10                  	// #16
  403790:	mov	x0, x22
  403794:	bl	401230 <strncmp@plt>
  403798:	cbz	w0, 4037e4 <warn@@Base+0x780>
  40379c:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  4037a0:	add	x1, x1, #0x748
  4037a4:	mov	w2, #0x10                  	// #16
  4037a8:	mov	x0, x22
  4037ac:	bl	401230 <strncmp@plt>
  4037b0:	cbz	w0, 4037fc <warn@@Base+0x798>
  4037b4:	cbz	w23, 403818 <warn@@Base+0x7b4>
  4037b8:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  4037bc:	add	x1, x1, #0x759
  4037c0:	mov	w2, #0x5                   	// #5
  4037c4:	mov	x0, xzr
  4037c8:	bl	4013b0 <dcgettext@plt>
  4037cc:	mov	x1, x19
  4037d0:	bl	4013d0 <printf@plt>
  4037d4:	b	403818 <warn@@Base+0x7b4>
  4037d8:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  4037dc:	add	x1, x1, #0x303
  4037e0:	b	403730 <warn@@Base+0x6cc>
  4037e4:	mov	w1, #0x4                   	// #4
  4037e8:	mov	x0, x20
  4037ec:	mov	w2, w23
  4037f0:	bl	403924 <warn@@Base+0x8c0>
  4037f4:	cbnz	w0, 403818 <warn@@Base+0x7b4>
  4037f8:	b	403744 <warn@@Base+0x6e0>
  4037fc:	mov	w24, #0x1                   	// #1
  403800:	mov	w1, #0x8                   	// #8
  403804:	mov	x0, x20
  403808:	mov	w2, w23
  40380c:	str	w24, [x20, #84]
  403810:	bl	403924 <warn@@Base+0x8c0>
  403814:	cbz	w0, 403748 <warn@@Base+0x6e4>
  403818:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  40381c:	add	x1, x1, #0x772
  403820:	mov	w2, #0x10                  	// #16
  403824:	mov	x0, x22
  403828:	bl	401230 <strncmp@plt>
  40382c:	cbz	w0, 403838 <warn@@Base+0x7d4>
  403830:	mov	w24, wzr
  403834:	b	403748 <warn@@Base+0x6e4>
  403838:	ldrb	w23, [x20, #146]
  40383c:	add	x0, x20, #0x88
  403840:	mov	w2, #0xa                   	// #10
  403844:	mov	x1, xzr
  403848:	strb	wzr, [x20, #146]
  40384c:	bl	401180 <strtoul@plt>
  403850:	cmp	x0, #0x7
  403854:	str	x0, [x20, #56]
  403858:	strb	w23, [x20, #146]
  40385c:	b.hi	40386c <warn@@Base+0x808>  // b.pmore
  403860:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  403864:	add	x1, x1, #0x783
  403868:	b	4038d8 <warn@@Base+0x874>
  40386c:	mov	x22, x0
  403870:	tbnz	x0, #63, 4038d0 <warn@@Base+0x86c>
  403874:	ldr	x8, [x20, #72]
  403878:	add	x0, x22, #0x1
  40387c:	add	x8, x22, x8
  403880:	add	x8, x8, #0x3c
  403884:	str	x8, [x20, #72]
  403888:	bl	401220 <malloc@plt>
  40388c:	str	x0, [x20, #48]
  403890:	cbz	x0, 4038f4 <warn@@Base+0x890>
  403894:	mov	w2, #0x1                   	// #1
  403898:	mov	x1, x22
  40389c:	mov	x3, x21
  4038a0:	bl	401350 <fread@plt>
  4038a4:	cmp	x0, #0x1
  4038a8:	b.ne	40390c <warn@@Base+0x8a8>  // b.any
  4038ac:	ldr	x8, [x20, #56]
  4038b0:	tbz	w8, #0, 4038c0 <warn@@Base+0x85c>
  4038b4:	mov	x0, x21
  4038b8:	bl	4012a0 <getc@plt>
  4038bc:	ldr	x8, [x20, #56]
  4038c0:	ldr	x9, [x20, #48]
  4038c4:	mov	w24, wzr
  4038c8:	strb	wzr, [x9, x8]
  4038cc:	b	403748 <warn@@Base+0x6e4>
  4038d0:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  4038d4:	add	x1, x1, #0x7b3
  4038d8:	mov	w2, #0x5                   	// #5
  4038dc:	mov	x0, xzr
  4038e0:	bl	4013b0 <dcgettext@plt>
  4038e4:	ldr	x2, [x20, #56]
  4038e8:	mov	x1, x19
  4038ec:	bl	402fa0 <error@@Base>
  4038f0:	b	403744 <warn@@Base+0x6e0>
  4038f4:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  4038f8:	add	x1, x1, #0x7e3
  4038fc:	mov	w2, #0x5                   	// #5
  403900:	bl	4013b0 <dcgettext@plt>
  403904:	bl	402fa0 <error@@Base>
  403908:	b	403744 <warn@@Base+0x6e0>
  40390c:	ldr	x0, [x20, #48]
  403910:	bl	401360 <free@plt>
  403914:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  403918:	str	xzr, [x20, #48]
  40391c:	add	x1, x1, #0x817
  403920:	b	403730 <warn@@Base+0x6cc>
  403924:	stp	x29, x30, [sp, #-80]!
  403928:	stp	x24, x23, [sp, #32]
  40392c:	stp	x22, x21, [sp, #48]
  403930:	stp	x20, x19, [sp, #64]
  403934:	ldrb	w23, [x0, #146]
  403938:	mov	w21, w2
  40393c:	mov	w20, w1
  403940:	mov	x19, x0
  403944:	strb	wzr, [x0, #146]
  403948:	add	x0, x0, #0x88
  40394c:	mov	w2, #0xa                   	// #10
  403950:	mov	x1, xzr
  403954:	str	x25, [sp, #16]
  403958:	mov	x29, sp
  40395c:	bl	401180 <strtoul@plt>
  403960:	mov	x22, x0
  403964:	strb	w23, [x19, #146]
  403968:	tbnz	x0, #63, 4039a8 <warn@@Base+0x944>
  40396c:	ldr	x8, [x19, #72]
  403970:	and	x9, x22, #0x1
  403974:	add	x1, x9, x22
  403978:	add	x8, x1, x8
  40397c:	add	x8, x8, #0x3c
  403980:	str	x8, [x19, #72]
  403984:	cbz	w21, 4039cc <warn@@Base+0x968>
  403988:	cmp	w20, #0x9
  40398c:	b.cs	403bd0 <warn@@Base+0xb6c>  // b.hs, b.nlast
  403990:	mov	w21, w20
  403994:	subs	x22, x1, x21
  403998:	b.cs	4039e8 <warn@@Base+0x984>  // b.hs, b.nlast
  40399c:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  4039a0:	add	x1, x1, #0xa20
  4039a4:	b	403b54 <warn@@Base+0xaf0>
  4039a8:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  4039ac:	add	x1, x1, #0x92f
  4039b0:	mov	w2, #0x5                   	// #5
  4039b4:	mov	x0, xzr
  4039b8:	bl	4013b0 <dcgettext@plt>
  4039bc:	ldr	x1, [x19]
  4039c0:	mov	x2, x22
  4039c4:	bl	402fa0 <error@@Base>
  4039c8:	b	403b68 <warn@@Base+0xb04>
  4039cc:	ldr	x0, [x19, #8]
  4039d0:	mov	w2, #0x1                   	// #1
  4039d4:	bl	4012e0 <fseek@plt>
  4039d8:	cbz	w0, 403ad8 <warn@@Base+0xa74>
  4039dc:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  4039e0:	add	x1, x1, #0x955
  4039e4:	b	403b54 <warn@@Base+0xaf0>
  4039e8:	ldr	x3, [x19, #8]
  4039ec:	add	x0, x29, #0x18
  4039f0:	mov	w1, #0x1                   	// #1
  4039f4:	mov	x2, x21
  4039f8:	bl	401350 <fread@plt>
  4039fc:	cmp	x0, x21
  403a00:	b.ne	403b4c <warn@@Base+0xae8>  // b.any
  403a04:	add	x0, x29, #0x18
  403a08:	mov	w1, w20
  403a0c:	bl	403360 <warn@@Base+0x2fc>
  403a10:	cmp	x22, x0
  403a14:	str	x0, [x19, #16]
  403a18:	b.cc	403b08 <warn@@Base+0xaa4>  // b.lo, b.ul, b.last
  403a1c:	mov	x24, x0
  403a20:	mul	x0, x0, x21
  403a24:	cmp	x22, x0
  403a28:	b.cc	403b08 <warn@@Base+0xaa4>  // b.lo, b.ul, b.last
  403a2c:	bl	401220 <malloc@plt>
  403a30:	cbz	x0, 403b34 <warn@@Base+0xad0>
  403a34:	ldr	x3, [x19, #8]
  403a38:	mov	x1, x21
  403a3c:	mov	x2, x24
  403a40:	mov	x23, x0
  403a44:	bl	401350 <fread@plt>
  403a48:	ldr	x8, [x19, #16]
  403a4c:	cmp	x0, x8
  403a50:	b.ne	403b44 <warn@@Base+0xae0>  // b.any
  403a54:	mov	x24, x0
  403a58:	lsl	x0, x0, #3
  403a5c:	bl	401220 <malloc@plt>
  403a60:	str	x0, [x19, #24]
  403a64:	cbz	x0, 403b88 <warn@@Base+0xb24>
  403a68:	msub	x22, x24, x21, x22
  403a6c:	cbz	x24, 403aa0 <warn@@Base+0xa3c>
  403a70:	mov	x25, xzr
  403a74:	mov	x24, x23
  403a78:	mov	x0, x24
  403a7c:	mov	w1, w20
  403a80:	bl	403360 <warn@@Base+0x2fc>
  403a84:	ldr	x8, [x19, #24]
  403a88:	add	x24, x24, x21
  403a8c:	str	x0, [x8, x25, lsl #3]
  403a90:	ldr	x8, [x19, #16]
  403a94:	add	x25, x25, #0x1
  403a98:	cmp	x25, x8
  403a9c:	b.cc	403a78 <warn@@Base+0xa14>  // b.lo, b.ul, b.last
  403aa0:	mov	x0, x23
  403aa4:	bl	401360 <free@plt>
  403aa8:	cbz	x22, 403bac <warn@@Base+0xb48>
  403aac:	mov	x0, x22
  403ab0:	bl	401220 <malloc@plt>
  403ab4:	str	x0, [x19, #32]
  403ab8:	cbz	x0, 403bb8 <warn@@Base+0xb54>
  403abc:	ldr	x3, [x19, #8]
  403ac0:	mov	w1, #0x1                   	// #1
  403ac4:	mov	x2, x22
  403ac8:	str	x22, [x19, #40]
  403acc:	bl	401350 <fread@plt>
  403ad0:	cmp	x0, x22
  403ad4:	b.ne	403bc4 <warn@@Base+0xb60>  // b.any
  403ad8:	ldr	x3, [x19, #8]
  403adc:	add	x0, x19, #0x58
  403ae0:	mov	w1, #0x1                   	// #1
  403ae4:	mov	w2, #0x3c                  	// #60
  403ae8:	mov	w20, #0x1                   	// #1
  403aec:	bl	401350 <fread@plt>
  403af0:	cbz	x0, 403b6c <warn@@Base+0xb08>
  403af4:	cmp	x0, #0x3c
  403af8:	b.eq	403b6c <warn@@Base+0xb08>  // b.none
  403afc:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  403b00:	add	x1, x1, #0xbda
  403b04:	b	403b54 <warn@@Base+0xaf0>
  403b08:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  403b0c:	add	x1, x1, #0xa62
  403b10:	mov	w2, #0x5                   	// #5
  403b14:	mov	x0, xzr
  403b18:	bl	4013b0 <dcgettext@plt>
  403b1c:	ldr	x1, [x19]
  403b20:	ldr	x2, [x19, #16]
  403b24:	mov	w3, w20
  403b28:	mov	x4, x22
  403b2c:	bl	402fa0 <error@@Base>
  403b30:	b	403b68 <warn@@Base+0xb04>
  403b34:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  403b38:	add	x1, x1, #0xac3
  403b3c:	mov	w2, #0x5                   	// #5
  403b40:	b	403ba0 <warn@@Base+0xb3c>
  403b44:	mov	x0, x23
  403b48:	bl	401360 <free@plt>
  403b4c:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  403b50:	add	x1, x1, #0xa40
  403b54:	mov	w2, #0x5                   	// #5
  403b58:	mov	x0, xzr
  403b5c:	bl	4013b0 <dcgettext@plt>
  403b60:	ldr	x1, [x19]
  403b64:	bl	402fa0 <error@@Base>
  403b68:	mov	w20, wzr
  403b6c:	mov	w0, w20
  403b70:	ldp	x20, x19, [sp, #64]
  403b74:	ldp	x22, x21, [sp, #48]
  403b78:	ldp	x24, x23, [sp, #32]
  403b7c:	ldr	x25, [sp, #16]
  403b80:	ldp	x29, x30, [sp], #80
  403b84:	ret
  403b88:	mov	x0, x23
  403b8c:	bl	401360 <free@plt>
  403b90:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  403b94:	add	x1, x1, #0xafd
  403b98:	mov	w2, #0x5                   	// #5
  403b9c:	mov	x0, xzr
  403ba0:	bl	4013b0 <dcgettext@plt>
  403ba4:	bl	402fa0 <error@@Base>
  403ba8:	b	403b68 <warn@@Base+0xb04>
  403bac:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  403bb0:	add	x1, x1, #0xb3e
  403bb4:	b	403b54 <warn@@Base+0xaf0>
  403bb8:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  403bbc:	add	x1, x1, #0xb6b
  403bc0:	b	403b3c <warn@@Base+0xad8>
  403bc4:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  403bc8:	add	x1, x1, #0xbab
  403bcc:	b	403b54 <warn@@Base+0xaf0>
  403bd0:	adrp	x0, 405000 <warn@@Base+0x1f9c>
  403bd4:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  403bd8:	adrp	x3, 405000 <warn@@Base+0x1f9c>
  403bdc:	add	x0, x0, #0x97e
  403be0:	add	x1, x1, #0x9a7
  403be4:	add	x3, x3, #0x9c0
  403be8:	mov	w2, #0x1f9                 	// #505
  403bec:	bl	4013e0 <__assert_fail@plt>
  403bf0:	stp	x29, x30, [sp, #-48]!
  403bf4:	stp	x20, x19, [sp, #32]
  403bf8:	str	x21, [sp, #16]
  403bfc:	ldr	x21, [x0]
  403c00:	mov	x19, x0
  403c04:	mov	x20, x1
  403c08:	mov	x29, sp
  403c0c:	cbz	x21, 403c20 <warn@@Base+0xbbc>
  403c10:	mov	x0, x21
  403c14:	mov	x1, x20
  403c18:	bl	401330 <strcmp@plt>
  403c1c:	cbz	w0, 403c9c <warn@@Base+0xc38>
  403c20:	ldr	x0, [x19, #8]
  403c24:	cbz	x0, 403c30 <warn@@Base+0xbcc>
  403c28:	bl	401200 <fclose@plt>
  403c2c:	ldr	x21, [x19]
  403c30:	cbz	x21, 403c3c <warn@@Base+0xbd8>
  403c34:	mov	x0, x21
  403c38:	bl	401360 <free@plt>
  403c3c:	ldr	x0, [x19, #24]
  403c40:	cbz	x0, 403c48 <warn@@Base+0xbe4>
  403c44:	bl	401360 <free@plt>
  403c48:	ldr	x0, [x19, #32]
  403c4c:	cbz	x0, 403c54 <warn@@Base+0xbf0>
  403c50:	bl	401360 <free@plt>
  403c54:	ldr	x0, [x19, #48]
  403c58:	cbz	x0, 403c60 <warn@@Base+0xbfc>
  403c5c:	bl	401360 <free@plt>
  403c60:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  403c64:	add	x1, x1, #0x849
  403c68:	mov	x0, x20
  403c6c:	bl	401210 <fopen@plt>
  403c70:	cbz	x0, 403c98 <warn@@Base+0xc34>
  403c74:	mov	x2, x0
  403c78:	mov	x0, x19
  403c7c:	mov	x1, x20
  403c80:	ldp	x20, x19, [sp, #32]
  403c84:	ldr	x21, [sp, #16]
  403c88:	mov	w3, wzr
  403c8c:	mov	w4, wzr
  403c90:	ldp	x29, x30, [sp], #48
  403c94:	b	4036c8 <warn@@Base+0x664>
  403c98:	mov	w0, #0x1                   	// #1
  403c9c:	ldp	x20, x19, [sp, #32]
  403ca0:	ldr	x21, [sp, #16]
  403ca4:	ldp	x29, x30, [sp], #48
  403ca8:	ret
  403cac:	stp	x29, x30, [sp, #-32]!
  403cb0:	str	x19, [sp, #16]
  403cb4:	mov	x19, x0
  403cb8:	ldr	x0, [x0]
  403cbc:	mov	x29, sp
  403cc0:	cbz	x0, 403cc8 <warn@@Base+0xc64>
  403cc4:	bl	401360 <free@plt>
  403cc8:	ldr	x0, [x19, #24]
  403ccc:	cbz	x0, 403cd4 <warn@@Base+0xc70>
  403cd0:	bl	401360 <free@plt>
  403cd4:	ldr	x0, [x19, #32]
  403cd8:	cbz	x0, 403ce0 <warn@@Base+0xc7c>
  403cdc:	bl	401360 <free@plt>
  403ce0:	ldr	x0, [x19, #48]
  403ce4:	cbz	x0, 403cf4 <warn@@Base+0xc90>
  403ce8:	ldr	x19, [sp, #16]
  403cec:	ldp	x29, x30, [sp], #32
  403cf0:	b	401360 <free@plt>
  403cf4:	ldr	x19, [sp, #16]
  403cf8:	ldp	x29, x30, [sp], #32
  403cfc:	ret
  403d00:	stp	x29, x30, [sp, #-64]!
  403d04:	str	x23, [sp, #16]
  403d08:	stp	x22, x21, [sp, #32]
  403d0c:	stp	x20, x19, [sp, #48]
  403d10:	mov	x20, x0
  403d14:	ldrb	w8, [x20, #88]!
  403d18:	mov	x19, x0
  403d1c:	mov	x29, sp
  403d20:	cmp	w8, #0x2f
  403d24:	b.ne	403dbc <warn@@Base+0xd58>  // b.any
  403d28:	ldr	x8, [x19, #48]
  403d2c:	cbz	x8, 403eb4 <warn@@Base+0xe50>
  403d30:	ldr	x8, [x19, #56]
  403d34:	cbz	x8, 403eb4 <warn@@Base+0xe50>
  403d38:	ldrb	w20, [x19, #146]
  403d3c:	mov	x22, x1
  403d40:	add	x0, x19, #0x59
  403d44:	add	x1, x29, #0x18
  403d48:	mov	w2, #0xa                   	// #10
  403d4c:	str	xzr, [x19, #64]
  403d50:	strb	wzr, [x19, #146]
  403d54:	bl	401180 <strtoul@plt>
  403d58:	ldr	w8, [x19, #80]
  403d5c:	mov	x21, x0
  403d60:	cbz	w8, 403d8c <warn@@Base+0xd28>
  403d64:	ldr	x8, [x29, #24]
  403d68:	cbz	x8, 403d8c <warn@@Base+0xd28>
  403d6c:	ldrb	w9, [x8]
  403d70:	cmp	w9, #0x3a
  403d74:	b.ne	403d8c <warn@@Base+0xd28>  // b.any
  403d78:	add	x0, x8, #0x1
  403d7c:	mov	w2, #0xa                   	// #10
  403d80:	mov	x1, xzr
  403d84:	bl	401180 <strtoul@plt>
  403d88:	str	x0, [x19, #64]
  403d8c:	ldr	x8, [x19, #56]
  403d90:	strb	w20, [x19, #146]
  403d94:	cmp	x21, x8
  403d98:	b.ls	403ee8 <warn@@Base+0xe84>  // b.plast
  403d9c:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  403da0:	add	x1, x1, #0x889
  403da4:	mov	w2, #0x5                   	// #5
  403da8:	mov	x0, xzr
  403dac:	bl	4013b0 <dcgettext@plt>
  403db0:	mov	x1, x21
  403db4:	bl	402fa0 <error@@Base>
  403db8:	b	403ecc <warn@@Base+0xe68>
  403dbc:	mov	x8, x19
  403dc0:	ldrb	w9, [x8, #89]!
  403dc4:	cmp	w9, #0x2f
  403dc8:	b.eq	403eac <warn@@Base+0xe48>  // b.none
  403dcc:	mov	x8, x19
  403dd0:	ldrb	w9, [x8, #90]!
  403dd4:	cmp	w9, #0x2f
  403dd8:	b.eq	403eac <warn@@Base+0xe48>  // b.none
  403ddc:	mov	x8, x19
  403de0:	ldrb	w9, [x8, #91]!
  403de4:	cmp	w9, #0x2f
  403de8:	b.eq	403eac <warn@@Base+0xe48>  // b.none
  403dec:	mov	x8, x19
  403df0:	ldrb	w9, [x8, #92]!
  403df4:	cmp	w9, #0x2f
  403df8:	b.eq	403eac <warn@@Base+0xe48>  // b.none
  403dfc:	mov	x8, x19
  403e00:	ldrb	w9, [x8, #93]!
  403e04:	cmp	w9, #0x2f
  403e08:	b.eq	403eac <warn@@Base+0xe48>  // b.none
  403e0c:	mov	x8, x19
  403e10:	ldrb	w9, [x8, #94]!
  403e14:	cmp	w9, #0x2f
  403e18:	b.eq	403eac <warn@@Base+0xe48>  // b.none
  403e1c:	mov	x8, x19
  403e20:	ldrb	w9, [x8, #95]!
  403e24:	cmp	w9, #0x2f
  403e28:	b.eq	403eac <warn@@Base+0xe48>  // b.none
  403e2c:	mov	x8, x19
  403e30:	ldrb	w9, [x8, #96]!
  403e34:	cmp	w9, #0x2f
  403e38:	b.eq	403eac <warn@@Base+0xe48>  // b.none
  403e3c:	mov	x8, x19
  403e40:	ldrb	w9, [x8, #97]!
  403e44:	cmp	w9, #0x2f
  403e48:	b.eq	403eac <warn@@Base+0xe48>  // b.none
  403e4c:	mov	x8, x19
  403e50:	ldrb	w9, [x8, #98]!
  403e54:	cmp	w9, #0x2f
  403e58:	b.eq	403eac <warn@@Base+0xe48>  // b.none
  403e5c:	mov	x8, x19
  403e60:	ldrb	w9, [x8, #99]!
  403e64:	cmp	w9, #0x2f
  403e68:	b.eq	403eac <warn@@Base+0xe48>  // b.none
  403e6c:	mov	x8, x19
  403e70:	ldrb	w9, [x8, #100]!
  403e74:	cmp	w9, #0x2f
  403e78:	b.eq	403eac <warn@@Base+0xe48>  // b.none
  403e7c:	mov	x8, x19
  403e80:	ldrb	w9, [x8, #101]!
  403e84:	cmp	w9, #0x2f
  403e88:	b.eq	403eac <warn@@Base+0xe48>  // b.none
  403e8c:	mov	x8, x19
  403e90:	ldrb	w9, [x8, #102]!
  403e94:	cmp	w9, #0x2f
  403e98:	b.eq	403eac <warn@@Base+0xe48>  // b.none
  403e9c:	ldrb	w8, [x19, #103]!
  403ea0:	cmp	w8, #0x2f
  403ea4:	b.ne	403fc4 <warn@@Base+0xf60>  // b.any
  403ea8:	mov	x8, x19
  403eac:	strb	wzr, [x8]
  403eb0:	b	403ed0 <warn@@Base+0xe6c>
  403eb4:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  403eb8:	add	x1, x1, #0x84c
  403ebc:	mov	w2, #0x5                   	// #5
  403ec0:	mov	x0, xzr
  403ec4:	bl	4013b0 <dcgettext@plt>
  403ec8:	bl	402fa0 <error@@Base>
  403ecc:	mov	x20, xzr
  403ed0:	mov	x0, x20
  403ed4:	ldp	x20, x19, [sp, #48]
  403ed8:	ldp	x22, x21, [sp, #32]
  403edc:	ldr	x23, [sp, #16]
  403ee0:	ldp	x29, x30, [sp], #64
  403ee4:	ret
  403ee8:	b.cs	403f18 <warn@@Base+0xeb4>  // b.hs, b.nlast
  403eec:	ldr	x10, [x19, #48]
  403ef0:	mov	x9, x21
  403ef4:	ldrb	w11, [x10, x9]
  403ef8:	cbz	w11, 403f1c <warn@@Base+0xeb8>
  403efc:	cmp	w11, #0xa
  403f00:	b.eq	403f1c <warn@@Base+0xeb8>  // b.none
  403f04:	add	x9, x9, #0x1
  403f08:	cmp	x8, x9
  403f0c:	b.ne	403ef4 <warn@@Base+0xe90>  // b.any
  403f10:	mov	x9, x8
  403f14:	b	403f1c <warn@@Base+0xeb8>
  403f18:	mov	x9, x21
  403f1c:	ldr	x10, [x19, #48]
  403f20:	cbz	x9, 403f34 <warn@@Base+0xed0>
  403f24:	sub	x11, x9, #0x1
  403f28:	ldrb	w12, [x10, x11]
  403f2c:	cmp	w12, #0x2f
  403f30:	csel	x9, x11, x9, eq  // eq = none
  403f34:	cmp	x9, x8
  403f38:	csel	x8, x8, x9, hi  // hi = pmore
  403f3c:	strb	wzr, [x10, x8]
  403f40:	ldr	w9, [x19, #80]
  403f44:	cbz	w9, 403f88 <warn@@Base+0xf24>
  403f48:	ldr	x9, [x19, #64]
  403f4c:	cbz	x9, 403f88 <warn@@Base+0xf24>
  403f50:	subs	x2, x8, x21
  403f54:	b.ls	403f94 <warn@@Base+0xf30>  // b.plast
  403f58:	ldr	x8, [x19, #48]
  403f5c:	ldr	x0, [x19]
  403f60:	add	x1, x8, x21
  403f64:	bl	4035c0 <warn@@Base+0x55c>
  403f68:	mov	x23, x0
  403f6c:	cbz	x0, 403f80 <warn@@Base+0xf1c>
  403f70:	mov	x0, x22
  403f74:	mov	x1, x23
  403f78:	bl	403bf0 <warn@@Base+0xb8c>
  403f7c:	cbz	w0, 403fa0 <warn@@Base+0xf3c>
  403f80:	mov	x0, x23
  403f84:	bl	401360 <free@plt>
  403f88:	ldr	x8, [x19, #48]
  403f8c:	add	x20, x8, x21
  403f90:	b	403ed0 <warn@@Base+0xe6c>
  403f94:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  403f98:	add	x1, x1, #0x8c4
  403f9c:	b	403ebc <warn@@Base+0xe58>
  403fa0:	ldr	x1, [x19, #64]
  403fa4:	mov	x0, x22
  403fa8:	mov	x2, xzr
  403fac:	bl	403fe0 <warn@@Base+0xf7c>
  403fb0:	cbz	x0, 403f80 <warn@@Base+0xf1c>
  403fb4:	mov	x20, x0
  403fb8:	mov	x0, x23
  403fbc:	bl	401360 <free@plt>
  403fc0:	b	403ed0 <warn@@Base+0xe6c>
  403fc4:	mov	w0, #0x11                  	// #17
  403fc8:	bl	404a2c <warn@@Base+0x19c8>
  403fcc:	ldr	q0, [x20]
  403fd0:	strb	wzr, [x0, #16]
  403fd4:	mov	x20, x0
  403fd8:	str	q0, [x0]
  403fdc:	b	403ed0 <warn@@Base+0xe6c>
  403fe0:	stp	x29, x30, [sp, #-32]!
  403fe4:	stp	x20, x19, [sp, #16]
  403fe8:	mov	x19, x0
  403fec:	ldr	x0, [x0, #8]
  403ff0:	mov	x20, x2
  403ff4:	mov	w2, wzr
  403ff8:	mov	x29, sp
  403ffc:	bl	4012e0 <fseek@plt>
  404000:	cbz	w0, 404010 <warn@@Base+0xfac>
  404004:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  404008:	add	x1, x1, #0x8e6
  40400c:	b	40404c <warn@@Base+0xfe8>
  404010:	ldr	x3, [x19, #8]
  404014:	add	x0, x19, #0x58
  404018:	mov	w1, #0x1                   	// #1
  40401c:	mov	w2, #0x3c                  	// #60
  404020:	bl	401350 <fread@plt>
  404024:	cmp	x0, #0x3c
  404028:	b.ne	404044 <warn@@Base+0xfe0>  // b.any
  40402c:	ldrh	w8, [x19, #146]
  404030:	cmp	w8, #0xa60
  404034:	b.eq	404070 <warn@@Base+0x100c>  // b.none
  404038:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  40403c:	add	x1, x1, #0x329
  404040:	b	40404c <warn@@Base+0xfe8>
  404044:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  404048:	add	x1, x1, #0x303
  40404c:	mov	w2, #0x5                   	// #5
  404050:	mov	x0, xzr
  404054:	bl	4013b0 <dcgettext@plt>
  404058:	ldr	x1, [x19]
  40405c:	bl	402fa0 <error@@Base>
  404060:	ldp	x20, x19, [sp, #16]
  404064:	mov	x0, xzr
  404068:	ldp	x29, x30, [sp], #32
  40406c:	ret
  404070:	mov	x0, x19
  404074:	mov	x1, x20
  404078:	ldp	x20, x19, [sp, #16]
  40407c:	ldp	x29, x30, [sp], #32
  404080:	b	403d00 <warn@@Base+0xc9c>
  404084:	stp	x29, x30, [sp, #-80]!
  404088:	stp	x22, x21, [sp, #48]
  40408c:	mov	x21, x1
  404090:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  404094:	stp	x24, x23, [sp, #32]
  404098:	stp	x20, x19, [sp, #64]
  40409c:	mov	x19, x2
  4040a0:	mov	x24, x0
  4040a4:	add	x1, x1, #0x90c
  4040a8:	mov	w2, #0x5                   	// #5
  4040ac:	mov	x0, xzr
  4040b0:	stp	x26, x25, [sp, #16]
  4040b4:	mov	x29, sp
  4040b8:	bl	4013b0 <dcgettext@plt>
  4040bc:	ldr	x20, [x24]
  4040c0:	mov	x23, x0
  4040c4:	mov	x0, x20
  4040c8:	bl	401190 <strlen@plt>
  4040cc:	mov	x22, x0
  4040d0:	mov	x0, x19
  4040d4:	bl	401190 <strlen@plt>
  4040d8:	ldr	w26, [x24, #80]
  4040dc:	add	x8, x22, x0
  4040e0:	add	x25, x8, #0x3
  4040e4:	cbz	w26, 404108 <warn@@Base+0x10a4>
  4040e8:	ldr	x8, [x24, #64]
  4040ec:	cbz	x8, 404108 <warn@@Base+0x10a4>
  4040f0:	ldr	x0, [x21]
  4040f4:	cbnz	x0, 4040fc <warn@@Base+0x1098>
  4040f8:	mov	x0, x23
  4040fc:	bl	401190 <strlen@plt>
  404100:	add	x8, x25, x0
  404104:	add	x25, x8, #0x2
  404108:	mov	x0, x25
  40410c:	bl	401220 <malloc@plt>
  404110:	mov	x22, x0
  404114:	cbz	x0, 404144 <warn@@Base+0x10e0>
  404118:	cbz	w26, 40415c <warn@@Base+0x10f8>
  40411c:	ldr	x8, [x24, #64]
  404120:	cbz	x8, 404168 <warn@@Base+0x1104>
  404124:	ldr	x4, [x21]
  404128:	cbz	x4, 404188 <warn@@Base+0x1124>
  40412c:	adrp	x2, 405000 <warn@@Base+0x1f9c>
  404130:	add	x2, x2, #0x916
  404134:	mov	x0, x22
  404138:	mov	x1, x25
  40413c:	mov	x3, x20
  404140:	b	4041a0 <warn@@Base+0x113c>
  404144:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  404148:	add	x1, x1, #0x6ca
  40414c:	mov	w2, #0x5                   	// #5
  404150:	bl	4013b0 <dcgettext@plt>
  404154:	bl	402fa0 <error@@Base>
  404158:	b	4041a8 <warn@@Base+0x1144>
  40415c:	adrp	x2, 405000 <warn@@Base+0x1f9c>
  404160:	add	x2, x2, #0x928
  404164:	b	404170 <warn@@Base+0x110c>
  404168:	adrp	x2, 405000 <warn@@Base+0x1f9c>
  40416c:	add	x2, x2, #0x921
  404170:	mov	x0, x22
  404174:	mov	x1, x25
  404178:	mov	x3, x20
  40417c:	mov	x4, x19
  404180:	bl	4011e0 <snprintf@plt>
  404184:	b	4041a8 <warn@@Base+0x1144>
  404188:	adrp	x2, 405000 <warn@@Base+0x1f9c>
  40418c:	add	x2, x2, #0x916
  404190:	mov	x0, x22
  404194:	mov	x1, x25
  404198:	mov	x3, x20
  40419c:	mov	x4, x23
  4041a0:	mov	x5, x19
  4041a4:	bl	4011e0 <snprintf@plt>
  4041a8:	mov	x0, x22
  4041ac:	ldp	x20, x19, [sp, #64]
  4041b0:	ldp	x22, x21, [sp, #48]
  4041b4:	ldp	x24, x23, [sp, #32]
  4041b8:	ldp	x26, x25, [sp, #16]
  4041bc:	ldp	x29, x30, [sp], #80
  4041c0:	ret
  4041c4:	stp	x29, x30, [sp, #-48]!
  4041c8:	str	x21, [sp, #16]
  4041cc:	stp	x20, x19, [sp, #32]
  4041d0:	mov	x29, sp
  4041d4:	cbz	x0, 404230 <warn@@Base+0x11cc>
  4041d8:	mov	x20, x0
  4041dc:	mov	x8, xzr
  4041e0:	ldr	x9, [x20, x8]
  4041e4:	add	x8, x8, #0x8
  4041e8:	cbnz	x9, 4041e0 <warn@@Base+0x117c>
  4041ec:	and	x0, x8, #0x7fffffff8
  4041f0:	bl	404a2c <warn@@Base+0x19c8>
  4041f4:	ldr	x8, [x20]
  4041f8:	mov	x19, x0
  4041fc:	cbz	x8, 404228 <warn@@Base+0x11c4>
  404200:	mov	x21, xzr
  404204:	add	x20, x20, #0x8
  404208:	mov	x0, x8
  40420c:	bl	404af4 <warn@@Base+0x1a90>
  404210:	lsl	x8, x21, #3
  404214:	str	x0, [x19, x8]
  404218:	ldr	x8, [x20, x8]
  40421c:	add	x21, x21, #0x1
  404220:	cbnz	x8, 404208 <warn@@Base+0x11a4>
  404224:	and	x8, x21, #0xffffffff
  404228:	str	xzr, [x19, x8, lsl #3]
  40422c:	b	404234 <warn@@Base+0x11d0>
  404230:	mov	x19, xzr
  404234:	mov	x0, x19
  404238:	ldp	x20, x19, [sp, #32]
  40423c:	ldr	x21, [sp, #16]
  404240:	ldp	x29, x30, [sp], #48
  404244:	ret
  404248:	cbz	x0, 404284 <warn@@Base+0x1220>
  40424c:	stp	x29, x30, [sp, #-32]!
  404250:	stp	x20, x19, [sp, #16]
  404254:	mov	x19, x0
  404258:	ldr	x0, [x0]
  40425c:	mov	x29, sp
  404260:	cbz	x0, 404274 <warn@@Base+0x1210>
  404264:	add	x20, x19, #0x8
  404268:	bl	401360 <free@plt>
  40426c:	ldr	x0, [x20], #8
  404270:	cbnz	x0, 404268 <warn@@Base+0x1204>
  404274:	mov	x0, x19
  404278:	ldp	x20, x19, [sp, #16]
  40427c:	ldp	x29, x30, [sp], #32
  404280:	b	401360 <free@plt>
  404284:	ret
  404288:	stp	x29, x30, [sp, #-96]!
  40428c:	str	x27, [sp, #16]
  404290:	stp	x26, x25, [sp, #32]
  404294:	stp	x24, x23, [sp, #48]
  404298:	stp	x22, x21, [sp, #64]
  40429c:	stp	x20, x19, [sp, #80]
  4042a0:	mov	x29, sp
  4042a4:	cbz	x0, 40444c <warn@@Base+0x13e8>
  4042a8:	mov	x19, x0
  4042ac:	bl	401190 <strlen@plt>
  4042b0:	add	x0, x0, #0x1
  4042b4:	bl	404a2c <warn@@Base+0x19c8>
  4042b8:	ldrb	w8, [x19]
  4042bc:	adrp	x23, 405000 <warn@@Base+0x1f9c>
  4042c0:	mov	x20, x0
  4042c4:	mov	x22, xzr
  4042c8:	mov	w26, wzr
  4042cc:	mov	w25, wzr
  4042d0:	mov	w27, wzr
  4042d4:	mov	w24, wzr
  4042d8:	mov	x21, xzr
  4042dc:	add	x23, x23, #0xc68
  4042e0:	b	4042e8 <warn@@Base+0x1284>
  4042e4:	cbz	w8, 404440 <warn@@Base+0x13dc>
  4042e8:	and	x9, x8, #0xff
  4042ec:	ldrh	w9, [x23, x9, lsl #1]
  4042f0:	tbz	w9, #6, 404300 <warn@@Base+0x129c>
  4042f4:	ldrb	w8, [x19, #1]!
  4042f8:	ldrh	w9, [x23, x8, lsl #1]
  4042fc:	tbnz	w9, #6, 4042f4 <warn@@Base+0x1290>
  404300:	subs	w9, w24, #0x1
  404304:	b.cc	404314 <warn@@Base+0x12b0>  // b.lo, b.ul, b.last
  404308:	sxtw	x9, w9
  40430c:	cmp	x22, x9
  404310:	b.lt	404348 <warn@@Base+0x12e4>  // b.tstop
  404314:	cbz	x21, 404330 <warn@@Base+0x12cc>
  404318:	lsl	w24, w24, #1
  40431c:	sbfiz	x1, x24, #3, #32
  404320:	mov	x0, x21
  404324:	bl	404ab0 <warn@@Base+0x1a4c>
  404328:	mov	x21, x0
  40432c:	b	404340 <warn@@Base+0x12dc>
  404330:	mov	w0, #0x40                  	// #64
  404334:	bl	404a2c <warn@@Base+0x19c8>
  404338:	mov	x21, x0
  40433c:	mov	w24, #0x8                   	// #8
  404340:	str	xzr, [x21, x22, lsl #3]
  404344:	ldrb	w8, [x19]
  404348:	mov	x9, x20
  40434c:	tst	w8, #0xff
  404350:	b.ne	4043a0 <warn@@Base+0x133c>  // b.any
  404354:	mov	x0, x20
  404358:	strb	wzr, [x9]
  40435c:	bl	404af4 <warn@@Base+0x1a90>
  404360:	str	x0, [x21, x22, lsl #3]
  404364:	add	x22, x22, #0x1
  404368:	str	xzr, [x21, x22, lsl #3]
  40436c:	ldrb	w8, [x19]
  404370:	ldrh	w9, [x23, x8, lsl #1]
  404374:	tbz	w9, #6, 4042e4 <warn@@Base+0x1280>
  404378:	ldrb	w8, [x19, #1]!
  40437c:	ldrh	w9, [x23, x8, lsl #1]
  404380:	tbnz	w9, #6, 404378 <warn@@Base+0x1314>
  404384:	b	4042e4 <warn@@Base+0x1280>
  404388:	mov	w26, wzr
  40438c:	mov	w25, wzr
  404390:	mov	w27, wzr
  404394:	strb	w8, [x9], #1
  404398:	ldrb	w8, [x19, #1]!
  40439c:	cbz	w8, 404354 <warn@@Base+0x12f0>
  4043a0:	orr	w10, w25, w26
  4043a4:	orr	w10, w10, w27
  4043a8:	cbnz	w10, 4043b8 <warn@@Base+0x1354>
  4043ac:	and	x10, x8, #0xff
  4043b0:	ldrh	w10, [x23, x10, lsl #1]
  4043b4:	tbnz	w10, #6, 404354 <warn@@Base+0x12f0>
  4043b8:	cbnz	w27, 404390 <warn@@Base+0x132c>
  4043bc:	and	w10, w8, #0xff
  4043c0:	cmp	w10, #0x5c
  4043c4:	b.ne	4043d0 <warn@@Base+0x136c>  // b.any
  4043c8:	mov	w27, #0x1                   	// #1
  4043cc:	b	404398 <warn@@Base+0x1334>
  4043d0:	and	w10, w8, #0xff
  4043d4:	cbnz	w26, 4043fc <warn@@Base+0x1398>
  4043d8:	cbnz	w25, 404410 <warn@@Base+0x13ac>
  4043dc:	cmp	w10, #0x27
  4043e0:	b.eq	404428 <warn@@Base+0x13c4>  // b.none
  4043e4:	cmp	w10, #0x22
  4043e8:	b.ne	404388 <warn@@Base+0x1324>  // b.any
  4043ec:	mov	w26, wzr
  4043f0:	mov	w27, wzr
  4043f4:	mov	w25, #0x1                   	// #1
  4043f8:	b	404398 <warn@@Base+0x1334>
  4043fc:	cmp	w10, #0x27
  404400:	b.ne	404390 <warn@@Base+0x132c>  // b.any
  404404:	mov	w26, wzr
  404408:	mov	w27, wzr
  40440c:	b	404398 <warn@@Base+0x1334>
  404410:	cmp	w10, #0x22
  404414:	b.ne	404438 <warn@@Base+0x13d4>  // b.any
  404418:	mov	w26, wzr
  40441c:	mov	w25, wzr
  404420:	mov	w27, wzr
  404424:	b	404398 <warn@@Base+0x1334>
  404428:	mov	w25, wzr
  40442c:	mov	w27, wzr
  404430:	mov	w26, #0x1                   	// #1
  404434:	b	404398 <warn@@Base+0x1334>
  404438:	mov	w26, wzr
  40443c:	b	404390 <warn@@Base+0x132c>
  404440:	mov	x0, x20
  404444:	bl	401360 <free@plt>
  404448:	b	404450 <warn@@Base+0x13ec>
  40444c:	mov	x21, xzr
  404450:	mov	x0, x21
  404454:	ldp	x20, x19, [sp, #80]
  404458:	ldp	x22, x21, [sp, #64]
  40445c:	ldp	x24, x23, [sp, #48]
  404460:	ldp	x26, x25, [sp, #32]
  404464:	ldr	x27, [sp, #16]
  404468:	ldp	x29, x30, [sp], #96
  40446c:	ret
  404470:	stp	x29, x30, [sp, #-80]!
  404474:	str	x25, [sp, #16]
  404478:	stp	x24, x23, [sp, #32]
  40447c:	stp	x22, x21, [sp, #48]
  404480:	stp	x20, x19, [sp, #64]
  404484:	mov	x29, sp
  404488:	cbz	x1, 404528 <warn@@Base+0x14c4>
  40448c:	adrp	x22, 405000 <warn@@Base+0x1f9c>
  404490:	mov	x24, #0x21                  	// #33
  404494:	mov	x19, x1
  404498:	mov	x20, x0
  40449c:	add	x22, x22, #0xc68
  4044a0:	mov	w23, #0x1                   	// #1
  4044a4:	movk	x24, #0x400, lsl #48
  4044a8:	ldr	x25, [x20]
  4044ac:	cbz	x25, 404544 <warn@@Base+0x14e0>
  4044b0:	ldrb	w21, [x25]
  4044b4:	cbz	w21, 404508 <warn@@Base+0x14a4>
  4044b8:	ldrh	w8, [x22, x21, lsl #1]
  4044bc:	tbnz	w8, #6, 4044d8 <warn@@Base+0x1474>
  4044c0:	sub	w8, w21, #0x22
  4044c4:	cmp	w8, #0x3a
  4044c8:	b.hi	4044ec <warn@@Base+0x1488>  // b.pmore
  4044cc:	lsl	x8, x23, x8
  4044d0:	tst	x8, x24
  4044d4:	b.eq	4044ec <warn@@Base+0x1488>  // b.none
  4044d8:	mov	w0, #0x5c                  	// #92
  4044dc:	mov	x1, x19
  4044e0:	bl	4011d0 <fputc@plt>
  4044e4:	cmn	w0, #0x1
  4044e8:	b.eq	404528 <warn@@Base+0x14c4>  // b.none
  4044ec:	mov	w0, w21
  4044f0:	mov	x1, x19
  4044f4:	bl	4011d0 <fputc@plt>
  4044f8:	cmn	w0, #0x1
  4044fc:	add	x25, x25, #0x1
  404500:	b.ne	4044b0 <warn@@Base+0x144c>  // b.any
  404504:	b	404528 <warn@@Base+0x14c4>
  404508:	mov	w0, #0xa                   	// #10
  40450c:	mov	x1, x19
  404510:	bl	4011d0 <fputc@plt>
  404514:	add	x20, x20, #0x8
  404518:	cmn	w0, #0x1
  40451c:	mov	w0, #0x1                   	// #1
  404520:	b.ne	4044a8 <warn@@Base+0x1444>  // b.any
  404524:	b	40452c <warn@@Base+0x14c8>
  404528:	mov	w0, #0x1                   	// #1
  40452c:	ldp	x20, x19, [sp, #64]
  404530:	ldp	x22, x21, [sp, #48]
  404534:	ldp	x24, x23, [sp, #32]
  404538:	ldr	x25, [sp, #16]
  40453c:	ldp	x29, x30, [sp], #80
  404540:	ret
  404544:	mov	w0, wzr
  404548:	b	40452c <warn@@Base+0x14c8>
  40454c:	sub	sp, sp, #0x100
  404550:	stp	x29, x30, [sp, #160]
  404554:	stp	x28, x27, [sp, #176]
  404558:	stp	x26, x25, [sp, #192]
  40455c:	stp	x24, x23, [sp, #208]
  404560:	stp	x22, x21, [sp, #224]
  404564:	stp	x20, x19, [sp, #240]
  404568:	ldr	w8, [x0]
  40456c:	add	x29, sp, #0xa0
  404570:	cmp	w8, #0x2
  404574:	b.lt	404828 <warn@@Base+0x17c4>  // b.tstop
  404578:	ldr	x8, [x1]
  40457c:	adrp	x26, 405000 <warn@@Base+0x1f9c>
  404580:	adrp	x23, 405000 <warn@@Base+0x1f9c>
  404584:	mov	x20, x0
  404588:	mov	x19, x1
  40458c:	mov	w28, wzr
  404590:	mov	w27, #0x7d0                 	// #2000
  404594:	mov	w21, #0x1                   	// #1
  404598:	add	x26, x26, #0x9a5
  40459c:	add	x25, x8, #0x8
  4045a0:	add	x23, x23, #0xc68
  4045a4:	stp	x25, x8, [sp, #8]
  4045a8:	ldr	x9, [x8, w21, sxtw #3]
  4045ac:	ldrb	w10, [x9]
  4045b0:	cmp	w10, #0x40
  4045b4:	b.eq	4045e0 <warn@@Base+0x157c>  // b.none
  4045b8:	mov	w28, w21
  4045bc:	ldr	w8, [x20]
  4045c0:	add	w21, w28, #0x1
  4045c4:	cmp	w21, w8
  4045c8:	b.ge	404828 <warn@@Base+0x17c4>  // b.tcont
  4045cc:	ldr	x8, [x19]
  4045d0:	ldr	x9, [x8, w21, sxtw #3]
  4045d4:	ldrb	w10, [x9]
  4045d8:	cmp	w10, #0x40
  4045dc:	b.ne	4045b8 <warn@@Base+0x1554>  // b.any
  4045e0:	subs	w27, w27, #0x1
  4045e4:	b.eq	404848 <warn@@Base+0x17e4>  // b.none
  4045e8:	add	x22, x9, #0x1
  4045ec:	add	x2, sp, #0x20
  4045f0:	mov	w0, wzr
  4045f4:	mov	x1, x22
  4045f8:	bl	401400 <__xstat@plt>
  4045fc:	tbnz	w0, #31, 4045b8 <warn@@Base+0x1554>
  404600:	ldr	w8, [sp, #48]
  404604:	and	w8, w8, #0xf000
  404608:	cmp	w8, #0x4, lsl #12
  40460c:	b.eq	404860 <warn@@Base+0x17fc>  // b.none
  404610:	mov	x0, x22
  404614:	mov	x1, x26
  404618:	bl	401210 <fopen@plt>
  40461c:	cbz	x0, 4045b8 <warn@@Base+0x1554>
  404620:	mov	w2, #0x2                   	// #2
  404624:	mov	x1, xzr
  404628:	mov	x22, x0
  40462c:	bl	4012e0 <fseek@plt>
  404630:	cmn	w0, #0x1
  404634:	b.eq	404698 <warn@@Base+0x1634>  // b.none
  404638:	mov	x0, x22
  40463c:	bl	4011c0 <ftell@plt>
  404640:	cmn	x0, #0x1
  404644:	b.eq	404698 <warn@@Base+0x1634>  // b.none
  404648:	mov	x24, x0
  40464c:	mov	x0, x22
  404650:	mov	x1, xzr
  404654:	mov	w2, wzr
  404658:	bl	4012e0 <fseek@plt>
  40465c:	cmn	w0, #0x1
  404660:	b.eq	404698 <warn@@Base+0x1634>  // b.none
  404664:	add	x0, x24, #0x1
  404668:	bl	404a2c <warn@@Base+0x19c8>
  40466c:	mov	w1, #0x1                   	// #1
  404670:	mov	x2, x24
  404674:	mov	x3, x22
  404678:	str	x0, [sp, #24]
  40467c:	bl	401300 <fread_unlocked@plt>
  404680:	mov	x25, x0
  404684:	cmp	x0, x24
  404688:	b.eq	4046b8 <warn@@Base+0x1654>  // b.none
  40468c:	mov	x0, x22
  404690:	bl	401430 <ferror@plt>
  404694:	cbz	w0, 4046b8 <warn@@Base+0x1654>
  404698:	mov	w28, w21
  40469c:	mov	x0, x22
  4046a0:	bl	401200 <fclose@plt>
  4046a4:	ldr	w8, [x20]
  4046a8:	add	w21, w28, #0x1
  4046ac:	cmp	w21, w8
  4046b0:	b.lt	4045cc <warn@@Base+0x1568>  // b.tstop
  4046b4:	b	404828 <warn@@Base+0x17c4>
  4046b8:	ldr	x0, [sp, #24]
  4046bc:	strb	wzr, [x0, x25]
  4046c0:	ldrb	w8, [x0]
  4046c4:	cbz	w8, 4046e4 <warn@@Base+0x1680>
  4046c8:	mov	w9, #0x1                   	// #1
  4046cc:	and	x8, x8, #0xff
  4046d0:	ldrh	w8, [x23, x8, lsl #1]
  4046d4:	tbz	w8, #6, 404708 <warn@@Base+0x16a4>
  4046d8:	ldrb	w8, [x0, x9]
  4046dc:	add	x9, x9, #0x1
  4046e0:	cbnz	w8, 4046cc <warn@@Base+0x1668>
  4046e4:	mov	w0, #0x8                   	// #8
  4046e8:	bl	404a2c <warn@@Base+0x19c8>
  4046ec:	mov	x24, x0
  4046f0:	str	xzr, [x0]
  4046f4:	ldr	x25, [x19]
  4046f8:	ldr	x23, [sp, #16]
  4046fc:	cmp	x25, x23
  404700:	b.ne	404780 <warn@@Base+0x171c>  // b.any
  404704:	b	404720 <warn@@Base+0x16bc>
  404708:	bl	404288 <warn@@Base+0x1224>
  40470c:	mov	x24, x0
  404710:	ldr	x25, [x19]
  404714:	ldr	x23, [sp, #16]
  404718:	cmp	x25, x23
  40471c:	b.ne	404780 <warn@@Base+0x171c>  // b.any
  404720:	cbz	x23, 404778 <warn@@Base+0x1714>
  404724:	mov	x8, xzr
  404728:	ldr	x9, [x23, x8]
  40472c:	add	x8, x8, #0x8
  404730:	cbnz	x9, 404728 <warn@@Base+0x16c4>
  404734:	and	x0, x8, #0x7fffffff8
  404738:	bl	404a2c <warn@@Base+0x19c8>
  40473c:	ldr	x8, [x23]
  404740:	mov	x25, x0
  404744:	cbz	x8, 404770 <warn@@Base+0x170c>
  404748:	ldr	x23, [sp, #8]
  40474c:	mov	x26, xzr
  404750:	mov	x0, x8
  404754:	bl	404af4 <warn@@Base+0x1a90>
  404758:	lsl	x8, x26, #3
  40475c:	str	x0, [x25, x8]
  404760:	ldr	x8, [x23, x8]
  404764:	add	x26, x26, #0x1
  404768:	cbnz	x8, 404750 <warn@@Base+0x16ec>
  40476c:	and	x8, x26, #0xffffffff
  404770:	str	xzr, [x25, x8, lsl #3]
  404774:	b	40477c <warn@@Base+0x1718>
  404778:	mov	x25, xzr
  40477c:	str	x25, [x19]
  404780:	mov	x9, xzr
  404784:	sxtw	x8, w21
  404788:	ldr	x10, [x24, x9, lsl #3]
  40478c:	mov	x26, x9
  404790:	add	x9, x9, #0x1
  404794:	cbnz	x10, 404788 <warn@@Base+0x1724>
  404798:	lsl	x23, x8, #3
  40479c:	ldr	x0, [x25, x23]
  4047a0:	bl	401360 <free@plt>
  4047a4:	ldrsw	x8, [x20]
  4047a8:	ldr	x0, [x19]
  4047ac:	add	x8, x26, x8
  4047b0:	lsl	x8, x8, #3
  4047b4:	add	x1, x8, #0x8
  4047b8:	bl	404ab0 <warn@@Base+0x1a4c>
  4047bc:	str	x0, [x19]
  4047c0:	ldr	w9, [x20]
  4047c4:	add	x8, x0, x23
  4047c8:	lsl	x25, x26, #3
  4047cc:	add	x0, x8, x25
  4047d0:	add	x1, x8, #0x8
  4047d4:	sub	w8, w9, w21
  4047d8:	sbfiz	x2, x8, #3, #32
  4047dc:	bl	401170 <memmove@plt>
  4047e0:	ldr	x8, [x19]
  4047e4:	mov	x1, x24
  4047e8:	mov	x2, x25
  4047ec:	add	x0, x8, x23
  4047f0:	bl	401160 <memcpy@plt>
  4047f4:	ldr	w8, [x20]
  4047f8:	mov	x0, x24
  4047fc:	add	w8, w26, w8
  404800:	sub	w8, w8, #0x1
  404804:	str	w8, [x20]
  404808:	bl	401360 <free@plt>
  40480c:	ldr	x0, [sp, #24]
  404810:	bl	401360 <free@plt>
  404814:	adrp	x26, 405000 <warn@@Base+0x1f9c>
  404818:	adrp	x23, 405000 <warn@@Base+0x1f9c>
  40481c:	add	x26, x26, #0x9a5
  404820:	add	x23, x23, #0xc68
  404824:	b	40469c <warn@@Base+0x1638>
  404828:	ldp	x20, x19, [sp, #240]
  40482c:	ldp	x22, x21, [sp, #224]
  404830:	ldp	x24, x23, [sp, #208]
  404834:	ldp	x26, x25, [sp, #192]
  404838:	ldp	x28, x27, [sp, #176]
  40483c:	ldp	x29, x30, [sp, #160]
  404840:	add	sp, sp, #0x100
  404844:	ret
  404848:	adrp	x9, 417000 <warn@@Base+0x13f9c>
  40484c:	ldr	x0, [x9, #784]
  404850:	ldr	x2, [x8]
  404854:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  404858:	add	x1, x1, #0xc15
  40485c:	b	404878 <warn@@Base+0x1814>
  404860:	ldr	x8, [x19]
  404864:	adrp	x9, 417000 <warn@@Base+0x13f9c>
  404868:	ldr	x0, [x9, #784]
  40486c:	adrp	x1, 405000 <warn@@Base+0x1f9c>
  404870:	ldr	x2, [x8]
  404874:	add	x1, x1, #0xc3e
  404878:	bl	401410 <fprintf@plt>
  40487c:	mov	w0, #0x1                   	// #1
  404880:	bl	404940 <warn@@Base+0x18dc>
  404884:	cbz	x0, 40489c <warn@@Base+0x1838>
  404888:	mov	x8, x0
  40488c:	mov	w0, #0xffffffff            	// #-1
  404890:	ldr	x9, [x8], #8
  404894:	add	w0, w0, #0x1
  404898:	cbnz	x9, 404890 <warn@@Base+0x182c>
  40489c:	ret
  4048a0:	add	x8, x0, #0x1
  4048a4:	b	4048b0 <warn@@Base+0x184c>
  4048a8:	mov	x0, x8
  4048ac:	add	x8, x8, #0x1
  4048b0:	ldurb	w9, [x8, #-1]
  4048b4:	cmp	w9, #0x2f
  4048b8:	b.eq	4048a8 <warn@@Base+0x1844>  // b.none
  4048bc:	cbnz	w9, 4048ac <warn@@Base+0x1848>
  4048c0:	ret
  4048c4:	ldrb	w8, [x0]
  4048c8:	adrp	x9, 405000 <warn@@Base+0x1f9c>
  4048cc:	add	x9, x9, #0xc68
  4048d0:	ldrh	w8, [x9, x8, lsl #1]
  4048d4:	mov	w9, #0x88                  	// #136
  4048d8:	tst	w8, w9
  4048dc:	b.eq	4048f0 <warn@@Base+0x188c>  // b.none
  4048e0:	ldrb	w8, [x0, #1]
  4048e4:	add	x9, x0, #0x2
  4048e8:	cmp	w8, #0x3a
  4048ec:	csel	x0, x9, x0, eq  // eq = none
  4048f0:	add	x8, x0, #0x1
  4048f4:	b	404900 <warn@@Base+0x189c>
  4048f8:	mov	x0, x8
  4048fc:	add	x8, x8, #0x1
  404900:	ldurb	w9, [x8, #-1]
  404904:	cmp	w9, #0x2f
  404908:	b.eq	4048f8 <warn@@Base+0x1894>  // b.none
  40490c:	cmp	w9, #0x5c
  404910:	b.eq	4048f8 <warn@@Base+0x1894>  // b.none
  404914:	cbnz	w9, 4048fc <warn@@Base+0x1898>
  404918:	ret
  40491c:	add	x8, x0, #0x1
  404920:	b	40492c <warn@@Base+0x18c8>
  404924:	mov	x0, x8
  404928:	add	x8, x8, #0x1
  40492c:	ldurb	w9, [x8, #-1]
  404930:	cmp	w9, #0x2f
  404934:	b.eq	404924 <warn@@Base+0x18c0>  // b.none
  404938:	cbnz	w9, 404928 <warn@@Base+0x18c4>
  40493c:	ret
  404940:	stp	x29, x30, [sp, #-32]!
  404944:	adrp	x8, 417000 <warn@@Base+0x13f9c>
  404948:	ldr	x8, [x8, #1080]
  40494c:	str	x19, [sp, #16]
  404950:	mov	w19, w0
  404954:	mov	x29, sp
  404958:	cbz	x8, 404960 <warn@@Base+0x18fc>
  40495c:	blr	x8
  404960:	mov	w0, w19
  404964:	bl	4011a0 <exit@plt>
  404968:	stp	x29, x30, [sp, #-32]!
  40496c:	str	x19, [sp, #16]
  404970:	adrp	x19, 417000 <warn@@Base+0x13f9c>
  404974:	ldr	x8, [x19, #1056]
  404978:	adrp	x9, 417000 <warn@@Base+0x13f9c>
  40497c:	mov	x29, sp
  404980:	str	x0, [x9, #776]
  404984:	cbz	x8, 404994 <warn@@Base+0x1930>
  404988:	ldr	x19, [sp, #16]
  40498c:	ldp	x29, x30, [sp], #32
  404990:	ret
  404994:	mov	x0, xzr
  404998:	bl	4011b0 <sbrk@plt>
  40499c:	str	x0, [x19, #1056]
  4049a0:	ldr	x19, [sp, #16]
  4049a4:	ldp	x29, x30, [sp], #32
  4049a8:	ret
  4049ac:	stp	x29, x30, [sp, #-48]!
  4049b0:	stp	x20, x19, [sp, #32]
  4049b4:	adrp	x20, 417000 <warn@@Base+0x13f9c>
  4049b8:	str	x21, [sp, #16]
  4049bc:	ldr	x21, [x20, #1056]
  4049c0:	mov	x19, x0
  4049c4:	mov	x0, xzr
  4049c8:	mov	x29, sp
  4049cc:	bl	4011b0 <sbrk@plt>
  4049d0:	ldr	x8, [x20, #1056]
  4049d4:	adrp	x10, 417000 <warn@@Base+0x13f9c>
  4049d8:	ldr	x2, [x10, #776]
  4049dc:	adrp	x9, 417000 <warn@@Base+0x13f9c>
  4049e0:	add	x9, x9, #0x330
  4049e4:	cmp	x21, #0x0
  4049e8:	csel	x8, x9, x8, eq  // eq = none
  4049ec:	sub	x5, x0, x8
  4049f0:	ldrb	w8, [x2]
  4049f4:	adrp	x10, 417000 <warn@@Base+0x13f9c>
  4049f8:	ldr	x0, [x10, #784]
  4049fc:	adrp	x9, 405000 <warn@@Base+0x1f9c>
  404a00:	adrp	x10, 405000 <warn@@Base+0x1f9c>
  404a04:	add	x9, x9, #0x6ac
  404a08:	add	x10, x10, #0x7b2
  404a0c:	cmp	w8, #0x0
  404a10:	adrp	x1, 406000 <warn@@Base+0x2f9c>
  404a14:	csel	x3, x10, x9, eq  // eq = none
  404a18:	add	x1, x1, #0x68
  404a1c:	mov	x4, x19
  404a20:	bl	401410 <fprintf@plt>
  404a24:	mov	w0, #0x1                   	// #1
  404a28:	bl	404940 <warn@@Base+0x18dc>
  404a2c:	stp	x29, x30, [sp, #-32]!
  404a30:	cmp	x0, #0x0
  404a34:	str	x19, [sp, #16]
  404a38:	csinc	x19, x0, xzr, ne  // ne = any
  404a3c:	mov	x0, x19
  404a40:	mov	x29, sp
  404a44:	bl	401220 <malloc@plt>
  404a48:	cbz	x0, 404a58 <warn@@Base+0x19f4>
  404a4c:	ldr	x19, [sp, #16]
  404a50:	ldp	x29, x30, [sp], #32
  404a54:	ret
  404a58:	mov	x0, x19
  404a5c:	bl	4049ac <warn@@Base+0x1948>
  404a60:	stp	x29, x30, [sp, #-32]!
  404a64:	cmp	x0, #0x0
  404a68:	cset	w8, eq  // eq = none
  404a6c:	cmp	x1, #0x0
  404a70:	cset	w9, eq  // eq = none
  404a74:	orr	w8, w8, w9
  404a78:	cmp	w8, #0x0
  404a7c:	stp	x20, x19, [sp, #16]
  404a80:	csinc	x19, x1, xzr, eq  // eq = none
  404a84:	csinc	x20, x0, xzr, eq  // eq = none
  404a88:	mov	x0, x20
  404a8c:	mov	x1, x19
  404a90:	mov	x29, sp
  404a94:	bl	401260 <calloc@plt>
  404a98:	cbz	x0, 404aa8 <warn@@Base+0x1a44>
  404a9c:	ldp	x20, x19, [sp, #16]
  404aa0:	ldp	x29, x30, [sp], #32
  404aa4:	ret
  404aa8:	mul	x0, x20, x19
  404aac:	bl	4049ac <warn@@Base+0x1948>
  404ab0:	stp	x29, x30, [sp, #-32]!
  404ab4:	cmp	x1, #0x0
  404ab8:	str	x19, [sp, #16]
  404abc:	csinc	x19, x1, xzr, ne  // ne = any
  404ac0:	mov	x29, sp
  404ac4:	cbz	x0, 404ae0 <warn@@Base+0x1a7c>
  404ac8:	mov	x1, x19
  404acc:	bl	401280 <realloc@plt>
  404ad0:	cbz	x0, 404aec <warn@@Base+0x1a88>
  404ad4:	ldr	x19, [sp, #16]
  404ad8:	ldp	x29, x30, [sp], #32
  404adc:	ret
  404ae0:	mov	x0, x19
  404ae4:	bl	401220 <malloc@plt>
  404ae8:	cbnz	x0, 404ad4 <warn@@Base+0x1a70>
  404aec:	mov	x0, x19
  404af0:	bl	4049ac <warn@@Base+0x1948>
  404af4:	stp	x29, x30, [sp, #-32]!
  404af8:	stp	x20, x19, [sp, #16]
  404afc:	mov	x29, sp
  404b00:	mov	x19, x0
  404b04:	bl	401190 <strlen@plt>
  404b08:	add	x20, x0, #0x1
  404b0c:	mov	x0, x20
  404b10:	bl	404a2c <warn@@Base+0x19c8>
  404b14:	mov	x1, x19
  404b18:	mov	x2, x20
  404b1c:	ldp	x20, x19, [sp, #16]
  404b20:	ldp	x29, x30, [sp], #32
  404b24:	b	401160 <memcpy@plt>
  404b28:	stp	x29, x30, [sp, #-64]!
  404b2c:	mov	x29, sp
  404b30:	stp	x19, x20, [sp, #16]
  404b34:	adrp	x20, 416000 <warn@@Base+0x12f9c>
  404b38:	add	x20, x20, #0xde0
  404b3c:	stp	x21, x22, [sp, #32]
  404b40:	adrp	x21, 416000 <warn@@Base+0x12f9c>
  404b44:	add	x21, x21, #0xdd8
  404b48:	sub	x20, x20, x21
  404b4c:	mov	w22, w0
  404b50:	stp	x23, x24, [sp, #48]
  404b54:	mov	x23, x1
  404b58:	mov	x24, x2
  404b5c:	bl	401120 <memcpy@plt-0x40>
  404b60:	cmp	xzr, x20, asr #3
  404b64:	b.eq	404b90 <warn@@Base+0x1b2c>  // b.none
  404b68:	asr	x20, x20, #3
  404b6c:	mov	x19, #0x0                   	// #0
  404b70:	ldr	x3, [x21, x19, lsl #3]
  404b74:	mov	x2, x24
  404b78:	add	x19, x19, #0x1
  404b7c:	mov	x1, x23
  404b80:	mov	w0, w22
  404b84:	blr	x3
  404b88:	cmp	x20, x19
  404b8c:	b.ne	404b70 <warn@@Base+0x1b0c>  // b.any
  404b90:	ldp	x19, x20, [sp, #16]
  404b94:	ldp	x21, x22, [sp, #32]
  404b98:	ldp	x23, x24, [sp, #48]
  404b9c:	ldp	x29, x30, [sp], #64
  404ba0:	ret
  404ba4:	nop
  404ba8:	ret

Disassembly of section .fini:

0000000000404bac <.fini>:
  404bac:	stp	x29, x30, [sp, #-16]!
  404bb0:	mov	x29, sp
  404bb4:	ldp	x29, x30, [sp], #16
  404bb8:	ret
