Multiway FPGA partitioning by fully exploiting design hierarchy