{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670427379849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670427379849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  7 21:06:19 2022 " "Processing started: Wed Dec  7 21:06:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670427379849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427379849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427379849 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670427380280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670427380280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_dp " "Found entity 1: mul_dp" {  } { { "mul_dp.v" "" { Text "E:/College/Sem_5/CLPD/multiplier/mul_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427386999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427386999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipo1.v 1 1 " "Found 1 design units, including 1 entities, in source file pipo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PIPO1 " "Found entity 1: PIPO1" {  } { { "PIPO1.v" "" { Text "E:/College/Sem_5/CLPD/multiplier/PIPO1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427387000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427387000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipo2.v 1 1 " "Found 1 design units, including 1 entities, in source file pipo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PIPO2 " "Found entity 1: PIPO2" {  } { { "PIPO2.v" "" { Text "E:/College/Sem_5/CLPD/multiplier/PIPO2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427387000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427387000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "adder.v" "" { Text "E:/College/Sem_5/CLPD/multiplier/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427387001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427387001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNT " "Found entity 1: COUNT" {  } { { "counter.v" "" { Text "E:/College/Sem_5/CLPD/multiplier/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427387002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427387002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMP " "Found entity 1: COMP" {  } { { "comparator.v" "" { Text "E:/College/Sem_5/CLPD/multiplier/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427387003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427387003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cp.v 1 1 " "Found 1 design units, including 1 entities, in source file cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_control " "Found entity 1: mul_control" {  } { { "cp.v" "" { Text "E:/College/Sem_5/CLPD/multiplier/cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427387004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427387004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_test.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_test " "Found entity 1: mul_test" {  } { { "mul_test.v" "" { Text "E:/College/Sem_5/CLPD/multiplier/mul_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427387005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427387005 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done mul_test.v(7) " "Verilog HDL Implicit Net warning at mul_test.v(7): created implicit net for \"done\"" {  } { { "mul_test.v" "" { Text "E:/College/Sem_5/CLPD/multiplier/mul_test.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427387005 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mul_dp.v(6) " "Verilog HDL Instantiation warning at mul_dp.v(6): instance has no name" {  } { { "mul_dp.v" "" { Text "E:/College/Sem_5/CLPD/multiplier/mul_dp.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670427387005 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mul_dp.v(7) " "Verilog HDL Instantiation warning at mul_dp.v(7): instance has no name" {  } { { "mul_dp.v" "" { Text "E:/College/Sem_5/CLPD/multiplier/mul_dp.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670427387005 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mul_dp.v(8) " "Verilog HDL Instantiation warning at mul_dp.v(8): instance has no name" {  } { { "mul_dp.v" "" { Text "E:/College/Sem_5/CLPD/multiplier/mul_dp.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670427387005 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mul_dp.v(9) " "Verilog HDL Instantiation warning at mul_dp.v(9): instance has no name" {  } { { "mul_dp.v" "" { Text "E:/College/Sem_5/CLPD/multiplier/mul_dp.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670427387005 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mul_dp.v(10) " "Verilog HDL Instantiation warning at mul_dp.v(10): instance has no name" {  } { { "mul_dp.v" "" { Text "E:/College/Sem_5/CLPD/multiplier/mul_dp.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670427387005 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "done mul_test.v(1) " "Verilog HDL Module Declaration error at mul_test.v(1): port \"done\" is not declared as port" {  } { { "mul_test.v" "" { Text "E:/College/Sem_5/CLPD/multiplier/mul_test.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1670427387006 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670427387040 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec  7 21:06:27 2022 " "Processing ended: Wed Dec  7 21:06:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670427387040 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670427387040 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670427387040 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427387040 ""}
