Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date             : Fri Jan 17 17:21:43 2025
| Host             : PTO0802 running 64-bit major release  (build 9200)
| Command          : report_power -file design_5_wrapper_power_routed.rpt -pb design_5_wrapper_power_summary_routed.pb -rpx design_5_wrapper_power_routed.rpx
| Design           : design_5_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.318        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.246        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.008 |       10 |       --- |             --- |
| Slice Logic              |     0.003 |     3603 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1208 |     20800 |            5.81 |
|   LUT as Distributed RAM |    <0.001 |      142 |      9600 |            1.48 |
|   CARRY4                 |    <0.001 |       38 |      8150 |            0.47 |
|   Register               |    <0.001 |     1215 |     41600 |            2.92 |
|   F7/F8 Muxes            |    <0.001 |      108 |     32600 |            0.33 |
|   LUT as Shift Register  |    <0.001 |       75 |      9600 |            0.78 |
|   Others                 |    <0.001 |      425 |       --- |             --- |
| Signals                  |     0.004 |     2452 |       --- |             --- |
| Block RAM                |     0.002 |        4 |        50 |            8.00 |
| MMCM                     |     0.229 |        2 |         5 |           40.00 |
| I/O                      |    <0.001 |       26 |       106 |           24.53 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.318 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.027 |       0.017 |      0.010 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.139 |       0.127 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                      | Domain                                                                                                     | Constraint (ns) |
+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------+
| clk_ip_out_clk_ip_core_1                                   | design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core |             9.3 |
| clk_out1_design_5_clk_wiz_1_0                              | design_5_i/clk_wiz_1/inst/clk_out1                                                                         |            10.0 |
| clk_out1_design_5_clk_wiz_1_0                              | design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0                                                    |            10.0 |
| clkfbout_clk_ip_core_1                                     | design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkfbout_clk_ip_core   |            10.0 |
| clkfbout_design_5_clk_wiz_1_0                              | design_5_i/clk_wiz_1/inst/clkfbout_design_5_clk_wiz_1_0                                                    |            10.0 |
| design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | design_5_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                                                                    |            33.3 |
| design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                            |            33.3 |
| sys_clock                                                  | sys_clock                                                                                                  |            10.0 |
+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| design_5_wrapper              |     0.246 |
|   design_5_i                  |     0.246 |
|     clk_wiz_1                 |     0.106 |
|       inst                    |     0.106 |
|     microblaze_0              |     0.010 |
|       U0                      |     0.010 |
|     microblaze_0_local_memory |     0.002 |
|       lmb_bram                |     0.002 |
|     vga_0                     |     0.126 |
|       U0                      |     0.126 |
+-------------------------------+-----------+


