# Copyright (C) 2023 Advanced Micro Devices, Inc.  All rights reserved.
# Copyright (c) 2021 Xilinx, Inc.  All rights reserved.
# SPDX-License-Identifier: MIT
%YAML 1.2
---
title: Bindings for lwip library

maintainers:
  - Appana Durga Kedareswara Rao <appanad.durga.rao@xilinx.com>

type: library

version: 1.0

description: |-
  lwip213 library lwIP (light weight IP) is an open source TCP/IP stack configured for Xilinx hard and soft Ethernet MACs.

properties:
  reg:
    description: Physical base address and size of the controller register map
  interrupts:
    description: Interrupt property of the controller
  xlnx,txcsum:
    description: Ethernet controller transmit checksum mode (Full, Partial and None)
  xlnx,rxcsum:
    description: Ethernet controller receive checksum mode (Full, Partial and None)
  axistream-connected:
    description: Connected Stream IP Type (1-AXI_FIFO 2-AXI_DMA 3-AXI_MCDMA)
  phy-handle:
    description: Child phy-node phandle property

supported_processors:
  - psu_cortexa53
  - psu_cortexr5
  - psv_cortexa72
  - psv_cortexr5
  - psu_pmu
  - psv_pmc
  - psv_psm

supported_os:
  - standalone
  - freertos10_xilinx

depends:
    emaclite:
        - reg
        - interrupts
    axiethernet:
        - reg
        - interrupts
        - xlnx,txcsum
        - xlnx,rxcsum
        - axistream-connected
    emacps:
        - reg
        - interrupts
        - phy-handle
...
