// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Sat Jun  1 10:27:31 2024
// Host        : DESKTOP-QJLKIHB running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               D:/zynq_tdc/tdc_system_prj/tdc_system_prj.sim/sim_1/impl/timing/xsim/test_tdc_control_time_impl.v
// Design      : zynq_blk_wrapper
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7z020clg484-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module IOBUF_UNIQ_BASE_
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD1
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module RAM32M_UNIQ_BASE_
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD10
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD11
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD12
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD13
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD14
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD15
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD16
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD17
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD18
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD19
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD2
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD20
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD21
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD22
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD23
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD24
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD25
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD26
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD27
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD28
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD29
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD3
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD4
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD5
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD6
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD7
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD8
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD9
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module s00_couplers_imp_2VIQFJ
   (S00_AXI_awready,
    S00_AXI_wready,
    S00_AXI_bid,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_arready,
    S00_AXI_rid,
    S00_AXI_rdata,
    S00_AXI_rresp,
    S00_AXI_rlast,
    S00_AXI_rvalid,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_rready,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_awid,
    S00_AXI_awaddr,
    S00_AXI_awlen,
    S00_AXI_awsize,
    S00_AXI_awburst,
    S00_AXI_awlock,
    S00_AXI_awcache,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awvalid,
    S00_AXI_wid,
    S00_AXI_wdata,
    S00_AXI_wstrb,
    S00_AXI_wlast,
    S00_AXI_wvalid,
    S00_AXI_bready,
    S00_AXI_arid,
    S00_AXI_araddr,
    S00_AXI_arlen,
    S00_AXI_arsize,
    S00_AXI_arburst,
    S00_AXI_arlock,
    S00_AXI_arcache,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arvalid,
    S00_AXI_rready,
    s_axi_awready,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid);
  output S00_AXI_awready;
  output S00_AXI_wready;
  output [11:0]S00_AXI_bid;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output S00_AXI_arready;
  output [11:0]S00_AXI_rid;
  output [31:0]S00_AXI_rdata;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rlast;
  output S00_AXI_rvalid;
  output [31:0]m_axi_awaddr;
  output [2:0]m_axi_awprot;
  output m_axi_awvalid;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wvalid;
  output m_axi_bready;
  output [31:0]m_axi_araddr;
  output [2:0]m_axi_arprot;
  output m_axi_arvalid;
  output m_axi_rready;
  input S00_ACLK;
  input S00_ARESETN;
  input [11:0]S00_AXI_awid;
  input [31:0]S00_AXI_awaddr;
  input [3:0]S00_AXI_awlen;
  input [2:0]S00_AXI_awsize;
  input [1:0]S00_AXI_awburst;
  input [1:0]S00_AXI_awlock;
  input [3:0]S00_AXI_awcache;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  input S00_AXI_awvalid;
  input [11:0]S00_AXI_wid;
  input [31:0]S00_AXI_wdata;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wlast;
  input S00_AXI_wvalid;
  input S00_AXI_bready;
  input [11:0]S00_AXI_arid;
  input [31:0]S00_AXI_araddr;
  input [3:0]S00_AXI_arlen;
  input [2:0]S00_AXI_arsize;
  input [1:0]S00_AXI_arburst;
  input [1:0]S00_AXI_arlock;
  input [3:0]S00_AXI_arcache;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  input S00_AXI_arvalid;
  input S00_AXI_rready;
  input [0:0]s_axi_awready;
  input [0:0]s_axi_wready;
  input [1:0]s_axi_bresp;
  input [0:0]s_axi_bvalid;
  input [0:0]s_axi_arready;
  input [31:0]s_axi_rdata;
  input [1:0]s_axi_rresp;
  input [0:0]s_axi_rvalid;

  wire S00_ACLK;
  wire S00_ARESETN;
  wire [31:0]S00_AXI_araddr;
  wire [1:0]S00_AXI_arburst;
  wire [11:0]S00_AXI_arid;
  wire [3:0]S00_AXI_arlen;
  wire S00_AXI_arready;
  wire [2:0]S00_AXI_arsize;
  wire S00_AXI_arvalid;
  wire [31:0]S00_AXI_awaddr;
  wire [1:0]S00_AXI_awburst;
  wire [11:0]S00_AXI_awid;
  wire [3:0]S00_AXI_awlen;
  wire S00_AXI_awready;
  wire [2:0]S00_AXI_awsize;
  wire S00_AXI_awvalid;
  wire [11:0]S00_AXI_bid;
  wire S00_AXI_bready;
  wire [1:0]S00_AXI_bresp;
  wire S00_AXI_bvalid;
  wire [31:0]S00_AXI_rdata;
  wire [11:0]S00_AXI_rid;
  wire S00_AXI_rlast;
  wire S00_AXI_rready;
  wire [1:0]S00_AXI_rresp;
  wire S00_AXI_rvalid;
  wire [31:0]S00_AXI_wdata;
  wire S00_AXI_wready;
  wire [3:0]S00_AXI_wstrb;
  wire S00_AXI_wvalid;
  wire [31:0]m_axi_araddr;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire m_axi_rready;
  wire [31:0]m_axi_wdata;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_awready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wready;
  wire NLW_auto_pc_s_axi_wlast_UNCONNECTED;
  wire [15:10]NLW_auto_pc_m_axi_araddr_UNCONNECTED;
  wire [2:0]NLW_auto_pc_m_axi_arprot_UNCONNECTED;
  wire [15:10]NLW_auto_pc_m_axi_awaddr_UNCONNECTED;
  wire [2:0]NLW_auto_pc_m_axi_awprot_UNCONNECTED;
  wire [15:12]NLW_auto_pc_s_axi_araddr_UNCONNECTED;
  wire [3:0]NLW_auto_pc_s_axi_arcache_UNCONNECTED;
  wire [1:0]NLW_auto_pc_s_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_auto_pc_s_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_auto_pc_s_axi_arqos_UNCONNECTED;
  wire [2:2]NLW_auto_pc_s_axi_arsize_UNCONNECTED;
  wire [15:12]NLW_auto_pc_s_axi_awaddr_UNCONNECTED;
  wire [3:0]NLW_auto_pc_s_axi_awcache_UNCONNECTED;
  wire [1:0]NLW_auto_pc_s_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_auto_pc_s_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_auto_pc_s_axi_awqos_UNCONNECTED;
  wire [2:2]NLW_auto_pc_s_axi_awsize_UNCONNECTED;
  wire [11:0]NLW_auto_pc_s_axi_wid_UNCONNECTED;

  (* X_CORE_INFO = "axi_protocol_converter_v2_1_18_axi_protocol_converter,Vivado 2018.3" *) 
  zynq_blk_auto_pc_0 auto_pc
       (.aclk(S00_ACLK),
        .aresetn(S00_ARESETN),
        .m_axi_araddr({m_axi_araddr[31:16],NLW_auto_pc_m_axi_araddr_UNCONNECTED[15:10],m_axi_araddr[9:0]}),
        .m_axi_arprot(NLW_auto_pc_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arready(s_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr({m_axi_awaddr[31:16],NLW_auto_pc_m_axi_awaddr_UNCONNECTED[15:10],m_axi_awaddr[9:0]}),
        .m_axi_awprot(NLW_auto_pc_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awready(s_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(s_axi_bresp),
        .m_axi_bvalid(s_axi_bvalid),
        .m_axi_rdata(s_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(s_axi_rresp),
        .m_axi_rvalid(s_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(s_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_araddr({S00_AXI_araddr[31:16],NLW_auto_pc_s_axi_araddr_UNCONNECTED[15:12],S00_AXI_araddr[11:0]}),
        .s_axi_arburst(S00_AXI_arburst),
        .s_axi_arcache(NLW_auto_pc_s_axi_arcache_UNCONNECTED[3:0]),
        .s_axi_arid(S00_AXI_arid),
        .s_axi_arlen(S00_AXI_arlen),
        .s_axi_arlock(NLW_auto_pc_s_axi_arlock_UNCONNECTED[1:0]),
        .s_axi_arprot(NLW_auto_pc_s_axi_arprot_UNCONNECTED[2:0]),
        .s_axi_arqos(NLW_auto_pc_s_axi_arqos_UNCONNECTED[3:0]),
        .s_axi_arready(S00_AXI_arready),
        .s_axi_arsize({NLW_auto_pc_s_axi_arsize_UNCONNECTED[2],S00_AXI_arsize[1:0]}),
        .s_axi_arvalid(S00_AXI_arvalid),
        .s_axi_awaddr({S00_AXI_awaddr[31:16],NLW_auto_pc_s_axi_awaddr_UNCONNECTED[15:12],S00_AXI_awaddr[11:0]}),
        .s_axi_awburst(S00_AXI_awburst),
        .s_axi_awcache(NLW_auto_pc_s_axi_awcache_UNCONNECTED[3:0]),
        .s_axi_awid(S00_AXI_awid),
        .s_axi_awlen(S00_AXI_awlen),
        .s_axi_awlock(NLW_auto_pc_s_axi_awlock_UNCONNECTED[1:0]),
        .s_axi_awprot(NLW_auto_pc_s_axi_awprot_UNCONNECTED[2:0]),
        .s_axi_awqos(NLW_auto_pc_s_axi_awqos_UNCONNECTED[3:0]),
        .s_axi_awready(S00_AXI_awready),
        .s_axi_awsize({NLW_auto_pc_s_axi_awsize_UNCONNECTED[2],S00_AXI_awsize[1:0]}),
        .s_axi_awvalid(S00_AXI_awvalid),
        .s_axi_bid(S00_AXI_bid),
        .s_axi_bready(S00_AXI_bready),
        .s_axi_bresp(S00_AXI_bresp),
        .s_axi_bvalid(S00_AXI_bvalid),
        .s_axi_rdata(S00_AXI_rdata),
        .s_axi_rid(S00_AXI_rid),
        .s_axi_rlast(S00_AXI_rlast),
        .s_axi_rready(S00_AXI_rready),
        .s_axi_rresp(S00_AXI_rresp),
        .s_axi_rvalid(S00_AXI_rvalid),
        .s_axi_wdata(S00_AXI_wdata),
        .s_axi_wid(NLW_auto_pc_s_axi_wid_UNCONNECTED[11:0]),
        .s_axi_wlast(NLW_auto_pc_s_axi_wlast_UNCONNECTED),
        .s_axi_wready(S00_AXI_wready),
        .s_axi_wstrb(S00_AXI_wstrb),
        .s_axi_wvalid(S00_AXI_wvalid));
endmodule

(* HW_HANDOFF = "zynq_blk.hwdef" *) 
module zynq_blk
   (DDR_addr,
    DDR_ba,
    DDR_cas_n,
    DDR_ck_n,
    DDR_ck_p,
    DDR_cke,
    DDR_cs_n,
    DDR_dm,
    DDR_dq,
    DDR_dqs_n,
    DDR_dqs_p,
    DDR_odt,
    DDR_ras_n,
    DDR_reset_n,
    DDR_we_n,
    FIXED_IO_ddr_vrn,
    FIXED_IO_ddr_vrp,
    FIXED_IO_mio,
    FIXED_IO_ps_clk,
    FIXED_IO_ps_porb,
    FIXED_IO_ps_srstb,
    IIC_tri_i,
    IIC_tri_o,
    IIC_tri_t,
    clk,
    rst_n,
    start,
    stop);
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR ADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME DDR, AXI_ARBITRATION_SCHEME TDM, BURST_LENGTH 8, CAN_DEBUG false, CAS_LATENCY 11, CAS_WRITE_LATENCY 11, CS_ENABLED true, DATA_MASK_ENABLED true, DATA_WIDTH 8, MEMORY_TYPE COMPONENTS, MEM_ADDR_MAP ROW_COLUMN_BANK, SLOT Single, TIMEPERIOD_PS 1250" *) inout [14:0]DDR_addr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR BA" *) inout [2:0]DDR_ba;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CAS_N" *) inout DDR_cas_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CK_N" *) inout DDR_ck_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CK_P" *) inout DDR_ck_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CKE" *) inout DDR_cke;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CS_N" *) inout DDR_cs_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DM" *) inout [3:0]DDR_dm;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQ" *) inout [31:0]DDR_dq;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQS_N" *) inout [3:0]DDR_dqs_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQS_P" *) inout [3:0]DDR_dqs_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR ODT" *) inout DDR_odt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR RAS_N" *) inout DDR_ras_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR RESET_N" *) inout DDR_reset_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR WE_N" *) inout DDR_we_n;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRN" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME FIXED_IO, CAN_DEBUG false" *) inout FIXED_IO_ddr_vrn;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRP" *) inout FIXED_IO_ddr_vrp;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO MIO" *) inout [53:0]FIXED_IO_mio;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_CLK" *) inout FIXED_IO_ps_clk;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_PORB" *) inout FIXED_IO_ps_porb;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_SRSTB" *) inout FIXED_IO_ps_srstb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 IIC TRI_I" *) input [1:0]IIC_tri_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 IIC TRI_O" *) output [1:0]IIC_tri_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 IIC TRI_T" *) output [1:0]IIC_tri_t;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.CLK, CLK_DOMAIN zynq_blk_clk, FREQ_HZ 50000000, INSERT_VIP 0, PHASE 0.000" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.RST_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.RST_N, INSERT_VIP 0, POLARITY ACTIVE_LOW" *) input rst_n;
  input start;
  input stop;

  wire [14:0]DDR_addr;
  wire [2:0]DDR_ba;
  wire DDR_cas_n;
  wire DDR_ck_n;
  wire DDR_ck_p;
  wire DDR_cke;
  wire DDR_cs_n;
  wire [3:0]DDR_dm;
  wire [31:0]DDR_dq;
  wire [3:0]DDR_dqs_n;
  wire [3:0]DDR_dqs_p;
  wire DDR_odt;
  wire DDR_ras_n;
  wire DDR_reset_n;
  wire DDR_we_n;
  wire FIXED_IO_ddr_vrn;
  wire FIXED_IO_ddr_vrp;
  wire [53:0]FIXED_IO_mio;
  wire FIXED_IO_ps_clk;
  wire FIXED_IO_ps_porb;
  wire FIXED_IO_ps_srstb;
  wire [1:0]IIC_tri_i;
  wire [1:0]IIC_tri_o;
  wire [1:0]IIC_tri_t;
  wire Net1;
  wire TDCchannel_start_ValidOut;
  wire [31:0]TDCchannel_start_timestamp;
  wire TDCchannel_stop_ValidOut;
  wire [31:0]TDCchannel_stop_timestamp;
  wire [31:0]axi_dma_0_M_AXI_S2MM_AWADDR;
  wire [1:0]axi_dma_0_M_AXI_S2MM_AWBURST;
  wire [3:0]axi_dma_0_M_AXI_S2MM_AWCACHE;
  wire [7:0]axi_dma_0_M_AXI_S2MM_AWLEN;
  wire axi_dma_0_M_AXI_S2MM_AWREADY;
  wire [2:0]axi_dma_0_M_AXI_S2MM_AWSIZE;
  wire axi_dma_0_M_AXI_S2MM_AWVALID;
  wire axi_dma_0_M_AXI_S2MM_BREADY;
  wire [1:0]axi_dma_0_M_AXI_S2MM_BRESP;
  wire axi_dma_0_M_AXI_S2MM_BVALID;
  wire [63:0]axi_dma_0_M_AXI_S2MM_WDATA;
  wire axi_dma_0_M_AXI_S2MM_WLAST;
  wire axi_dma_0_M_AXI_S2MM_WREADY;
  wire [7:0]axi_dma_0_M_AXI_S2MM_WSTRB;
  wire axi_dma_0_M_AXI_S2MM_WVALID;
  wire axi_dma_0_s2mm_introut;
  wire [63:0]axis_data_fifo_0_M_AXIS_TDATA;
  wire [7:0]axis_data_fifo_0_M_AXIS_TKEEP;
  wire axis_data_fifo_0_M_AXIS_TLAST;
  wire axis_data_fifo_0_M_AXIS_TREADY;
  wire axis_data_fifo_0_M_AXIS_TVALID;
  wire clk;
  wire clk_wiz_0_clk_out1;
  wire lopt;
  wire proc_rst_clk2_interconnect_aresetn;
  wire proc_rst_clk3_peripheral_aresetn;
  wire processing_system7_0_FCLK_RESET0_N;
  wire [31:0]processing_system7_0_M_AXI_GP0_ARADDR;
  wire [1:0]processing_system7_0_M_AXI_GP0_ARBURST;
  wire [11:0]processing_system7_0_M_AXI_GP0_ARID;
  wire [3:0]processing_system7_0_M_AXI_GP0_ARLEN;
  wire processing_system7_0_M_AXI_GP0_ARREADY;
  wire [2:0]processing_system7_0_M_AXI_GP0_ARSIZE;
  wire processing_system7_0_M_AXI_GP0_ARVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_AWADDR;
  wire [1:0]processing_system7_0_M_AXI_GP0_AWBURST;
  wire [11:0]processing_system7_0_M_AXI_GP0_AWID;
  wire [3:0]processing_system7_0_M_AXI_GP0_AWLEN;
  wire processing_system7_0_M_AXI_GP0_AWREADY;
  wire [2:0]processing_system7_0_M_AXI_GP0_AWSIZE;
  wire processing_system7_0_M_AXI_GP0_AWVALID;
  wire [11:0]processing_system7_0_M_AXI_GP0_BID;
  wire processing_system7_0_M_AXI_GP0_BREADY;
  wire [1:0]processing_system7_0_M_AXI_GP0_BRESP;
  wire processing_system7_0_M_AXI_GP0_BVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_RDATA;
  wire [11:0]processing_system7_0_M_AXI_GP0_RID;
  wire processing_system7_0_M_AXI_GP0_RLAST;
  wire processing_system7_0_M_AXI_GP0_RREADY;
  wire [1:0]processing_system7_0_M_AXI_GP0_RRESP;
  wire processing_system7_0_M_AXI_GP0_RVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_WDATA;
  wire processing_system7_0_M_AXI_GP0_WREADY;
  wire [3:0]processing_system7_0_M_AXI_GP0_WSTRB;
  wire processing_system7_0_M_AXI_GP0_WVALID;
  wire [9:0]ps7_0_axi_periph_M00_AXI_ARADDR;
  wire ps7_0_axi_periph_M00_AXI_ARREADY;
  wire ps7_0_axi_periph_M00_AXI_ARVALID;
  wire [9:0]ps7_0_axi_periph_M00_AXI_AWADDR;
  wire ps7_0_axi_periph_M00_AXI_AWREADY;
  wire ps7_0_axi_periph_M00_AXI_AWVALID;
  wire ps7_0_axi_periph_M00_AXI_BREADY;
  wire ps7_0_axi_periph_M00_AXI_BVALID;
  wire [31:0]ps7_0_axi_periph_M00_AXI_RDATA;
  wire ps7_0_axi_periph_M00_AXI_RREADY;
  wire ps7_0_axi_periph_M00_AXI_RVALID;
  wire [31:0]ps7_0_axi_periph_M00_AXI_WDATA;
  wire ps7_0_axi_periph_M00_AXI_WREADY;
  wire ps7_0_axi_periph_M00_AXI_WVALID;
  wire [8:0]ps7_0_axi_periph_M01_AXI_ARADDR;
  wire ps7_0_axi_periph_M01_AXI_ARREADY;
  wire ps7_0_axi_periph_M01_AXI_ARVALID;
  wire ps7_0_axi_periph_M01_AXI_AWREADY;
  wire ps7_0_axi_periph_M01_AXI_AWVALID;
  wire ps7_0_axi_periph_M01_AXI_BREADY;
  wire ps7_0_axi_periph_M01_AXI_BVALID;
  wire [31:0]ps7_0_axi_periph_M01_AXI_RDATA;
  wire ps7_0_axi_periph_M01_AXI_RREADY;
  wire ps7_0_axi_periph_M01_AXI_RVALID;
  wire [31:0]ps7_0_axi_periph_M01_AXI_WDATA;
  wire ps7_0_axi_periph_M01_AXI_WREADY;
  wire ps7_0_axi_periph_M01_AXI_WVALID;
  wire [3:0]ps7_0_axi_periph_M02_AXI_ARADDR;
  wire ps7_0_axi_periph_M02_AXI_ARREADY;
  wire ps7_0_axi_periph_M02_AXI_ARVALID;
  wire [3:0]ps7_0_axi_periph_M02_AXI_AWADDR;
  wire ps7_0_axi_periph_M02_AXI_AWREADY;
  wire ps7_0_axi_periph_M02_AXI_AWVALID;
  wire ps7_0_axi_periph_M02_AXI_BREADY;
  wire ps7_0_axi_periph_M02_AXI_BVALID;
  wire [31:0]ps7_0_axi_periph_M02_AXI_RDATA;
  wire ps7_0_axi_periph_M02_AXI_RREADY;
  wire ps7_0_axi_periph_M02_AXI_RVALID;
  wire [31:0]ps7_0_axi_periph_M02_AXI_WDATA;
  wire ps7_0_axi_periph_M02_AXI_WREADY;
  wire [3:0]ps7_0_axi_periph_M02_AXI_WSTRB;
  wire ps7_0_axi_periph_M02_AXI_WVALID;
  wire pwropt;
  wire rst_n;
  wire rst_ps7_0_100M_1_peripheral_aresetn;
  wire slowest_sync_clk_1;
  wire [31:0]smartconnect_0_M00_AXI_AWADDR;
  wire [1:0]smartconnect_0_M00_AXI_AWBURST;
  wire [3:0]smartconnect_0_M00_AXI_AWCACHE;
  wire [3:0]smartconnect_0_M00_AXI_AWLEN;
  wire [1:0]smartconnect_0_M00_AXI_AWLOCK;
  wire [2:0]smartconnect_0_M00_AXI_AWPROT;
  wire [3:0]smartconnect_0_M00_AXI_AWQOS;
  wire smartconnect_0_M00_AXI_AWREADY;
  wire [2:0]smartconnect_0_M00_AXI_AWSIZE;
  wire smartconnect_0_M00_AXI_AWVALID;
  wire smartconnect_0_M00_AXI_BREADY;
  wire [1:0]smartconnect_0_M00_AXI_BRESP;
  wire smartconnect_0_M00_AXI_BVALID;
  wire [63:0]smartconnect_0_M00_AXI_WDATA;
  wire smartconnect_0_M00_AXI_WLAST;
  wire smartconnect_0_M00_AXI_WREADY;
  wire [7:0]smartconnect_0_M00_AXI_WSTRB;
  wire smartconnect_0_M00_AXI_WVALID;
  wire start;
  wire stop;
  wire [63:0]tdc_control_0_axis_TDATA;
  wire [7:0]tdc_control_0_axis_TKEEP;
  wire tdc_control_0_axis_TLAST;
  wire tdc_control_0_axis_TREADY;
  wire tdc_control_0_axis_TVALID;
  wire tdc_ctl_sig_0_tdc_clr;
  wire tdc_ctl_sig_0_tdc_run;
  wire NLW_TDCchannel_start_DLenable_UNCONNECTED;
  wire NLW_TDCchannel_stop_DLenable_UNCONNECTED;
  wire [31:0]NLW_axi_dma_0_axi_dma_tstvec_UNCONNECTED;
  wire [1:1]NLW_axi_dma_0_m_axi_s2mm_awburst_UNCONNECTED;
  wire [3:2]NLW_axi_dma_0_m_axi_s2mm_awcache_UNCONNECTED;
  wire [7:7]NLW_axi_dma_0_m_axi_s2mm_awlen_UNCONNECTED;
  wire [2:0]NLW_axi_dma_0_m_axi_s2mm_awprot_UNCONNECTED;
  wire [2:2]NLW_axi_dma_0_m_axi_s2mm_awsize_UNCONNECTED;
  wire [9:0]NLW_axi_dma_0_s_axi_lite_awaddr_UNCONNECTED;
  wire [1:0]NLW_axi_dma_0_s_axi_lite_bresp_UNCONNECTED;
  wire [1:0]NLW_axi_dma_0_s_axi_lite_rresp_UNCONNECTED;
  wire [7:0]NLW_axi_gpio_0_s_axi_araddr_UNCONNECTED;
  wire [8:0]NLW_axi_gpio_0_s_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_axi_gpio_0_s_axi_bresp_UNCONNECTED;
  wire [1:0]NLW_axi_gpio_0_s_axi_rresp_UNCONNECTED;
  wire [31:2]NLW_axi_gpio_0_s_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_axi_gpio_0_s_axi_wstrb_UNCONNECTED;
  wire NLW_proc_rst_clk2_aux_reset_in_UNCONNECTED;
  wire NLW_proc_rst_clk2_dcm_locked_UNCONNECTED;
  wire NLW_proc_rst_clk2_mb_debug_sys_rst_UNCONNECTED;
  wire NLW_proc_rst_clk2_mb_reset_UNCONNECTED;
  wire [0:0]NLW_proc_rst_clk2_bus_struct_reset_UNCONNECTED;
  wire [0:0]NLW_proc_rst_clk2_peripheral_reset_UNCONNECTED;
  wire NLW_proc_rst_clk3_aux_reset_in_UNCONNECTED;
  wire NLW_proc_rst_clk3_dcm_locked_UNCONNECTED;
  wire NLW_proc_rst_clk3_mb_debug_sys_rst_UNCONNECTED;
  wire NLW_proc_rst_clk3_mb_reset_UNCONNECTED;
  wire [0:0]NLW_proc_rst_clk3_bus_struct_reset_UNCONNECTED;
  wire [0:0]NLW_proc_rst_clk3_interconnect_aresetn_UNCONNECTED;
  wire [0:0]NLW_proc_rst_clk3_peripheral_reset_UNCONNECTED;
  wire NLW_processing_system7_0_M_AXI_GP0_WLAST_UNCONNECTED;
  wire NLW_processing_system7_0_S_AXI_HP0_ARREADY_UNCONNECTED;
  wire NLW_processing_system7_0_S_AXI_HP0_RLAST_UNCONNECTED;
  wire NLW_processing_system7_0_S_AXI_HP0_RVALID_UNCONNECTED;
  wire [15:12]NLW_processing_system7_0_M_AXI_GP0_ARADDR_UNCONNECTED;
  wire [3:0]NLW_processing_system7_0_M_AXI_GP0_ARCACHE_UNCONNECTED;
  wire [1:0]NLW_processing_system7_0_M_AXI_GP0_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_processing_system7_0_M_AXI_GP0_ARPROT_UNCONNECTED;
  wire [3:0]NLW_processing_system7_0_M_AXI_GP0_ARQOS_UNCONNECTED;
  wire [2:2]NLW_processing_system7_0_M_AXI_GP0_ARSIZE_UNCONNECTED;
  wire [15:12]NLW_processing_system7_0_M_AXI_GP0_AWADDR_UNCONNECTED;
  wire [3:0]NLW_processing_system7_0_M_AXI_GP0_AWCACHE_UNCONNECTED;
  wire [1:0]NLW_processing_system7_0_M_AXI_GP0_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_processing_system7_0_M_AXI_GP0_AWPROT_UNCONNECTED;
  wire [3:0]NLW_processing_system7_0_M_AXI_GP0_AWQOS_UNCONNECTED;
  wire [2:2]NLW_processing_system7_0_M_AXI_GP0_AWSIZE_UNCONNECTED;
  wire [11:0]NLW_processing_system7_0_M_AXI_GP0_WID_UNCONNECTED;
  wire [2:2]NLW_processing_system7_0_S_AXI_HP0_ARSIZE_UNCONNECTED;
  wire [2:2]NLW_processing_system7_0_S_AXI_HP0_AWSIZE_UNCONNECTED;
  wire [5:0]NLW_processing_system7_0_S_AXI_HP0_BID_UNCONNECTED;
  wire [2:0]NLW_processing_system7_0_S_AXI_HP0_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_processing_system7_0_S_AXI_HP0_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_processing_system7_0_S_AXI_HP0_RDATA_UNCONNECTED;
  wire [5:0]NLW_processing_system7_0_S_AXI_HP0_RID_UNCONNECTED;
  wire [1:0]NLW_processing_system7_0_S_AXI_HP0_RRESP_UNCONNECTED;
  wire [5:0]NLW_processing_system7_0_S_AXI_HP0_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_processing_system7_0_S_AXI_HP0_WCOUNT_UNCONNECTED;
  wire NLW_ps7_0_axi_periph_M00_ACLK_UNCONNECTED;
  wire NLW_ps7_0_axi_periph_M00_ARESETN_UNCONNECTED;
  wire NLW_ps7_0_axi_periph_M01_ACLK_UNCONNECTED;
  wire NLW_ps7_0_axi_periph_M01_ARESETN_UNCONNECTED;
  wire NLW_ps7_0_axi_periph_M02_ACLK_UNCONNECTED;
  wire NLW_ps7_0_axi_periph_M02_ARESETN_UNCONNECTED;
  wire NLW_ps7_0_axi_periph_S00_AXI_wlast_UNCONNECTED;
  wire [31:10]NLW_ps7_0_axi_periph_M00_AXI_araddr_UNCONNECTED;
  wire [31:0]NLW_ps7_0_axi_periph_M00_AXI_awaddr_UNCONNECTED;
  wire [1:0]NLW_ps7_0_axi_periph_M00_AXI_bresp_UNCONNECTED;
  wire [1:0]NLW_ps7_0_axi_periph_M00_AXI_rresp_UNCONNECTED;
  wire [31:0]NLW_ps7_0_axi_periph_M01_AXI_araddr_UNCONNECTED;
  wire [31:0]NLW_ps7_0_axi_periph_M01_AXI_awaddr_UNCONNECTED;
  wire [1:0]NLW_ps7_0_axi_periph_M01_AXI_bresp_UNCONNECTED;
  wire [1:0]NLW_ps7_0_axi_periph_M01_AXI_rresp_UNCONNECTED;
  wire [31:2]NLW_ps7_0_axi_periph_M01_AXI_wdata_UNCONNECTED;
  wire [3:0]NLW_ps7_0_axi_periph_M01_AXI_wstrb_UNCONNECTED;
  wire [31:0]NLW_ps7_0_axi_periph_M02_AXI_araddr_UNCONNECTED;
  wire [2:0]NLW_ps7_0_axi_periph_M02_AXI_arprot_UNCONNECTED;
  wire [31:0]NLW_ps7_0_axi_periph_M02_AXI_awaddr_UNCONNECTED;
  wire [2:0]NLW_ps7_0_axi_periph_M02_AXI_awprot_UNCONNECTED;
  wire [1:0]NLW_ps7_0_axi_periph_M02_AXI_bresp_UNCONNECTED;
  wire [1:0]NLW_ps7_0_axi_periph_M02_AXI_rresp_UNCONNECTED;
  wire [15:12]NLW_ps7_0_axi_periph_S00_AXI_araddr_UNCONNECTED;
  wire [3:0]NLW_ps7_0_axi_periph_S00_AXI_arcache_UNCONNECTED;
  wire [1:0]NLW_ps7_0_axi_periph_S00_AXI_arlock_UNCONNECTED;
  wire [2:0]NLW_ps7_0_axi_periph_S00_AXI_arprot_UNCONNECTED;
  wire [3:0]NLW_ps7_0_axi_periph_S00_AXI_arqos_UNCONNECTED;
  wire [2:2]NLW_ps7_0_axi_periph_S00_AXI_arsize_UNCONNECTED;
  wire [15:12]NLW_ps7_0_axi_periph_S00_AXI_awaddr_UNCONNECTED;
  wire [3:0]NLW_ps7_0_axi_periph_S00_AXI_awcache_UNCONNECTED;
  wire [1:0]NLW_ps7_0_axi_periph_S00_AXI_awlock_UNCONNECTED;
  wire [2:0]NLW_ps7_0_axi_periph_S00_AXI_awprot_UNCONNECTED;
  wire [3:0]NLW_ps7_0_axi_periph_S00_AXI_awqos_UNCONNECTED;
  wire [2:2]NLW_ps7_0_axi_periph_S00_AXI_awsize_UNCONNECTED;
  wire [11:0]NLW_ps7_0_axi_periph_S00_AXI_wid_UNCONNECTED;
  wire NLW_smartconnect_0_aclk1_UNCONNECTED;
  wire [2:2]NLW_smartconnect_0_M00_AXI_awsize_UNCONNECTED;
  wire [1:1]NLW_smartconnect_0_S00_AXI_awburst_UNCONNECTED;
  wire [3:2]NLW_smartconnect_0_S00_AXI_awcache_UNCONNECTED;
  wire [7:7]NLW_smartconnect_0_S00_AXI_awlen_UNCONNECTED;
  wire [0:0]NLW_smartconnect_0_S00_AXI_awlock_UNCONNECTED;
  wire [2:0]NLW_smartconnect_0_S00_AXI_awprot_UNCONNECTED;
  wire [3:0]NLW_smartconnect_0_S00_AXI_awqos_UNCONNECTED;
  wire [2:2]NLW_smartconnect_0_S00_AXI_awsize_UNCONNECTED;
  wire NLW_tdc_control_0_DLenable_UNCONNECTED;
  wire NLW_tdc_control_0_calib_finished_UNCONNECTED;
  wire NLW_tdc_control_0_calibing_flag_UNCONNECTED;
  wire NLW_tdc_control_0_hit_source_UNCONNECTED;
  wire [1:0]NLW_tdc_ctl_sig_0_s00_axi_araddr_UNCONNECTED;
  wire [2:0]NLW_tdc_ctl_sig_0_s00_axi_arprot_UNCONNECTED;
  wire [1:0]NLW_tdc_ctl_sig_0_s00_axi_awaddr_UNCONNECTED;
  wire [2:0]NLW_tdc_ctl_sig_0_s00_axi_awprot_UNCONNECTED;
  wire [1:0]NLW_tdc_ctl_sig_0_s00_axi_bresp_UNCONNECTED;
  wire [1:0]NLW_tdc_ctl_sig_0_s00_axi_rresp_UNCONNECTED;

  (* X_CORE_INFO = "TDCchannel,Vivado 2018.3" *) 
  zynq_blk_TDCchannel_0_0 TDCchannel_start
       (.DLenable(NLW_TDCchannel_start_DLenable_UNCONNECTED),
        .ValidOut(TDCchannel_start_ValidOut),
        .clk(clk_wiz_0_clk_out1),
        .hit(start),
        .lopt(lopt),
        .timestamp(TDCchannel_start_timestamp));
  (* X_CORE_INFO = "TDCchannel,Vivado 2018.3" *) 
  zynq_blk_TDCchannel_1_0 TDCchannel_stop
       (.DLenable(NLW_TDCchannel_stop_DLenable_UNCONNECTED),
        .ValidOut(TDCchannel_stop_ValidOut),
        .clk(clk_wiz_0_clk_out1),
        .hit(stop),
        .lopt(lopt),
        .timestamp(TDCchannel_stop_timestamp));
  (* X_CORE_INFO = "axi_dma,Vivado 2018.3" *) 
  zynq_blk_axi_dma_0_0 axi_dma_0
       (.axi_dma_tstvec(NLW_axi_dma_0_axi_dma_tstvec_UNCONNECTED[31:0]),
        .axi_resetn(rst_ps7_0_100M_1_peripheral_aresetn),
        .m_axi_s2mm_aclk(slowest_sync_clk_1),
        .m_axi_s2mm_awaddr(axi_dma_0_M_AXI_S2MM_AWADDR),
        .m_axi_s2mm_awburst({NLW_axi_dma_0_m_axi_s2mm_awburst_UNCONNECTED[1],axi_dma_0_M_AXI_S2MM_AWBURST[0]}),
        .m_axi_s2mm_awcache({NLW_axi_dma_0_m_axi_s2mm_awcache_UNCONNECTED[3:2],axi_dma_0_M_AXI_S2MM_AWCACHE[1:0]}),
        .m_axi_s2mm_awlen({NLW_axi_dma_0_m_axi_s2mm_awlen_UNCONNECTED[7],axi_dma_0_M_AXI_S2MM_AWLEN[6:0]}),
        .m_axi_s2mm_awprot(NLW_axi_dma_0_m_axi_s2mm_awprot_UNCONNECTED[2:0]),
        .m_axi_s2mm_awready(axi_dma_0_M_AXI_S2MM_AWREADY),
        .m_axi_s2mm_awsize({NLW_axi_dma_0_m_axi_s2mm_awsize_UNCONNECTED[2],axi_dma_0_M_AXI_S2MM_AWSIZE[1:0]}),
        .m_axi_s2mm_awvalid(axi_dma_0_M_AXI_S2MM_AWVALID),
        .m_axi_s2mm_bready(axi_dma_0_M_AXI_S2MM_BREADY),
        .m_axi_s2mm_bresp(axi_dma_0_M_AXI_S2MM_BRESP),
        .m_axi_s2mm_bvalid(axi_dma_0_M_AXI_S2MM_BVALID),
        .m_axi_s2mm_wdata(axi_dma_0_M_AXI_S2MM_WDATA),
        .m_axi_s2mm_wlast(axi_dma_0_M_AXI_S2MM_WLAST),
        .m_axi_s2mm_wready(axi_dma_0_M_AXI_S2MM_WREADY),
        .m_axi_s2mm_wstrb(axi_dma_0_M_AXI_S2MM_WSTRB),
        .m_axi_s2mm_wvalid(axi_dma_0_M_AXI_S2MM_WVALID),
        .pwropt(pwropt),
        .s2mm_introut(axi_dma_0_s2mm_introut),
        .s2mm_prmry_reset_out_n(Net1),
        .s_axi_lite_aclk(slowest_sync_clk_1),
        .s_axi_lite_araddr(ps7_0_axi_periph_M00_AXI_ARADDR),
        .s_axi_lite_arready(ps7_0_axi_periph_M00_AXI_ARREADY),
        .s_axi_lite_arvalid(ps7_0_axi_periph_M00_AXI_ARVALID),
        .s_axi_lite_awaddr({NLW_axi_dma_0_s_axi_lite_awaddr_UNCONNECTED[9:7],ps7_0_axi_periph_M00_AXI_AWADDR[6:2],NLW_axi_dma_0_s_axi_lite_awaddr_UNCONNECTED[1:0]}),
        .s_axi_lite_awready(ps7_0_axi_periph_M00_AXI_AWREADY),
        .s_axi_lite_awvalid(ps7_0_axi_periph_M00_AXI_AWVALID),
        .s_axi_lite_bready(ps7_0_axi_periph_M00_AXI_BREADY),
        .s_axi_lite_bresp(NLW_axi_dma_0_s_axi_lite_bresp_UNCONNECTED[1:0]),
        .s_axi_lite_bvalid(ps7_0_axi_periph_M00_AXI_BVALID),
        .s_axi_lite_rdata(ps7_0_axi_periph_M00_AXI_RDATA),
        .s_axi_lite_rready(ps7_0_axi_periph_M00_AXI_RREADY),
        .s_axi_lite_rresp(NLW_axi_dma_0_s_axi_lite_rresp_UNCONNECTED[1:0]),
        .s_axi_lite_rvalid(ps7_0_axi_periph_M00_AXI_RVALID),
        .s_axi_lite_wdata(ps7_0_axi_periph_M00_AXI_WDATA),
        .s_axi_lite_wready(ps7_0_axi_periph_M00_AXI_WREADY),
        .s_axi_lite_wvalid(ps7_0_axi_periph_M00_AXI_WVALID),
        .s_axis_s2mm_tdata(axis_data_fifo_0_M_AXIS_TDATA),
        .s_axis_s2mm_tkeep(axis_data_fifo_0_M_AXIS_TKEEP),
        .s_axis_s2mm_tlast(axis_data_fifo_0_M_AXIS_TLAST),
        .s_axis_s2mm_tready(axis_data_fifo_0_M_AXIS_TREADY),
        .s_axis_s2mm_tvalid(axis_data_fifo_0_M_AXIS_TVALID));
  (* X_CORE_INFO = "axi_gpio,Vivado 2018.3" *) 
  zynq_blk_axi_gpio_0_0 axi_gpio_0
       (.gpio_io_i(IIC_tri_i),
        .gpio_io_o(IIC_tri_o),
        .gpio_io_t(IIC_tri_t),
        .s_axi_aclk(slowest_sync_clk_1),
        .s_axi_araddr({ps7_0_axi_periph_M01_AXI_ARADDR[8],NLW_axi_gpio_0_s_axi_araddr_UNCONNECTED[7:4],ps7_0_axi_periph_M01_AXI_ARADDR[3:2],NLW_axi_gpio_0_s_axi_araddr_UNCONNECTED[1:0]}),
        .s_axi_aresetn(rst_ps7_0_100M_1_peripheral_aresetn),
        .s_axi_arready(ps7_0_axi_periph_M01_AXI_ARREADY),
        .s_axi_arvalid(ps7_0_axi_periph_M01_AXI_ARVALID),
        .s_axi_awaddr(NLW_axi_gpio_0_s_axi_awaddr_UNCONNECTED[8:0]),
        .s_axi_awready(ps7_0_axi_periph_M01_AXI_AWREADY),
        .s_axi_awvalid(ps7_0_axi_periph_M01_AXI_AWVALID),
        .s_axi_bready(ps7_0_axi_periph_M01_AXI_BREADY),
        .s_axi_bresp(NLW_axi_gpio_0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(ps7_0_axi_periph_M01_AXI_BVALID),
        .s_axi_rdata(ps7_0_axi_periph_M01_AXI_RDATA),
        .s_axi_rready(ps7_0_axi_periph_M01_AXI_RREADY),
        .s_axi_rresp(NLW_axi_gpio_0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(ps7_0_axi_periph_M01_AXI_RVALID),
        .s_axi_wdata({NLW_axi_gpio_0_s_axi_wdata_UNCONNECTED[31:2],ps7_0_axi_periph_M01_AXI_WDATA[1:0]}),
        .s_axi_wready(ps7_0_axi_periph_M01_AXI_WREADY),
        .s_axi_wstrb(NLW_axi_gpio_0_s_axi_wstrb_UNCONNECTED[3:0]),
        .s_axi_wvalid(ps7_0_axi_periph_M01_AXI_WVALID));
  (* X_CORE_INFO = "axis_data_fifo_v2_0_0_top,Vivado 2018.3" *) 
  zynq_blk_axis_data_fifo_0_0 axis_data_fifo_0
       (.m_axis_aclk(slowest_sync_clk_1),
        .m_axis_tdata(axis_data_fifo_0_M_AXIS_TDATA),
        .m_axis_tkeep(axis_data_fifo_0_M_AXIS_TKEEP),
        .m_axis_tlast(axis_data_fifo_0_M_AXIS_TLAST),
        .m_axis_tready(axis_data_fifo_0_M_AXIS_TREADY),
        .m_axis_tvalid(axis_data_fifo_0_M_AXIS_TVALID),
        .pwropt(pwropt),
        .s_axis_aclk(clk_wiz_0_clk_out1),
        .s_axis_aresetn(proc_rst_clk3_peripheral_aresetn),
        .s_axis_tdata(tdc_control_0_axis_TDATA),
        .s_axis_tkeep(tdc_control_0_axis_TKEEP),
        .s_axis_tlast(tdc_control_0_axis_TLAST),
        .s_axis_tready(tdc_control_0_axis_TREADY),
        .s_axis_tvalid(tdc_control_0_axis_TVALID));
  zynq_blk_clk_wiz_0_0 clk_wiz_0
       (.clk_in1(clk),
        .clk_out1(clk_wiz_0_clk_out1),
        .resetn(rst_n));
  (* X_CORE_INFO = "proc_sys_reset,Vivado 2018.3" *) 
  zynq_blk_rst_ps7_0_100M_1_0 proc_rst_clk2
       (.aux_reset_in(NLW_proc_rst_clk2_aux_reset_in_UNCONNECTED),
        .bus_struct_reset(NLW_proc_rst_clk2_bus_struct_reset_UNCONNECTED[0]),
        .dcm_locked(NLW_proc_rst_clk2_dcm_locked_UNCONNECTED),
        .ext_reset_in(processing_system7_0_FCLK_RESET0_N),
        .interconnect_aresetn(proc_rst_clk2_interconnect_aresetn),
        .mb_debug_sys_rst(NLW_proc_rst_clk2_mb_debug_sys_rst_UNCONNECTED),
        .mb_reset(NLW_proc_rst_clk2_mb_reset_UNCONNECTED),
        .peripheral_aresetn(rst_ps7_0_100M_1_peripheral_aresetn),
        .peripheral_reset(NLW_proc_rst_clk2_peripheral_reset_UNCONNECTED[0]),
        .slowest_sync_clk(slowest_sync_clk_1));
  (* X_CORE_INFO = "proc_sys_reset,Vivado 2018.3" *) 
  zynq_blk_proc_rst_clk2_0 proc_rst_clk3
       (.aux_reset_in(NLW_proc_rst_clk3_aux_reset_in_UNCONNECTED),
        .bus_struct_reset(NLW_proc_rst_clk3_bus_struct_reset_UNCONNECTED[0]),
        .dcm_locked(NLW_proc_rst_clk3_dcm_locked_UNCONNECTED),
        .ext_reset_in(Net1),
        .interconnect_aresetn(NLW_proc_rst_clk3_interconnect_aresetn_UNCONNECTED[0]),
        .mb_debug_sys_rst(NLW_proc_rst_clk3_mb_debug_sys_rst_UNCONNECTED),
        .mb_reset(NLW_proc_rst_clk3_mb_reset_UNCONNECTED),
        .peripheral_aresetn(proc_rst_clk3_peripheral_aresetn),
        .peripheral_reset(NLW_proc_rst_clk3_peripheral_reset_UNCONNECTED[0]),
        .slowest_sync_clk(clk_wiz_0_clk_out1));
  (* X_CORE_INFO = "processing_system7_v5_5_processing_system7,Vivado 2018.3" *) 
  zynq_blk_processing_system7_0_0 processing_system7_0
       (.DDR_Addr(DDR_addr),
        .DDR_BankAddr(DDR_ba),
        .DDR_CAS_n(DDR_cas_n),
        .DDR_CKE(DDR_cke),
        .DDR_CS_n(DDR_cs_n),
        .DDR_Clk(DDR_ck_p),
        .DDR_Clk_n(DDR_ck_n),
        .DDR_DM(DDR_dm),
        .DDR_DQ(DDR_dq),
        .DDR_DQS(DDR_dqs_p),
        .DDR_DQS_n(DDR_dqs_n),
        .DDR_DRSTB(DDR_reset_n),
        .DDR_ODT(DDR_odt),
        .DDR_RAS_n(DDR_ras_n),
        .DDR_VRN(FIXED_IO_ddr_vrn),
        .DDR_VRP(FIXED_IO_ddr_vrp),
        .DDR_WEB(DDR_we_n),
        .FCLK_CLK0(slowest_sync_clk_1),
        .FCLK_RESET0_N(processing_system7_0_FCLK_RESET0_N),
        .IRQ_F2P(axi_dma_0_s2mm_introut),
        .MIO(FIXED_IO_mio),
        .M_AXI_GP0_ACLK(slowest_sync_clk_1),
        .M_AXI_GP0_ARADDR({processing_system7_0_M_AXI_GP0_ARADDR[31:16],NLW_processing_system7_0_M_AXI_GP0_ARADDR_UNCONNECTED[15:12],processing_system7_0_M_AXI_GP0_ARADDR[11:0]}),
        .M_AXI_GP0_ARBURST(processing_system7_0_M_AXI_GP0_ARBURST),
        .M_AXI_GP0_ARCACHE(NLW_processing_system7_0_M_AXI_GP0_ARCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP0_ARID(processing_system7_0_M_AXI_GP0_ARID),
        .M_AXI_GP0_ARLEN(processing_system7_0_M_AXI_GP0_ARLEN),
        .M_AXI_GP0_ARLOCK(NLW_processing_system7_0_M_AXI_GP0_ARLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP0_ARPROT(NLW_processing_system7_0_M_AXI_GP0_ARPROT_UNCONNECTED[2:0]),
        .M_AXI_GP0_ARQOS(NLW_processing_system7_0_M_AXI_GP0_ARQOS_UNCONNECTED[3:0]),
        .M_AXI_GP0_ARREADY(processing_system7_0_M_AXI_GP0_ARREADY),
        .M_AXI_GP0_ARSIZE({NLW_processing_system7_0_M_AXI_GP0_ARSIZE_UNCONNECTED[2],processing_system7_0_M_AXI_GP0_ARSIZE[1:0]}),
        .M_AXI_GP0_ARVALID(processing_system7_0_M_AXI_GP0_ARVALID),
        .M_AXI_GP0_AWADDR({processing_system7_0_M_AXI_GP0_AWADDR[31:16],NLW_processing_system7_0_M_AXI_GP0_AWADDR_UNCONNECTED[15:12],processing_system7_0_M_AXI_GP0_AWADDR[11:0]}),
        .M_AXI_GP0_AWBURST(processing_system7_0_M_AXI_GP0_AWBURST),
        .M_AXI_GP0_AWCACHE(NLW_processing_system7_0_M_AXI_GP0_AWCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP0_AWID(processing_system7_0_M_AXI_GP0_AWID),
        .M_AXI_GP0_AWLEN(processing_system7_0_M_AXI_GP0_AWLEN),
        .M_AXI_GP0_AWLOCK(NLW_processing_system7_0_M_AXI_GP0_AWLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP0_AWPROT(NLW_processing_system7_0_M_AXI_GP0_AWPROT_UNCONNECTED[2:0]),
        .M_AXI_GP0_AWQOS(NLW_processing_system7_0_M_AXI_GP0_AWQOS_UNCONNECTED[3:0]),
        .M_AXI_GP0_AWREADY(processing_system7_0_M_AXI_GP0_AWREADY),
        .M_AXI_GP0_AWSIZE({NLW_processing_system7_0_M_AXI_GP0_AWSIZE_UNCONNECTED[2],processing_system7_0_M_AXI_GP0_AWSIZE[1:0]}),
        .M_AXI_GP0_AWVALID(processing_system7_0_M_AXI_GP0_AWVALID),
        .M_AXI_GP0_BID(processing_system7_0_M_AXI_GP0_BID),
        .M_AXI_GP0_BREADY(processing_system7_0_M_AXI_GP0_BREADY),
        .M_AXI_GP0_BRESP(processing_system7_0_M_AXI_GP0_BRESP),
        .M_AXI_GP0_BVALID(processing_system7_0_M_AXI_GP0_BVALID),
        .M_AXI_GP0_RDATA(processing_system7_0_M_AXI_GP0_RDATA),
        .M_AXI_GP0_RID(processing_system7_0_M_AXI_GP0_RID),
        .M_AXI_GP0_RLAST(processing_system7_0_M_AXI_GP0_RLAST),
        .M_AXI_GP0_RREADY(processing_system7_0_M_AXI_GP0_RREADY),
        .M_AXI_GP0_RRESP(processing_system7_0_M_AXI_GP0_RRESP),
        .M_AXI_GP0_RVALID(processing_system7_0_M_AXI_GP0_RVALID),
        .M_AXI_GP0_WDATA(processing_system7_0_M_AXI_GP0_WDATA),
        .M_AXI_GP0_WID(NLW_processing_system7_0_M_AXI_GP0_WID_UNCONNECTED[11:0]),
        .M_AXI_GP0_WLAST(NLW_processing_system7_0_M_AXI_GP0_WLAST_UNCONNECTED),
        .M_AXI_GP0_WREADY(processing_system7_0_M_AXI_GP0_WREADY),
        .M_AXI_GP0_WSTRB(processing_system7_0_M_AXI_GP0_WSTRB),
        .M_AXI_GP0_WVALID(processing_system7_0_M_AXI_GP0_WVALID),
        .PS_CLK(FIXED_IO_ps_clk),
        .PS_PORB(FIXED_IO_ps_porb),
        .PS_SRSTB(FIXED_IO_ps_srstb),
        .S_AXI_HP0_ACLK(slowest_sync_clk_1),
        .S_AXI_HP0_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARBURST({1'b0,1'b1}),
        .S_AXI_HP0_ARCACHE({1'b0,1'b0,1'b1,1'b1}),
        .S_AXI_HP0_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP0_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARREADY(NLW_processing_system7_0_S_AXI_HP0_ARREADY_UNCONNECTED),
        .S_AXI_HP0_ARSIZE({NLW_processing_system7_0_S_AXI_HP0_ARSIZE_UNCONNECTED[2],1'b1,1'b1}),
        .S_AXI_HP0_ARVALID(1'b0),
        .S_AXI_HP0_AWADDR(smartconnect_0_M00_AXI_AWADDR),
        .S_AXI_HP0_AWBURST(smartconnect_0_M00_AXI_AWBURST),
        .S_AXI_HP0_AWCACHE(smartconnect_0_M00_AXI_AWCACHE),
        .S_AXI_HP0_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWLEN(smartconnect_0_M00_AXI_AWLEN),
        .S_AXI_HP0_AWLOCK(smartconnect_0_M00_AXI_AWLOCK),
        .S_AXI_HP0_AWPROT(smartconnect_0_M00_AXI_AWPROT),
        .S_AXI_HP0_AWQOS(smartconnect_0_M00_AXI_AWQOS),
        .S_AXI_HP0_AWREADY(smartconnect_0_M00_AXI_AWREADY),
        .S_AXI_HP0_AWSIZE({NLW_processing_system7_0_S_AXI_HP0_AWSIZE_UNCONNECTED[2],smartconnect_0_M00_AXI_AWSIZE[1:0]}),
        .S_AXI_HP0_AWVALID(smartconnect_0_M00_AXI_AWVALID),
        .S_AXI_HP0_BID(NLW_processing_system7_0_S_AXI_HP0_BID_UNCONNECTED[5:0]),
        .S_AXI_HP0_BREADY(smartconnect_0_M00_AXI_BREADY),
        .S_AXI_HP0_BRESP(smartconnect_0_M00_AXI_BRESP),
        .S_AXI_HP0_BVALID(smartconnect_0_M00_AXI_BVALID),
        .S_AXI_HP0_RACOUNT(NLW_processing_system7_0_S_AXI_HP0_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP0_RCOUNT(NLW_processing_system7_0_S_AXI_HP0_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP0_RDATA(NLW_processing_system7_0_S_AXI_HP0_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP0_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP0_RID(NLW_processing_system7_0_S_AXI_HP0_RID_UNCONNECTED[5:0]),
        .S_AXI_HP0_RLAST(NLW_processing_system7_0_S_AXI_HP0_RLAST_UNCONNECTED),
        .S_AXI_HP0_RREADY(1'b0),
        .S_AXI_HP0_RRESP(NLW_processing_system7_0_S_AXI_HP0_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP0_RVALID(NLW_processing_system7_0_S_AXI_HP0_RVALID_UNCONNECTED),
        .S_AXI_HP0_WACOUNT(NLW_processing_system7_0_S_AXI_HP0_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP0_WCOUNT(NLW_processing_system7_0_S_AXI_HP0_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP0_WDATA(smartconnect_0_M00_AXI_WDATA),
        .S_AXI_HP0_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WLAST(smartconnect_0_M00_AXI_WLAST),
        .S_AXI_HP0_WREADY(smartconnect_0_M00_AXI_WREADY),
        .S_AXI_HP0_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP0_WSTRB(smartconnect_0_M00_AXI_WSTRB),
        .S_AXI_HP0_WVALID(smartconnect_0_M00_AXI_WVALID));
  zynq_blk_ps7_0_axi_periph_2 ps7_0_axi_periph
       (.ACLK(slowest_sync_clk_1),
        .ARESETN(proc_rst_clk2_interconnect_aresetn),
        .M00_ACLK(NLW_ps7_0_axi_periph_M00_ACLK_UNCONNECTED),
        .M00_ARESETN(NLW_ps7_0_axi_periph_M00_ARESETN_UNCONNECTED),
        .M00_AXI_araddr({NLW_ps7_0_axi_periph_M00_AXI_araddr_UNCONNECTED[31:10],ps7_0_axi_periph_M00_AXI_ARADDR}),
        .M00_AXI_arready(ps7_0_axi_periph_M00_AXI_ARREADY),
        .M00_AXI_arvalid(ps7_0_axi_periph_M00_AXI_ARVALID),
        .M00_AXI_awaddr({NLW_ps7_0_axi_periph_M00_AXI_awaddr_UNCONNECTED[31:7],ps7_0_axi_periph_M00_AXI_AWADDR[6:2],NLW_ps7_0_axi_periph_M00_AXI_awaddr_UNCONNECTED[1:0]}),
        .M00_AXI_awready(ps7_0_axi_periph_M00_AXI_AWREADY),
        .M00_AXI_awvalid(ps7_0_axi_periph_M00_AXI_AWVALID),
        .M00_AXI_bready(ps7_0_axi_periph_M00_AXI_BREADY),
        .M00_AXI_bresp(NLW_ps7_0_axi_periph_M00_AXI_bresp_UNCONNECTED[1:0]),
        .M00_AXI_bvalid(ps7_0_axi_periph_M00_AXI_BVALID),
        .M00_AXI_rdata(ps7_0_axi_periph_M00_AXI_RDATA),
        .M00_AXI_rready(ps7_0_axi_periph_M00_AXI_RREADY),
        .M00_AXI_rresp(NLW_ps7_0_axi_periph_M00_AXI_rresp_UNCONNECTED[1:0]),
        .M00_AXI_rvalid(ps7_0_axi_periph_M00_AXI_RVALID),
        .M00_AXI_wdata(ps7_0_axi_periph_M00_AXI_WDATA),
        .M00_AXI_wready(ps7_0_axi_periph_M00_AXI_WREADY),
        .M00_AXI_wvalid(ps7_0_axi_periph_M00_AXI_WVALID),
        .M01_ACLK(NLW_ps7_0_axi_periph_M01_ACLK_UNCONNECTED),
        .M01_ARESETN(NLW_ps7_0_axi_periph_M01_ARESETN_UNCONNECTED),
        .M01_AXI_araddr({NLW_ps7_0_axi_periph_M01_AXI_araddr_UNCONNECTED[31:9],ps7_0_axi_periph_M01_AXI_ARADDR[8],NLW_ps7_0_axi_periph_M01_AXI_araddr_UNCONNECTED[7:4],ps7_0_axi_periph_M01_AXI_ARADDR[3:2],NLW_ps7_0_axi_periph_M01_AXI_araddr_UNCONNECTED[1:0]}),
        .M01_AXI_arready(ps7_0_axi_periph_M01_AXI_ARREADY),
        .M01_AXI_arvalid(ps7_0_axi_periph_M01_AXI_ARVALID),
        .M01_AXI_awaddr(NLW_ps7_0_axi_periph_M01_AXI_awaddr_UNCONNECTED[31:0]),
        .M01_AXI_awready(ps7_0_axi_periph_M01_AXI_AWREADY),
        .M01_AXI_awvalid(ps7_0_axi_periph_M01_AXI_AWVALID),
        .M01_AXI_bready(ps7_0_axi_periph_M01_AXI_BREADY),
        .M01_AXI_bresp(NLW_ps7_0_axi_periph_M01_AXI_bresp_UNCONNECTED[1:0]),
        .M01_AXI_bvalid(ps7_0_axi_periph_M01_AXI_BVALID),
        .M01_AXI_rdata(ps7_0_axi_periph_M01_AXI_RDATA),
        .M01_AXI_rready(ps7_0_axi_periph_M01_AXI_RREADY),
        .M01_AXI_rresp(NLW_ps7_0_axi_periph_M01_AXI_rresp_UNCONNECTED[1:0]),
        .M01_AXI_rvalid(ps7_0_axi_periph_M01_AXI_RVALID),
        .M01_AXI_wdata({NLW_ps7_0_axi_periph_M01_AXI_wdata_UNCONNECTED[31:2],ps7_0_axi_periph_M01_AXI_WDATA[1:0]}),
        .M01_AXI_wready(ps7_0_axi_periph_M01_AXI_WREADY),
        .M01_AXI_wstrb(NLW_ps7_0_axi_periph_M01_AXI_wstrb_UNCONNECTED[3:0]),
        .M01_AXI_wvalid(ps7_0_axi_periph_M01_AXI_WVALID),
        .M02_ACLK(NLW_ps7_0_axi_periph_M02_ACLK_UNCONNECTED),
        .M02_ARESETN(NLW_ps7_0_axi_periph_M02_ARESETN_UNCONNECTED),
        .M02_AXI_araddr({NLW_ps7_0_axi_periph_M02_AXI_araddr_UNCONNECTED[31:4],ps7_0_axi_periph_M02_AXI_ARADDR[3:2],NLW_ps7_0_axi_periph_M02_AXI_araddr_UNCONNECTED[1:0]}),
        .M02_AXI_arprot(NLW_ps7_0_axi_periph_M02_AXI_arprot_UNCONNECTED[2:0]),
        .M02_AXI_arready(ps7_0_axi_periph_M02_AXI_ARREADY),
        .M02_AXI_arvalid(ps7_0_axi_periph_M02_AXI_ARVALID),
        .M02_AXI_awaddr({NLW_ps7_0_axi_periph_M02_AXI_awaddr_UNCONNECTED[31:4],ps7_0_axi_periph_M02_AXI_AWADDR[3:2],NLW_ps7_0_axi_periph_M02_AXI_awaddr_UNCONNECTED[1:0]}),
        .M02_AXI_awprot(NLW_ps7_0_axi_periph_M02_AXI_awprot_UNCONNECTED[2:0]),
        .M02_AXI_awready(ps7_0_axi_periph_M02_AXI_AWREADY),
        .M02_AXI_awvalid(ps7_0_axi_periph_M02_AXI_AWVALID),
        .M02_AXI_bready(ps7_0_axi_periph_M02_AXI_BREADY),
        .M02_AXI_bresp(NLW_ps7_0_axi_periph_M02_AXI_bresp_UNCONNECTED[1:0]),
        .M02_AXI_bvalid(ps7_0_axi_periph_M02_AXI_BVALID),
        .M02_AXI_rdata(ps7_0_axi_periph_M02_AXI_RDATA),
        .M02_AXI_rready(ps7_0_axi_periph_M02_AXI_RREADY),
        .M02_AXI_rresp(NLW_ps7_0_axi_periph_M02_AXI_rresp_UNCONNECTED[1:0]),
        .M02_AXI_rvalid(ps7_0_axi_periph_M02_AXI_RVALID),
        .M02_AXI_wdata(ps7_0_axi_periph_M02_AXI_WDATA),
        .M02_AXI_wready(ps7_0_axi_periph_M02_AXI_WREADY),
        .M02_AXI_wstrb(ps7_0_axi_periph_M02_AXI_WSTRB),
        .M02_AXI_wvalid(ps7_0_axi_periph_M02_AXI_WVALID),
        .S00_ACLK(slowest_sync_clk_1),
        .S00_ARESETN(rst_ps7_0_100M_1_peripheral_aresetn),
        .S00_AXI_araddr({processing_system7_0_M_AXI_GP0_ARADDR[31:16],NLW_ps7_0_axi_periph_S00_AXI_araddr_UNCONNECTED[15:12],processing_system7_0_M_AXI_GP0_ARADDR[11:0]}),
        .S00_AXI_arburst(processing_system7_0_M_AXI_GP0_ARBURST),
        .S00_AXI_arcache(NLW_ps7_0_axi_periph_S00_AXI_arcache_UNCONNECTED[3:0]),
        .S00_AXI_arid(processing_system7_0_M_AXI_GP0_ARID),
        .S00_AXI_arlen(processing_system7_0_M_AXI_GP0_ARLEN),
        .S00_AXI_arlock(NLW_ps7_0_axi_periph_S00_AXI_arlock_UNCONNECTED[1:0]),
        .S00_AXI_arprot(NLW_ps7_0_axi_periph_S00_AXI_arprot_UNCONNECTED[2:0]),
        .S00_AXI_arqos(NLW_ps7_0_axi_periph_S00_AXI_arqos_UNCONNECTED[3:0]),
        .S00_AXI_arready(processing_system7_0_M_AXI_GP0_ARREADY),
        .S00_AXI_arsize({NLW_ps7_0_axi_periph_S00_AXI_arsize_UNCONNECTED[2],processing_system7_0_M_AXI_GP0_ARSIZE[1:0]}),
        .S00_AXI_arvalid(processing_system7_0_M_AXI_GP0_ARVALID),
        .S00_AXI_awaddr({processing_system7_0_M_AXI_GP0_AWADDR[31:16],NLW_ps7_0_axi_periph_S00_AXI_awaddr_UNCONNECTED[15:12],processing_system7_0_M_AXI_GP0_AWADDR[11:0]}),
        .S00_AXI_awburst(processing_system7_0_M_AXI_GP0_AWBURST),
        .S00_AXI_awcache(NLW_ps7_0_axi_periph_S00_AXI_awcache_UNCONNECTED[3:0]),
        .S00_AXI_awid(processing_system7_0_M_AXI_GP0_AWID),
        .S00_AXI_awlen(processing_system7_0_M_AXI_GP0_AWLEN),
        .S00_AXI_awlock(NLW_ps7_0_axi_periph_S00_AXI_awlock_UNCONNECTED[1:0]),
        .S00_AXI_awprot(NLW_ps7_0_axi_periph_S00_AXI_awprot_UNCONNECTED[2:0]),
        .S00_AXI_awqos(NLW_ps7_0_axi_periph_S00_AXI_awqos_UNCONNECTED[3:0]),
        .S00_AXI_awready(processing_system7_0_M_AXI_GP0_AWREADY),
        .S00_AXI_awsize({NLW_ps7_0_axi_periph_S00_AXI_awsize_UNCONNECTED[2],processing_system7_0_M_AXI_GP0_AWSIZE[1:0]}),
        .S00_AXI_awvalid(processing_system7_0_M_AXI_GP0_AWVALID),
        .S00_AXI_bid(processing_system7_0_M_AXI_GP0_BID),
        .S00_AXI_bready(processing_system7_0_M_AXI_GP0_BREADY),
        .S00_AXI_bresp(processing_system7_0_M_AXI_GP0_BRESP),
        .S00_AXI_bvalid(processing_system7_0_M_AXI_GP0_BVALID),
        .S00_AXI_rdata(processing_system7_0_M_AXI_GP0_RDATA),
        .S00_AXI_rid(processing_system7_0_M_AXI_GP0_RID),
        .S00_AXI_rlast(processing_system7_0_M_AXI_GP0_RLAST),
        .S00_AXI_rready(processing_system7_0_M_AXI_GP0_RREADY),
        .S00_AXI_rresp(processing_system7_0_M_AXI_GP0_RRESP),
        .S00_AXI_rvalid(processing_system7_0_M_AXI_GP0_RVALID),
        .S00_AXI_wdata(processing_system7_0_M_AXI_GP0_WDATA),
        .S00_AXI_wid(NLW_ps7_0_axi_periph_S00_AXI_wid_UNCONNECTED[11:0]),
        .S00_AXI_wlast(NLW_ps7_0_axi_periph_S00_AXI_wlast_UNCONNECTED),
        .S00_AXI_wready(processing_system7_0_M_AXI_GP0_WREADY),
        .S00_AXI_wstrb(processing_system7_0_M_AXI_GP0_WSTRB),
        .S00_AXI_wvalid(processing_system7_0_M_AXI_GP0_WVALID));
  (* X_CORE_INFO = "bd_39ac,Vivado 2018.3" *) 
  zynq_blk_smartconnect_0_0 smartconnect_0
       (.M00_AXI_awaddr(smartconnect_0_M00_AXI_AWADDR),
        .M00_AXI_awburst(smartconnect_0_M00_AXI_AWBURST),
        .M00_AXI_awcache(smartconnect_0_M00_AXI_AWCACHE),
        .M00_AXI_awlen(smartconnect_0_M00_AXI_AWLEN),
        .M00_AXI_awlock(smartconnect_0_M00_AXI_AWLOCK),
        .M00_AXI_awprot(smartconnect_0_M00_AXI_AWPROT),
        .M00_AXI_awqos(smartconnect_0_M00_AXI_AWQOS),
        .M00_AXI_awready(smartconnect_0_M00_AXI_AWREADY),
        .M00_AXI_awsize({NLW_smartconnect_0_M00_AXI_awsize_UNCONNECTED[2],smartconnect_0_M00_AXI_AWSIZE[1:0]}),
        .M00_AXI_awvalid(smartconnect_0_M00_AXI_AWVALID),
        .M00_AXI_bready(smartconnect_0_M00_AXI_BREADY),
        .M00_AXI_bresp(smartconnect_0_M00_AXI_BRESP),
        .M00_AXI_bvalid(smartconnect_0_M00_AXI_BVALID),
        .M00_AXI_wdata(smartconnect_0_M00_AXI_WDATA),
        .M00_AXI_wlast(smartconnect_0_M00_AXI_WLAST),
        .M00_AXI_wready(smartconnect_0_M00_AXI_WREADY),
        .M00_AXI_wstrb(smartconnect_0_M00_AXI_WSTRB),
        .M00_AXI_wvalid(smartconnect_0_M00_AXI_WVALID),
        .S00_AXI_awaddr(axi_dma_0_M_AXI_S2MM_AWADDR),
        .S00_AXI_awburst({NLW_smartconnect_0_S00_AXI_awburst_UNCONNECTED[1],axi_dma_0_M_AXI_S2MM_AWBURST[0]}),
        .S00_AXI_awcache({NLW_smartconnect_0_S00_AXI_awcache_UNCONNECTED[3:2],axi_dma_0_M_AXI_S2MM_AWCACHE[1:0]}),
        .S00_AXI_awlen({NLW_smartconnect_0_S00_AXI_awlen_UNCONNECTED[7],axi_dma_0_M_AXI_S2MM_AWLEN[6:0]}),
        .S00_AXI_awlock(NLW_smartconnect_0_S00_AXI_awlock_UNCONNECTED[0]),
        .S00_AXI_awprot(NLW_smartconnect_0_S00_AXI_awprot_UNCONNECTED[2:0]),
        .S00_AXI_awqos(NLW_smartconnect_0_S00_AXI_awqos_UNCONNECTED[3:0]),
        .S00_AXI_awready(axi_dma_0_M_AXI_S2MM_AWREADY),
        .S00_AXI_awsize({NLW_smartconnect_0_S00_AXI_awsize_UNCONNECTED[2],axi_dma_0_M_AXI_S2MM_AWSIZE[1:0]}),
        .S00_AXI_awvalid(axi_dma_0_M_AXI_S2MM_AWVALID),
        .S00_AXI_bready(axi_dma_0_M_AXI_S2MM_BREADY),
        .S00_AXI_bresp(axi_dma_0_M_AXI_S2MM_BRESP),
        .S00_AXI_bvalid(axi_dma_0_M_AXI_S2MM_BVALID),
        .S00_AXI_wdata(axi_dma_0_M_AXI_S2MM_WDATA),
        .S00_AXI_wlast(axi_dma_0_M_AXI_S2MM_WLAST),
        .S00_AXI_wready(axi_dma_0_M_AXI_S2MM_WREADY),
        .S00_AXI_wstrb(axi_dma_0_M_AXI_S2MM_WSTRB),
        .S00_AXI_wvalid(axi_dma_0_M_AXI_S2MM_WVALID),
        .aclk(slowest_sync_clk_1),
        .aclk1(NLW_smartconnect_0_aclk1_UNCONNECTED),
        .aresetn(rst_ps7_0_100M_1_peripheral_aresetn));
  (* X_CORE_INFO = "tdc_control,Vivado 2018.3" *) 
  zynq_blk_tdc_control_0_0 tdc_control_0
       (.DLenable(NLW_tdc_control_0_DLenable_UNCONNECTED),
        .ValidOutStart(TDCchannel_start_ValidOut),
        .ValidOutStop(TDCchannel_stop_ValidOut),
        .axis_tdata(tdc_control_0_axis_TDATA),
        .axis_tkeep(tdc_control_0_axis_TKEEP),
        .axis_tlast(tdc_control_0_axis_TLAST),
        .axis_tready(tdc_control_0_axis_TREADY),
        .axis_tvalid(tdc_control_0_axis_TVALID),
        .calib_en(tdc_ctl_sig_0_tdc_clr),
        .calib_finished(NLW_tdc_control_0_calib_finished_UNCONNECTED),
        .calibing_flag(NLW_tdc_control_0_calibing_flag_UNCONNECTED),
        .clk(clk_wiz_0_clk_out1),
        .hit_source(NLW_tdc_control_0_hit_source_UNCONNECTED),
        .lopt(lopt),
        .rst_n(proc_rst_clk3_peripheral_aresetn),
        .run(tdc_ctl_sig_0_tdc_run),
        .timestampStart(TDCchannel_start_timestamp),
        .timestampStop(TDCchannel_stop_timestamp));
  (* X_CORE_INFO = "tdc_ctl_fromps_v1_0,Vivado 2018.3" *) 
  zynq_blk_tdc_ctl_fromps_0_1 tdc_ctl_sig_0
       (.s00_axi_aclk(slowest_sync_clk_1),
        .s00_axi_araddr({ps7_0_axi_periph_M02_AXI_ARADDR[3:2],NLW_tdc_ctl_sig_0_s00_axi_araddr_UNCONNECTED[1:0]}),
        .s00_axi_aresetn(rst_ps7_0_100M_1_peripheral_aresetn),
        .s00_axi_arprot(NLW_tdc_ctl_sig_0_s00_axi_arprot_UNCONNECTED[2:0]),
        .s00_axi_arready(ps7_0_axi_periph_M02_AXI_ARREADY),
        .s00_axi_arvalid(ps7_0_axi_periph_M02_AXI_ARVALID),
        .s00_axi_awaddr({ps7_0_axi_periph_M02_AXI_AWADDR[3:2],NLW_tdc_ctl_sig_0_s00_axi_awaddr_UNCONNECTED[1:0]}),
        .s00_axi_awprot(NLW_tdc_ctl_sig_0_s00_axi_awprot_UNCONNECTED[2:0]),
        .s00_axi_awready(ps7_0_axi_periph_M02_AXI_AWREADY),
        .s00_axi_awvalid(ps7_0_axi_periph_M02_AXI_AWVALID),
        .s00_axi_bready(ps7_0_axi_periph_M02_AXI_BREADY),
        .s00_axi_bresp(NLW_tdc_ctl_sig_0_s00_axi_bresp_UNCONNECTED[1:0]),
        .s00_axi_bvalid(ps7_0_axi_periph_M02_AXI_BVALID),
        .s00_axi_rdata(ps7_0_axi_periph_M02_AXI_RDATA),
        .s00_axi_rready(ps7_0_axi_periph_M02_AXI_RREADY),
        .s00_axi_rresp(NLW_tdc_ctl_sig_0_s00_axi_rresp_UNCONNECTED[1:0]),
        .s00_axi_rvalid(ps7_0_axi_periph_M02_AXI_RVALID),
        .s00_axi_wdata(ps7_0_axi_periph_M02_AXI_WDATA),
        .s00_axi_wready(ps7_0_axi_periph_M02_AXI_WREADY),
        .s00_axi_wstrb(ps7_0_axi_periph_M02_AXI_WSTRB),
        .s00_axi_wvalid(ps7_0_axi_periph_M02_AXI_WVALID),
        .tdc_clr(tdc_ctl_sig_0_tdc_clr),
        .tdc_run(tdc_ctl_sig_0_tdc_run));
endmodule

(* CHECK_LICENSE_TYPE = "zynq_blk_TDCchannel_0_0,TDCchannel,{}" *) (* X_CORE_INFO = "TDCchannel,Vivado 2018.3" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* ip_definition_source = "package_project" *) 
module zynq_blk_TDCchannel_0_0
   (clk,
    hit,
    DLenable,
    ValidOut,
    timestamp,
    lopt);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF clk, FREQ_HZ 350000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input clk;
  input hit;
  input DLenable;
  output ValidOut;
  output [31:0]timestamp;
  input lopt;

  wire ValidOut;
  wire clk;
  wire hit;
  wire lopt;
  wire [31:0]timestamp;
  wire NLW_U0_DLenable_UNCONNECTED;

  zynq_blk_TDCchannel_0_0_TDCchannel U0
       (.DLenable(NLW_U0_DLenable_UNCONNECTED),
        .ValidOut(ValidOut),
        .clk(clk),
        .hit(hit),
        .lopt(lopt),
        .timestamp(timestamp));
endmodule

(* ORIG_REF_NAME = "TDCchannel" *) 
module zynq_blk_TDCchannel_0_0_TDCchannel
   (ValidOut,
    timestamp,
    clk,
    DLenable,
    hit,
    lopt);
  output ValidOut;
  output [31:0]timestamp;
  input clk;
  input DLenable;
  input hit;
  input lopt;

  wire ValidOut;
  wire clk;
  wire hit;
  wire lopt;
  wire [191:0]thermo;
  wire [31:0]timestamp;
  wire validIn;
  wire NLW_Delay_line_DLenable_UNCONNECTED;

  zynq_blk_TDCchannel_0_0_delayLine Delay_line
       (.DLenable(NLW_Delay_line_DLenable_UNCONNECTED),
        .Q(thermo),
        .clk(clk),
        .hit(hit),
        .lopt(lopt),
        .validIn(validIn));
  zynq_blk_TDCchannel_0_0_counter counter
       (.clk(clk),
        .timestamp(timestamp[31:8]));
  zynq_blk_TDCchannel_0_0_encoder encoder
       (.Q(thermo),
        .ValidOut(ValidOut),
        .clk(clk),
        .timestamp(timestamp[7:0]),
        .validIn(validIn));
endmodule

(* ORIG_REF_NAME = "adderTreeLegacy" *) 
module zynq_blk_TDCchannel_0_0_adderTreeLegacy
   (clk_0,
    sum,
    validIn,
    clk,
    D);
  output clk_0;
  output [7:0]sum;
  input validIn;
  input clk;
  input [95:0]D;

  wire [95:0]D;
  wire clk;
  wire clk_0;
  wire [2:0]p_0_in20_in;
  wire [2:0]p_0_in23_in;
  wire [2:0]p_0_in26_in;
  wire [2:0]p_0_in29_in;
  wire [2:0]p_0_in32_in;
  wire [2:0]p_0_in35_in;
  wire [2:0]p_0_in38_in;
  wire [2:0]p_0_in41_in;
  wire [2:0]p_1_in21_in;
  wire [2:0]p_1_in24_in;
  wire [2:0]p_1_in27_in;
  wire [2:0]p_1_in30_in;
  wire [2:0]p_1_in33_in;
  wire [2:0]p_1_in36_in;
  wire [2:0]p_1_in39_in;
  wire [2:0]p_1_in42_in;
  wire [7:0]sum;
  wire validIn;
  wire \x[0]_i_1_n_0 ;
  wire \x[10]_i_1_n_0 ;
  wire \x[11]_i_1_n_0 ;
  wire \x[12]_i_1_n_0 ;
  wire \x[13]_i_1_n_0 ;
  wire \x[14]_i_1_n_0 ;
  wire \x[15]_i_1_n_0 ;
  wire \x[16]_i_1_n_0 ;
  wire \x[17]_i_1_n_0 ;
  wire \x[18]_i_1_n_0 ;
  wire \x[19]_i_1_n_0 ;
  wire \x[1]_i_1_n_0 ;
  wire \x[20]_i_1_n_0 ;
  wire \x[21]_i_1_n_0 ;
  wire \x[22]_i_1_n_0 ;
  wire \x[23]_i_1_n_0 ;
  wire \x[24]_i_1_n_0 ;
  wire \x[25]_i_1_n_0 ;
  wire \x[26]_i_1_n_0 ;
  wire \x[27]_i_1_n_0 ;
  wire \x[28]_i_1_n_0 ;
  wire \x[29]_i_1_n_0 ;
  wire \x[2]_i_1_n_0 ;
  wire \x[30]_i_1_n_0 ;
  wire \x[31]_i_1_n_0 ;
  wire \x[3]_i_1_n_0 ;
  wire \x[4]_i_1_n_0 ;
  wire \x[5]_i_1_n_0 ;
  wire \x[6]_i_1_n_0 ;
  wire \x[7]_i_1_n_0 ;
  wire \x[8]_i_1_n_0 ;
  wire \x[9]_i_1_n_0 ;
  wire [3:0]x_in022_out;
  wire [3:0]x_in025_out;
  wire [3:0]x_in028_out;
  wire [3:0]x_in031_out;
  wire [3:0]x_in034_out;
  wire [3:0]x_in037_out;
  wire [3:0]x_in040_out;
  wire [3:0]x_in043_out;
  wire \x_reg_n_0_[0] ;
  wire \x_reg_n_0_[10] ;
  wire \x_reg_n_0_[11] ;
  wire \x_reg_n_0_[12] ;
  wire \x_reg_n_0_[13] ;
  wire \x_reg_n_0_[14] ;
  wire \x_reg_n_0_[15] ;
  wire \x_reg_n_0_[16] ;
  wire \x_reg_n_0_[17] ;
  wire \x_reg_n_0_[18] ;
  wire \x_reg_n_0_[19] ;
  wire \x_reg_n_0_[1] ;
  wire \x_reg_n_0_[20] ;
  wire \x_reg_n_0_[21] ;
  wire \x_reg_n_0_[22] ;
  wire \x_reg_n_0_[23] ;
  wire \x_reg_n_0_[24] ;
  wire \x_reg_n_0_[25] ;
  wire \x_reg_n_0_[26] ;
  wire \x_reg_n_0_[27] ;
  wire \x_reg_n_0_[28] ;
  wire \x_reg_n_0_[29] ;
  wire \x_reg_n_0_[2] ;
  wire \x_reg_n_0_[30] ;
  wire \x_reg_n_0_[31] ;
  wire \x_reg_n_0_[32] ;
  wire \x_reg_n_0_[33] ;
  wire \x_reg_n_0_[34] ;
  wire \x_reg_n_0_[35] ;
  wire \x_reg_n_0_[36] ;
  wire \x_reg_n_0_[37] ;
  wire \x_reg_n_0_[38] ;
  wire \x_reg_n_0_[39] ;
  wire \x_reg_n_0_[3] ;
  wire \x_reg_n_0_[40] ;
  wire \x_reg_n_0_[41] ;
  wire \x_reg_n_0_[42] ;
  wire \x_reg_n_0_[43] ;
  wire \x_reg_n_0_[44] ;
  wire \x_reg_n_0_[45] ;
  wire \x_reg_n_0_[46] ;
  wire \x_reg_n_0_[47] ;
  wire \x_reg_n_0_[4] ;
  wire \x_reg_n_0_[5] ;
  wire \x_reg_n_0_[6] ;
  wire \x_reg_n_0_[7] ;
  wire \x_reg_n_0_[8] ;
  wire \x_reg_n_0_[9] ;

  zynq_blk_TDCchannel_0_0_adderTreeLegacy__parameterized0 \RECURSE.NEXT_LEVEL 
       (.D({x_in043_out,x_in040_out,x_in037_out,x_in034_out,x_in031_out,x_in028_out,x_in025_out,x_in022_out,\x[31]_i_1_n_0 ,\x[30]_i_1_n_0 ,\x[29]_i_1_n_0 ,\x[28]_i_1_n_0 ,\x[27]_i_1_n_0 ,\x[26]_i_1_n_0 ,\x[25]_i_1_n_0 ,\x[24]_i_1_n_0 ,\x[23]_i_1_n_0 ,\x[22]_i_1_n_0 ,\x[21]_i_1_n_0 ,\x[20]_i_1_n_0 ,\x[19]_i_1_n_0 ,\x[18]_i_1_n_0 ,\x[17]_i_1_n_0 ,\x[16]_i_1_n_0 ,\x[15]_i_1_n_0 ,\x[14]_i_1_n_0 ,\x[13]_i_1_n_0 ,\x[12]_i_1_n_0 ,\x[11]_i_1_n_0 ,\x[10]_i_1_n_0 ,\x[9]_i_1_n_0 ,\x[8]_i_1_n_0 ,\x[7]_i_1_n_0 ,\x[6]_i_1_n_0 ,\x[5]_i_1_n_0 ,\x[4]_i_1_n_0 ,\x[3]_i_1_n_0 ,\x[2]_i_1_n_0 ,\x[1]_i_1_n_0 ,\x[0]_i_1_n_0 }),
        .clk(clk),
        .clk_0(clk_0),
        .sum(sum),
        .validIn(validIn));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[0]_i_1 
       (.I0(\x_reg_n_0_[0] ),
        .I1(\x_reg_n_0_[3] ),
        .O(\x[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[10]_i_1 
       (.I0(\x_reg_n_0_[15] ),
        .I1(\x_reg_n_0_[12] ),
        .I2(\x_reg_n_0_[13] ),
        .I3(\x_reg_n_0_[16] ),
        .I4(\x_reg_n_0_[17] ),
        .I5(\x_reg_n_0_[14] ),
        .O(\x[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[11]_i_1 
       (.I0(\x_reg_n_0_[17] ),
        .I1(\x_reg_n_0_[14] ),
        .I2(\x_reg_n_0_[15] ),
        .I3(\x_reg_n_0_[12] ),
        .I4(\x_reg_n_0_[13] ),
        .I5(\x_reg_n_0_[16] ),
        .O(\x[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[12]_i_1 
       (.I0(\x_reg_n_0_[18] ),
        .I1(\x_reg_n_0_[21] ),
        .O(\x[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[13]_i_1 
       (.I0(\x_reg_n_0_[18] ),
        .I1(\x_reg_n_0_[21] ),
        .I2(\x_reg_n_0_[22] ),
        .I3(\x_reg_n_0_[19] ),
        .O(\x[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[14]_i_1 
       (.I0(\x_reg_n_0_[21] ),
        .I1(\x_reg_n_0_[18] ),
        .I2(\x_reg_n_0_[19] ),
        .I3(\x_reg_n_0_[22] ),
        .I4(\x_reg_n_0_[23] ),
        .I5(\x_reg_n_0_[20] ),
        .O(\x[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[15]_i_1 
       (.I0(\x_reg_n_0_[23] ),
        .I1(\x_reg_n_0_[20] ),
        .I2(\x_reg_n_0_[21] ),
        .I3(\x_reg_n_0_[18] ),
        .I4(\x_reg_n_0_[19] ),
        .I5(\x_reg_n_0_[22] ),
        .O(\x[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[16]_i_1 
       (.I0(\x_reg_n_0_[24] ),
        .I1(\x_reg_n_0_[27] ),
        .O(\x[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[17]_i_1 
       (.I0(\x_reg_n_0_[24] ),
        .I1(\x_reg_n_0_[27] ),
        .I2(\x_reg_n_0_[28] ),
        .I3(\x_reg_n_0_[25] ),
        .O(\x[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[18]_i_1 
       (.I0(\x_reg_n_0_[27] ),
        .I1(\x_reg_n_0_[24] ),
        .I2(\x_reg_n_0_[25] ),
        .I3(\x_reg_n_0_[28] ),
        .I4(\x_reg_n_0_[29] ),
        .I5(\x_reg_n_0_[26] ),
        .O(\x[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[19]_i_1 
       (.I0(\x_reg_n_0_[29] ),
        .I1(\x_reg_n_0_[26] ),
        .I2(\x_reg_n_0_[27] ),
        .I3(\x_reg_n_0_[24] ),
        .I4(\x_reg_n_0_[25] ),
        .I5(\x_reg_n_0_[28] ),
        .O(\x[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[1]_i_1 
       (.I0(\x_reg_n_0_[0] ),
        .I1(\x_reg_n_0_[3] ),
        .I2(\x_reg_n_0_[4] ),
        .I3(\x_reg_n_0_[1] ),
        .O(\x[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[20]_i_1 
       (.I0(\x_reg_n_0_[30] ),
        .I1(\x_reg_n_0_[33] ),
        .O(\x[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[21]_i_1 
       (.I0(\x_reg_n_0_[30] ),
        .I1(\x_reg_n_0_[33] ),
        .I2(\x_reg_n_0_[34] ),
        .I3(\x_reg_n_0_[31] ),
        .O(\x[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[22]_i_1 
       (.I0(\x_reg_n_0_[33] ),
        .I1(\x_reg_n_0_[30] ),
        .I2(\x_reg_n_0_[31] ),
        .I3(\x_reg_n_0_[34] ),
        .I4(\x_reg_n_0_[35] ),
        .I5(\x_reg_n_0_[32] ),
        .O(\x[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[23]_i_1 
       (.I0(\x_reg_n_0_[35] ),
        .I1(\x_reg_n_0_[32] ),
        .I2(\x_reg_n_0_[33] ),
        .I3(\x_reg_n_0_[30] ),
        .I4(\x_reg_n_0_[31] ),
        .I5(\x_reg_n_0_[34] ),
        .O(\x[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[24]_i_1 
       (.I0(\x_reg_n_0_[36] ),
        .I1(\x_reg_n_0_[39] ),
        .O(\x[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[25]_i_1 
       (.I0(\x_reg_n_0_[36] ),
        .I1(\x_reg_n_0_[39] ),
        .I2(\x_reg_n_0_[40] ),
        .I3(\x_reg_n_0_[37] ),
        .O(\x[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[26]_i_1 
       (.I0(\x_reg_n_0_[39] ),
        .I1(\x_reg_n_0_[36] ),
        .I2(\x_reg_n_0_[37] ),
        .I3(\x_reg_n_0_[40] ),
        .I4(\x_reg_n_0_[41] ),
        .I5(\x_reg_n_0_[38] ),
        .O(\x[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[27]_i_1 
       (.I0(\x_reg_n_0_[41] ),
        .I1(\x_reg_n_0_[38] ),
        .I2(\x_reg_n_0_[39] ),
        .I3(\x_reg_n_0_[36] ),
        .I4(\x_reg_n_0_[37] ),
        .I5(\x_reg_n_0_[40] ),
        .O(\x[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[28]_i_1 
       (.I0(\x_reg_n_0_[42] ),
        .I1(\x_reg_n_0_[45] ),
        .O(\x[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[29]_i_1 
       (.I0(\x_reg_n_0_[42] ),
        .I1(\x_reg_n_0_[45] ),
        .I2(\x_reg_n_0_[46] ),
        .I3(\x_reg_n_0_[43] ),
        .O(\x[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[2]_i_1 
       (.I0(\x_reg_n_0_[3] ),
        .I1(\x_reg_n_0_[0] ),
        .I2(\x_reg_n_0_[1] ),
        .I3(\x_reg_n_0_[4] ),
        .I4(\x_reg_n_0_[5] ),
        .I5(\x_reg_n_0_[2] ),
        .O(\x[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[30]_i_1 
       (.I0(\x_reg_n_0_[45] ),
        .I1(\x_reg_n_0_[42] ),
        .I2(\x_reg_n_0_[43] ),
        .I3(\x_reg_n_0_[46] ),
        .I4(\x_reg_n_0_[47] ),
        .I5(\x_reg_n_0_[44] ),
        .O(\x[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[31]_i_1 
       (.I0(\x_reg_n_0_[47] ),
        .I1(\x_reg_n_0_[44] ),
        .I2(\x_reg_n_0_[45] ),
        .I3(\x_reg_n_0_[42] ),
        .I4(\x_reg_n_0_[43] ),
        .I5(\x_reg_n_0_[46] ),
        .O(\x[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[32]_i_1 
       (.I0(p_1_in21_in[0]),
        .I1(p_0_in20_in[0]),
        .O(x_in022_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[33]_i_1 
       (.I0(p_1_in21_in[0]),
        .I1(p_0_in20_in[0]),
        .I2(p_0_in20_in[1]),
        .I3(p_1_in21_in[1]),
        .O(x_in022_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[34]_i_1 
       (.I0(p_0_in20_in[0]),
        .I1(p_1_in21_in[0]),
        .I2(p_1_in21_in[1]),
        .I3(p_0_in20_in[1]),
        .I4(p_0_in20_in[2]),
        .I5(p_1_in21_in[2]),
        .O(x_in022_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[35]_i_1 
       (.I0(p_0_in20_in[2]),
        .I1(p_1_in21_in[2]),
        .I2(p_0_in20_in[0]),
        .I3(p_1_in21_in[0]),
        .I4(p_1_in21_in[1]),
        .I5(p_0_in20_in[1]),
        .O(x_in022_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[36]_i_1 
       (.I0(p_1_in24_in[0]),
        .I1(p_0_in23_in[0]),
        .O(x_in025_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[37]_i_1 
       (.I0(p_1_in24_in[0]),
        .I1(p_0_in23_in[0]),
        .I2(p_0_in23_in[1]),
        .I3(p_1_in24_in[1]),
        .O(x_in025_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[38]_i_1 
       (.I0(p_0_in23_in[0]),
        .I1(p_1_in24_in[0]),
        .I2(p_1_in24_in[1]),
        .I3(p_0_in23_in[1]),
        .I4(p_0_in23_in[2]),
        .I5(p_1_in24_in[2]),
        .O(x_in025_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[39]_i_1 
       (.I0(p_0_in23_in[2]),
        .I1(p_1_in24_in[2]),
        .I2(p_0_in23_in[0]),
        .I3(p_1_in24_in[0]),
        .I4(p_1_in24_in[1]),
        .I5(p_0_in23_in[1]),
        .O(x_in025_out[3]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[3]_i_1 
       (.I0(\x_reg_n_0_[5] ),
        .I1(\x_reg_n_0_[2] ),
        .I2(\x_reg_n_0_[3] ),
        .I3(\x_reg_n_0_[0] ),
        .I4(\x_reg_n_0_[1] ),
        .I5(\x_reg_n_0_[4] ),
        .O(\x[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[40]_i_1 
       (.I0(p_1_in27_in[0]),
        .I1(p_0_in26_in[0]),
        .O(x_in028_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[41]_i_1 
       (.I0(p_1_in27_in[0]),
        .I1(p_0_in26_in[0]),
        .I2(p_0_in26_in[1]),
        .I3(p_1_in27_in[1]),
        .O(x_in028_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[42]_i_1 
       (.I0(p_0_in26_in[0]),
        .I1(p_1_in27_in[0]),
        .I2(p_1_in27_in[1]),
        .I3(p_0_in26_in[1]),
        .I4(p_0_in26_in[2]),
        .I5(p_1_in27_in[2]),
        .O(x_in028_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[43]_i_1 
       (.I0(p_0_in26_in[2]),
        .I1(p_1_in27_in[2]),
        .I2(p_0_in26_in[0]),
        .I3(p_1_in27_in[0]),
        .I4(p_1_in27_in[1]),
        .I5(p_0_in26_in[1]),
        .O(x_in028_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[44]_i_1 
       (.I0(p_1_in30_in[0]),
        .I1(p_0_in29_in[0]),
        .O(x_in031_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[45]_i_1 
       (.I0(p_1_in30_in[0]),
        .I1(p_0_in29_in[0]),
        .I2(p_0_in29_in[1]),
        .I3(p_1_in30_in[1]),
        .O(x_in031_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[46]_i_1 
       (.I0(p_0_in29_in[0]),
        .I1(p_1_in30_in[0]),
        .I2(p_1_in30_in[1]),
        .I3(p_0_in29_in[1]),
        .I4(p_0_in29_in[2]),
        .I5(p_1_in30_in[2]),
        .O(x_in031_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[47]_i_1 
       (.I0(p_0_in29_in[2]),
        .I1(p_1_in30_in[2]),
        .I2(p_0_in29_in[0]),
        .I3(p_1_in30_in[0]),
        .I4(p_1_in30_in[1]),
        .I5(p_0_in29_in[1]),
        .O(x_in031_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[48]_i_1 
       (.I0(p_1_in33_in[0]),
        .I1(p_0_in32_in[0]),
        .O(x_in034_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[49]_i_1 
       (.I0(p_1_in33_in[0]),
        .I1(p_0_in32_in[0]),
        .I2(p_0_in32_in[1]),
        .I3(p_1_in33_in[1]),
        .O(x_in034_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[4]_i_1 
       (.I0(\x_reg_n_0_[6] ),
        .I1(\x_reg_n_0_[9] ),
        .O(\x[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[50]_i_1 
       (.I0(p_0_in32_in[0]),
        .I1(p_1_in33_in[0]),
        .I2(p_1_in33_in[1]),
        .I3(p_0_in32_in[1]),
        .I4(p_0_in32_in[2]),
        .I5(p_1_in33_in[2]),
        .O(x_in034_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[51]_i_1 
       (.I0(p_0_in32_in[2]),
        .I1(p_1_in33_in[2]),
        .I2(p_0_in32_in[0]),
        .I3(p_1_in33_in[0]),
        .I4(p_1_in33_in[1]),
        .I5(p_0_in32_in[1]),
        .O(x_in034_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[52]_i_1 
       (.I0(p_1_in36_in[0]),
        .I1(p_0_in35_in[0]),
        .O(x_in037_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[53]_i_1 
       (.I0(p_1_in36_in[0]),
        .I1(p_0_in35_in[0]),
        .I2(p_0_in35_in[1]),
        .I3(p_1_in36_in[1]),
        .O(x_in037_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[54]_i_1 
       (.I0(p_0_in35_in[0]),
        .I1(p_1_in36_in[0]),
        .I2(p_1_in36_in[1]),
        .I3(p_0_in35_in[1]),
        .I4(p_0_in35_in[2]),
        .I5(p_1_in36_in[2]),
        .O(x_in037_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[55]_i_1 
       (.I0(p_0_in35_in[2]),
        .I1(p_1_in36_in[2]),
        .I2(p_0_in35_in[0]),
        .I3(p_1_in36_in[0]),
        .I4(p_1_in36_in[1]),
        .I5(p_0_in35_in[1]),
        .O(x_in037_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[56]_i_1 
       (.I0(p_1_in39_in[0]),
        .I1(p_0_in38_in[0]),
        .O(x_in040_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[57]_i_1 
       (.I0(p_1_in39_in[0]),
        .I1(p_0_in38_in[0]),
        .I2(p_0_in38_in[1]),
        .I3(p_1_in39_in[1]),
        .O(x_in040_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[58]_i_1 
       (.I0(p_0_in38_in[0]),
        .I1(p_1_in39_in[0]),
        .I2(p_1_in39_in[1]),
        .I3(p_0_in38_in[1]),
        .I4(p_0_in38_in[2]),
        .I5(p_1_in39_in[2]),
        .O(x_in040_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[59]_i_1 
       (.I0(p_0_in38_in[2]),
        .I1(p_1_in39_in[2]),
        .I2(p_0_in38_in[0]),
        .I3(p_1_in39_in[0]),
        .I4(p_1_in39_in[1]),
        .I5(p_0_in38_in[1]),
        .O(x_in040_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[5]_i_1 
       (.I0(\x_reg_n_0_[6] ),
        .I1(\x_reg_n_0_[9] ),
        .I2(\x_reg_n_0_[10] ),
        .I3(\x_reg_n_0_[7] ),
        .O(\x[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[60]_i_1 
       (.I0(p_1_in42_in[0]),
        .I1(p_0_in41_in[0]),
        .O(x_in043_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[61]_i_1 
       (.I0(p_1_in42_in[0]),
        .I1(p_0_in41_in[0]),
        .I2(p_0_in41_in[1]),
        .I3(p_1_in42_in[1]),
        .O(x_in043_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[62]_i_1 
       (.I0(p_0_in41_in[0]),
        .I1(p_1_in42_in[0]),
        .I2(p_1_in42_in[1]),
        .I3(p_0_in41_in[1]),
        .I4(p_0_in41_in[2]),
        .I5(p_1_in42_in[2]),
        .O(x_in043_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[63]_i_1 
       (.I0(p_0_in41_in[2]),
        .I1(p_1_in42_in[2]),
        .I2(p_0_in41_in[0]),
        .I3(p_1_in42_in[0]),
        .I4(p_1_in42_in[1]),
        .I5(p_0_in41_in[1]),
        .O(x_in043_out[3]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[6]_i_1 
       (.I0(\x_reg_n_0_[9] ),
        .I1(\x_reg_n_0_[6] ),
        .I2(\x_reg_n_0_[7] ),
        .I3(\x_reg_n_0_[10] ),
        .I4(\x_reg_n_0_[11] ),
        .I5(\x_reg_n_0_[8] ),
        .O(\x[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[7]_i_1 
       (.I0(\x_reg_n_0_[11] ),
        .I1(\x_reg_n_0_[8] ),
        .I2(\x_reg_n_0_[9] ),
        .I3(\x_reg_n_0_[6] ),
        .I4(\x_reg_n_0_[7] ),
        .I5(\x_reg_n_0_[10] ),
        .O(\x[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[8]_i_1 
       (.I0(\x_reg_n_0_[12] ),
        .I1(\x_reg_n_0_[15] ),
        .O(\x[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[9]_i_1 
       (.I0(\x_reg_n_0_[12] ),
        .I1(\x_reg_n_0_[15] ),
        .I2(\x_reg_n_0_[16] ),
        .I3(\x_reg_n_0_[13] ),
        .O(\x[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\x_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\x_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\x_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\x_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\x_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\x_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\x_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\x_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\x_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\x_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\x_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\x_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\x_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\x_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\x_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\x_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\x_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\x_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\x_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\x_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\x_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\x_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\x_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\x_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\x_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(\x_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(D[33]),
        .Q(\x_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(D[34]),
        .Q(\x_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(D[35]),
        .Q(\x_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(D[36]),
        .Q(\x_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(D[37]),
        .Q(\x_reg_n_0_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(D[38]),
        .Q(\x_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(D[39]),
        .Q(\x_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\x_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(D[40]),
        .Q(\x_reg_n_0_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(D[41]),
        .Q(\x_reg_n_0_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(D[42]),
        .Q(\x_reg_n_0_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(D[43]),
        .Q(\x_reg_n_0_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(D[44]),
        .Q(\x_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(D[45]),
        .Q(\x_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(D[46]),
        .Q(\x_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(D[47]),
        .Q(\x_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(D[48]),
        .Q(p_1_in21_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(D[49]),
        .Q(p_1_in21_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\x_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(D[50]),
        .Q(p_1_in21_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(D[51]),
        .Q(p_0_in20_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(D[52]),
        .Q(p_0_in20_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(D[53]),
        .Q(p_0_in20_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(D[54]),
        .Q(p_1_in24_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(D[55]),
        .Q(p_1_in24_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(D[56]),
        .Q(p_1_in24_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(D[57]),
        .Q(p_0_in23_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(D[58]),
        .Q(p_0_in23_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(D[59]),
        .Q(p_0_in23_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\x_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(D[60]),
        .Q(p_1_in27_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(D[61]),
        .Q(p_1_in27_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(D[62]),
        .Q(p_1_in27_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(D[63]),
        .Q(p_0_in26_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[64] 
       (.C(clk),
        .CE(1'b1),
        .D(D[64]),
        .Q(p_0_in26_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[65] 
       (.C(clk),
        .CE(1'b1),
        .D(D[65]),
        .Q(p_0_in26_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[66] 
       (.C(clk),
        .CE(1'b1),
        .D(D[66]),
        .Q(p_1_in30_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[67] 
       (.C(clk),
        .CE(1'b1),
        .D(D[67]),
        .Q(p_1_in30_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[68] 
       (.C(clk),
        .CE(1'b1),
        .D(D[68]),
        .Q(p_1_in30_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[69] 
       (.C(clk),
        .CE(1'b1),
        .D(D[69]),
        .Q(p_0_in29_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\x_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[70] 
       (.C(clk),
        .CE(1'b1),
        .D(D[70]),
        .Q(p_0_in29_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[71] 
       (.C(clk),
        .CE(1'b1),
        .D(D[71]),
        .Q(p_0_in29_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[72] 
       (.C(clk),
        .CE(1'b1),
        .D(D[72]),
        .Q(p_1_in33_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[73] 
       (.C(clk),
        .CE(1'b1),
        .D(D[73]),
        .Q(p_1_in33_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[74] 
       (.C(clk),
        .CE(1'b1),
        .D(D[74]),
        .Q(p_1_in33_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[75] 
       (.C(clk),
        .CE(1'b1),
        .D(D[75]),
        .Q(p_0_in32_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[76] 
       (.C(clk),
        .CE(1'b1),
        .D(D[76]),
        .Q(p_0_in32_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[77] 
       (.C(clk),
        .CE(1'b1),
        .D(D[77]),
        .Q(p_0_in32_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[78] 
       (.C(clk),
        .CE(1'b1),
        .D(D[78]),
        .Q(p_1_in36_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[79] 
       (.C(clk),
        .CE(1'b1),
        .D(D[79]),
        .Q(p_1_in36_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\x_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[80] 
       (.C(clk),
        .CE(1'b1),
        .D(D[80]),
        .Q(p_1_in36_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[81] 
       (.C(clk),
        .CE(1'b1),
        .D(D[81]),
        .Q(p_0_in35_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[82] 
       (.C(clk),
        .CE(1'b1),
        .D(D[82]),
        .Q(p_0_in35_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[83] 
       (.C(clk),
        .CE(1'b1),
        .D(D[83]),
        .Q(p_0_in35_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[84] 
       (.C(clk),
        .CE(1'b1),
        .D(D[84]),
        .Q(p_1_in39_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[85] 
       (.C(clk),
        .CE(1'b1),
        .D(D[85]),
        .Q(p_1_in39_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[86] 
       (.C(clk),
        .CE(1'b1),
        .D(D[86]),
        .Q(p_1_in39_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[87] 
       (.C(clk),
        .CE(1'b1),
        .D(D[87]),
        .Q(p_0_in38_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[88] 
       (.C(clk),
        .CE(1'b1),
        .D(D[88]),
        .Q(p_0_in38_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[89] 
       (.C(clk),
        .CE(1'b1),
        .D(D[89]),
        .Q(p_0_in38_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\x_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[90] 
       (.C(clk),
        .CE(1'b1),
        .D(D[90]),
        .Q(p_1_in42_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[91] 
       (.C(clk),
        .CE(1'b1),
        .D(D[91]),
        .Q(p_1_in42_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[92] 
       (.C(clk),
        .CE(1'b1),
        .D(D[92]),
        .Q(p_1_in42_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[93] 
       (.C(clk),
        .CE(1'b1),
        .D(D[93]),
        .Q(p_0_in41_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[94] 
       (.C(clk),
        .CE(1'b1),
        .D(D[94]),
        .Q(p_0_in41_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[95] 
       (.C(clk),
        .CE(1'b1),
        .D(D[95]),
        .Q(p_0_in41_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\x_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "adderTreeLegacy" *) 
module zynq_blk_TDCchannel_0_0_adderTreeLegacy__parameterized0
   (clk_0,
    sum,
    validIn,
    clk,
    D);
  output clk_0;
  output [7:0]sum;
  input validIn;
  input clk;
  input [63:0]D;

  wire [63:0]D;
  wire clk;
  wire clk_0;
  wire [3:0]p_0_in11_in;
  wire [3:0]p_0_in14_in;
  wire [3:0]p_0_in17_in;
  wire [3:0]p_0_in8_in;
  wire [3:0]p_1_in12_in;
  wire [3:0]p_1_in15_in;
  wire [3:0]p_1_in18_in;
  wire [3:0]p_1_in9_in;
  wire [7:0]sum;
  wire validIn;
  wire \x[0]_i_1_n_0 ;
  wire \x[1]_i_1_n_0 ;
  wire \x[2]_i_1_n_0 ;
  wire \x[3]_i_1_n_0 ;
  wire \x[4]_i_1_n_0 ;
  wire \x[4]_i_2_n_0 ;
  wire [4:0]x_in010_out;
  wire [4:0]x_in013_out;
  wire [4:0]x_in016_out;
  wire [4:0]x_in019_out;
  wire \x_in0_inferred__0/x[5]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[6]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[7]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[8]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[9]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[9]_i_2_n_0 ;
  wire \x_in0_inferred__1/x[10]_i_1_n_0 ;
  wire \x_in0_inferred__1/x[11]_i_1_n_0 ;
  wire \x_in0_inferred__1/x[12]_i_1_n_0 ;
  wire \x_in0_inferred__1/x[13]_i_1_n_0 ;
  wire \x_in0_inferred__1/x[14]_i_1_n_0 ;
  wire \x_in0_inferred__1/x[14]_i_2_n_0 ;
  wire \x_in0_inferred__2/x[15]_i_1_n_0 ;
  wire \x_in0_inferred__2/x[16]_i_1_n_0 ;
  wire \x_in0_inferred__2/x[17]_i_1_n_0 ;
  wire \x_in0_inferred__2/x[18]_i_1_n_0 ;
  wire \x_in0_inferred__2/x[19]_i_1_n_0 ;
  wire \x_in0_inferred__2/x[19]_i_2_n_0 ;
  wire \x_in0_inferred__3/x[24]_i_2_n_0 ;
  wire \x_in0_inferred__4/x[29]_i_2_n_0 ;
  wire \x_in0_inferred__5/x[34]_i_2_n_0 ;
  wire \x_in0_inferred__6/x[39]_i_2_n_0 ;
  wire \x_reg_n_0_[0] ;
  wire \x_reg_n_0_[10] ;
  wire \x_reg_n_0_[11] ;
  wire \x_reg_n_0_[12] ;
  wire \x_reg_n_0_[13] ;
  wire \x_reg_n_0_[14] ;
  wire \x_reg_n_0_[15] ;
  wire \x_reg_n_0_[16] ;
  wire \x_reg_n_0_[17] ;
  wire \x_reg_n_0_[18] ;
  wire \x_reg_n_0_[19] ;
  wire \x_reg_n_0_[1] ;
  wire \x_reg_n_0_[20] ;
  wire \x_reg_n_0_[21] ;
  wire \x_reg_n_0_[22] ;
  wire \x_reg_n_0_[23] ;
  wire \x_reg_n_0_[24] ;
  wire \x_reg_n_0_[25] ;
  wire \x_reg_n_0_[26] ;
  wire \x_reg_n_0_[27] ;
  wire \x_reg_n_0_[28] ;
  wire \x_reg_n_0_[29] ;
  wire \x_reg_n_0_[2] ;
  wire \x_reg_n_0_[30] ;
  wire \x_reg_n_0_[31] ;
  wire \x_reg_n_0_[3] ;
  wire \x_reg_n_0_[4] ;
  wire \x_reg_n_0_[5] ;
  wire \x_reg_n_0_[6] ;
  wire \x_reg_n_0_[7] ;
  wire \x_reg_n_0_[8] ;
  wire \x_reg_n_0_[9] ;

  zynq_blk_TDCchannel_0_0_adderTreeLegacy__parameterized1 \RECURSE.NEXT_LEVEL 
       (.D({x_in019_out,x_in016_out,x_in013_out,x_in010_out,\x_in0_inferred__2/x[19]_i_1_n_0 ,\x_in0_inferred__2/x[18]_i_1_n_0 ,\x_in0_inferred__2/x[17]_i_1_n_0 ,\x_in0_inferred__2/x[16]_i_1_n_0 ,\x_in0_inferred__2/x[15]_i_1_n_0 ,\x_in0_inferred__1/x[14]_i_1_n_0 ,\x_in0_inferred__1/x[13]_i_1_n_0 ,\x_in0_inferred__1/x[12]_i_1_n_0 ,\x_in0_inferred__1/x[11]_i_1_n_0 ,\x_in0_inferred__1/x[10]_i_1_n_0 ,\x_in0_inferred__0/x[9]_i_1_n_0 ,\x_in0_inferred__0/x[8]_i_1_n_0 ,\x_in0_inferred__0/x[7]_i_1_n_0 ,\x_in0_inferred__0/x[6]_i_1_n_0 ,\x_in0_inferred__0/x[5]_i_1_n_0 ,\x[4]_i_1_n_0 ,\x[3]_i_1_n_0 ,\x[2]_i_1_n_0 ,\x[1]_i_1_n_0 ,\x[0]_i_1_n_0 }),
        .clk(clk),
        .clk_0(clk_0),
        .sum(sum),
        .validIn(validIn));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[0]_i_1 
       (.I0(\x_reg_n_0_[0] ),
        .I1(\x_reg_n_0_[4] ),
        .O(\x[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[1]_i_1 
       (.I0(\x_reg_n_0_[0] ),
        .I1(\x_reg_n_0_[4] ),
        .I2(\x_reg_n_0_[5] ),
        .I3(\x_reg_n_0_[1] ),
        .O(\x[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[2]_i_1 
       (.I0(\x_reg_n_0_[4] ),
        .I1(\x_reg_n_0_[0] ),
        .I2(\x_reg_n_0_[1] ),
        .I3(\x_reg_n_0_[5] ),
        .I4(\x_reg_n_0_[6] ),
        .I5(\x_reg_n_0_[2] ),
        .O(\x[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x[3]_i_1 
       (.I0(\x[4]_i_2_n_0 ),
        .I1(\x_reg_n_0_[7] ),
        .I2(\x_reg_n_0_[3] ),
        .O(\x[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x[4]_i_1 
       (.I0(\x_reg_n_0_[7] ),
        .I1(\x_reg_n_0_[3] ),
        .I2(\x[4]_i_2_n_0 ),
        .O(\x[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[4]_i_2 
       (.I0(\x_reg_n_0_[6] ),
        .I1(\x_reg_n_0_[2] ),
        .I2(\x_reg_n_0_[4] ),
        .I3(\x_reg_n_0_[0] ),
        .I4(\x_reg_n_0_[1] ),
        .I5(\x_reg_n_0_[5] ),
        .O(\x[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__0/x[5]_i_1 
       (.I0(\x_reg_n_0_[8] ),
        .I1(\x_reg_n_0_[12] ),
        .O(\x_in0_inferred__0/x[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__0/x[6]_i_1 
       (.I0(\x_reg_n_0_[8] ),
        .I1(\x_reg_n_0_[12] ),
        .I2(\x_reg_n_0_[13] ),
        .I3(\x_reg_n_0_[9] ),
        .O(\x_in0_inferred__0/x[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__0/x[7]_i_1 
       (.I0(\x_reg_n_0_[12] ),
        .I1(\x_reg_n_0_[8] ),
        .I2(\x_reg_n_0_[9] ),
        .I3(\x_reg_n_0_[13] ),
        .I4(\x_reg_n_0_[14] ),
        .I5(\x_reg_n_0_[10] ),
        .O(\x_in0_inferred__0/x[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__0/x[8]_i_1 
       (.I0(\x_in0_inferred__0/x[9]_i_2_n_0 ),
        .I1(\x_reg_n_0_[15] ),
        .I2(\x_reg_n_0_[11] ),
        .O(\x_in0_inferred__0/x[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x_in0_inferred__0/x[9]_i_1 
       (.I0(\x_reg_n_0_[15] ),
        .I1(\x_reg_n_0_[11] ),
        .I2(\x_in0_inferred__0/x[9]_i_2_n_0 ),
        .O(\x_in0_inferred__0/x[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__0/x[9]_i_2 
       (.I0(\x_reg_n_0_[14] ),
        .I1(\x_reg_n_0_[10] ),
        .I2(\x_reg_n_0_[12] ),
        .I3(\x_reg_n_0_[8] ),
        .I4(\x_reg_n_0_[9] ),
        .I5(\x_reg_n_0_[13] ),
        .O(\x_in0_inferred__0/x[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__1/x[10]_i_1 
       (.I0(\x_reg_n_0_[16] ),
        .I1(\x_reg_n_0_[20] ),
        .O(\x_in0_inferred__1/x[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__1/x[11]_i_1 
       (.I0(\x_reg_n_0_[16] ),
        .I1(\x_reg_n_0_[20] ),
        .I2(\x_reg_n_0_[21] ),
        .I3(\x_reg_n_0_[17] ),
        .O(\x_in0_inferred__1/x[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__1/x[12]_i_1 
       (.I0(\x_reg_n_0_[20] ),
        .I1(\x_reg_n_0_[16] ),
        .I2(\x_reg_n_0_[17] ),
        .I3(\x_reg_n_0_[21] ),
        .I4(\x_reg_n_0_[22] ),
        .I5(\x_reg_n_0_[18] ),
        .O(\x_in0_inferred__1/x[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__1/x[13]_i_1 
       (.I0(\x_in0_inferred__1/x[14]_i_2_n_0 ),
        .I1(\x_reg_n_0_[23] ),
        .I2(\x_reg_n_0_[19] ),
        .O(\x_in0_inferred__1/x[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x_in0_inferred__1/x[14]_i_1 
       (.I0(\x_reg_n_0_[23] ),
        .I1(\x_reg_n_0_[19] ),
        .I2(\x_in0_inferred__1/x[14]_i_2_n_0 ),
        .O(\x_in0_inferred__1/x[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__1/x[14]_i_2 
       (.I0(\x_reg_n_0_[22] ),
        .I1(\x_reg_n_0_[18] ),
        .I2(\x_reg_n_0_[20] ),
        .I3(\x_reg_n_0_[16] ),
        .I4(\x_reg_n_0_[17] ),
        .I5(\x_reg_n_0_[21] ),
        .O(\x_in0_inferred__1/x[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__2/x[15]_i_1 
       (.I0(\x_reg_n_0_[24] ),
        .I1(\x_reg_n_0_[28] ),
        .O(\x_in0_inferred__2/x[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__2/x[16]_i_1 
       (.I0(\x_reg_n_0_[24] ),
        .I1(\x_reg_n_0_[28] ),
        .I2(\x_reg_n_0_[29] ),
        .I3(\x_reg_n_0_[25] ),
        .O(\x_in0_inferred__2/x[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__2/x[17]_i_1 
       (.I0(\x_reg_n_0_[28] ),
        .I1(\x_reg_n_0_[24] ),
        .I2(\x_reg_n_0_[25] ),
        .I3(\x_reg_n_0_[29] ),
        .I4(\x_reg_n_0_[30] ),
        .I5(\x_reg_n_0_[26] ),
        .O(\x_in0_inferred__2/x[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__2/x[18]_i_1 
       (.I0(\x_in0_inferred__2/x[19]_i_2_n_0 ),
        .I1(\x_reg_n_0_[31] ),
        .I2(\x_reg_n_0_[27] ),
        .O(\x_in0_inferred__2/x[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x_in0_inferred__2/x[19]_i_1 
       (.I0(\x_reg_n_0_[31] ),
        .I1(\x_reg_n_0_[27] ),
        .I2(\x_in0_inferred__2/x[19]_i_2_n_0 ),
        .O(\x_in0_inferred__2/x[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__2/x[19]_i_2 
       (.I0(\x_reg_n_0_[30] ),
        .I1(\x_reg_n_0_[26] ),
        .I2(\x_reg_n_0_[28] ),
        .I3(\x_reg_n_0_[24] ),
        .I4(\x_reg_n_0_[25] ),
        .I5(\x_reg_n_0_[29] ),
        .O(\x_in0_inferred__2/x[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__3/x[20]_i_1 
       (.I0(p_1_in9_in[0]),
        .I1(p_0_in8_in[0]),
        .O(x_in010_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__3/x[21]_i_1 
       (.I0(p_1_in9_in[0]),
        .I1(p_0_in8_in[0]),
        .I2(p_0_in8_in[1]),
        .I3(p_1_in9_in[1]),
        .O(x_in010_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__3/x[22]_i_1 
       (.I0(p_0_in8_in[0]),
        .I1(p_1_in9_in[0]),
        .I2(p_1_in9_in[1]),
        .I3(p_0_in8_in[1]),
        .I4(p_0_in8_in[2]),
        .I5(p_1_in9_in[2]),
        .O(x_in010_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__3/x[23]_i_1 
       (.I0(\x_in0_inferred__3/x[24]_i_2_n_0 ),
        .I1(p_0_in8_in[3]),
        .I2(p_1_in9_in[3]),
        .O(x_in010_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x_in0_inferred__3/x[24]_i_1 
       (.I0(p_0_in8_in[3]),
        .I1(p_1_in9_in[3]),
        .I2(\x_in0_inferred__3/x[24]_i_2_n_0 ),
        .O(x_in010_out[4]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__3/x[24]_i_2 
       (.I0(p_0_in8_in[2]),
        .I1(p_1_in9_in[2]),
        .I2(p_0_in8_in[0]),
        .I3(p_1_in9_in[0]),
        .I4(p_1_in9_in[1]),
        .I5(p_0_in8_in[1]),
        .O(\x_in0_inferred__3/x[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__4/x[25]_i_1 
       (.I0(p_1_in12_in[0]),
        .I1(p_0_in11_in[0]),
        .O(x_in013_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__4/x[26]_i_1 
       (.I0(p_1_in12_in[0]),
        .I1(p_0_in11_in[0]),
        .I2(p_0_in11_in[1]),
        .I3(p_1_in12_in[1]),
        .O(x_in013_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__4/x[27]_i_1 
       (.I0(p_0_in11_in[0]),
        .I1(p_1_in12_in[0]),
        .I2(p_1_in12_in[1]),
        .I3(p_0_in11_in[1]),
        .I4(p_0_in11_in[2]),
        .I5(p_1_in12_in[2]),
        .O(x_in013_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__4/x[28]_i_1 
       (.I0(\x_in0_inferred__4/x[29]_i_2_n_0 ),
        .I1(p_0_in11_in[3]),
        .I2(p_1_in12_in[3]),
        .O(x_in013_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x_in0_inferred__4/x[29]_i_1 
       (.I0(p_0_in11_in[3]),
        .I1(p_1_in12_in[3]),
        .I2(\x_in0_inferred__4/x[29]_i_2_n_0 ),
        .O(x_in013_out[4]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__4/x[29]_i_2 
       (.I0(p_0_in11_in[2]),
        .I1(p_1_in12_in[2]),
        .I2(p_0_in11_in[0]),
        .I3(p_1_in12_in[0]),
        .I4(p_1_in12_in[1]),
        .I5(p_0_in11_in[1]),
        .O(\x_in0_inferred__4/x[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__5/x[30]_i_1 
       (.I0(p_1_in15_in[0]),
        .I1(p_0_in14_in[0]),
        .O(x_in016_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__5/x[31]_i_1 
       (.I0(p_1_in15_in[0]),
        .I1(p_0_in14_in[0]),
        .I2(p_0_in14_in[1]),
        .I3(p_1_in15_in[1]),
        .O(x_in016_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__5/x[32]_i_1 
       (.I0(p_0_in14_in[0]),
        .I1(p_1_in15_in[0]),
        .I2(p_1_in15_in[1]),
        .I3(p_0_in14_in[1]),
        .I4(p_0_in14_in[2]),
        .I5(p_1_in15_in[2]),
        .O(x_in016_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__5/x[33]_i_1 
       (.I0(\x_in0_inferred__5/x[34]_i_2_n_0 ),
        .I1(p_0_in14_in[3]),
        .I2(p_1_in15_in[3]),
        .O(x_in016_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x_in0_inferred__5/x[34]_i_1 
       (.I0(p_0_in14_in[3]),
        .I1(p_1_in15_in[3]),
        .I2(\x_in0_inferred__5/x[34]_i_2_n_0 ),
        .O(x_in016_out[4]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__5/x[34]_i_2 
       (.I0(p_0_in14_in[2]),
        .I1(p_1_in15_in[2]),
        .I2(p_0_in14_in[0]),
        .I3(p_1_in15_in[0]),
        .I4(p_1_in15_in[1]),
        .I5(p_0_in14_in[1]),
        .O(\x_in0_inferred__5/x[34]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__6/x[35]_i_1 
       (.I0(p_1_in18_in[0]),
        .I1(p_0_in17_in[0]),
        .O(x_in019_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__6/x[36]_i_1 
       (.I0(p_1_in18_in[0]),
        .I1(p_0_in17_in[0]),
        .I2(p_0_in17_in[1]),
        .I3(p_1_in18_in[1]),
        .O(x_in019_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__6/x[37]_i_1 
       (.I0(p_0_in17_in[0]),
        .I1(p_1_in18_in[0]),
        .I2(p_1_in18_in[1]),
        .I3(p_0_in17_in[1]),
        .I4(p_0_in17_in[2]),
        .I5(p_1_in18_in[2]),
        .O(x_in019_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__6/x[38]_i_1 
       (.I0(\x_in0_inferred__6/x[39]_i_2_n_0 ),
        .I1(p_0_in17_in[3]),
        .I2(p_1_in18_in[3]),
        .O(x_in019_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x_in0_inferred__6/x[39]_i_1 
       (.I0(p_0_in17_in[3]),
        .I1(p_1_in18_in[3]),
        .I2(\x_in0_inferred__6/x[39]_i_2_n_0 ),
        .O(x_in019_out[4]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__6/x[39]_i_2 
       (.I0(p_0_in17_in[2]),
        .I1(p_1_in18_in[2]),
        .I2(p_0_in17_in[0]),
        .I3(p_1_in18_in[0]),
        .I4(p_1_in18_in[1]),
        .I5(p_0_in17_in[1]),
        .O(\x_in0_inferred__6/x[39]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\x_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\x_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\x_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\x_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\x_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\x_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\x_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\x_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\x_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\x_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\x_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\x_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\x_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\x_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\x_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\x_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\x_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\x_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\x_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\x_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\x_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\x_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\x_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\x_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\x_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(p_1_in9_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(D[33]),
        .Q(p_1_in9_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(D[34]),
        .Q(p_1_in9_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(D[35]),
        .Q(p_1_in9_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(D[36]),
        .Q(p_0_in8_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(D[37]),
        .Q(p_0_in8_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(D[38]),
        .Q(p_0_in8_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(D[39]),
        .Q(p_0_in8_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\x_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(D[40]),
        .Q(p_1_in12_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(D[41]),
        .Q(p_1_in12_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(D[42]),
        .Q(p_1_in12_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(D[43]),
        .Q(p_1_in12_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(D[44]),
        .Q(p_0_in11_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(D[45]),
        .Q(p_0_in11_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(D[46]),
        .Q(p_0_in11_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(D[47]),
        .Q(p_0_in11_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(D[48]),
        .Q(p_1_in15_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(D[49]),
        .Q(p_1_in15_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\x_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(D[50]),
        .Q(p_1_in15_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(D[51]),
        .Q(p_1_in15_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(D[52]),
        .Q(p_0_in14_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(D[53]),
        .Q(p_0_in14_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(D[54]),
        .Q(p_0_in14_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(D[55]),
        .Q(p_0_in14_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(D[56]),
        .Q(p_1_in18_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(D[57]),
        .Q(p_1_in18_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(D[58]),
        .Q(p_1_in18_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(D[59]),
        .Q(p_1_in18_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\x_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(D[60]),
        .Q(p_0_in17_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(D[61]),
        .Q(p_0_in17_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(D[62]),
        .Q(p_0_in17_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(D[63]),
        .Q(p_0_in17_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\x_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\x_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\x_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\x_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "adderTreeLegacy" *) 
module zynq_blk_TDCchannel_0_0_adderTreeLegacy__parameterized1
   (clk_0,
    sum,
    validIn,
    clk,
    D);
  output clk_0;
  output [7:0]sum;
  input validIn;
  input clk;
  input [39:0]D;

  wire [39:0]D;
  wire clk;
  wire clk_0;
  wire [4:0]p_0_in2_in;
  wire [4:0]p_0_in5_in;
  wire [4:0]p_1_in3_in;
  wire [4:0]p_1_in6_in;
  wire [7:0]sum;
  wire validIn;
  wire \x[0]_i_1_n_0 ;
  wire \x[1]_i_1_n_0 ;
  wire \x[2]_i_1_n_0 ;
  wire \x[3]_i_1_n_0 ;
  wire \x[4]_i_1_n_0 ;
  wire \x[5]_i_1_n_0 ;
  wire \x[5]_i_2_n_0 ;
  wire [5:0]x_in04_out;
  wire [5:0]x_in07_out;
  wire \x_in0_inferred__0/x[10]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[11]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[11]_i_2_n_0 ;
  wire \x_in0_inferred__0/x[6]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[7]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[8]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[9]_i_1_n_0 ;
  wire \x_in0_inferred__1/x[17]_i_2_n_0 ;
  wire \x_in0_inferred__2/x[23]_i_2_n_0 ;
  wire \x_reg_n_0_[0] ;
  wire \x_reg_n_0_[10] ;
  wire \x_reg_n_0_[11] ;
  wire \x_reg_n_0_[12] ;
  wire \x_reg_n_0_[13] ;
  wire \x_reg_n_0_[14] ;
  wire \x_reg_n_0_[15] ;
  wire \x_reg_n_0_[16] ;
  wire \x_reg_n_0_[17] ;
  wire \x_reg_n_0_[18] ;
  wire \x_reg_n_0_[19] ;
  wire \x_reg_n_0_[1] ;
  wire \x_reg_n_0_[2] ;
  wire \x_reg_n_0_[3] ;
  wire \x_reg_n_0_[4] ;
  wire \x_reg_n_0_[5] ;
  wire \x_reg_n_0_[6] ;
  wire \x_reg_n_0_[7] ;
  wire \x_reg_n_0_[8] ;
  wire \x_reg_n_0_[9] ;

  zynq_blk_TDCchannel_0_0_adderTreeLegacy__parameterized2 \RECURSE.NEXT_LEVEL 
       (.D({x_in07_out,x_in04_out,\x_in0_inferred__0/x[11]_i_1_n_0 ,\x_in0_inferred__0/x[10]_i_1_n_0 ,\x_in0_inferred__0/x[9]_i_1_n_0 ,\x_in0_inferred__0/x[8]_i_1_n_0 ,\x_in0_inferred__0/x[7]_i_1_n_0 ,\x_in0_inferred__0/x[6]_i_1_n_0 ,\x[5]_i_1_n_0 ,\x[4]_i_1_n_0 ,\x[3]_i_1_n_0 ,\x[2]_i_1_n_0 ,\x[1]_i_1_n_0 ,\x[0]_i_1_n_0 }),
        .clk(clk),
        .clk_0(clk_0),
        .sum(sum),
        .validIn(validIn));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[0]_i_1 
       (.I0(\x_reg_n_0_[0] ),
        .I1(\x_reg_n_0_[5] ),
        .O(\x[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[1]_i_1 
       (.I0(\x_reg_n_0_[0] ),
        .I1(\x_reg_n_0_[5] ),
        .I2(\x_reg_n_0_[6] ),
        .I3(\x_reg_n_0_[1] ),
        .O(\x[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[2]_i_1 
       (.I0(\x_reg_n_0_[5] ),
        .I1(\x_reg_n_0_[0] ),
        .I2(\x_reg_n_0_[1] ),
        .I3(\x_reg_n_0_[6] ),
        .I4(\x_reg_n_0_[7] ),
        .I5(\x_reg_n_0_[2] ),
        .O(\x[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \x[3]_i_1 
       (.I0(\x[5]_i_2_n_0 ),
        .I1(\x_reg_n_0_[8] ),
        .I2(\x_reg_n_0_[3] ),
        .O(\x[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \x[4]_i_1 
       (.I0(\x[5]_i_2_n_0 ),
        .I1(\x_reg_n_0_[3] ),
        .I2(\x_reg_n_0_[8] ),
        .I3(\x_reg_n_0_[9] ),
        .I4(\x_reg_n_0_[4] ),
        .O(\x[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \x[5]_i_1 
       (.I0(\x_reg_n_0_[9] ),
        .I1(\x_reg_n_0_[4] ),
        .I2(\x[5]_i_2_n_0 ),
        .I3(\x_reg_n_0_[3] ),
        .I4(\x_reg_n_0_[8] ),
        .O(\x[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[5]_i_2 
       (.I0(\x_reg_n_0_[7] ),
        .I1(\x_reg_n_0_[2] ),
        .I2(\x_reg_n_0_[5] ),
        .I3(\x_reg_n_0_[0] ),
        .I4(\x_reg_n_0_[1] ),
        .I5(\x_reg_n_0_[6] ),
        .O(\x[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \x_in0_inferred__0/x[10]_i_1 
       (.I0(\x_in0_inferred__0/x[11]_i_2_n_0 ),
        .I1(\x_reg_n_0_[13] ),
        .I2(\x_reg_n_0_[18] ),
        .I3(\x_reg_n_0_[19] ),
        .I4(\x_reg_n_0_[14] ),
        .O(\x_in0_inferred__0/x[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \x_in0_inferred__0/x[11]_i_1 
       (.I0(\x_reg_n_0_[19] ),
        .I1(\x_reg_n_0_[14] ),
        .I2(\x_in0_inferred__0/x[11]_i_2_n_0 ),
        .I3(\x_reg_n_0_[13] ),
        .I4(\x_reg_n_0_[18] ),
        .O(\x_in0_inferred__0/x[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__0/x[11]_i_2 
       (.I0(\x_reg_n_0_[17] ),
        .I1(\x_reg_n_0_[12] ),
        .I2(\x_reg_n_0_[15] ),
        .I3(\x_reg_n_0_[10] ),
        .I4(\x_reg_n_0_[11] ),
        .I5(\x_reg_n_0_[16] ),
        .O(\x_in0_inferred__0/x[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__0/x[6]_i_1 
       (.I0(\x_reg_n_0_[10] ),
        .I1(\x_reg_n_0_[15] ),
        .O(\x_in0_inferred__0/x[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__0/x[7]_i_1 
       (.I0(\x_reg_n_0_[10] ),
        .I1(\x_reg_n_0_[15] ),
        .I2(\x_reg_n_0_[16] ),
        .I3(\x_reg_n_0_[11] ),
        .O(\x_in0_inferred__0/x[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__0/x[8]_i_1 
       (.I0(\x_reg_n_0_[15] ),
        .I1(\x_reg_n_0_[10] ),
        .I2(\x_reg_n_0_[11] ),
        .I3(\x_reg_n_0_[16] ),
        .I4(\x_reg_n_0_[17] ),
        .I5(\x_reg_n_0_[12] ),
        .O(\x_in0_inferred__0/x[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__0/x[9]_i_1 
       (.I0(\x_in0_inferred__0/x[11]_i_2_n_0 ),
        .I1(\x_reg_n_0_[18] ),
        .I2(\x_reg_n_0_[13] ),
        .O(\x_in0_inferred__0/x[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__1/x[12]_i_1 
       (.I0(p_1_in3_in[0]),
        .I1(p_0_in2_in[0]),
        .O(x_in04_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__1/x[13]_i_1 
       (.I0(p_1_in3_in[0]),
        .I1(p_0_in2_in[0]),
        .I2(p_0_in2_in[1]),
        .I3(p_1_in3_in[1]),
        .O(x_in04_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__1/x[14]_i_1 
       (.I0(p_0_in2_in[0]),
        .I1(p_1_in3_in[0]),
        .I2(p_1_in3_in[1]),
        .I3(p_0_in2_in[1]),
        .I4(p_0_in2_in[2]),
        .I5(p_1_in3_in[2]),
        .O(x_in04_out[2]));
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__1/x[15]_i_1 
       (.I0(\x_in0_inferred__1/x[17]_i_2_n_0 ),
        .I1(p_0_in2_in[3]),
        .I2(p_1_in3_in[3]),
        .O(x_in04_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \x_in0_inferred__1/x[16]_i_1 
       (.I0(\x_in0_inferred__1/x[17]_i_2_n_0 ),
        .I1(p_1_in3_in[3]),
        .I2(p_0_in2_in[3]),
        .I3(p_0_in2_in[4]),
        .I4(p_1_in3_in[4]),
        .O(x_in04_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \x_in0_inferred__1/x[17]_i_1 
       (.I0(p_0_in2_in[4]),
        .I1(p_1_in3_in[4]),
        .I2(\x_in0_inferred__1/x[17]_i_2_n_0 ),
        .I3(p_1_in3_in[3]),
        .I4(p_0_in2_in[3]),
        .O(x_in04_out[5]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__1/x[17]_i_2 
       (.I0(p_0_in2_in[2]),
        .I1(p_1_in3_in[2]),
        .I2(p_0_in2_in[0]),
        .I3(p_1_in3_in[0]),
        .I4(p_1_in3_in[1]),
        .I5(p_0_in2_in[1]),
        .O(\x_in0_inferred__1/x[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__2/x[18]_i_1 
       (.I0(p_1_in6_in[0]),
        .I1(p_0_in5_in[0]),
        .O(x_in07_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__2/x[19]_i_1 
       (.I0(p_1_in6_in[0]),
        .I1(p_0_in5_in[0]),
        .I2(p_0_in5_in[1]),
        .I3(p_1_in6_in[1]),
        .O(x_in07_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__2/x[20]_i_1 
       (.I0(p_0_in5_in[0]),
        .I1(p_1_in6_in[0]),
        .I2(p_1_in6_in[1]),
        .I3(p_0_in5_in[1]),
        .I4(p_0_in5_in[2]),
        .I5(p_1_in6_in[2]),
        .O(x_in07_out[2]));
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__2/x[21]_i_1 
       (.I0(\x_in0_inferred__2/x[23]_i_2_n_0 ),
        .I1(p_0_in5_in[3]),
        .I2(p_1_in6_in[3]),
        .O(x_in07_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \x_in0_inferred__2/x[22]_i_1 
       (.I0(\x_in0_inferred__2/x[23]_i_2_n_0 ),
        .I1(p_1_in6_in[3]),
        .I2(p_0_in5_in[3]),
        .I3(p_0_in5_in[4]),
        .I4(p_1_in6_in[4]),
        .O(x_in07_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \x_in0_inferred__2/x[23]_i_1 
       (.I0(p_0_in5_in[4]),
        .I1(p_1_in6_in[4]),
        .I2(\x_in0_inferred__2/x[23]_i_2_n_0 ),
        .I3(p_1_in6_in[3]),
        .I4(p_0_in5_in[3]),
        .O(x_in07_out[5]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__2/x[23]_i_2 
       (.I0(p_0_in5_in[2]),
        .I1(p_1_in6_in[2]),
        .I2(p_0_in5_in[0]),
        .I3(p_1_in6_in[0]),
        .I4(p_1_in6_in[1]),
        .I5(p_0_in5_in[1]),
        .O(\x_in0_inferred__2/x[23]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\x_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\x_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\x_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\x_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\x_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\x_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\x_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\x_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\x_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\x_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\x_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\x_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(p_1_in3_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(p_1_in3_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(p_1_in3_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(p_1_in3_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(p_1_in3_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(p_0_in2_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(p_0_in2_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(p_0_in2_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(p_0_in2_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(p_0_in2_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\x_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(p_1_in6_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(p_1_in6_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(p_1_in6_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(D[33]),
        .Q(p_1_in6_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(D[34]),
        .Q(p_1_in6_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(D[35]),
        .Q(p_0_in5_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(D[36]),
        .Q(p_0_in5_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(D[37]),
        .Q(p_0_in5_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(D[38]),
        .Q(p_0_in5_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(D[39]),
        .Q(p_0_in5_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\x_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\x_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\x_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\x_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\x_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\x_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\x_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "adderTreeLegacy" *) 
module zynq_blk_TDCchannel_0_0_adderTreeLegacy__parameterized2
   (clk_0,
    sum,
    validIn,
    clk,
    D);
  output clk_0;
  output [7:0]sum;
  input validIn;
  input clk;
  input [23:0]D;

  wire [23:0]D;
  wire clk;
  wire clk_0;
  wire [5:0]p_0_in0_in;
  wire [5:0]p_1_in;
  wire [7:0]sum;
  wire validIn;
  wire \x[10]_i_2_n_0 ;
  wire \x[10]_i_3_n_0 ;
  wire \x[10]_i_4_n_0 ;
  wire \x[10]_i_5_n_0 ;
  wire \x[13]_i_2_n_0 ;
  wire \x[13]_i_3_n_0 ;
  wire \x[3]_i_2_n_0 ;
  wire \x[3]_i_3_n_0 ;
  wire \x[3]_i_4_n_0 ;
  wire \x[3]_i_5_n_0 ;
  wire \x[6]_i_2_n_0 ;
  wire \x[6]_i_3_n_0 ;
  wire [6:0]x_in0;
  wire [6:0]x_in01_out;
  wire \x_reg[10]_i_1_n_0 ;
  wire \x_reg[3]_i_1_n_0 ;
  wire \x_reg_n_0_[0] ;
  wire \x_reg_n_0_[10] ;
  wire \x_reg_n_0_[11] ;
  wire \x_reg_n_0_[1] ;
  wire \x_reg_n_0_[2] ;
  wire \x_reg_n_0_[3] ;
  wire \x_reg_n_0_[4] ;
  wire \x_reg_n_0_[5] ;
  wire \x_reg_n_0_[6] ;
  wire \x_reg_n_0_[7] ;
  wire \x_reg_n_0_[8] ;
  wire \x_reg_n_0_[9] ;
  wire [2:0]\NLW_x_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_x_reg[13]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_x_reg[3]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_x_reg[6]_i_1_O_UNCONNECTED ;

  zynq_blk_TDCchannel_0_0_adderTreeLegacy__parameterized3 \RECURSE.NEXT_LEVEL 
       (.D({x_in01_out,x_in0}),
        .clk(clk),
        .clk_0(clk_0),
        .sum(sum),
        .validIn(validIn));
  LUT2 #(
    .INIT(4'h6)) 
    \x[10]_i_2 
       (.I0(p_1_in[3]),
        .I1(p_0_in0_in[3]),
        .O(\x[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[10]_i_3 
       (.I0(p_1_in[2]),
        .I1(p_0_in0_in[2]),
        .O(\x[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[10]_i_4 
       (.I0(p_1_in[1]),
        .I1(p_0_in0_in[1]),
        .O(\x[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[10]_i_5 
       (.I0(p_1_in[0]),
        .I1(p_0_in0_in[0]),
        .O(\x[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[13]_i_2 
       (.I0(p_1_in[5]),
        .I1(p_0_in0_in[5]),
        .O(\x[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[13]_i_3 
       (.I0(p_1_in[4]),
        .I1(p_0_in0_in[4]),
        .O(\x[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[3]_i_2 
       (.I0(\x_reg_n_0_[3] ),
        .I1(\x_reg_n_0_[9] ),
        .O(\x[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[3]_i_3 
       (.I0(\x_reg_n_0_[2] ),
        .I1(\x_reg_n_0_[8] ),
        .O(\x[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[3]_i_4 
       (.I0(\x_reg_n_0_[1] ),
        .I1(\x_reg_n_0_[7] ),
        .O(\x[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[3]_i_5 
       (.I0(\x_reg_n_0_[0] ),
        .I1(\x_reg_n_0_[6] ),
        .O(\x[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[6]_i_2 
       (.I0(\x_reg_n_0_[5] ),
        .I1(\x_reg_n_0_[11] ),
        .O(\x[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[6]_i_3 
       (.I0(\x_reg_n_0_[4] ),
        .I1(\x_reg_n_0_[10] ),
        .O(\x[6]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\x_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\x_reg_n_0_[10] ),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \x_reg[10]_i_1 
       (.CI(1'b0),
        .CO({\x_reg[10]_i_1_n_0 ,\NLW_x_reg[10]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in[3:0]),
        .O(x_in01_out[3:0]),
        .S({\x[10]_i_2_n_0 ,\x[10]_i_3_n_0 ,\x[10]_i_4_n_0 ,\x[10]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\x_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(p_1_in[1]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \x_reg[13]_i_1 
       (.CI(\x_reg[10]_i_1_n_0 ),
        .CO({\NLW_x_reg[13]_i_1_CO_UNCONNECTED [3],x_in01_out[6],\NLW_x_reg[13]_i_1_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_1_in[5:4]}),
        .O({\NLW_x_reg[13]_i_1_O_UNCONNECTED [3:2],x_in01_out[5:4]}),
        .S({1'b0,1'b1,\x[13]_i_2_n_0 ,\x[13]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(p_0_in0_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(p_0_in0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\x_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(p_0_in0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(p_0_in0_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(p_0_in0_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(p_0_in0_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\x_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\x_reg_n_0_[3] ),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \x_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\x_reg[3]_i_1_n_0 ,\NLW_x_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\x_reg_n_0_[3] ,\x_reg_n_0_[2] ,\x_reg_n_0_[1] ,\x_reg_n_0_[0] }),
        .O(x_in0[3:0]),
        .S({\x[3]_i_2_n_0 ,\x[3]_i_3_n_0 ,\x[3]_i_4_n_0 ,\x[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\x_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\x_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\x_reg_n_0_[6] ),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \x_reg[6]_i_1 
       (.CI(\x_reg[3]_i_1_n_0 ),
        .CO({\NLW_x_reg[6]_i_1_CO_UNCONNECTED [3],x_in0[6],\NLW_x_reg[6]_i_1_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\x_reg_n_0_[5] ,\x_reg_n_0_[4] }),
        .O({\NLW_x_reg[6]_i_1_O_UNCONNECTED [3:2],x_in0[5:4]}),
        .S({1'b0,1'b1,\x[6]_i_2_n_0 ,\x[6]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\x_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\x_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\x_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "adderTreeLegacy" *) 
module zynq_blk_TDCchannel_0_0_adderTreeLegacy__parameterized3
   (clk_0,
    sum,
    validIn,
    clk,
    D);
  output clk_0;
  output [7:0]sum;
  input validIn;
  input clk;
  input [13:0]D;

  wire [13:0]D;
  wire clk;
  wire clk_0;
  wire \ones[3]_i_2_n_0 ;
  wire \ones[3]_i_3_n_0 ;
  wire \ones[3]_i_4_n_0 ;
  wire \ones[3]_i_5_n_0 ;
  wire \ones[7]_i_2_n_0 ;
  wire \ones[7]_i_3_n_0 ;
  wire \ones[7]_i_4_n_0 ;
  wire \ones_reg[3]_i_1_n_0 ;
  wire [6:0]p_0_in;
  wire [7:0]sum;
  wire validIn;
  wire \x_reg_n_0_[0] ;
  wire \x_reg_n_0_[1] ;
  wire \x_reg_n_0_[2] ;
  wire \x_reg_n_0_[3] ;
  wire \x_reg_n_0_[4] ;
  wire \x_reg_n_0_[5] ;
  wire \x_reg_n_0_[6] ;
  wire [2:0]\NLW_ones_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_ones_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_ones_reg[7]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \ones[3]_i_2 
       (.I0(\x_reg_n_0_[3] ),
        .I1(p_0_in[3]),
        .O(\ones[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ones[3]_i_3 
       (.I0(\x_reg_n_0_[2] ),
        .I1(p_0_in[2]),
        .O(\ones[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ones[3]_i_4 
       (.I0(\x_reg_n_0_[1] ),
        .I1(p_0_in[1]),
        .O(\ones[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ones[3]_i_5 
       (.I0(\x_reg_n_0_[0] ),
        .I1(p_0_in[0]),
        .O(\ones[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ones[7]_i_2 
       (.I0(\x_reg_n_0_[6] ),
        .I1(p_0_in[6]),
        .O(\ones[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ones[7]_i_3 
       (.I0(\x_reg_n_0_[5] ),
        .I1(p_0_in[5]),
        .O(\ones[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ones[7]_i_4 
       (.I0(\x_reg_n_0_[4] ),
        .I1(p_0_in[4]),
        .O(\ones[7]_i_4_n_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \ones_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ones_reg[3]_i_1_n_0 ,\NLW_ones_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\x_reg_n_0_[3] ,\x_reg_n_0_[2] ,\x_reg_n_0_[1] ,\x_reg_n_0_[0] }),
        .O(sum[3:0]),
        .S({\ones[3]_i_2_n_0 ,\ones[3]_i_3_n_0 ,\ones[3]_i_4_n_0 ,\ones[3]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \ones_reg[7]_i_1 
       (.CI(\ones_reg[3]_i_1_n_0 ),
        .CO({sum[7],\NLW_ones_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,\x_reg_n_0_[6] ,\x_reg_n_0_[5] ,\x_reg_n_0_[4] }),
        .O({\NLW_ones_reg[7]_i_1_O_UNCONNECTED [3],sum[6:4]}),
        .S({1'b1,\ones[7]_i_2_n_0 ,\ones[7]_i_3_n_0 ,\ones[7]_i_4_n_0 }));
  (* srl_name = "\U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/valid_reg_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    valid_reg_srl5
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(validIn),
        .Q(clk_0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\x_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\x_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\x_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\x_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\x_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\x_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\x_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(p_0_in[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module zynq_blk_TDCchannel_0_0_counter
   (timestamp,
    clk);
  output [23:0]timestamp;
  input clk;

  wire clk;
  wire \count[3]_i_2_n_0 ;
  wire \count_reg[11]_i_1_n_0 ;
  wire \count_reg[11]_i_1_n_4 ;
  wire \count_reg[11]_i_1_n_5 ;
  wire \count_reg[11]_i_1_n_6 ;
  wire \count_reg[11]_i_1_n_7 ;
  wire \count_reg[15]_i_1_n_0 ;
  wire \count_reg[15]_i_1_n_4 ;
  wire \count_reg[15]_i_1_n_5 ;
  wire \count_reg[15]_i_1_n_6 ;
  wire \count_reg[15]_i_1_n_7 ;
  wire \count_reg[19]_i_1_n_0 ;
  wire \count_reg[19]_i_1_n_4 ;
  wire \count_reg[19]_i_1_n_5 ;
  wire \count_reg[19]_i_1_n_6 ;
  wire \count_reg[19]_i_1_n_7 ;
  wire \count_reg[23]_i_1_n_4 ;
  wire \count_reg[23]_i_1_n_5 ;
  wire \count_reg[23]_i_1_n_6 ;
  wire \count_reg[23]_i_1_n_7 ;
  wire \count_reg[3]_i_1_n_0 ;
  wire \count_reg[3]_i_1_n_4 ;
  wire \count_reg[3]_i_1_n_5 ;
  wire \count_reg[3]_i_1_n_6 ;
  wire \count_reg[3]_i_1_n_7 ;
  wire \count_reg[7]_i_1_n_0 ;
  wire \count_reg[7]_i_1_n_4 ;
  wire \count_reg[7]_i_1_n_5 ;
  wire \count_reg[7]_i_1_n_6 ;
  wire \count_reg[7]_i_1_n_7 ;
  wire [23:0]timestamp;
  wire [2:0]\NLW_count_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_reg[23]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_reg[7]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count[3]_i_2 
       (.I0(timestamp[0]),
        .O(\count[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[3]_i_1_n_7 ),
        .Q(timestamp[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[11]_i_1_n_5 ),
        .Q(timestamp[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[11]_i_1_n_4 ),
        .Q(timestamp[11]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_reg[11]_i_1 
       (.CI(\count_reg[7]_i_1_n_0 ),
        .CO({\count_reg[11]_i_1_n_0 ,\NLW_count_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[11]_i_1_n_4 ,\count_reg[11]_i_1_n_5 ,\count_reg[11]_i_1_n_6 ,\count_reg[11]_i_1_n_7 }),
        .S(timestamp[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[15]_i_1_n_7 ),
        .Q(timestamp[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[15]_i_1_n_6 ),
        .Q(timestamp[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[15]_i_1_n_5 ),
        .Q(timestamp[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[15]_i_1_n_4 ),
        .Q(timestamp[15]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_reg[15]_i_1 
       (.CI(\count_reg[11]_i_1_n_0 ),
        .CO({\count_reg[15]_i_1_n_0 ,\NLW_count_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[15]_i_1_n_4 ,\count_reg[15]_i_1_n_5 ,\count_reg[15]_i_1_n_6 ,\count_reg[15]_i_1_n_7 }),
        .S(timestamp[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[19]_i_1_n_7 ),
        .Q(timestamp[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[19]_i_1_n_6 ),
        .Q(timestamp[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[19]_i_1_n_5 ),
        .Q(timestamp[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[19]_i_1_n_4 ),
        .Q(timestamp[19]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_reg[19]_i_1 
       (.CI(\count_reg[15]_i_1_n_0 ),
        .CO({\count_reg[19]_i_1_n_0 ,\NLW_count_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[19]_i_1_n_4 ,\count_reg[19]_i_1_n_5 ,\count_reg[19]_i_1_n_6 ,\count_reg[19]_i_1_n_7 }),
        .S(timestamp[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[3]_i_1_n_6 ),
        .Q(timestamp[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[23]_i_1_n_7 ),
        .Q(timestamp[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[23]_i_1_n_6 ),
        .Q(timestamp[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[23]_i_1_n_5 ),
        .Q(timestamp[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[23]_i_1_n_4 ),
        .Q(timestamp[23]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_reg[23]_i_1 
       (.CI(\count_reg[19]_i_1_n_0 ),
        .CO(\NLW_count_reg[23]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[23]_i_1_n_4 ,\count_reg[23]_i_1_n_5 ,\count_reg[23]_i_1_n_6 ,\count_reg[23]_i_1_n_7 }),
        .S(timestamp[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[3]_i_1_n_5 ),
        .Q(timestamp[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[3]_i_1_n_4 ),
        .Q(timestamp[3]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\count_reg[3]_i_1_n_0 ,\NLW_count_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_reg[3]_i_1_n_4 ,\count_reg[3]_i_1_n_5 ,\count_reg[3]_i_1_n_6 ,\count_reg[3]_i_1_n_7 }),
        .S({timestamp[3:1],\count[3]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[7]_i_1_n_7 ),
        .Q(timestamp[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[7]_i_1_n_6 ),
        .Q(timestamp[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[7]_i_1_n_5 ),
        .Q(timestamp[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[7]_i_1_n_4 ),
        .Q(timestamp[7]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_reg[7]_i_1 
       (.CI(\count_reg[3]_i_1_n_0 ),
        .CO({\count_reg[7]_i_1_n_0 ,\NLW_count_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[7]_i_1_n_4 ,\count_reg[7]_i_1_n_5 ,\count_reg[7]_i_1_n_6 ,\count_reg[7]_i_1_n_7 }),
        .S(timestamp[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[11]_i_1_n_7 ),
        .Q(timestamp[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[11]_i_1_n_6 ),
        .Q(timestamp[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "delayLine" *) 
module zynq_blk_TDCchannel_0_0_delayLine
   (Q,
    validIn,
    clk,
    hit,
    DLenable,
    lopt);
  output [191:0]Q;
  output validIn;
  input clk;
  input hit;
  input DLenable;
  input lopt;

  wire CYINIT;
  wire [191:0]Q;
  wire [191:0]carryOut;
  wire clk;
  wire hit;
  wire hitQ_i_1_n_0;
  wire lopt;
  wire [191:0]metaThermo;
  wire validIn;
  wire [3:0]\NLW_GEN_CarryChain[10].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[11].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[12].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[13].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[14].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[15].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[16].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[17].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[18].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[19].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[1].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[20].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[21].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[22].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[23].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[24].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[25].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[26].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[27].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[28].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[29].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[2].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[30].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[31].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[32].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[33].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[34].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[35].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[36].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[37].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[38].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[39].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[3].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[40].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[41].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[42].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[43].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[44].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[45].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[46].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[47].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[4].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[5].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[6].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[7].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[8].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[9].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]NLW_firstCarry_O_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[10].CARRY4_inst 
       (.CI(carryOut[39]),
        .CO(carryOut[43:40]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[10].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[11].CARRY4_inst 
       (.CI(carryOut[43]),
        .CO(carryOut[47:44]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[11].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[12].CARRY4_inst 
       (.CI(carryOut[47]),
        .CO(carryOut[51:48]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[12].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[13].CARRY4_inst 
       (.CI(carryOut[51]),
        .CO(carryOut[55:52]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[13].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[14].CARRY4_inst 
       (.CI(carryOut[55]),
        .CO(carryOut[59:56]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[14].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[15].CARRY4_inst 
       (.CI(carryOut[59]),
        .CO(carryOut[63:60]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[15].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[16].CARRY4_inst 
       (.CI(carryOut[63]),
        .CO(carryOut[67:64]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[16].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[17].CARRY4_inst 
       (.CI(carryOut[67]),
        .CO(carryOut[71:68]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[17].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[18].CARRY4_inst 
       (.CI(carryOut[71]),
        .CO(carryOut[75:72]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[18].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[19].CARRY4_inst 
       (.CI(carryOut[75]),
        .CO(carryOut[79:76]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[19].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[1].CARRY4_inst 
       (.CI(carryOut[3]),
        .CO(carryOut[7:4]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[1].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[20].CARRY4_inst 
       (.CI(carryOut[79]),
        .CO(carryOut[83:80]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[20].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[21].CARRY4_inst 
       (.CI(carryOut[83]),
        .CO(carryOut[87:84]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[21].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[22].CARRY4_inst 
       (.CI(carryOut[87]),
        .CO(carryOut[91:88]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[22].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[23].CARRY4_inst 
       (.CI(carryOut[91]),
        .CO(carryOut[95:92]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[23].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[24].CARRY4_inst 
       (.CI(carryOut[95]),
        .CO(carryOut[99:96]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[24].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[25].CARRY4_inst 
       (.CI(carryOut[99]),
        .CO(carryOut[103:100]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[25].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[26].CARRY4_inst 
       (.CI(carryOut[103]),
        .CO(carryOut[107:104]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[26].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[27].CARRY4_inst 
       (.CI(carryOut[107]),
        .CO(carryOut[111:108]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[27].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[28].CARRY4_inst 
       (.CI(carryOut[111]),
        .CO(carryOut[115:112]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[28].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[29].CARRY4_inst 
       (.CI(carryOut[115]),
        .CO(carryOut[119:116]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[29].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[2].CARRY4_inst 
       (.CI(carryOut[7]),
        .CO(carryOut[11:8]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[2].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[30].CARRY4_inst 
       (.CI(carryOut[119]),
        .CO(carryOut[123:120]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[30].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[31].CARRY4_inst 
       (.CI(carryOut[123]),
        .CO(carryOut[127:124]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[31].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[32].CARRY4_inst 
       (.CI(carryOut[127]),
        .CO(carryOut[131:128]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[32].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[33].CARRY4_inst 
       (.CI(carryOut[131]),
        .CO(carryOut[135:132]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[33].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[34].CARRY4_inst 
       (.CI(carryOut[135]),
        .CO(carryOut[139:136]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[34].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[35].CARRY4_inst 
       (.CI(carryOut[139]),
        .CO(carryOut[143:140]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[35].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[36].CARRY4_inst 
       (.CI(carryOut[143]),
        .CO(carryOut[147:144]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[36].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[37].CARRY4_inst 
       (.CI(carryOut[147]),
        .CO(carryOut[151:148]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[37].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[38].CARRY4_inst 
       (.CI(carryOut[151]),
        .CO(carryOut[155:152]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[38].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[39].CARRY4_inst 
       (.CI(carryOut[155]),
        .CO(carryOut[159:156]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[39].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[3].CARRY4_inst 
       (.CI(carryOut[11]),
        .CO(carryOut[15:12]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[3].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[40].CARRY4_inst 
       (.CI(carryOut[159]),
        .CO(carryOut[163:160]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[40].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[41].CARRY4_inst 
       (.CI(carryOut[163]),
        .CO(carryOut[167:164]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[41].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[42].CARRY4_inst 
       (.CI(carryOut[167]),
        .CO(carryOut[171:168]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[42].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[43].CARRY4_inst 
       (.CI(carryOut[171]),
        .CO(carryOut[175:172]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[43].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[44].CARRY4_inst 
       (.CI(carryOut[175]),
        .CO(carryOut[179:176]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[44].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[45].CARRY4_inst 
       (.CI(carryOut[179]),
        .CO(carryOut[183:180]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[45].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[46].CARRY4_inst 
       (.CI(carryOut[183]),
        .CO(carryOut[187:184]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[46].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[47].CARRY4_inst 
       (.CI(carryOut[187]),
        .CO(carryOut[191:188]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[47].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[4].CARRY4_inst 
       (.CI(carryOut[15]),
        .CO(carryOut[19:16]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[4].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[5].CARRY4_inst 
       (.CI(carryOut[19]),
        .CO(carryOut[23:20]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[5].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[6].CARRY4_inst 
       (.CI(carryOut[23]),
        .CO(carryOut[27:24]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[6].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[7].CARRY4_inst 
       (.CI(carryOut[27]),
        .CO(carryOut[31:28]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[7].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[8].CARRY4_inst 
       (.CI(carryOut[31]),
        .CO(carryOut[35:32]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[8].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[9].CARRY4_inst 
       (.CI(carryOut[35]),
        .CO(carryOut[39:36]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[9].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  zynq_blk_TDCchannel_0_0_risingEdgeDetector RED
       (.Q(Q[0]),
        .clk(clk),
        .validIn(validIn));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 firstCarry
       (.CI(1'b0),
        .CO(carryOut[3:0]),
        .CYINIT(CYINIT),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_firstCarry_O_UNCONNECTED[3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT2 #(
    .INIT(4'hE)) 
    hitQ_i_1
       (.I0(carryOut[191]),
        .I1(lopt),
        .O(hitQ_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    hitQ_reg
       (.C(hit),
        .CE(1'b1),
        .CLR(hitQ_i_1_n_0),
        .D(1'b1),
        .Q(CYINIT));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[0]),
        .Q(metaThermo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[100] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[100]),
        .Q(metaThermo[100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[101] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[101]),
        .Q(metaThermo[101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[102] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[102]),
        .Q(metaThermo[102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[103] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[103]),
        .Q(metaThermo[103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[104] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[104]),
        .Q(metaThermo[104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[105] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[105]),
        .Q(metaThermo[105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[106] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[106]),
        .Q(metaThermo[106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[107] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[107]),
        .Q(metaThermo[107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[108] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[108]),
        .Q(metaThermo[108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[109] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[109]),
        .Q(metaThermo[109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[10]),
        .Q(metaThermo[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[110] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[110]),
        .Q(metaThermo[110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[111] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[111]),
        .Q(metaThermo[111]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[112] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[112]),
        .Q(metaThermo[112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[113] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[113]),
        .Q(metaThermo[113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[114] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[114]),
        .Q(metaThermo[114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[115] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[115]),
        .Q(metaThermo[115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[116] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[116]),
        .Q(metaThermo[116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[117] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[117]),
        .Q(metaThermo[117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[118] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[118]),
        .Q(metaThermo[118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[119] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[119]),
        .Q(metaThermo[119]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[11]),
        .Q(metaThermo[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[120] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[120]),
        .Q(metaThermo[120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[121] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[121]),
        .Q(metaThermo[121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[122] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[122]),
        .Q(metaThermo[122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[123] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[123]),
        .Q(metaThermo[123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[124] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[124]),
        .Q(metaThermo[124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[125] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[125]),
        .Q(metaThermo[125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[126] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[126]),
        .Q(metaThermo[126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[127] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[127]),
        .Q(metaThermo[127]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[128] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[128]),
        .Q(metaThermo[128]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[129] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[129]),
        .Q(metaThermo[129]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[12]),
        .Q(metaThermo[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[130] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[130]),
        .Q(metaThermo[130]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[131] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[131]),
        .Q(metaThermo[131]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[132] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[132]),
        .Q(metaThermo[132]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[133] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[133]),
        .Q(metaThermo[133]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[134] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[134]),
        .Q(metaThermo[134]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[135] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[135]),
        .Q(metaThermo[135]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[136] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[136]),
        .Q(metaThermo[136]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[137] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[137]),
        .Q(metaThermo[137]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[138] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[138]),
        .Q(metaThermo[138]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[139] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[139]),
        .Q(metaThermo[139]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[13]),
        .Q(metaThermo[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[140] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[140]),
        .Q(metaThermo[140]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[141] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[141]),
        .Q(metaThermo[141]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[142] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[142]),
        .Q(metaThermo[142]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[143] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[143]),
        .Q(metaThermo[143]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[144] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[144]),
        .Q(metaThermo[144]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[145] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[145]),
        .Q(metaThermo[145]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[146] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[146]),
        .Q(metaThermo[146]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[147] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[147]),
        .Q(metaThermo[147]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[148] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[148]),
        .Q(metaThermo[148]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[149] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[149]),
        .Q(metaThermo[149]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[14]),
        .Q(metaThermo[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[150] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[150]),
        .Q(metaThermo[150]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[151] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[151]),
        .Q(metaThermo[151]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[152] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[152]),
        .Q(metaThermo[152]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[153] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[153]),
        .Q(metaThermo[153]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[154] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[154]),
        .Q(metaThermo[154]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[155] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[155]),
        .Q(metaThermo[155]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[156] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[156]),
        .Q(metaThermo[156]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[157] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[157]),
        .Q(metaThermo[157]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[158] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[158]),
        .Q(metaThermo[158]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[159] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[159]),
        .Q(metaThermo[159]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[15]),
        .Q(metaThermo[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[160] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[160]),
        .Q(metaThermo[160]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[161] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[161]),
        .Q(metaThermo[161]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[162] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[162]),
        .Q(metaThermo[162]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[163] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[163]),
        .Q(metaThermo[163]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[164] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[164]),
        .Q(metaThermo[164]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[165] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[165]),
        .Q(metaThermo[165]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[166] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[166]),
        .Q(metaThermo[166]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[167] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[167]),
        .Q(metaThermo[167]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[168] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[168]),
        .Q(metaThermo[168]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[169] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[169]),
        .Q(metaThermo[169]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[16]),
        .Q(metaThermo[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[170] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[170]),
        .Q(metaThermo[170]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[171] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[171]),
        .Q(metaThermo[171]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[172] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[172]),
        .Q(metaThermo[172]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[173] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[173]),
        .Q(metaThermo[173]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[174] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[174]),
        .Q(metaThermo[174]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[175] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[175]),
        .Q(metaThermo[175]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[176] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[176]),
        .Q(metaThermo[176]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[177] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[177]),
        .Q(metaThermo[177]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[178] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[178]),
        .Q(metaThermo[178]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[179] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[179]),
        .Q(metaThermo[179]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[17]),
        .Q(metaThermo[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[180] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[180]),
        .Q(metaThermo[180]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[181] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[181]),
        .Q(metaThermo[181]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[182] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[182]),
        .Q(metaThermo[182]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[183] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[183]),
        .Q(metaThermo[183]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[184] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[184]),
        .Q(metaThermo[184]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[185] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[185]),
        .Q(metaThermo[185]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[186] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[186]),
        .Q(metaThermo[186]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[187] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[187]),
        .Q(metaThermo[187]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[188] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[188]),
        .Q(metaThermo[188]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[189] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[189]),
        .Q(metaThermo[189]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[18]),
        .Q(metaThermo[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[190] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[190]),
        .Q(metaThermo[190]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[191] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[191]),
        .Q(metaThermo[191]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[19]),
        .Q(metaThermo[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[1]),
        .Q(metaThermo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[20]),
        .Q(metaThermo[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[21]),
        .Q(metaThermo[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[22]),
        .Q(metaThermo[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[23]),
        .Q(metaThermo[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[24]),
        .Q(metaThermo[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[25]),
        .Q(metaThermo[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[26]),
        .Q(metaThermo[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[27]),
        .Q(metaThermo[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[28]),
        .Q(metaThermo[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[29]),
        .Q(metaThermo[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[2]),
        .Q(metaThermo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[30]),
        .Q(metaThermo[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[31]),
        .Q(metaThermo[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[32]),
        .Q(metaThermo[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[33]),
        .Q(metaThermo[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[34]),
        .Q(metaThermo[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[35]),
        .Q(metaThermo[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[36]),
        .Q(metaThermo[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[37]),
        .Q(metaThermo[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[38]),
        .Q(metaThermo[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[39]),
        .Q(metaThermo[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[3]),
        .Q(metaThermo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[40]),
        .Q(metaThermo[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[41]),
        .Q(metaThermo[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[42]),
        .Q(metaThermo[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[43]),
        .Q(metaThermo[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[44]),
        .Q(metaThermo[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[45]),
        .Q(metaThermo[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[46]),
        .Q(metaThermo[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[47]),
        .Q(metaThermo[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[48]),
        .Q(metaThermo[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[49]),
        .Q(metaThermo[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[4]),
        .Q(metaThermo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[50]),
        .Q(metaThermo[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[51]),
        .Q(metaThermo[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[52]),
        .Q(metaThermo[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[53]),
        .Q(metaThermo[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[54]),
        .Q(metaThermo[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[55]),
        .Q(metaThermo[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[56]),
        .Q(metaThermo[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[57]),
        .Q(metaThermo[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[58]),
        .Q(metaThermo[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[59]),
        .Q(metaThermo[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[5]),
        .Q(metaThermo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[60]),
        .Q(metaThermo[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[61]),
        .Q(metaThermo[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[62]),
        .Q(metaThermo[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[63]),
        .Q(metaThermo[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[64] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[64]),
        .Q(metaThermo[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[65] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[65]),
        .Q(metaThermo[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[66] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[66]),
        .Q(metaThermo[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[67] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[67]),
        .Q(metaThermo[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[68] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[68]),
        .Q(metaThermo[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[69] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[69]),
        .Q(metaThermo[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[6]),
        .Q(metaThermo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[70] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[70]),
        .Q(metaThermo[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[71] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[71]),
        .Q(metaThermo[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[72] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[72]),
        .Q(metaThermo[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[73] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[73]),
        .Q(metaThermo[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[74] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[74]),
        .Q(metaThermo[74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[75] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[75]),
        .Q(metaThermo[75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[76] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[76]),
        .Q(metaThermo[76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[77] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[77]),
        .Q(metaThermo[77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[78] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[78]),
        .Q(metaThermo[78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[79] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[79]),
        .Q(metaThermo[79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[7]),
        .Q(metaThermo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[80] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[80]),
        .Q(metaThermo[80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[81] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[81]),
        .Q(metaThermo[81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[82] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[82]),
        .Q(metaThermo[82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[83] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[83]),
        .Q(metaThermo[83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[84] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[84]),
        .Q(metaThermo[84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[85] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[85]),
        .Q(metaThermo[85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[86] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[86]),
        .Q(metaThermo[86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[87] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[87]),
        .Q(metaThermo[87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[88] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[88]),
        .Q(metaThermo[88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[89] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[89]),
        .Q(metaThermo[89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[8]),
        .Q(metaThermo[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[90] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[90]),
        .Q(metaThermo[90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[91] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[91]),
        .Q(metaThermo[91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[92] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[92]),
        .Q(metaThermo[92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[93] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[93]),
        .Q(metaThermo[93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[94] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[94]),
        .Q(metaThermo[94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[95] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[95]),
        .Q(metaThermo[95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[96] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[96]),
        .Q(metaThermo[96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[97] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[97]),
        .Q(metaThermo[97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[98] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[98]),
        .Q(metaThermo[98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[99] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[99]),
        .Q(metaThermo[99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[9]),
        .Q(metaThermo[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[100] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[100]),
        .Q(Q[100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[101] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[101]),
        .Q(Q[101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[102] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[102]),
        .Q(Q[102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[103] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[103]),
        .Q(Q[103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[104] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[104]),
        .Q(Q[104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[105] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[105]),
        .Q(Q[105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[106] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[106]),
        .Q(Q[106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[107] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[107]),
        .Q(Q[107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[108] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[108]),
        .Q(Q[108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[109] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[109]),
        .Q(Q[109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[110] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[110]),
        .Q(Q[110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[111] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[111]),
        .Q(Q[111]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[112] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[112]),
        .Q(Q[112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[113] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[113]),
        .Q(Q[113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[114] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[114]),
        .Q(Q[114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[115] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[115]),
        .Q(Q[115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[116] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[116]),
        .Q(Q[116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[117] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[117]),
        .Q(Q[117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[118] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[118]),
        .Q(Q[118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[119] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[119]),
        .Q(Q[119]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[120] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[120]),
        .Q(Q[120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[121] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[121]),
        .Q(Q[121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[122] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[122]),
        .Q(Q[122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[123] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[123]),
        .Q(Q[123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[124] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[124]),
        .Q(Q[124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[125] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[125]),
        .Q(Q[125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[126] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[126]),
        .Q(Q[126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[127] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[127]),
        .Q(Q[127]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[128] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[128]),
        .Q(Q[128]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[129] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[129]),
        .Q(Q[129]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[130] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[130]),
        .Q(Q[130]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[131] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[131]),
        .Q(Q[131]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[132] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[132]),
        .Q(Q[132]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[133] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[133]),
        .Q(Q[133]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[134] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[134]),
        .Q(Q[134]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[135] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[135]),
        .Q(Q[135]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[136] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[136]),
        .Q(Q[136]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[137] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[137]),
        .Q(Q[137]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[138] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[138]),
        .Q(Q[138]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[139] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[139]),
        .Q(Q[139]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[140] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[140]),
        .Q(Q[140]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[141] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[141]),
        .Q(Q[141]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[142] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[142]),
        .Q(Q[142]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[143] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[143]),
        .Q(Q[143]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[144] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[144]),
        .Q(Q[144]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[145] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[145]),
        .Q(Q[145]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[146] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[146]),
        .Q(Q[146]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[147] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[147]),
        .Q(Q[147]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[148] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[148]),
        .Q(Q[148]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[149] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[149]),
        .Q(Q[149]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[150] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[150]),
        .Q(Q[150]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[151] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[151]),
        .Q(Q[151]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[152] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[152]),
        .Q(Q[152]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[153] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[153]),
        .Q(Q[153]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[154] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[154]),
        .Q(Q[154]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[155] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[155]),
        .Q(Q[155]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[156] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[156]),
        .Q(Q[156]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[157] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[157]),
        .Q(Q[157]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[158] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[158]),
        .Q(Q[158]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[159] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[159]),
        .Q(Q[159]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[160] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[160]),
        .Q(Q[160]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[161] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[161]),
        .Q(Q[161]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[162] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[162]),
        .Q(Q[162]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[163] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[163]),
        .Q(Q[163]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[164] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[164]),
        .Q(Q[164]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[165] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[165]),
        .Q(Q[165]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[166] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[166]),
        .Q(Q[166]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[167] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[167]),
        .Q(Q[167]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[168] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[168]),
        .Q(Q[168]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[169] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[169]),
        .Q(Q[169]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[170] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[170]),
        .Q(Q[170]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[171] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[171]),
        .Q(Q[171]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[172] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[172]),
        .Q(Q[172]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[173] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[173]),
        .Q(Q[173]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[174] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[174]),
        .Q(Q[174]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[175] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[175]),
        .Q(Q[175]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[176] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[176]),
        .Q(Q[176]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[177] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[177]),
        .Q(Q[177]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[178] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[178]),
        .Q(Q[178]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[179] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[179]),
        .Q(Q[179]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[180] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[180]),
        .Q(Q[180]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[181] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[181]),
        .Q(Q[181]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[182] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[182]),
        .Q(Q[182]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[183] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[183]),
        .Q(Q[183]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[184] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[184]),
        .Q(Q[184]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[185] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[185]),
        .Q(Q[185]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[186] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[186]),
        .Q(Q[186]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[187] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[187]),
        .Q(Q[187]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[188] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[188]),
        .Q(Q[188]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[189] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[189]),
        .Q(Q[189]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[190] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[190]),
        .Q(Q[190]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[191] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[191]),
        .Q(Q[191]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[64] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[64]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[65] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[65]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[66] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[66]),
        .Q(Q[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[67] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[67]),
        .Q(Q[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[68] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[68]),
        .Q(Q[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[69] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[69]),
        .Q(Q[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[70] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[70]),
        .Q(Q[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[71] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[71]),
        .Q(Q[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[72] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[72]),
        .Q(Q[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[73] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[73]),
        .Q(Q[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[74] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[74]),
        .Q(Q[74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[75] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[75]),
        .Q(Q[75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[76] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[76]),
        .Q(Q[76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[77] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[77]),
        .Q(Q[77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[78] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[78]),
        .Q(Q[78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[79] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[79]),
        .Q(Q[79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[80] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[80]),
        .Q(Q[80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[81] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[81]),
        .Q(Q[81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[82] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[82]),
        .Q(Q[82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[83] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[83]),
        .Q(Q[83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[84] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[84]),
        .Q(Q[84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[85] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[85]),
        .Q(Q[85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[86] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[86]),
        .Q(Q[86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[87] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[87]),
        .Q(Q[87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[88] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[88]),
        .Q(Q[88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[89] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[89]),
        .Q(Q[89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[90] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[90]),
        .Q(Q[90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[91] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[91]),
        .Q(Q[91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[92] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[92]),
        .Q(Q[92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[93] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[93]),
        .Q(Q[93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[94] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[94]),
        .Q(Q[94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[95] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[95]),
        .Q(Q[95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[96] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[96]),
        .Q(Q[96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[97] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[97]),
        .Q(Q[97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[98] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[98]),
        .Q(Q[98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[99] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[99]),
        .Q(Q[99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "encoder" *) 
module zynq_blk_TDCchannel_0_0_encoder
   (ValidOut,
    timestamp,
    validIn,
    clk,
    Q);
  output ValidOut;
  output [7:0]timestamp;
  input validIn;
  input clk;
  input [191:0]Q;

  wire Adder_tree_n_0;
  wire [95:0]LUTout;
  wire [191:0]Q;
  wire ValidOut;
  wire clk;
  wire [7:0]sum;
  wire [7:0]timestamp;
  wire validIn;

  zynq_blk_TDCchannel_0_0_adderTreeLegacy Adder_tree
       (.D(LUTout),
        .clk(clk),
        .clk_0(Adder_tree_n_0),
        .sum(sum),
        .validIn(validIn));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[0].LUT6_inst0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(LUTout[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[0].LUT6_inst1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(LUTout[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[0].LUT6_inst2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(LUTout[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[10].LUT6_inst0 
       (.I0(Q[60]),
        .I1(Q[61]),
        .I2(Q[62]),
        .I3(Q[63]),
        .I4(Q[64]),
        .I5(Q[65]),
        .O(LUTout[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[10].LUT6_inst1 
       (.I0(Q[60]),
        .I1(Q[61]),
        .I2(Q[62]),
        .I3(Q[63]),
        .I4(Q[64]),
        .I5(Q[65]),
        .O(LUTout[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[10].LUT6_inst2 
       (.I0(Q[60]),
        .I1(Q[61]),
        .I2(Q[62]),
        .I3(Q[63]),
        .I4(Q[64]),
        .I5(Q[65]),
        .O(LUTout[32]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[11].LUT6_inst0 
       (.I0(Q[66]),
        .I1(Q[67]),
        .I2(Q[68]),
        .I3(Q[69]),
        .I4(Q[70]),
        .I5(Q[71]),
        .O(LUTout[33]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[11].LUT6_inst1 
       (.I0(Q[66]),
        .I1(Q[67]),
        .I2(Q[68]),
        .I3(Q[69]),
        .I4(Q[70]),
        .I5(Q[71]),
        .O(LUTout[34]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[11].LUT6_inst2 
       (.I0(Q[66]),
        .I1(Q[67]),
        .I2(Q[68]),
        .I3(Q[69]),
        .I4(Q[70]),
        .I5(Q[71]),
        .O(LUTout[35]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[12].LUT6_inst0 
       (.I0(Q[72]),
        .I1(Q[73]),
        .I2(Q[74]),
        .I3(Q[75]),
        .I4(Q[76]),
        .I5(Q[77]),
        .O(LUTout[36]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[12].LUT6_inst1 
       (.I0(Q[72]),
        .I1(Q[73]),
        .I2(Q[74]),
        .I3(Q[75]),
        .I4(Q[76]),
        .I5(Q[77]),
        .O(LUTout[37]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[12].LUT6_inst2 
       (.I0(Q[72]),
        .I1(Q[73]),
        .I2(Q[74]),
        .I3(Q[75]),
        .I4(Q[76]),
        .I5(Q[77]),
        .O(LUTout[38]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[13].LUT6_inst0 
       (.I0(Q[78]),
        .I1(Q[79]),
        .I2(Q[80]),
        .I3(Q[81]),
        .I4(Q[82]),
        .I5(Q[83]),
        .O(LUTout[39]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[13].LUT6_inst1 
       (.I0(Q[78]),
        .I1(Q[79]),
        .I2(Q[80]),
        .I3(Q[81]),
        .I4(Q[82]),
        .I5(Q[83]),
        .O(LUTout[40]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[13].LUT6_inst2 
       (.I0(Q[78]),
        .I1(Q[79]),
        .I2(Q[80]),
        .I3(Q[81]),
        .I4(Q[82]),
        .I5(Q[83]),
        .O(LUTout[41]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[14].LUT6_inst0 
       (.I0(Q[84]),
        .I1(Q[85]),
        .I2(Q[86]),
        .I3(Q[87]),
        .I4(Q[88]),
        .I5(Q[89]),
        .O(LUTout[42]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[14].LUT6_inst1 
       (.I0(Q[84]),
        .I1(Q[85]),
        .I2(Q[86]),
        .I3(Q[87]),
        .I4(Q[88]),
        .I5(Q[89]),
        .O(LUTout[43]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[14].LUT6_inst2 
       (.I0(Q[84]),
        .I1(Q[85]),
        .I2(Q[86]),
        .I3(Q[87]),
        .I4(Q[88]),
        .I5(Q[89]),
        .O(LUTout[44]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[15].LUT6_inst0 
       (.I0(Q[90]),
        .I1(Q[91]),
        .I2(Q[92]),
        .I3(Q[93]),
        .I4(Q[94]),
        .I5(Q[95]),
        .O(LUTout[45]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[15].LUT6_inst1 
       (.I0(Q[90]),
        .I1(Q[91]),
        .I2(Q[92]),
        .I3(Q[93]),
        .I4(Q[94]),
        .I5(Q[95]),
        .O(LUTout[46]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[15].LUT6_inst2 
       (.I0(Q[90]),
        .I1(Q[91]),
        .I2(Q[92]),
        .I3(Q[93]),
        .I4(Q[94]),
        .I5(Q[95]),
        .O(LUTout[47]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[16].LUT6_inst0 
       (.I0(Q[96]),
        .I1(Q[97]),
        .I2(Q[98]),
        .I3(Q[99]),
        .I4(Q[100]),
        .I5(Q[101]),
        .O(LUTout[48]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[16].LUT6_inst1 
       (.I0(Q[96]),
        .I1(Q[97]),
        .I2(Q[98]),
        .I3(Q[99]),
        .I4(Q[100]),
        .I5(Q[101]),
        .O(LUTout[49]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[16].LUT6_inst2 
       (.I0(Q[96]),
        .I1(Q[97]),
        .I2(Q[98]),
        .I3(Q[99]),
        .I4(Q[100]),
        .I5(Q[101]),
        .O(LUTout[50]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[17].LUT6_inst0 
       (.I0(Q[102]),
        .I1(Q[103]),
        .I2(Q[104]),
        .I3(Q[105]),
        .I4(Q[106]),
        .I5(Q[107]),
        .O(LUTout[51]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[17].LUT6_inst1 
       (.I0(Q[102]),
        .I1(Q[103]),
        .I2(Q[104]),
        .I3(Q[105]),
        .I4(Q[106]),
        .I5(Q[107]),
        .O(LUTout[52]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[17].LUT6_inst2 
       (.I0(Q[102]),
        .I1(Q[103]),
        .I2(Q[104]),
        .I3(Q[105]),
        .I4(Q[106]),
        .I5(Q[107]),
        .O(LUTout[53]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[18].LUT6_inst0 
       (.I0(Q[108]),
        .I1(Q[109]),
        .I2(Q[110]),
        .I3(Q[111]),
        .I4(Q[112]),
        .I5(Q[113]),
        .O(LUTout[54]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[18].LUT6_inst1 
       (.I0(Q[108]),
        .I1(Q[109]),
        .I2(Q[110]),
        .I3(Q[111]),
        .I4(Q[112]),
        .I5(Q[113]),
        .O(LUTout[55]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[18].LUT6_inst2 
       (.I0(Q[108]),
        .I1(Q[109]),
        .I2(Q[110]),
        .I3(Q[111]),
        .I4(Q[112]),
        .I5(Q[113]),
        .O(LUTout[56]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[19].LUT6_inst0 
       (.I0(Q[114]),
        .I1(Q[115]),
        .I2(Q[116]),
        .I3(Q[117]),
        .I4(Q[118]),
        .I5(Q[119]),
        .O(LUTout[57]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[19].LUT6_inst1 
       (.I0(Q[114]),
        .I1(Q[115]),
        .I2(Q[116]),
        .I3(Q[117]),
        .I4(Q[118]),
        .I5(Q[119]),
        .O(LUTout[58]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[19].LUT6_inst2 
       (.I0(Q[114]),
        .I1(Q[115]),
        .I2(Q[116]),
        .I3(Q[117]),
        .I4(Q[118]),
        .I5(Q[119]),
        .O(LUTout[59]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[1].LUT6_inst0 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(LUTout[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[1].LUT6_inst1 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(LUTout[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[1].LUT6_inst2 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(LUTout[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[20].LUT6_inst0 
       (.I0(Q[120]),
        .I1(Q[121]),
        .I2(Q[122]),
        .I3(Q[123]),
        .I4(Q[124]),
        .I5(Q[125]),
        .O(LUTout[60]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[20].LUT6_inst1 
       (.I0(Q[120]),
        .I1(Q[121]),
        .I2(Q[122]),
        .I3(Q[123]),
        .I4(Q[124]),
        .I5(Q[125]),
        .O(LUTout[61]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[20].LUT6_inst2 
       (.I0(Q[120]),
        .I1(Q[121]),
        .I2(Q[122]),
        .I3(Q[123]),
        .I4(Q[124]),
        .I5(Q[125]),
        .O(LUTout[62]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[21].LUT6_inst0 
       (.I0(Q[126]),
        .I1(Q[127]),
        .I2(Q[128]),
        .I3(Q[129]),
        .I4(Q[130]),
        .I5(Q[131]),
        .O(LUTout[63]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[21].LUT6_inst1 
       (.I0(Q[126]),
        .I1(Q[127]),
        .I2(Q[128]),
        .I3(Q[129]),
        .I4(Q[130]),
        .I5(Q[131]),
        .O(LUTout[64]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[21].LUT6_inst2 
       (.I0(Q[126]),
        .I1(Q[127]),
        .I2(Q[128]),
        .I3(Q[129]),
        .I4(Q[130]),
        .I5(Q[131]),
        .O(LUTout[65]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[22].LUT6_inst0 
       (.I0(Q[132]),
        .I1(Q[133]),
        .I2(Q[134]),
        .I3(Q[135]),
        .I4(Q[136]),
        .I5(Q[137]),
        .O(LUTout[66]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[22].LUT6_inst1 
       (.I0(Q[132]),
        .I1(Q[133]),
        .I2(Q[134]),
        .I3(Q[135]),
        .I4(Q[136]),
        .I5(Q[137]),
        .O(LUTout[67]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[22].LUT6_inst2 
       (.I0(Q[132]),
        .I1(Q[133]),
        .I2(Q[134]),
        .I3(Q[135]),
        .I4(Q[136]),
        .I5(Q[137]),
        .O(LUTout[68]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[23].LUT6_inst0 
       (.I0(Q[138]),
        .I1(Q[139]),
        .I2(Q[140]),
        .I3(Q[141]),
        .I4(Q[142]),
        .I5(Q[143]),
        .O(LUTout[69]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[23].LUT6_inst1 
       (.I0(Q[138]),
        .I1(Q[139]),
        .I2(Q[140]),
        .I3(Q[141]),
        .I4(Q[142]),
        .I5(Q[143]),
        .O(LUTout[70]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[23].LUT6_inst2 
       (.I0(Q[138]),
        .I1(Q[139]),
        .I2(Q[140]),
        .I3(Q[141]),
        .I4(Q[142]),
        .I5(Q[143]),
        .O(LUTout[71]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[24].LUT6_inst0 
       (.I0(Q[144]),
        .I1(Q[145]),
        .I2(Q[146]),
        .I3(Q[147]),
        .I4(Q[148]),
        .I5(Q[149]),
        .O(LUTout[72]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[24].LUT6_inst1 
       (.I0(Q[144]),
        .I1(Q[145]),
        .I2(Q[146]),
        .I3(Q[147]),
        .I4(Q[148]),
        .I5(Q[149]),
        .O(LUTout[73]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[24].LUT6_inst2 
       (.I0(Q[144]),
        .I1(Q[145]),
        .I2(Q[146]),
        .I3(Q[147]),
        .I4(Q[148]),
        .I5(Q[149]),
        .O(LUTout[74]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[25].LUT6_inst0 
       (.I0(Q[150]),
        .I1(Q[151]),
        .I2(Q[152]),
        .I3(Q[153]),
        .I4(Q[154]),
        .I5(Q[155]),
        .O(LUTout[75]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[25].LUT6_inst1 
       (.I0(Q[150]),
        .I1(Q[151]),
        .I2(Q[152]),
        .I3(Q[153]),
        .I4(Q[154]),
        .I5(Q[155]),
        .O(LUTout[76]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[25].LUT6_inst2 
       (.I0(Q[150]),
        .I1(Q[151]),
        .I2(Q[152]),
        .I3(Q[153]),
        .I4(Q[154]),
        .I5(Q[155]),
        .O(LUTout[77]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[26].LUT6_inst0 
       (.I0(Q[156]),
        .I1(Q[157]),
        .I2(Q[158]),
        .I3(Q[159]),
        .I4(Q[160]),
        .I5(Q[161]),
        .O(LUTout[78]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[26].LUT6_inst1 
       (.I0(Q[156]),
        .I1(Q[157]),
        .I2(Q[158]),
        .I3(Q[159]),
        .I4(Q[160]),
        .I5(Q[161]),
        .O(LUTout[79]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[26].LUT6_inst2 
       (.I0(Q[156]),
        .I1(Q[157]),
        .I2(Q[158]),
        .I3(Q[159]),
        .I4(Q[160]),
        .I5(Q[161]),
        .O(LUTout[80]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[27].LUT6_inst0 
       (.I0(Q[162]),
        .I1(Q[163]),
        .I2(Q[164]),
        .I3(Q[165]),
        .I4(Q[166]),
        .I5(Q[167]),
        .O(LUTout[81]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[27].LUT6_inst1 
       (.I0(Q[162]),
        .I1(Q[163]),
        .I2(Q[164]),
        .I3(Q[165]),
        .I4(Q[166]),
        .I5(Q[167]),
        .O(LUTout[82]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[27].LUT6_inst2 
       (.I0(Q[162]),
        .I1(Q[163]),
        .I2(Q[164]),
        .I3(Q[165]),
        .I4(Q[166]),
        .I5(Q[167]),
        .O(LUTout[83]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[28].LUT6_inst0 
       (.I0(Q[168]),
        .I1(Q[169]),
        .I2(Q[170]),
        .I3(Q[171]),
        .I4(Q[172]),
        .I5(Q[173]),
        .O(LUTout[84]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[28].LUT6_inst1 
       (.I0(Q[168]),
        .I1(Q[169]),
        .I2(Q[170]),
        .I3(Q[171]),
        .I4(Q[172]),
        .I5(Q[173]),
        .O(LUTout[85]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[28].LUT6_inst2 
       (.I0(Q[168]),
        .I1(Q[169]),
        .I2(Q[170]),
        .I3(Q[171]),
        .I4(Q[172]),
        .I5(Q[173]),
        .O(LUTout[86]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[29].LUT6_inst0 
       (.I0(Q[174]),
        .I1(Q[175]),
        .I2(Q[176]),
        .I3(Q[177]),
        .I4(Q[178]),
        .I5(Q[179]),
        .O(LUTout[87]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[29].LUT6_inst1 
       (.I0(Q[174]),
        .I1(Q[175]),
        .I2(Q[176]),
        .I3(Q[177]),
        .I4(Q[178]),
        .I5(Q[179]),
        .O(LUTout[88]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[29].LUT6_inst2 
       (.I0(Q[174]),
        .I1(Q[175]),
        .I2(Q[176]),
        .I3(Q[177]),
        .I4(Q[178]),
        .I5(Q[179]),
        .O(LUTout[89]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[2].LUT6_inst0 
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[16]),
        .I5(Q[17]),
        .O(LUTout[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[2].LUT6_inst1 
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[16]),
        .I5(Q[17]),
        .O(LUTout[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[2].LUT6_inst2 
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[16]),
        .I5(Q[17]),
        .O(LUTout[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[30].LUT6_inst0 
       (.I0(Q[180]),
        .I1(Q[181]),
        .I2(Q[182]),
        .I3(Q[183]),
        .I4(Q[184]),
        .I5(Q[185]),
        .O(LUTout[90]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[30].LUT6_inst1 
       (.I0(Q[180]),
        .I1(Q[181]),
        .I2(Q[182]),
        .I3(Q[183]),
        .I4(Q[184]),
        .I5(Q[185]),
        .O(LUTout[91]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[30].LUT6_inst2 
       (.I0(Q[180]),
        .I1(Q[181]),
        .I2(Q[182]),
        .I3(Q[183]),
        .I4(Q[184]),
        .I5(Q[185]),
        .O(LUTout[92]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[31].LUT6_inst0 
       (.I0(Q[186]),
        .I1(Q[187]),
        .I2(Q[188]),
        .I3(Q[189]),
        .I4(Q[190]),
        .I5(Q[191]),
        .O(LUTout[93]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[31].LUT6_inst1 
       (.I0(Q[186]),
        .I1(Q[187]),
        .I2(Q[188]),
        .I3(Q[189]),
        .I4(Q[190]),
        .I5(Q[191]),
        .O(LUTout[94]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[31].LUT6_inst2 
       (.I0(Q[186]),
        .I1(Q[187]),
        .I2(Q[188]),
        .I3(Q[189]),
        .I4(Q[190]),
        .I5(Q[191]),
        .O(LUTout[95]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[3].LUT6_inst0 
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(LUTout[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[3].LUT6_inst1 
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(LUTout[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[3].LUT6_inst2 
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(LUTout[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[4].LUT6_inst0 
       (.I0(Q[24]),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[28]),
        .I5(Q[29]),
        .O(LUTout[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[4].LUT6_inst1 
       (.I0(Q[24]),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[28]),
        .I5(Q[29]),
        .O(LUTout[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[4].LUT6_inst2 
       (.I0(Q[24]),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[28]),
        .I5(Q[29]),
        .O(LUTout[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[5].LUT6_inst0 
       (.I0(Q[30]),
        .I1(Q[31]),
        .I2(Q[32]),
        .I3(Q[33]),
        .I4(Q[34]),
        .I5(Q[35]),
        .O(LUTout[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[5].LUT6_inst1 
       (.I0(Q[30]),
        .I1(Q[31]),
        .I2(Q[32]),
        .I3(Q[33]),
        .I4(Q[34]),
        .I5(Q[35]),
        .O(LUTout[16]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[5].LUT6_inst2 
       (.I0(Q[30]),
        .I1(Q[31]),
        .I2(Q[32]),
        .I3(Q[33]),
        .I4(Q[34]),
        .I5(Q[35]),
        .O(LUTout[17]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[6].LUT6_inst0 
       (.I0(Q[36]),
        .I1(Q[37]),
        .I2(Q[38]),
        .I3(Q[39]),
        .I4(Q[40]),
        .I5(Q[41]),
        .O(LUTout[18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[6].LUT6_inst1 
       (.I0(Q[36]),
        .I1(Q[37]),
        .I2(Q[38]),
        .I3(Q[39]),
        .I4(Q[40]),
        .I5(Q[41]),
        .O(LUTout[19]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[6].LUT6_inst2 
       (.I0(Q[36]),
        .I1(Q[37]),
        .I2(Q[38]),
        .I3(Q[39]),
        .I4(Q[40]),
        .I5(Q[41]),
        .O(LUTout[20]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[7].LUT6_inst0 
       (.I0(Q[42]),
        .I1(Q[43]),
        .I2(Q[44]),
        .I3(Q[45]),
        .I4(Q[46]),
        .I5(Q[47]),
        .O(LUTout[21]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[7].LUT6_inst1 
       (.I0(Q[42]),
        .I1(Q[43]),
        .I2(Q[44]),
        .I3(Q[45]),
        .I4(Q[46]),
        .I5(Q[47]),
        .O(LUTout[22]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[7].LUT6_inst2 
       (.I0(Q[42]),
        .I1(Q[43]),
        .I2(Q[44]),
        .I3(Q[45]),
        .I4(Q[46]),
        .I5(Q[47]),
        .O(LUTout[23]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[8].LUT6_inst0 
       (.I0(Q[48]),
        .I1(Q[49]),
        .I2(Q[50]),
        .I3(Q[51]),
        .I4(Q[52]),
        .I5(Q[53]),
        .O(LUTout[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[8].LUT6_inst1 
       (.I0(Q[48]),
        .I1(Q[49]),
        .I2(Q[50]),
        .I3(Q[51]),
        .I4(Q[52]),
        .I5(Q[53]),
        .O(LUTout[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[8].LUT6_inst2 
       (.I0(Q[48]),
        .I1(Q[49]),
        .I2(Q[50]),
        .I3(Q[51]),
        .I4(Q[52]),
        .I5(Q[53]),
        .O(LUTout[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[9].LUT6_inst0 
       (.I0(Q[54]),
        .I1(Q[55]),
        .I2(Q[56]),
        .I3(Q[57]),
        .I4(Q[58]),
        .I5(Q[59]),
        .O(LUTout[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[9].LUT6_inst1 
       (.I0(Q[54]),
        .I1(Q[55]),
        .I2(Q[56]),
        .I3(Q[57]),
        .I4(Q[58]),
        .I5(Q[59]),
        .O(LUTout[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[9].LUT6_inst2 
       (.I0(Q[54]),
        .I1(Q[55]),
        .I2(Q[56]),
        .I3(Q[57]),
        .I4(Q[58]),
        .I5(Q[59]),
        .O(LUTout[29]));
  FDRE #(
    .INIT(1'b0)) 
    \ones_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[0]),
        .Q(timestamp[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ones_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[1]),
        .Q(timestamp[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ones_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[2]),
        .Q(timestamp[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ones_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[3]),
        .Q(timestamp[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ones_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[4]),
        .Q(timestamp[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ones_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[5]),
        .Q(timestamp[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ones_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[6]),
        .Q(timestamp[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ones_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[7]),
        .Q(timestamp[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    validOut_reg
       (.C(clk),
        .CE(1'b1),
        .D(Adder_tree_n_0),
        .Q(ValidOut),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "risingEdgeDetector" *) 
module zynq_blk_TDCchannel_0_0_risingEdgeDetector
   (validIn,
    Q,
    clk);
  output validIn;
  input [0:0]Q;
  input clk;

  wire [0:0]Q;
  wire clk;
  wire q;
  wire validIn;

  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    valid_reg_srl5_i_1
       (.I0(Q),
        .I1(q),
        .O(validIn));
endmodule

(* CHECK_LICENSE_TYPE = "zynq_blk_TDCchannel_0_0,TDCchannel,{}" *) (* X_CORE_INFO = "TDCchannel,Vivado 2018.3" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* ip_definition_source = "package_project" *) 
module zynq_blk_TDCchannel_1_0
   (clk,
    hit,
    DLenable,
    ValidOut,
    timestamp,
    lopt);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF clk, FREQ_HZ 350000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input clk;
  input hit;
  input DLenable;
  output ValidOut;
  output [31:0]timestamp;
  input lopt;

  wire ValidOut;
  wire clk;
  wire hit;
  wire lopt;
  wire [31:0]timestamp;
  wire NLW_U0_DLenable_UNCONNECTED;

  zynq_blk_TDCchannel_1_0__TDCchannel U0
       (.DLenable(NLW_U0_DLenable_UNCONNECTED),
        .ValidOut(ValidOut),
        .clk(clk),
        .hit(hit),
        .lopt(lopt),
        .timestamp(timestamp));
endmodule

(* ORIG_REF_NAME = "TDCchannel" *) 
module zynq_blk_TDCchannel_1_0__TDCchannel
   (ValidOut,
    timestamp,
    clk,
    DLenable,
    hit,
    lopt);
  output ValidOut;
  output [31:0]timestamp;
  input clk;
  input DLenable;
  input hit;
  input lopt;

  wire ValidOut;
  wire clk;
  wire hit;
  wire lopt;
  wire [191:0]thermo;
  wire [31:0]timestamp;
  wire validIn;
  wire NLW_Delay_line_DLenable_UNCONNECTED;

  zynq_blk_TDCchannel_1_0__delayLine Delay_line
       (.DLenable(NLW_Delay_line_DLenable_UNCONNECTED),
        .Q(thermo),
        .clk(clk),
        .hit(hit),
        .lopt(lopt),
        .validIn(validIn));
  zynq_blk_TDCchannel_1_0__counter counter
       (.clk(clk),
        .timestamp(timestamp[31:8]));
  zynq_blk_TDCchannel_1_0__encoder encoder
       (.Q(thermo),
        .ValidOut(ValidOut),
        .clk(clk),
        .timestamp(timestamp[7:0]),
        .validIn(validIn));
endmodule

(* ORIG_REF_NAME = "adderTreeLegacy" *) 
module zynq_blk_TDCchannel_1_0__adderTreeLegacy
   (clk_0,
    sum,
    validIn,
    clk,
    D);
  output clk_0;
  output [7:0]sum;
  input validIn;
  input clk;
  input [95:0]D;

  wire [95:0]D;
  wire clk;
  wire clk_0;
  wire [2:0]p_0_in20_in;
  wire [2:0]p_0_in23_in;
  wire [2:0]p_0_in26_in;
  wire [2:0]p_0_in29_in;
  wire [2:0]p_0_in32_in;
  wire [2:0]p_0_in35_in;
  wire [2:0]p_0_in38_in;
  wire [2:0]p_0_in41_in;
  wire [2:0]p_1_in21_in;
  wire [2:0]p_1_in24_in;
  wire [2:0]p_1_in27_in;
  wire [2:0]p_1_in30_in;
  wire [2:0]p_1_in33_in;
  wire [2:0]p_1_in36_in;
  wire [2:0]p_1_in39_in;
  wire [2:0]p_1_in42_in;
  wire [7:0]sum;
  wire validIn;
  wire \x[0]_i_1_n_0 ;
  wire \x[10]_i_1_n_0 ;
  wire \x[11]_i_1_n_0 ;
  wire \x[12]_i_1_n_0 ;
  wire \x[13]_i_1_n_0 ;
  wire \x[14]_i_1_n_0 ;
  wire \x[15]_i_1_n_0 ;
  wire \x[16]_i_1_n_0 ;
  wire \x[17]_i_1_n_0 ;
  wire \x[18]_i_1_n_0 ;
  wire \x[19]_i_1_n_0 ;
  wire \x[1]_i_1_n_0 ;
  wire \x[20]_i_1_n_0 ;
  wire \x[21]_i_1_n_0 ;
  wire \x[22]_i_1_n_0 ;
  wire \x[23]_i_1_n_0 ;
  wire \x[24]_i_1_n_0 ;
  wire \x[25]_i_1_n_0 ;
  wire \x[26]_i_1_n_0 ;
  wire \x[27]_i_1_n_0 ;
  wire \x[28]_i_1_n_0 ;
  wire \x[29]_i_1_n_0 ;
  wire \x[2]_i_1_n_0 ;
  wire \x[30]_i_1_n_0 ;
  wire \x[31]_i_1_n_0 ;
  wire \x[3]_i_1_n_0 ;
  wire \x[4]_i_1_n_0 ;
  wire \x[5]_i_1_n_0 ;
  wire \x[6]_i_1_n_0 ;
  wire \x[7]_i_1_n_0 ;
  wire \x[8]_i_1_n_0 ;
  wire \x[9]_i_1_n_0 ;
  wire [3:0]x_in022_out;
  wire [3:0]x_in025_out;
  wire [3:0]x_in028_out;
  wire [3:0]x_in031_out;
  wire [3:0]x_in034_out;
  wire [3:0]x_in037_out;
  wire [3:0]x_in040_out;
  wire [3:0]x_in043_out;
  wire \x_reg_n_0_[0] ;
  wire \x_reg_n_0_[10] ;
  wire \x_reg_n_0_[11] ;
  wire \x_reg_n_0_[12] ;
  wire \x_reg_n_0_[13] ;
  wire \x_reg_n_0_[14] ;
  wire \x_reg_n_0_[15] ;
  wire \x_reg_n_0_[16] ;
  wire \x_reg_n_0_[17] ;
  wire \x_reg_n_0_[18] ;
  wire \x_reg_n_0_[19] ;
  wire \x_reg_n_0_[1] ;
  wire \x_reg_n_0_[20] ;
  wire \x_reg_n_0_[21] ;
  wire \x_reg_n_0_[22] ;
  wire \x_reg_n_0_[23] ;
  wire \x_reg_n_0_[24] ;
  wire \x_reg_n_0_[25] ;
  wire \x_reg_n_0_[26] ;
  wire \x_reg_n_0_[27] ;
  wire \x_reg_n_0_[28] ;
  wire \x_reg_n_0_[29] ;
  wire \x_reg_n_0_[2] ;
  wire \x_reg_n_0_[30] ;
  wire \x_reg_n_0_[31] ;
  wire \x_reg_n_0_[32] ;
  wire \x_reg_n_0_[33] ;
  wire \x_reg_n_0_[34] ;
  wire \x_reg_n_0_[35] ;
  wire \x_reg_n_0_[36] ;
  wire \x_reg_n_0_[37] ;
  wire \x_reg_n_0_[38] ;
  wire \x_reg_n_0_[39] ;
  wire \x_reg_n_0_[3] ;
  wire \x_reg_n_0_[40] ;
  wire \x_reg_n_0_[41] ;
  wire \x_reg_n_0_[42] ;
  wire \x_reg_n_0_[43] ;
  wire \x_reg_n_0_[44] ;
  wire \x_reg_n_0_[45] ;
  wire \x_reg_n_0_[46] ;
  wire \x_reg_n_0_[47] ;
  wire \x_reg_n_0_[4] ;
  wire \x_reg_n_0_[5] ;
  wire \x_reg_n_0_[6] ;
  wire \x_reg_n_0_[7] ;
  wire \x_reg_n_0_[8] ;
  wire \x_reg_n_0_[9] ;

  zynq_blk_TDCchannel_1_0__adderTreeLegacy__parameterized0 \RECURSE.NEXT_LEVEL 
       (.D({x_in043_out,x_in040_out,x_in037_out,x_in034_out,x_in031_out,x_in028_out,x_in025_out,x_in022_out,\x[31]_i_1_n_0 ,\x[30]_i_1_n_0 ,\x[29]_i_1_n_0 ,\x[28]_i_1_n_0 ,\x[27]_i_1_n_0 ,\x[26]_i_1_n_0 ,\x[25]_i_1_n_0 ,\x[24]_i_1_n_0 ,\x[23]_i_1_n_0 ,\x[22]_i_1_n_0 ,\x[21]_i_1_n_0 ,\x[20]_i_1_n_0 ,\x[19]_i_1_n_0 ,\x[18]_i_1_n_0 ,\x[17]_i_1_n_0 ,\x[16]_i_1_n_0 ,\x[15]_i_1_n_0 ,\x[14]_i_1_n_0 ,\x[13]_i_1_n_0 ,\x[12]_i_1_n_0 ,\x[11]_i_1_n_0 ,\x[10]_i_1_n_0 ,\x[9]_i_1_n_0 ,\x[8]_i_1_n_0 ,\x[7]_i_1_n_0 ,\x[6]_i_1_n_0 ,\x[5]_i_1_n_0 ,\x[4]_i_1_n_0 ,\x[3]_i_1_n_0 ,\x[2]_i_1_n_0 ,\x[1]_i_1_n_0 ,\x[0]_i_1_n_0 }),
        .clk(clk),
        .clk_0(clk_0),
        .sum(sum),
        .validIn(validIn));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[0]_i_1 
       (.I0(\x_reg_n_0_[0] ),
        .I1(\x_reg_n_0_[3] ),
        .O(\x[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[10]_i_1 
       (.I0(\x_reg_n_0_[15] ),
        .I1(\x_reg_n_0_[12] ),
        .I2(\x_reg_n_0_[13] ),
        .I3(\x_reg_n_0_[16] ),
        .I4(\x_reg_n_0_[17] ),
        .I5(\x_reg_n_0_[14] ),
        .O(\x[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[11]_i_1 
       (.I0(\x_reg_n_0_[17] ),
        .I1(\x_reg_n_0_[14] ),
        .I2(\x_reg_n_0_[15] ),
        .I3(\x_reg_n_0_[12] ),
        .I4(\x_reg_n_0_[13] ),
        .I5(\x_reg_n_0_[16] ),
        .O(\x[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[12]_i_1 
       (.I0(\x_reg_n_0_[18] ),
        .I1(\x_reg_n_0_[21] ),
        .O(\x[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[13]_i_1 
       (.I0(\x_reg_n_0_[18] ),
        .I1(\x_reg_n_0_[21] ),
        .I2(\x_reg_n_0_[22] ),
        .I3(\x_reg_n_0_[19] ),
        .O(\x[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[14]_i_1 
       (.I0(\x_reg_n_0_[21] ),
        .I1(\x_reg_n_0_[18] ),
        .I2(\x_reg_n_0_[19] ),
        .I3(\x_reg_n_0_[22] ),
        .I4(\x_reg_n_0_[23] ),
        .I5(\x_reg_n_0_[20] ),
        .O(\x[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[15]_i_1 
       (.I0(\x_reg_n_0_[23] ),
        .I1(\x_reg_n_0_[20] ),
        .I2(\x_reg_n_0_[21] ),
        .I3(\x_reg_n_0_[18] ),
        .I4(\x_reg_n_0_[19] ),
        .I5(\x_reg_n_0_[22] ),
        .O(\x[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[16]_i_1 
       (.I0(\x_reg_n_0_[24] ),
        .I1(\x_reg_n_0_[27] ),
        .O(\x[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[17]_i_1 
       (.I0(\x_reg_n_0_[24] ),
        .I1(\x_reg_n_0_[27] ),
        .I2(\x_reg_n_0_[28] ),
        .I3(\x_reg_n_0_[25] ),
        .O(\x[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[18]_i_1 
       (.I0(\x_reg_n_0_[27] ),
        .I1(\x_reg_n_0_[24] ),
        .I2(\x_reg_n_0_[25] ),
        .I3(\x_reg_n_0_[28] ),
        .I4(\x_reg_n_0_[29] ),
        .I5(\x_reg_n_0_[26] ),
        .O(\x[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[19]_i_1 
       (.I0(\x_reg_n_0_[29] ),
        .I1(\x_reg_n_0_[26] ),
        .I2(\x_reg_n_0_[27] ),
        .I3(\x_reg_n_0_[24] ),
        .I4(\x_reg_n_0_[25] ),
        .I5(\x_reg_n_0_[28] ),
        .O(\x[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[1]_i_1 
       (.I0(\x_reg_n_0_[0] ),
        .I1(\x_reg_n_0_[3] ),
        .I2(\x_reg_n_0_[4] ),
        .I3(\x_reg_n_0_[1] ),
        .O(\x[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[20]_i_1 
       (.I0(\x_reg_n_0_[30] ),
        .I1(\x_reg_n_0_[33] ),
        .O(\x[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[21]_i_1 
       (.I0(\x_reg_n_0_[30] ),
        .I1(\x_reg_n_0_[33] ),
        .I2(\x_reg_n_0_[34] ),
        .I3(\x_reg_n_0_[31] ),
        .O(\x[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[22]_i_1 
       (.I0(\x_reg_n_0_[33] ),
        .I1(\x_reg_n_0_[30] ),
        .I2(\x_reg_n_0_[31] ),
        .I3(\x_reg_n_0_[34] ),
        .I4(\x_reg_n_0_[35] ),
        .I5(\x_reg_n_0_[32] ),
        .O(\x[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[23]_i_1 
       (.I0(\x_reg_n_0_[35] ),
        .I1(\x_reg_n_0_[32] ),
        .I2(\x_reg_n_0_[33] ),
        .I3(\x_reg_n_0_[30] ),
        .I4(\x_reg_n_0_[31] ),
        .I5(\x_reg_n_0_[34] ),
        .O(\x[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[24]_i_1 
       (.I0(\x_reg_n_0_[36] ),
        .I1(\x_reg_n_0_[39] ),
        .O(\x[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[25]_i_1 
       (.I0(\x_reg_n_0_[36] ),
        .I1(\x_reg_n_0_[39] ),
        .I2(\x_reg_n_0_[40] ),
        .I3(\x_reg_n_0_[37] ),
        .O(\x[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[26]_i_1 
       (.I0(\x_reg_n_0_[39] ),
        .I1(\x_reg_n_0_[36] ),
        .I2(\x_reg_n_0_[37] ),
        .I3(\x_reg_n_0_[40] ),
        .I4(\x_reg_n_0_[41] ),
        .I5(\x_reg_n_0_[38] ),
        .O(\x[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[27]_i_1 
       (.I0(\x_reg_n_0_[41] ),
        .I1(\x_reg_n_0_[38] ),
        .I2(\x_reg_n_0_[39] ),
        .I3(\x_reg_n_0_[36] ),
        .I4(\x_reg_n_0_[37] ),
        .I5(\x_reg_n_0_[40] ),
        .O(\x[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[28]_i_1 
       (.I0(\x_reg_n_0_[42] ),
        .I1(\x_reg_n_0_[45] ),
        .O(\x[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[29]_i_1 
       (.I0(\x_reg_n_0_[42] ),
        .I1(\x_reg_n_0_[45] ),
        .I2(\x_reg_n_0_[46] ),
        .I3(\x_reg_n_0_[43] ),
        .O(\x[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[2]_i_1 
       (.I0(\x_reg_n_0_[3] ),
        .I1(\x_reg_n_0_[0] ),
        .I2(\x_reg_n_0_[1] ),
        .I3(\x_reg_n_0_[4] ),
        .I4(\x_reg_n_0_[5] ),
        .I5(\x_reg_n_0_[2] ),
        .O(\x[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[30]_i_1 
       (.I0(\x_reg_n_0_[45] ),
        .I1(\x_reg_n_0_[42] ),
        .I2(\x_reg_n_0_[43] ),
        .I3(\x_reg_n_0_[46] ),
        .I4(\x_reg_n_0_[47] ),
        .I5(\x_reg_n_0_[44] ),
        .O(\x[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[31]_i_1 
       (.I0(\x_reg_n_0_[47] ),
        .I1(\x_reg_n_0_[44] ),
        .I2(\x_reg_n_0_[45] ),
        .I3(\x_reg_n_0_[42] ),
        .I4(\x_reg_n_0_[43] ),
        .I5(\x_reg_n_0_[46] ),
        .O(\x[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[32]_i_1 
       (.I0(p_1_in21_in[0]),
        .I1(p_0_in20_in[0]),
        .O(x_in022_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[33]_i_1 
       (.I0(p_1_in21_in[0]),
        .I1(p_0_in20_in[0]),
        .I2(p_0_in20_in[1]),
        .I3(p_1_in21_in[1]),
        .O(x_in022_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[34]_i_1 
       (.I0(p_0_in20_in[0]),
        .I1(p_1_in21_in[0]),
        .I2(p_1_in21_in[1]),
        .I3(p_0_in20_in[1]),
        .I4(p_0_in20_in[2]),
        .I5(p_1_in21_in[2]),
        .O(x_in022_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[35]_i_1 
       (.I0(p_0_in20_in[2]),
        .I1(p_1_in21_in[2]),
        .I2(p_0_in20_in[0]),
        .I3(p_1_in21_in[0]),
        .I4(p_1_in21_in[1]),
        .I5(p_0_in20_in[1]),
        .O(x_in022_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[36]_i_1 
       (.I0(p_1_in24_in[0]),
        .I1(p_0_in23_in[0]),
        .O(x_in025_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[37]_i_1 
       (.I0(p_1_in24_in[0]),
        .I1(p_0_in23_in[0]),
        .I2(p_0_in23_in[1]),
        .I3(p_1_in24_in[1]),
        .O(x_in025_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[38]_i_1 
       (.I0(p_0_in23_in[0]),
        .I1(p_1_in24_in[0]),
        .I2(p_1_in24_in[1]),
        .I3(p_0_in23_in[1]),
        .I4(p_0_in23_in[2]),
        .I5(p_1_in24_in[2]),
        .O(x_in025_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[39]_i_1 
       (.I0(p_0_in23_in[2]),
        .I1(p_1_in24_in[2]),
        .I2(p_0_in23_in[0]),
        .I3(p_1_in24_in[0]),
        .I4(p_1_in24_in[1]),
        .I5(p_0_in23_in[1]),
        .O(x_in025_out[3]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[3]_i_1 
       (.I0(\x_reg_n_0_[5] ),
        .I1(\x_reg_n_0_[2] ),
        .I2(\x_reg_n_0_[3] ),
        .I3(\x_reg_n_0_[0] ),
        .I4(\x_reg_n_0_[1] ),
        .I5(\x_reg_n_0_[4] ),
        .O(\x[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[40]_i_1 
       (.I0(p_1_in27_in[0]),
        .I1(p_0_in26_in[0]),
        .O(x_in028_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[41]_i_1 
       (.I0(p_1_in27_in[0]),
        .I1(p_0_in26_in[0]),
        .I2(p_0_in26_in[1]),
        .I3(p_1_in27_in[1]),
        .O(x_in028_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[42]_i_1 
       (.I0(p_0_in26_in[0]),
        .I1(p_1_in27_in[0]),
        .I2(p_1_in27_in[1]),
        .I3(p_0_in26_in[1]),
        .I4(p_0_in26_in[2]),
        .I5(p_1_in27_in[2]),
        .O(x_in028_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[43]_i_1 
       (.I0(p_0_in26_in[2]),
        .I1(p_1_in27_in[2]),
        .I2(p_0_in26_in[0]),
        .I3(p_1_in27_in[0]),
        .I4(p_1_in27_in[1]),
        .I5(p_0_in26_in[1]),
        .O(x_in028_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[44]_i_1 
       (.I0(p_1_in30_in[0]),
        .I1(p_0_in29_in[0]),
        .O(x_in031_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[45]_i_1 
       (.I0(p_1_in30_in[0]),
        .I1(p_0_in29_in[0]),
        .I2(p_0_in29_in[1]),
        .I3(p_1_in30_in[1]),
        .O(x_in031_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[46]_i_1 
       (.I0(p_0_in29_in[0]),
        .I1(p_1_in30_in[0]),
        .I2(p_1_in30_in[1]),
        .I3(p_0_in29_in[1]),
        .I4(p_0_in29_in[2]),
        .I5(p_1_in30_in[2]),
        .O(x_in031_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[47]_i_1 
       (.I0(p_0_in29_in[2]),
        .I1(p_1_in30_in[2]),
        .I2(p_0_in29_in[0]),
        .I3(p_1_in30_in[0]),
        .I4(p_1_in30_in[1]),
        .I5(p_0_in29_in[1]),
        .O(x_in031_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[48]_i_1 
       (.I0(p_1_in33_in[0]),
        .I1(p_0_in32_in[0]),
        .O(x_in034_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[49]_i_1 
       (.I0(p_1_in33_in[0]),
        .I1(p_0_in32_in[0]),
        .I2(p_0_in32_in[1]),
        .I3(p_1_in33_in[1]),
        .O(x_in034_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[4]_i_1 
       (.I0(\x_reg_n_0_[6] ),
        .I1(\x_reg_n_0_[9] ),
        .O(\x[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[50]_i_1 
       (.I0(p_0_in32_in[0]),
        .I1(p_1_in33_in[0]),
        .I2(p_1_in33_in[1]),
        .I3(p_0_in32_in[1]),
        .I4(p_0_in32_in[2]),
        .I5(p_1_in33_in[2]),
        .O(x_in034_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[51]_i_1 
       (.I0(p_0_in32_in[2]),
        .I1(p_1_in33_in[2]),
        .I2(p_0_in32_in[0]),
        .I3(p_1_in33_in[0]),
        .I4(p_1_in33_in[1]),
        .I5(p_0_in32_in[1]),
        .O(x_in034_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[52]_i_1 
       (.I0(p_1_in36_in[0]),
        .I1(p_0_in35_in[0]),
        .O(x_in037_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[53]_i_1 
       (.I0(p_1_in36_in[0]),
        .I1(p_0_in35_in[0]),
        .I2(p_0_in35_in[1]),
        .I3(p_1_in36_in[1]),
        .O(x_in037_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[54]_i_1 
       (.I0(p_0_in35_in[0]),
        .I1(p_1_in36_in[0]),
        .I2(p_1_in36_in[1]),
        .I3(p_0_in35_in[1]),
        .I4(p_0_in35_in[2]),
        .I5(p_1_in36_in[2]),
        .O(x_in037_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[55]_i_1 
       (.I0(p_0_in35_in[2]),
        .I1(p_1_in36_in[2]),
        .I2(p_0_in35_in[0]),
        .I3(p_1_in36_in[0]),
        .I4(p_1_in36_in[1]),
        .I5(p_0_in35_in[1]),
        .O(x_in037_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[56]_i_1 
       (.I0(p_1_in39_in[0]),
        .I1(p_0_in38_in[0]),
        .O(x_in040_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[57]_i_1 
       (.I0(p_1_in39_in[0]),
        .I1(p_0_in38_in[0]),
        .I2(p_0_in38_in[1]),
        .I3(p_1_in39_in[1]),
        .O(x_in040_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[58]_i_1 
       (.I0(p_0_in38_in[0]),
        .I1(p_1_in39_in[0]),
        .I2(p_1_in39_in[1]),
        .I3(p_0_in38_in[1]),
        .I4(p_0_in38_in[2]),
        .I5(p_1_in39_in[2]),
        .O(x_in040_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[59]_i_1 
       (.I0(p_0_in38_in[2]),
        .I1(p_1_in39_in[2]),
        .I2(p_0_in38_in[0]),
        .I3(p_1_in39_in[0]),
        .I4(p_1_in39_in[1]),
        .I5(p_0_in38_in[1]),
        .O(x_in040_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[5]_i_1 
       (.I0(\x_reg_n_0_[6] ),
        .I1(\x_reg_n_0_[9] ),
        .I2(\x_reg_n_0_[10] ),
        .I3(\x_reg_n_0_[7] ),
        .O(\x[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[60]_i_1 
       (.I0(p_1_in42_in[0]),
        .I1(p_0_in41_in[0]),
        .O(x_in043_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[61]_i_1 
       (.I0(p_1_in42_in[0]),
        .I1(p_0_in41_in[0]),
        .I2(p_0_in41_in[1]),
        .I3(p_1_in42_in[1]),
        .O(x_in043_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[62]_i_1 
       (.I0(p_0_in41_in[0]),
        .I1(p_1_in42_in[0]),
        .I2(p_1_in42_in[1]),
        .I3(p_0_in41_in[1]),
        .I4(p_0_in41_in[2]),
        .I5(p_1_in42_in[2]),
        .O(x_in043_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[63]_i_1 
       (.I0(p_0_in41_in[2]),
        .I1(p_1_in42_in[2]),
        .I2(p_0_in41_in[0]),
        .I3(p_1_in42_in[0]),
        .I4(p_1_in42_in[1]),
        .I5(p_0_in41_in[1]),
        .O(x_in043_out[3]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[6]_i_1 
       (.I0(\x_reg_n_0_[9] ),
        .I1(\x_reg_n_0_[6] ),
        .I2(\x_reg_n_0_[7] ),
        .I3(\x_reg_n_0_[10] ),
        .I4(\x_reg_n_0_[11] ),
        .I5(\x_reg_n_0_[8] ),
        .O(\x[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[7]_i_1 
       (.I0(\x_reg_n_0_[11] ),
        .I1(\x_reg_n_0_[8] ),
        .I2(\x_reg_n_0_[9] ),
        .I3(\x_reg_n_0_[6] ),
        .I4(\x_reg_n_0_[7] ),
        .I5(\x_reg_n_0_[10] ),
        .O(\x[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[8]_i_1 
       (.I0(\x_reg_n_0_[12] ),
        .I1(\x_reg_n_0_[15] ),
        .O(\x[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[9]_i_1 
       (.I0(\x_reg_n_0_[12] ),
        .I1(\x_reg_n_0_[15] ),
        .I2(\x_reg_n_0_[16] ),
        .I3(\x_reg_n_0_[13] ),
        .O(\x[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\x_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\x_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\x_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\x_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\x_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\x_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\x_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\x_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\x_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\x_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\x_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\x_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\x_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\x_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\x_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\x_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\x_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\x_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\x_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\x_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\x_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\x_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\x_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\x_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\x_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(\x_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(D[33]),
        .Q(\x_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(D[34]),
        .Q(\x_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(D[35]),
        .Q(\x_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(D[36]),
        .Q(\x_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(D[37]),
        .Q(\x_reg_n_0_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(D[38]),
        .Q(\x_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(D[39]),
        .Q(\x_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\x_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(D[40]),
        .Q(\x_reg_n_0_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(D[41]),
        .Q(\x_reg_n_0_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(D[42]),
        .Q(\x_reg_n_0_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(D[43]),
        .Q(\x_reg_n_0_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(D[44]),
        .Q(\x_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(D[45]),
        .Q(\x_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(D[46]),
        .Q(\x_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(D[47]),
        .Q(\x_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(D[48]),
        .Q(p_1_in21_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(D[49]),
        .Q(p_1_in21_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\x_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(D[50]),
        .Q(p_1_in21_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(D[51]),
        .Q(p_0_in20_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(D[52]),
        .Q(p_0_in20_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(D[53]),
        .Q(p_0_in20_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(D[54]),
        .Q(p_1_in24_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(D[55]),
        .Q(p_1_in24_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(D[56]),
        .Q(p_1_in24_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(D[57]),
        .Q(p_0_in23_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(D[58]),
        .Q(p_0_in23_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(D[59]),
        .Q(p_0_in23_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\x_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(D[60]),
        .Q(p_1_in27_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(D[61]),
        .Q(p_1_in27_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(D[62]),
        .Q(p_1_in27_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(D[63]),
        .Q(p_0_in26_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[64] 
       (.C(clk),
        .CE(1'b1),
        .D(D[64]),
        .Q(p_0_in26_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[65] 
       (.C(clk),
        .CE(1'b1),
        .D(D[65]),
        .Q(p_0_in26_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[66] 
       (.C(clk),
        .CE(1'b1),
        .D(D[66]),
        .Q(p_1_in30_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[67] 
       (.C(clk),
        .CE(1'b1),
        .D(D[67]),
        .Q(p_1_in30_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[68] 
       (.C(clk),
        .CE(1'b1),
        .D(D[68]),
        .Q(p_1_in30_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[69] 
       (.C(clk),
        .CE(1'b1),
        .D(D[69]),
        .Q(p_0_in29_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\x_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[70] 
       (.C(clk),
        .CE(1'b1),
        .D(D[70]),
        .Q(p_0_in29_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[71] 
       (.C(clk),
        .CE(1'b1),
        .D(D[71]),
        .Q(p_0_in29_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[72] 
       (.C(clk),
        .CE(1'b1),
        .D(D[72]),
        .Q(p_1_in33_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[73] 
       (.C(clk),
        .CE(1'b1),
        .D(D[73]),
        .Q(p_1_in33_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[74] 
       (.C(clk),
        .CE(1'b1),
        .D(D[74]),
        .Q(p_1_in33_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[75] 
       (.C(clk),
        .CE(1'b1),
        .D(D[75]),
        .Q(p_0_in32_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[76] 
       (.C(clk),
        .CE(1'b1),
        .D(D[76]),
        .Q(p_0_in32_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[77] 
       (.C(clk),
        .CE(1'b1),
        .D(D[77]),
        .Q(p_0_in32_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[78] 
       (.C(clk),
        .CE(1'b1),
        .D(D[78]),
        .Q(p_1_in36_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[79] 
       (.C(clk),
        .CE(1'b1),
        .D(D[79]),
        .Q(p_1_in36_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\x_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[80] 
       (.C(clk),
        .CE(1'b1),
        .D(D[80]),
        .Q(p_1_in36_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[81] 
       (.C(clk),
        .CE(1'b1),
        .D(D[81]),
        .Q(p_0_in35_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[82] 
       (.C(clk),
        .CE(1'b1),
        .D(D[82]),
        .Q(p_0_in35_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[83] 
       (.C(clk),
        .CE(1'b1),
        .D(D[83]),
        .Q(p_0_in35_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[84] 
       (.C(clk),
        .CE(1'b1),
        .D(D[84]),
        .Q(p_1_in39_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[85] 
       (.C(clk),
        .CE(1'b1),
        .D(D[85]),
        .Q(p_1_in39_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[86] 
       (.C(clk),
        .CE(1'b1),
        .D(D[86]),
        .Q(p_1_in39_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[87] 
       (.C(clk),
        .CE(1'b1),
        .D(D[87]),
        .Q(p_0_in38_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[88] 
       (.C(clk),
        .CE(1'b1),
        .D(D[88]),
        .Q(p_0_in38_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[89] 
       (.C(clk),
        .CE(1'b1),
        .D(D[89]),
        .Q(p_0_in38_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\x_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[90] 
       (.C(clk),
        .CE(1'b1),
        .D(D[90]),
        .Q(p_1_in42_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[91] 
       (.C(clk),
        .CE(1'b1),
        .D(D[91]),
        .Q(p_1_in42_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[92] 
       (.C(clk),
        .CE(1'b1),
        .D(D[92]),
        .Q(p_1_in42_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[93] 
       (.C(clk),
        .CE(1'b1),
        .D(D[93]),
        .Q(p_0_in41_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[94] 
       (.C(clk),
        .CE(1'b1),
        .D(D[94]),
        .Q(p_0_in41_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[95] 
       (.C(clk),
        .CE(1'b1),
        .D(D[95]),
        .Q(p_0_in41_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\x_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "adderTreeLegacy" *) 
module zynq_blk_TDCchannel_1_0__adderTreeLegacy__parameterized0
   (clk_0,
    sum,
    validIn,
    clk,
    D);
  output clk_0;
  output [7:0]sum;
  input validIn;
  input clk;
  input [63:0]D;

  wire [63:0]D;
  wire clk;
  wire clk_0;
  wire [3:0]p_0_in11_in;
  wire [3:0]p_0_in14_in;
  wire [3:0]p_0_in17_in;
  wire [3:0]p_0_in8_in;
  wire [3:0]p_1_in12_in;
  wire [3:0]p_1_in15_in;
  wire [3:0]p_1_in18_in;
  wire [3:0]p_1_in9_in;
  wire [7:0]sum;
  wire validIn;
  wire \x[0]_i_1_n_0 ;
  wire \x[1]_i_1_n_0 ;
  wire \x[2]_i_1_n_0 ;
  wire \x[3]_i_1_n_0 ;
  wire \x[4]_i_1_n_0 ;
  wire \x[4]_i_2_n_0 ;
  wire [4:0]x_in010_out;
  wire [4:0]x_in013_out;
  wire [4:0]x_in016_out;
  wire [4:0]x_in019_out;
  wire \x_in0_inferred__0/x[5]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[6]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[7]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[8]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[9]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[9]_i_2_n_0 ;
  wire \x_in0_inferred__1/x[10]_i_1_n_0 ;
  wire \x_in0_inferred__1/x[11]_i_1_n_0 ;
  wire \x_in0_inferred__1/x[12]_i_1_n_0 ;
  wire \x_in0_inferred__1/x[13]_i_1_n_0 ;
  wire \x_in0_inferred__1/x[14]_i_1_n_0 ;
  wire \x_in0_inferred__1/x[14]_i_2_n_0 ;
  wire \x_in0_inferred__2/x[15]_i_1_n_0 ;
  wire \x_in0_inferred__2/x[16]_i_1_n_0 ;
  wire \x_in0_inferred__2/x[17]_i_1_n_0 ;
  wire \x_in0_inferred__2/x[18]_i_1_n_0 ;
  wire \x_in0_inferred__2/x[19]_i_1_n_0 ;
  wire \x_in0_inferred__2/x[19]_i_2_n_0 ;
  wire \x_in0_inferred__3/x[24]_i_2_n_0 ;
  wire \x_in0_inferred__4/x[29]_i_2_n_0 ;
  wire \x_in0_inferred__5/x[34]_i_2_n_0 ;
  wire \x_in0_inferred__6/x[39]_i_2_n_0 ;
  wire \x_reg_n_0_[0] ;
  wire \x_reg_n_0_[10] ;
  wire \x_reg_n_0_[11] ;
  wire \x_reg_n_0_[12] ;
  wire \x_reg_n_0_[13] ;
  wire \x_reg_n_0_[14] ;
  wire \x_reg_n_0_[15] ;
  wire \x_reg_n_0_[16] ;
  wire \x_reg_n_0_[17] ;
  wire \x_reg_n_0_[18] ;
  wire \x_reg_n_0_[19] ;
  wire \x_reg_n_0_[1] ;
  wire \x_reg_n_0_[20] ;
  wire \x_reg_n_0_[21] ;
  wire \x_reg_n_0_[22] ;
  wire \x_reg_n_0_[23] ;
  wire \x_reg_n_0_[24] ;
  wire \x_reg_n_0_[25] ;
  wire \x_reg_n_0_[26] ;
  wire \x_reg_n_0_[27] ;
  wire \x_reg_n_0_[28] ;
  wire \x_reg_n_0_[29] ;
  wire \x_reg_n_0_[2] ;
  wire \x_reg_n_0_[30] ;
  wire \x_reg_n_0_[31] ;
  wire \x_reg_n_0_[3] ;
  wire \x_reg_n_0_[4] ;
  wire \x_reg_n_0_[5] ;
  wire \x_reg_n_0_[6] ;
  wire \x_reg_n_0_[7] ;
  wire \x_reg_n_0_[8] ;
  wire \x_reg_n_0_[9] ;

  zynq_blk_TDCchannel_1_0__adderTreeLegacy__parameterized1 \RECURSE.NEXT_LEVEL 
       (.D({x_in019_out,x_in016_out,x_in013_out,x_in010_out,\x_in0_inferred__2/x[19]_i_1_n_0 ,\x_in0_inferred__2/x[18]_i_1_n_0 ,\x_in0_inferred__2/x[17]_i_1_n_0 ,\x_in0_inferred__2/x[16]_i_1_n_0 ,\x_in0_inferred__2/x[15]_i_1_n_0 ,\x_in0_inferred__1/x[14]_i_1_n_0 ,\x_in0_inferred__1/x[13]_i_1_n_0 ,\x_in0_inferred__1/x[12]_i_1_n_0 ,\x_in0_inferred__1/x[11]_i_1_n_0 ,\x_in0_inferred__1/x[10]_i_1_n_0 ,\x_in0_inferred__0/x[9]_i_1_n_0 ,\x_in0_inferred__0/x[8]_i_1_n_0 ,\x_in0_inferred__0/x[7]_i_1_n_0 ,\x_in0_inferred__0/x[6]_i_1_n_0 ,\x_in0_inferred__0/x[5]_i_1_n_0 ,\x[4]_i_1_n_0 ,\x[3]_i_1_n_0 ,\x[2]_i_1_n_0 ,\x[1]_i_1_n_0 ,\x[0]_i_1_n_0 }),
        .clk(clk),
        .clk_0(clk_0),
        .sum(sum),
        .validIn(validIn));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[0]_i_1 
       (.I0(\x_reg_n_0_[0] ),
        .I1(\x_reg_n_0_[4] ),
        .O(\x[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[1]_i_1 
       (.I0(\x_reg_n_0_[0] ),
        .I1(\x_reg_n_0_[4] ),
        .I2(\x_reg_n_0_[5] ),
        .I3(\x_reg_n_0_[1] ),
        .O(\x[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[2]_i_1 
       (.I0(\x_reg_n_0_[4] ),
        .I1(\x_reg_n_0_[0] ),
        .I2(\x_reg_n_0_[1] ),
        .I3(\x_reg_n_0_[5] ),
        .I4(\x_reg_n_0_[6] ),
        .I5(\x_reg_n_0_[2] ),
        .O(\x[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x[3]_i_1 
       (.I0(\x[4]_i_2_n_0 ),
        .I1(\x_reg_n_0_[7] ),
        .I2(\x_reg_n_0_[3] ),
        .O(\x[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x[4]_i_1 
       (.I0(\x_reg_n_0_[7] ),
        .I1(\x_reg_n_0_[3] ),
        .I2(\x[4]_i_2_n_0 ),
        .O(\x[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[4]_i_2 
       (.I0(\x_reg_n_0_[6] ),
        .I1(\x_reg_n_0_[2] ),
        .I2(\x_reg_n_0_[4] ),
        .I3(\x_reg_n_0_[0] ),
        .I4(\x_reg_n_0_[1] ),
        .I5(\x_reg_n_0_[5] ),
        .O(\x[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__0/x[5]_i_1 
       (.I0(\x_reg_n_0_[8] ),
        .I1(\x_reg_n_0_[12] ),
        .O(\x_in0_inferred__0/x[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__0/x[6]_i_1 
       (.I0(\x_reg_n_0_[8] ),
        .I1(\x_reg_n_0_[12] ),
        .I2(\x_reg_n_0_[13] ),
        .I3(\x_reg_n_0_[9] ),
        .O(\x_in0_inferred__0/x[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__0/x[7]_i_1 
       (.I0(\x_reg_n_0_[12] ),
        .I1(\x_reg_n_0_[8] ),
        .I2(\x_reg_n_0_[9] ),
        .I3(\x_reg_n_0_[13] ),
        .I4(\x_reg_n_0_[14] ),
        .I5(\x_reg_n_0_[10] ),
        .O(\x_in0_inferred__0/x[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__0/x[8]_i_1 
       (.I0(\x_in0_inferred__0/x[9]_i_2_n_0 ),
        .I1(\x_reg_n_0_[15] ),
        .I2(\x_reg_n_0_[11] ),
        .O(\x_in0_inferred__0/x[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x_in0_inferred__0/x[9]_i_1 
       (.I0(\x_reg_n_0_[15] ),
        .I1(\x_reg_n_0_[11] ),
        .I2(\x_in0_inferred__0/x[9]_i_2_n_0 ),
        .O(\x_in0_inferred__0/x[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__0/x[9]_i_2 
       (.I0(\x_reg_n_0_[14] ),
        .I1(\x_reg_n_0_[10] ),
        .I2(\x_reg_n_0_[12] ),
        .I3(\x_reg_n_0_[8] ),
        .I4(\x_reg_n_0_[9] ),
        .I5(\x_reg_n_0_[13] ),
        .O(\x_in0_inferred__0/x[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__1/x[10]_i_1 
       (.I0(\x_reg_n_0_[16] ),
        .I1(\x_reg_n_0_[20] ),
        .O(\x_in0_inferred__1/x[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__1/x[11]_i_1 
       (.I0(\x_reg_n_0_[16] ),
        .I1(\x_reg_n_0_[20] ),
        .I2(\x_reg_n_0_[21] ),
        .I3(\x_reg_n_0_[17] ),
        .O(\x_in0_inferred__1/x[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__1/x[12]_i_1 
       (.I0(\x_reg_n_0_[20] ),
        .I1(\x_reg_n_0_[16] ),
        .I2(\x_reg_n_0_[17] ),
        .I3(\x_reg_n_0_[21] ),
        .I4(\x_reg_n_0_[22] ),
        .I5(\x_reg_n_0_[18] ),
        .O(\x_in0_inferred__1/x[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__1/x[13]_i_1 
       (.I0(\x_in0_inferred__1/x[14]_i_2_n_0 ),
        .I1(\x_reg_n_0_[23] ),
        .I2(\x_reg_n_0_[19] ),
        .O(\x_in0_inferred__1/x[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x_in0_inferred__1/x[14]_i_1 
       (.I0(\x_reg_n_0_[23] ),
        .I1(\x_reg_n_0_[19] ),
        .I2(\x_in0_inferred__1/x[14]_i_2_n_0 ),
        .O(\x_in0_inferred__1/x[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__1/x[14]_i_2 
       (.I0(\x_reg_n_0_[22] ),
        .I1(\x_reg_n_0_[18] ),
        .I2(\x_reg_n_0_[20] ),
        .I3(\x_reg_n_0_[16] ),
        .I4(\x_reg_n_0_[17] ),
        .I5(\x_reg_n_0_[21] ),
        .O(\x_in0_inferred__1/x[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__2/x[15]_i_1 
       (.I0(\x_reg_n_0_[24] ),
        .I1(\x_reg_n_0_[28] ),
        .O(\x_in0_inferred__2/x[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__2/x[16]_i_1 
       (.I0(\x_reg_n_0_[24] ),
        .I1(\x_reg_n_0_[28] ),
        .I2(\x_reg_n_0_[29] ),
        .I3(\x_reg_n_0_[25] ),
        .O(\x_in0_inferred__2/x[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__2/x[17]_i_1 
       (.I0(\x_reg_n_0_[28] ),
        .I1(\x_reg_n_0_[24] ),
        .I2(\x_reg_n_0_[25] ),
        .I3(\x_reg_n_0_[29] ),
        .I4(\x_reg_n_0_[30] ),
        .I5(\x_reg_n_0_[26] ),
        .O(\x_in0_inferred__2/x[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__2/x[18]_i_1 
       (.I0(\x_in0_inferred__2/x[19]_i_2_n_0 ),
        .I1(\x_reg_n_0_[31] ),
        .I2(\x_reg_n_0_[27] ),
        .O(\x_in0_inferred__2/x[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x_in0_inferred__2/x[19]_i_1 
       (.I0(\x_reg_n_0_[31] ),
        .I1(\x_reg_n_0_[27] ),
        .I2(\x_in0_inferred__2/x[19]_i_2_n_0 ),
        .O(\x_in0_inferred__2/x[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__2/x[19]_i_2 
       (.I0(\x_reg_n_0_[30] ),
        .I1(\x_reg_n_0_[26] ),
        .I2(\x_reg_n_0_[28] ),
        .I3(\x_reg_n_0_[24] ),
        .I4(\x_reg_n_0_[25] ),
        .I5(\x_reg_n_0_[29] ),
        .O(\x_in0_inferred__2/x[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__3/x[20]_i_1 
       (.I0(p_1_in9_in[0]),
        .I1(p_0_in8_in[0]),
        .O(x_in010_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__3/x[21]_i_1 
       (.I0(p_1_in9_in[0]),
        .I1(p_0_in8_in[0]),
        .I2(p_0_in8_in[1]),
        .I3(p_1_in9_in[1]),
        .O(x_in010_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__3/x[22]_i_1 
       (.I0(p_0_in8_in[0]),
        .I1(p_1_in9_in[0]),
        .I2(p_1_in9_in[1]),
        .I3(p_0_in8_in[1]),
        .I4(p_0_in8_in[2]),
        .I5(p_1_in9_in[2]),
        .O(x_in010_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__3/x[23]_i_1 
       (.I0(\x_in0_inferred__3/x[24]_i_2_n_0 ),
        .I1(p_0_in8_in[3]),
        .I2(p_1_in9_in[3]),
        .O(x_in010_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x_in0_inferred__3/x[24]_i_1 
       (.I0(p_0_in8_in[3]),
        .I1(p_1_in9_in[3]),
        .I2(\x_in0_inferred__3/x[24]_i_2_n_0 ),
        .O(x_in010_out[4]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__3/x[24]_i_2 
       (.I0(p_0_in8_in[2]),
        .I1(p_1_in9_in[2]),
        .I2(p_0_in8_in[0]),
        .I3(p_1_in9_in[0]),
        .I4(p_1_in9_in[1]),
        .I5(p_0_in8_in[1]),
        .O(\x_in0_inferred__3/x[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__4/x[25]_i_1 
       (.I0(p_1_in12_in[0]),
        .I1(p_0_in11_in[0]),
        .O(x_in013_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__4/x[26]_i_1 
       (.I0(p_1_in12_in[0]),
        .I1(p_0_in11_in[0]),
        .I2(p_0_in11_in[1]),
        .I3(p_1_in12_in[1]),
        .O(x_in013_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__4/x[27]_i_1 
       (.I0(p_0_in11_in[0]),
        .I1(p_1_in12_in[0]),
        .I2(p_1_in12_in[1]),
        .I3(p_0_in11_in[1]),
        .I4(p_0_in11_in[2]),
        .I5(p_1_in12_in[2]),
        .O(x_in013_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__4/x[28]_i_1 
       (.I0(\x_in0_inferred__4/x[29]_i_2_n_0 ),
        .I1(p_0_in11_in[3]),
        .I2(p_1_in12_in[3]),
        .O(x_in013_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x_in0_inferred__4/x[29]_i_1 
       (.I0(p_0_in11_in[3]),
        .I1(p_1_in12_in[3]),
        .I2(\x_in0_inferred__4/x[29]_i_2_n_0 ),
        .O(x_in013_out[4]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__4/x[29]_i_2 
       (.I0(p_0_in11_in[2]),
        .I1(p_1_in12_in[2]),
        .I2(p_0_in11_in[0]),
        .I3(p_1_in12_in[0]),
        .I4(p_1_in12_in[1]),
        .I5(p_0_in11_in[1]),
        .O(\x_in0_inferred__4/x[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__5/x[30]_i_1 
       (.I0(p_1_in15_in[0]),
        .I1(p_0_in14_in[0]),
        .O(x_in016_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__5/x[31]_i_1 
       (.I0(p_1_in15_in[0]),
        .I1(p_0_in14_in[0]),
        .I2(p_0_in14_in[1]),
        .I3(p_1_in15_in[1]),
        .O(x_in016_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__5/x[32]_i_1 
       (.I0(p_0_in14_in[0]),
        .I1(p_1_in15_in[0]),
        .I2(p_1_in15_in[1]),
        .I3(p_0_in14_in[1]),
        .I4(p_0_in14_in[2]),
        .I5(p_1_in15_in[2]),
        .O(x_in016_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__5/x[33]_i_1 
       (.I0(\x_in0_inferred__5/x[34]_i_2_n_0 ),
        .I1(p_0_in14_in[3]),
        .I2(p_1_in15_in[3]),
        .O(x_in016_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x_in0_inferred__5/x[34]_i_1 
       (.I0(p_0_in14_in[3]),
        .I1(p_1_in15_in[3]),
        .I2(\x_in0_inferred__5/x[34]_i_2_n_0 ),
        .O(x_in016_out[4]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__5/x[34]_i_2 
       (.I0(p_0_in14_in[2]),
        .I1(p_1_in15_in[2]),
        .I2(p_0_in14_in[0]),
        .I3(p_1_in15_in[0]),
        .I4(p_1_in15_in[1]),
        .I5(p_0_in14_in[1]),
        .O(\x_in0_inferred__5/x[34]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__6/x[35]_i_1 
       (.I0(p_1_in18_in[0]),
        .I1(p_0_in17_in[0]),
        .O(x_in019_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__6/x[36]_i_1 
       (.I0(p_1_in18_in[0]),
        .I1(p_0_in17_in[0]),
        .I2(p_0_in17_in[1]),
        .I3(p_1_in18_in[1]),
        .O(x_in019_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__6/x[37]_i_1 
       (.I0(p_0_in17_in[0]),
        .I1(p_1_in18_in[0]),
        .I2(p_1_in18_in[1]),
        .I3(p_0_in17_in[1]),
        .I4(p_0_in17_in[2]),
        .I5(p_1_in18_in[2]),
        .O(x_in019_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__6/x[38]_i_1 
       (.I0(\x_in0_inferred__6/x[39]_i_2_n_0 ),
        .I1(p_0_in17_in[3]),
        .I2(p_1_in18_in[3]),
        .O(x_in019_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x_in0_inferred__6/x[39]_i_1 
       (.I0(p_0_in17_in[3]),
        .I1(p_1_in18_in[3]),
        .I2(\x_in0_inferred__6/x[39]_i_2_n_0 ),
        .O(x_in019_out[4]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__6/x[39]_i_2 
       (.I0(p_0_in17_in[2]),
        .I1(p_1_in18_in[2]),
        .I2(p_0_in17_in[0]),
        .I3(p_1_in18_in[0]),
        .I4(p_1_in18_in[1]),
        .I5(p_0_in17_in[1]),
        .O(\x_in0_inferred__6/x[39]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\x_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\x_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\x_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\x_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\x_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\x_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\x_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\x_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\x_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\x_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\x_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\x_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\x_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\x_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\x_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\x_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\x_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\x_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\x_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\x_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\x_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\x_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\x_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\x_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\x_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(p_1_in9_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(D[33]),
        .Q(p_1_in9_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(D[34]),
        .Q(p_1_in9_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(D[35]),
        .Q(p_1_in9_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(D[36]),
        .Q(p_0_in8_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(D[37]),
        .Q(p_0_in8_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(D[38]),
        .Q(p_0_in8_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(D[39]),
        .Q(p_0_in8_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\x_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(D[40]),
        .Q(p_1_in12_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(D[41]),
        .Q(p_1_in12_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(D[42]),
        .Q(p_1_in12_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(D[43]),
        .Q(p_1_in12_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(D[44]),
        .Q(p_0_in11_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(D[45]),
        .Q(p_0_in11_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(D[46]),
        .Q(p_0_in11_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(D[47]),
        .Q(p_0_in11_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(D[48]),
        .Q(p_1_in15_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(D[49]),
        .Q(p_1_in15_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\x_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(D[50]),
        .Q(p_1_in15_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(D[51]),
        .Q(p_1_in15_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(D[52]),
        .Q(p_0_in14_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(D[53]),
        .Q(p_0_in14_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(D[54]),
        .Q(p_0_in14_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(D[55]),
        .Q(p_0_in14_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(D[56]),
        .Q(p_1_in18_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(D[57]),
        .Q(p_1_in18_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(D[58]),
        .Q(p_1_in18_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(D[59]),
        .Q(p_1_in18_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\x_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(D[60]),
        .Q(p_0_in17_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(D[61]),
        .Q(p_0_in17_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(D[62]),
        .Q(p_0_in17_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(D[63]),
        .Q(p_0_in17_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\x_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\x_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\x_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\x_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "adderTreeLegacy" *) 
module zynq_blk_TDCchannel_1_0__adderTreeLegacy__parameterized1
   (clk_0,
    sum,
    validIn,
    clk,
    D);
  output clk_0;
  output [7:0]sum;
  input validIn;
  input clk;
  input [39:0]D;

  wire [39:0]D;
  wire clk;
  wire clk_0;
  wire [4:0]p_0_in2_in;
  wire [4:0]p_0_in5_in;
  wire [4:0]p_1_in3_in;
  wire [4:0]p_1_in6_in;
  wire [7:0]sum;
  wire validIn;
  wire \x[0]_i_1_n_0 ;
  wire \x[1]_i_1_n_0 ;
  wire \x[2]_i_1_n_0 ;
  wire \x[3]_i_1_n_0 ;
  wire \x[4]_i_1_n_0 ;
  wire \x[5]_i_1_n_0 ;
  wire \x[5]_i_2_n_0 ;
  wire [5:0]x_in04_out;
  wire [5:0]x_in07_out;
  wire \x_in0_inferred__0/x[10]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[11]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[11]_i_2_n_0 ;
  wire \x_in0_inferred__0/x[6]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[7]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[8]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[9]_i_1_n_0 ;
  wire \x_in0_inferred__1/x[17]_i_2_n_0 ;
  wire \x_in0_inferred__2/x[23]_i_2_n_0 ;
  wire \x_reg_n_0_[0] ;
  wire \x_reg_n_0_[10] ;
  wire \x_reg_n_0_[11] ;
  wire \x_reg_n_0_[12] ;
  wire \x_reg_n_0_[13] ;
  wire \x_reg_n_0_[14] ;
  wire \x_reg_n_0_[15] ;
  wire \x_reg_n_0_[16] ;
  wire \x_reg_n_0_[17] ;
  wire \x_reg_n_0_[18] ;
  wire \x_reg_n_0_[19] ;
  wire \x_reg_n_0_[1] ;
  wire \x_reg_n_0_[2] ;
  wire \x_reg_n_0_[3] ;
  wire \x_reg_n_0_[4] ;
  wire \x_reg_n_0_[5] ;
  wire \x_reg_n_0_[6] ;
  wire \x_reg_n_0_[7] ;
  wire \x_reg_n_0_[8] ;
  wire \x_reg_n_0_[9] ;

  zynq_blk_TDCchannel_1_0__adderTreeLegacy__parameterized2 \RECURSE.NEXT_LEVEL 
       (.D({x_in07_out,x_in04_out,\x_in0_inferred__0/x[11]_i_1_n_0 ,\x_in0_inferred__0/x[10]_i_1_n_0 ,\x_in0_inferred__0/x[9]_i_1_n_0 ,\x_in0_inferred__0/x[8]_i_1_n_0 ,\x_in0_inferred__0/x[7]_i_1_n_0 ,\x_in0_inferred__0/x[6]_i_1_n_0 ,\x[5]_i_1_n_0 ,\x[4]_i_1_n_0 ,\x[3]_i_1_n_0 ,\x[2]_i_1_n_0 ,\x[1]_i_1_n_0 ,\x[0]_i_1_n_0 }),
        .clk(clk),
        .clk_0(clk_0),
        .sum(sum),
        .validIn(validIn));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[0]_i_1 
       (.I0(\x_reg_n_0_[0] ),
        .I1(\x_reg_n_0_[5] ),
        .O(\x[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[1]_i_1 
       (.I0(\x_reg_n_0_[0] ),
        .I1(\x_reg_n_0_[5] ),
        .I2(\x_reg_n_0_[6] ),
        .I3(\x_reg_n_0_[1] ),
        .O(\x[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[2]_i_1 
       (.I0(\x_reg_n_0_[5] ),
        .I1(\x_reg_n_0_[0] ),
        .I2(\x_reg_n_0_[1] ),
        .I3(\x_reg_n_0_[6] ),
        .I4(\x_reg_n_0_[7] ),
        .I5(\x_reg_n_0_[2] ),
        .O(\x[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \x[3]_i_1 
       (.I0(\x[5]_i_2_n_0 ),
        .I1(\x_reg_n_0_[8] ),
        .I2(\x_reg_n_0_[3] ),
        .O(\x[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \x[4]_i_1 
       (.I0(\x[5]_i_2_n_0 ),
        .I1(\x_reg_n_0_[3] ),
        .I2(\x_reg_n_0_[8] ),
        .I3(\x_reg_n_0_[9] ),
        .I4(\x_reg_n_0_[4] ),
        .O(\x[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \x[5]_i_1 
       (.I0(\x_reg_n_0_[9] ),
        .I1(\x_reg_n_0_[4] ),
        .I2(\x[5]_i_2_n_0 ),
        .I3(\x_reg_n_0_[3] ),
        .I4(\x_reg_n_0_[8] ),
        .O(\x[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[5]_i_2 
       (.I0(\x_reg_n_0_[7] ),
        .I1(\x_reg_n_0_[2] ),
        .I2(\x_reg_n_0_[5] ),
        .I3(\x_reg_n_0_[0] ),
        .I4(\x_reg_n_0_[1] ),
        .I5(\x_reg_n_0_[6] ),
        .O(\x[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \x_in0_inferred__0/x[10]_i_1 
       (.I0(\x_in0_inferred__0/x[11]_i_2_n_0 ),
        .I1(\x_reg_n_0_[13] ),
        .I2(\x_reg_n_0_[18] ),
        .I3(\x_reg_n_0_[19] ),
        .I4(\x_reg_n_0_[14] ),
        .O(\x_in0_inferred__0/x[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \x_in0_inferred__0/x[11]_i_1 
       (.I0(\x_reg_n_0_[19] ),
        .I1(\x_reg_n_0_[14] ),
        .I2(\x_in0_inferred__0/x[11]_i_2_n_0 ),
        .I3(\x_reg_n_0_[13] ),
        .I4(\x_reg_n_0_[18] ),
        .O(\x_in0_inferred__0/x[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__0/x[11]_i_2 
       (.I0(\x_reg_n_0_[17] ),
        .I1(\x_reg_n_0_[12] ),
        .I2(\x_reg_n_0_[15] ),
        .I3(\x_reg_n_0_[10] ),
        .I4(\x_reg_n_0_[11] ),
        .I5(\x_reg_n_0_[16] ),
        .O(\x_in0_inferred__0/x[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__0/x[6]_i_1 
       (.I0(\x_reg_n_0_[10] ),
        .I1(\x_reg_n_0_[15] ),
        .O(\x_in0_inferred__0/x[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__0/x[7]_i_1 
       (.I0(\x_reg_n_0_[10] ),
        .I1(\x_reg_n_0_[15] ),
        .I2(\x_reg_n_0_[16] ),
        .I3(\x_reg_n_0_[11] ),
        .O(\x_in0_inferred__0/x[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__0/x[8]_i_1 
       (.I0(\x_reg_n_0_[15] ),
        .I1(\x_reg_n_0_[10] ),
        .I2(\x_reg_n_0_[11] ),
        .I3(\x_reg_n_0_[16] ),
        .I4(\x_reg_n_0_[17] ),
        .I5(\x_reg_n_0_[12] ),
        .O(\x_in0_inferred__0/x[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__0/x[9]_i_1 
       (.I0(\x_in0_inferred__0/x[11]_i_2_n_0 ),
        .I1(\x_reg_n_0_[18] ),
        .I2(\x_reg_n_0_[13] ),
        .O(\x_in0_inferred__0/x[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__1/x[12]_i_1 
       (.I0(p_1_in3_in[0]),
        .I1(p_0_in2_in[0]),
        .O(x_in04_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__1/x[13]_i_1 
       (.I0(p_1_in3_in[0]),
        .I1(p_0_in2_in[0]),
        .I2(p_0_in2_in[1]),
        .I3(p_1_in3_in[1]),
        .O(x_in04_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__1/x[14]_i_1 
       (.I0(p_0_in2_in[0]),
        .I1(p_1_in3_in[0]),
        .I2(p_1_in3_in[1]),
        .I3(p_0_in2_in[1]),
        .I4(p_0_in2_in[2]),
        .I5(p_1_in3_in[2]),
        .O(x_in04_out[2]));
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__1/x[15]_i_1 
       (.I0(\x_in0_inferred__1/x[17]_i_2_n_0 ),
        .I1(p_0_in2_in[3]),
        .I2(p_1_in3_in[3]),
        .O(x_in04_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \x_in0_inferred__1/x[16]_i_1 
       (.I0(\x_in0_inferred__1/x[17]_i_2_n_0 ),
        .I1(p_1_in3_in[3]),
        .I2(p_0_in2_in[3]),
        .I3(p_0_in2_in[4]),
        .I4(p_1_in3_in[4]),
        .O(x_in04_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \x_in0_inferred__1/x[17]_i_1 
       (.I0(p_0_in2_in[4]),
        .I1(p_1_in3_in[4]),
        .I2(\x_in0_inferred__1/x[17]_i_2_n_0 ),
        .I3(p_1_in3_in[3]),
        .I4(p_0_in2_in[3]),
        .O(x_in04_out[5]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__1/x[17]_i_2 
       (.I0(p_0_in2_in[2]),
        .I1(p_1_in3_in[2]),
        .I2(p_0_in2_in[0]),
        .I3(p_1_in3_in[0]),
        .I4(p_1_in3_in[1]),
        .I5(p_0_in2_in[1]),
        .O(\x_in0_inferred__1/x[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__2/x[18]_i_1 
       (.I0(p_1_in6_in[0]),
        .I1(p_0_in5_in[0]),
        .O(x_in07_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__2/x[19]_i_1 
       (.I0(p_1_in6_in[0]),
        .I1(p_0_in5_in[0]),
        .I2(p_0_in5_in[1]),
        .I3(p_1_in6_in[1]),
        .O(x_in07_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__2/x[20]_i_1 
       (.I0(p_0_in5_in[0]),
        .I1(p_1_in6_in[0]),
        .I2(p_1_in6_in[1]),
        .I3(p_0_in5_in[1]),
        .I4(p_0_in5_in[2]),
        .I5(p_1_in6_in[2]),
        .O(x_in07_out[2]));
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__2/x[21]_i_1 
       (.I0(\x_in0_inferred__2/x[23]_i_2_n_0 ),
        .I1(p_0_in5_in[3]),
        .I2(p_1_in6_in[3]),
        .O(x_in07_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \x_in0_inferred__2/x[22]_i_1 
       (.I0(\x_in0_inferred__2/x[23]_i_2_n_0 ),
        .I1(p_1_in6_in[3]),
        .I2(p_0_in5_in[3]),
        .I3(p_0_in5_in[4]),
        .I4(p_1_in6_in[4]),
        .O(x_in07_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \x_in0_inferred__2/x[23]_i_1 
       (.I0(p_0_in5_in[4]),
        .I1(p_1_in6_in[4]),
        .I2(\x_in0_inferred__2/x[23]_i_2_n_0 ),
        .I3(p_1_in6_in[3]),
        .I4(p_0_in5_in[3]),
        .O(x_in07_out[5]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__2/x[23]_i_2 
       (.I0(p_0_in5_in[2]),
        .I1(p_1_in6_in[2]),
        .I2(p_0_in5_in[0]),
        .I3(p_1_in6_in[0]),
        .I4(p_1_in6_in[1]),
        .I5(p_0_in5_in[1]),
        .O(\x_in0_inferred__2/x[23]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\x_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\x_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\x_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\x_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\x_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\x_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\x_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\x_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\x_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\x_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\x_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\x_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(p_1_in3_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(p_1_in3_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(p_1_in3_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(p_1_in3_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(p_1_in3_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(p_0_in2_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(p_0_in2_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(p_0_in2_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(p_0_in2_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(p_0_in2_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\x_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(p_1_in6_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(p_1_in6_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(p_1_in6_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(D[33]),
        .Q(p_1_in6_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(D[34]),
        .Q(p_1_in6_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(D[35]),
        .Q(p_0_in5_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(D[36]),
        .Q(p_0_in5_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(D[37]),
        .Q(p_0_in5_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(D[38]),
        .Q(p_0_in5_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(D[39]),
        .Q(p_0_in5_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\x_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\x_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\x_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\x_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\x_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\x_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\x_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "adderTreeLegacy" *) 
module zynq_blk_TDCchannel_1_0__adderTreeLegacy__parameterized2
   (clk_0,
    sum,
    validIn,
    clk,
    D);
  output clk_0;
  output [7:0]sum;
  input validIn;
  input clk;
  input [23:0]D;

  wire [23:0]D;
  wire clk;
  wire clk_0;
  wire [5:0]p_0_in0_in;
  wire [5:0]p_1_in;
  wire [7:0]sum;
  wire validIn;
  wire \x[10]_i_2_n_0 ;
  wire \x[10]_i_3_n_0 ;
  wire \x[10]_i_4_n_0 ;
  wire \x[10]_i_5_n_0 ;
  wire \x[13]_i_2_n_0 ;
  wire \x[13]_i_3_n_0 ;
  wire \x[3]_i_2_n_0 ;
  wire \x[3]_i_3_n_0 ;
  wire \x[3]_i_4_n_0 ;
  wire \x[3]_i_5_n_0 ;
  wire \x[6]_i_2_n_0 ;
  wire \x[6]_i_3_n_0 ;
  wire [6:0]x_in0;
  wire [6:0]x_in01_out;
  wire \x_reg[10]_i_1_n_0 ;
  wire \x_reg[3]_i_1_n_0 ;
  wire \x_reg_n_0_[0] ;
  wire \x_reg_n_0_[10] ;
  wire \x_reg_n_0_[11] ;
  wire \x_reg_n_0_[1] ;
  wire \x_reg_n_0_[2] ;
  wire \x_reg_n_0_[3] ;
  wire \x_reg_n_0_[4] ;
  wire \x_reg_n_0_[5] ;
  wire \x_reg_n_0_[6] ;
  wire \x_reg_n_0_[7] ;
  wire \x_reg_n_0_[8] ;
  wire \x_reg_n_0_[9] ;
  wire [2:0]\NLW_x_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_x_reg[13]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_x_reg[3]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_x_reg[6]_i_1_O_UNCONNECTED ;

  zynq_blk_TDCchannel_1_0__adderTreeLegacy__parameterized3 \RECURSE.NEXT_LEVEL 
       (.D({x_in01_out,x_in0}),
        .clk(clk),
        .clk_0(clk_0),
        .sum(sum),
        .validIn(validIn));
  LUT2 #(
    .INIT(4'h6)) 
    \x[10]_i_2 
       (.I0(p_1_in[3]),
        .I1(p_0_in0_in[3]),
        .O(\x[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[10]_i_3 
       (.I0(p_1_in[2]),
        .I1(p_0_in0_in[2]),
        .O(\x[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[10]_i_4 
       (.I0(p_1_in[1]),
        .I1(p_0_in0_in[1]),
        .O(\x[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[10]_i_5 
       (.I0(p_1_in[0]),
        .I1(p_0_in0_in[0]),
        .O(\x[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[13]_i_2 
       (.I0(p_1_in[5]),
        .I1(p_0_in0_in[5]),
        .O(\x[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[13]_i_3 
       (.I0(p_1_in[4]),
        .I1(p_0_in0_in[4]),
        .O(\x[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[3]_i_2 
       (.I0(\x_reg_n_0_[3] ),
        .I1(\x_reg_n_0_[9] ),
        .O(\x[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[3]_i_3 
       (.I0(\x_reg_n_0_[2] ),
        .I1(\x_reg_n_0_[8] ),
        .O(\x[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[3]_i_4 
       (.I0(\x_reg_n_0_[1] ),
        .I1(\x_reg_n_0_[7] ),
        .O(\x[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[3]_i_5 
       (.I0(\x_reg_n_0_[0] ),
        .I1(\x_reg_n_0_[6] ),
        .O(\x[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[6]_i_2 
       (.I0(\x_reg_n_0_[5] ),
        .I1(\x_reg_n_0_[11] ),
        .O(\x[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[6]_i_3 
       (.I0(\x_reg_n_0_[4] ),
        .I1(\x_reg_n_0_[10] ),
        .O(\x[6]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\x_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\x_reg_n_0_[10] ),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \x_reg[10]_i_1 
       (.CI(1'b0),
        .CO({\x_reg[10]_i_1_n_0 ,\NLW_x_reg[10]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in[3:0]),
        .O(x_in01_out[3:0]),
        .S({\x[10]_i_2_n_0 ,\x[10]_i_3_n_0 ,\x[10]_i_4_n_0 ,\x[10]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\x_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(p_1_in[1]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \x_reg[13]_i_1 
       (.CI(\x_reg[10]_i_1_n_0 ),
        .CO({\NLW_x_reg[13]_i_1_CO_UNCONNECTED [3],x_in01_out[6],\NLW_x_reg[13]_i_1_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_1_in[5:4]}),
        .O({\NLW_x_reg[13]_i_1_O_UNCONNECTED [3:2],x_in01_out[5:4]}),
        .S({1'b0,1'b1,\x[13]_i_2_n_0 ,\x[13]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(p_0_in0_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(p_0_in0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\x_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(p_0_in0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(p_0_in0_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(p_0_in0_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(p_0_in0_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\x_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\x_reg_n_0_[3] ),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \x_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\x_reg[3]_i_1_n_0 ,\NLW_x_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\x_reg_n_0_[3] ,\x_reg_n_0_[2] ,\x_reg_n_0_[1] ,\x_reg_n_0_[0] }),
        .O(x_in0[3:0]),
        .S({\x[3]_i_2_n_0 ,\x[3]_i_3_n_0 ,\x[3]_i_4_n_0 ,\x[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\x_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\x_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\x_reg_n_0_[6] ),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \x_reg[6]_i_1 
       (.CI(\x_reg[3]_i_1_n_0 ),
        .CO({\NLW_x_reg[6]_i_1_CO_UNCONNECTED [3],x_in0[6],\NLW_x_reg[6]_i_1_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\x_reg_n_0_[5] ,\x_reg_n_0_[4] }),
        .O({\NLW_x_reg[6]_i_1_O_UNCONNECTED [3:2],x_in0[5:4]}),
        .S({1'b0,1'b1,\x[6]_i_2_n_0 ,\x[6]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\x_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\x_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\x_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "adderTreeLegacy" *) 
module zynq_blk_TDCchannel_1_0__adderTreeLegacy__parameterized3
   (clk_0,
    sum,
    validIn,
    clk,
    D);
  output clk_0;
  output [7:0]sum;
  input validIn;
  input clk;
  input [13:0]D;

  wire [13:0]D;
  wire clk;
  wire clk_0;
  wire \ones[3]_i_2_n_0 ;
  wire \ones[3]_i_3_n_0 ;
  wire \ones[3]_i_4_n_0 ;
  wire \ones[3]_i_5_n_0 ;
  wire \ones[7]_i_2_n_0 ;
  wire \ones[7]_i_3_n_0 ;
  wire \ones[7]_i_4_n_0 ;
  wire \ones_reg[3]_i_1_n_0 ;
  wire [6:0]p_0_in;
  wire [7:0]sum;
  wire validIn;
  wire \x_reg_n_0_[0] ;
  wire \x_reg_n_0_[1] ;
  wire \x_reg_n_0_[2] ;
  wire \x_reg_n_0_[3] ;
  wire \x_reg_n_0_[4] ;
  wire \x_reg_n_0_[5] ;
  wire \x_reg_n_0_[6] ;
  wire [2:0]\NLW_ones_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_ones_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_ones_reg[7]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \ones[3]_i_2 
       (.I0(\x_reg_n_0_[3] ),
        .I1(p_0_in[3]),
        .O(\ones[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ones[3]_i_3 
       (.I0(\x_reg_n_0_[2] ),
        .I1(p_0_in[2]),
        .O(\ones[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ones[3]_i_4 
       (.I0(\x_reg_n_0_[1] ),
        .I1(p_0_in[1]),
        .O(\ones[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ones[3]_i_5 
       (.I0(\x_reg_n_0_[0] ),
        .I1(p_0_in[0]),
        .O(\ones[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ones[7]_i_2 
       (.I0(\x_reg_n_0_[6] ),
        .I1(p_0_in[6]),
        .O(\ones[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ones[7]_i_3 
       (.I0(\x_reg_n_0_[5] ),
        .I1(p_0_in[5]),
        .O(\ones[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ones[7]_i_4 
       (.I0(\x_reg_n_0_[4] ),
        .I1(p_0_in[4]),
        .O(\ones[7]_i_4_n_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \ones_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ones_reg[3]_i_1_n_0 ,\NLW_ones_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\x_reg_n_0_[3] ,\x_reg_n_0_[2] ,\x_reg_n_0_[1] ,\x_reg_n_0_[0] }),
        .O(sum[3:0]),
        .S({\ones[3]_i_2_n_0 ,\ones[3]_i_3_n_0 ,\ones[3]_i_4_n_0 ,\ones[3]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \ones_reg[7]_i_1 
       (.CI(\ones_reg[3]_i_1_n_0 ),
        .CO({sum[7],\NLW_ones_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,\x_reg_n_0_[6] ,\x_reg_n_0_[5] ,\x_reg_n_0_[4] }),
        .O({\NLW_ones_reg[7]_i_1_O_UNCONNECTED [3],sum[6:4]}),
        .S({1'b1,\ones[7]_i_2_n_0 ,\ones[7]_i_3_n_0 ,\ones[7]_i_4_n_0 }));
  (* srl_name = "\U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/valid_reg_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    valid_reg_srl5
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(validIn),
        .Q(clk_0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\x_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\x_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\x_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\x_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\x_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\x_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\x_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(p_0_in[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module zynq_blk_TDCchannel_1_0__counter
   (timestamp,
    clk);
  output [23:0]timestamp;
  input clk;

  wire clk;
  wire \count[3]_i_2_n_0 ;
  wire \count_reg[11]_i_1_n_0 ;
  wire \count_reg[11]_i_1_n_4 ;
  wire \count_reg[11]_i_1_n_5 ;
  wire \count_reg[11]_i_1_n_6 ;
  wire \count_reg[11]_i_1_n_7 ;
  wire \count_reg[15]_i_1_n_0 ;
  wire \count_reg[15]_i_1_n_4 ;
  wire \count_reg[15]_i_1_n_5 ;
  wire \count_reg[15]_i_1_n_6 ;
  wire \count_reg[15]_i_1_n_7 ;
  wire \count_reg[19]_i_1_n_0 ;
  wire \count_reg[19]_i_1_n_4 ;
  wire \count_reg[19]_i_1_n_5 ;
  wire \count_reg[19]_i_1_n_6 ;
  wire \count_reg[19]_i_1_n_7 ;
  wire \count_reg[23]_i_1_n_4 ;
  wire \count_reg[23]_i_1_n_5 ;
  wire \count_reg[23]_i_1_n_6 ;
  wire \count_reg[23]_i_1_n_7 ;
  wire \count_reg[3]_i_1_n_0 ;
  wire \count_reg[3]_i_1_n_4 ;
  wire \count_reg[3]_i_1_n_5 ;
  wire \count_reg[3]_i_1_n_6 ;
  wire \count_reg[3]_i_1_n_7 ;
  wire \count_reg[7]_i_1_n_0 ;
  wire \count_reg[7]_i_1_n_4 ;
  wire \count_reg[7]_i_1_n_5 ;
  wire \count_reg[7]_i_1_n_6 ;
  wire \count_reg[7]_i_1_n_7 ;
  wire [23:0]timestamp;
  wire [2:0]\NLW_count_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_reg[23]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_reg[7]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count[3]_i_2 
       (.I0(timestamp[0]),
        .O(\count[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[3]_i_1_n_7 ),
        .Q(timestamp[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[11]_i_1_n_5 ),
        .Q(timestamp[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[11]_i_1_n_4 ),
        .Q(timestamp[11]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_reg[11]_i_1 
       (.CI(\count_reg[7]_i_1_n_0 ),
        .CO({\count_reg[11]_i_1_n_0 ,\NLW_count_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[11]_i_1_n_4 ,\count_reg[11]_i_1_n_5 ,\count_reg[11]_i_1_n_6 ,\count_reg[11]_i_1_n_7 }),
        .S(timestamp[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[15]_i_1_n_7 ),
        .Q(timestamp[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[15]_i_1_n_6 ),
        .Q(timestamp[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[15]_i_1_n_5 ),
        .Q(timestamp[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[15]_i_1_n_4 ),
        .Q(timestamp[15]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_reg[15]_i_1 
       (.CI(\count_reg[11]_i_1_n_0 ),
        .CO({\count_reg[15]_i_1_n_0 ,\NLW_count_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[15]_i_1_n_4 ,\count_reg[15]_i_1_n_5 ,\count_reg[15]_i_1_n_6 ,\count_reg[15]_i_1_n_7 }),
        .S(timestamp[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[19]_i_1_n_7 ),
        .Q(timestamp[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[19]_i_1_n_6 ),
        .Q(timestamp[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[19]_i_1_n_5 ),
        .Q(timestamp[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[19]_i_1_n_4 ),
        .Q(timestamp[19]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_reg[19]_i_1 
       (.CI(\count_reg[15]_i_1_n_0 ),
        .CO({\count_reg[19]_i_1_n_0 ,\NLW_count_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[19]_i_1_n_4 ,\count_reg[19]_i_1_n_5 ,\count_reg[19]_i_1_n_6 ,\count_reg[19]_i_1_n_7 }),
        .S(timestamp[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[3]_i_1_n_6 ),
        .Q(timestamp[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[23]_i_1_n_7 ),
        .Q(timestamp[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[23]_i_1_n_6 ),
        .Q(timestamp[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[23]_i_1_n_5 ),
        .Q(timestamp[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[23]_i_1_n_4 ),
        .Q(timestamp[23]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_reg[23]_i_1 
       (.CI(\count_reg[19]_i_1_n_0 ),
        .CO(\NLW_count_reg[23]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[23]_i_1_n_4 ,\count_reg[23]_i_1_n_5 ,\count_reg[23]_i_1_n_6 ,\count_reg[23]_i_1_n_7 }),
        .S(timestamp[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[3]_i_1_n_5 ),
        .Q(timestamp[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[3]_i_1_n_4 ),
        .Q(timestamp[3]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\count_reg[3]_i_1_n_0 ,\NLW_count_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_reg[3]_i_1_n_4 ,\count_reg[3]_i_1_n_5 ,\count_reg[3]_i_1_n_6 ,\count_reg[3]_i_1_n_7 }),
        .S({timestamp[3:1],\count[3]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[7]_i_1_n_7 ),
        .Q(timestamp[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[7]_i_1_n_6 ),
        .Q(timestamp[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[7]_i_1_n_5 ),
        .Q(timestamp[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[7]_i_1_n_4 ),
        .Q(timestamp[7]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_reg[7]_i_1 
       (.CI(\count_reg[3]_i_1_n_0 ),
        .CO({\count_reg[7]_i_1_n_0 ,\NLW_count_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[7]_i_1_n_4 ,\count_reg[7]_i_1_n_5 ,\count_reg[7]_i_1_n_6 ,\count_reg[7]_i_1_n_7 }),
        .S(timestamp[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[11]_i_1_n_7 ),
        .Q(timestamp[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[11]_i_1_n_6 ),
        .Q(timestamp[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "delayLine" *) 
module zynq_blk_TDCchannel_1_0__delayLine
   (Q,
    validIn,
    clk,
    hit,
    DLenable,
    lopt);
  output [191:0]Q;
  output validIn;
  input clk;
  input hit;
  input DLenable;
  input lopt;

  wire CYINIT;
  wire [191:0]Q;
  wire [191:0]carryOut;
  wire clk;
  wire hit;
  wire hitQ_i_1_n_0;
  wire lopt;
  wire [191:0]metaThermo;
  wire validIn;
  wire [3:0]\NLW_GEN_CarryChain[10].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[11].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[12].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[13].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[14].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[15].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[16].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[17].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[18].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[19].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[1].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[20].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[21].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[22].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[23].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[24].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[25].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[26].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[27].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[28].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[29].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[2].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[30].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[31].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[32].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[33].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[34].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[35].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[36].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[37].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[38].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[39].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[3].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[40].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[41].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[42].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[43].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[44].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[45].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[46].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[47].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[4].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[5].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[6].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[7].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[8].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[9].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]NLW_firstCarry_O_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[10].CARRY4_inst 
       (.CI(carryOut[39]),
        .CO(carryOut[43:40]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[10].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[11].CARRY4_inst 
       (.CI(carryOut[43]),
        .CO(carryOut[47:44]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[11].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[12].CARRY4_inst 
       (.CI(carryOut[47]),
        .CO(carryOut[51:48]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[12].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[13].CARRY4_inst 
       (.CI(carryOut[51]),
        .CO(carryOut[55:52]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[13].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[14].CARRY4_inst 
       (.CI(carryOut[55]),
        .CO(carryOut[59:56]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[14].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[15].CARRY4_inst 
       (.CI(carryOut[59]),
        .CO(carryOut[63:60]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[15].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[16].CARRY4_inst 
       (.CI(carryOut[63]),
        .CO(carryOut[67:64]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[16].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[17].CARRY4_inst 
       (.CI(carryOut[67]),
        .CO(carryOut[71:68]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[17].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[18].CARRY4_inst 
       (.CI(carryOut[71]),
        .CO(carryOut[75:72]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[18].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[19].CARRY4_inst 
       (.CI(carryOut[75]),
        .CO(carryOut[79:76]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[19].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[1].CARRY4_inst 
       (.CI(carryOut[3]),
        .CO(carryOut[7:4]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[1].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[20].CARRY4_inst 
       (.CI(carryOut[79]),
        .CO(carryOut[83:80]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[20].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[21].CARRY4_inst 
       (.CI(carryOut[83]),
        .CO(carryOut[87:84]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[21].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[22].CARRY4_inst 
       (.CI(carryOut[87]),
        .CO(carryOut[91:88]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[22].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[23].CARRY4_inst 
       (.CI(carryOut[91]),
        .CO(carryOut[95:92]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[23].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[24].CARRY4_inst 
       (.CI(carryOut[95]),
        .CO(carryOut[99:96]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[24].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[25].CARRY4_inst 
       (.CI(carryOut[99]),
        .CO(carryOut[103:100]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[25].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[26].CARRY4_inst 
       (.CI(carryOut[103]),
        .CO(carryOut[107:104]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[26].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[27].CARRY4_inst 
       (.CI(carryOut[107]),
        .CO(carryOut[111:108]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[27].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[28].CARRY4_inst 
       (.CI(carryOut[111]),
        .CO(carryOut[115:112]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[28].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[29].CARRY4_inst 
       (.CI(carryOut[115]),
        .CO(carryOut[119:116]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[29].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[2].CARRY4_inst 
       (.CI(carryOut[7]),
        .CO(carryOut[11:8]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[2].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[30].CARRY4_inst 
       (.CI(carryOut[119]),
        .CO(carryOut[123:120]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[30].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[31].CARRY4_inst 
       (.CI(carryOut[123]),
        .CO(carryOut[127:124]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[31].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[32].CARRY4_inst 
       (.CI(carryOut[127]),
        .CO(carryOut[131:128]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[32].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[33].CARRY4_inst 
       (.CI(carryOut[131]),
        .CO(carryOut[135:132]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[33].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[34].CARRY4_inst 
       (.CI(carryOut[135]),
        .CO(carryOut[139:136]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[34].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[35].CARRY4_inst 
       (.CI(carryOut[139]),
        .CO(carryOut[143:140]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[35].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[36].CARRY4_inst 
       (.CI(carryOut[143]),
        .CO(carryOut[147:144]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[36].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[37].CARRY4_inst 
       (.CI(carryOut[147]),
        .CO(carryOut[151:148]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[37].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[38].CARRY4_inst 
       (.CI(carryOut[151]),
        .CO(carryOut[155:152]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[38].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[39].CARRY4_inst 
       (.CI(carryOut[155]),
        .CO(carryOut[159:156]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[39].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[3].CARRY4_inst 
       (.CI(carryOut[11]),
        .CO(carryOut[15:12]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[3].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[40].CARRY4_inst 
       (.CI(carryOut[159]),
        .CO(carryOut[163:160]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[40].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[41].CARRY4_inst 
       (.CI(carryOut[163]),
        .CO(carryOut[167:164]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[41].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[42].CARRY4_inst 
       (.CI(carryOut[167]),
        .CO(carryOut[171:168]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[42].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[43].CARRY4_inst 
       (.CI(carryOut[171]),
        .CO(carryOut[175:172]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[43].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[44].CARRY4_inst 
       (.CI(carryOut[175]),
        .CO(carryOut[179:176]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[44].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[45].CARRY4_inst 
       (.CI(carryOut[179]),
        .CO(carryOut[183:180]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[45].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[46].CARRY4_inst 
       (.CI(carryOut[183]),
        .CO(carryOut[187:184]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[46].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[47].CARRY4_inst 
       (.CI(carryOut[187]),
        .CO(carryOut[191:188]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[47].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[4].CARRY4_inst 
       (.CI(carryOut[15]),
        .CO(carryOut[19:16]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[4].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[5].CARRY4_inst 
       (.CI(carryOut[19]),
        .CO(carryOut[23:20]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[5].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[6].CARRY4_inst 
       (.CI(carryOut[23]),
        .CO(carryOut[27:24]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[6].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[7].CARRY4_inst 
       (.CI(carryOut[27]),
        .CO(carryOut[31:28]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[7].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[8].CARRY4_inst 
       (.CI(carryOut[31]),
        .CO(carryOut[35:32]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[8].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[9].CARRY4_inst 
       (.CI(carryOut[35]),
        .CO(carryOut[39:36]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[9].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  zynq_blk_TDCchannel_1_0__risingEdgeDetector RED
       (.Q(Q[0]),
        .clk(clk),
        .validIn(validIn));
  (* BOX_TYPE = "PRIMITIVE" *) 
  CARRY4 firstCarry
       (.CI(1'b0),
        .CO(carryOut[3:0]),
        .CYINIT(CYINIT),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_firstCarry_O_UNCONNECTED[3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT2 #(
    .INIT(4'hE)) 
    hitQ_i_1
       (.I0(carryOut[191]),
        .I1(lopt),
        .O(hitQ_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    hitQ_reg
       (.C(hit),
        .CE(1'b1),
        .CLR(hitQ_i_1_n_0),
        .D(1'b1),
        .Q(CYINIT));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[0]),
        .Q(metaThermo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[100] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[100]),
        .Q(metaThermo[100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[101] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[101]),
        .Q(metaThermo[101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[102] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[102]),
        .Q(metaThermo[102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[103] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[103]),
        .Q(metaThermo[103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[104] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[104]),
        .Q(metaThermo[104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[105] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[105]),
        .Q(metaThermo[105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[106] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[106]),
        .Q(metaThermo[106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[107] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[107]),
        .Q(metaThermo[107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[108] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[108]),
        .Q(metaThermo[108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[109] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[109]),
        .Q(metaThermo[109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[10]),
        .Q(metaThermo[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[110] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[110]),
        .Q(metaThermo[110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[111] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[111]),
        .Q(metaThermo[111]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[112] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[112]),
        .Q(metaThermo[112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[113] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[113]),
        .Q(metaThermo[113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[114] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[114]),
        .Q(metaThermo[114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[115] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[115]),
        .Q(metaThermo[115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[116] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[116]),
        .Q(metaThermo[116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[117] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[117]),
        .Q(metaThermo[117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[118] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[118]),
        .Q(metaThermo[118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[119] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[119]),
        .Q(metaThermo[119]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[11]),
        .Q(metaThermo[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[120] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[120]),
        .Q(metaThermo[120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[121] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[121]),
        .Q(metaThermo[121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[122] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[122]),
        .Q(metaThermo[122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[123] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[123]),
        .Q(metaThermo[123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[124] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[124]),
        .Q(metaThermo[124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[125] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[125]),
        .Q(metaThermo[125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[126] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[126]),
        .Q(metaThermo[126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[127] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[127]),
        .Q(metaThermo[127]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[128] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[128]),
        .Q(metaThermo[128]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[129] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[129]),
        .Q(metaThermo[129]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[12]),
        .Q(metaThermo[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[130] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[130]),
        .Q(metaThermo[130]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[131] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[131]),
        .Q(metaThermo[131]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[132] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[132]),
        .Q(metaThermo[132]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[133] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[133]),
        .Q(metaThermo[133]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[134] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[134]),
        .Q(metaThermo[134]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[135] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[135]),
        .Q(metaThermo[135]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[136] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[136]),
        .Q(metaThermo[136]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[137] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[137]),
        .Q(metaThermo[137]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[138] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[138]),
        .Q(metaThermo[138]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[139] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[139]),
        .Q(metaThermo[139]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[13]),
        .Q(metaThermo[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[140] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[140]),
        .Q(metaThermo[140]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[141] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[141]),
        .Q(metaThermo[141]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[142] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[142]),
        .Q(metaThermo[142]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[143] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[143]),
        .Q(metaThermo[143]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[144] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[144]),
        .Q(metaThermo[144]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[145] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[145]),
        .Q(metaThermo[145]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[146] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[146]),
        .Q(metaThermo[146]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[147] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[147]),
        .Q(metaThermo[147]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[148] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[148]),
        .Q(metaThermo[148]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[149] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[149]),
        .Q(metaThermo[149]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[14]),
        .Q(metaThermo[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[150] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[150]),
        .Q(metaThermo[150]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[151] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[151]),
        .Q(metaThermo[151]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[152] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[152]),
        .Q(metaThermo[152]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[153] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[153]),
        .Q(metaThermo[153]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[154] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[154]),
        .Q(metaThermo[154]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[155] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[155]),
        .Q(metaThermo[155]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[156] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[156]),
        .Q(metaThermo[156]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[157] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[157]),
        .Q(metaThermo[157]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[158] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[158]),
        .Q(metaThermo[158]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[159] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[159]),
        .Q(metaThermo[159]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[15]),
        .Q(metaThermo[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[160] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[160]),
        .Q(metaThermo[160]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[161] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[161]),
        .Q(metaThermo[161]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[162] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[162]),
        .Q(metaThermo[162]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[163] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[163]),
        .Q(metaThermo[163]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[164] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[164]),
        .Q(metaThermo[164]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[165] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[165]),
        .Q(metaThermo[165]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[166] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[166]),
        .Q(metaThermo[166]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[167] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[167]),
        .Q(metaThermo[167]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[168] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[168]),
        .Q(metaThermo[168]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[169] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[169]),
        .Q(metaThermo[169]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[16]),
        .Q(metaThermo[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[170] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[170]),
        .Q(metaThermo[170]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[171] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[171]),
        .Q(metaThermo[171]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[172] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[172]),
        .Q(metaThermo[172]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[173] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[173]),
        .Q(metaThermo[173]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[174] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[174]),
        .Q(metaThermo[174]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[175] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[175]),
        .Q(metaThermo[175]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[176] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[176]),
        .Q(metaThermo[176]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[177] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[177]),
        .Q(metaThermo[177]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[178] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[178]),
        .Q(metaThermo[178]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[179] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[179]),
        .Q(metaThermo[179]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[17]),
        .Q(metaThermo[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[180] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[180]),
        .Q(metaThermo[180]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[181] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[181]),
        .Q(metaThermo[181]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[182] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[182]),
        .Q(metaThermo[182]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[183] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[183]),
        .Q(metaThermo[183]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[184] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[184]),
        .Q(metaThermo[184]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[185] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[185]),
        .Q(metaThermo[185]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[186] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[186]),
        .Q(metaThermo[186]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[187] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[187]),
        .Q(metaThermo[187]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[188] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[188]),
        .Q(metaThermo[188]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[189] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[189]),
        .Q(metaThermo[189]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[18]),
        .Q(metaThermo[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[190] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[190]),
        .Q(metaThermo[190]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[191] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[191]),
        .Q(metaThermo[191]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[19]),
        .Q(metaThermo[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[1]),
        .Q(metaThermo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[20]),
        .Q(metaThermo[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[21]),
        .Q(metaThermo[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[22]),
        .Q(metaThermo[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[23]),
        .Q(metaThermo[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[24]),
        .Q(metaThermo[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[25]),
        .Q(metaThermo[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[26]),
        .Q(metaThermo[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[27]),
        .Q(metaThermo[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[28]),
        .Q(metaThermo[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[29]),
        .Q(metaThermo[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[2]),
        .Q(metaThermo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[30]),
        .Q(metaThermo[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[31]),
        .Q(metaThermo[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[32]),
        .Q(metaThermo[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[33]),
        .Q(metaThermo[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[34]),
        .Q(metaThermo[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[35]),
        .Q(metaThermo[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[36]),
        .Q(metaThermo[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[37]),
        .Q(metaThermo[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[38]),
        .Q(metaThermo[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[39]),
        .Q(metaThermo[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[3]),
        .Q(metaThermo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[40]),
        .Q(metaThermo[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[41]),
        .Q(metaThermo[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[42]),
        .Q(metaThermo[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[43]),
        .Q(metaThermo[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[44]),
        .Q(metaThermo[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[45]),
        .Q(metaThermo[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[46]),
        .Q(metaThermo[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[47]),
        .Q(metaThermo[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[48]),
        .Q(metaThermo[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[49]),
        .Q(metaThermo[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[4]),
        .Q(metaThermo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[50]),
        .Q(metaThermo[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[51]),
        .Q(metaThermo[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[52]),
        .Q(metaThermo[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[53]),
        .Q(metaThermo[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[54]),
        .Q(metaThermo[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[55]),
        .Q(metaThermo[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[56]),
        .Q(metaThermo[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[57]),
        .Q(metaThermo[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[58]),
        .Q(metaThermo[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[59]),
        .Q(metaThermo[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[5]),
        .Q(metaThermo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[60]),
        .Q(metaThermo[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[61]),
        .Q(metaThermo[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[62]),
        .Q(metaThermo[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[63]),
        .Q(metaThermo[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[64] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[64]),
        .Q(metaThermo[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[65] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[65]),
        .Q(metaThermo[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[66] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[66]),
        .Q(metaThermo[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[67] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[67]),
        .Q(metaThermo[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[68] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[68]),
        .Q(metaThermo[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[69] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[69]),
        .Q(metaThermo[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[6]),
        .Q(metaThermo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[70] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[70]),
        .Q(metaThermo[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[71] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[71]),
        .Q(metaThermo[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[72] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[72]),
        .Q(metaThermo[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[73] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[73]),
        .Q(metaThermo[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[74] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[74]),
        .Q(metaThermo[74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[75] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[75]),
        .Q(metaThermo[75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[76] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[76]),
        .Q(metaThermo[76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[77] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[77]),
        .Q(metaThermo[77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[78] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[78]),
        .Q(metaThermo[78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[79] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[79]),
        .Q(metaThermo[79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[7]),
        .Q(metaThermo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[80] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[80]),
        .Q(metaThermo[80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[81] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[81]),
        .Q(metaThermo[81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[82] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[82]),
        .Q(metaThermo[82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[83] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[83]),
        .Q(metaThermo[83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[84] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[84]),
        .Q(metaThermo[84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[85] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[85]),
        .Q(metaThermo[85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[86] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[86]),
        .Q(metaThermo[86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[87] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[87]),
        .Q(metaThermo[87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[88] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[88]),
        .Q(metaThermo[88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[89] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[89]),
        .Q(metaThermo[89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[8]),
        .Q(metaThermo[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[90] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[90]),
        .Q(metaThermo[90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[91] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[91]),
        .Q(metaThermo[91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[92] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[92]),
        .Q(metaThermo[92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[93] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[93]),
        .Q(metaThermo[93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[94] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[94]),
        .Q(metaThermo[94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[95] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[95]),
        .Q(metaThermo[95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[96] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[96]),
        .Q(metaThermo[96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[97] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[97]),
        .Q(metaThermo[97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[98] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[98]),
        .Q(metaThermo[98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[99] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[99]),
        .Q(metaThermo[99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \metaThermo_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(carryOut[9]),
        .Q(metaThermo[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[100] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[100]),
        .Q(Q[100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[101] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[101]),
        .Q(Q[101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[102] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[102]),
        .Q(Q[102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[103] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[103]),
        .Q(Q[103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[104] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[104]),
        .Q(Q[104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[105] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[105]),
        .Q(Q[105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[106] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[106]),
        .Q(Q[106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[107] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[107]),
        .Q(Q[107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[108] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[108]),
        .Q(Q[108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[109] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[109]),
        .Q(Q[109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[110] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[110]),
        .Q(Q[110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[111] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[111]),
        .Q(Q[111]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[112] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[112]),
        .Q(Q[112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[113] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[113]),
        .Q(Q[113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[114] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[114]),
        .Q(Q[114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[115] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[115]),
        .Q(Q[115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[116] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[116]),
        .Q(Q[116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[117] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[117]),
        .Q(Q[117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[118] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[118]),
        .Q(Q[118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[119] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[119]),
        .Q(Q[119]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[120] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[120]),
        .Q(Q[120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[121] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[121]),
        .Q(Q[121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[122] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[122]),
        .Q(Q[122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[123] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[123]),
        .Q(Q[123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[124] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[124]),
        .Q(Q[124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[125] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[125]),
        .Q(Q[125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[126] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[126]),
        .Q(Q[126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[127] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[127]),
        .Q(Q[127]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[128] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[128]),
        .Q(Q[128]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[129] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[129]),
        .Q(Q[129]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[130] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[130]),
        .Q(Q[130]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[131] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[131]),
        .Q(Q[131]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[132] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[132]),
        .Q(Q[132]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[133] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[133]),
        .Q(Q[133]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[134] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[134]),
        .Q(Q[134]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[135] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[135]),
        .Q(Q[135]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[136] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[136]),
        .Q(Q[136]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[137] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[137]),
        .Q(Q[137]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[138] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[138]),
        .Q(Q[138]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[139] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[139]),
        .Q(Q[139]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[140] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[140]),
        .Q(Q[140]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[141] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[141]),
        .Q(Q[141]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[142] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[142]),
        .Q(Q[142]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[143] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[143]),
        .Q(Q[143]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[144] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[144]),
        .Q(Q[144]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[145] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[145]),
        .Q(Q[145]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[146] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[146]),
        .Q(Q[146]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[147] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[147]),
        .Q(Q[147]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[148] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[148]),
        .Q(Q[148]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[149] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[149]),
        .Q(Q[149]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[150] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[150]),
        .Q(Q[150]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[151] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[151]),
        .Q(Q[151]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[152] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[152]),
        .Q(Q[152]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[153] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[153]),
        .Q(Q[153]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[154] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[154]),
        .Q(Q[154]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[155] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[155]),
        .Q(Q[155]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[156] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[156]),
        .Q(Q[156]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[157] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[157]),
        .Q(Q[157]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[158] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[158]),
        .Q(Q[158]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[159] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[159]),
        .Q(Q[159]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[160] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[160]),
        .Q(Q[160]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[161] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[161]),
        .Q(Q[161]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[162] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[162]),
        .Q(Q[162]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[163] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[163]),
        .Q(Q[163]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[164] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[164]),
        .Q(Q[164]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[165] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[165]),
        .Q(Q[165]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[166] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[166]),
        .Q(Q[166]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[167] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[167]),
        .Q(Q[167]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[168] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[168]),
        .Q(Q[168]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[169] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[169]),
        .Q(Q[169]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[170] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[170]),
        .Q(Q[170]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[171] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[171]),
        .Q(Q[171]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[172] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[172]),
        .Q(Q[172]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[173] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[173]),
        .Q(Q[173]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[174] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[174]),
        .Q(Q[174]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[175] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[175]),
        .Q(Q[175]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[176] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[176]),
        .Q(Q[176]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[177] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[177]),
        .Q(Q[177]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[178] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[178]),
        .Q(Q[178]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[179] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[179]),
        .Q(Q[179]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[180] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[180]),
        .Q(Q[180]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[181] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[181]),
        .Q(Q[181]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[182] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[182]),
        .Q(Q[182]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[183] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[183]),
        .Q(Q[183]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[184] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[184]),
        .Q(Q[184]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[185] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[185]),
        .Q(Q[185]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[186] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[186]),
        .Q(Q[186]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[187] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[187]),
        .Q(Q[187]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[188] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[188]),
        .Q(Q[188]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[189] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[189]),
        .Q(Q[189]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[190] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[190]),
        .Q(Q[190]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[191] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[191]),
        .Q(Q[191]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[64] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[64]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[65] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[65]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[66] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[66]),
        .Q(Q[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[67] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[67]),
        .Q(Q[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[68] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[68]),
        .Q(Q[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[69] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[69]),
        .Q(Q[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[70] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[70]),
        .Q(Q[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[71] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[71]),
        .Q(Q[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[72] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[72]),
        .Q(Q[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[73] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[73]),
        .Q(Q[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[74] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[74]),
        .Q(Q[74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[75] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[75]),
        .Q(Q[75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[76] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[76]),
        .Q(Q[76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[77] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[77]),
        .Q(Q[77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[78] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[78]),
        .Q(Q[78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[79] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[79]),
        .Q(Q[79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[80] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[80]),
        .Q(Q[80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[81] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[81]),
        .Q(Q[81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[82] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[82]),
        .Q(Q[82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[83] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[83]),
        .Q(Q[83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[84] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[84]),
        .Q(Q[84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[85] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[85]),
        .Q(Q[85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[86] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[86]),
        .Q(Q[86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[87] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[87]),
        .Q(Q[87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[88] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[88]),
        .Q(Q[88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[89] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[89]),
        .Q(Q[89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[90] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[90]),
        .Q(Q[90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[91] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[91]),
        .Q(Q[91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[92] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[92]),
        .Q(Q[92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[93] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[93]),
        .Q(Q[93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[94] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[94]),
        .Q(Q[94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[95] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[95]),
        .Q(Q[95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[96] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[96]),
        .Q(Q[96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[97] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[97]),
        .Q(Q[97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[98] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[98]),
        .Q(Q[98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[99] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[99]),
        .Q(Q[99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \thermo_s_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "encoder" *) 
module zynq_blk_TDCchannel_1_0__encoder
   (ValidOut,
    timestamp,
    validIn,
    clk,
    Q);
  output ValidOut;
  output [7:0]timestamp;
  input validIn;
  input clk;
  input [191:0]Q;

  wire Adder_tree_n_0;
  wire [95:0]LUTout;
  wire [191:0]Q;
  wire ValidOut;
  wire clk;
  wire [7:0]sum;
  wire [7:0]timestamp;
  wire validIn;

  zynq_blk_TDCchannel_1_0__adderTreeLegacy Adder_tree
       (.D(LUTout),
        .clk(clk),
        .clk_0(Adder_tree_n_0),
        .sum(sum),
        .validIn(validIn));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[0].LUT6_inst0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(LUTout[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[0].LUT6_inst1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(LUTout[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[0].LUT6_inst2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(LUTout[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[10].LUT6_inst0 
       (.I0(Q[60]),
        .I1(Q[61]),
        .I2(Q[62]),
        .I3(Q[63]),
        .I4(Q[64]),
        .I5(Q[65]),
        .O(LUTout[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[10].LUT6_inst1 
       (.I0(Q[60]),
        .I1(Q[61]),
        .I2(Q[62]),
        .I3(Q[63]),
        .I4(Q[64]),
        .I5(Q[65]),
        .O(LUTout[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[10].LUT6_inst2 
       (.I0(Q[60]),
        .I1(Q[61]),
        .I2(Q[62]),
        .I3(Q[63]),
        .I4(Q[64]),
        .I5(Q[65]),
        .O(LUTout[32]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[11].LUT6_inst0 
       (.I0(Q[66]),
        .I1(Q[67]),
        .I2(Q[68]),
        .I3(Q[69]),
        .I4(Q[70]),
        .I5(Q[71]),
        .O(LUTout[33]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[11].LUT6_inst1 
       (.I0(Q[66]),
        .I1(Q[67]),
        .I2(Q[68]),
        .I3(Q[69]),
        .I4(Q[70]),
        .I5(Q[71]),
        .O(LUTout[34]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[11].LUT6_inst2 
       (.I0(Q[66]),
        .I1(Q[67]),
        .I2(Q[68]),
        .I3(Q[69]),
        .I4(Q[70]),
        .I5(Q[71]),
        .O(LUTout[35]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[12].LUT6_inst0 
       (.I0(Q[72]),
        .I1(Q[73]),
        .I2(Q[74]),
        .I3(Q[75]),
        .I4(Q[76]),
        .I5(Q[77]),
        .O(LUTout[36]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[12].LUT6_inst1 
       (.I0(Q[72]),
        .I1(Q[73]),
        .I2(Q[74]),
        .I3(Q[75]),
        .I4(Q[76]),
        .I5(Q[77]),
        .O(LUTout[37]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[12].LUT6_inst2 
       (.I0(Q[72]),
        .I1(Q[73]),
        .I2(Q[74]),
        .I3(Q[75]),
        .I4(Q[76]),
        .I5(Q[77]),
        .O(LUTout[38]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[13].LUT6_inst0 
       (.I0(Q[78]),
        .I1(Q[79]),
        .I2(Q[80]),
        .I3(Q[81]),
        .I4(Q[82]),
        .I5(Q[83]),
        .O(LUTout[39]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[13].LUT6_inst1 
       (.I0(Q[78]),
        .I1(Q[79]),
        .I2(Q[80]),
        .I3(Q[81]),
        .I4(Q[82]),
        .I5(Q[83]),
        .O(LUTout[40]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[13].LUT6_inst2 
       (.I0(Q[78]),
        .I1(Q[79]),
        .I2(Q[80]),
        .I3(Q[81]),
        .I4(Q[82]),
        .I5(Q[83]),
        .O(LUTout[41]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[14].LUT6_inst0 
       (.I0(Q[84]),
        .I1(Q[85]),
        .I2(Q[86]),
        .I3(Q[87]),
        .I4(Q[88]),
        .I5(Q[89]),
        .O(LUTout[42]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[14].LUT6_inst1 
       (.I0(Q[84]),
        .I1(Q[85]),
        .I2(Q[86]),
        .I3(Q[87]),
        .I4(Q[88]),
        .I5(Q[89]),
        .O(LUTout[43]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[14].LUT6_inst2 
       (.I0(Q[84]),
        .I1(Q[85]),
        .I2(Q[86]),
        .I3(Q[87]),
        .I4(Q[88]),
        .I5(Q[89]),
        .O(LUTout[44]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[15].LUT6_inst0 
       (.I0(Q[90]),
        .I1(Q[91]),
        .I2(Q[92]),
        .I3(Q[93]),
        .I4(Q[94]),
        .I5(Q[95]),
        .O(LUTout[45]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[15].LUT6_inst1 
       (.I0(Q[90]),
        .I1(Q[91]),
        .I2(Q[92]),
        .I3(Q[93]),
        .I4(Q[94]),
        .I5(Q[95]),
        .O(LUTout[46]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[15].LUT6_inst2 
       (.I0(Q[90]),
        .I1(Q[91]),
        .I2(Q[92]),
        .I3(Q[93]),
        .I4(Q[94]),
        .I5(Q[95]),
        .O(LUTout[47]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[16].LUT6_inst0 
       (.I0(Q[96]),
        .I1(Q[97]),
        .I2(Q[98]),
        .I3(Q[99]),
        .I4(Q[100]),
        .I5(Q[101]),
        .O(LUTout[48]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[16].LUT6_inst1 
       (.I0(Q[96]),
        .I1(Q[97]),
        .I2(Q[98]),
        .I3(Q[99]),
        .I4(Q[100]),
        .I5(Q[101]),
        .O(LUTout[49]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[16].LUT6_inst2 
       (.I0(Q[96]),
        .I1(Q[97]),
        .I2(Q[98]),
        .I3(Q[99]),
        .I4(Q[100]),
        .I5(Q[101]),
        .O(LUTout[50]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[17].LUT6_inst0 
       (.I0(Q[102]),
        .I1(Q[103]),
        .I2(Q[104]),
        .I3(Q[105]),
        .I4(Q[106]),
        .I5(Q[107]),
        .O(LUTout[51]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[17].LUT6_inst1 
       (.I0(Q[102]),
        .I1(Q[103]),
        .I2(Q[104]),
        .I3(Q[105]),
        .I4(Q[106]),
        .I5(Q[107]),
        .O(LUTout[52]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[17].LUT6_inst2 
       (.I0(Q[102]),
        .I1(Q[103]),
        .I2(Q[104]),
        .I3(Q[105]),
        .I4(Q[106]),
        .I5(Q[107]),
        .O(LUTout[53]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[18].LUT6_inst0 
       (.I0(Q[108]),
        .I1(Q[109]),
        .I2(Q[110]),
        .I3(Q[111]),
        .I4(Q[112]),
        .I5(Q[113]),
        .O(LUTout[54]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[18].LUT6_inst1 
       (.I0(Q[108]),
        .I1(Q[109]),
        .I2(Q[110]),
        .I3(Q[111]),
        .I4(Q[112]),
        .I5(Q[113]),
        .O(LUTout[55]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[18].LUT6_inst2 
       (.I0(Q[108]),
        .I1(Q[109]),
        .I2(Q[110]),
        .I3(Q[111]),
        .I4(Q[112]),
        .I5(Q[113]),
        .O(LUTout[56]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[19].LUT6_inst0 
       (.I0(Q[114]),
        .I1(Q[115]),
        .I2(Q[116]),
        .I3(Q[117]),
        .I4(Q[118]),
        .I5(Q[119]),
        .O(LUTout[57]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[19].LUT6_inst1 
       (.I0(Q[114]),
        .I1(Q[115]),
        .I2(Q[116]),
        .I3(Q[117]),
        .I4(Q[118]),
        .I5(Q[119]),
        .O(LUTout[58]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[19].LUT6_inst2 
       (.I0(Q[114]),
        .I1(Q[115]),
        .I2(Q[116]),
        .I3(Q[117]),
        .I4(Q[118]),
        .I5(Q[119]),
        .O(LUTout[59]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[1].LUT6_inst0 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(LUTout[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[1].LUT6_inst1 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(LUTout[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[1].LUT6_inst2 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(LUTout[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[20].LUT6_inst0 
       (.I0(Q[120]),
        .I1(Q[121]),
        .I2(Q[122]),
        .I3(Q[123]),
        .I4(Q[124]),
        .I5(Q[125]),
        .O(LUTout[60]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[20].LUT6_inst1 
       (.I0(Q[120]),
        .I1(Q[121]),
        .I2(Q[122]),
        .I3(Q[123]),
        .I4(Q[124]),
        .I5(Q[125]),
        .O(LUTout[61]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[20].LUT6_inst2 
       (.I0(Q[120]),
        .I1(Q[121]),
        .I2(Q[122]),
        .I3(Q[123]),
        .I4(Q[124]),
        .I5(Q[125]),
        .O(LUTout[62]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[21].LUT6_inst0 
       (.I0(Q[126]),
        .I1(Q[127]),
        .I2(Q[128]),
        .I3(Q[129]),
        .I4(Q[130]),
        .I5(Q[131]),
        .O(LUTout[63]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[21].LUT6_inst1 
       (.I0(Q[126]),
        .I1(Q[127]),
        .I2(Q[128]),
        .I3(Q[129]),
        .I4(Q[130]),
        .I5(Q[131]),
        .O(LUTout[64]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[21].LUT6_inst2 
       (.I0(Q[126]),
        .I1(Q[127]),
        .I2(Q[128]),
        .I3(Q[129]),
        .I4(Q[130]),
        .I5(Q[131]),
        .O(LUTout[65]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[22].LUT6_inst0 
       (.I0(Q[132]),
        .I1(Q[133]),
        .I2(Q[134]),
        .I3(Q[135]),
        .I4(Q[136]),
        .I5(Q[137]),
        .O(LUTout[66]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[22].LUT6_inst1 
       (.I0(Q[132]),
        .I1(Q[133]),
        .I2(Q[134]),
        .I3(Q[135]),
        .I4(Q[136]),
        .I5(Q[137]),
        .O(LUTout[67]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[22].LUT6_inst2 
       (.I0(Q[132]),
        .I1(Q[133]),
        .I2(Q[134]),
        .I3(Q[135]),
        .I4(Q[136]),
        .I5(Q[137]),
        .O(LUTout[68]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[23].LUT6_inst0 
       (.I0(Q[138]),
        .I1(Q[139]),
        .I2(Q[140]),
        .I3(Q[141]),
        .I4(Q[142]),
        .I5(Q[143]),
        .O(LUTout[69]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[23].LUT6_inst1 
       (.I0(Q[138]),
        .I1(Q[139]),
        .I2(Q[140]),
        .I3(Q[141]),
        .I4(Q[142]),
        .I5(Q[143]),
        .O(LUTout[70]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[23].LUT6_inst2 
       (.I0(Q[138]),
        .I1(Q[139]),
        .I2(Q[140]),
        .I3(Q[141]),
        .I4(Q[142]),
        .I5(Q[143]),
        .O(LUTout[71]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[24].LUT6_inst0 
       (.I0(Q[144]),
        .I1(Q[145]),
        .I2(Q[146]),
        .I3(Q[147]),
        .I4(Q[148]),
        .I5(Q[149]),
        .O(LUTout[72]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[24].LUT6_inst1 
       (.I0(Q[144]),
        .I1(Q[145]),
        .I2(Q[146]),
        .I3(Q[147]),
        .I4(Q[148]),
        .I5(Q[149]),
        .O(LUTout[73]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[24].LUT6_inst2 
       (.I0(Q[144]),
        .I1(Q[145]),
        .I2(Q[146]),
        .I3(Q[147]),
        .I4(Q[148]),
        .I5(Q[149]),
        .O(LUTout[74]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[25].LUT6_inst0 
       (.I0(Q[150]),
        .I1(Q[151]),
        .I2(Q[152]),
        .I3(Q[153]),
        .I4(Q[154]),
        .I5(Q[155]),
        .O(LUTout[75]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[25].LUT6_inst1 
       (.I0(Q[150]),
        .I1(Q[151]),
        .I2(Q[152]),
        .I3(Q[153]),
        .I4(Q[154]),
        .I5(Q[155]),
        .O(LUTout[76]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[25].LUT6_inst2 
       (.I0(Q[150]),
        .I1(Q[151]),
        .I2(Q[152]),
        .I3(Q[153]),
        .I4(Q[154]),
        .I5(Q[155]),
        .O(LUTout[77]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[26].LUT6_inst0 
       (.I0(Q[156]),
        .I1(Q[157]),
        .I2(Q[158]),
        .I3(Q[159]),
        .I4(Q[160]),
        .I5(Q[161]),
        .O(LUTout[78]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[26].LUT6_inst1 
       (.I0(Q[156]),
        .I1(Q[157]),
        .I2(Q[158]),
        .I3(Q[159]),
        .I4(Q[160]),
        .I5(Q[161]),
        .O(LUTout[79]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[26].LUT6_inst2 
       (.I0(Q[156]),
        .I1(Q[157]),
        .I2(Q[158]),
        .I3(Q[159]),
        .I4(Q[160]),
        .I5(Q[161]),
        .O(LUTout[80]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[27].LUT6_inst0 
       (.I0(Q[162]),
        .I1(Q[163]),
        .I2(Q[164]),
        .I3(Q[165]),
        .I4(Q[166]),
        .I5(Q[167]),
        .O(LUTout[81]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[27].LUT6_inst1 
       (.I0(Q[162]),
        .I1(Q[163]),
        .I2(Q[164]),
        .I3(Q[165]),
        .I4(Q[166]),
        .I5(Q[167]),
        .O(LUTout[82]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[27].LUT6_inst2 
       (.I0(Q[162]),
        .I1(Q[163]),
        .I2(Q[164]),
        .I3(Q[165]),
        .I4(Q[166]),
        .I5(Q[167]),
        .O(LUTout[83]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[28].LUT6_inst0 
       (.I0(Q[168]),
        .I1(Q[169]),
        .I2(Q[170]),
        .I3(Q[171]),
        .I4(Q[172]),
        .I5(Q[173]),
        .O(LUTout[84]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[28].LUT6_inst1 
       (.I0(Q[168]),
        .I1(Q[169]),
        .I2(Q[170]),
        .I3(Q[171]),
        .I4(Q[172]),
        .I5(Q[173]),
        .O(LUTout[85]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[28].LUT6_inst2 
       (.I0(Q[168]),
        .I1(Q[169]),
        .I2(Q[170]),
        .I3(Q[171]),
        .I4(Q[172]),
        .I5(Q[173]),
        .O(LUTout[86]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[29].LUT6_inst0 
       (.I0(Q[174]),
        .I1(Q[175]),
        .I2(Q[176]),
        .I3(Q[177]),
        .I4(Q[178]),
        .I5(Q[179]),
        .O(LUTout[87]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[29].LUT6_inst1 
       (.I0(Q[174]),
        .I1(Q[175]),
        .I2(Q[176]),
        .I3(Q[177]),
        .I4(Q[178]),
        .I5(Q[179]),
        .O(LUTout[88]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[29].LUT6_inst2 
       (.I0(Q[174]),
        .I1(Q[175]),
        .I2(Q[176]),
        .I3(Q[177]),
        .I4(Q[178]),
        .I5(Q[179]),
        .O(LUTout[89]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[2].LUT6_inst0 
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[16]),
        .I5(Q[17]),
        .O(LUTout[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[2].LUT6_inst1 
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[16]),
        .I5(Q[17]),
        .O(LUTout[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[2].LUT6_inst2 
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[16]),
        .I5(Q[17]),
        .O(LUTout[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[30].LUT6_inst0 
       (.I0(Q[180]),
        .I1(Q[181]),
        .I2(Q[182]),
        .I3(Q[183]),
        .I4(Q[184]),
        .I5(Q[185]),
        .O(LUTout[90]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[30].LUT6_inst1 
       (.I0(Q[180]),
        .I1(Q[181]),
        .I2(Q[182]),
        .I3(Q[183]),
        .I4(Q[184]),
        .I5(Q[185]),
        .O(LUTout[91]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[30].LUT6_inst2 
       (.I0(Q[180]),
        .I1(Q[181]),
        .I2(Q[182]),
        .I3(Q[183]),
        .I4(Q[184]),
        .I5(Q[185]),
        .O(LUTout[92]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[31].LUT6_inst0 
       (.I0(Q[186]),
        .I1(Q[187]),
        .I2(Q[188]),
        .I3(Q[189]),
        .I4(Q[190]),
        .I5(Q[191]),
        .O(LUTout[93]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[31].LUT6_inst1 
       (.I0(Q[186]),
        .I1(Q[187]),
        .I2(Q[188]),
        .I3(Q[189]),
        .I4(Q[190]),
        .I5(Q[191]),
        .O(LUTout[94]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[31].LUT6_inst2 
       (.I0(Q[186]),
        .I1(Q[187]),
        .I2(Q[188]),
        .I3(Q[189]),
        .I4(Q[190]),
        .I5(Q[191]),
        .O(LUTout[95]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[3].LUT6_inst0 
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(LUTout[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[3].LUT6_inst1 
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(LUTout[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[3].LUT6_inst2 
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(LUTout[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[4].LUT6_inst0 
       (.I0(Q[24]),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[28]),
        .I5(Q[29]),
        .O(LUTout[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[4].LUT6_inst1 
       (.I0(Q[24]),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[28]),
        .I5(Q[29]),
        .O(LUTout[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[4].LUT6_inst2 
       (.I0(Q[24]),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[28]),
        .I5(Q[29]),
        .O(LUTout[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[5].LUT6_inst0 
       (.I0(Q[30]),
        .I1(Q[31]),
        .I2(Q[32]),
        .I3(Q[33]),
        .I4(Q[34]),
        .I5(Q[35]),
        .O(LUTout[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[5].LUT6_inst1 
       (.I0(Q[30]),
        .I1(Q[31]),
        .I2(Q[32]),
        .I3(Q[33]),
        .I4(Q[34]),
        .I5(Q[35]),
        .O(LUTout[16]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[5].LUT6_inst2 
       (.I0(Q[30]),
        .I1(Q[31]),
        .I2(Q[32]),
        .I3(Q[33]),
        .I4(Q[34]),
        .I5(Q[35]),
        .O(LUTout[17]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[6].LUT6_inst0 
       (.I0(Q[36]),
        .I1(Q[37]),
        .I2(Q[38]),
        .I3(Q[39]),
        .I4(Q[40]),
        .I5(Q[41]),
        .O(LUTout[18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[6].LUT6_inst1 
       (.I0(Q[36]),
        .I1(Q[37]),
        .I2(Q[38]),
        .I3(Q[39]),
        .I4(Q[40]),
        .I5(Q[41]),
        .O(LUTout[19]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[6].LUT6_inst2 
       (.I0(Q[36]),
        .I1(Q[37]),
        .I2(Q[38]),
        .I3(Q[39]),
        .I4(Q[40]),
        .I5(Q[41]),
        .O(LUTout[20]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[7].LUT6_inst0 
       (.I0(Q[42]),
        .I1(Q[43]),
        .I2(Q[44]),
        .I3(Q[45]),
        .I4(Q[46]),
        .I5(Q[47]),
        .O(LUTout[21]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[7].LUT6_inst1 
       (.I0(Q[42]),
        .I1(Q[43]),
        .I2(Q[44]),
        .I3(Q[45]),
        .I4(Q[46]),
        .I5(Q[47]),
        .O(LUTout[22]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[7].LUT6_inst2 
       (.I0(Q[42]),
        .I1(Q[43]),
        .I2(Q[44]),
        .I3(Q[45]),
        .I4(Q[46]),
        .I5(Q[47]),
        .O(LUTout[23]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[8].LUT6_inst0 
       (.I0(Q[48]),
        .I1(Q[49]),
        .I2(Q[50]),
        .I3(Q[51]),
        .I4(Q[52]),
        .I5(Q[53]),
        .O(LUTout[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[8].LUT6_inst1 
       (.I0(Q[48]),
        .I1(Q[49]),
        .I2(Q[50]),
        .I3(Q[51]),
        .I4(Q[52]),
        .I5(Q[53]),
        .O(LUTout[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[8].LUT6_inst2 
       (.I0(Q[48]),
        .I1(Q[49]),
        .I2(Q[50]),
        .I3(Q[51]),
        .I4(Q[52]),
        .I5(Q[53]),
        .O(LUTout[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[9].LUT6_inst0 
       (.I0(Q[54]),
        .I1(Q[55]),
        .I2(Q[56]),
        .I3(Q[57]),
        .I4(Q[58]),
        .I5(Q[59]),
        .O(LUTout[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[9].LUT6_inst1 
       (.I0(Q[54]),
        .I1(Q[55]),
        .I2(Q[56]),
        .I3(Q[57]),
        .I4(Q[58]),
        .I5(Q[59]),
        .O(LUTout[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[9].LUT6_inst2 
       (.I0(Q[54]),
        .I1(Q[55]),
        .I2(Q[56]),
        .I3(Q[57]),
        .I4(Q[58]),
        .I5(Q[59]),
        .O(LUTout[29]));
  FDRE #(
    .INIT(1'b0)) 
    \ones_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[0]),
        .Q(timestamp[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ones_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[1]),
        .Q(timestamp[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ones_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[2]),
        .Q(timestamp[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ones_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[3]),
        .Q(timestamp[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ones_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[4]),
        .Q(timestamp[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ones_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[5]),
        .Q(timestamp[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ones_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[6]),
        .Q(timestamp[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ones_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[7]),
        .Q(timestamp[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    validOut_reg
       (.C(clk),
        .CE(1'b1),
        .D(Adder_tree_n_0),
        .Q(ValidOut),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "risingEdgeDetector" *) 
module zynq_blk_TDCchannel_1_0__risingEdgeDetector
   (validIn,
    Q,
    clk);
  output validIn;
  input [0:0]Q;
  input clk;

  wire [0:0]Q;
  wire clk;
  wire q;
  wire validIn;

  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    valid_reg_srl5_i_1
       (.I0(Q),
        .I1(q),
        .O(validIn));
endmodule

(* CHECK_LICENSE_TYPE = "zynq_blk_auto_pc_0,axi_protocol_converter_v2_1_18_axi_protocol_converter,{}" *) (* X_CORE_INFO = "axi_protocol_converter_v2_1_18_axi_protocol_converter,Vivado 2018.3" *) (* downgradeipidentifiedwarnings = "yes" *) 
module zynq_blk_auto_pc_0
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET ARESETN, INSERT_VIP 0" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT" *) input aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWID" *) input [11:0]s_axi_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [31:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWLEN" *) input [3:0]s_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE" *) input [2:0]s_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWBURST" *) input [1:0]s_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK" *) input [1:0]s_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE" *) input [3:0]s_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWQOS" *) input [3:0]s_axi_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WID" *) input [11:0]s_axi_wid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WLAST" *) input s_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BID" *) output [11:0]s_axi_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARID" *) input [11:0]s_axi_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [31:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARLEN" *) input [3:0]s_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE" *) input [2:0]s_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARBURST" *) input [1:0]s_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK" *) input [1:0]s_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE" *) input [3:0]s_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARQOS" *) input [3:0]s_axi_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RID" *) output [11:0]s_axi_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RLAST" *) output s_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 12, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [31:0]m_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [3:0]m_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [31:0]m_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [31:0]m_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_inst_m_axi_rlast_UNCONNECTED;
  wire NLW_inst_m_axi_wlast_UNCONNECTED;
  wire NLW_inst_s_axi_wlast_UNCONNECTED;
  wire [15:10]NLW_inst_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arcache_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aruser_UNCONNECTED;
  wire [15:10]NLW_inst_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_awcache_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_awuser_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_bid_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_buser_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_rid_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ruser_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_wid_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_wuser_UNCONNECTED;
  wire [15:12]NLW_inst_s_axi_araddr_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_arcache_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_inst_s_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_arregion_UNCONNECTED;
  wire [2:2]NLW_inst_s_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_aruser_UNCONNECTED;
  wire [15:12]NLW_inst_s_axi_awaddr_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_awcache_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_inst_s_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_awregion_UNCONNECTED;
  wire [2:2]NLW_inst_s_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_awuser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_buser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_ruser_UNCONNECTED;
  wire [11:0]NLW_inst_s_axi_wid_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_wuser_UNCONNECTED;

  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "32" *) 
  (* C_AXI_ID_WIDTH = "12" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_SUPPORTS_READ = "1" *) 
  (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
  (* C_AXI_SUPPORTS_WRITE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_IGNORE_ID = "0" *) 
  (* C_M_AXI_PROTOCOL = "2" *) 
  (* C_S_AXI_PROTOCOL = "1" *) 
  (* C_TRANSLATION_MODE = "2" *) 
  (* P_AXI3 = "1" *) 
  (* P_AXI4 = "0" *) 
  (* P_AXILITE = "2" *) 
  (* P_AXILITE_SIZE = "3'b010" *) 
  (* P_CONVERSION = "2" *) 
  (* P_DECERR = "2'b11" *) 
  (* P_INCR = "2'b01" *) 
  (* P_PROTECTION = "1" *) 
  (* P_SLVERR = "2'b10" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_axi_protocol_converter inst
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axi_araddr({m_axi_araddr[31:16],NLW_inst_m_axi_araddr_UNCONNECTED[15:10],m_axi_araddr[9:0]}),
        .m_axi_arburst(NLW_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_inst_m_axi_arid_UNCONNECTED[11:0]),
        .m_axi_arlen(NLW_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_inst_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_inst_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(m_axi_arready),
        .m_axi_arregion(NLW_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr({m_axi_awaddr[31:16],NLW_inst_m_axi_awaddr_UNCONNECTED[15:10],m_axi_awaddr[9:0]}),
        .m_axi_awburst(NLW_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_inst_m_axi_awid_UNCONNECTED[11:0]),
        .m_axi_awlen(NLW_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_inst_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_inst_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(NLW_inst_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(NLW_inst_m_axi_bid_UNCONNECTED[11:0]),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_buser(NLW_inst_m_axi_buser_UNCONNECTED[0]),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(NLW_inst_m_axi_rid_UNCONNECTED[11:0]),
        .m_axi_rlast(NLW_inst_m_axi_rlast_UNCONNECTED),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_ruser(NLW_inst_m_axi_ruser_UNCONNECTED[0]),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wid(NLW_inst_m_axi_wid_UNCONNECTED[11:0]),
        .m_axi_wlast(NLW_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wuser(NLW_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_araddr({s_axi_araddr[31:16],NLW_inst_s_axi_araddr_UNCONNECTED[15:12],s_axi_araddr[11:0]}),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arcache(NLW_inst_s_axi_arcache_UNCONNECTED[3:0]),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arlock(NLW_inst_s_axi_arlock_UNCONNECTED[1:0]),
        .s_axi_arprot(NLW_inst_s_axi_arprot_UNCONNECTED[2:0]),
        .s_axi_arqos(NLW_inst_s_axi_arqos_UNCONNECTED[3:0]),
        .s_axi_arready(s_axi_arready),
        .s_axi_arregion(NLW_inst_s_axi_arregion_UNCONNECTED[3:0]),
        .s_axi_arsize({NLW_inst_s_axi_arsize_UNCONNECTED[2],s_axi_arsize[1:0]}),
        .s_axi_aruser(NLW_inst_s_axi_aruser_UNCONNECTED[0]),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[31:16],NLW_inst_s_axi_awaddr_UNCONNECTED[15:12],s_axi_awaddr[11:0]}),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awcache(NLW_inst_s_axi_awcache_UNCONNECTED[3:0]),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awlock(NLW_inst_s_axi_awlock_UNCONNECTED[1:0]),
        .s_axi_awprot(NLW_inst_s_axi_awprot_UNCONNECTED[2:0]),
        .s_axi_awqos(NLW_inst_s_axi_awqos_UNCONNECTED[3:0]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awregion(NLW_inst_s_axi_awregion_UNCONNECTED[3:0]),
        .s_axi_awsize({NLW_inst_s_axi_awsize_UNCONNECTED[2],s_axi_awsize[1:0]}),
        .s_axi_awuser(NLW_inst_s_axi_awuser_UNCONNECTED[0]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_buser(NLW_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_ruser(NLW_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wid(NLW_inst_s_axi_wid_UNCONNECTED[11:0]),
        .s_axi_wlast(NLW_inst_s_axi_wlast_UNCONNECTED),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wuser(NLW_inst_s_axi_wuser_UNCONNECTED[0]),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* C_AXI_ADDR_WIDTH = "32" *) (* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) 
(* C_AXI_BUSER_WIDTH = "1" *) (* C_AXI_DATA_WIDTH = "32" *) (* C_AXI_ID_WIDTH = "12" *) 
(* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_SUPPORTS_READ = "1" *) (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
(* C_AXI_SUPPORTS_WRITE = "1" *) (* C_AXI_WUSER_WIDTH = "1" *) (* C_FAMILY = "zynq" *) 
(* C_IGNORE_ID = "0" *) (* C_M_AXI_PROTOCOL = "2" *) (* C_S_AXI_PROTOCOL = "1" *) 
(* C_TRANSLATION_MODE = "2" *) (* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_axi_protocol_converter" *) (* P_AXI3 = "1" *) 
(* P_AXI4 = "0" *) (* P_AXILITE = "2" *) (* P_AXILITE_SIZE = "3'b010" *) 
(* P_CONVERSION = "2" *) (* P_DECERR = "2'b11" *) (* P_INCR = "2'b01" *) 
(* P_PROTECTION = "1" *) (* P_SLVERR = "2'b10" *) (* downgradeipidentifiedwarnings = "yes" *) 
module zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_axi_protocol_converter
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awregion,
    s_axi_awqos,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arregion,
    s_axi_arqos,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arregion,
    m_axi_arqos,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready);
  input aclk;
  input aresetn;
  input [11:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [3:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awregion;
  input [3:0]s_axi_awqos;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [11:0]s_axi_wid;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [11:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  input [11:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [3:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arregion;
  input [3:0]s_axi_arqos;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [11:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awregion;
  output [3:0]m_axi_awqos;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [11:0]m_axi_wid;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [11:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  output [11:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arregion;
  output [3:0]m_axi_arqos;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [11:0]m_axi_rid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire [22:0]\NLW_gen_axilite.gen_b2s_conv.axilite_b2s_Q_UNCONNECTED ;
  wire [11:10]\NLW_gen_axilite.gen_b2s_conv.axilite_b2s_m_axi_araddr_UNCONNECTED ;
  wire [11:10]\NLW_gen_axilite.gen_b2s_conv.axilite_b2s_m_axi_awaddr_UNCONNECTED ;
  wire [22:0]\NLW_gen_axilite.gen_b2s_conv.axilite_b2s_m_payload_i_reg[34]_UNCONNECTED ;
  wire [15:12]\NLW_gen_axilite.gen_b2s_conv.axilite_b2s_s_axi_araddr_UNCONNECTED ;
  wire [2:0]\NLW_gen_axilite.gen_b2s_conv.axilite_b2s_s_axi_arprot_UNCONNECTED ;
  wire [15:12]\NLW_gen_axilite.gen_b2s_conv.axilite_b2s_s_axi_awaddr_UNCONNECTED ;
  wire [2:0]\NLW_gen_axilite.gen_b2s_conv.axilite_b2s_s_axi_awprot_UNCONNECTED ;

  assign m_axi_wdata[31:0] = s_axi_wdata;
  assign m_axi_wstrb[3:0] = s_axi_wstrb;
  assign m_axi_wvalid = s_axi_wvalid;
  assign s_axi_wready = m_axi_wready;
  zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s \gen_axilite.gen_b2s_conv.axilite_b2s 
       (.Q({\NLW_gen_axilite.gen_b2s_conv.axilite_b2s_Q_UNCONNECTED [22:20],m_axi_awaddr[31:16],\NLW_gen_axilite.gen_b2s_conv.axilite_b2s_Q_UNCONNECTED [3:0]}),
        .aclk(aclk),
        .aresetn(aresetn),
        .in({m_axi_rresp,m_axi_rdata}),
        .m_axi_araddr({\NLW_gen_axilite.gen_b2s_conv.axilite_b2s_m_axi_araddr_UNCONNECTED [11:10],m_axi_araddr[9:0]}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr({\NLW_gen_axilite.gen_b2s_conv.axilite_b2s_m_axi_awaddr_UNCONNECTED [11:10],m_axi_awaddr[9:0]}),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .\m_payload_i_reg[13] ({s_axi_bid,s_axi_bresp}),
        .\m_payload_i_reg[34] ({\NLW_gen_axilite.gen_b2s_conv.axilite_b2s_m_payload_i_reg[34]_UNCONNECTED [22:20],m_axi_araddr[31:16],\NLW_gen_axilite.gen_b2s_conv.axilite_b2s_m_payload_i_reg[34]_UNCONNECTED [3:0]}),
        .\m_payload_i_reg[46] ({s_axi_rid,s_axi_rlast,s_axi_rresp,s_axi_rdata}),
        .s_axi_araddr({s_axi_araddr[31:16],\NLW_gen_axilite.gen_b2s_conv.axilite_b2s_s_axi_araddr_UNCONNECTED [15:12],s_axi_araddr[11:0]}),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(\NLW_gen_axilite.gen_b2s_conv.axilite_b2s_s_axi_arprot_UNCONNECTED [2:0]),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(s_axi_arsize[1:0]),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[31:16],\NLW_gen_axilite.gen_b2s_conv.axilite_b2s_s_axi_awaddr_UNCONNECTED [15:12],s_axi_awaddr[11:0]}),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(\NLW_gen_axilite.gen_b2s_conv.axilite_b2s_s_axi_awprot_UNCONNECTED [2:0]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize(s_axi_awsize[1:0]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s" *) 
module zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s
   (s_axi_rvalid,
    s_axi_awready,
    Q,
    s_axi_arready,
    \m_payload_i_reg[34] ,
    s_axi_bvalid,
    \m_payload_i_reg[13] ,
    \m_payload_i_reg[46] ,
    m_axi_awvalid,
    m_axi_bready,
    m_axi_arvalid,
    m_axi_rready,
    m_axi_awaddr,
    m_axi_araddr,
    m_axi_arready,
    s_axi_rready,
    aclk,
    in,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    m_axi_bresp,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    m_axi_awready,
    s_axi_awvalid,
    m_axi_bvalid,
    m_axi_rvalid,
    s_axi_bready,
    s_axi_arvalid,
    aresetn);
  output s_axi_rvalid;
  output s_axi_awready;
  output [22:0]Q;
  output s_axi_arready;
  output [22:0]\m_payload_i_reg[34] ;
  output s_axi_bvalid;
  output [13:0]\m_payload_i_reg[13] ;
  output [46:0]\m_payload_i_reg[46] ;
  output m_axi_awvalid;
  output m_axi_bready;
  output m_axi_arvalid;
  output m_axi_rready;
  output [11:0]m_axi_awaddr;
  output [11:0]m_axi_araddr;
  input m_axi_arready;
  input s_axi_rready;
  input aclk;
  input [33:0]in;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [1:0]m_axi_bresp;
  input [11:0]s_axi_arid;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input m_axi_awready;
  input s_axi_awvalid;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input s_axi_bready;
  input s_axi_arvalid;
  input aresetn;

  wire [22:0]Q;
  wire \RD.ar_channel_0_n_10 ;
  wire \RD.ar_channel_0_n_11 ;
  wire \RD.ar_channel_0_n_2 ;
  wire \RD.ar_channel_0_n_3 ;
  wire \RD.ar_channel_0_n_4 ;
  wire \RD.ar_channel_0_n_41 ;
  wire \RD.ar_channel_0_n_42 ;
  wire \RD.ar_channel_0_n_43 ;
  wire \RD.ar_channel_0_n_44 ;
  wire \RD.ar_channel_0_n_5 ;
  wire \RD.ar_channel_0_n_6 ;
  wire \RD.ar_channel_0_n_7 ;
  wire \RD.ar_channel_0_n_8 ;
  wire \RD.ar_channel_0_n_9 ;
  wire \RD.r_channel_0_n_0 ;
  wire \RD.r_channel_0_n_1 ;
  wire SI_REG_n_126;
  wire SI_REG_n_127;
  wire SI_REG_n_128;
  wire SI_REG_n_129;
  wire SI_REG_n_130;
  wire SI_REG_n_131;
  wire SI_REG_n_132;
  wire SI_REG_n_133;
  wire SI_REG_n_146;
  wire SI_REG_n_147;
  wire SI_REG_n_148;
  wire SI_REG_n_149;
  wire SI_REG_n_150;
  wire SI_REG_n_151;
  wire SI_REG_n_152;
  wire SI_REG_n_153;
  wire SI_REG_n_154;
  wire SI_REG_n_155;
  wire SI_REG_n_156;
  wire SI_REG_n_157;
  wire SI_REG_n_158;
  wire SI_REG_n_159;
  wire SI_REG_n_160;
  wire SI_REG_n_162;
  wire SI_REG_n_163;
  wire SI_REG_n_164;
  wire SI_REG_n_167;
  wire SI_REG_n_168;
  wire SI_REG_n_169;
  wire SI_REG_n_170;
  wire SI_REG_n_171;
  wire SI_REG_n_172;
  wire SI_REG_n_173;
  wire SI_REG_n_174;
  wire SI_REG_n_175;
  wire SI_REG_n_176;
  wire SI_REG_n_177;
  wire SI_REG_n_178;
  wire SI_REG_n_179;
  wire SI_REG_n_180;
  wire SI_REG_n_181;
  wire SI_REG_n_182;
  wire SI_REG_n_183;
  wire SI_REG_n_184;
  wire SI_REG_n_185;
  wire SI_REG_n_186;
  wire SI_REG_n_25;
  wire SI_REG_n_63;
  wire SI_REG_n_64;
  wire SI_REG_n_65;
  wire SI_REG_n_66;
  wire SI_REG_n_67;
  wire SI_REG_n_68;
  wire SI_REG_n_69;
  wire SI_REG_n_70;
  wire SI_REG_n_88;
  wire SI_REG_n_89;
  wire SI_REG_n_90;
  wire \WR.aw_channel_0_n_0 ;
  wire \WR.aw_channel_0_n_43 ;
  wire \WR.aw_channel_0_n_44 ;
  wire \WR.aw_channel_0_n_45 ;
  wire \WR.aw_channel_0_n_46 ;
  wire \WR.aw_channel_0_n_5 ;
  wire \WR.aw_channel_0_n_6 ;
  wire \WR.aw_channel_0_n_7 ;
  wire \WR.aw_channel_0_n_8 ;
  wire \WR.b_channel_0_n_1 ;
  wire aclk;
  wire \ar.ar_pipe/m_valid_i0 ;
  wire \ar.ar_pipe/p_1_in ;
  wire [1:0]\ar_cmd_fsm_0/state ;
  wire areset_d1;
  wire areset_d1_i_1_n_0;
  wire aresetn;
  wire \aw.aw_pipe/p_1_in ;
  wire [1:0]\aw_cmd_fsm_0/state ;
  wire [11:0]axaddr_incr;
  wire [3:0]axaddr_wrap;
  wire [1:0]axsize;
  wire [11:0]b_awid;
  wire [3:0]b_awlen;
  wire b_push;
  wire [1:0]\bid_fifo_0/cnt_read ;
  wire [1:1]\cmd_translator_0/wrap_cmd_0/axaddr_offset ;
  wire [1:1]\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 ;
  wire [1:1]\cmd_translator_0/wrap_cmd_0/axaddr_offset_r ;
  wire [1:1]\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_1 ;
  wire [33:0]in;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [11:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [13:0]\m_payload_i_reg[13] ;
  wire [22:0]\m_payload_i_reg[34] ;
  wire [46:0]\m_payload_i_reg[46] ;
  wire r_rlast;
  wire [11:0]s_arid;
  wire [11:0]s_arid_r;
  wire [11:0]s_awid;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire s_axi_arready;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire s_axi_awready;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire shandshake;
  wire [11:0]si_rs_araddr;
  wire [1:1]si_rs_arburst;
  wire [3:0]si_rs_arlen;
  wire si_rs_arvalid;
  wire [11:0]si_rs_awaddr;
  wire [1:1]si_rs_awburst;
  wire [3:0]si_rs_awlen;
  wire si_rs_awvalid;
  wire [11:0]si_rs_bid;
  wire si_rs_bready;
  wire [1:0]si_rs_bresp;
  wire si_rs_bvalid;
  wire [31:0]si_rs_rdata;
  wire [11:0]si_rs_rid;
  wire si_rs_rlast;
  wire si_rs_rready;
  wire [1:0]si_rs_rresp;
  wire [11:10]\NLW_RD.ar_channel_0_m_axi_araddr_UNCONNECTED ;
  wire [34:12]NLW_SI_REG_Q_UNCONNECTED;
  wire [34:12]\NLW_SI_REG_m_payload_i_reg[61]_UNCONNECTED ;
  wire [15:12]NLW_SI_REG_s_axi_araddr_UNCONNECTED;
  wire [2:0]NLW_SI_REG_s_axi_arprot_UNCONNECTED;
  wire [15:12]NLW_SI_REG_s_axi_awaddr_UNCONNECTED;
  wire [2:0]NLW_SI_REG_s_axi_awprot_UNCONNECTED;
  wire [11:10]\NLW_WR.aw_channel_0_m_axi_awaddr_UNCONNECTED ;

  zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_ar_channel \RD.ar_channel_0 
       (.D({SI_REG_n_177,SI_REG_n_178,SI_REG_n_179,SI_REG_n_180,SI_REG_n_181,SI_REG_n_182,SI_REG_n_183}),
        .E(\ar.ar_pipe/p_1_in ),
        .\FSM_sequential_state_reg[0] (\RD.ar_channel_0_n_3 ),
        .\FSM_sequential_state_reg[0]_0 (\RD.r_channel_0_n_1 ),
        .O({SI_REG_n_154,SI_REG_n_155,SI_REG_n_156,SI_REG_n_157}),
        .Q(\ar_cmd_fsm_0/state ),
        .S({SI_REG_n_130,SI_REG_n_131,SI_REG_n_132,SI_REG_n_133}),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\axaddr_incr_reg[3] ({\RD.ar_channel_0_n_8 ,\RD.ar_channel_0_n_9 ,\RD.ar_channel_0_n_10 ,\RD.ar_channel_0_n_11 }),
        .\axaddr_incr_reg[3]_0 ({SI_REG_n_126,SI_REG_n_127,SI_REG_n_128,SI_REG_n_129}),
        .\axaddr_incr_reg[3]_1 ({SI_REG_n_146,SI_REG_n_147,SI_REG_n_148,SI_REG_n_149}),
        .\axaddr_incr_reg[7] ({SI_REG_n_150,SI_REG_n_151,SI_REG_n_152,SI_REG_n_153}),
        .\axaddr_offset_r_reg[1] (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r ),
        .\axaddr_offset_r_reg[1]_0 (\cmd_translator_0/wrap_cmd_0/axaddr_offset ),
        .\axaddr_offset_r_reg[2] (SI_REG_n_184),
        .\axaddr_offset_r_reg[3] (SI_REG_n_185),
        .\axaddr_wrap_reg[3] ({\RD.ar_channel_0_n_4 ,\RD.ar_channel_0_n_5 ,\RD.ar_channel_0_n_6 ,\RD.ar_channel_0_n_7 }),
        .\axlen_cnt_reg[3] (SI_REG_n_164),
        .m_axi_araddr({\NLW_RD.ar_channel_0_m_axi_araddr_UNCONNECTED [11:10],m_axi_araddr[9:0]}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\m_payload_i_reg[3] ({\RD.ar_channel_0_n_41 ,\RD.ar_channel_0_n_42 ,\RD.ar_channel_0_n_43 ,\RD.ar_channel_0_n_44 }),
        .m_valid_i0(\ar.ar_pipe/m_valid_i0 ),
        .m_valid_i_reg(\RD.ar_channel_0_n_2 ),
        .m_valid_i_reg_0(s_axi_arready),
        .next_pending_r_reg(SI_REG_n_162),
        .r_rlast(r_rlast),
        .\s_arid_r_reg[11]_0 (s_arid_r),
        .\s_arid_r_reg[11]_1 ({s_arid,si_rs_arlen,si_rs_arburst,SI_REG_n_88,SI_REG_n_89,SI_REG_n_90,si_rs_araddr}),
        .s_axi_arvalid(s_axi_arvalid),
        .si_rs_arvalid(si_rs_arvalid),
        .\wrap_second_len_r_reg[0] (SI_REG_n_186),
        .\wrap_second_len_r_reg[3] (SI_REG_n_163));
  zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_r_channel \RD.r_channel_0 
       (.D(s_arid_r),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\cnt_read_reg[2] (\RD.r_channel_0_n_1 ),
        .\cnt_read_reg[4] (\RD.r_channel_0_n_0 ),
        .in(in),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .out({si_rs_rresp,si_rs_rdata}),
        .r_push_r_reg_0({si_rs_rid,si_rs_rlast}),
        .r_push_r_reg_1(\RD.ar_channel_0_n_3 ),
        .r_rlast(r_rlast),
        .si_rs_rready(si_rs_rready));
  zynq_blk_auto_pc_0__axi_register_slice_v2_1_18_axi_register_slice SI_REG
       (.D({SI_REG_n_167,SI_REG_n_168,SI_REG_n_169,SI_REG_n_170,SI_REG_n_171,SI_REG_n_172,SI_REG_n_173}),
        .E(\aw.aw_pipe/p_1_in ),
        .O({SI_REG_n_154,SI_REG_n_155,SI_REG_n_156,SI_REG_n_157}),
        .Q({s_awid,si_rs_awlen,si_rs_awburst,SI_REG_n_25,axsize,NLW_SI_REG_Q_UNCONNECTED[34:32],Q[19:4],NLW_SI_REG_Q_UNCONNECTED[15:12],si_rs_awaddr}),
        .S({SI_REG_n_63,SI_REG_n_64,SI_REG_n_65,SI_REG_n_66}),
        .aclk(aclk),
        .aresetn(aresetn),
        .axaddr_incr(axaddr_incr),
        .\axaddr_incr_reg[3] ({SI_REG_n_126,SI_REG_n_127,SI_REG_n_128,SI_REG_n_129}),
        .\axaddr_incr_reg[3]_0 ({\WR.aw_channel_0_n_43 ,\WR.aw_channel_0_n_44 ,\WR.aw_channel_0_n_45 ,\WR.aw_channel_0_n_46 }),
        .\axaddr_incr_reg[3]_1 ({\RD.ar_channel_0_n_41 ,\RD.ar_channel_0_n_42 ,\RD.ar_channel_0_n_43 ,\RD.ar_channel_0_n_44 }),
        .\axaddr_incr_reg[3]_i_3 ({\WR.aw_channel_0_n_5 ,\WR.aw_channel_0_n_6 ,\WR.aw_channel_0_n_7 ,\WR.aw_channel_0_n_8 }),
        .\axaddr_incr_reg[3]_i_3__0 ({\RD.ar_channel_0_n_8 ,\RD.ar_channel_0_n_9 ,\RD.ar_channel_0_n_10 ,\RD.ar_channel_0_n_11 }),
        .axaddr_offset(\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 ),
        .\axaddr_offset_r_reg[1] (\aw_cmd_fsm_0/state ),
        .\axaddr_offset_r_reg[1]_0 (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_1 ),
        .\axaddr_offset_r_reg[1]_1 (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r ),
        .\axaddr_wrap_reg[3] ({SI_REG_n_67,SI_REG_n_68,SI_REG_n_69,SI_REG_n_70}),
        .\axaddr_wrap_reg[3]_0 ({SI_REG_n_130,SI_REG_n_131,SI_REG_n_132,SI_REG_n_133}),
        .\axaddr_wrap_reg[3]_i_2 (axaddr_wrap),
        .\axaddr_wrap_reg[3]_i_2__0 ({\RD.ar_channel_0_n_4 ,\RD.ar_channel_0_n_5 ,\RD.ar_channel_0_n_6 ,\RD.ar_channel_0_n_7 }),
        .b_push(b_push),
        .\m_payload_i_reg[0] (\ar.ar_pipe/p_1_in ),
        .\m_payload_i_reg[13] (\m_payload_i_reg[13] ),
        .\m_payload_i_reg[3] ({SI_REG_n_146,SI_REG_n_147,SI_REG_n_148,SI_REG_n_149}),
        .\m_payload_i_reg[3]_0 (SI_REG_n_174),
        .\m_payload_i_reg[3]_1 (SI_REG_n_176),
        .\m_payload_i_reg[3]_2 (SI_REG_n_184),
        .\m_payload_i_reg[3]_3 (SI_REG_n_186),
        .\m_payload_i_reg[45] (\cmd_translator_0/wrap_cmd_0/axaddr_offset ),
        .\m_payload_i_reg[46] (SI_REG_n_158),
        .\m_payload_i_reg[46]_0 (SI_REG_n_162),
        .\m_payload_i_reg[46]_1 (\m_payload_i_reg[46] ),
        .\m_payload_i_reg[47] (SI_REG_n_160),
        .\m_payload_i_reg[47]_0 (SI_REG_n_164),
        .\m_payload_i_reg[4] (SI_REG_n_175),
        .\m_payload_i_reg[4]_0 (SI_REG_n_185),
        .\m_payload_i_reg[61] ({s_arid,si_rs_arlen,si_rs_arburst,SI_REG_n_88,SI_REG_n_89,SI_REG_n_90,\NLW_SI_REG_m_payload_i_reg[61]_UNCONNECTED [34:32],\m_payload_i_reg[34] [19:4],\NLW_SI_REG_m_payload_i_reg[61]_UNCONNECTED [15:12],si_rs_araddr}),
        .\m_payload_i_reg[6] (SI_REG_n_159),
        .\m_payload_i_reg[6]_0 (SI_REG_n_163),
        .\m_payload_i_reg[6]_1 ({SI_REG_n_177,SI_REG_n_178,SI_REG_n_179,SI_REG_n_180,SI_REG_n_181,SI_REG_n_182,SI_REG_n_183}),
        .\m_payload_i_reg[7] ({SI_REG_n_150,SI_REG_n_151,SI_REG_n_152,SI_REG_n_153}),
        .m_valid_i0(\ar.ar_pipe/m_valid_i0 ),
        .m_valid_i_reg(s_axi_bvalid),
        .m_valid_i_reg_0(s_axi_rvalid),
        .m_valid_i_reg_1(\RD.r_channel_0_n_0 ),
        .next_pending_r_reg(\WR.aw_channel_0_n_0 ),
        .next_pending_r_reg_0(\RD.ar_channel_0_n_2 ),
        .out(si_rs_bid),
        .s_axi_araddr({s_axi_araddr[31:16],NLW_SI_REG_s_axi_araddr_UNCONNECTED[15:12],s_axi_araddr[11:0]}),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(NLW_SI_REG_s_axi_arprot_UNCONNECTED[2:0]),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[31:16],NLW_SI_REG_s_axi_awaddr_UNCONNECTED[15:12],s_axi_awaddr[11:0]}),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(NLW_SI_REG_s_axi_awprot_UNCONNECTED[2:0]),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rready(s_axi_rready),
        .s_ready_i_reg(s_axi_awready),
        .s_ready_i_reg_0(s_axi_arready),
        .s_ready_i_reg_1(\ar_cmd_fsm_0/state ),
        .shandshake(shandshake),
        .si_rs_arvalid(si_rs_arvalid),
        .si_rs_awvalid(si_rs_awvalid),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid),
        .si_rs_rready(si_rs_rready),
        .\skid_buffer_reg[1] (si_rs_bresp),
        .\skid_buffer_reg[33] ({si_rs_rresp,si_rs_rdata}),
        .\skid_buffer_reg[46] ({si_rs_rid,si_rs_rlast}));
  zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_aw_channel \WR.aw_channel_0 
       (.D({SI_REG_n_167,SI_REG_n_168,SI_REG_n_169,SI_REG_n_170,SI_REG_n_171,SI_REG_n_172,SI_REG_n_173}),
        .E(\aw.aw_pipe/p_1_in ),
        .Q({s_awid,si_rs_awlen,si_rs_awburst,SI_REG_n_25,axsize,si_rs_awaddr}),
        .S({SI_REG_n_63,SI_REG_n_64,SI_REG_n_65,SI_REG_n_66}),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_incr(axaddr_incr),
        .\axaddr_incr_reg[3] ({\WR.aw_channel_0_n_5 ,\WR.aw_channel_0_n_6 ,\WR.aw_channel_0_n_7 ,\WR.aw_channel_0_n_8 }),
        .\axaddr_offset_r_reg[1] (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_1 ),
        .\axaddr_offset_r_reg[1]_0 (\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 ),
        .\axaddr_offset_r_reg[2] (SI_REG_n_174),
        .\axaddr_offset_r_reg[3] (SI_REG_n_175),
        .\axaddr_wrap_reg[3] (axaddr_wrap),
        .\axaddr_wrap_reg[3]_0 ({SI_REG_n_67,SI_REG_n_68,SI_REG_n_69,SI_REG_n_70}),
        .\axlen_cnt_reg[3] (SI_REG_n_160),
        .b_push(b_push),
        .cnt_read(\bid_fifo_0/cnt_read ),
        .in({b_awid,b_awlen}),
        .m_axi_awaddr({\NLW_WR.aw_channel_0_m_axi_awaddr_UNCONNECTED [11:10],m_axi_awaddr[9:0]}),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .\m_payload_i_reg[3] ({\WR.aw_channel_0_n_43 ,\WR.aw_channel_0_n_44 ,\WR.aw_channel_0_n_45 ,\WR.aw_channel_0_n_46 }),
        .next_pending_r_reg(SI_REG_n_158),
        .si_rs_awvalid(si_rs_awvalid),
        .\state_reg[0] (\WR.b_channel_0_n_1 ),
        .\state_reg[1] (\WR.aw_channel_0_n_0 ),
        .\state_reg[1]_0 (\aw_cmd_fsm_0/state ),
        .\wrap_second_len_r_reg[0] (SI_REG_n_176),
        .\wrap_second_len_r_reg[3] (SI_REG_n_159));
  zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_b_channel \WR.b_channel_0 
       (.aclk(aclk),
        .areset_d1(areset_d1),
        .b_push(b_push),
        .cnt_read(\bid_fifo_0/cnt_read ),
        .\cnt_read_reg[1] (\WR.b_channel_0_n_1 ),
        .in({b_awid,b_awlen}),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(si_rs_bid),
        .\s_bresp_acc_reg[1]_0 (si_rs_bresp),
        .shandshake(shandshake),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid));
  LUT1 #(
    .INIT(2'h1)) 
    areset_d1_i_1
       (.I0(aresetn),
        .O(areset_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    areset_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(areset_d1_i_1_n_0),
        .Q(areset_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_ar_channel" *) 
module zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_ar_channel
   (Q,
    m_valid_i_reg,
    \FSM_sequential_state_reg[0] ,
    \axaddr_wrap_reg[3] ,
    \axaddr_incr_reg[3] ,
    \axaddr_offset_r_reg[1] ,
    m_axi_arvalid,
    m_valid_i0,
    E,
    r_rlast,
    m_axi_araddr,
    \s_arid_r_reg[11]_0 ,
    \m_payload_i_reg[3] ,
    aclk,
    m_axi_arready,
    si_rs_arvalid,
    \s_arid_r_reg[11]_1 ,
    \axaddr_offset_r_reg[1]_0 ,
    S,
    \axaddr_incr_reg[3]_0 ,
    next_pending_r_reg,
    areset_d1,
    \axlen_cnt_reg[3] ,
    \wrap_second_len_r_reg[3] ,
    \axaddr_offset_r_reg[3] ,
    \axaddr_offset_r_reg[2] ,
    \wrap_second_len_r_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    s_axi_arvalid,
    m_valid_i_reg_0,
    O,
    \axaddr_incr_reg[7] ,
    \axaddr_incr_reg[3]_1 ,
    D);
  output [1:0]Q;
  output m_valid_i_reg;
  output \FSM_sequential_state_reg[0] ;
  output [3:0]\axaddr_wrap_reg[3] ;
  output [3:0]\axaddr_incr_reg[3] ;
  output [0:0]\axaddr_offset_r_reg[1] ;
  output m_axi_arvalid;
  output m_valid_i0;
  output [0:0]E;
  output r_rlast;
  output [11:0]m_axi_araddr;
  output [11:0]\s_arid_r_reg[11]_0 ;
  output [3:0]\m_payload_i_reg[3] ;
  input aclk;
  input m_axi_arready;
  input si_rs_arvalid;
  input [31:0]\s_arid_r_reg[11]_1 ;
  input [0:0]\axaddr_offset_r_reg[1]_0 ;
  input [3:0]S;
  input [3:0]\axaddr_incr_reg[3]_0 ;
  input next_pending_r_reg;
  input areset_d1;
  input \axlen_cnt_reg[3] ;
  input \wrap_second_len_r_reg[3] ;
  input \axaddr_offset_r_reg[3] ;
  input \axaddr_offset_r_reg[2] ;
  input \wrap_second_len_r_reg[0] ;
  input \FSM_sequential_state_reg[0]_0 ;
  input s_axi_arvalid;
  input m_valid_i_reg_0;
  input [3:0]O;
  input [3:0]\axaddr_incr_reg[7] ;
  input [3:0]\axaddr_incr_reg[3]_1 ;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire [3:0]O;
  wire [1:0]Q;
  wire [3:0]S;
  wire aclk;
  wire ar_cmd_fsm_0_n_0;
  wire ar_cmd_fsm_0_n_12;
  wire ar_cmd_fsm_0_n_13;
  wire ar_cmd_fsm_0_n_14;
  wire ar_cmd_fsm_0_n_16;
  wire ar_cmd_fsm_0_n_17;
  wire ar_cmd_fsm_0_n_18;
  wire ar_cmd_fsm_0_n_19;
  wire ar_cmd_fsm_0_n_20;
  wire ar_cmd_fsm_0_n_21;
  wire ar_cmd_fsm_0_n_22;
  wire ar_cmd_fsm_0_n_23;
  wire ar_cmd_fsm_0_n_24;
  wire ar_cmd_fsm_0_n_25;
  wire ar_cmd_fsm_0_n_26;
  wire ar_cmd_fsm_0_n_27;
  wire ar_cmd_fsm_0_n_28;
  wire ar_cmd_fsm_0_n_29;
  wire ar_cmd_fsm_0_n_30;
  wire ar_cmd_fsm_0_n_31;
  wire ar_cmd_fsm_0_n_32;
  wire areset_d1;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire [3:0]\axaddr_incr_reg[3]_0 ;
  wire [3:0]\axaddr_incr_reg[3]_1 ;
  wire [3:0]\axaddr_incr_reg[7] ;
  wire [0:0]\axaddr_offset_r_reg[1] ;
  wire [0:0]\axaddr_offset_r_reg[1]_0 ;
  wire \axaddr_offset_r_reg[2] ;
  wire \axaddr_offset_r_reg[3] ;
  wire [3:0]\axaddr_wrap_reg[3] ;
  wire \axlen_cnt_reg[3] ;
  wire cmd_translator_0_n_0;
  wire cmd_translator_0_n_10;
  wire cmd_translator_0_n_11;
  wire cmd_translator_0_n_16;
  wire cmd_translator_0_n_17;
  wire cmd_translator_0_n_18;
  wire cmd_translator_0_n_19;
  wire cmd_translator_0_n_2;
  wire cmd_translator_0_n_20;
  wire cmd_translator_0_n_21;
  wire cmd_translator_0_n_22;
  wire cmd_translator_0_n_23;
  wire cmd_translator_0_n_29;
  wire cmd_translator_0_n_3;
  wire cmd_translator_0_n_30;
  wire cmd_translator_0_n_47;
  wire cmd_translator_0_n_48;
  wire cmd_translator_0_n_49;
  wire cmd_translator_0_n_50;
  wire cmd_translator_0_n_51;
  wire cmd_translator_0_n_52;
  wire cmd_translator_0_n_53;
  wire cmd_translator_0_n_54;
  wire cmd_translator_0_n_55;
  wire cmd_translator_0_n_56;
  wire cmd_translator_0_n_57;
  wire cmd_translator_0_n_58;
  wire cmd_translator_0_n_8;
  wire cmd_translator_0_n_9;
  wire \incr_cmd_0/sel_first ;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [3:0]\m_payload_i_reg[3] ;
  wire m_valid_i0;
  wire m_valid_i_reg;
  wire m_valid_i_reg_0;
  wire next_pending_r_reg;
  wire r_rlast;
  wire [11:0]\s_arid_r_reg[11]_0 ;
  wire [31:0]\s_arid_r_reg[11]_1 ;
  wire s_axi_arvalid;
  wire sel_first_i;
  wire si_rs_arvalid;
  wire [3:0]\wrap_cmd_0/axaddr_offset ;
  wire [3:0]\wrap_cmd_0/axaddr_offset_r ;
  wire [3:0]\wrap_cmd_0/wrap_second_len ;
  wire [3:0]\wrap_cmd_0/wrap_second_len_r ;
  wire \wrap_second_len_r_reg[0] ;
  wire \wrap_second_len_r_reg[3] ;
  wire [11:10]NLW_cmd_translator_0_m_axi_araddr_UNCONNECTED;

  zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm ar_cmd_fsm_0
       (.D(\wrap_cmd_0/wrap_second_len ),
        .E(m_valid_i_reg),
        .\FSM_sequential_state_reg[0]_0 (ar_cmd_fsm_0_n_0),
        .\FSM_sequential_state_reg[0]_1 (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_2 (\FSM_sequential_state_reg[0]_0 ),
        .\FSM_sequential_state_reg[1]_0 (E),
        .\FSM_sequential_state_reg[1]_1 (cmd_translator_0_n_29),
        .O({cmd_translator_0_n_8,cmd_translator_0_n_9,cmd_translator_0_n_10,cmd_translator_0_n_11}),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_offset({\wrap_cmd_0/axaddr_offset [3:2],\wrap_cmd_0/axaddr_offset [0]}),
        .\axaddr_offset_r_reg[2] (\axaddr_offset_r_reg[2] ),
        .\axaddr_offset_r_reg[3] (ar_cmd_fsm_0_n_19),
        .\axaddr_offset_r_reg[3]_0 ({\wrap_cmd_0/axaddr_offset_r [3:2],\wrap_cmd_0/axaddr_offset_r [0]}),
        .\axaddr_offset_r_reg[3]_1 (\axaddr_offset_r_reg[3] ),
        .\axaddr_offset_r_reg[3]_2 ({\s_arid_r_reg[11]_1 [19:18],\s_arid_r_reg[11]_1 [16],\s_arid_r_reg[11]_1 [11:0]}),
        .\axaddr_wrap_reg[11] ({cmd_translator_0_n_47,cmd_translator_0_n_48,cmd_translator_0_n_49,cmd_translator_0_n_50,cmd_translator_0_n_51,cmd_translator_0_n_52,cmd_translator_0_n_53,cmd_translator_0_n_54,cmd_translator_0_n_55,cmd_translator_0_n_56,cmd_translator_0_n_57,cmd_translator_0_n_58}),
        .\axaddr_wrap_reg[11]_0 ({cmd_translator_0_n_20,cmd_translator_0_n_21,cmd_translator_0_n_22,cmd_translator_0_n_23}),
        .\axaddr_wrap_reg[11]_1 (cmd_translator_0_n_30),
        .\axaddr_wrap_reg[7] ({cmd_translator_0_n_16,cmd_translator_0_n_17,cmd_translator_0_n_18,cmd_translator_0_n_19}),
        .\axlen_cnt_reg[8] (cmd_translator_0_n_3),
        .m_axi_arready(m_axi_arready),
        .m_axi_arready_0(ar_cmd_fsm_0_n_13),
        .m_axi_arready_1(ar_cmd_fsm_0_n_14),
        .m_axi_arvalid(m_axi_arvalid),
        .m_valid_i0(m_valid_i0),
        .m_valid_i_reg(ar_cmd_fsm_0_n_12),
        .m_valid_i_reg_0(m_valid_i_reg_0),
        .s_axi_arvalid(s_axi_arvalid),
        .sel_first(\incr_cmd_0/sel_first ),
        .sel_first_i(sel_first_i),
        .sel_first_reg(ar_cmd_fsm_0_n_32),
        .sel_first_reg_0(cmd_translator_0_n_2),
        .sel_first_reg_1(cmd_translator_0_n_0),
        .si_rs_arvalid(si_rs_arvalid),
        .\wrap_boundary_axaddr_r_reg[11] ({ar_cmd_fsm_0_n_20,ar_cmd_fsm_0_n_21,ar_cmd_fsm_0_n_22,ar_cmd_fsm_0_n_23,ar_cmd_fsm_0_n_24,ar_cmd_fsm_0_n_25,ar_cmd_fsm_0_n_26,ar_cmd_fsm_0_n_27,ar_cmd_fsm_0_n_28,ar_cmd_fsm_0_n_29,ar_cmd_fsm_0_n_30,ar_cmd_fsm_0_n_31}),
        .\wrap_second_len_r_reg[0] (\axaddr_offset_r_reg[1]_0 ),
        .\wrap_second_len_r_reg[0]_0 (\wrap_second_len_r_reg[0] ),
        .\wrap_second_len_r_reg[3] ({ar_cmd_fsm_0_n_16,ar_cmd_fsm_0_n_17,ar_cmd_fsm_0_n_18}),
        .\wrap_second_len_r_reg[3]_0 (\wrap_cmd_0/wrap_second_len_r ),
        .\wrap_second_len_r_reg[3]_1 (\wrap_second_len_r_reg[3] ));
  zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_cmd_translator_1 cmd_translator_0
       (.D({\wrap_cmd_0/axaddr_offset [3:2],\axaddr_offset_r_reg[1]_0 ,\wrap_cmd_0/axaddr_offset [0]}),
        .E(m_valid_i_reg),
        .O({cmd_translator_0_n_8,cmd_translator_0_n_9,cmd_translator_0_n_10,cmd_translator_0_n_11}),
        .Q(\wrap_cmd_0/wrap_second_len_r ),
        .S(S),
        .aclk(aclk),
        .\axaddr_incr_reg[0] (ar_cmd_fsm_0_n_32),
        .\axaddr_incr_reg[11] (O),
        .\axaddr_incr_reg[3] (\axaddr_incr_reg[3] ),
        .\axaddr_incr_reg[3]_0 (\axaddr_incr_reg[3]_0 ),
        .\axaddr_incr_reg[3]_1 (\axaddr_incr_reg[3]_1 ),
        .\axaddr_incr_reg[7] (\axaddr_incr_reg[7] ),
        .\axaddr_offset_r_reg[3] ({\wrap_cmd_0/axaddr_offset_r [3:2],\axaddr_offset_r_reg[1] ,\wrap_cmd_0/axaddr_offset_r [0]}),
        .\axaddr_wrap_reg[0] (ar_cmd_fsm_0_n_12),
        .\axaddr_wrap_reg[11] ({cmd_translator_0_n_20,cmd_translator_0_n_21,cmd_translator_0_n_22,cmd_translator_0_n_23}),
        .\axaddr_wrap_reg[11]_0 ({ar_cmd_fsm_0_n_20,ar_cmd_fsm_0_n_21,ar_cmd_fsm_0_n_22,ar_cmd_fsm_0_n_23,ar_cmd_fsm_0_n_24,ar_cmd_fsm_0_n_25,ar_cmd_fsm_0_n_26,ar_cmd_fsm_0_n_27,ar_cmd_fsm_0_n_28,ar_cmd_fsm_0_n_29,ar_cmd_fsm_0_n_30,ar_cmd_fsm_0_n_31}),
        .\axaddr_wrap_reg[3] (\axaddr_wrap_reg[3] ),
        .\axaddr_wrap_reg[7] ({cmd_translator_0_n_16,cmd_translator_0_n_17,cmd_translator_0_n_18,cmd_translator_0_n_19}),
        .\axlen_cnt_reg[0] (Q),
        .\axlen_cnt_reg[1] (cmd_translator_0_n_30),
        .\axlen_cnt_reg[2] (\s_arid_r_reg[11]_1 [18:0]),
        .\axlen_cnt_reg[3] (\axlen_cnt_reg[3] ),
        .\axlen_cnt_reg[8] (cmd_translator_0_n_3),
        .\axlen_cnt_reg[8]_0 (ar_cmd_fsm_0_n_0),
        .m_axi_araddr({NLW_cmd_translator_0_m_axi_araddr_UNCONNECTED[11:10],m_axi_araddr[9:0]}),
        .m_axi_arready(m_axi_arready),
        .\m_payload_i_reg[3] (\m_payload_i_reg[3] ),
        .next_pending_r_reg(\FSM_sequential_state_reg[0] ),
        .next_pending_r_reg_0(next_pending_r_reg),
        .r_rlast(r_rlast),
        .s_axburst_eq1_reg_0(cmd_translator_0_n_29),
        .sel_first(\incr_cmd_0/sel_first ),
        .sel_first_i(sel_first_i),
        .sel_first_reg_0(cmd_translator_0_n_0),
        .sel_first_reg_1(cmd_translator_0_n_2),
        .sel_first_reg_2(ar_cmd_fsm_0_n_14),
        .sel_first_reg_3(ar_cmd_fsm_0_n_13),
        .si_rs_arvalid(si_rs_arvalid),
        .\wrap_boundary_axaddr_r_reg[11] ({cmd_translator_0_n_47,cmd_translator_0_n_48,cmd_translator_0_n_49,cmd_translator_0_n_50,cmd_translator_0_n_51,cmd_translator_0_n_52,cmd_translator_0_n_53,cmd_translator_0_n_54,cmd_translator_0_n_55,cmd_translator_0_n_56,cmd_translator_0_n_57,cmd_translator_0_n_58}),
        .\wrap_boundary_axaddr_r_reg[6] (D),
        .\wrap_cnt_r_reg[1] (ar_cmd_fsm_0_n_19),
        .\wrap_cnt_r_reg[3] ({ar_cmd_fsm_0_n_16,ar_cmd_fsm_0_n_17,ar_cmd_fsm_0_n_18}),
        .\wrap_second_len_r_reg[3] (\wrap_cmd_0/wrap_second_len ));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [20]),
        .Q(\s_arid_r_reg[11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [30]),
        .Q(\s_arid_r_reg[11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [31]),
        .Q(\s_arid_r_reg[11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [21]),
        .Q(\s_arid_r_reg[11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [22]),
        .Q(\s_arid_r_reg[11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [23]),
        .Q(\s_arid_r_reg[11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [24]),
        .Q(\s_arid_r_reg[11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [25]),
        .Q(\s_arid_r_reg[11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [26]),
        .Q(\s_arid_r_reg[11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [27]),
        .Q(\s_arid_r_reg[11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [28]),
        .Q(\s_arid_r_reg[11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [29]),
        .Q(\s_arid_r_reg[11]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_aw_channel" *) 
module zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_aw_channel
   (\state_reg[1] ,
    \axaddr_wrap_reg[3] ,
    \axaddr_incr_reg[3] ,
    \state_reg[1]_0 ,
    E,
    b_push,
    \axaddr_offset_r_reg[1] ,
    m_axi_awvalid,
    m_axi_awaddr,
    in,
    \m_payload_i_reg[3] ,
    aclk,
    Q,
    \axaddr_offset_r_reg[1]_0 ,
    \axaddr_wrap_reg[3]_0 ,
    S,
    si_rs_awvalid,
    areset_d1,
    next_pending_r_reg,
    m_axi_awready,
    \state_reg[0] ,
    \axlen_cnt_reg[3] ,
    \wrap_second_len_r_reg[3] ,
    \axaddr_offset_r_reg[3] ,
    \axaddr_offset_r_reg[2] ,
    \wrap_second_len_r_reg[0] ,
    cnt_read,
    axaddr_incr,
    D);
  output \state_reg[1] ;
  output [3:0]\axaddr_wrap_reg[3] ;
  output [3:0]\axaddr_incr_reg[3] ;
  output [1:0]\state_reg[1]_0 ;
  output [0:0]E;
  output b_push;
  output [0:0]\axaddr_offset_r_reg[1] ;
  output m_axi_awvalid;
  output [11:0]m_axi_awaddr;
  output [15:0]in;
  output [3:0]\m_payload_i_reg[3] ;
  input aclk;
  input [31:0]Q;
  input [0:0]\axaddr_offset_r_reg[1]_0 ;
  input [3:0]\axaddr_wrap_reg[3]_0 ;
  input [3:0]S;
  input si_rs_awvalid;
  input areset_d1;
  input next_pending_r_reg;
  input m_axi_awready;
  input \state_reg[0] ;
  input \axlen_cnt_reg[3] ;
  input \wrap_second_len_r_reg[3] ;
  input \axaddr_offset_r_reg[3] ;
  input \axaddr_offset_r_reg[2] ;
  input \wrap_second_len_r_reg[0] ;
  input [1:0]cnt_read;
  input [11:0]axaddr_incr;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [3:0]S;
  wire aclk;
  wire areset_d1;
  wire aw_cmd_fsm_0_n_0;
  wire aw_cmd_fsm_0_n_1;
  wire aw_cmd_fsm_0_n_10;
  wire aw_cmd_fsm_0_n_14;
  wire aw_cmd_fsm_0_n_15;
  wire aw_cmd_fsm_0_n_18;
  wire aw_cmd_fsm_0_n_21;
  wire aw_cmd_fsm_0_n_22;
  wire aw_cmd_fsm_0_n_26;
  wire [11:0]axaddr_incr;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire [0:0]\axaddr_offset_r_reg[1] ;
  wire [0:0]\axaddr_offset_r_reg[1]_0 ;
  wire \axaddr_offset_r_reg[2] ;
  wire \axaddr_offset_r_reg[3] ;
  wire [3:0]\axaddr_wrap_reg[3] ;
  wire [3:0]\axaddr_wrap_reg[3]_0 ;
  wire [0:0]axlen_cnt;
  wire \axlen_cnt_reg[3] ;
  wire b_push;
  wire cmd_translator_0_n_0;
  wire cmd_translator_0_n_2;
  wire cmd_translator_0_n_21;
  wire cmd_translator_0_n_6;
  wire cmd_translator_0_n_7;
  wire cmd_translator_0_n_8;
  wire [1:0]cnt_read;
  wire [15:0]in;
  wire \incr_cmd_0/sel_first ;
  wire incr_next_pending;
  wire [11:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [3:0]\m_payload_i_reg[3] ;
  wire next;
  wire next_pending_r_reg;
  wire sel_first;
  wire sel_first_i;
  wire si_rs_awvalid;
  wire \state_reg[0] ;
  wire \state_reg[1] ;
  wire [1:0]\state_reg[1]_0 ;
  wire [3:0]\wrap_cmd_0/axaddr_offset ;
  wire [3:0]\wrap_cmd_0/axaddr_offset_r ;
  wire [3:0]\wrap_cmd_0/wrap_second_len ;
  wire [3:0]\wrap_cmd_0/wrap_second_len_r ;
  wire [3:0]wrap_cnt;
  wire wrap_next_pending;
  wire \wrap_second_len_r_reg[0] ;
  wire \wrap_second_len_r_reg[3] ;
  wire [11:10]NLW_cmd_translator_0_m_axi_awaddr_UNCONNECTED;

  zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm aw_cmd_fsm_0
       (.D(\wrap_cmd_0/wrap_second_len ),
        .E(\state_reg[1] ),
        .Q(\wrap_cmd_0/wrap_second_len_r ),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_offset({\wrap_cmd_0/axaddr_offset [3:2],\wrap_cmd_0/axaddr_offset [0]}),
        .\axaddr_offset_r_reg[2] (\axaddr_offset_r_reg[2] ),
        .\axaddr_offset_r_reg[3] (aw_cmd_fsm_0_n_26),
        .\axaddr_offset_r_reg[3]_0 ({Q[19:18],Q[16:15]}),
        .\axaddr_offset_r_reg[3]_1 ({\wrap_cmd_0/axaddr_offset_r [3:2],\wrap_cmd_0/axaddr_offset_r [0]}),
        .\axaddr_offset_r_reg[3]_2 (\axaddr_offset_r_reg[3] ),
        .\axaddr_wrap_reg[0] (cmd_translator_0_n_21),
        .\axlen_cnt_reg[0] (axlen_cnt),
        .\axlen_cnt_reg[0]_0 (cmd_translator_0_n_7),
        .\axlen_cnt_reg[0]_1 (cmd_translator_0_n_8),
        .\axlen_cnt_reg[5] (cmd_translator_0_n_6),
        .b_push(b_push),
        .cnt_read(cnt_read),
        .incr_next_pending(incr_next_pending),
        .m_axi_awready(m_axi_awready),
        .m_axi_awready_0(aw_cmd_fsm_0_n_0),
        .m_axi_awready_1(aw_cmd_fsm_0_n_1),
        .m_axi_awvalid(m_axi_awvalid),
        .\m_payload_i_reg[39] (aw_cmd_fsm_0_n_15),
        .\m_payload_i_reg[39]_0 (aw_cmd_fsm_0_n_18),
        .m_valid_i_reg(E),
        .next(next),
        .next_pending_r_reg(cmd_translator_0_n_0),
        .next_pending_r_reg_0(next_pending_r_reg),
        .sel_first(sel_first),
        .sel_first_0(\incr_cmd_0/sel_first ),
        .sel_first_i(sel_first_i),
        .sel_first_reg(aw_cmd_fsm_0_n_10),
        .sel_first_reg_0(aw_cmd_fsm_0_n_14),
        .sel_first_reg_1(cmd_translator_0_n_2),
        .si_rs_awvalid(si_rs_awvalid),
        .\state_reg[0]_0 (\state_reg[0] ),
        .\state_reg[1]_0 (\state_reg[1]_0 ),
        .\state_reg[1]_1 (aw_cmd_fsm_0_n_21),
        .\state_reg[1]_2 (aw_cmd_fsm_0_n_22),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[0] (\axaddr_offset_r_reg[1]_0 ),
        .\wrap_second_len_r_reg[0]_0 (\wrap_second_len_r_reg[0] ),
        .\wrap_second_len_r_reg[3] ({wrap_cnt[3:2],wrap_cnt[0]}),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3] ));
  zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_cmd_translator cmd_translator_0
       (.D({\wrap_cmd_0/axaddr_offset [3:2],\axaddr_offset_r_reg[1]_0 ,\wrap_cmd_0/axaddr_offset [0]}),
        .E(\state_reg[1] ),
        .Q(axlen_cnt),
        .S(S),
        .aclk(aclk),
        .axaddr_incr(axaddr_incr),
        .\axaddr_incr_reg[3] (\axaddr_incr_reg[3] ),
        .\axaddr_offset_r_reg[3] ({\wrap_cmd_0/axaddr_offset_r [3:2],\axaddr_offset_r_reg[1] ,\wrap_cmd_0/axaddr_offset_r [0]}),
        .\axaddr_wrap_reg[0] (aw_cmd_fsm_0_n_1),
        .\axaddr_wrap_reg[3] (\axaddr_wrap_reg[3] ),
        .\axaddr_wrap_reg[3]_0 (\axaddr_wrap_reg[3]_0 ),
        .\axlen_cnt_reg[0] (cmd_translator_0_n_7),
        .\axlen_cnt_reg[0]_0 (aw_cmd_fsm_0_n_21),
        .\axlen_cnt_reg[0]_1 (aw_cmd_fsm_0_n_22),
        .\axlen_cnt_reg[2] (cmd_translator_0_n_6),
        .\axlen_cnt_reg[2]_0 (cmd_translator_0_n_8),
        .\axlen_cnt_reg[2]_1 ({Q[18:17],Q[15:0]}),
        .\axlen_cnt_reg[3] (\axlen_cnt_reg[3] ),
        .\axlen_cnt_reg[5] (aw_cmd_fsm_0_n_0),
        .incr_next_pending(incr_next_pending),
        .m_axi_awaddr({NLW_cmd_translator_0_m_axi_awaddr_UNCONNECTED[11:10],m_axi_awaddr[9:0]}),
        .\m_payload_i_reg[3] (\m_payload_i_reg[3] ),
        .next(next),
        .next_pending_r_reg(cmd_translator_0_n_0),
        .next_pending_r_reg_0(next_pending_r_reg),
        .s_axburst_eq0_reg_0(aw_cmd_fsm_0_n_15),
        .s_axburst_eq1_reg_0(cmd_translator_0_n_21),
        .s_axburst_eq1_reg_1(aw_cmd_fsm_0_n_18),
        .sel_first(sel_first),
        .sel_first_0(\incr_cmd_0/sel_first ),
        .sel_first_i(sel_first_i),
        .sel_first_reg_0(cmd_translator_0_n_2),
        .sel_first_reg_1(aw_cmd_fsm_0_n_10),
        .sel_first_reg_2(aw_cmd_fsm_0_n_14),
        .\wrap_boundary_axaddr_r_reg[6] (D),
        .\wrap_cnt_r_reg[1] (aw_cmd_fsm_0_n_26),
        .\wrap_cnt_r_reg[3] ({wrap_cnt[3:2],wrap_cnt[0]}),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3] (\wrap_cmd_0/wrap_second_len_r ),
        .\wrap_second_len_r_reg[3]_0 (\wrap_cmd_0/wrap_second_len ));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(in[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awlen_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awlen_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awlen_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awlen_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(in[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_b_channel" *) 
module zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_b_channel
   (si_rs_bvalid,
    \cnt_read_reg[1] ,
    cnt_read,
    m_axi_bready,
    out,
    \s_bresp_acc_reg[1]_0 ,
    areset_d1,
    shandshake,
    aclk,
    si_rs_bready,
    m_axi_bvalid,
    b_push,
    in,
    m_axi_bresp);
  output si_rs_bvalid;
  output \cnt_read_reg[1] ;
  output [1:0]cnt_read;
  output m_axi_bready;
  output [11:0]out;
  output [1:0]\s_bresp_acc_reg[1]_0 ;
  input areset_d1;
  input shandshake;
  input aclk;
  input si_rs_bready;
  input m_axi_bvalid;
  input b_push;
  input [15:0]in;
  input [1:0]m_axi_bresp;

  wire aclk;
  wire areset_d1;
  wire b_push;
  wire bid_fifo_0_n_5;
  wire bid_fifo_0_n_6;
  wire \bresp_cnt[7]_i_5_n_0 ;
  wire [7:0]bresp_cnt_reg__0;
  wire bresp_fifo_0_n_0;
  wire bresp_push;
  wire [1:0]cnt_read;
  wire \cnt_read_reg[1] ;
  wire [15:0]in;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire mhandshake;
  wire mhandshake_r;
  wire [11:0]out;
  wire [7:0]p_0_in;
  wire s_bresp_acc0;
  wire \s_bresp_acc[0]_i_1_n_0 ;
  wire \s_bresp_acc[1]_i_1_n_0 ;
  wire [1:0]\s_bresp_acc_reg[1]_0 ;
  wire \s_bresp_acc_reg_n_0_[0] ;
  wire \s_bresp_acc_reg_n_0_[1] ;
  wire shandshake;
  wire shandshake_r;
  wire si_rs_bready;
  wire si_rs_bvalid;

  zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_simple_fifo bid_fifo_0
       (.Q(bresp_cnt_reg__0),
        .SR(s_bresp_acc0),
        .aclk(aclk),
        .addr(cnt_read),
        .areset_d1(areset_d1),
        .b_push(b_push),
        .\bresp_cnt_reg[5] (bid_fifo_0_n_5),
        .\cnt_read_reg[0]_0 (bid_fifo_0_n_6),
        .\cnt_read_reg[1]_0 (\cnt_read_reg[1] ),
        .in(in),
        .mhandshake_r(mhandshake_r),
        .out(out),
        .sel(bresp_push),
        .shandshake_r(shandshake_r));
  LUT1 #(
    .INIT(2'h1)) 
    \bresp_cnt[0]_i_1 
       (.I0(bresp_cnt_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bresp_cnt[1]_i_1 
       (.I0(bresp_cnt_reg__0[0]),
        .I1(bresp_cnt_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bresp_cnt[2]_i_1 
       (.I0(bresp_cnt_reg__0[2]),
        .I1(bresp_cnt_reg__0[1]),
        .I2(bresp_cnt_reg__0[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bresp_cnt[3]_i_1 
       (.I0(bresp_cnt_reg__0[3]),
        .I1(bresp_cnt_reg__0[0]),
        .I2(bresp_cnt_reg__0[1]),
        .I3(bresp_cnt_reg__0[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bresp_cnt[4]_i_1 
       (.I0(bresp_cnt_reg__0[4]),
        .I1(bresp_cnt_reg__0[2]),
        .I2(bresp_cnt_reg__0[1]),
        .I3(bresp_cnt_reg__0[0]),
        .I4(bresp_cnt_reg__0[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bresp_cnt[5]_i_1 
       (.I0(bresp_cnt_reg__0[5]),
        .I1(bresp_cnt_reg__0[3]),
        .I2(bresp_cnt_reg__0[0]),
        .I3(bresp_cnt_reg__0[1]),
        .I4(bresp_cnt_reg__0[2]),
        .I5(bresp_cnt_reg__0[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bresp_cnt[6]_i_1 
       (.I0(bresp_cnt_reg__0[6]),
        .I1(\bresp_cnt[7]_i_5_n_0 ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bresp_cnt[7]_i_2 
       (.I0(bresp_cnt_reg__0[7]),
        .I1(\bresp_cnt[7]_i_5_n_0 ),
        .I2(bresp_cnt_reg__0[6]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bresp_cnt[7]_i_5 
       (.I0(bresp_cnt_reg__0[3]),
        .I1(bresp_cnt_reg__0[0]),
        .I2(bresp_cnt_reg__0[1]),
        .I3(bresp_cnt_reg__0[2]),
        .I4(bresp_cnt_reg__0[4]),
        .I5(bresp_cnt_reg__0[5]),
        .O(\bresp_cnt[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[0] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[0]),
        .Q(bresp_cnt_reg__0[0]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[1] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[1]),
        .Q(bresp_cnt_reg__0[1]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[2] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[2]),
        .Q(bresp_cnt_reg__0[2]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[3] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[3]),
        .Q(bresp_cnt_reg__0[3]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[4] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[4]),
        .Q(bresp_cnt_reg__0[4]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[5] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[5]),
        .Q(bresp_cnt_reg__0[5]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[6] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[6]),
        .Q(bresp_cnt_reg__0[6]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[7] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[7]),
        .Q(bresp_cnt_reg__0[7]),
        .R(s_bresp_acc0));
  zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 bresp_fifo_0
       (.aclk(aclk),
        .areset_d1(areset_d1),
        .areset_d1_reg(bresp_fifo_0_n_0),
        .bvalid_i_reg(bid_fifo_0_n_6),
        .\cnt_read_reg[1]_0 (bid_fifo_0_n_5),
        .in({\s_bresp_acc_reg_n_0_[1] ,\s_bresp_acc_reg_n_0_[0] }),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mhandshake(mhandshake),
        .mhandshake_r(mhandshake_r),
        .\s_bresp_acc_reg[1] (\s_bresp_acc_reg[1]_0 ),
        .sel(bresp_push),
        .shandshake_r(shandshake_r),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid));
  FDRE #(
    .INIT(1'b0)) 
    bvalid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(bresp_fifo_0_n_0),
        .Q(si_rs_bvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    mhandshake_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(mhandshake),
        .Q(mhandshake_r),
        .R(areset_d1));
  LUT6 #(
    .INIT(64'h00000000EACECCCC)) 
    \s_bresp_acc[0]_i_1 
       (.I0(m_axi_bresp[0]),
        .I1(\s_bresp_acc_reg_n_0_[0] ),
        .I2(\s_bresp_acc_reg_n_0_[1] ),
        .I3(m_axi_bresp[1]),
        .I4(mhandshake),
        .I5(s_bresp_acc0),
        .O(\s_bresp_acc[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00EA)) 
    \s_bresp_acc[1]_i_1 
       (.I0(\s_bresp_acc_reg_n_0_[1] ),
        .I1(m_axi_bresp[1]),
        .I2(mhandshake),
        .I3(s_bresp_acc0),
        .O(\s_bresp_acc[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_bresp_acc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_bresp_acc[0]_i_1_n_0 ),
        .Q(\s_bresp_acc_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_bresp_acc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_bresp_acc[1]_i_1_n_0 ),
        .Q(\s_bresp_acc_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    shandshake_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(shandshake),
        .Q(shandshake_r),
        .R(areset_d1));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_cmd_translator" *) 
module zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_cmd_translator
   (next_pending_r_reg,
    wrap_next_pending,
    sel_first_reg_0,
    sel_first_0,
    sel_first,
    Q,
    \axlen_cnt_reg[2] ,
    \axlen_cnt_reg[0] ,
    \axlen_cnt_reg[2]_0 ,
    \wrap_second_len_r_reg[3] ,
    \axaddr_wrap_reg[3] ,
    \axaddr_incr_reg[3] ,
    s_axburst_eq1_reg_0,
    m_axi_awaddr,
    \axaddr_offset_r_reg[3] ,
    \m_payload_i_reg[3] ,
    incr_next_pending,
    aclk,
    sel_first_i,
    s_axburst_eq0_reg_0,
    s_axburst_eq1_reg_1,
    sel_first_reg_1,
    sel_first_reg_2,
    E,
    \axlen_cnt_reg[2]_1 ,
    D,
    \wrap_cnt_r_reg[1] ,
    next,
    \axaddr_wrap_reg[3]_0 ,
    S,
    next_pending_r_reg_0,
    \axaddr_wrap_reg[0] ,
    \axlen_cnt_reg[3] ,
    axaddr_incr,
    \axlen_cnt_reg[0]_0 ,
    \axlen_cnt_reg[5] ,
    \wrap_second_len_r_reg[3]_0 ,
    \axlen_cnt_reg[0]_1 ,
    \wrap_cnt_r_reg[3] ,
    \wrap_boundary_axaddr_r_reg[6] );
  output next_pending_r_reg;
  output wrap_next_pending;
  output sel_first_reg_0;
  output sel_first_0;
  output sel_first;
  output [0:0]Q;
  output \axlen_cnt_reg[2] ;
  output [0:0]\axlen_cnt_reg[0] ;
  output \axlen_cnt_reg[2]_0 ;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output [3:0]\axaddr_wrap_reg[3] ;
  output [3:0]\axaddr_incr_reg[3] ;
  output s_axburst_eq1_reg_0;
  output [11:0]m_axi_awaddr;
  output [3:0]\axaddr_offset_r_reg[3] ;
  output [3:0]\m_payload_i_reg[3] ;
  input incr_next_pending;
  input aclk;
  input sel_first_i;
  input s_axburst_eq0_reg_0;
  input s_axburst_eq1_reg_1;
  input sel_first_reg_1;
  input sel_first_reg_2;
  input [0:0]E;
  input [17:0]\axlen_cnt_reg[2]_1 ;
  input [3:0]D;
  input \wrap_cnt_r_reg[1] ;
  input next;
  input [3:0]\axaddr_wrap_reg[3]_0 ;
  input [3:0]S;
  input next_pending_r_reg_0;
  input \axaddr_wrap_reg[0] ;
  input \axlen_cnt_reg[3] ;
  input [11:0]axaddr_incr;
  input [0:0]\axlen_cnt_reg[0]_0 ;
  input \axlen_cnt_reg[5] ;
  input [3:0]\wrap_second_len_r_reg[3]_0 ;
  input [0:0]\axlen_cnt_reg[0]_1 ;
  input [2:0]\wrap_cnt_r_reg[3] ;
  input [6:0]\wrap_boundary_axaddr_r_reg[6] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [11:0]axaddr_incr;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire [11:4]axaddr_wrap;
  wire \axaddr_wrap_reg[0] ;
  wire [3:0]\axaddr_wrap_reg[3] ;
  wire [3:0]\axaddr_wrap_reg[3]_0 ;
  wire [0:0]\axlen_cnt_reg[0] ;
  wire [0:0]\axlen_cnt_reg[0]_0 ;
  wire [0:0]\axlen_cnt_reg[0]_1 ;
  wire \axlen_cnt_reg[2] ;
  wire \axlen_cnt_reg[2]_0 ;
  wire [17:0]\axlen_cnt_reg[2]_1 ;
  wire \axlen_cnt_reg[3] ;
  wire \axlen_cnt_reg[5] ;
  wire incr_next_pending;
  wire [11:0]m_axi_awaddr;
  wire [3:0]\m_payload_i_reg[3] ;
  wire next;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire s_axburst_eq0;
  wire s_axburst_eq0_reg_0;
  wire s_axburst_eq1;
  wire s_axburst_eq1_reg_0;
  wire s_axburst_eq1_reg_1;
  wire sel_first;
  wire sel_first_0;
  wire sel_first_i;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire \wrap_cnt_r_reg[1] ;
  wire [2:0]\wrap_cnt_r_reg[3] ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire [11:10]\NLW_incr_cmd_0_axlen_cnt_reg[2]_1_UNCONNECTED ;
  wire [11:10]NLW_incr_cmd_0_m_axi_awaddr_UNCONNECTED;
  wire [11:10]\NLW_incr_cmd_0_m_axi_awaddr[11]_UNCONNECTED ;
  wire [11:10]\NLW_wrap_cmd_0_axaddr_wrap_reg[11]_0_UNCONNECTED ;

  zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_incr_cmd incr_cmd_0
       (.E(E),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .axaddr_incr(axaddr_incr),
        .\axaddr_incr_reg[3]_0 (\axaddr_incr_reg[3] ),
        .\axlen_cnt_reg[0]_0 (\axlen_cnt_reg[0]_0 ),
        .\axlen_cnt_reg[2]_0 (\axlen_cnt_reg[2] ),
        .\axlen_cnt_reg[2]_1 ({\axlen_cnt_reg[2]_1 [17:12],\NLW_incr_cmd_0_axlen_cnt_reg[2]_1_UNCONNECTED [11:10],\axlen_cnt_reg[2]_1 [9:0]}),
        .\axlen_cnt_reg[3]_0 (\axlen_cnt_reg[3] ),
        .\axlen_cnt_reg[4]_0 (\axaddr_wrap_reg[0] ),
        .\axlen_cnt_reg[5]_0 (\axlen_cnt_reg[5] ),
        .incr_next_pending(incr_next_pending),
        .m_axi_awaddr({NLW_incr_cmd_0_m_axi_awaddr_UNCONNECTED[11:10],m_axi_awaddr[9:0]}),
        .\m_axi_awaddr[11] ({\NLW_incr_cmd_0_m_axi_awaddr[11]_UNCONNECTED [11:10],axaddr_wrap[9:4],\axaddr_wrap_reg[3] }),
        .\m_axi_awaddr[11]_0 (sel_first),
        .\m_payload_i_reg[3] (\m_payload_i_reg[3] ),
        .next(next),
        .next_pending_r_reg_0(next_pending_r_reg),
        .sel_first_reg_0(sel_first_0),
        .sel_first_reg_1(sel_first_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    s_axburst_eq0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_axburst_eq0_reg_0),
        .Q(s_axburst_eq0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_axburst_eq1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_axburst_eq1_reg_1),
        .Q(s_axburst_eq1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_i),
        .Q(sel_first_reg_0),
        .R(1'b0));
  zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_wrap_cmd wrap_cmd_0
       (.D(D),
        .E(E),
        .Q(\axlen_cnt_reg[0] ),
        .aclk(aclk),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3] ),
        .\axaddr_wrap_reg[0]_0 (\axaddr_wrap_reg[0] ),
        .\axaddr_wrap_reg[11]_0 ({\NLW_wrap_cmd_0_axaddr_wrap_reg[11]_0_UNCONNECTED [11:10],axaddr_wrap[9:4],\axaddr_wrap_reg[3] }),
        .\axaddr_wrap_reg[3]_0 (\axaddr_wrap_reg[3]_0 ),
        .\axlen_cnt_reg[0]_0 (\axlen_cnt_reg[0]_1 ),
        .\axlen_cnt_reg[2]_0 (\axlen_cnt_reg[2]_0 ),
        .\axlen_cnt_reg[2]_1 ({\axlen_cnt_reg[2]_1 [17:15],\axlen_cnt_reg[2]_1 [11:0]}),
        .\axlen_cnt_reg[3]_0 (\axlen_cnt_reg[3] ),
        .next(next),
        .next_pending_r_reg_0(next_pending_r_reg_0),
        .s_axburst_eq0(s_axburst_eq0),
        .s_axburst_eq1(s_axburst_eq1),
        .s_axburst_eq1_reg(s_axburst_eq1_reg_0),
        .sel_first(sel_first),
        .sel_first_reg_0(sel_first_reg_2),
        .\wrap_boundary_axaddr_r_reg[6]_0 (\wrap_boundary_axaddr_r_reg[6] ),
        .\wrap_cnt_r_reg[1]_0 (\wrap_cnt_r_reg[1] ),
        .\wrap_cnt_r_reg[3]_0 (\wrap_cnt_r_reg[3] ),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3] ),
        .\wrap_second_len_r_reg[3]_1 (\wrap_second_len_r_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_cmd_translator" *) 
module zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_cmd_translator_1
   (sel_first_reg_0,
    sel_first,
    sel_first_reg_1,
    \axlen_cnt_reg[8] ,
    Q,
    O,
    \axaddr_wrap_reg[3] ,
    \axaddr_wrap_reg[7] ,
    \axaddr_wrap_reg[11] ,
    \axaddr_incr_reg[3] ,
    r_rlast,
    s_axburst_eq1_reg_0,
    \axlen_cnt_reg[1] ,
    m_axi_araddr,
    \axaddr_offset_r_reg[3] ,
    \wrap_boundary_axaddr_r_reg[11] ,
    \m_payload_i_reg[3] ,
    aclk,
    sel_first_i,
    sel_first_reg_2,
    sel_first_reg_3,
    E,
    \axlen_cnt_reg[2] ,
    D,
    \wrap_cnt_r_reg[1] ,
    S,
    \axaddr_incr_reg[3]_0 ,
    next_pending_r_reg,
    next_pending_r_reg_0,
    \axlen_cnt_reg[3] ,
    \axaddr_incr_reg[11] ,
    \axaddr_incr_reg[7] ,
    \axaddr_incr_reg[3]_1 ,
    si_rs_arvalid,
    \axlen_cnt_reg[0] ,
    \axaddr_wrap_reg[0] ,
    \axlen_cnt_reg[8]_0 ,
    \wrap_second_len_r_reg[3] ,
    \wrap_cnt_r_reg[3] ,
    \wrap_boundary_axaddr_r_reg[6] ,
    \axaddr_wrap_reg[11]_0 ,
    \axaddr_incr_reg[0] ,
    m_axi_arready);
  output sel_first_reg_0;
  output sel_first;
  output sel_first_reg_1;
  output \axlen_cnt_reg[8] ;
  output [3:0]Q;
  output [3:0]O;
  output [3:0]\axaddr_wrap_reg[3] ;
  output [3:0]\axaddr_wrap_reg[7] ;
  output [3:0]\axaddr_wrap_reg[11] ;
  output [3:0]\axaddr_incr_reg[3] ;
  output r_rlast;
  output s_axburst_eq1_reg_0;
  output \axlen_cnt_reg[1] ;
  output [11:0]m_axi_araddr;
  output [3:0]\axaddr_offset_r_reg[3] ;
  output [11:0]\wrap_boundary_axaddr_r_reg[11] ;
  output [3:0]\m_payload_i_reg[3] ;
  input aclk;
  input sel_first_i;
  input sel_first_reg_2;
  input sel_first_reg_3;
  input [0:0]E;
  input [18:0]\axlen_cnt_reg[2] ;
  input [3:0]D;
  input \wrap_cnt_r_reg[1] ;
  input [3:0]S;
  input [3:0]\axaddr_incr_reg[3]_0 ;
  input next_pending_r_reg;
  input next_pending_r_reg_0;
  input \axlen_cnt_reg[3] ;
  input [3:0]\axaddr_incr_reg[11] ;
  input [3:0]\axaddr_incr_reg[7] ;
  input [3:0]\axaddr_incr_reg[3]_1 ;
  input si_rs_arvalid;
  input [1:0]\axlen_cnt_reg[0] ;
  input \axaddr_wrap_reg[0] ;
  input \axlen_cnt_reg[8]_0 ;
  input [3:0]\wrap_second_len_r_reg[3] ;
  input [2:0]\wrap_cnt_r_reg[3] ;
  input [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  input [11:0]\axaddr_wrap_reg[11]_0 ;
  input [0:0]\axaddr_incr_reg[0] ;
  input m_axi_arready;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [3:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [0:0]\axaddr_incr_reg[0] ;
  wire [3:0]\axaddr_incr_reg[11] ;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire [3:0]\axaddr_incr_reg[3]_0 ;
  wire [3:0]\axaddr_incr_reg[3]_1 ;
  wire [3:0]\axaddr_incr_reg[7] ;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire \axaddr_wrap_reg[0] ;
  wire [3:0]\axaddr_wrap_reg[11] ;
  wire [11:0]\axaddr_wrap_reg[11]_0 ;
  wire [3:0]\axaddr_wrap_reg[3] ;
  wire [3:0]\axaddr_wrap_reg[7] ;
  wire [1:0]\axlen_cnt_reg[0] ;
  wire \axlen_cnt_reg[1] ;
  wire [18:0]\axlen_cnt_reg[2] ;
  wire \axlen_cnt_reg[3] ;
  wire \axlen_cnt_reg[8] ;
  wire \axlen_cnt_reg[8]_0 ;
  wire incr_next_pending;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire [3:0]\m_payload_i_reg[3] ;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire r_rlast;
  wire s_axburst_eq0;
  wire s_axburst_eq1;
  wire s_axburst_eq1_reg_0;
  wire sel_first;
  wire sel_first_i;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire sel_first_reg_3;
  wire si_rs_arvalid;
  wire [11:0]\wrap_boundary_axaddr_r_reg[11] ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire wrap_cmd_0_n_11;
  wire wrap_cmd_0_n_12;
  wire wrap_cmd_0_n_13;
  wire wrap_cmd_0_n_14;
  wire wrap_cmd_0_n_15;
  wire wrap_cmd_0_n_16;
  wire wrap_cmd_0_n_29;
  wire wrap_cmd_0_n_30;
  wire \wrap_cnt_r_reg[1] ;
  wire [2:0]\wrap_cnt_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire [11:10]NLW_incr_cmd_0_Q_UNCONNECTED;
  wire [11:10]\NLW_incr_cmd_0_axlen_cnt_reg[2]_0_UNCONNECTED ;
  wire [11:10]NLW_incr_cmd_0_m_axi_araddr_UNCONNECTED;
  wire [11:10]\NLW_wrap_cmd_0_axaddr_wrap_reg[11]_0_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(s_axburst_eq1),
        .I1(\axlen_cnt_reg[2] [15]),
        .I2(s_axburst_eq0),
        .O(s_axburst_eq1_reg_0));
  zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_incr_cmd_2 incr_cmd_0
       (.E(E),
        .Q({NLW_incr_cmd_0_Q_UNCONNECTED[11:10],wrap_cmd_0_n_11,wrap_cmd_0_n_12,wrap_cmd_0_n_13,wrap_cmd_0_n_14,wrap_cmd_0_n_15,wrap_cmd_0_n_16,\axaddr_wrap_reg[3] }),
        .aclk(aclk),
        .\axaddr_incr_reg[0]_0 (\axaddr_incr_reg[0] ),
        .\axaddr_incr_reg[11]_0 (\axaddr_incr_reg[11] ),
        .\axaddr_incr_reg[3]_0 (\axaddr_incr_reg[3] ),
        .\axaddr_incr_reg[3]_1 (\axaddr_incr_reg[3]_0 ),
        .\axaddr_incr_reg[3]_2 (\axaddr_incr_reg[3]_1 ),
        .\axaddr_incr_reg[7]_0 (\axaddr_incr_reg[7] ),
        .\axlen_cnt_reg[0]_0 (\axlen_cnt_reg[0] ),
        .\axlen_cnt_reg[2]_0 ({\axlen_cnt_reg[2] [18:12],\NLW_incr_cmd_0_axlen_cnt_reg[2]_0_UNCONNECTED [11:10],\axlen_cnt_reg[2] [9:0]}),
        .\axlen_cnt_reg[3]_0 (\axlen_cnt_reg[3] ),
        .\axlen_cnt_reg[4]_0 (\axaddr_wrap_reg[0] ),
        .\axlen_cnt_reg[8]_0 (\axlen_cnt_reg[8] ),
        .\axlen_cnt_reg[8]_1 (\axlen_cnt_reg[8]_0 ),
        .incr_next_pending(incr_next_pending),
        .m_axi_araddr({NLW_incr_cmd_0_m_axi_araddr_UNCONNECTED[11:10],m_axi_araddr[9:0]}),
        .m_axi_araddr_11_sp_1(sel_first_reg_1),
        .m_axi_arready(m_axi_arready),
        .\m_payload_i_reg[3] (\m_payload_i_reg[3] ),
        .next_pending_r_reg_0(next_pending_r_reg),
        .next_pending_r_reg_1(next_pending_r_reg_0),
        .sel_first_reg_0(sel_first),
        .sel_first_reg_1(sel_first_reg_2),
        .si_rs_arvalid(si_rs_arvalid));
  LUT3 #(
    .INIT(8'h1D)) 
    r_rlast_r_i_1
       (.I0(s_axburst_eq0),
        .I1(\axlen_cnt_reg[2] [15]),
        .I2(s_axburst_eq1),
        .O(r_rlast));
  FDRE #(
    .INIT(1'b0)) 
    s_axburst_eq0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_cmd_0_n_29),
        .Q(s_axburst_eq0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_axburst_eq1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_cmd_0_n_30),
        .Q(s_axburst_eq1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_i),
        .Q(sel_first_reg_0),
        .R(1'b0));
  zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_wrap_cmd_3 wrap_cmd_0
       (.D(D),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3] ),
        .\axaddr_wrap_reg[0]_0 (\axaddr_wrap_reg[0] ),
        .\axaddr_wrap_reg[11]_0 ({\NLW_wrap_cmd_0_axaddr_wrap_reg[11]_0_UNCONNECTED [11:10],wrap_cmd_0_n_11,wrap_cmd_0_n_12,wrap_cmd_0_n_13,wrap_cmd_0_n_14,wrap_cmd_0_n_15,wrap_cmd_0_n_16,\axaddr_wrap_reg[3] }),
        .\axaddr_wrap_reg[11]_1 (\axaddr_wrap_reg[11] ),
        .\axaddr_wrap_reg[11]_2 (\axaddr_wrap_reg[11]_0 ),
        .\axaddr_wrap_reg[7]_0 (\axaddr_wrap_reg[7] ),
        .\axlen_cnt_reg[0]_0 (\axlen_cnt_reg[0] [1]),
        .\axlen_cnt_reg[1]_0 (\axlen_cnt_reg[1] ),
        .\axlen_cnt_reg[2]_0 ({\axlen_cnt_reg[2] [18:15],\axlen_cnt_reg[2] [11:7]}),
        .\axlen_cnt_reg[3]_0 (\axlen_cnt_reg[3] ),
        .incr_next_pending(incr_next_pending),
        .\m_payload_i_reg[39] (wrap_cmd_0_n_29),
        .\m_payload_i_reg[39]_0 (wrap_cmd_0_n_30),
        .next_pending_r_reg_0(next_pending_r_reg_0),
        .next_pending_r_reg_1(next_pending_r_reg),
        .sel_first_i(sel_first_i),
        .sel_first_reg_0(sel_first_reg_1),
        .sel_first_reg_1(sel_first_reg_3),
        .si_rs_arvalid(si_rs_arvalid),
        .\wrap_boundary_axaddr_r_reg[11]_0 (\wrap_boundary_axaddr_r_reg[11] ),
        .\wrap_boundary_axaddr_r_reg[6]_0 (\wrap_boundary_axaddr_r_reg[6] ),
        .\wrap_cnt_r_reg[1]_0 (\wrap_cnt_r_reg[1] ),
        .\wrap_cnt_r_reg[3]_0 (\wrap_cnt_r_reg[3] ),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3] ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_incr_cmd" *) 
module zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_incr_cmd
   (next_pending_r_reg_0,
    sel_first_reg_0,
    Q,
    \axlen_cnt_reg[2]_0 ,
    \axaddr_incr_reg[3]_0 ,
    m_axi_awaddr,
    \m_payload_i_reg[3] ,
    incr_next_pending,
    aclk,
    sel_first_reg_1,
    E,
    \axlen_cnt_reg[2]_1 ,
    S,
    next,
    \axlen_cnt_reg[3]_0 ,
    axaddr_incr,
    \m_axi_awaddr[11] ,
    \m_axi_awaddr[11]_0 ,
    \axlen_cnt_reg[4]_0 ,
    \axlen_cnt_reg[0]_0 ,
    \axlen_cnt_reg[5]_0 );
  output next_pending_r_reg_0;
  output sel_first_reg_0;
  output [0:0]Q;
  output \axlen_cnt_reg[2]_0 ;
  output [3:0]\axaddr_incr_reg[3]_0 ;
  output [11:0]m_axi_awaddr;
  output [3:0]\m_payload_i_reg[3] ;
  input incr_next_pending;
  input aclk;
  input sel_first_reg_1;
  input [0:0]E;
  input [17:0]\axlen_cnt_reg[2]_1 ;
  input [3:0]S;
  input next;
  input \axlen_cnt_reg[3]_0 ;
  input [11:0]axaddr_incr;
  input [11:0]\m_axi_awaddr[11] ;
  input \m_axi_awaddr[11]_0 ;
  input \axlen_cnt_reg[4]_0 ;
  input [0:0]\axlen_cnt_reg[0]_0 ;
  input \axlen_cnt_reg[5]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [11:0]axaddr_incr;
  wire \axaddr_incr[11]_i_1_n_0 ;
  wire \axaddr_incr_reg[11]_i_4_n_4 ;
  wire \axaddr_incr_reg[11]_i_4_n_5 ;
  wire \axaddr_incr_reg[11]_i_4_n_6 ;
  wire \axaddr_incr_reg[11]_i_4_n_7 ;
  wire [3:0]\axaddr_incr_reg[3]_0 ;
  wire \axaddr_incr_reg[3]_i_3_n_0 ;
  wire \axaddr_incr_reg[3]_i_3_n_4 ;
  wire \axaddr_incr_reg[3]_i_3_n_5 ;
  wire \axaddr_incr_reg[3]_i_3_n_6 ;
  wire \axaddr_incr_reg[3]_i_3_n_7 ;
  wire \axaddr_incr_reg[7]_i_3_n_0 ;
  wire \axaddr_incr_reg[7]_i_3_n_4 ;
  wire \axaddr_incr_reg[7]_i_3_n_5 ;
  wire \axaddr_incr_reg[7]_i_3_n_6 ;
  wire \axaddr_incr_reg[7]_i_3_n_7 ;
  wire \axaddr_incr_reg_n_0_[10] ;
  wire \axaddr_incr_reg_n_0_[11] ;
  wire \axaddr_incr_reg_n_0_[4] ;
  wire \axaddr_incr_reg_n_0_[5] ;
  wire \axaddr_incr_reg_n_0_[6] ;
  wire \axaddr_incr_reg_n_0_[7] ;
  wire \axaddr_incr_reg_n_0_[8] ;
  wire \axaddr_incr_reg_n_0_[9] ;
  wire [8:1]axlen_cnt;
  wire \axlen_cnt[1]_i_1_n_0 ;
  wire \axlen_cnt[2]_i_1_n_0 ;
  wire \axlen_cnt[3]_i_2_n_0 ;
  wire \axlen_cnt[4]_i_1__2_n_0 ;
  wire \axlen_cnt[5]_i_2_n_0 ;
  wire \axlen_cnt[6]_i_1__0_n_0 ;
  wire \axlen_cnt[7]_i_1__0_n_0 ;
  wire \axlen_cnt[8]_i_1__0_n_0 ;
  wire \axlen_cnt[8]_i_2_n_0 ;
  wire [0:0]\axlen_cnt_reg[0]_0 ;
  wire \axlen_cnt_reg[2]_0 ;
  wire [17:0]\axlen_cnt_reg[2]_1 ;
  wire \axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg[4]_0 ;
  wire \axlen_cnt_reg[5]_0 ;
  wire incr_next_pending;
  wire [11:0]m_axi_awaddr;
  wire [11:0]\m_axi_awaddr[11] ;
  wire \m_axi_awaddr[11]_0 ;
  wire \m_axi_awaddr[11]_INST_0_i_1_n_0 ;
  wire [3:0]\m_payload_i_reg[3] ;
  wire next;
  wire next_pending_r_i_5_n_0;
  wire next_pending_r_reg_0;
  wire [11:0]p_1_in;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire [3:0]\NLW_axaddr_incr_reg[11]_i_4_CO_UNCONNECTED ;
  wire [2:0]\NLW_axaddr_incr_reg[3]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_axaddr_incr_reg[7]_i_3_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[0]_i_1 
       (.I0(axaddr_incr[0]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3_n_7 ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[10]_i_1 
       (.I0(axaddr_incr[10]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4_n_5 ),
        .O(p_1_in[10]));
  LUT2 #(
    .INIT(4'hE)) 
    \axaddr_incr[11]_i_1 
       (.I0(sel_first_reg_0),
        .I1(next),
        .O(\axaddr_incr[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[11]_i_2 
       (.I0(axaddr_incr[11]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4_n_4 ),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[1]_i_1 
       (.I0(axaddr_incr[1]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3_n_6 ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[2]_i_1 
       (.I0(axaddr_incr[2]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3_n_5 ),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[3]_i_1 
       (.I0(axaddr_incr[3]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3_n_4 ),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'h0102)) 
    \axaddr_incr[3]_i_10 
       (.I0(\axlen_cnt_reg[2]_1 [0]),
        .I1(\axlen_cnt_reg[2]_1 [13]),
        .I2(\axlen_cnt_reg[2]_1 [12]),
        .I3(next),
        .O(\m_payload_i_reg[3] [0]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \axaddr_incr[3]_i_7 
       (.I0(\axlen_cnt_reg[2]_1 [3]),
        .I1(\axlen_cnt_reg[2]_1 [13]),
        .I2(\axlen_cnt_reg[2]_1 [12]),
        .I3(next),
        .O(\m_payload_i_reg[3] [3]));
  LUT4 #(
    .INIT(16'h1A2A)) 
    \axaddr_incr[3]_i_8 
       (.I0(\axlen_cnt_reg[2]_1 [2]),
        .I1(\axlen_cnt_reg[2]_1 [12]),
        .I2(\axlen_cnt_reg[2]_1 [13]),
        .I3(next),
        .O(\m_payload_i_reg[3] [2]));
  LUT4 #(
    .INIT(16'h1222)) 
    \axaddr_incr[3]_i_9 
       (.I0(\axlen_cnt_reg[2]_1 [1]),
        .I1(\axlen_cnt_reg[2]_1 [13]),
        .I2(\axlen_cnt_reg[2]_1 [12]),
        .I3(next),
        .O(\m_payload_i_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_1 
       (.I0(axaddr_incr[4]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3_n_7 ),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[5]_i_1 
       (.I0(axaddr_incr[5]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3_n_6 ),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[6]_i_1 
       (.I0(axaddr_incr[6]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3_n_5 ),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[7]_i_1 
       (.I0(axaddr_incr[7]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3_n_4 ),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_1 
       (.I0(axaddr_incr[8]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4_n_7 ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[9]_i_1 
       (.I0(axaddr_incr[9]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4_n_6 ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[0] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\axaddr_incr_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[10] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\axaddr_incr_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[11] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\axaddr_incr_reg_n_0_[11] ),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \axaddr_incr_reg[11]_i_4 
       (.CI(\axaddr_incr_reg[7]_i_3_n_0 ),
        .CO(\NLW_axaddr_incr_reg[11]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[11]_i_4_n_4 ,\axaddr_incr_reg[11]_i_4_n_5 ,\axaddr_incr_reg[11]_i_4_n_6 ,\axaddr_incr_reg[11]_i_4_n_7 }),
        .S({\axaddr_incr_reg_n_0_[11] ,\axaddr_incr_reg_n_0_[10] ,\axaddr_incr_reg_n_0_[9] ,\axaddr_incr_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[1] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\axaddr_incr_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[2] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\axaddr_incr_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[3] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\axaddr_incr_reg[3]_0 [3]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \axaddr_incr_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[3]_i_3_n_0 ,\NLW_axaddr_incr_reg[3]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\axaddr_incr_reg[3]_0 ),
        .O({\axaddr_incr_reg[3]_i_3_n_4 ,\axaddr_incr_reg[3]_i_3_n_5 ,\axaddr_incr_reg[3]_i_3_n_6 ,\axaddr_incr_reg[3]_i_3_n_7 }),
        .S(S));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[4] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\axaddr_incr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[5] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\axaddr_incr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[6] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\axaddr_incr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[7] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\axaddr_incr_reg_n_0_[7] ),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \axaddr_incr_reg[7]_i_3 
       (.CI(\axaddr_incr_reg[3]_i_3_n_0 ),
        .CO({\axaddr_incr_reg[7]_i_3_n_0 ,\NLW_axaddr_incr_reg[7]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[7]_i_3_n_4 ,\axaddr_incr_reg[7]_i_3_n_5 ,\axaddr_incr_reg[7]_i_3_n_6 ,\axaddr_incr_reg[7]_i_3_n_7 }),
        .S({\axaddr_incr_reg_n_0_[7] ,\axaddr_incr_reg_n_0_[6] ,\axaddr_incr_reg_n_0_[5] ,\axaddr_incr_reg_n_0_[4] }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[8] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\axaddr_incr_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[9] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\axaddr_incr_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF909090)) 
    \axlen_cnt[1]_i_1 
       (.I0(axlen_cnt[1]),
        .I1(Q),
        .I2(\axlen_cnt_reg[2]_0 ),
        .I3(E),
        .I4(\axlen_cnt_reg[2]_1 [16]),
        .O(\axlen_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
    \axlen_cnt[2]_i_1 
       (.I0(E),
        .I1(\axlen_cnt_reg[2]_1 [17]),
        .I2(axlen_cnt[2]),
        .I3(Q),
        .I4(axlen_cnt[1]),
        .I5(\axlen_cnt_reg[2]_0 ),
        .O(\axlen_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEBAAAAAAAA)) 
    \axlen_cnt[3]_i_2 
       (.I0(\axlen_cnt_reg[3]_0 ),
        .I1(axlen_cnt[3]),
        .I2(axlen_cnt[2]),
        .I3(axlen_cnt[1]),
        .I4(Q),
        .I5(\axlen_cnt_reg[2]_0 ),
        .O(\axlen_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888882)) 
    \axlen_cnt[4]_i_1__2 
       (.I0(\axlen_cnt_reg[2]_0 ),
        .I1(axlen_cnt[4]),
        .I2(axlen_cnt[3]),
        .I3(Q),
        .I4(axlen_cnt[1]),
        .I5(axlen_cnt[2]),
        .O(\axlen_cnt[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \axlen_cnt[5]_i_2 
       (.I0(axlen_cnt[5]),
        .I1(Q),
        .I2(axlen_cnt[1]),
        .I3(axlen_cnt[2]),
        .I4(axlen_cnt[3]),
        .I5(axlen_cnt[4]),
        .O(\axlen_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h8882)) 
    \axlen_cnt[6]_i_1__0 
       (.I0(\axlen_cnt_reg[2]_0 ),
        .I1(axlen_cnt[6]),
        .I2(\axlen_cnt[8]_i_2_n_0 ),
        .I3(axlen_cnt[5]),
        .O(\axlen_cnt[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h88888882)) 
    \axlen_cnt[7]_i_1__0 
       (.I0(\axlen_cnt_reg[2]_0 ),
        .I1(axlen_cnt[7]),
        .I2(\axlen_cnt[8]_i_2_n_0 ),
        .I3(axlen_cnt[5]),
        .I4(axlen_cnt[6]),
        .O(\axlen_cnt[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888882)) 
    \axlen_cnt[8]_i_1__0 
       (.I0(\axlen_cnt_reg[2]_0 ),
        .I1(axlen_cnt[8]),
        .I2(axlen_cnt[6]),
        .I3(axlen_cnt[5]),
        .I4(\axlen_cnt[8]_i_2_n_0 ),
        .I5(axlen_cnt[7]),
        .O(\axlen_cnt[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axlen_cnt[8]_i_2 
       (.I0(axlen_cnt[4]),
        .I1(axlen_cnt[3]),
        .I2(axlen_cnt[2]),
        .I3(axlen_cnt[1]),
        .I4(Q),
        .O(\axlen_cnt[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[4]_0 ),
        .D(\axlen_cnt_reg[0]_0 ),
        .Q(Q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[4]_0 ),
        .D(\axlen_cnt[1]_i_1_n_0 ),
        .Q(axlen_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[4]_0 ),
        .D(\axlen_cnt[2]_i_1_n_0 ),
        .Q(axlen_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[4]_0 ),
        .D(\axlen_cnt[3]_i_2_n_0 ),
        .Q(axlen_cnt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[4]_0 ),
        .D(\axlen_cnt[4]_i_1__2_n_0 ),
        .Q(axlen_cnt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[5] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[4]_0 ),
        .D(\axlen_cnt[5]_i_2_n_0 ),
        .Q(axlen_cnt[5]),
        .R(\axlen_cnt_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[6] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[4]_0 ),
        .D(\axlen_cnt[6]_i_1__0_n_0 ),
        .Q(axlen_cnt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[7] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[4]_0 ),
        .D(\axlen_cnt[7]_i_1__0_n_0 ),
        .Q(axlen_cnt[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[8] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[4]_0 ),
        .D(\axlen_cnt[8]_i_1__0_n_0 ),
        .Q(axlen_cnt[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEEF0EE0044F044)) 
    \m_axi_awaddr[0]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(\axaddr_incr_reg[3]_0 [0]),
        .I2(\m_axi_awaddr[11] [0]),
        .I3(\axlen_cnt_reg[2]_1 [15]),
        .I4(\m_axi_awaddr[11]_0 ),
        .I5(\axlen_cnt_reg[2]_1 [0]),
        .O(m_axi_awaddr[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \m_axi_awaddr[11]_INST_0_i_1 
       (.I0(sel_first_reg_0),
        .I1(\axlen_cnt_reg[2]_1 [14]),
        .O(\m_axi_awaddr[11]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEEF0EE0044F044)) 
    \m_axi_awaddr[1]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(\axaddr_incr_reg[3]_0 [1]),
        .I2(\m_axi_awaddr[11] [1]),
        .I3(\axlen_cnt_reg[2]_1 [15]),
        .I4(\m_axi_awaddr[11]_0 ),
        .I5(\axlen_cnt_reg[2]_1 [1]),
        .O(m_axi_awaddr[1]));
  LUT6 #(
    .INIT(64'hF0FFE4E4F000E4E4)) 
    \m_axi_awaddr[2]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(\axaddr_incr_reg[3]_0 [2]),
        .I2(\axlen_cnt_reg[2]_1 [2]),
        .I3(\m_axi_awaddr[11]_0 ),
        .I4(\axlen_cnt_reg[2]_1 [15]),
        .I5(\m_axi_awaddr[11] [2]),
        .O(m_axi_awaddr[2]));
  LUT6 #(
    .INIT(64'hF0FFE4E4F000E4E4)) 
    \m_axi_awaddr[3]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(\axaddr_incr_reg[3]_0 [3]),
        .I2(\axlen_cnt_reg[2]_1 [3]),
        .I3(\m_axi_awaddr[11]_0 ),
        .I4(\axlen_cnt_reg[2]_1 [15]),
        .I5(\m_axi_awaddr[11] [3]),
        .O(m_axi_awaddr[3]));
  LUT6 #(
    .INIT(64'hFFEEF0EE0044F044)) 
    \m_axi_awaddr[4]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(\axaddr_incr_reg_n_0_[4] ),
        .I2(\m_axi_awaddr[11] [4]),
        .I3(\axlen_cnt_reg[2]_1 [15]),
        .I4(\m_axi_awaddr[11]_0 ),
        .I5(\axlen_cnt_reg[2]_1 [4]),
        .O(m_axi_awaddr[4]));
  LUT6 #(
    .INIT(64'hFFEEF0EE0044F044)) 
    \m_axi_awaddr[5]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(\axaddr_incr_reg_n_0_[5] ),
        .I2(\m_axi_awaddr[11] [5]),
        .I3(\axlen_cnt_reg[2]_1 [15]),
        .I4(\m_axi_awaddr[11]_0 ),
        .I5(\axlen_cnt_reg[2]_1 [5]),
        .O(m_axi_awaddr[5]));
  LUT6 #(
    .INIT(64'hFFEEF0EE0044F044)) 
    \m_axi_awaddr[6]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(\axaddr_incr_reg_n_0_[6] ),
        .I2(\m_axi_awaddr[11] [6]),
        .I3(\axlen_cnt_reg[2]_1 [15]),
        .I4(\m_axi_awaddr[11]_0 ),
        .I5(\axlen_cnt_reg[2]_1 [6]),
        .O(m_axi_awaddr[6]));
  LUT6 #(
    .INIT(64'hFFEEF0EE0044F044)) 
    \m_axi_awaddr[7]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(\axaddr_incr_reg_n_0_[7] ),
        .I2(\m_axi_awaddr[11] [7]),
        .I3(\axlen_cnt_reg[2]_1 [15]),
        .I4(\m_axi_awaddr[11]_0 ),
        .I5(\axlen_cnt_reg[2]_1 [7]),
        .O(m_axi_awaddr[7]));
  LUT6 #(
    .INIT(64'hFFEEF0EE0044F044)) 
    \m_axi_awaddr[8]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(\axaddr_incr_reg_n_0_[8] ),
        .I2(\m_axi_awaddr[11] [8]),
        .I3(\axlen_cnt_reg[2]_1 [15]),
        .I4(\m_axi_awaddr[11]_0 ),
        .I5(\axlen_cnt_reg[2]_1 [8]),
        .O(m_axi_awaddr[8]));
  LUT6 #(
    .INIT(64'hFFEEF0EE0044F044)) 
    \m_axi_awaddr[9]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(\axaddr_incr_reg_n_0_[9] ),
        .I2(\m_axi_awaddr[11] [9]),
        .I3(\axlen_cnt_reg[2]_1 [15]),
        .I4(\m_axi_awaddr[11]_0 ),
        .I5(\axlen_cnt_reg[2]_1 [9]),
        .O(m_axi_awaddr[9]));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    next_pending_r_i_3
       (.I0(E),
        .I1(next_pending_r_i_5_n_0),
        .I2(axlen_cnt[2]),
        .I3(axlen_cnt[1]),
        .I4(axlen_cnt[4]),
        .I5(axlen_cnt[3]),
        .O(\axlen_cnt_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    next_pending_r_i_5
       (.I0(axlen_cnt[6]),
        .I1(axlen_cnt[5]),
        .I2(axlen_cnt[8]),
        .I3(axlen_cnt[7]),
        .O(next_pending_r_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_next_pending),
        .Q(next_pending_r_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_1),
        .Q(sel_first_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_incr_cmd" *) 
module zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_incr_cmd_2
   (incr_next_pending,
    sel_first_reg_0,
    \axlen_cnt_reg[8]_0 ,
    \axaddr_incr_reg[3]_0 ,
    m_axi_araddr,
    \m_payload_i_reg[3] ,
    aclk,
    sel_first_reg_1,
    E,
    \axlen_cnt_reg[2]_0 ,
    \axaddr_incr_reg[3]_1 ,
    next_pending_r_reg_0,
    next_pending_r_reg_1,
    \axlen_cnt_reg[3]_0 ,
    \axaddr_incr_reg[11]_0 ,
    \axaddr_incr_reg[7]_0 ,
    \axaddr_incr_reg[3]_2 ,
    Q,
    m_axi_araddr_11_sp_1,
    si_rs_arvalid,
    \axlen_cnt_reg[0]_0 ,
    \axlen_cnt_reg[4]_0 ,
    \axlen_cnt_reg[8]_1 ,
    \axaddr_incr_reg[0]_0 ,
    m_axi_arready);
  output incr_next_pending;
  output sel_first_reg_0;
  output \axlen_cnt_reg[8]_0 ;
  output [3:0]\axaddr_incr_reg[3]_0 ;
  output [11:0]m_axi_araddr;
  output [3:0]\m_payload_i_reg[3] ;
  input aclk;
  input sel_first_reg_1;
  input [0:0]E;
  input [18:0]\axlen_cnt_reg[2]_0 ;
  input [3:0]\axaddr_incr_reg[3]_1 ;
  input next_pending_r_reg_0;
  input next_pending_r_reg_1;
  input \axlen_cnt_reg[3]_0 ;
  input [3:0]\axaddr_incr_reg[11]_0 ;
  input [3:0]\axaddr_incr_reg[7]_0 ;
  input [3:0]\axaddr_incr_reg[3]_2 ;
  input [11:0]Q;
  input m_axi_araddr_11_sp_1;
  input si_rs_arvalid;
  input [1:0]\axlen_cnt_reg[0]_0 ;
  input \axlen_cnt_reg[4]_0 ;
  input \axlen_cnt_reg[8]_1 ;
  input [0:0]\axaddr_incr_reg[0]_0 ;
  input m_axi_arready;

  wire [0:0]E;
  wire [11:0]Q;
  wire aclk;
  wire \axaddr_incr[0]_i_1__0_n_0 ;
  wire \axaddr_incr[10]_i_1__0_n_0 ;
  wire \axaddr_incr[11]_i_2__0_n_0 ;
  wire \axaddr_incr[1]_i_1__0_n_0 ;
  wire \axaddr_incr[2]_i_1__0_n_0 ;
  wire \axaddr_incr[3]_i_1__0_n_0 ;
  wire \axaddr_incr[4]_i_1__0_n_0 ;
  wire \axaddr_incr[5]_i_1__0_n_0 ;
  wire \axaddr_incr[6]_i_1__0_n_0 ;
  wire \axaddr_incr[7]_i_1__0_n_0 ;
  wire \axaddr_incr[8]_i_1__0_n_0 ;
  wire \axaddr_incr[9]_i_1__0_n_0 ;
  wire [0:0]\axaddr_incr_reg[0]_0 ;
  wire [3:0]\axaddr_incr_reg[11]_0 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_4 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_5 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_6 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_7 ;
  wire [3:0]\axaddr_incr_reg[3]_0 ;
  wire [3:0]\axaddr_incr_reg[3]_1 ;
  wire [3:0]\axaddr_incr_reg[3]_2 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_0 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_4 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_5 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_6 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_7 ;
  wire [3:0]\axaddr_incr_reg[7]_0 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_0 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_4 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_5 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_6 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_7 ;
  wire \axaddr_incr_reg_n_0_[10] ;
  wire \axaddr_incr_reg_n_0_[11] ;
  wire \axaddr_incr_reg_n_0_[4] ;
  wire \axaddr_incr_reg_n_0_[5] ;
  wire \axaddr_incr_reg_n_0_[6] ;
  wire \axaddr_incr_reg_n_0_[7] ;
  wire \axaddr_incr_reg_n_0_[8] ;
  wire \axaddr_incr_reg_n_0_[9] ;
  wire \axlen_cnt[0]_i_1__1_n_0 ;
  wire \axlen_cnt[1]_i_1__1_n_0 ;
  wire \axlen_cnt[2]_i_1__1_n_0 ;
  wire \axlen_cnt[3]_i_2__1_n_0 ;
  wire \axlen_cnt[4]_i_1__1_n_0 ;
  wire \axlen_cnt[5]_i_1__0_n_0 ;
  wire \axlen_cnt[6]_i_1_n_0 ;
  wire \axlen_cnt[6]_i_2_n_0 ;
  wire \axlen_cnt[7]_i_1_n_0 ;
  wire \axlen_cnt[8]_i_2__0_n_0 ;
  wire \axlen_cnt[8]_i_3_n_0 ;
  wire [1:0]\axlen_cnt_reg[0]_0 ;
  wire [18:0]\axlen_cnt_reg[2]_0 ;
  wire \axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg[4]_0 ;
  wire \axlen_cnt_reg[8]_0 ;
  wire \axlen_cnt_reg[8]_1 ;
  wire \axlen_cnt_reg_n_0_[0] ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire \axlen_cnt_reg_n_0_[4] ;
  wire \axlen_cnt_reg_n_0_[5] ;
  wire \axlen_cnt_reg_n_0_[6] ;
  wire \axlen_cnt_reg_n_0_[7] ;
  wire \axlen_cnt_reg_n_0_[8] ;
  wire incr_next_pending;
  wire [11:0]m_axi_araddr;
  wire \m_axi_araddr[11]_INST_0_i_1_n_0 ;
  wire m_axi_araddr_11_sn_1;
  wire m_axi_arready;
  wire [3:0]\m_payload_i_reg[3] ;
  wire next_pending_r_i_4__0_n_0;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_1;
  wire next_pending_r_reg_n_0;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire si_rs_arvalid;
  wire [3:0]\NLW_axaddr_incr_reg[11]_i_4__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_axaddr_incr_reg[3]_i_3__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_axaddr_incr_reg[7]_i_3__0_CO_UNCONNECTED ;

  assign m_axi_araddr_11_sn_1 = m_axi_araddr_11_sp_1;
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[0]_i_1__0 
       (.I0(\axaddr_incr_reg[3]_2 [0]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3__0_n_7 ),
        .O(\axaddr_incr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[10]_i_1__0 
       (.I0(\axaddr_incr_reg[11]_0 [2]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4__0_n_5 ),
        .O(\axaddr_incr[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[11]_i_2__0 
       (.I0(\axaddr_incr_reg[11]_0 [3]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4__0_n_4 ),
        .O(\axaddr_incr[11]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[1]_i_1__0 
       (.I0(\axaddr_incr_reg[3]_2 [1]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3__0_n_6 ),
        .O(\axaddr_incr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[2]_i_1__0 
       (.I0(\axaddr_incr_reg[3]_2 [2]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3__0_n_5 ),
        .O(\axaddr_incr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0102020202020202)) 
    \axaddr_incr[3]_i_10 
       (.I0(\axlen_cnt_reg[2]_0 [0]),
        .I1(\axlen_cnt_reg[2]_0 [13]),
        .I2(\axlen_cnt_reg[2]_0 [12]),
        .I3(\axlen_cnt_reg[0]_0 [0]),
        .I4(\axlen_cnt_reg[0]_0 [1]),
        .I5(m_axi_arready),
        .O(\m_payload_i_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[3]_i_1__0 
       (.I0(\axaddr_incr_reg[3]_2 [3]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3__0_n_4 ),
        .O(\axaddr_incr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \axaddr_incr[3]_i_7 
       (.I0(\axlen_cnt_reg[2]_0 [3]),
        .I1(\axlen_cnt_reg[2]_0 [13]),
        .I2(\axlen_cnt_reg[2]_0 [12]),
        .I3(\axlen_cnt_reg[0]_0 [0]),
        .I4(\axlen_cnt_reg[0]_0 [1]),
        .I5(m_axi_arready),
        .O(\m_payload_i_reg[3] [3]));
  LUT6 #(
    .INIT(64'h1A2A2A2A2A2A2A2A)) 
    \axaddr_incr[3]_i_8 
       (.I0(\axlen_cnt_reg[2]_0 [2]),
        .I1(\axlen_cnt_reg[2]_0 [12]),
        .I2(\axlen_cnt_reg[2]_0 [13]),
        .I3(\axlen_cnt_reg[0]_0 [0]),
        .I4(\axlen_cnt_reg[0]_0 [1]),
        .I5(m_axi_arready),
        .O(\m_payload_i_reg[3] [2]));
  LUT6 #(
    .INIT(64'h1222222222222222)) 
    \axaddr_incr[3]_i_9 
       (.I0(\axlen_cnt_reg[2]_0 [1]),
        .I1(\axlen_cnt_reg[2]_0 [13]),
        .I2(\axlen_cnt_reg[2]_0 [12]),
        .I3(\axlen_cnt_reg[0]_0 [0]),
        .I4(\axlen_cnt_reg[0]_0 [1]),
        .I5(m_axi_arready),
        .O(\m_payload_i_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_1__0 
       (.I0(\axaddr_incr_reg[7]_0 [0]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3__0_n_7 ),
        .O(\axaddr_incr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[5]_i_1__0 
       (.I0(\axaddr_incr_reg[7]_0 [1]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3__0_n_6 ),
        .O(\axaddr_incr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[6]_i_1__0 
       (.I0(\axaddr_incr_reg[7]_0 [2]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3__0_n_5 ),
        .O(\axaddr_incr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[7]_i_1__0 
       (.I0(\axaddr_incr_reg[7]_0 [3]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3__0_n_4 ),
        .O(\axaddr_incr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_1__0 
       (.I0(\axaddr_incr_reg[11]_0 [0]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4__0_n_7 ),
        .O(\axaddr_incr[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[9]_i_1__0 
       (.I0(\axaddr_incr_reg[11]_0 [1]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4__0_n_6 ),
        .O(\axaddr_incr[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[0] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[0]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[10] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[10]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[11] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[11]_i_2__0_n_0 ),
        .Q(\axaddr_incr_reg_n_0_[11] ),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \axaddr_incr_reg[11]_i_4__0 
       (.CI(\axaddr_incr_reg[7]_i_3__0_n_0 ),
        .CO(\NLW_axaddr_incr_reg[11]_i_4__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[11]_i_4__0_n_4 ,\axaddr_incr_reg[11]_i_4__0_n_5 ,\axaddr_incr_reg[11]_i_4__0_n_6 ,\axaddr_incr_reg[11]_i_4__0_n_7 }),
        .S({\axaddr_incr_reg_n_0_[11] ,\axaddr_incr_reg_n_0_[10] ,\axaddr_incr_reg_n_0_[9] ,\axaddr_incr_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[1] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[1]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[2] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[2]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[3] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[3]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[3]_0 [3]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \axaddr_incr_reg[3]_i_3__0 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[3]_i_3__0_n_0 ,\NLW_axaddr_incr_reg[3]_i_3__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\axaddr_incr_reg[3]_0 ),
        .O({\axaddr_incr_reg[3]_i_3__0_n_4 ,\axaddr_incr_reg[3]_i_3__0_n_5 ,\axaddr_incr_reg[3]_i_3__0_n_6 ,\axaddr_incr_reg[3]_i_3__0_n_7 }),
        .S(\axaddr_incr_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[4] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[4]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[5] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[5]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[6] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[6]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[7] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[7]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg_n_0_[7] ),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \axaddr_incr_reg[7]_i_3__0 
       (.CI(\axaddr_incr_reg[3]_i_3__0_n_0 ),
        .CO({\axaddr_incr_reg[7]_i_3__0_n_0 ,\NLW_axaddr_incr_reg[7]_i_3__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[7]_i_3__0_n_4 ,\axaddr_incr_reg[7]_i_3__0_n_5 ,\axaddr_incr_reg[7]_i_3__0_n_6 ,\axaddr_incr_reg[7]_i_3__0_n_7 }),
        .S({\axaddr_incr_reg_n_0_[7] ,\axaddr_incr_reg_n_0_[6] ,\axaddr_incr_reg_n_0_[5] ,\axaddr_incr_reg_n_0_[4] }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[8] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[8]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[9] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[9]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \axlen_cnt[0]_i_1__1 
       (.I0(si_rs_arvalid),
        .I1(\axlen_cnt_reg[0]_0 [1]),
        .I2(\axlen_cnt_reg[2]_0 [16]),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .I4(\axlen_cnt_reg[8]_0 ),
        .O(\axlen_cnt[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF909090)) 
    \axlen_cnt[1]_i_1__1 
       (.I0(\axlen_cnt_reg_n_0_[1] ),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(\axlen_cnt_reg[8]_0 ),
        .I3(E),
        .I4(\axlen_cnt_reg[2]_0 [17]),
        .O(\axlen_cnt[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
    \axlen_cnt[2]_i_1__1 
       (.I0(E),
        .I1(\axlen_cnt_reg[2]_0 [18]),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .I5(\axlen_cnt_reg[8]_0 ),
        .O(\axlen_cnt[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEBAAAAAAAA)) 
    \axlen_cnt[3]_i_2__1 
       (.I0(\axlen_cnt_reg[3]_0 ),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[0] ),
        .I5(\axlen_cnt_reg[8]_0 ),
        .O(\axlen_cnt[3]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \axlen_cnt[4]_i_1__1 
       (.I0(\axlen_cnt_reg_n_0_[4] ),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .O(\axlen_cnt[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \axlen_cnt[5]_i_1__0 
       (.I0(\axlen_cnt_reg_n_0_[5] ),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(\axlen_cnt_reg_n_0_[3] ),
        .I5(\axlen_cnt_reg_n_0_[4] ),
        .O(\axlen_cnt[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA6)) 
    \axlen_cnt[6]_i_1 
       (.I0(\axlen_cnt_reg_n_0_[6] ),
        .I1(\axlen_cnt[6]_i_2_n_0 ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axlen_cnt_reg_n_0_[3] ),
        .I4(\axlen_cnt_reg_n_0_[5] ),
        .I5(\axlen_cnt_reg_n_0_[2] ),
        .O(\axlen_cnt[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \axlen_cnt[6]_i_2 
       (.I0(\axlen_cnt_reg_n_0_[1] ),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .O(\axlen_cnt[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \axlen_cnt[7]_i_1 
       (.I0(\axlen_cnt_reg_n_0_[7] ),
        .I1(\axlen_cnt[8]_i_3_n_0 ),
        .I2(\axlen_cnt_reg_n_0_[6] ),
        .O(\axlen_cnt[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \axlen_cnt[8]_i_2__0 
       (.I0(\axlen_cnt_reg_n_0_[8] ),
        .I1(\axlen_cnt_reg_n_0_[6] ),
        .I2(\axlen_cnt[8]_i_3_n_0 ),
        .I3(\axlen_cnt_reg_n_0_[7] ),
        .O(\axlen_cnt[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axlen_cnt[8]_i_3 
       (.I0(\axlen_cnt_reg_n_0_[2] ),
        .I1(\axlen_cnt_reg_n_0_[5] ),
        .I2(\axlen_cnt_reg_n_0_[3] ),
        .I3(\axlen_cnt_reg_n_0_[4] ),
        .I4(\axlen_cnt_reg_n_0_[0] ),
        .I5(\axlen_cnt_reg_n_0_[1] ),
        .O(\axlen_cnt[8]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[4]_0 ),
        .D(\axlen_cnt[0]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[4]_0 ),
        .D(\axlen_cnt[1]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[4]_0 ),
        .D(\axlen_cnt[2]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[4]_0 ),
        .D(\axlen_cnt[3]_i_2__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[4]_0 ),
        .D(\axlen_cnt[4]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[4] ),
        .R(\axlen_cnt_reg[8]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[5] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[4]_0 ),
        .D(\axlen_cnt[5]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[5] ),
        .R(\axlen_cnt_reg[8]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[6] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[4]_0 ),
        .D(\axlen_cnt[6]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[6] ),
        .R(\axlen_cnt_reg[8]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[7] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[4]_0 ),
        .D(\axlen_cnt[7]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[7] ),
        .R(\axlen_cnt_reg[8]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[8] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[4]_0 ),
        .D(\axlen_cnt[8]_i_2__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[8] ),
        .R(\axlen_cnt_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hFFEEF0EE0044F044)) 
    \m_axi_araddr[0]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\axaddr_incr_reg[3]_0 [0]),
        .I2(Q[0]),
        .I3(\axlen_cnt_reg[2]_0 [15]),
        .I4(m_axi_araddr_11_sn_1),
        .I5(\axlen_cnt_reg[2]_0 [0]),
        .O(m_axi_araddr[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \m_axi_araddr[11]_INST_0_i_1 
       (.I0(sel_first_reg_0),
        .I1(\axlen_cnt_reg[2]_0 [14]),
        .O(\m_axi_araddr[11]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEEF0EE0044F044)) 
    \m_axi_araddr[1]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\axaddr_incr_reg[3]_0 [1]),
        .I2(Q[1]),
        .I3(\axlen_cnt_reg[2]_0 [15]),
        .I4(m_axi_araddr_11_sn_1),
        .I5(\axlen_cnt_reg[2]_0 [1]),
        .O(m_axi_araddr[1]));
  LUT6 #(
    .INIT(64'hFFEEF0EE0044F044)) 
    \m_axi_araddr[2]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\axaddr_incr_reg[3]_0 [2]),
        .I2(Q[2]),
        .I3(\axlen_cnt_reg[2]_0 [15]),
        .I4(m_axi_araddr_11_sn_1),
        .I5(\axlen_cnt_reg[2]_0 [2]),
        .O(m_axi_araddr[2]));
  LUT6 #(
    .INIT(64'hFFEEF0EE0044F044)) 
    \m_axi_araddr[3]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\axaddr_incr_reg[3]_0 [3]),
        .I2(Q[3]),
        .I3(\axlen_cnt_reg[2]_0 [15]),
        .I4(m_axi_araddr_11_sn_1),
        .I5(\axlen_cnt_reg[2]_0 [3]),
        .O(m_axi_araddr[3]));
  LUT6 #(
    .INIT(64'hFFEEF0EE0044F044)) 
    \m_axi_araddr[4]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\axaddr_incr_reg_n_0_[4] ),
        .I2(Q[4]),
        .I3(\axlen_cnt_reg[2]_0 [15]),
        .I4(m_axi_araddr_11_sn_1),
        .I5(\axlen_cnt_reg[2]_0 [4]),
        .O(m_axi_araddr[4]));
  LUT6 #(
    .INIT(64'hF0FFE4E4F000E4E4)) 
    \m_axi_araddr[5]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\axaddr_incr_reg_n_0_[5] ),
        .I2(\axlen_cnt_reg[2]_0 [5]),
        .I3(m_axi_araddr_11_sn_1),
        .I4(\axlen_cnt_reg[2]_0 [15]),
        .I5(Q[5]),
        .O(m_axi_araddr[5]));
  LUT6 #(
    .INIT(64'hFFEEF0EE0044F044)) 
    \m_axi_araddr[6]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\axaddr_incr_reg_n_0_[6] ),
        .I2(Q[6]),
        .I3(\axlen_cnt_reg[2]_0 [15]),
        .I4(m_axi_araddr_11_sn_1),
        .I5(\axlen_cnt_reg[2]_0 [6]),
        .O(m_axi_araddr[6]));
  LUT6 #(
    .INIT(64'hFFEEF0EE0044F044)) 
    \m_axi_araddr[7]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\axaddr_incr_reg_n_0_[7] ),
        .I2(Q[7]),
        .I3(\axlen_cnt_reg[2]_0 [15]),
        .I4(m_axi_araddr_11_sn_1),
        .I5(\axlen_cnt_reg[2]_0 [7]),
        .O(m_axi_araddr[7]));
  LUT6 #(
    .INIT(64'hFFEEF0EE0044F044)) 
    \m_axi_araddr[8]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\axaddr_incr_reg_n_0_[8] ),
        .I2(Q[8]),
        .I3(\axlen_cnt_reg[2]_0 [15]),
        .I4(m_axi_araddr_11_sn_1),
        .I5(\axlen_cnt_reg[2]_0 [8]),
        .O(m_axi_araddr[8]));
  LUT6 #(
    .INIT(64'hFFEEF0EE0044F044)) 
    \m_axi_araddr[9]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\axaddr_incr_reg_n_0_[9] ),
        .I2(Q[9]),
        .I3(\axlen_cnt_reg[2]_0 [15]),
        .I4(m_axi_araddr_11_sn_1),
        .I5(\axlen_cnt_reg[2]_0 [9]),
        .O(m_axi_araddr[9]));
  LUT5 #(
    .INIT(32'hFFFFA0AC)) 
    next_pending_r_i_1__1
       (.I0(\axlen_cnt_reg[8]_0 ),
        .I1(next_pending_r_reg_n_0),
        .I2(next_pending_r_reg_0),
        .I3(E),
        .I4(next_pending_r_reg_1),
        .O(incr_next_pending));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    next_pending_r_i_2
       (.I0(E),
        .I1(\axlen_cnt_reg_n_0_[8] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[7] ),
        .I4(\axlen_cnt_reg_n_0_[6] ),
        .I5(next_pending_r_i_4__0_n_0),
        .O(\axlen_cnt_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    next_pending_r_i_4__0
       (.I0(\axlen_cnt_reg_n_0_[4] ),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axlen_cnt_reg_n_0_[5] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .O(next_pending_r_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_next_pending),
        .Q(next_pending_r_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_1),
        .Q(sel_first_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_r_channel" *) 
module zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_r_channel
   (\cnt_read_reg[4] ,
    \cnt_read_reg[2] ,
    m_axi_rready,
    out,
    r_push_r_reg_0,
    r_push_r_reg_1,
    aclk,
    r_rlast,
    si_rs_rready,
    m_axi_rvalid,
    in,
    D,
    areset_d1);
  output \cnt_read_reg[4] ;
  output \cnt_read_reg[2] ;
  output m_axi_rready;
  output [33:0]out;
  output [12:0]r_push_r_reg_0;
  input r_push_r_reg_1;
  input aclk;
  input r_rlast;
  input si_rs_rready;
  input m_axi_rvalid;
  input [33:0]in;
  input [11:0]D;
  input areset_d1;

  wire [11:0]D;
  wire aclk;
  wire areset_d1;
  wire \cnt_read_reg[2] ;
  wire \cnt_read_reg[4] ;
  wire [4:3]cnt_read_reg__0;
  wire [33:0]in;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [33:0]out;
  wire r_push_r;
  wire [12:0]r_push_r_reg_0;
  wire r_push_r_reg_1;
  wire r_rlast;
  wire rd_data_fifo_0_n_1;
  wire rd_data_fifo_0_n_2;
  wire rd_data_fifo_0_n_4;
  wire si_rs_rready;
  wire [12:0]trans_in;
  wire transaction_fifo_0_n_2;

  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(trans_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(trans_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(trans_in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(trans_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(trans_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(trans_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(trans_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(trans_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(trans_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(trans_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(trans_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(trans_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    r_push_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(r_push_r_reg_1),
        .Q(r_push_r),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    r_rlast_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(r_rlast),
        .Q(trans_in[0]),
        .R(1'b0));
  zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 rd_data_fifo_0
       (.E(rd_data_fifo_0_n_1),
        .Q(cnt_read_reg__0),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\cnt_read_reg[0]_0 (rd_data_fifo_0_n_4),
        .\cnt_read_reg[0]_1 (transaction_fifo_0_n_2),
        .\cnt_read_reg[4]_0 (\cnt_read_reg[4] ),
        .in(in),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .out(out),
        .r_push_r(r_push_r),
        .r_push_r_reg(rd_data_fifo_0_n_2),
        .si_rs_rready(si_rs_rready));
  zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 transaction_fifo_0
       (.E(rd_data_fifo_0_n_1),
        .\FSM_sequential_state_reg[0] (rd_data_fifo_0_n_4),
        .Q(cnt_read_reg__0),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\cnt_read_reg[1]_0 (rd_data_fifo_0_n_2),
        .\cnt_read_reg[2]_0 (transaction_fifo_0_n_2),
        .\cnt_read_reg[2]_1 (\cnt_read_reg[2] ),
        .in(trans_in),
        .r_push_r(r_push_r),
        .r_push_r_reg(r_push_r_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm" *) 
module zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm
   (\FSM_sequential_state_reg[0]_0 ,
    Q,
    \FSM_sequential_state_reg[0]_1 ,
    D,
    axaddr_offset,
    E,
    m_valid_i_reg,
    m_axi_arready_0,
    m_axi_arready_1,
    sel_first_i,
    \wrap_second_len_r_reg[3] ,
    \axaddr_offset_r_reg[3] ,
    \wrap_boundary_axaddr_r_reg[11] ,
    sel_first_reg,
    m_axi_arvalid,
    m_valid_i0,
    \FSM_sequential_state_reg[1]_0 ,
    m_axi_arready,
    si_rs_arvalid,
    \axlen_cnt_reg[8] ,
    \wrap_second_len_r_reg[3]_0 ,
    \wrap_second_len_r_reg[0] ,
    sel_first_reg_0,
    areset_d1,
    sel_first,
    sel_first_reg_1,
    \wrap_second_len_r_reg[3]_1 ,
    \axaddr_offset_r_reg[3]_0 ,
    \axaddr_offset_r_reg[3]_1 ,
    \axaddr_offset_r_reg[3]_2 ,
    \axaddr_offset_r_reg[2] ,
    \wrap_second_len_r_reg[0]_0 ,
    \FSM_sequential_state_reg[0]_2 ,
    \FSM_sequential_state_reg[1]_1 ,
    \axaddr_wrap_reg[11] ,
    O,
    \axaddr_wrap_reg[7] ,
    \axaddr_wrap_reg[11]_0 ,
    \axaddr_wrap_reg[11]_1 ,
    s_axi_arvalid,
    m_valid_i_reg_0,
    aclk);
  output \FSM_sequential_state_reg[0]_0 ;
  output [1:0]Q;
  output \FSM_sequential_state_reg[0]_1 ;
  output [3:0]D;
  output [2:0]axaddr_offset;
  output [0:0]E;
  output m_valid_i_reg;
  output m_axi_arready_0;
  output m_axi_arready_1;
  output sel_first_i;
  output [2:0]\wrap_second_len_r_reg[3] ;
  output \axaddr_offset_r_reg[3] ;
  output [11:0]\wrap_boundary_axaddr_r_reg[11] ;
  output [0:0]sel_first_reg;
  output m_axi_arvalid;
  output m_valid_i0;
  output [0:0]\FSM_sequential_state_reg[1]_0 ;
  input m_axi_arready;
  input si_rs_arvalid;
  input \axlen_cnt_reg[8] ;
  input [3:0]\wrap_second_len_r_reg[3]_0 ;
  input [0:0]\wrap_second_len_r_reg[0] ;
  input sel_first_reg_0;
  input areset_d1;
  input sel_first;
  input sel_first_reg_1;
  input \wrap_second_len_r_reg[3]_1 ;
  input [2:0]\axaddr_offset_r_reg[3]_0 ;
  input \axaddr_offset_r_reg[3]_1 ;
  input [14:0]\axaddr_offset_r_reg[3]_2 ;
  input \axaddr_offset_r_reg[2] ;
  input \wrap_second_len_r_reg[0]_0 ;
  input \FSM_sequential_state_reg[0]_2 ;
  input \FSM_sequential_state_reg[1]_1 ;
  input [11:0]\axaddr_wrap_reg[11] ;
  input [3:0]O;
  input [3:0]\axaddr_wrap_reg[7] ;
  input [3:0]\axaddr_wrap_reg[11]_0 ;
  input \axaddr_wrap_reg[11]_1 ;
  input s_axi_arvalid;
  input m_valid_i_reg_0;
  input aclk;

  wire [3:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[0]_2 ;
  wire [0:0]\FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire [3:0]O;
  wire [1:0]Q;
  wire aclk;
  wire areset_d1;
  wire [2:0]axaddr_offset;
  wire \axaddr_offset_r_reg[2] ;
  wire \axaddr_offset_r_reg[3] ;
  wire [2:0]\axaddr_offset_r_reg[3]_0 ;
  wire \axaddr_offset_r_reg[3]_1 ;
  wire [14:0]\axaddr_offset_r_reg[3]_2 ;
  wire \axaddr_wrap[11]_i_2_n_0 ;
  wire \axaddr_wrap[11]_i_4_n_0 ;
  wire [11:0]\axaddr_wrap_reg[11] ;
  wire [3:0]\axaddr_wrap_reg[11]_0 ;
  wire \axaddr_wrap_reg[11]_1 ;
  wire [3:0]\axaddr_wrap_reg[7] ;
  wire \axlen_cnt_reg[8] ;
  wire m_axi_arready;
  wire m_axi_arready_0;
  wire m_axi_arready_1;
  wire m_axi_arvalid;
  wire m_valid_i0;
  wire m_valid_i_reg;
  wire m_valid_i_reg_0;
  wire [1:0]next_state__0;
  wire s_axi_arvalid;
  wire sel_first;
  wire sel_first_i;
  wire [0:0]sel_first_reg;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire si_rs_arvalid;
  wire [11:0]\wrap_boundary_axaddr_r_reg[11] ;
  wire \wrap_cnt_r[3]_i_2__0_n_0 ;
  wire [0:0]\wrap_second_len_r_reg[0] ;
  wire \wrap_second_len_r_reg[0]_0 ;
  wire [2:0]\wrap_second_len_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire \wrap_second_len_r_reg[3]_1 ;

  LUT5 #(
    .INIT(32'h7757F7F7)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(Q[1]),
        .I1(\FSM_sequential_state_reg[0]_2 ),
        .I2(Q[0]),
        .I3(\FSM_sequential_state_reg[1]_1 ),
        .I4(m_axi_arready),
        .O(next_state__0[0]));
  LUT6 #(
    .INIT(64'hFF33FFFF08080808)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(si_rs_arvalid),
        .I1(Q[0]),
        .I2(\FSM_sequential_state_reg[0]_2 ),
        .I3(\FSM_sequential_state_reg[1]_1 ),
        .I4(m_axi_arready),
        .I5(Q[1]),
        .O(next_state__0[1]));
  (* FSM_ENCODED_STATES = "SM_IDLE:01,SM_DONE:00,SM_CMD_ACCEPTED:10,SM_CMD_EN:11" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_sequential_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state__0[0]),
        .Q(Q[0]),
        .S(areset_d1));
  (* FSM_ENCODED_STATES = "SM_IDLE:01,SM_DONE:00,SM_CMD_ACCEPTED:10,SM_CMD_EN:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state__0[1]),
        .Q(Q[1]),
        .R(areset_d1));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \axaddr_incr[11]_i_1__0 
       (.I0(sel_first),
        .I1(m_axi_arready),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(sel_first_reg));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT6 #(
    .INIT(64'hACAAAAAAA0AAAAAA)) 
    \axaddr_offset_r[0]_i_2__0 
       (.I0(\axaddr_offset_r_reg[3]_0 [0]),
        .I1(\axaddr_offset_r_reg[3]_2 [12]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(si_rs_arvalid),
        .I5(\wrap_second_len_r_reg[0]_0 ),
        .O(axaddr_offset[0]));
  LUT6 #(
    .INIT(64'hAA30AAAAAAAAAAAA)) 
    \axaddr_offset_r[2]_i_1__0 
       (.I0(\axaddr_offset_r_reg[3]_0 [1]),
        .I1(\axaddr_offset_r_reg[2] ),
        .I2(\axaddr_offset_r_reg[3]_2 [13]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(si_rs_arvalid),
        .O(axaddr_offset[1]));
  LUT6 #(
    .INIT(64'hAA30AAAAAAAAAAAA)) 
    \axaddr_offset_r[3]_i_1__0 
       (.I0(\axaddr_offset_r_reg[3]_0 [2]),
        .I1(\axaddr_offset_r_reg[3]_1 ),
        .I2(\axaddr_offset_r_reg[3]_2 [14]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(si_rs_arvalid),
        .O(axaddr_offset[2]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \axaddr_wrap[0]_i_1 
       (.I0(\axaddr_wrap[11]_i_2_n_0 ),
        .I1(\axaddr_wrap_reg[11] [0]),
        .I2(\axaddr_offset_r_reg[3]_2 [0]),
        .I3(\FSM_sequential_state_reg[0]_1 ),
        .I4(O[0]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\wrap_boundary_axaddr_r_reg[11] [0]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \axaddr_wrap[10]_i_1 
       (.I0(\axaddr_wrap[11]_i_2_n_0 ),
        .I1(\axaddr_wrap_reg[11] [10]),
        .I2(\axaddr_offset_r_reg[3]_2 [10]),
        .I3(\FSM_sequential_state_reg[0]_1 ),
        .I4(\axaddr_wrap_reg[11]_0 [2]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\wrap_boundary_axaddr_r_reg[11] [10]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \axaddr_wrap[11]_i_1 
       (.I0(\axaddr_wrap[11]_i_2_n_0 ),
        .I1(\axaddr_wrap_reg[11] [11]),
        .I2(\axaddr_offset_r_reg[3]_2 [11]),
        .I3(\FSM_sequential_state_reg[0]_1 ),
        .I4(\axaddr_wrap_reg[11]_0 [3]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\wrap_boundary_axaddr_r_reg[11] [11]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \axaddr_wrap[11]_i_2 
       (.I0(m_axi_arready),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\axaddr_wrap_reg[11]_1 ),
        .O(\axaddr_wrap[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \axaddr_wrap[11]_i_4 
       (.I0(\axaddr_wrap_reg[11]_1 ),
        .I1(m_axi_arready),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\axaddr_wrap[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \axaddr_wrap[1]_i_1 
       (.I0(\axaddr_wrap[11]_i_4_n_0 ),
        .I1(O[1]),
        .I2(\axaddr_offset_r_reg[3]_2 [1]),
        .I3(\FSM_sequential_state_reg[0]_1 ),
        .I4(\axaddr_wrap_reg[11] [1]),
        .I5(\axaddr_wrap[11]_i_2_n_0 ),
        .O(\wrap_boundary_axaddr_r_reg[11] [1]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \axaddr_wrap[2]_i_1 
       (.I0(\axaddr_wrap[11]_i_2_n_0 ),
        .I1(\axaddr_wrap_reg[11] [2]),
        .I2(\axaddr_offset_r_reg[3]_2 [2]),
        .I3(\FSM_sequential_state_reg[0]_1 ),
        .I4(O[2]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\wrap_boundary_axaddr_r_reg[11] [2]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \axaddr_wrap[3]_i_1 
       (.I0(\axaddr_wrap[11]_i_2_n_0 ),
        .I1(\axaddr_wrap_reg[11] [3]),
        .I2(\axaddr_offset_r_reg[3]_2 [3]),
        .I3(\FSM_sequential_state_reg[0]_1 ),
        .I4(O[3]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\wrap_boundary_axaddr_r_reg[11] [3]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \axaddr_wrap[4]_i_1 
       (.I0(\axaddr_wrap[11]_i_2_n_0 ),
        .I1(\axaddr_wrap_reg[11] [4]),
        .I2(\axaddr_offset_r_reg[3]_2 [4]),
        .I3(\FSM_sequential_state_reg[0]_1 ),
        .I4(\axaddr_wrap_reg[7] [0]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\wrap_boundary_axaddr_r_reg[11] [4]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \axaddr_wrap[5]_i_1 
       (.I0(\axaddr_wrap[11]_i_2_n_0 ),
        .I1(\axaddr_wrap_reg[11] [5]),
        .I2(\axaddr_offset_r_reg[3]_2 [5]),
        .I3(\FSM_sequential_state_reg[0]_1 ),
        .I4(\axaddr_wrap_reg[7] [1]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\wrap_boundary_axaddr_r_reg[11] [5]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \axaddr_wrap[6]_i_1 
       (.I0(\axaddr_wrap[11]_i_4_n_0 ),
        .I1(\axaddr_wrap_reg[7] [2]),
        .I2(\axaddr_offset_r_reg[3]_2 [6]),
        .I3(\FSM_sequential_state_reg[0]_1 ),
        .I4(\axaddr_wrap_reg[11] [6]),
        .I5(\axaddr_wrap[11]_i_2_n_0 ),
        .O(\wrap_boundary_axaddr_r_reg[11] [6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \axaddr_wrap[7]_i_1 
       (.I0(\axaddr_wrap[11]_i_4_n_0 ),
        .I1(\axaddr_wrap_reg[7] [3]),
        .I2(\axaddr_offset_r_reg[3]_2 [7]),
        .I3(\FSM_sequential_state_reg[0]_1 ),
        .I4(\axaddr_wrap_reg[11] [7]),
        .I5(\axaddr_wrap[11]_i_2_n_0 ),
        .O(\wrap_boundary_axaddr_r_reg[11] [7]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \axaddr_wrap[8]_i_1 
       (.I0(\axaddr_wrap[11]_i_2_n_0 ),
        .I1(\axaddr_wrap_reg[11] [8]),
        .I2(\axaddr_offset_r_reg[3]_2 [8]),
        .I3(\FSM_sequential_state_reg[0]_1 ),
        .I4(\axaddr_wrap_reg[11]_0 [0]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\wrap_boundary_axaddr_r_reg[11] [8]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \axaddr_wrap[9]_i_1 
       (.I0(\axaddr_wrap[11]_i_4_n_0 ),
        .I1(\axaddr_wrap_reg[11]_0 [1]),
        .I2(\axaddr_offset_r_reg[3]_2 [9]),
        .I3(\FSM_sequential_state_reg[0]_1 ),
        .I4(\axaddr_wrap_reg[11] [9]),
        .I5(\axaddr_wrap[11]_i_2_n_0 ),
        .O(\wrap_boundary_axaddr_r_reg[11] [9]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \axlen_cnt[3]_i_1__1 
       (.I0(si_rs_arvalid),
        .I1(m_axi_arready),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(m_valid_i_reg));
  LUT5 #(
    .INIT(32'h0000A280)) 
    \axlen_cnt[8]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(m_axi_arready),
        .I3(si_rs_arvalid),
        .I4(\axlen_cnt_reg[8] ),
        .O(\FSM_sequential_state_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_arvalid_INST_0
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(m_axi_arvalid));
  LUT3 #(
    .INIT(8'h1F)) 
    \m_payload_i[31]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(si_rs_arvalid),
        .O(\FSM_sequential_state_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFE0FFFF)) 
    m_valid_i_i_1__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(si_rs_arvalid),
        .I3(s_axi_arvalid),
        .I4(m_valid_i_reg_0),
        .O(m_valid_i0));
  LUT3 #(
    .INIT(8'h80)) 
    r_push_r_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(m_axi_arready),
        .O(\FSM_sequential_state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44CCFCCC)) 
    sel_first_i_1__2
       (.I0(m_axi_arready),
        .I1(sel_first_reg_0),
        .I2(si_rs_arvalid),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(areset_d1),
        .O(m_axi_arready_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44CCFCCC)) 
    sel_first_i_1__3
       (.I0(m_axi_arready),
        .I1(sel_first),
        .I2(si_rs_arvalid),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(areset_d1),
        .O(m_axi_arready_1));
  LUT6 #(
    .INIT(64'hCFFFFFFFCCECCCEC)) 
    sel_first_i_1__4
       (.I0(si_rs_arvalid),
        .I1(areset_d1),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(m_axi_arready),
        .I5(sel_first_reg_1),
        .O(sel_first_i));
  LUT3 #(
    .INIT(8'h08)) 
    \wrap_boundary_axaddr_r[11]_i_1__0 
       (.I0(si_rs_arvalid),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(E));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT6 #(
    .INIT(64'hFF3F00800000FFBF)) 
    \wrap_cnt_r[0]_i_1__0 
       (.I0(axaddr_offset[0]),
        .I1(si_rs_arvalid),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\axaddr_offset_r_reg[3] ),
        .I5(\wrap_second_len_r_reg[3]_0 [0]),
        .O(\wrap_second_len_r_reg[3] [0]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT6 #(
    .INIT(64'hAA95AA9AAAAAAAAA)) 
    \wrap_cnt_r[2]_i_1__0 
       (.I0(D[2]),
        .I1(axaddr_offset[0]),
        .I2(E),
        .I3(\axaddr_offset_r_reg[3] ),
        .I4(\wrap_second_len_r_reg[3]_0 [0]),
        .I5(D[1]),
        .O(\wrap_second_len_r_reg[3] [1]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT6 #(
    .INIT(64'h0000000001000101)) 
    \wrap_cnt_r[2]_i_2__0 
       (.I0(\wrap_second_len_r_reg[0] ),
        .I1(axaddr_offset[0]),
        .I2(axaddr_offset[1]),
        .I3(E),
        .I4(\axaddr_offset_r_reg[3]_0 [2]),
        .I5(\wrap_second_len_r_reg[3]_1 ),
        .O(\axaddr_offset_r_reg[3] ));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \wrap_cnt_r[3]_i_1__0 
       (.I0(D[3]),
        .I1(D[1]),
        .I2(\wrap_cnt_r[3]_i_2__0_n_0 ),
        .I3(D[2]),
        .O(\wrap_second_len_r_reg[3] [2]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT6 #(
    .INIT(64'hA0A0A0A3F5F5F5F7)) 
    \wrap_cnt_r[3]_i_2__0 
       (.I0(E),
        .I1(\wrap_second_len_r_reg[0] ),
        .I2(axaddr_offset[0]),
        .I3(axaddr_offset[1]),
        .I4(axaddr_offset[2]),
        .I5(\wrap_second_len_r_reg[3]_0 [0]),
        .O(\wrap_cnt_r[3]_i_2__0_n_0 ));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT6 #(
    .INIT(64'h00FF00FCAAAAAAAA)) 
    \wrap_second_len_r[0]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3]_0 [0]),
        .I1(axaddr_offset[2]),
        .I2(axaddr_offset[1]),
        .I3(axaddr_offset[0]),
        .I4(\wrap_second_len_r_reg[0] ),
        .I5(E),
        .O(D[0]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT6 #(
    .INIT(64'hFF0000FCAAAAAAAA)) 
    \wrap_second_len_r[1]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3]_0 [1]),
        .I1(axaddr_offset[2]),
        .I2(axaddr_offset[1]),
        .I3(axaddr_offset[0]),
        .I4(\wrap_second_len_r_reg[0] ),
        .I5(E),
        .O(D[1]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT6 #(
    .INIT(64'hF0F0F00CAAAAAAAA)) 
    \wrap_second_len_r[2]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3]_0 [2]),
        .I1(axaddr_offset[2]),
        .I2(axaddr_offset[1]),
        .I3(axaddr_offset[0]),
        .I4(\wrap_second_len_r_reg[0] ),
        .I5(E),
        .O(D[2]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT6 #(
    .INIT(64'hFFFFFFF444444444)) 
    \wrap_second_len_r[3]_i_1__0 
       (.I0(E),
        .I1(\wrap_second_len_r_reg[3]_0 [3]),
        .I2(\wrap_second_len_r_reg[0] ),
        .I3(axaddr_offset[0]),
        .I4(axaddr_offset[1]),
        .I5(\wrap_second_len_r_reg[3]_1 ),
        .O(D[3]));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_simple_fifo" *) 
module zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_simple_fifo
   (\cnt_read_reg[1]_0 ,
    addr,
    sel,
    SR,
    \bresp_cnt_reg[5] ,
    \cnt_read_reg[0]_0 ,
    out,
    Q,
    mhandshake_r,
    areset_d1,
    b_push,
    in,
    aclk,
    shandshake_r);
  output \cnt_read_reg[1]_0 ;
  output [1:0]addr;
  output sel;
  output [0:0]SR;
  output \bresp_cnt_reg[5] ;
  output \cnt_read_reg[0]_0 ;
  output [11:0]out;
  input [7:0]Q;
  input mhandshake_r;
  input areset_d1;
  input b_push;
  input [15:0]in;
  input aclk;
  input shandshake_r;

  wire [7:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire [1:0]addr;
  wire areset_d1;
  wire b_push;
  wire \bresp_cnt[7]_i_3_n_0 ;
  wire \bresp_cnt[7]_i_4_n_0 ;
  wire \bresp_cnt[7]_i_6_n_0 ;
  wire \bresp_cnt_reg[5] ;
  wire \cnt_read[0]_i_1_n_0 ;
  wire \cnt_read[1]_i_1_n_0 ;
  wire \cnt_read_reg[0]_0 ;
  wire \cnt_read_reg[1]_0 ;
  wire [15:0]in;
  wire \memory_reg[3][0]_srl4_i_2__0_n_0 ;
  wire \memory_reg[3][0]_srl4_i_3__0_n_0 ;
  wire \memory_reg[3][0]_srl4_i_4_n_0 ;
  wire \memory_reg[3][0]_srl4_i_5_n_0 ;
  wire \memory_reg[3][0]_srl4_n_0 ;
  wire \memory_reg[3][1]_srl4_n_0 ;
  wire \memory_reg[3][2]_srl4_n_0 ;
  wire \memory_reg[3][3]_srl4_n_0 ;
  wire mhandshake_r;
  wire [11:0]out;
  wire sel;
  wire shandshake_r;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAB)) 
    \bresp_cnt[7]_i_1 
       (.I0(areset_d1),
        .I1(\bresp_cnt[7]_i_3_n_0 ),
        .I2(Q[2]),
        .I3(\memory_reg[3][2]_srl4_n_0 ),
        .I4(Q[5]),
        .I5(\bresp_cnt[7]_i_4_n_0 ),
        .O(SR));
  LUT5 #(
    .INIT(32'hFFEFEFEF)) 
    \bresp_cnt[7]_i_3 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(mhandshake_r),
        .I3(addr[0]),
        .I4(addr[1]),
        .O(\bresp_cnt[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF6FFFFF6)) 
    \bresp_cnt[7]_i_4 
       (.I0(Q[3]),
        .I1(\memory_reg[3][3]_srl4_n_0 ),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(\memory_reg[3][1]_srl4_n_0 ),
        .I5(\bresp_cnt[7]_i_6_n_0 ),
        .O(\bresp_cnt[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bresp_cnt[7]_i_6 
       (.I0(Q[0]),
        .I1(\memory_reg[3][0]_srl4_n_0 ),
        .O(\bresp_cnt[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    bvalid_i_i_3
       (.I0(addr[0]),
        .I1(addr[1]),
        .O(\cnt_read_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[0]_i_1 
       (.I0(b_push),
        .I1(shandshake_r),
        .I2(addr[0]),
        .O(\cnt_read[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hDB24)) 
    \cnt_read[1]_i_1 
       (.I0(addr[0]),
        .I1(shandshake_r),
        .I2(b_push),
        .I3(addr[1]),
        .O(\cnt_read[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00001001)) 
    \cnt_read[1]_i_2 
       (.I0(\bresp_cnt[7]_i_4_n_0 ),
        .I1(Q[5]),
        .I2(\memory_reg[3][2]_srl4_n_0 ),
        .I3(Q[2]),
        .I4(\bresp_cnt[7]_i_3_n_0 ),
        .O(\bresp_cnt_reg[5] ));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1_n_0 ),
        .Q(addr[0]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1_n_0 ),
        .Q(addr[1]),
        .S(areset_d1));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[0]),
        .Q(\memory_reg[3][0]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \memory_reg[3][0]_srl4_i_1 
       (.I0(\memory_reg[3][0]_srl4_i_2__0_n_0 ),
        .I1(Q[6]),
        .I2(mhandshake_r),
        .I3(Q[5]),
        .I4(\memory_reg[3][0]_srl4_i_3__0_n_0 ),
        .I5(\memory_reg[3][0]_srl4_i_4_n_0 ),
        .O(sel));
  LUT6 #(
    .INIT(64'h9909990900009909)) 
    \memory_reg[3][0]_srl4_i_2__0 
       (.I0(\memory_reg[3][0]_srl4_n_0 ),
        .I1(Q[0]),
        .I2(\memory_reg[3][2]_srl4_n_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\memory_reg[3][1]_srl4_n_0 ),
        .O(\memory_reg[3][0]_srl4_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \memory_reg[3][0]_srl4_i_3 
       (.I0(addr[1]),
        .I1(addr[0]),
        .O(\cnt_read_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \memory_reg[3][0]_srl4_i_3__0 
       (.I0(\memory_reg[3][3]_srl4_n_0 ),
        .I1(Q[3]),
        .I2(Q[7]),
        .I3(Q[4]),
        .O(\memory_reg[3][0]_srl4_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \memory_reg[3][0]_srl4_i_4 
       (.I0(Q[2]),
        .I1(\memory_reg[3][2]_srl4_n_0 ),
        .I2(\memory_reg[3][1]_srl4_n_0 ),
        .I3(Q[1]),
        .I4(\memory_reg[3][0]_srl4_i_5_n_0 ),
        .O(\memory_reg[3][0]_srl4_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \memory_reg[3][0]_srl4_i_5 
       (.I0(addr[1]),
        .I1(addr[0]),
        .I2(Q[3]),
        .I3(\memory_reg[3][3]_srl4_n_0 ),
        .O(\memory_reg[3][0]_srl4_i_5_n_0 ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[6]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[7]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[8]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[9]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[10]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[11]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][16]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[12]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][17]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[13]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][18]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[14]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][19]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[15]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[1]),
        .Q(\memory_reg[3][1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[2]),
        .Q(\memory_reg[3][2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[3]),
        .Q(\memory_reg[3][3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[4]),
        .Q(out[0]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[5]),
        .Q(out[1]));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_simple_fifo" *) 
module zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0
   (areset_d1_reg,
    mhandshake,
    m_axi_bready,
    \s_bresp_acc_reg[1] ,
    areset_d1,
    shandshake_r,
    bvalid_i_reg,
    si_rs_bvalid,
    si_rs_bready,
    m_axi_bvalid,
    mhandshake_r,
    sel,
    in,
    aclk,
    \cnt_read_reg[1]_0 );
  output areset_d1_reg;
  output mhandshake;
  output m_axi_bready;
  output [1:0]\s_bresp_acc_reg[1] ;
  input areset_d1;
  input shandshake_r;
  input bvalid_i_reg;
  input si_rs_bvalid;
  input si_rs_bready;
  input m_axi_bvalid;
  input mhandshake_r;
  input sel;
  input [1:0]in;
  input aclk;
  input \cnt_read_reg[1]_0 ;

  wire aclk;
  wire areset_d1;
  wire areset_d1_reg;
  wire bvalid_i_i_2_n_0;
  wire bvalid_i_reg;
  wire [1:0]cnt_read;
  wire \cnt_read[0]_i_1_n_0 ;
  wire \cnt_read[1]_i_1_n_0 ;
  wire \cnt_read_reg[1]_0 ;
  wire [1:0]in;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mhandshake;
  wire mhandshake_r;
  wire [1:0]\s_bresp_acc_reg[1] ;
  wire sel;
  wire shandshake_r;
  wire si_rs_bready;
  wire si_rs_bvalid;

  LUT6 #(
    .INIT(64'h0000000155550001)) 
    bvalid_i_i_1
       (.I0(areset_d1),
        .I1(bvalid_i_i_2_n_0),
        .I2(shandshake_r),
        .I3(bvalid_i_reg),
        .I4(si_rs_bvalid),
        .I5(si_rs_bready),
        .O(areset_d1_reg));
  LUT2 #(
    .INIT(4'h8)) 
    bvalid_i_i_2
       (.I0(cnt_read[1]),
        .I1(cnt_read[0]),
        .O(bvalid_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[0]_i_1 
       (.I0(\cnt_read_reg[1]_0 ),
        .I1(shandshake_r),
        .I2(cnt_read[0]),
        .O(\cnt_read[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hF6CF0930)) 
    \cnt_read[1]_i_1 
       (.I0(sel),
        .I1(cnt_read[0]),
        .I2(shandshake_r),
        .I3(\cnt_read_reg[1]_0 ),
        .I4(cnt_read[1]),
        .O(\cnt_read[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1_n_0 ),
        .Q(cnt_read[0]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1_n_0 ),
        .Q(cnt_read[1]),
        .S(areset_d1));
  LUT3 #(
    .INIT(8'h08)) 
    m_axi_bready_INST_0
       (.I0(cnt_read[0]),
        .I1(cnt_read[1]),
        .I2(mhandshake_r),
        .O(m_axi_bready));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][0]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(aclk),
        .D(in[0]),
        .Q(\s_bresp_acc_reg[1] [0]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][1]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(aclk),
        .D(in[1]),
        .Q(\s_bresp_acc_reg[1] [1]));
  LUT4 #(
    .INIT(16'h2000)) 
    mhandshake_r_i_1
       (.I0(m_axi_bvalid),
        .I1(mhandshake_r),
        .I2(cnt_read[1]),
        .I3(cnt_read[0]),
        .O(mhandshake));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_simple_fifo" *) 
module zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1
   (\cnt_read_reg[4]_0 ,
    E,
    r_push_r_reg,
    m_axi_rready,
    \cnt_read_reg[0]_0 ,
    out,
    si_rs_rready,
    r_push_r,
    \cnt_read_reg[0]_1 ,
    Q,
    m_axi_rvalid,
    in,
    aclk,
    areset_d1);
  output \cnt_read_reg[4]_0 ;
  output [0:0]E;
  output r_push_r_reg;
  output m_axi_rready;
  output \cnt_read_reg[0]_0 ;
  output [33:0]out;
  input si_rs_rready;
  input r_push_r;
  input \cnt_read_reg[0]_1 ;
  input [1:0]Q;
  input m_axi_rvalid;
  input [33:0]in;
  input aclk;
  input areset_d1;

  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire areset_d1;
  wire \cnt_read[0]_i_1__0_n_0 ;
  wire \cnt_read[1]_i_1_n_0 ;
  wire \cnt_read[2]_i_1__0_n_0 ;
  wire \cnt_read[3]_i_1__0_n_0 ;
  wire \cnt_read[4]_i_1_n_0 ;
  wire \cnt_read[4]_i_2__0_n_0 ;
  wire \cnt_read[4]_i_3__0_n_0 ;
  wire \cnt_read_reg[0]_0 ;
  wire \cnt_read_reg[0]_1 ;
  wire \cnt_read_reg[4]_0 ;
  wire [4:0]cnt_read_reg__0;
  wire [33:0]in;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_valid_i_i_3_n_0;
  wire [33:0]out;
  wire r_push_r;
  wire r_push_r_reg;
  wire si_rs_rready;
  wire wr_en0;
  wire \NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][13]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][14]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][15]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][16]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][17]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][18]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][19]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][20]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][21]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][22]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][23]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][24]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][25]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][26]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][27]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][28]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][29]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][30]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][31]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][32]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][33]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h40C0C000)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(cnt_read_reg__0[0]),
        .I1(cnt_read_reg__0[4]),
        .I2(cnt_read_reg__0[3]),
        .I3(cnt_read_reg__0[2]),
        .I4(cnt_read_reg__0[1]),
        .O(\cnt_read_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_read[0]_i_1__0 
       (.I0(cnt_read_reg__0[0]),
        .O(\cnt_read[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[1]_i_1 
       (.I0(cnt_read_reg__0[0]),
        .I1(\cnt_read[4]_i_3__0_n_0 ),
        .I2(cnt_read_reg__0[1]),
        .O(\cnt_read[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hBD42)) 
    \cnt_read[2]_i_1__0 
       (.I0(\cnt_read[4]_i_3__0_n_0 ),
        .I1(cnt_read_reg__0[0]),
        .I2(cnt_read_reg__0[1]),
        .I3(cnt_read_reg__0[2]),
        .O(\cnt_read[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h9AAAAAA6)) 
    \cnt_read[3]_i_1__0 
       (.I0(cnt_read_reg__0[3]),
        .I1(\cnt_read[4]_i_3__0_n_0 ),
        .I2(cnt_read_reg__0[0]),
        .I3(cnt_read_reg__0[1]),
        .I4(cnt_read_reg__0[2]),
        .O(\cnt_read[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \cnt_read[4]_i_1 
       (.I0(si_rs_rready),
        .I1(\cnt_read_reg[4]_0 ),
        .I2(wr_en0),
        .O(\cnt_read[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \cnt_read[4]_i_1__0 
       (.I0(si_rs_rready),
        .I1(\cnt_read_reg[4]_0 ),
        .I2(r_push_r),
        .O(E));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAA9AAAA)) 
    \cnt_read[4]_i_2__0 
       (.I0(cnt_read_reg__0[4]),
        .I1(cnt_read_reg__0[2]),
        .I2(cnt_read_reg__0[1]),
        .I3(cnt_read_reg__0[0]),
        .I4(\cnt_read[4]_i_3__0_n_0 ),
        .I5(cnt_read_reg__0[3]),
        .O(\cnt_read[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \cnt_read[4]_i_3 
       (.I0(r_push_r),
        .I1(\cnt_read_reg[4]_0 ),
        .I2(si_rs_rready),
        .O(r_push_r_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \cnt_read[4]_i_3__0 
       (.I0(\cnt_read_reg[4]_0 ),
        .I1(si_rs_rready),
        .I2(wr_en0),
        .O(\cnt_read[4]_i_3__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1_n_0 ),
        .D(\cnt_read[0]_i_1__0_n_0 ),
        .Q(cnt_read_reg__0[0]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1_n_0 ),
        .D(\cnt_read[1]_i_1_n_0 ),
        .Q(cnt_read_reg__0[1]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1_n_0 ),
        .D(\cnt_read[2]_i_1__0_n_0 ),
        .Q(cnt_read_reg__0[2]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1_n_0 ),
        .D(\cnt_read[3]_i_1__0_n_0 ),
        .Q(cnt_read_reg__0[3]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1_n_0 ),
        .D(\cnt_read[4]_i_2__0_n_0 ),
        .Q(cnt_read_reg__0[4]),
        .S(areset_d1));
  LUT5 #(
    .INIT(32'h9FFF1FFF)) 
    m_axi_rready_INST_0
       (.I0(cnt_read_reg__0[1]),
        .I1(cnt_read_reg__0[2]),
        .I2(cnt_read_reg__0[3]),
        .I3(cnt_read_reg__0[4]),
        .I4(cnt_read_reg__0[0]),
        .O(m_axi_rready));
  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    m_valid_i_i_2
       (.I0(cnt_read_reg__0[4]),
        .I1(cnt_read_reg__0[3]),
        .I2(m_valid_i_i_3_n_0),
        .I3(\cnt_read_reg[0]_1 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\cnt_read_reg[4]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    m_valid_i_i_3
       (.I0(cnt_read_reg__0[0]),
        .I1(cnt_read_reg__0[1]),
        .I2(cnt_read_reg__0[2]),
        .O(m_valid_i_i_3_n_0));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][0]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[0]),
        .Q(out[0]),
        .Q31(\NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h82AAAAAA02AAAAAA)) 
    \memory_reg[31][0]_srl32_i_1 
       (.I0(m_axi_rvalid),
        .I1(cnt_read_reg__0[1]),
        .I2(cnt_read_reg__0[2]),
        .I3(cnt_read_reg__0[3]),
        .I4(cnt_read_reg__0[4]),
        .I5(cnt_read_reg__0[0]),
        .O(wr_en0));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][10]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[10]),
        .Q(out[10]),
        .Q31(\NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][11]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[11]),
        .Q(out[11]),
        .Q31(\NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][12]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[12]),
        .Q(out[12]),
        .Q31(\NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][13]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[13]),
        .Q(out[13]),
        .Q31(\NLW_memory_reg[31][13]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][14]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[14]),
        .Q(out[14]),
        .Q31(\NLW_memory_reg[31][14]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][15]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[15]),
        .Q(out[15]),
        .Q31(\NLW_memory_reg[31][15]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][16]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[16]),
        .Q(out[16]),
        .Q31(\NLW_memory_reg[31][16]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][17]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[17]),
        .Q(out[17]),
        .Q31(\NLW_memory_reg[31][17]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][18]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[18]),
        .Q(out[18]),
        .Q31(\NLW_memory_reg[31][18]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][19]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[19]),
        .Q(out[19]),
        .Q31(\NLW_memory_reg[31][19]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][1]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[1]),
        .Q(out[1]),
        .Q31(\NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][20]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[20]),
        .Q(out[20]),
        .Q31(\NLW_memory_reg[31][20]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][21]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[21]),
        .Q(out[21]),
        .Q31(\NLW_memory_reg[31][21]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][22]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[22]),
        .Q(out[22]),
        .Q31(\NLW_memory_reg[31][22]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][23]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[23]),
        .Q(out[23]),
        .Q31(\NLW_memory_reg[31][23]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][24]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[24]),
        .Q(out[24]),
        .Q31(\NLW_memory_reg[31][24]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][25]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[25]),
        .Q(out[25]),
        .Q31(\NLW_memory_reg[31][25]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][26]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[26]),
        .Q(out[26]),
        .Q31(\NLW_memory_reg[31][26]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][27]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[27]),
        .Q(out[27]),
        .Q31(\NLW_memory_reg[31][27]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][28]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[28]),
        .Q(out[28]),
        .Q31(\NLW_memory_reg[31][28]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][29]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[29]),
        .Q(out[29]),
        .Q31(\NLW_memory_reg[31][29]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][2]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[2]),
        .Q(out[2]),
        .Q31(\NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][30]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[30]),
        .Q(out[30]),
        .Q31(\NLW_memory_reg[31][30]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][31]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[31]),
        .Q(out[31]),
        .Q31(\NLW_memory_reg[31][31]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][32]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[32]),
        .Q(out[32]),
        .Q31(\NLW_memory_reg[31][32]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][33]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[33]),
        .Q(out[33]),
        .Q31(\NLW_memory_reg[31][33]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][3]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[3]),
        .Q(out[3]),
        .Q31(\NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][4]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[4]),
        .Q(out[4]),
        .Q31(\NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][5]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[5]),
        .Q(out[5]),
        .Q31(\NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][6]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[6]),
        .Q(out[6]),
        .Q31(\NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][7]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[7]),
        .Q(out[7]),
        .Q31(\NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][8]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[8]),
        .Q(out[8]),
        .Q31(\NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][9]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[9]),
        .Q(out[9]),
        .Q31(\NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_simple_fifo" *) 
module zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2
   (Q,
    \cnt_read_reg[2]_0 ,
    \cnt_read_reg[2]_1 ,
    r_push_r_reg,
    \cnt_read_reg[1]_0 ,
    \FSM_sequential_state_reg[0] ,
    r_push_r,
    in,
    aclk,
    areset_d1,
    E);
  output [1:0]Q;
  output \cnt_read_reg[2]_0 ;
  output \cnt_read_reg[2]_1 ;
  output [12:0]r_push_r_reg;
  input \cnt_read_reg[1]_0 ;
  input \FSM_sequential_state_reg[0] ;
  input r_push_r;
  input [12:0]in;
  input aclk;
  input areset_d1;
  input [0:0]E;

  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire [1:0]Q;
  wire aclk;
  wire areset_d1;
  wire \cnt_read[0]_i_1_n_0 ;
  wire \cnt_read[1]_i_1__0_n_0 ;
  wire \cnt_read[2]_i_1_n_0 ;
  wire \cnt_read[3]_i_1_n_0 ;
  wire \cnt_read[4]_i_2_n_0 ;
  wire \cnt_read_reg[1]_0 ;
  wire \cnt_read_reg[2]_0 ;
  wire \cnt_read_reg[2]_1 ;
  wire [2:0]cnt_read_reg__0;
  wire [12:0]in;
  wire r_push_r;
  wire [12:0]r_push_r_reg;
  wire \NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hBEAAAAAAFEAAAAAA)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\FSM_sequential_state_reg[0] ),
        .I1(cnt_read_reg__0[2]),
        .I2(cnt_read_reg__0[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(cnt_read_reg__0[0]),
        .O(\cnt_read_reg[2]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_read[0]_i_1 
       (.I0(cnt_read_reg__0[0]),
        .O(\cnt_read[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \cnt_read[1]_i_1__0 
       (.I0(cnt_read_reg__0[0]),
        .I1(\cnt_read_reg[1]_0 ),
        .I2(cnt_read_reg__0[1]),
        .O(\cnt_read[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \cnt_read[2]_i_1 
       (.I0(\cnt_read_reg[1]_0 ),
        .I1(cnt_read_reg__0[0]),
        .I2(cnt_read_reg__0[2]),
        .I3(cnt_read_reg__0[1]),
        .O(\cnt_read[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \cnt_read[3]_i_1 
       (.I0(Q[0]),
        .I1(cnt_read_reg__0[0]),
        .I2(cnt_read_reg__0[1]),
        .I3(\cnt_read_reg[1]_0 ),
        .I4(cnt_read_reg__0[2]),
        .O(\cnt_read[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \cnt_read[4]_i_2 
       (.I0(Q[1]),
        .I1(\cnt_read_reg[1]_0 ),
        .I2(cnt_read_reg__0[0]),
        .I3(cnt_read_reg__0[1]),
        .I4(cnt_read_reg__0[2]),
        .I5(Q[0]),
        .O(\cnt_read[4]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\cnt_read[0]_i_1_n_0 ),
        .Q(cnt_read_reg__0[0]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\cnt_read[1]_i_1__0_n_0 ),
        .Q(cnt_read_reg__0[1]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\cnt_read[2]_i_1_n_0 ),
        .Q(cnt_read_reg__0[2]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\cnt_read[3]_i_1_n_0 ),
        .Q(Q[0]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\cnt_read[4]_i_2_n_0 ),
        .Q(Q[1]),
        .S(areset_d1));
  LUT3 #(
    .INIT(8'h7F)) 
    m_valid_i_i_4
       (.I0(cnt_read_reg__0[2]),
        .I1(cnt_read_reg__0[1]),
        .I2(cnt_read_reg__0[0]),
        .O(\cnt_read_reg[2]_0 ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][0]_srl32 
       (.A({Q,cnt_read_reg__0}),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[0]),
        .Q(r_push_r_reg[0]),
        .Q31(\NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][10]_srl32 
       (.A({Q,cnt_read_reg__0}),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[10]),
        .Q(r_push_r_reg[10]),
        .Q31(\NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][11]_srl32 
       (.A({Q,cnt_read_reg__0}),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[11]),
        .Q(r_push_r_reg[11]),
        .Q31(\NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][12]_srl32 
       (.A({Q,cnt_read_reg__0}),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[12]),
        .Q(r_push_r_reg[12]),
        .Q31(\NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][1]_srl32 
       (.A({Q,cnt_read_reg__0}),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[1]),
        .Q(r_push_r_reg[1]),
        .Q31(\NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][2]_srl32 
       (.A({Q,cnt_read_reg__0}),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[2]),
        .Q(r_push_r_reg[2]),
        .Q31(\NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][3]_srl32 
       (.A({Q,cnt_read_reg__0}),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[3]),
        .Q(r_push_r_reg[3]),
        .Q31(\NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][4]_srl32 
       (.A({Q,cnt_read_reg__0}),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[4]),
        .Q(r_push_r_reg[4]),
        .Q31(\NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][5]_srl32 
       (.A({Q,cnt_read_reg__0}),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[5]),
        .Q(r_push_r_reg[5]),
        .Q31(\NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][6]_srl32 
       (.A({Q,cnt_read_reg__0}),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[6]),
        .Q(r_push_r_reg[6]),
        .Q31(\NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][7]_srl32 
       (.A({Q,cnt_read_reg__0}),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[7]),
        .Q(r_push_r_reg[7]),
        .Q31(\NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][8]_srl32 
       (.A({Q,cnt_read_reg__0}),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[8]),
        .Q(r_push_r_reg[8]),
        .Q31(\NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][9]_srl32 
       (.A({Q,cnt_read_reg__0}),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[9]),
        .Q(r_push_r_reg[9]),
        .Q31(\NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm" *) 
module zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm
   (m_axi_awready_0,
    m_axi_awready_1,
    D,
    axaddr_offset,
    E,
    sel_first_reg,
    next,
    \state_reg[1]_0 ,
    sel_first_reg_0,
    \m_payload_i_reg[39] ,
    sel_first_i,
    incr_next_pending,
    \m_payload_i_reg[39]_0 ,
    m_valid_i_reg,
    b_push,
    \state_reg[1]_1 ,
    \state_reg[1]_2 ,
    \wrap_second_len_r_reg[3] ,
    \axaddr_offset_r_reg[3] ,
    m_axi_awvalid,
    \axlen_cnt_reg[5] ,
    Q,
    \wrap_second_len_r_reg[0] ,
    sel_first_0,
    si_rs_awvalid,
    areset_d1,
    sel_first,
    wrap_next_pending,
    \axaddr_offset_r_reg[3]_0 ,
    next_pending_r_reg,
    next_pending_r_reg_0,
    m_axi_awready,
    \axaddr_wrap_reg[0] ,
    \state_reg[0]_0 ,
    sel_first_reg_1,
    \axlen_cnt_reg[0] ,
    \axlen_cnt_reg[0]_0 ,
    \axlen_cnt_reg[0]_1 ,
    \wrap_second_len_r_reg[3]_0 ,
    \axaddr_offset_r_reg[3]_1 ,
    \axaddr_offset_r_reg[3]_2 ,
    \axaddr_offset_r_reg[2] ,
    \wrap_second_len_r_reg[0]_0 ,
    cnt_read,
    aclk);
  output m_axi_awready_0;
  output m_axi_awready_1;
  output [3:0]D;
  output [2:0]axaddr_offset;
  output [0:0]E;
  output sel_first_reg;
  output next;
  output [1:0]\state_reg[1]_0 ;
  output sel_first_reg_0;
  output \m_payload_i_reg[39] ;
  output sel_first_i;
  output incr_next_pending;
  output \m_payload_i_reg[39]_0 ;
  output [0:0]m_valid_i_reg;
  output b_push;
  output [0:0]\state_reg[1]_1 ;
  output [0:0]\state_reg[1]_2 ;
  output [2:0]\wrap_second_len_r_reg[3] ;
  output \axaddr_offset_r_reg[3] ;
  output m_axi_awvalid;
  input \axlen_cnt_reg[5] ;
  input [3:0]Q;
  input [0:0]\wrap_second_len_r_reg[0] ;
  input sel_first_0;
  input si_rs_awvalid;
  input areset_d1;
  input sel_first;
  input wrap_next_pending;
  input [3:0]\axaddr_offset_r_reg[3]_0 ;
  input next_pending_r_reg;
  input next_pending_r_reg_0;
  input m_axi_awready;
  input \axaddr_wrap_reg[0] ;
  input \state_reg[0]_0 ;
  input sel_first_reg_1;
  input [0:0]\axlen_cnt_reg[0] ;
  input [0:0]\axlen_cnt_reg[0]_0 ;
  input \axlen_cnt_reg[0]_1 ;
  input \wrap_second_len_r_reg[3]_0 ;
  input [2:0]\axaddr_offset_r_reg[3]_1 ;
  input \axaddr_offset_r_reg[3]_2 ;
  input \axaddr_offset_r_reg[2] ;
  input \wrap_second_len_r_reg[0]_0 ;
  input [1:0]cnt_read;
  input aclk;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire areset_d1;
  wire [2:0]axaddr_offset;
  wire \axaddr_offset_r_reg[2] ;
  wire \axaddr_offset_r_reg[3] ;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire [2:0]\axaddr_offset_r_reg[3]_1 ;
  wire \axaddr_offset_r_reg[3]_2 ;
  wire \axaddr_wrap_reg[0] ;
  wire [0:0]\axlen_cnt_reg[0] ;
  wire [0:0]\axlen_cnt_reg[0]_0 ;
  wire \axlen_cnt_reg[0]_1 ;
  wire \axlen_cnt_reg[5] ;
  wire b_push;
  wire [1:0]cnt_read;
  wire incr_next_pending;
  wire m_axi_awready;
  wire m_axi_awready_0;
  wire m_axi_awready_1;
  wire m_axi_awvalid;
  wire \m_payload_i_reg[39] ;
  wire \m_payload_i_reg[39]_0 ;
  wire [0:0]m_valid_i_reg;
  wire next;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire sel_first;
  wire sel_first_0;
  wire sel_first_i;
  wire sel_first_reg;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire si_rs_awvalid;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state_reg[0]_0 ;
  wire [1:0]\state_reg[1]_0 ;
  wire [0:0]\state_reg[1]_1 ;
  wire [0:0]\state_reg[1]_2 ;
  wire \wrap_cnt_r[3]_i_2_n_0 ;
  wire wrap_next_pending;
  wire [0:0]\wrap_second_len_r_reg[0] ;
  wire \wrap_second_len_r_reg[0]_0 ;
  wire [2:0]\wrap_second_len_r_reg[3] ;
  wire \wrap_second_len_r_reg[3]_0 ;

  (* OPT_MODIFIED = "RETARGET " *) 
  LUT6 #(
    .INIT(64'hAAAAACAAAAAAA0AA)) 
    \axaddr_offset_r[0]_i_2 
       (.I0(\axaddr_offset_r_reg[3]_1 [0]),
        .I1(\axaddr_offset_r_reg[3]_0 [1]),
        .I2(\state_reg[1]_0 [0]),
        .I3(si_rs_awvalid),
        .I4(\state_reg[1]_0 [1]),
        .I5(\wrap_second_len_r_reg[0]_0 ),
        .O(axaddr_offset[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA30AAAA)) 
    \axaddr_offset_r[2]_i_1 
       (.I0(\axaddr_offset_r_reg[3]_1 [1]),
        .I1(\axaddr_offset_r_reg[2] ),
        .I2(\axaddr_offset_r_reg[3]_0 [2]),
        .I3(\state_reg[1]_0 [0]),
        .I4(si_rs_awvalid),
        .I5(\state_reg[1]_0 [1]),
        .O(axaddr_offset[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA30AAAA)) 
    \axaddr_offset_r[3]_i_1 
       (.I0(\axaddr_offset_r_reg[3]_1 [2]),
        .I1(\axaddr_offset_r_reg[3]_2 ),
        .I2(\axaddr_offset_r_reg[3]_0 [3]),
        .I3(\state_reg[1]_0 [0]),
        .I4(si_rs_awvalid),
        .I5(\state_reg[1]_0 [1]),
        .O(axaddr_offset[2]));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \axlen_cnt[0]_i_1 
       (.I0(\state_reg[1]_0 [1]),
        .I1(si_rs_awvalid),
        .I2(\state_reg[1]_0 [0]),
        .I3(\axaddr_offset_r_reg[3]_0 [1]),
        .I4(\axlen_cnt_reg[0] ),
        .I5(\axlen_cnt_reg[5] ),
        .O(\state_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \axlen_cnt[0]_i_1__0 
       (.I0(\state_reg[1]_0 [1]),
        .I1(si_rs_awvalid),
        .I2(\state_reg[1]_0 [0]),
        .I3(\axaddr_offset_r_reg[3]_0 [1]),
        .I4(\axlen_cnt_reg[0]_0 ),
        .I5(\axlen_cnt_reg[0]_1 ),
        .O(\state_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h0FFF02FF0FFF0200)) 
    \axlen_cnt[3]_i_1 
       (.I0(m_axi_awready),
        .I1(\axaddr_wrap_reg[0] ),
        .I2(\state_reg[0]_0 ),
        .I3(\state_reg[1]_0 [0]),
        .I4(\state_reg[1]_0 [1]),
        .I5(si_rs_awvalid),
        .O(m_axi_awready_1));
  LUT2 #(
    .INIT(4'h2)) 
    \axlen_cnt[5]_i_1 
       (.I0(m_axi_awready_1),
        .I1(\axlen_cnt_reg[5] ),
        .O(m_axi_awready_0));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_awvalid_INST_0
       (.I0(\state_reg[1]_0 [0]),
        .I1(\state_reg[1]_0 [1]),
        .O(m_axi_awvalid));
  LUT2 #(
    .INIT(4'hB)) 
    \m_payload_i[31]_i_1 
       (.I0(b_push),
        .I1(si_rs_awvalid),
        .O(m_valid_i_reg));
  LUT5 #(
    .INIT(32'h0F000200)) 
    \memory_reg[3][0]_srl4_i_1__0 
       (.I0(m_axi_awready),
        .I1(\axaddr_wrap_reg[0] ),
        .I2(\state_reg[0]_0 ),
        .I3(\state_reg[1]_0 [0]),
        .I4(\state_reg[1]_0 [1]),
        .O(b_push));
  LUT5 #(
    .INIT(32'hFFFFF404)) 
    next_pending_r_i_1
       (.I0(E),
        .I1(next_pending_r_reg),
        .I2(next),
        .I3(\axlen_cnt_reg[5] ),
        .I4(next_pending_r_reg_0),
        .O(incr_next_pending));
  LUT5 #(
    .INIT(32'h2A2E2A2A)) 
    next_pending_r_i_2__0
       (.I0(\state_reg[1]_0 [1]),
        .I1(\state_reg[1]_0 [0]),
        .I2(\state_reg[0]_0 ),
        .I3(\axaddr_wrap_reg[0] ),
        .I4(m_axi_awready),
        .O(next));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    s_axburst_eq0_i_1
       (.I0(wrap_next_pending),
        .I1(\axaddr_offset_r_reg[3]_0 [0]),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(\m_payload_i_reg[39] ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    s_axburst_eq1_i_1
       (.I0(wrap_next_pending),
        .I1(\axaddr_offset_r_reg[3]_0 [0]),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(\m_payload_i_reg[39]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444F44)) 
    sel_first_i_1
       (.I0(next),
        .I1(sel_first_0),
        .I2(\state_reg[1]_0 [1]),
        .I3(si_rs_awvalid),
        .I4(\state_reg[1]_0 [0]),
        .I5(areset_d1),
        .O(sel_first_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444F44)) 
    sel_first_i_1__0
       (.I0(next),
        .I1(sel_first),
        .I2(\state_reg[1]_0 [1]),
        .I3(si_rs_awvalid),
        .I4(\state_reg[1]_0 [0]),
        .I5(areset_d1),
        .O(sel_first_reg_0));
  LUT6 #(
    .INIT(64'hFF04FFFFFF04FF04)) 
    sel_first_i_1__1
       (.I0(\state_reg[1]_0 [1]),
        .I1(si_rs_awvalid),
        .I2(\state_reg[1]_0 [0]),
        .I3(areset_d1),
        .I4(next),
        .I5(sel_first_reg_1),
        .O(sel_first_i));
  LUT6 #(
    .INIT(64'hCE0EFE0EFE3EFE3E)) 
    \state[0]_i_1 
       (.I0(si_rs_awvalid),
        .I1(\state_reg[1]_0 [1]),
        .I2(\state_reg[1]_0 [0]),
        .I3(\state_reg[0]_0 ),
        .I4(\axaddr_wrap_reg[0] ),
        .I5(m_axi_awready),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A088A80000)) 
    \state[1]_i_1 
       (.I0(\state_reg[1]_0 [0]),
        .I1(\axaddr_wrap_reg[0] ),
        .I2(cnt_read[1]),
        .I3(cnt_read[0]),
        .I4(m_axi_awready),
        .I5(\state_reg[1]_0 [1]),
        .O(\state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg[1]_0 [0]),
        .R(areset_d1));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg[1]_0 [1]),
        .R(areset_d1));
  LUT3 #(
    .INIT(8'h04)) 
    \wrap_boundary_axaddr_r[11]_i_1 
       (.I0(\state_reg[1]_0 [1]),
        .I1(si_rs_awvalid),
        .I2(\state_reg[1]_0 [0]),
        .O(E));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT6 #(
    .INIT(64'hFFCF00200000FFEF)) 
    \wrap_cnt_r[0]_i_1 
       (.I0(axaddr_offset[0]),
        .I1(\state_reg[1]_0 [1]),
        .I2(si_rs_awvalid),
        .I3(\state_reg[1]_0 [0]),
        .I4(\axaddr_offset_r_reg[3] ),
        .I5(Q[0]),
        .O(\wrap_second_len_r_reg[3] [0]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT6 #(
    .INIT(64'hAA95AA9AAAAAAAAA)) 
    \wrap_cnt_r[2]_i_1 
       (.I0(D[2]),
        .I1(axaddr_offset[0]),
        .I2(E),
        .I3(\axaddr_offset_r_reg[3] ),
        .I4(Q[0]),
        .I5(D[1]),
        .O(\wrap_second_len_r_reg[3] [1]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT6 #(
    .INIT(64'h0000000001000101)) 
    \wrap_cnt_r[2]_i_2 
       (.I0(\wrap_second_len_r_reg[0] ),
        .I1(axaddr_offset[0]),
        .I2(axaddr_offset[1]),
        .I3(E),
        .I4(\axaddr_offset_r_reg[3]_1 [2]),
        .I5(\wrap_second_len_r_reg[3]_0 ),
        .O(\axaddr_offset_r_reg[3] ));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \wrap_cnt_r[3]_i_1 
       (.I0(D[3]),
        .I1(D[1]),
        .I2(\wrap_cnt_r[3]_i_2_n_0 ),
        .I3(D[2]),
        .O(\wrap_second_len_r_reg[3] [2]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT6 #(
    .INIT(64'hA0A0A0A3F5F5F5F7)) 
    \wrap_cnt_r[3]_i_2 
       (.I0(E),
        .I1(\wrap_second_len_r_reg[0] ),
        .I2(axaddr_offset[0]),
        .I3(axaddr_offset[1]),
        .I4(axaddr_offset[2]),
        .I5(Q[0]),
        .O(\wrap_cnt_r[3]_i_2_n_0 ));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT6 #(
    .INIT(64'h00FF00FCAAAAAAAA)) 
    \wrap_second_len_r[0]_i_1 
       (.I0(Q[0]),
        .I1(axaddr_offset[2]),
        .I2(axaddr_offset[1]),
        .I3(axaddr_offset[0]),
        .I4(\wrap_second_len_r_reg[0] ),
        .I5(E),
        .O(D[0]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT6 #(
    .INIT(64'hFF0000FCAAAAAAAA)) 
    \wrap_second_len_r[1]_i_1 
       (.I0(Q[1]),
        .I1(axaddr_offset[2]),
        .I2(axaddr_offset[1]),
        .I3(axaddr_offset[0]),
        .I4(\wrap_second_len_r_reg[0] ),
        .I5(E),
        .O(D[1]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT6 #(
    .INIT(64'hF0F0F00CAAAAAAAA)) 
    \wrap_second_len_r[2]_i_1 
       (.I0(Q[2]),
        .I1(axaddr_offset[2]),
        .I2(axaddr_offset[1]),
        .I3(axaddr_offset[0]),
        .I4(\wrap_second_len_r_reg[0] ),
        .I5(E),
        .O(D[2]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT6 #(
    .INIT(64'hFFFFFFF444444444)) 
    \wrap_second_len_r[3]_i_1 
       (.I0(E),
        .I1(Q[3]),
        .I2(\wrap_second_len_r_reg[0] ),
        .I3(axaddr_offset[0]),
        .I4(axaddr_offset[1]),
        .I5(\wrap_second_len_r_reg[3]_0 ),
        .O(D[3]));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_wrap_cmd" *) 
module zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_wrap_cmd
   (wrap_next_pending,
    sel_first,
    Q,
    \axlen_cnt_reg[2]_0 ,
    \wrap_second_len_r_reg[3]_0 ,
    \axaddr_wrap_reg[11]_0 ,
    s_axburst_eq1_reg,
    \axaddr_offset_r_reg[3]_0 ,
    aclk,
    sel_first_reg_0,
    E,
    \axlen_cnt_reg[2]_1 ,
    D,
    \wrap_cnt_r_reg[1]_0 ,
    next,
    \axaddr_wrap_reg[3]_0 ,
    next_pending_r_reg_0,
    \axaddr_wrap_reg[0]_0 ,
    \axlen_cnt_reg[3]_0 ,
    s_axburst_eq1,
    s_axburst_eq0,
    \wrap_second_len_r_reg[3]_1 ,
    \axlen_cnt_reg[0]_0 ,
    \wrap_cnt_r_reg[3]_0 ,
    \wrap_boundary_axaddr_r_reg[6]_0 );
  output wrap_next_pending;
  output sel_first;
  output [0:0]Q;
  output \axlen_cnt_reg[2]_0 ;
  output [3:0]\wrap_second_len_r_reg[3]_0 ;
  output [11:0]\axaddr_wrap_reg[11]_0 ;
  output s_axburst_eq1_reg;
  output [3:0]\axaddr_offset_r_reg[3]_0 ;
  input aclk;
  input sel_first_reg_0;
  input [0:0]E;
  input [14:0]\axlen_cnt_reg[2]_1 ;
  input [3:0]D;
  input \wrap_cnt_r_reg[1]_0 ;
  input next;
  input [3:0]\axaddr_wrap_reg[3]_0 ;
  input next_pending_r_reg_0;
  input \axaddr_wrap_reg[0]_0 ;
  input \axlen_cnt_reg[3]_0 ;
  input s_axburst_eq1;
  input s_axburst_eq0;
  input [3:0]\wrap_second_len_r_reg[3]_1 ;
  input [0:0]\axlen_cnt_reg[0]_0 ;
  input [2:0]\wrap_cnt_r_reg[3]_0 ;
  input [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire [11:0]axaddr_wrap0;
  wire \axaddr_wrap[0]_i_1__0_n_0 ;
  wire \axaddr_wrap[10]_i_1__0_n_0 ;
  wire \axaddr_wrap[11]_i_1__0_n_0 ;
  wire \axaddr_wrap[11]_i_2__0_n_0 ;
  wire \axaddr_wrap[11]_i_4__0_n_0 ;
  wire \axaddr_wrap[1]_i_1__0_n_0 ;
  wire \axaddr_wrap[2]_i_1__0_n_0 ;
  wire \axaddr_wrap[3]_i_1__0_n_0 ;
  wire \axaddr_wrap[4]_i_1__0_n_0 ;
  wire \axaddr_wrap[5]_i_1__0_n_0 ;
  wire \axaddr_wrap[6]_i_1__0_n_0 ;
  wire \axaddr_wrap[7]_i_1__0_n_0 ;
  wire \axaddr_wrap[8]_i_1__0_n_0 ;
  wire \axaddr_wrap[9]_i_1__0_n_0 ;
  wire \axaddr_wrap_reg[0]_0 ;
  wire [11:0]\^axaddr_wrap_reg[11]_0 ;
  wire [3:0]\axaddr_wrap_reg[3]_0 ;
  wire \axaddr_wrap_reg[3]_i_2_n_0 ;
  wire \axaddr_wrap_reg[7]_i_2_n_0 ;
  wire \axlen_cnt[1]_i_1__0_n_0 ;
  wire \axlen_cnt[2]_i_1__0_n_0 ;
  wire \axlen_cnt[3]_i_1__0_n_0 ;
  wire \axlen_cnt[4]_i_1_n_0 ;
  wire [0:0]\axlen_cnt_reg[0]_0 ;
  wire \axlen_cnt_reg[2]_0 ;
  wire [14:0]\axlen_cnt_reg[2]_1 ;
  wire \axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire \axlen_cnt_reg_n_0_[4] ;
  wire next;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_n_0;
  wire s_axburst_eq0;
  wire s_axburst_eq1;
  wire s_axburst_eq1_reg;
  wire sel_first;
  wire sel_first_reg_0;
  wire [11:0]wrap_boundary_axaddr_r;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;
  wire [3:0]wrap_cnt_r;
  wire \wrap_cnt_r[1]_i_1_n_0 ;
  wire \wrap_cnt_r_reg[1]_0 ;
  wire [2:0]\wrap_cnt_r_reg[3]_0 ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire [3:0]\wrap_second_len_r_reg[3]_1 ;
  wire [3:0]\NLW_axaddr_wrap_reg[11]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_axaddr_wrap_reg[3]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_axaddr_wrap_reg[7]_i_2_CO_UNCONNECTED ;

  assign \axaddr_wrap_reg[11]_0 [9:0] = \^axaddr_wrap_reg[11]_0 [9:0];
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\axaddr_offset_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\axaddr_offset_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\axaddr_offset_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\axaddr_offset_r_reg[3]_0 [3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    \axaddr_wrap[0]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next),
        .I2(wrap_boundary_axaddr_r[0]),
        .I3(axaddr_wrap0[0]),
        .I4(\axlen_cnt_reg[2]_1 [0]),
        .O(\axaddr_wrap[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    \axaddr_wrap[10]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next),
        .I2(wrap_boundary_axaddr_r[10]),
        .I3(axaddr_wrap0[10]),
        .I4(\axlen_cnt_reg[2]_1 [10]),
        .O(\axaddr_wrap[10]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFBC87340)) 
    \axaddr_wrap[11]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next),
        .I2(axaddr_wrap0[11]),
        .I3(\axlen_cnt_reg[2]_1 [11]),
        .I4(wrap_boundary_axaddr_r[11]),
        .O(\axaddr_wrap[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0009)) 
    \axaddr_wrap[11]_i_2__0 
       (.I0(\axlen_cnt_reg_n_0_[1] ),
        .I1(wrap_cnt_r[1]),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axaddr_wrap[11]_i_4__0_n_0 ),
        .O(\axaddr_wrap[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \axaddr_wrap[11]_i_4__0 
       (.I0(wrap_cnt_r[2]),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[3] ),
        .I3(wrap_cnt_r[3]),
        .I4(Q),
        .I5(wrap_cnt_r[0]),
        .O(\axaddr_wrap[11]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFB73C840)) 
    \axaddr_wrap[1]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next),
        .I2(axaddr_wrap0[1]),
        .I3(wrap_boundary_axaddr_r[1]),
        .I4(\axlen_cnt_reg[2]_1 [1]),
        .O(\axaddr_wrap[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFBC87340)) 
    \axaddr_wrap[2]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next),
        .I2(axaddr_wrap0[2]),
        .I3(\axlen_cnt_reg[2]_1 [2]),
        .I4(wrap_boundary_axaddr_r[2]),
        .O(\axaddr_wrap[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    \axaddr_wrap[3]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next),
        .I2(wrap_boundary_axaddr_r[3]),
        .I3(axaddr_wrap0[3]),
        .I4(\axlen_cnt_reg[2]_1 [3]),
        .O(\axaddr_wrap[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFB73C840)) 
    \axaddr_wrap[4]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next),
        .I2(axaddr_wrap0[4]),
        .I3(wrap_boundary_axaddr_r[4]),
        .I4(\axlen_cnt_reg[2]_1 [4]),
        .O(\axaddr_wrap[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFB73C840)) 
    \axaddr_wrap[5]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next),
        .I2(axaddr_wrap0[5]),
        .I3(wrap_boundary_axaddr_r[5]),
        .I4(\axlen_cnt_reg[2]_1 [5]),
        .O(\axaddr_wrap[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFBC87340)) 
    \axaddr_wrap[6]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next),
        .I2(axaddr_wrap0[6]),
        .I3(\axlen_cnt_reg[2]_1 [6]),
        .I4(wrap_boundary_axaddr_r[6]),
        .O(\axaddr_wrap[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF7C4B380)) 
    \axaddr_wrap[7]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next),
        .I2(wrap_boundary_axaddr_r[7]),
        .I3(\axlen_cnt_reg[2]_1 [7]),
        .I4(axaddr_wrap0[7]),
        .O(\axaddr_wrap[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFB73C840)) 
    \axaddr_wrap[8]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next),
        .I2(axaddr_wrap0[8]),
        .I3(wrap_boundary_axaddr_r[8]),
        .I4(\axlen_cnt_reg[2]_1 [8]),
        .O(\axaddr_wrap[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFB73C840)) 
    \axaddr_wrap[9]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next),
        .I2(axaddr_wrap0[9]),
        .I3(wrap_boundary_axaddr_r[9]),
        .I4(\axlen_cnt_reg[2]_1 [9]),
        .O(\axaddr_wrap[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[0] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[0]_i_1__0_n_0 ),
        .Q(\^axaddr_wrap_reg[11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[10] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[10]_i_1__0_n_0 ),
        .Q(\^axaddr_wrap_reg[11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[11] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[11]_i_1__0_n_0 ),
        .Q(\^axaddr_wrap_reg[11]_0 [11]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \axaddr_wrap_reg[11]_i_3 
       (.CI(\axaddr_wrap_reg[7]_i_2_n_0 ),
        .CO(\NLW_axaddr_wrap_reg[11]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_wrap0[11:8]),
        .S(\^axaddr_wrap_reg[11]_0 [11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[1] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[1]_i_1__0_n_0 ),
        .Q(\^axaddr_wrap_reg[11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[2] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[2]_i_1__0_n_0 ),
        .Q(\^axaddr_wrap_reg[11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[3] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[3]_i_1__0_n_0 ),
        .Q(\^axaddr_wrap_reg[11]_0 [3]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \axaddr_wrap_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\axaddr_wrap_reg[3]_i_2_n_0 ,\NLW_axaddr_wrap_reg[3]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\^axaddr_wrap_reg[11]_0 [3:0]),
        .O(axaddr_wrap0[3:0]),
        .S(\axaddr_wrap_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[4] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[4]_i_1__0_n_0 ),
        .Q(\^axaddr_wrap_reg[11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[5] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[5]_i_1__0_n_0 ),
        .Q(\^axaddr_wrap_reg[11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[6] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[6]_i_1__0_n_0 ),
        .Q(\^axaddr_wrap_reg[11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[7] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[7]_i_1__0_n_0 ),
        .Q(\^axaddr_wrap_reg[11]_0 [7]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \axaddr_wrap_reg[7]_i_2 
       (.CI(\axaddr_wrap_reg[3]_i_2_n_0 ),
        .CO({\axaddr_wrap_reg[7]_i_2_n_0 ,\NLW_axaddr_wrap_reg[7]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_wrap0[7:4]),
        .S(\^axaddr_wrap_reg[11]_0 [7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[8] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[8]_i_1__0_n_0 ),
        .Q(\^axaddr_wrap_reg[11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[9] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[9]_i_1__0_n_0 ),
        .Q(\^axaddr_wrap_reg[11]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF909090)) 
    \axlen_cnt[1]_i_1__0 
       (.I0(\axlen_cnt_reg_n_0_[1] ),
        .I1(Q),
        .I2(\axlen_cnt_reg[2]_0 ),
        .I3(E),
        .I4(\axlen_cnt_reg[2]_1 [13]),
        .O(\axlen_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
    \axlen_cnt[2]_i_1__0 
       (.I0(E),
        .I1(\axlen_cnt_reg[2]_1 [14]),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(Q),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .I5(\axlen_cnt_reg[2]_0 ),
        .O(\axlen_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEBAAAAAAAA)) 
    \axlen_cnt[3]_i_1__0 
       (.I0(\axlen_cnt_reg[3]_0 ),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(Q),
        .I5(\axlen_cnt_reg[2]_0 ),
        .O(\axlen_cnt[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h55555554)) 
    \axlen_cnt[3]_i_2__0 
       (.I0(E),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[3] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[4] ),
        .O(\axlen_cnt_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h5555555400000000)) 
    \axlen_cnt[4]_i_1 
       (.I0(E),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(Q),
        .I4(\axlen_cnt_reg_n_0_[3] ),
        .I5(\axlen_cnt_reg_n_0_[4] ),
        .O(\axlen_cnt[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt_reg[0]_0 ),
        .Q(Q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[1]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[2]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[3]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[4]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[4] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[3][0]_srl4_i_2 
       (.I0(s_axburst_eq1),
        .I1(\axlen_cnt_reg[2]_1 [12]),
        .I2(s_axburst_eq0),
        .O(s_axburst_eq1_reg));
  LUT4 #(
    .INIT(16'hEFE0)) 
    next_pending_r_i_1__0
       (.I0(\axlen_cnt_reg[2]_0 ),
        .I1(next_pending_r_reg_0),
        .I2(\axaddr_wrap_reg[0]_0 ),
        .I3(next_pending_r_reg_n_0),
        .O(wrap_next_pending));
  FDRE #(
    .INIT(1'b0)) 
    next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_next_pending),
        .Q(next_pending_r_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_0),
        .Q(sel_first),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [0]),
        .Q(wrap_boundary_axaddr_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[2]_1 [10]),
        .Q(wrap_boundary_axaddr_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[2]_1 [11]),
        .Q(wrap_boundary_axaddr_r[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [1]),
        .Q(wrap_boundary_axaddr_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [2]),
        .Q(wrap_boundary_axaddr_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [3]),
        .Q(wrap_boundary_axaddr_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [4]),
        .Q(wrap_boundary_axaddr_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [5]),
        .Q(wrap_boundary_axaddr_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [6]),
        .Q(wrap_boundary_axaddr_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[2]_1 [7]),
        .Q(wrap_boundary_axaddr_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[2]_1 [8]),
        .Q(wrap_boundary_axaddr_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[2]_1 [9]),
        .Q(wrap_boundary_axaddr_r[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00AACC3C)) 
    \wrap_cnt_r[1]_i_1 
       (.I0(D[1]),
        .I1(\wrap_second_len_r_reg[3]_0 [1]),
        .I2(\wrap_second_len_r_reg[3]_0 [0]),
        .I3(\wrap_cnt_r_reg[1]_0 ),
        .I4(E),
        .O(\wrap_cnt_r[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r_reg[3]_0 [0]),
        .Q(wrap_cnt_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r[1]_i_1_n_0 ),
        .Q(wrap_cnt_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r_reg[3]_0 [1]),
        .Q(wrap_cnt_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r_reg[3]_0 [2]),
        .Q(wrap_cnt_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [0]),
        .Q(\wrap_second_len_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [1]),
        .Q(\wrap_second_len_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [2]),
        .Q(\wrap_second_len_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [3]),
        .Q(\wrap_second_len_r_reg[3]_0 [3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_wrap_cmd" *) 
module zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_wrap_cmd_3
   (sel_first_reg_0,
    Q,
    O,
    \axaddr_wrap_reg[11]_0 ,
    \axaddr_wrap_reg[7]_0 ,
    \axaddr_wrap_reg[11]_1 ,
    \m_payload_i_reg[39] ,
    \m_payload_i_reg[39]_0 ,
    \axlen_cnt_reg[1]_0 ,
    \axaddr_offset_r_reg[3]_0 ,
    \wrap_boundary_axaddr_r_reg[11]_0 ,
    aclk,
    sel_first_reg_1,
    E,
    \axlen_cnt_reg[2]_0 ,
    D,
    \wrap_cnt_r_reg[1]_0 ,
    S,
    sel_first_i,
    incr_next_pending,
    next_pending_r_reg_0,
    next_pending_r_reg_1,
    \axlen_cnt_reg[3]_0 ,
    si_rs_arvalid,
    \axlen_cnt_reg[0]_0 ,
    \wrap_second_len_r_reg[3]_0 ,
    \axaddr_wrap_reg[0]_0 ,
    \wrap_cnt_r_reg[3]_0 ,
    \wrap_boundary_axaddr_r_reg[6]_0 ,
    \axaddr_wrap_reg[11]_2 );
  output sel_first_reg_0;
  output [3:0]Q;
  output [3:0]O;
  output [11:0]\axaddr_wrap_reg[11]_0 ;
  output [3:0]\axaddr_wrap_reg[7]_0 ;
  output [3:0]\axaddr_wrap_reg[11]_1 ;
  output \m_payload_i_reg[39] ;
  output \m_payload_i_reg[39]_0 ;
  output \axlen_cnt_reg[1]_0 ;
  output [3:0]\axaddr_offset_r_reg[3]_0 ;
  output [11:0]\wrap_boundary_axaddr_r_reg[11]_0 ;
  input aclk;
  input sel_first_reg_1;
  input [0:0]E;
  input [8:0]\axlen_cnt_reg[2]_0 ;
  input [3:0]D;
  input \wrap_cnt_r_reg[1]_0 ;
  input [3:0]S;
  input sel_first_i;
  input incr_next_pending;
  input next_pending_r_reg_0;
  input next_pending_r_reg_1;
  input \axlen_cnt_reg[3]_0 ;
  input si_rs_arvalid;
  input [0:0]\axlen_cnt_reg[0]_0 ;
  input [3:0]\wrap_second_len_r_reg[3]_0 ;
  input \axaddr_wrap_reg[0]_0 ;
  input [2:0]\wrap_cnt_r_reg[3]_0 ;
  input [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;
  input [11:0]\axaddr_wrap_reg[11]_2 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [3:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire \axaddr_wrap[11]_i_6_n_0 ;
  wire \axaddr_wrap_reg[0]_0 ;
  wire [11:0]\^axaddr_wrap_reg[11]_0 ;
  wire [3:0]\axaddr_wrap_reg[11]_1 ;
  wire [11:0]\axaddr_wrap_reg[11]_2 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_0 ;
  wire [3:0]\axaddr_wrap_reg[7]_0 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_0 ;
  wire \axlen_cnt[0]_i_1__2_n_0 ;
  wire \axlen_cnt[1]_i_1__2_n_0 ;
  wire \axlen_cnt[2]_i_1__2_n_0 ;
  wire \axlen_cnt[3]_i_1__2_n_0 ;
  wire \axlen_cnt[3]_i_2__2_n_0 ;
  wire \axlen_cnt[4]_i_1__0_n_0 ;
  wire [0:0]\axlen_cnt_reg[0]_0 ;
  wire \axlen_cnt_reg[1]_0 ;
  wire [8:0]\axlen_cnt_reg[2]_0 ;
  wire \axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg_n_0_[0] ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire \axlen_cnt_reg_n_0_[4] ;
  wire incr_next_pending;
  wire \m_payload_i_reg[39] ;
  wire \m_payload_i_reg[39]_0 ;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_1;
  wire next_pending_r_reg_n_0;
  wire sel_first_i;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire si_rs_arvalid;
  wire [11:0]\wrap_boundary_axaddr_r_reg[11]_0 ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;
  wire \wrap_cnt_r[1]_i_1__0_n_0 ;
  wire \wrap_cnt_r_reg[1]_0 ;
  wire [2:0]\wrap_cnt_r_reg[3]_0 ;
  wire \wrap_cnt_r_reg_n_0_[0] ;
  wire \wrap_cnt_r_reg_n_0_[1] ;
  wire \wrap_cnt_r_reg_n_0_[2] ;
  wire \wrap_cnt_r_reg_n_0_[3] ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire [3:0]\NLW_axaddr_wrap_reg[11]_i_3__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_axaddr_wrap_reg[3]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_axaddr_wrap_reg[7]_i_2__0_CO_UNCONNECTED ;

  assign \axaddr_wrap_reg[11]_0 [9:0] = \^axaddr_wrap_reg[11]_0 [9:0];
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\axaddr_offset_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\axaddr_offset_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\axaddr_offset_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\axaddr_offset_r_reg[3]_0 [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0009)) 
    \axaddr_wrap[11]_i_5 
       (.I0(\axlen_cnt_reg_n_0_[1] ),
        .I1(\wrap_cnt_r_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axaddr_wrap[11]_i_6_n_0 ),
        .O(\axlen_cnt_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \axaddr_wrap[11]_i_6 
       (.I0(\wrap_cnt_r_reg_n_0_[2] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[3] ),
        .I3(\wrap_cnt_r_reg_n_0_[3] ),
        .I4(\axlen_cnt_reg_n_0_[0] ),
        .I5(\wrap_cnt_r_reg_n_0_[0] ),
        .O(\axaddr_wrap[11]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[0] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_2 [0]),
        .Q(\^axaddr_wrap_reg[11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[10] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_2 [10]),
        .Q(\^axaddr_wrap_reg[11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[11] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_2 [11]),
        .Q(\^axaddr_wrap_reg[11]_0 [11]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \axaddr_wrap_reg[11]_i_3__0 
       (.CI(\axaddr_wrap_reg[7]_i_2__0_n_0 ),
        .CO(\NLW_axaddr_wrap_reg[11]_i_3__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\axaddr_wrap_reg[11]_1 ),
        .S(\^axaddr_wrap_reg[11]_0 [11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[1] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_2 [1]),
        .Q(\^axaddr_wrap_reg[11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[2] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_2 [2]),
        .Q(\^axaddr_wrap_reg[11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[3] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_2 [3]),
        .Q(\^axaddr_wrap_reg[11]_0 [3]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \axaddr_wrap_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\axaddr_wrap_reg[3]_i_2__0_n_0 ,\NLW_axaddr_wrap_reg[3]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\^axaddr_wrap_reg[11]_0 [3:0]),
        .O(O),
        .S(S));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[4] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_2 [4]),
        .Q(\^axaddr_wrap_reg[11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[5] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_2 [5]),
        .Q(\^axaddr_wrap_reg[11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[6] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_2 [6]),
        .Q(\^axaddr_wrap_reg[11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[7] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_2 [7]),
        .Q(\^axaddr_wrap_reg[11]_0 [7]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \axaddr_wrap_reg[7]_i_2__0 
       (.CI(\axaddr_wrap_reg[3]_i_2__0_n_0 ),
        .CO({\axaddr_wrap_reg[7]_i_2__0_n_0 ,\NLW_axaddr_wrap_reg[7]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\axaddr_wrap_reg[7]_0 ),
        .S(\^axaddr_wrap_reg[11]_0 [7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[8] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_2 [8]),
        .Q(\^axaddr_wrap_reg[11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[9] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_2 [9]),
        .Q(\^axaddr_wrap_reg[11]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \axlen_cnt[0]_i_1__2 
       (.I0(si_rs_arvalid),
        .I1(\axlen_cnt_reg[0]_0 ),
        .I2(\axlen_cnt_reg[2]_0 [6]),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .I4(\axlen_cnt[3]_i_2__2_n_0 ),
        .O(\axlen_cnt[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFF909090)) 
    \axlen_cnt[1]_i_1__2 
       (.I0(\axlen_cnt_reg_n_0_[1] ),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(\axlen_cnt[3]_i_2__2_n_0 ),
        .I3(E),
        .I4(\axlen_cnt_reg[2]_0 [7]),
        .O(\axlen_cnt[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
    \axlen_cnt[2]_i_1__2 
       (.I0(E),
        .I1(\axlen_cnt_reg[2]_0 [8]),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .I5(\axlen_cnt[3]_i_2__2_n_0 ),
        .O(\axlen_cnt[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEBAAAAAAAA)) 
    \axlen_cnt[3]_i_1__2 
       (.I0(\axlen_cnt_reg[3]_0 ),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[0] ),
        .I5(\axlen_cnt[3]_i_2__2_n_0 ),
        .O(\axlen_cnt[3]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h55555554)) 
    \axlen_cnt[3]_i_2__2 
       (.I0(E),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(\axlen_cnt_reg_n_0_[3] ),
        .I4(\axlen_cnt_reg_n_0_[4] ),
        .O(\axlen_cnt[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555400000000)) 
    \axlen_cnt[4]_i_1__0 
       (.I0(E),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .I4(\axlen_cnt_reg_n_0_[3] ),
        .I5(\axlen_cnt_reg_n_0_[4] ),
        .O(\axlen_cnt[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[0]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[1]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[2]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[3]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[4]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[4] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEECCEEFC)) 
    next_pending_r_i_1__2
       (.I0(\axlen_cnt[3]_i_2__2_n_0 ),
        .I1(next_pending_r_reg_0),
        .I2(next_pending_r_reg_n_0),
        .I3(next_pending_r_reg_1),
        .I4(E),
        .O(wrap_next_pending));
  FDRE #(
    .INIT(1'b0)) 
    next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_next_pending),
        .Q(next_pending_r_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    s_axburst_eq0_i_1__0
       (.I0(wrap_next_pending),
        .I1(\axlen_cnt_reg[2]_0 [5]),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(\m_payload_i_reg[39] ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    s_axburst_eq1_i_1__0
       (.I0(wrap_next_pending),
        .I1(\axlen_cnt_reg[2]_0 [5]),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(\m_payload_i_reg[39]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_1),
        .Q(sel_first_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [0]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[2]_0 [3]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[2]_0 [4]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [1]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [2]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [3]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [4]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [5]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [6]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[2]_0 [0]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[2]_0 [1]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[2]_0 [2]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00AACC3C)) 
    \wrap_cnt_r[1]_i_1__0 
       (.I0(D[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\wrap_cnt_r_reg[1]_0 ),
        .I4(E),
        .O(\wrap_cnt_r[1]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r_reg[3]_0 [0]),
        .Q(\wrap_cnt_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r[1]_i_1__0_n_0 ),
        .Q(\wrap_cnt_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r_reg[3]_0 [1]),
        .Q(\wrap_cnt_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r_reg[3]_0 [2]),
        .Q(\wrap_cnt_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_18_axi_register_slice" *) 
module zynq_blk_auto_pc_0__axi_register_slice_v2_1_18_axi_register_slice
   (s_ready_i_reg,
    s_ready_i_reg_0,
    si_rs_awvalid,
    m_valid_i_reg,
    si_rs_bready,
    si_rs_arvalid,
    m_valid_i_reg_0,
    si_rs_rready,
    Q,
    S,
    \axaddr_wrap_reg[3] ,
    \m_payload_i_reg[61] ,
    \axaddr_incr_reg[3] ,
    \axaddr_wrap_reg[3]_0 ,
    axaddr_incr,
    \m_payload_i_reg[3] ,
    \m_payload_i_reg[7] ,
    O,
    \m_payload_i_reg[46] ,
    \m_payload_i_reg[6] ,
    \m_payload_i_reg[47] ,
    axaddr_offset,
    \m_payload_i_reg[46]_0 ,
    \m_payload_i_reg[6]_0 ,
    \m_payload_i_reg[47]_0 ,
    \m_payload_i_reg[45] ,
    shandshake,
    D,
    \m_payload_i_reg[3]_0 ,
    \m_payload_i_reg[4] ,
    \m_payload_i_reg[3]_1 ,
    \m_payload_i_reg[6]_1 ,
    \m_payload_i_reg[3]_2 ,
    \m_payload_i_reg[4]_0 ,
    \m_payload_i_reg[3]_3 ,
    \m_payload_i_reg[13] ,
    \m_payload_i_reg[46]_1 ,
    aclk,
    m_valid_i0,
    aresetn,
    m_valid_i_reg_1,
    s_axi_rready,
    \axaddr_incr_reg[3]_i_3 ,
    \axaddr_wrap_reg[3]_i_2 ,
    \axaddr_incr_reg[3]_i_3__0 ,
    \axaddr_wrap_reg[3]_i_2__0 ,
    \axaddr_incr_reg[3]_0 ,
    \axaddr_incr_reg[3]_1 ,
    s_axi_awvalid,
    b_push,
    next_pending_r_reg,
    \axaddr_offset_r_reg[1] ,
    \axaddr_offset_r_reg[1]_0 ,
    next_pending_r_reg_0,
    s_ready_i_reg_1,
    \axaddr_offset_r_reg[1]_1 ,
    si_rs_bvalid,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    out,
    \skid_buffer_reg[1] ,
    \skid_buffer_reg[46] ,
    \skid_buffer_reg[33] ,
    E,
    \m_payload_i_reg[0] );
  output s_ready_i_reg;
  output s_ready_i_reg_0;
  output si_rs_awvalid;
  output m_valid_i_reg;
  output si_rs_bready;
  output si_rs_arvalid;
  output m_valid_i_reg_0;
  output si_rs_rready;
  output [54:0]Q;
  output [3:0]S;
  output [3:0]\axaddr_wrap_reg[3] ;
  output [54:0]\m_payload_i_reg[61] ;
  output [3:0]\axaddr_incr_reg[3] ;
  output [3:0]\axaddr_wrap_reg[3]_0 ;
  output [11:0]axaddr_incr;
  output [3:0]\m_payload_i_reg[3] ;
  output [3:0]\m_payload_i_reg[7] ;
  output [3:0]O;
  output \m_payload_i_reg[46] ;
  output \m_payload_i_reg[6] ;
  output \m_payload_i_reg[47] ;
  output [0:0]axaddr_offset;
  output \m_payload_i_reg[46]_0 ;
  output \m_payload_i_reg[6]_0 ;
  output \m_payload_i_reg[47]_0 ;
  output [0:0]\m_payload_i_reg[45] ;
  output shandshake;
  output [6:0]D;
  output \m_payload_i_reg[3]_0 ;
  output \m_payload_i_reg[4] ;
  output \m_payload_i_reg[3]_1 ;
  output [6:0]\m_payload_i_reg[6]_1 ;
  output \m_payload_i_reg[3]_2 ;
  output \m_payload_i_reg[4]_0 ;
  output \m_payload_i_reg[3]_3 ;
  output [13:0]\m_payload_i_reg[13] ;
  output [46:0]\m_payload_i_reg[46]_1 ;
  input aclk;
  input m_valid_i0;
  input aresetn;
  input m_valid_i_reg_1;
  input s_axi_rready;
  input [3:0]\axaddr_incr_reg[3]_i_3 ;
  input [3:0]\axaddr_wrap_reg[3]_i_2 ;
  input [3:0]\axaddr_incr_reg[3]_i_3__0 ;
  input [3:0]\axaddr_wrap_reg[3]_i_2__0 ;
  input [3:0]\axaddr_incr_reg[3]_0 ;
  input [3:0]\axaddr_incr_reg[3]_1 ;
  input s_axi_awvalid;
  input b_push;
  input next_pending_r_reg;
  input [1:0]\axaddr_offset_r_reg[1] ;
  input [0:0]\axaddr_offset_r_reg[1]_0 ;
  input next_pending_r_reg_0;
  input [1:0]s_ready_i_reg_1;
  input [0:0]\axaddr_offset_r_reg[1]_1 ;
  input si_rs_bvalid;
  input s_axi_bready;
  input s_axi_arvalid;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [11:0]s_axi_arid;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input [11:0]out;
  input [1:0]\skid_buffer_reg[1] ;
  input [12:0]\skid_buffer_reg[46] ;
  input [33:0]\skid_buffer_reg[33] ;
  input [0:0]E;
  input [0:0]\m_payload_i_reg[0] ;

  wire [6:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [54:0]Q;
  wire [3:0]S;
  wire aclk;
  wire \ar.ar_pipe_n_2 ;
  wire aresetn;
  wire \aw.aw_pipe_n_1 ;
  wire \aw.aw_pipe_n_92 ;
  wire [11:0]axaddr_incr;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire [3:0]\axaddr_incr_reg[3]_0 ;
  wire [3:0]\axaddr_incr_reg[3]_1 ;
  wire [3:0]\axaddr_incr_reg[3]_i_3 ;
  wire [3:0]\axaddr_incr_reg[3]_i_3__0 ;
  wire [0:0]axaddr_offset;
  wire [1:0]\axaddr_offset_r_reg[1] ;
  wire [0:0]\axaddr_offset_r_reg[1]_0 ;
  wire [0:0]\axaddr_offset_r_reg[1]_1 ;
  wire [3:0]\axaddr_wrap_reg[3] ;
  wire [3:0]\axaddr_wrap_reg[3]_0 ;
  wire [3:0]\axaddr_wrap_reg[3]_i_2 ;
  wire [3:0]\axaddr_wrap_reg[3]_i_2__0 ;
  wire b_push;
  wire [0:0]\m_payload_i_reg[0] ;
  wire [13:0]\m_payload_i_reg[13] ;
  wire [3:0]\m_payload_i_reg[3] ;
  wire \m_payload_i_reg[3]_0 ;
  wire \m_payload_i_reg[3]_1 ;
  wire \m_payload_i_reg[3]_2 ;
  wire \m_payload_i_reg[3]_3 ;
  wire [0:0]\m_payload_i_reg[45] ;
  wire \m_payload_i_reg[46] ;
  wire \m_payload_i_reg[46]_0 ;
  wire [46:0]\m_payload_i_reg[46]_1 ;
  wire \m_payload_i_reg[47] ;
  wire \m_payload_i_reg[47]_0 ;
  wire \m_payload_i_reg[4] ;
  wire \m_payload_i_reg[4]_0 ;
  wire [54:0]\m_payload_i_reg[61] ;
  wire \m_payload_i_reg[6] ;
  wire \m_payload_i_reg[6]_0 ;
  wire [6:0]\m_payload_i_reg[6]_1 ;
  wire [3:0]\m_payload_i_reg[7] ;
  wire m_valid_i0;
  wire m_valid_i_reg;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire [11:0]out;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_rready;
  wire s_ready_i_reg;
  wire s_ready_i_reg_0;
  wire [1:0]s_ready_i_reg_1;
  wire shandshake;
  wire si_rs_arvalid;
  wire si_rs_awvalid;
  wire si_rs_bready;
  wire si_rs_bvalid;
  wire si_rs_rready;
  wire [1:0]\skid_buffer_reg[1] ;
  wire [33:0]\skid_buffer_reg[33] ;
  wire [12:0]\skid_buffer_reg[46] ;
  wire [34:12]\NLW_ar.ar_pipe_Q_UNCONNECTED ;
  wire [15:12]\NLW_ar.ar_pipe_s_axi_araddr_UNCONNECTED ;
  wire [2:0]\NLW_ar.ar_pipe_s_axi_arprot_UNCONNECTED ;
  wire [34:12]\NLW_aw.aw_pipe_Q_UNCONNECTED ;
  wire [15:12]\NLW_aw.aw_pipe_s_axi_awaddr_UNCONNECTED ;
  wire [2:0]\NLW_aw.aw_pipe_s_axi_awprot_UNCONNECTED ;

  zynq_blk_auto_pc_0__axi_register_slice_v2_1_18_axic_register_slice \ar.ar_pipe 
       (.O(O),
        .Q({\m_payload_i_reg[61] [54:35],\NLW_ar.ar_pipe_Q_UNCONNECTED [34:32],\m_payload_i_reg[61] [31:16],\NLW_ar.ar_pipe_Q_UNCONNECTED [15:12],\m_payload_i_reg[61] [11:0]}),
        .aclk(aclk),
        .\aresetn_d_reg[1]_inv_0 (\ar.ar_pipe_n_2 ),
        .\aresetn_d_reg[1]_inv_1 (\aw.aw_pipe_n_92 ),
        .\axaddr_incr_reg[3] (\axaddr_incr_reg[3] ),
        .\axaddr_incr_reg[3]_0 (\axaddr_incr_reg[3]_1 ),
        .\axaddr_incr_reg[3]_i_3__0 (\axaddr_incr_reg[3]_i_3__0 ),
        .\axaddr_offset_r_reg[1] (\axaddr_offset_r_reg[1]_1 ),
        .\axaddr_wrap_reg[3] (\axaddr_wrap_reg[3]_0 ),
        .\axaddr_wrap_reg[3]_i_2__0 (\axaddr_wrap_reg[3]_i_2__0 ),
        .\m_payload_i_reg[0]_0 (\m_payload_i_reg[0] ),
        .\m_payload_i_reg[3]_0 (\m_payload_i_reg[3] ),
        .\m_payload_i_reg[3]_1 (\m_payload_i_reg[3]_2 ),
        .\m_payload_i_reg[3]_2 (\m_payload_i_reg[3]_3 ),
        .\m_payload_i_reg[45]_0 (\m_payload_i_reg[45] ),
        .\m_payload_i_reg[46]_0 (\m_payload_i_reg[46]_0 ),
        .\m_payload_i_reg[47]_0 (\m_payload_i_reg[47]_0 ),
        .\m_payload_i_reg[4]_0 (\m_payload_i_reg[4]_0 ),
        .\m_payload_i_reg[6]_0 (\m_payload_i_reg[6]_0 ),
        .\m_payload_i_reg[6]_1 (\m_payload_i_reg[6]_1 ),
        .\m_payload_i_reg[7]_0 (\m_payload_i_reg[7] ),
        .m_valid_i0(m_valid_i0),
        .m_valid_i_reg_0(si_rs_arvalid),
        .next_pending_r_reg(next_pending_r_reg_0),
        .s_axi_araddr({s_axi_araddr[31:16],\NLW_ar.ar_pipe_s_axi_araddr_UNCONNECTED [15:12],s_axi_araddr[11:0]}),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(\NLW_ar.ar_pipe_s_axi_arprot_UNCONNECTED [2:0]),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_ready_i_reg_0(s_ready_i_reg_0),
        .s_ready_i_reg_1(\aw.aw_pipe_n_1 ),
        .s_ready_i_reg_2(s_ready_i_reg_1));
  zynq_blk_auto_pc_0__axi_register_slice_v2_1_18_axic_register_slice_0 \aw.aw_pipe 
       (.D(D),
        .E(E),
        .Q({Q[54:35],\NLW_aw.aw_pipe_Q_UNCONNECTED [34:32],Q[31:16],\NLW_aw.aw_pipe_Q_UNCONNECTED [15:12],Q[11:0]}),
        .S(S),
        .aclk(aclk),
        .aresetn(aresetn),
        .\aresetn_d_reg[0]_0 (\aw.aw_pipe_n_1 ),
        .\aresetn_d_reg[0]_1 (\aw.aw_pipe_n_92 ),
        .axaddr_incr(axaddr_incr),
        .\axaddr_incr_reg[3] (\axaddr_incr_reg[3]_0 ),
        .\axaddr_incr_reg[3]_i_3 (\axaddr_incr_reg[3]_i_3 ),
        .axaddr_offset(axaddr_offset),
        .\axaddr_offset_r_reg[1] (\axaddr_offset_r_reg[1] ),
        .\axaddr_offset_r_reg[1]_0 (\axaddr_offset_r_reg[1]_0 ),
        .\axaddr_wrap_reg[3] (\axaddr_wrap_reg[3] ),
        .\axaddr_wrap_reg[3]_i_2 (\axaddr_wrap_reg[3]_i_2 ),
        .b_push(b_push),
        .\m_payload_i_reg[3]_0 (\m_payload_i_reg[3]_0 ),
        .\m_payload_i_reg[3]_1 (\m_payload_i_reg[3]_1 ),
        .\m_payload_i_reg[46]_0 (\m_payload_i_reg[46] ),
        .\m_payload_i_reg[47]_0 (\m_payload_i_reg[47] ),
        .\m_payload_i_reg[4]_0 (\m_payload_i_reg[4] ),
        .\m_payload_i_reg[6]_0 (\m_payload_i_reg[6] ),
        .m_valid_i_reg_0(si_rs_awvalid),
        .m_valid_i_reg_1(\ar.ar_pipe_n_2 ),
        .next_pending_r_reg(next_pending_r_reg),
        .s_axi_awaddr({s_axi_awaddr[31:16],\NLW_aw.aw_pipe_s_axi_awaddr_UNCONNECTED [15:12],s_axi_awaddr[11:0]}),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(\NLW_aw.aw_pipe_s_axi_awprot_UNCONNECTED [2:0]),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_ready_i_reg_0(s_ready_i_reg));
  zynq_blk_auto_pc_0__axi_register_slice_v2_1_18_axic_register_slice__parameterized1 \b.b_pipe 
       (.aclk(aclk),
        .\m_payload_i_reg[13]_0 (\m_payload_i_reg[13] ),
        .m_valid_i_reg_0(m_valid_i_reg),
        .m_valid_i_reg_1(\ar.ar_pipe_n_2 ),
        .out(out),
        .s_axi_bready(s_axi_bready),
        .s_ready_i_reg_0(si_rs_bready),
        .s_ready_i_reg_1(\aw.aw_pipe_n_1 ),
        .shandshake(shandshake),
        .si_rs_bvalid(si_rs_bvalid),
        .\skid_buffer_reg[1]_0 (\skid_buffer_reg[1] ));
  zynq_blk_auto_pc_0__axi_register_slice_v2_1_18_axic_register_slice__parameterized2 \r.r_pipe 
       (.aclk(aclk),
        .\m_payload_i_reg[46]_0 (\m_payload_i_reg[46]_1 ),
        .m_valid_i_reg_0(m_valid_i_reg_0),
        .m_valid_i_reg_1(\ar.ar_pipe_n_2 ),
        .m_valid_i_reg_2(m_valid_i_reg_1),
        .s_axi_rready(s_axi_rready),
        .s_ready_i_reg_0(si_rs_rready),
        .s_ready_i_reg_1(\aw.aw_pipe_n_1 ),
        .\skid_buffer_reg[33]_0 (\skid_buffer_reg[33] ),
        .\skid_buffer_reg[46]_0 (\skid_buffer_reg[46] ));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_18_axic_register_slice" *) 
module zynq_blk_auto_pc_0__axi_register_slice_v2_1_18_axic_register_slice
   (s_ready_i_reg_0,
    m_valid_i_reg_0,
    \aresetn_d_reg[1]_inv_0 ,
    Q,
    \axaddr_incr_reg[3] ,
    \axaddr_wrap_reg[3] ,
    \m_payload_i_reg[3]_0 ,
    \m_payload_i_reg[7]_0 ,
    O,
    \m_payload_i_reg[46]_0 ,
    \m_payload_i_reg[6]_0 ,
    \m_payload_i_reg[47]_0 ,
    \m_payload_i_reg[45]_0 ,
    \m_payload_i_reg[6]_1 ,
    \m_payload_i_reg[3]_1 ,
    \m_payload_i_reg[4]_0 ,
    \m_payload_i_reg[3]_2 ,
    s_ready_i_reg_1,
    aclk,
    m_valid_i0,
    \aresetn_d_reg[1]_inv_1 ,
    \axaddr_incr_reg[3]_i_3__0 ,
    \axaddr_wrap_reg[3]_i_2__0 ,
    \axaddr_incr_reg[3]_0 ,
    next_pending_r_reg,
    s_ready_i_reg_2,
    \axaddr_offset_r_reg[1] ,
    s_axi_arvalid,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    \m_payload_i_reg[0]_0 );
  output s_ready_i_reg_0;
  output m_valid_i_reg_0;
  output \aresetn_d_reg[1]_inv_0 ;
  output [54:0]Q;
  output [3:0]\axaddr_incr_reg[3] ;
  output [3:0]\axaddr_wrap_reg[3] ;
  output [3:0]\m_payload_i_reg[3]_0 ;
  output [3:0]\m_payload_i_reg[7]_0 ;
  output [3:0]O;
  output \m_payload_i_reg[46]_0 ;
  output \m_payload_i_reg[6]_0 ;
  output \m_payload_i_reg[47]_0 ;
  output [0:0]\m_payload_i_reg[45]_0 ;
  output [6:0]\m_payload_i_reg[6]_1 ;
  output \m_payload_i_reg[3]_1 ;
  output \m_payload_i_reg[4]_0 ;
  output \m_payload_i_reg[3]_2 ;
  input s_ready_i_reg_1;
  input aclk;
  input m_valid_i0;
  input \aresetn_d_reg[1]_inv_1 ;
  input [3:0]\axaddr_incr_reg[3]_i_3__0 ;
  input [3:0]\axaddr_wrap_reg[3]_i_2__0 ;
  input [3:0]\axaddr_incr_reg[3]_0 ;
  input next_pending_r_reg;
  input [1:0]s_ready_i_reg_2;
  input [0:0]\axaddr_offset_r_reg[1] ;
  input s_axi_arvalid;
  input [11:0]s_axi_arid;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input [0:0]\m_payload_i_reg[0]_0 ;

  wire [3:0]O;
  wire [54:0]Q;
  wire aclk;
  wire \aresetn_d_reg[1]_inv_0 ;
  wire \aresetn_d_reg[1]_inv_1 ;
  wire \axaddr_incr[3]_i_4__0_n_0 ;
  wire \axaddr_incr[3]_i_5__0_n_0 ;
  wire \axaddr_incr[3]_i_6__0_n_0 ;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire [3:0]\axaddr_incr_reg[3]_0 ;
  wire \axaddr_incr_reg[3]_i_2__0_n_0 ;
  wire [3:0]\axaddr_incr_reg[3]_i_3__0 ;
  wire \axaddr_incr_reg[7]_i_2__0_n_0 ;
  wire \axaddr_offset_r[1]_i_2__0_n_0 ;
  wire [0:0]\axaddr_offset_r_reg[1] ;
  wire [3:0]\axaddr_wrap_reg[3] ;
  wire [3:0]\axaddr_wrap_reg[3]_i_2__0 ;
  wire \m_payload_i[0]_i_1__0_n_0 ;
  wire \m_payload_i[10]_i_1__0_n_0 ;
  wire \m_payload_i[11]_i_1__0_n_0 ;
  wire \m_payload_i[16]_i_1__0_n_0 ;
  wire \m_payload_i[17]_i_1__0_n_0 ;
  wire \m_payload_i[18]_i_1__0_n_0 ;
  wire \m_payload_i[19]_i_1__0_n_0 ;
  wire \m_payload_i[1]_i_1__0_n_0 ;
  wire \m_payload_i[20]_i_1__0_n_0 ;
  wire \m_payload_i[21]_i_1__0_n_0 ;
  wire \m_payload_i[22]_i_1__0_n_0 ;
  wire \m_payload_i[23]_i_1__0_n_0 ;
  wire \m_payload_i[24]_i_1__0_n_0 ;
  wire \m_payload_i[25]_i_1__0_n_0 ;
  wire \m_payload_i[26]_i_1__0_n_0 ;
  wire \m_payload_i[27]_i_1__0_n_0 ;
  wire \m_payload_i[28]_i_1__0_n_0 ;
  wire \m_payload_i[29]_i_1__0_n_0 ;
  wire \m_payload_i[2]_i_1__0_n_0 ;
  wire \m_payload_i[30]_i_1__0_n_0 ;
  wire \m_payload_i[31]_i_2__0_n_0 ;
  wire \m_payload_i[35]_i_1__0_n_0 ;
  wire \m_payload_i[36]_i_1__0_n_0 ;
  wire \m_payload_i[38]_i_1__0_n_0 ;
  wire \m_payload_i[39]_i_1__0_n_0 ;
  wire \m_payload_i[3]_i_1__0_n_0 ;
  wire \m_payload_i[44]_i_1__0_n_0 ;
  wire \m_payload_i[45]_i_1__0_n_0 ;
  wire \m_payload_i[46]_i_1__1_n_0 ;
  wire \m_payload_i[47]_i_1__0_n_0 ;
  wire \m_payload_i[4]_i_1__0_n_0 ;
  wire \m_payload_i[50]_i_1__0_n_0 ;
  wire \m_payload_i[51]_i_1__0_n_0 ;
  wire \m_payload_i[52]_i_1__0_n_0 ;
  wire \m_payload_i[53]_i_1__0_n_0 ;
  wire \m_payload_i[54]_i_1__0_n_0 ;
  wire \m_payload_i[55]_i_1__0_n_0 ;
  wire \m_payload_i[56]_i_1__0_n_0 ;
  wire \m_payload_i[57]_i_1__0_n_0 ;
  wire \m_payload_i[58]_i_1__0_n_0 ;
  wire \m_payload_i[59]_i_1__0_n_0 ;
  wire \m_payload_i[5]_i_1__0_n_0 ;
  wire \m_payload_i[60]_i_1__0_n_0 ;
  wire \m_payload_i[61]_i_1__0_n_0 ;
  wire \m_payload_i[6]_i_1__0_n_0 ;
  wire \m_payload_i[7]_i_1__0_n_0 ;
  wire \m_payload_i[8]_i_1__0_n_0 ;
  wire \m_payload_i[9]_i_1__0_n_0 ;
  wire [0:0]\m_payload_i_reg[0]_0 ;
  wire [3:0]\m_payload_i_reg[3]_0 ;
  wire \m_payload_i_reg[3]_1 ;
  wire \m_payload_i_reg[3]_2 ;
  wire [0:0]\m_payload_i_reg[45]_0 ;
  wire \m_payload_i_reg[46]_0 ;
  wire \m_payload_i_reg[47]_0 ;
  wire \m_payload_i_reg[4]_0 ;
  wire \m_payload_i_reg[6]_0 ;
  wire [6:0]\m_payload_i_reg[6]_1 ;
  wire [3:0]\m_payload_i_reg[7]_0 ;
  wire m_valid_i0;
  wire m_valid_i_reg_0;
  wire next_pending_r_reg;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire s_ready_i0;
  wire s_ready_i_reg_0;
  wire s_ready_i_reg_1;
  wire [1:0]s_ready_i_reg_2;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[47] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[50] ;
  wire \skid_buffer_reg_n_0_[51] ;
  wire \skid_buffer_reg_n_0_[52] ;
  wire \skid_buffer_reg_n_0_[53] ;
  wire \skid_buffer_reg_n_0_[54] ;
  wire \skid_buffer_reg_n_0_[55] ;
  wire \skid_buffer_reg_n_0_[56] ;
  wire \skid_buffer_reg_n_0_[57] ;
  wire \skid_buffer_reg_n_0_[58] ;
  wire \skid_buffer_reg_n_0_[59] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[60] ;
  wire \skid_buffer_reg_n_0_[61] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire \wrap_boundary_axaddr_r[3]_i_2__0_n_0 ;
  wire \wrap_second_len_r[3]_i_3__0_n_0 ;
  wire [3:0]\NLW_axaddr_incr_reg[11]_i_3__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_axaddr_incr_reg[3]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_axaddr_incr_reg[7]_i_2__0_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b1)) 
    \aresetn_d_reg[1]_inv 
       (.C(aclk),
        .CE(1'b1),
        .D(\aresetn_d_reg[1]_inv_1 ),
        .Q(\aresetn_d_reg[1]_inv_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_incr[3]_i_11__0 
       (.I0(\axaddr_incr_reg[3]_i_3__0 [3]),
        .I1(Q[35]),
        .I2(Q[36]),
        .O(\axaddr_incr_reg[3] [3]));
  LUT3 #(
    .INIT(8'hA6)) 
    \axaddr_incr[3]_i_12__0 
       (.I0(\axaddr_incr_reg[3]_i_3__0 [2]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_incr_reg[3] [2]));
  LUT3 #(
    .INIT(8'hA6)) 
    \axaddr_incr[3]_i_13__0 
       (.I0(\axaddr_incr_reg[3]_i_3__0 [1]),
        .I1(Q[35]),
        .I2(Q[36]),
        .O(\axaddr_incr_reg[3] [1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_incr[3]_i_14__0 
       (.I0(\axaddr_incr_reg[3]_i_3__0 [0]),
        .I1(Q[35]),
        .I2(Q[36]),
        .O(\axaddr_incr_reg[3] [0]));
  LUT3 #(
    .INIT(8'h70)) 
    \axaddr_incr[3]_i_4__0 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(Q[2]),
        .O(\axaddr_incr[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \axaddr_incr[3]_i_5__0 
       (.I0(Q[36]),
        .I1(Q[1]),
        .O(\axaddr_incr[3]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \axaddr_incr[3]_i_6__0 
       (.I0(Q[0]),
        .I1(Q[35]),
        .I2(Q[36]),
        .O(\axaddr_incr[3]_i_6__0_n_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \axaddr_incr_reg[11]_i_3__0 
       (.CI(\axaddr_incr_reg[7]_i_2__0_n_0 ),
        .CO(\NLW_axaddr_incr_reg[11]_i_3__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O),
        .S(Q[11:8]));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \axaddr_incr_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[3]_i_2__0_n_0 ,\NLW_axaddr_incr_reg[3]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Q[3],\axaddr_incr[3]_i_4__0_n_0 ,\axaddr_incr[3]_i_5__0_n_0 ,\axaddr_incr[3]_i_6__0_n_0 }),
        .O(\m_payload_i_reg[3]_0 ),
        .S(\axaddr_incr_reg[3]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \axaddr_incr_reg[7]_i_2__0 
       (.CI(\axaddr_incr_reg[3]_i_2__0_n_0 ),
        .CO({\axaddr_incr_reg[7]_i_2__0_n_0 ,\NLW_axaddr_incr_reg[7]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\m_payload_i_reg[7]_0 ),
        .S(Q[7:4]));
  LUT6 #(
    .INIT(64'hAACCF0FFAACCF000)) 
    \axaddr_offset_r[0]_i_3__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[35]),
        .I4(Q[36]),
        .I5(Q[0]),
        .O(\m_payload_i_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hF0F0F0F088F0F0F0)) 
    \axaddr_offset_r[1]_i_1__0 
       (.I0(Q[40]),
        .I1(\axaddr_offset_r[1]_i_2__0_n_0 ),
        .I2(\axaddr_offset_r_reg[1] ),
        .I3(m_valid_i_reg_0),
        .I4(s_ready_i_reg_2[0]),
        .I5(s_ready_i_reg_2[1]),
        .O(\m_payload_i_reg[45]_0 ));
  LUT6 #(
    .INIT(64'hAACCF0FFAACCF000)) 
    \axaddr_offset_r[1]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[35]),
        .I4(Q[36]),
        .I5(Q[1]),
        .O(\axaddr_offset_r[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \axaddr_offset_r[2]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[36]),
        .I4(Q[35]),
        .I5(Q[5]),
        .O(\m_payload_i_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \axaddr_offset_r[3]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[36]),
        .I4(Q[35]),
        .I5(Q[6]),
        .O(\m_payload_i_reg[4]_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_wrap[3]_i_3__0 
       (.I0(\axaddr_wrap_reg[3]_i_2__0 [3]),
        .I1(Q[35]),
        .I2(Q[36]),
        .O(\axaddr_wrap_reg[3] [3]));
  LUT3 #(
    .INIT(8'hA6)) 
    \axaddr_wrap[3]_i_4__0 
       (.I0(\axaddr_wrap_reg[3]_i_2__0 [2]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_wrap_reg[3] [2]));
  LUT3 #(
    .INIT(8'hA6)) 
    \axaddr_wrap[3]_i_5__0 
       (.I0(\axaddr_wrap_reg[3]_i_2__0 [1]),
        .I1(Q[35]),
        .I2(Q[36]),
        .O(\axaddr_wrap_reg[3] [1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_wrap[3]_i_6__0 
       (.I0(\axaddr_wrap_reg[3]_i_2__0 [0]),
        .I1(Q[35]),
        .I2(Q[36]),
        .O(\axaddr_wrap_reg[3] [0]));
  LUT4 #(
    .INIT(16'h2000)) 
    \axlen_cnt[3]_i_3__0 
       (.I0(Q[42]),
        .I1(s_ready_i_reg_2[1]),
        .I2(s_ready_i_reg_2[0]),
        .I3(m_valid_i_reg_0),
        .O(\m_payload_i_reg[47]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__0 
       (.I0(s_axi_araddr[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(\m_payload_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__0 
       (.I0(s_axi_araddr[10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(\m_payload_i[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__0 
       (.I0(s_axi_araddr[11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(\m_payload_i[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1__0 
       (.I0(s_axi_araddr[16]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(\m_payload_i[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1__0 
       (.I0(s_axi_araddr[17]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(\m_payload_i[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1__0 
       (.I0(s_axi_araddr[18]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(\m_payload_i[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1__0 
       (.I0(s_axi_araddr[19]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(\m_payload_i[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__0 
       (.I0(s_axi_araddr[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(\m_payload_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1__0 
       (.I0(s_axi_araddr[20]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(\m_payload_i[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1__0 
       (.I0(s_axi_araddr[21]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(\m_payload_i[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1__0 
       (.I0(s_axi_araddr[22]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(\m_payload_i[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1__0 
       (.I0(s_axi_araddr[23]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(\m_payload_i[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1__0 
       (.I0(s_axi_araddr[24]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(\m_payload_i[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1__0 
       (.I0(s_axi_araddr[25]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(\m_payload_i[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1__0 
       (.I0(s_axi_araddr[26]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(\m_payload_i[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1__0 
       (.I0(s_axi_araddr[27]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(\m_payload_i[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1__0 
       (.I0(s_axi_araddr[28]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(\m_payload_i[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1__0 
       (.I0(s_axi_araddr[29]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(\m_payload_i[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__0 
       (.I0(s_axi_araddr[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(\m_payload_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1__0 
       (.I0(s_axi_araddr[30]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(\m_payload_i[30]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_2__0 
       (.I0(s_axi_araddr[31]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(\m_payload_i[31]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1__0 
       (.I0(s_axi_arsize[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(\m_payload_i[35]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1__0 
       (.I0(s_axi_arsize[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(\m_payload_i[36]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1__0 
       (.I0(s_axi_arburst[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(\m_payload_i[38]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1__0 
       (.I0(s_axi_arburst[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(\m_payload_i[39]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__0 
       (.I0(s_axi_araddr[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(\m_payload_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1__0 
       (.I0(s_axi_arlen[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(\m_payload_i[44]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1__0 
       (.I0(s_axi_arlen[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(\m_payload_i[45]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_1__1 
       (.I0(s_axi_arlen[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(\m_payload_i[46]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[47]_i_1__0 
       (.I0(s_axi_arlen[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[47] ),
        .O(\m_payload_i[47]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__0 
       (.I0(s_axi_araddr[4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(\m_payload_i[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[50]_i_1__0 
       (.I0(s_axi_arid[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[50] ),
        .O(\m_payload_i[50]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[51]_i_1__0 
       (.I0(s_axi_arid[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[51] ),
        .O(\m_payload_i[51]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[52]_i_1__0 
       (.I0(s_axi_arid[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[52] ),
        .O(\m_payload_i[52]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[53]_i_1__0 
       (.I0(s_axi_arid[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[53] ),
        .O(\m_payload_i[53]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[54]_i_1__0 
       (.I0(s_axi_arid[4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[54] ),
        .O(\m_payload_i[54]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[55]_i_1__0 
       (.I0(s_axi_arid[5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[55] ),
        .O(\m_payload_i[55]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[56]_i_1__0 
       (.I0(s_axi_arid[6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[56] ),
        .O(\m_payload_i[56]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[57]_i_1__0 
       (.I0(s_axi_arid[7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[57] ),
        .O(\m_payload_i[57]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[58]_i_1__0 
       (.I0(s_axi_arid[8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[58] ),
        .O(\m_payload_i[58]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[59]_i_1__0 
       (.I0(s_axi_arid[9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[59] ),
        .O(\m_payload_i[59]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__0 
       (.I0(s_axi_araddr[5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(\m_payload_i[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[60]_i_1__0 
       (.I0(s_axi_arid[10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[60] ),
        .O(\m_payload_i[60]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[61]_i_1__0 
       (.I0(s_axi_arid[11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[61] ),
        .O(\m_payload_i[61]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__0 
       (.I0(s_axi_araddr[6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(\m_payload_i[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__0 
       (.I0(s_axi_araddr[7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(\m_payload_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__0 
       (.I0(s_axi_araddr[8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(\m_payload_i[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__0 
       (.I0(s_axi_araddr[9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(\m_payload_i[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[10]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[11]_i_1__0_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[16]_i_1__0_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[17]_i_1__0_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[18]_i_1__0_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[19]_i_1__0_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[20]_i_1__0_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[21]_i_1__0_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[22]_i_1__0_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[23]_i_1__0_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[24]_i_1__0_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[25]_i_1__0_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[26]_i_1__0_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[27]_i_1__0_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[28]_i_1__0_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[29]_i_1__0_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[30]_i_1__0_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[31]_i_2__0_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[35]_i_1__0_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[36]_i_1__0_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[38]_i_1__0_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[39]_i_1__0_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[44]_i_1__0_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[45]_i_1__0_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[46]_i_1__1_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[47] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[47]_i_1__0_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[50] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[50]_i_1__0_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[51] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[51]_i_1__0_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[52] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[52]_i_1__0_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[53] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[53]_i_1__0_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[54] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[54]_i_1__0_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[55] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[55]_i_1__0_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[56] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[56]_i_1__0_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[57] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[57]_i_1__0_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[58] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[58]_i_1__0_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[59] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[59]_i_1__0_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[60] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[60]_i_1__0_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[61] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[61]_i_1__0_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[9]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(m_valid_i_reg_0),
        .R(\aresetn_d_reg[1]_inv_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    next_pending_r_i_3__0
       (.I0(next_pending_r_reg),
        .I1(Q[41]),
        .I2(Q[42]),
        .I3(Q[40]),
        .I4(Q[39]),
        .O(\m_payload_i_reg[46]_0 ));
  LUT5 #(
    .INIT(32'h444FFFFF)) 
    s_ready_i_i_1__0
       (.I0(s_axi_arvalid),
        .I1(s_ready_i_reg_0),
        .I2(s_ready_i_reg_2[1]),
        .I3(s_ready_i_reg_2[0]),
        .I4(m_valid_i_reg_0),
        .O(s_ready_i0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i0),
        .Q(s_ready_i_reg_0),
        .R(s_ready_i_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arsize[0]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arsize[1]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arburst[0]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arburst[1]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arlen[0]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arlen[1]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arlen[2]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[47] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arlen[3]),
        .Q(\skid_buffer_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[50] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[0]),
        .Q(\skid_buffer_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[51] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[1]),
        .Q(\skid_buffer_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[52] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[2]),
        .Q(\skid_buffer_reg_n_0_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[53] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[3]),
        .Q(\skid_buffer_reg_n_0_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[54] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[4]),
        .Q(\skid_buffer_reg_n_0_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[55] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[5]),
        .Q(\skid_buffer_reg_n_0_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[56] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[6]),
        .Q(\skid_buffer_reg_n_0_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[57] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[7]),
        .Q(\skid_buffer_reg_n_0_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[58] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[8]),
        .Q(\skid_buffer_reg_n_0_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[59] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[9]),
        .Q(\skid_buffer_reg_n_0_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[60] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[10]),
        .Q(\skid_buffer_reg_n_0_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[61] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[11]),
        .Q(\skid_buffer_reg_n_0_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \wrap_boundary_axaddr_r[0]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[35]),
        .I3(Q[39]),
        .O(\m_payload_i_reg[6]_1 [0]));
  LUT5 #(
    .INIT(32'h8A888AAA)) 
    \wrap_boundary_axaddr_r[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[36]),
        .I2(Q[39]),
        .I3(Q[35]),
        .I4(Q[40]),
        .O(\m_payload_i_reg[6]_1 [1]));
  LUT6 #(
    .INIT(64'hF0F0505000F03030)) 
    \wrap_boundary_axaddr_r[2]_i_1__0 
       (.I0(Q[40]),
        .I1(Q[41]),
        .I2(Q[2]),
        .I3(Q[39]),
        .I4(Q[36]),
        .I5(Q[35]),
        .O(\m_payload_i_reg[6]_1 [2]));
  LUT6 #(
    .INIT(64'h0047FF4700000000)) 
    \wrap_boundary_axaddr_r[3]_i_1__0 
       (.I0(Q[41]),
        .I1(Q[35]),
        .I2(Q[42]),
        .I3(Q[36]),
        .I4(\wrap_boundary_axaddr_r[3]_i_2__0_n_0 ),
        .I5(Q[3]),
        .O(\m_payload_i_reg[6]_1 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \wrap_boundary_axaddr_r[3]_i_2__0 
       (.I0(Q[39]),
        .I1(Q[35]),
        .I2(Q[40]),
        .O(\wrap_boundary_axaddr_r[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h530F53FF00000000)) 
    \wrap_boundary_axaddr_r[4]_i_1__0 
       (.I0(Q[40]),
        .I1(Q[41]),
        .I2(Q[35]),
        .I3(Q[36]),
        .I4(Q[42]),
        .I5(Q[4]),
        .O(\m_payload_i_reg[6]_1 [4]));
  LUT5 #(
    .INIT(32'h2A222AAA)) 
    \wrap_boundary_axaddr_r[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[41]),
        .I3(Q[35]),
        .I4(Q[42]),
        .O(\m_payload_i_reg[6]_1 [5]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \wrap_boundary_axaddr_r[6]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[36]),
        .I2(Q[35]),
        .I3(Q[42]),
        .O(\m_payload_i_reg[6]_1 [6]));
  LUT6 #(
    .INIT(64'h8AAA80AA8A008000)) 
    \wrap_second_len_r[3]_i_2__0 
       (.I0(\m_payload_i_reg[47]_0 ),
        .I1(Q[6]),
        .I2(Q[35]),
        .I3(Q[36]),
        .I4(Q[5]),
        .I5(\wrap_second_len_r[3]_i_3__0_n_0 ),
        .O(\m_payload_i_reg[6]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \wrap_second_len_r[3]_i_3__0 
       (.I0(Q[4]),
        .I1(Q[35]),
        .I2(Q[3]),
        .O(\wrap_second_len_r[3]_i_3__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_18_axic_register_slice" *) 
module zynq_blk_auto_pc_0__axi_register_slice_v2_1_18_axic_register_slice_0
   (s_ready_i_reg_0,
    \aresetn_d_reg[0]_0 ,
    m_valid_i_reg_0,
    Q,
    S,
    \axaddr_wrap_reg[3] ,
    axaddr_incr,
    \m_payload_i_reg[46]_0 ,
    \m_payload_i_reg[6]_0 ,
    \m_payload_i_reg[47]_0 ,
    axaddr_offset,
    D,
    \m_payload_i_reg[3]_0 ,
    \m_payload_i_reg[4]_0 ,
    \m_payload_i_reg[3]_1 ,
    \aresetn_d_reg[0]_1 ,
    aclk,
    m_valid_i_reg_1,
    aresetn,
    \axaddr_incr_reg[3]_i_3 ,
    \axaddr_wrap_reg[3]_i_2 ,
    \axaddr_incr_reg[3] ,
    s_axi_awvalid,
    b_push,
    next_pending_r_reg,
    \axaddr_offset_r_reg[1] ,
    \axaddr_offset_r_reg[1]_0 ,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    E);
  output s_ready_i_reg_0;
  output \aresetn_d_reg[0]_0 ;
  output m_valid_i_reg_0;
  output [54:0]Q;
  output [3:0]S;
  output [3:0]\axaddr_wrap_reg[3] ;
  output [11:0]axaddr_incr;
  output \m_payload_i_reg[46]_0 ;
  output \m_payload_i_reg[6]_0 ;
  output \m_payload_i_reg[47]_0 ;
  output [0:0]axaddr_offset;
  output [6:0]D;
  output \m_payload_i_reg[3]_0 ;
  output \m_payload_i_reg[4]_0 ;
  output \m_payload_i_reg[3]_1 ;
  output \aresetn_d_reg[0]_1 ;
  input aclk;
  input m_valid_i_reg_1;
  input aresetn;
  input [3:0]\axaddr_incr_reg[3]_i_3 ;
  input [3:0]\axaddr_wrap_reg[3]_i_2 ;
  input [3:0]\axaddr_incr_reg[3] ;
  input s_axi_awvalid;
  input b_push;
  input next_pending_r_reg;
  input [1:0]\axaddr_offset_r_reg[1] ;
  input [0:0]\axaddr_offset_r_reg[1]_0 ;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [0:0]E;

  wire [6:0]D;
  wire [0:0]E;
  wire [54:0]Q;
  wire [3:0]S;
  wire aclk;
  wire aresetn;
  wire \aresetn_d_reg[0]_0 ;
  wire \aresetn_d_reg[0]_1 ;
  wire \aresetn_d_reg_n_0_[0] ;
  wire [11:0]axaddr_incr;
  wire \axaddr_incr[3]_i_4_n_0 ;
  wire \axaddr_incr[3]_i_5_n_0 ;
  wire \axaddr_incr[3]_i_6_n_0 ;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire \axaddr_incr_reg[3]_i_2_n_0 ;
  wire [3:0]\axaddr_incr_reg[3]_i_3 ;
  wire \axaddr_incr_reg[7]_i_2_n_0 ;
  wire [0:0]axaddr_offset;
  wire \axaddr_offset_r[1]_i_2_n_0 ;
  wire [1:0]\axaddr_offset_r_reg[1] ;
  wire [0:0]\axaddr_offset_r_reg[1]_0 ;
  wire [3:0]\axaddr_wrap_reg[3] ;
  wire [3:0]\axaddr_wrap_reg[3]_i_2 ;
  wire b_push;
  wire \m_payload_i_reg[3]_0 ;
  wire \m_payload_i_reg[3]_1 ;
  wire \m_payload_i_reg[46]_0 ;
  wire \m_payload_i_reg[47]_0 ;
  wire \m_payload_i_reg[4]_0 ;
  wire \m_payload_i_reg[6]_0 ;
  wire m_valid_i0;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  wire next_pending_r_reg;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_ready_i0;
  wire s_ready_i_reg_0;
  wire [61:0]skid_buffer;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[47] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[50] ;
  wire \skid_buffer_reg_n_0_[51] ;
  wire \skid_buffer_reg_n_0_[52] ;
  wire \skid_buffer_reg_n_0_[53] ;
  wire \skid_buffer_reg_n_0_[54] ;
  wire \skid_buffer_reg_n_0_[55] ;
  wire \skid_buffer_reg_n_0_[56] ;
  wire \skid_buffer_reg_n_0_[57] ;
  wire \skid_buffer_reg_n_0_[58] ;
  wire \skid_buffer_reg_n_0_[59] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[60] ;
  wire \skid_buffer_reg_n_0_[61] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire \wrap_boundary_axaddr_r[3]_i_2_n_0 ;
  wire \wrap_second_len_r[3]_i_3_n_0 ;
  wire [3:0]\NLW_axaddr_incr_reg[11]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_axaddr_incr_reg[3]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_axaddr_incr_reg[7]_i_2_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h7)) 
    \aresetn_d[1]_inv_i_1 
       (.I0(\aresetn_d_reg_n_0_[0] ),
        .I1(aresetn),
        .O(\aresetn_d_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(aresetn),
        .Q(\aresetn_d_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_incr[3]_i_11 
       (.I0(\axaddr_incr_reg[3]_i_3 [3]),
        .I1(Q[35]),
        .I2(Q[36]),
        .O(S[3]));
  LUT3 #(
    .INIT(8'hA6)) 
    \axaddr_incr[3]_i_12 
       (.I0(\axaddr_incr_reg[3]_i_3 [2]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'hA6)) 
    \axaddr_incr[3]_i_13 
       (.I0(\axaddr_incr_reg[3]_i_3 [1]),
        .I1(Q[35]),
        .I2(Q[36]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_incr[3]_i_14 
       (.I0(\axaddr_incr_reg[3]_i_3 [0]),
        .I1(Q[35]),
        .I2(Q[36]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \axaddr_incr[3]_i_4 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(Q[2]),
        .O(\axaddr_incr[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \axaddr_incr[3]_i_5 
       (.I0(Q[36]),
        .I1(Q[1]),
        .O(\axaddr_incr[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \axaddr_incr[3]_i_6 
       (.I0(Q[0]),
        .I1(Q[35]),
        .I2(Q[36]),
        .O(\axaddr_incr[3]_i_6_n_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \axaddr_incr_reg[11]_i_3 
       (.CI(\axaddr_incr_reg[7]_i_2_n_0 ),
        .CO(\NLW_axaddr_incr_reg[11]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr[11:8]),
        .S(Q[11:8]));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \axaddr_incr_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[3]_i_2_n_0 ,\NLW_axaddr_incr_reg[3]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Q[3],\axaddr_incr[3]_i_4_n_0 ,\axaddr_incr[3]_i_5_n_0 ,\axaddr_incr[3]_i_6_n_0 }),
        .O(axaddr_incr[3:0]),
        .S(\axaddr_incr_reg[3] ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \axaddr_incr_reg[7]_i_2 
       (.CI(\axaddr_incr_reg[3]_i_2_n_0 ),
        .CO({\axaddr_incr_reg[7]_i_2_n_0 ,\NLW_axaddr_incr_reg[7]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr[7:4]),
        .S(Q[7:4]));
  LUT6 #(
    .INIT(64'hAACCF0FFAACCF000)) 
    \axaddr_offset_r[0]_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[35]),
        .I4(Q[36]),
        .I5(Q[0]),
        .O(\m_payload_i_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F088F0F0)) 
    \axaddr_offset_r[1]_i_1 
       (.I0(Q[40]),
        .I1(\axaddr_offset_r[1]_i_2_n_0 ),
        .I2(\axaddr_offset_r_reg[1]_0 ),
        .I3(\axaddr_offset_r_reg[1] [1]),
        .I4(m_valid_i_reg_0),
        .I5(\axaddr_offset_r_reg[1] [0]),
        .O(axaddr_offset));
  LUT6 #(
    .INIT(64'hAACCF0FFAACCF000)) 
    \axaddr_offset_r[1]_i_2 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[35]),
        .I4(Q[36]),
        .I5(Q[1]),
        .O(\axaddr_offset_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F0055330FFF5533)) 
    \axaddr_offset_r[2]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[35]),
        .I4(Q[36]),
        .I5(Q[4]),
        .O(\m_payload_i_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \axaddr_offset_r[3]_i_2 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[36]),
        .I4(Q[35]),
        .I5(Q[6]),
        .O(\m_payload_i_reg[4]_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_wrap[3]_i_3 
       (.I0(\axaddr_wrap_reg[3]_i_2 [3]),
        .I1(Q[35]),
        .I2(Q[36]),
        .O(\axaddr_wrap_reg[3] [3]));
  LUT3 #(
    .INIT(8'hA6)) 
    \axaddr_wrap[3]_i_4 
       (.I0(\axaddr_wrap_reg[3]_i_2 [2]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_wrap_reg[3] [2]));
  LUT3 #(
    .INIT(8'hA6)) 
    \axaddr_wrap[3]_i_5 
       (.I0(\axaddr_wrap_reg[3]_i_2 [1]),
        .I1(Q[35]),
        .I2(Q[36]),
        .O(\axaddr_wrap_reg[3] [1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_wrap[3]_i_6 
       (.I0(\axaddr_wrap_reg[3]_i_2 [0]),
        .I1(Q[35]),
        .I2(Q[36]),
        .O(\axaddr_wrap_reg[3] [0]));
  LUT4 #(
    .INIT(16'h0020)) 
    \axlen_cnt[3]_i_3 
       (.I0(Q[42]),
        .I1(\axaddr_offset_r_reg[1] [0]),
        .I2(m_valid_i_reg_0),
        .I3(\axaddr_offset_r_reg[1] [1]),
        .O(\m_payload_i_reg[47]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(skid_buffer[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1 
       (.I0(s_axi_awaddr[10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(skid_buffer[10]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1 
       (.I0(s_axi_awaddr[11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(skid_buffer[11]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1 
       (.I0(s_axi_awaddr[16]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(skid_buffer[16]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1 
       (.I0(s_axi_awaddr[17]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(skid_buffer[17]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1 
       (.I0(s_axi_awaddr[18]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(skid_buffer[18]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1 
       (.I0(s_axi_awaddr[19]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(skid_buffer[19]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(skid_buffer[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1 
       (.I0(s_axi_awaddr[20]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(skid_buffer[20]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1 
       (.I0(s_axi_awaddr[21]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(skid_buffer[21]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1 
       (.I0(s_axi_awaddr[22]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(skid_buffer[22]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1 
       (.I0(s_axi_awaddr[23]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(skid_buffer[23]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1 
       (.I0(s_axi_awaddr[24]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(skid_buffer[24]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1 
       (.I0(s_axi_awaddr[25]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(skid_buffer[25]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1 
       (.I0(s_axi_awaddr[26]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(skid_buffer[26]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1 
       (.I0(s_axi_awaddr[27]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(skid_buffer[27]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1 
       (.I0(s_axi_awaddr[28]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(skid_buffer[28]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1 
       (.I0(s_axi_awaddr[29]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(skid_buffer[29]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(skid_buffer[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1 
       (.I0(s_axi_awaddr[30]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(skid_buffer[30]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_2 
       (.I0(s_axi_awaddr[31]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(skid_buffer[31]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1 
       (.I0(s_axi_awsize[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(skid_buffer[35]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(skid_buffer[36]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1 
       (.I0(s_axi_awburst[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(skid_buffer[38]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1 
       (.I0(s_axi_awburst[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(skid_buffer[39]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(skid_buffer[3]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1 
       (.I0(s_axi_awlen[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(skid_buffer[44]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1 
       (.I0(s_axi_awlen[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(skid_buffer[45]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_1__0 
       (.I0(s_axi_awlen[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(skid_buffer[46]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[47]_i_1 
       (.I0(s_axi_awlen[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[47] ),
        .O(skid_buffer[47]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(skid_buffer[4]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[50]_i_1 
       (.I0(s_axi_awid[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[50] ),
        .O(skid_buffer[50]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[51]_i_1 
       (.I0(s_axi_awid[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[51] ),
        .O(skid_buffer[51]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[52]_i_1 
       (.I0(s_axi_awid[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[52] ),
        .O(skid_buffer[52]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[53]_i_1 
       (.I0(s_axi_awid[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[53] ),
        .O(skid_buffer[53]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[54]_i_1 
       (.I0(s_axi_awid[4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[54] ),
        .O(skid_buffer[54]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[55]_i_1 
       (.I0(s_axi_awid[5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[55] ),
        .O(skid_buffer[55]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[56]_i_1 
       (.I0(s_axi_awid[6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[56] ),
        .O(skid_buffer[56]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[57]_i_1 
       (.I0(s_axi_awid[7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[57] ),
        .O(skid_buffer[57]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[58]_i_1 
       (.I0(s_axi_awid[8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[58] ),
        .O(skid_buffer[58]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[59]_i_1 
       (.I0(s_axi_awid[9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[59] ),
        .O(skid_buffer[59]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(skid_buffer[5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[60]_i_1 
       (.I0(s_axi_awid[10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[60] ),
        .O(skid_buffer[60]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[61]_i_1 
       (.I0(s_axi_awid[11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[61] ),
        .O(skid_buffer[61]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1 
       (.I0(s_axi_awaddr[6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(skid_buffer[6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1 
       (.I0(s_axi_awaddr[7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(skid_buffer[7]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1 
       (.I0(s_axi_awaddr[8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(skid_buffer[8]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1 
       (.I0(s_axi_awaddr[9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(skid_buffer[9]));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[38]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[39]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[44]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[45]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[46]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[47] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[47]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[50] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[50]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[51] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[51]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[52] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[52]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[53] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[53]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[54] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[54]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[55] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[55]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[56] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[56]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[57] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[57]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[58] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[58]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[59] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[59]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[60] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[60]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[61] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[61]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF4FF)) 
    m_valid_i_i_1
       (.I0(b_push),
        .I1(m_valid_i_reg_0),
        .I2(s_axi_awvalid),
        .I3(s_ready_i_reg_0),
        .O(m_valid_i0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(m_valid_i_reg_0),
        .R(m_valid_i_reg_1));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    next_pending_r_i_4
       (.I0(next_pending_r_reg),
        .I1(Q[41]),
        .I2(Q[42]),
        .I3(Q[40]),
        .I4(Q[39]),
        .O(\m_payload_i_reg[46]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    s_ready_i_i_1__1
       (.I0(\aresetn_d_reg_n_0_[0] ),
        .O(\aresetn_d_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hF4FF)) 
    s_ready_i_i_2
       (.I0(s_axi_awvalid),
        .I1(s_ready_i_reg_0),
        .I2(b_push),
        .I3(m_valid_i_reg_0),
        .O(s_ready_i0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i0),
        .Q(s_ready_i_reg_0),
        .R(\aresetn_d_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awsize[0]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awsize[1]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awburst[0]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awburst[1]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awlen[0]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awlen[1]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awlen[2]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[47] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awlen[3]),
        .Q(\skid_buffer_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[50] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[0]),
        .Q(\skid_buffer_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[51] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[1]),
        .Q(\skid_buffer_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[52] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[2]),
        .Q(\skid_buffer_reg_n_0_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[53] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[3]),
        .Q(\skid_buffer_reg_n_0_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[54] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[4]),
        .Q(\skid_buffer_reg_n_0_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[55] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[5]),
        .Q(\skid_buffer_reg_n_0_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[56] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[6]),
        .Q(\skid_buffer_reg_n_0_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[57] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[7]),
        .Q(\skid_buffer_reg_n_0_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[58] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[8]),
        .Q(\skid_buffer_reg_n_0_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[59] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[9]),
        .Q(\skid_buffer_reg_n_0_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[60] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[10]),
        .Q(\skid_buffer_reg_n_0_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[61] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[11]),
        .Q(\skid_buffer_reg_n_0_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \wrap_boundary_axaddr_r[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[35]),
        .I3(Q[39]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h8A888AAA)) 
    \wrap_boundary_axaddr_r[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[36]),
        .I2(Q[39]),
        .I3(Q[35]),
        .I4(Q[40]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF0F0505000F03030)) 
    \wrap_boundary_axaddr_r[2]_i_1 
       (.I0(Q[40]),
        .I1(Q[41]),
        .I2(Q[2]),
        .I3(Q[39]),
        .I4(Q[36]),
        .I5(Q[35]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0047FF4700000000)) 
    \wrap_boundary_axaddr_r[3]_i_1 
       (.I0(Q[41]),
        .I1(Q[35]),
        .I2(Q[42]),
        .I3(Q[36]),
        .I4(\wrap_boundary_axaddr_r[3]_i_2_n_0 ),
        .I5(Q[3]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \wrap_boundary_axaddr_r[3]_i_2 
       (.I0(Q[39]),
        .I1(Q[35]),
        .I2(Q[40]),
        .O(\wrap_boundary_axaddr_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h530F53FF00000000)) 
    \wrap_boundary_axaddr_r[4]_i_1 
       (.I0(Q[40]),
        .I1(Q[41]),
        .I2(Q[35]),
        .I3(Q[36]),
        .I4(Q[42]),
        .I5(Q[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h2A222AAA)) 
    \wrap_boundary_axaddr_r[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[41]),
        .I3(Q[35]),
        .I4(Q[42]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \wrap_boundary_axaddr_r[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[36]),
        .I2(Q[35]),
        .I3(Q[42]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h8AAA80AA8A008000)) 
    \wrap_second_len_r[3]_i_2 
       (.I0(\m_payload_i_reg[47]_0 ),
        .I1(Q[6]),
        .I2(Q[35]),
        .I3(Q[36]),
        .I4(Q[5]),
        .I5(\wrap_second_len_r[3]_i_3_n_0 ),
        .O(\m_payload_i_reg[6]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \wrap_second_len_r[3]_i_3 
       (.I0(Q[4]),
        .I1(Q[35]),
        .I2(Q[3]),
        .O(\wrap_second_len_r[3]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_18_axic_register_slice" *) 
module zynq_blk_auto_pc_0__axi_register_slice_v2_1_18_axic_register_slice__parameterized1
   (m_valid_i_reg_0,
    s_ready_i_reg_0,
    shandshake,
    \m_payload_i_reg[13]_0 ,
    m_valid_i_reg_1,
    aclk,
    s_ready_i_reg_1,
    si_rs_bvalid,
    s_axi_bready,
    out,
    \skid_buffer_reg[1]_0 );
  output m_valid_i_reg_0;
  output s_ready_i_reg_0;
  output shandshake;
  output [13:0]\m_payload_i_reg[13]_0 ;
  input m_valid_i_reg_1;
  input aclk;
  input s_ready_i_reg_1;
  input si_rs_bvalid;
  input s_axi_bready;
  input [11:0]out;
  input [1:0]\skid_buffer_reg[1]_0 ;

  wire aclk;
  wire \m_payload_i[0]_i_1__1_n_0 ;
  wire \m_payload_i[10]_i_1__1_n_0 ;
  wire \m_payload_i[11]_i_1__1_n_0 ;
  wire \m_payload_i[12]_i_1__1_n_0 ;
  wire \m_payload_i[13]_i_2_n_0 ;
  wire \m_payload_i[1]_i_1__1_n_0 ;
  wire \m_payload_i[2]_i_1__1_n_0 ;
  wire \m_payload_i[3]_i_1__1_n_0 ;
  wire \m_payload_i[4]_i_1__1_n_0 ;
  wire \m_payload_i[5]_i_1__1_n_0 ;
  wire \m_payload_i[6]_i_1__1_n_0 ;
  wire \m_payload_i[7]_i_1__1_n_0 ;
  wire \m_payload_i[8]_i_1__1_n_0 ;
  wire \m_payload_i[9]_i_1__1_n_0 ;
  wire [13:0]\m_payload_i_reg[13]_0 ;
  wire m_valid_i0;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  wire [11:0]out;
  wire p_1_in;
  wire s_axi_bready;
  wire s_ready_i0;
  wire s_ready_i_reg_0;
  wire s_ready_i_reg_1;
  wire shandshake;
  wire si_rs_bvalid;
  wire [1:0]\skid_buffer_reg[1]_0 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;

  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__1 
       (.I0(\skid_buffer_reg[1]_0 [0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(\m_payload_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__1 
       (.I0(out[8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(\m_payload_i[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__1 
       (.I0(out[9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(\m_payload_i[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1__1 
       (.I0(out[10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(\m_payload_i[12]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_payload_i[13]_i_1 
       (.I0(s_axi_bready),
        .I1(m_valid_i_reg_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_2 
       (.I0(out[11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(\m_payload_i[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__1 
       (.I0(\skid_buffer_reg[1]_0 [1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(\m_payload_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__1 
       (.I0(out[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(\m_payload_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__1 
       (.I0(out[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(\m_payload_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__1 
       (.I0(out[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(\m_payload_i[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__1 
       (.I0(out[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(\m_payload_i[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__1 
       (.I0(out[4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(\m_payload_i[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__1 
       (.I0(out[5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(\m_payload_i[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__1 
       (.I0(out[6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(\m_payload_i[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__1 
       (.I0(out[7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(\m_payload_i[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[0]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[10]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[11]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[12]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[13]_i_2_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[1]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[2]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[3]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[4]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[5]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[6]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[7]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[8]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[9]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF4FF)) 
    m_valid_i_i_1__0
       (.I0(s_axi_bready),
        .I1(m_valid_i_reg_0),
        .I2(si_rs_bvalid),
        .I3(s_ready_i_reg_0),
        .O(m_valid_i0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(m_valid_i_reg_0),
        .R(m_valid_i_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hF4FF)) 
    s_ready_i_i_1
       (.I0(si_rs_bvalid),
        .I1(s_ready_i_reg_0),
        .I2(s_axi_bready),
        .I3(m_valid_i_reg_0),
        .O(s_ready_i0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i0),
        .Q(s_ready_i_reg_0),
        .R(s_ready_i_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shandshake_r_i_1
       (.I0(s_ready_i_reg_0),
        .I1(si_rs_bvalid),
        .O(shandshake));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[1]_0 [0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[8]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[9]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[10]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[11]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[1]_0 [1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[0]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[1]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[2]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[3]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[4]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[5]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[6]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[7]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_18_axic_register_slice" *) 
module zynq_blk_auto_pc_0__axi_register_slice_v2_1_18_axic_register_slice__parameterized2
   (m_valid_i_reg_0,
    s_ready_i_reg_0,
    \m_payload_i_reg[46]_0 ,
    m_valid_i_reg_1,
    aclk,
    s_ready_i_reg_1,
    m_valid_i_reg_2,
    s_axi_rready,
    \skid_buffer_reg[46]_0 ,
    \skid_buffer_reg[33]_0 );
  output m_valid_i_reg_0;
  output s_ready_i_reg_0;
  output [46:0]\m_payload_i_reg[46]_0 ;
  input m_valid_i_reg_1;
  input aclk;
  input s_ready_i_reg_1;
  input m_valid_i_reg_2;
  input s_axi_rready;
  input [12:0]\skid_buffer_reg[46]_0 ;
  input [33:0]\skid_buffer_reg[33]_0 ;

  wire aclk;
  wire \m_payload_i[0]_i_1__2_n_0 ;
  wire \m_payload_i[10]_i_1__2_n_0 ;
  wire \m_payload_i[11]_i_1__2_n_0 ;
  wire \m_payload_i[12]_i_1__2_n_0 ;
  wire \m_payload_i[13]_i_1__2_n_0 ;
  wire \m_payload_i[14]_i_1__1_n_0 ;
  wire \m_payload_i[15]_i_1__1_n_0 ;
  wire \m_payload_i[16]_i_1__1_n_0 ;
  wire \m_payload_i[17]_i_1__1_n_0 ;
  wire \m_payload_i[18]_i_1__1_n_0 ;
  wire \m_payload_i[19]_i_1__1_n_0 ;
  wire \m_payload_i[1]_i_1__2_n_0 ;
  wire \m_payload_i[20]_i_1__1_n_0 ;
  wire \m_payload_i[21]_i_1__1_n_0 ;
  wire \m_payload_i[22]_i_1__1_n_0 ;
  wire \m_payload_i[23]_i_1__1_n_0 ;
  wire \m_payload_i[24]_i_1__1_n_0 ;
  wire \m_payload_i[25]_i_1__1_n_0 ;
  wire \m_payload_i[26]_i_1__1_n_0 ;
  wire \m_payload_i[27]_i_1__1_n_0 ;
  wire \m_payload_i[28]_i_1__1_n_0 ;
  wire \m_payload_i[29]_i_1__1_n_0 ;
  wire \m_payload_i[2]_i_1__2_n_0 ;
  wire \m_payload_i[30]_i_1__1_n_0 ;
  wire \m_payload_i[31]_i_1__1_n_0 ;
  wire \m_payload_i[32]_i_1__1_n_0 ;
  wire \m_payload_i[33]_i_1__1_n_0 ;
  wire \m_payload_i[34]_i_1__1_n_0 ;
  wire \m_payload_i[35]_i_1__1_n_0 ;
  wire \m_payload_i[36]_i_1__1_n_0 ;
  wire \m_payload_i[37]_i_1_n_0 ;
  wire \m_payload_i[38]_i_1__1_n_0 ;
  wire \m_payload_i[39]_i_1__1_n_0 ;
  wire \m_payload_i[3]_i_1__2_n_0 ;
  wire \m_payload_i[40]_i_1_n_0 ;
  wire \m_payload_i[41]_i_1_n_0 ;
  wire \m_payload_i[42]_i_1_n_0 ;
  wire \m_payload_i[43]_i_1_n_0 ;
  wire \m_payload_i[44]_i_1__1_n_0 ;
  wire \m_payload_i[45]_i_1__1_n_0 ;
  wire \m_payload_i[46]_i_2_n_0 ;
  wire \m_payload_i[4]_i_1__2_n_0 ;
  wire \m_payload_i[5]_i_1__2_n_0 ;
  wire \m_payload_i[6]_i_1__2_n_0 ;
  wire \m_payload_i[7]_i_1__2_n_0 ;
  wire \m_payload_i[8]_i_1__2_n_0 ;
  wire \m_payload_i[9]_i_1__2_n_0 ;
  wire [46:0]\m_payload_i_reg[46]_0 ;
  wire m_valid_i_i_1__2_n_0;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  wire m_valid_i_reg_2;
  wire p_1_in;
  wire s_axi_rready;
  wire s_ready_i_i_1__2_n_0;
  wire s_ready_i_reg_0;
  wire s_ready_i_reg_1;
  wire [33:0]\skid_buffer_reg[33]_0 ;
  wire [12:0]\skid_buffer_reg[46]_0 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[37] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[40] ;
  wire \skid_buffer_reg_n_0_[41] ;
  wire \skid_buffer_reg_n_0_[42] ;
  wire \skid_buffer_reg_n_0_[43] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;

  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(\m_payload_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(\m_payload_i[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(\m_payload_i[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [12]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(\m_payload_i[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [13]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(\m_payload_i[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [14]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(\m_payload_i[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [15]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(\m_payload_i[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [16]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(\m_payload_i[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [17]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(\m_payload_i[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [18]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(\m_payload_i[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [19]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(\m_payload_i[19]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(\m_payload_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [20]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(\m_payload_i[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [21]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(\m_payload_i[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [22]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(\m_payload_i[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [23]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(\m_payload_i[23]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [24]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(\m_payload_i[24]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [25]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(\m_payload_i[25]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [26]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(\m_payload_i[26]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [27]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(\m_payload_i[27]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [28]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(\m_payload_i[28]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [29]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(\m_payload_i[29]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(\m_payload_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [30]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(\m_payload_i[30]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [31]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(\m_payload_i[31]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [32]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(\m_payload_i[32]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [33]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(\m_payload_i[33]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1__1 
       (.I0(\skid_buffer_reg[46]_0 [0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(\m_payload_i[34]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1__1 
       (.I0(\skid_buffer_reg[46]_0 [1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(\m_payload_i[35]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1__1 
       (.I0(\skid_buffer_reg[46]_0 [2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(\m_payload_i[36]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[37]_i_1 
       (.I0(\skid_buffer_reg[46]_0 [3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[37] ),
        .O(\m_payload_i[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1__1 
       (.I0(\skid_buffer_reg[46]_0 [4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(\m_payload_i[38]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1__1 
       (.I0(\skid_buffer_reg[46]_0 [5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(\m_payload_i[39]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(\m_payload_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[40]_i_1 
       (.I0(\skid_buffer_reg[46]_0 [6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[40] ),
        .O(\m_payload_i[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[41]_i_1 
       (.I0(\skid_buffer_reg[46]_0 [7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[41] ),
        .O(\m_payload_i[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[42]_i_1 
       (.I0(\skid_buffer_reg[46]_0 [8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[42] ),
        .O(\m_payload_i[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[43]_i_1 
       (.I0(\skid_buffer_reg[46]_0 [9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[43] ),
        .O(\m_payload_i[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1__1 
       (.I0(\skid_buffer_reg[46]_0 [10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(\m_payload_i[44]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1__1 
       (.I0(\skid_buffer_reg[46]_0 [11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(\m_payload_i[45]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_payload_i[46]_i_1 
       (.I0(s_axi_rready),
        .I1(m_valid_i_reg_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_2 
       (.I0(\skid_buffer_reg[46]_0 [12]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(\m_payload_i[46]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(\m_payload_i[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(\m_payload_i[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(\m_payload_i[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(\m_payload_i[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(\m_payload_i[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(\m_payload_i[9]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[0]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[10]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[11]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[12]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[13]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[14]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[15]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[16]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[17]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[18]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[19]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[1]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[20]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[21]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[22]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[23]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[24]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[25]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[26]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[27]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[28]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[29]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[2]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[30]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[31]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[32]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[33]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[34]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[35]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[36]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[37] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[37]_i_1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[38]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[39]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[3]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[40] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[40]_i_1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[41] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[41]_i_1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[42] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[42]_i_1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[43] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[43]_i_1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[44]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[45]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[46]_i_2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[4]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[5]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[6]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[7]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[8]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[9]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4FFF)) 
    m_valid_i_i_1__2
       (.I0(s_axi_rready),
        .I1(m_valid_i_reg_0),
        .I2(m_valid_i_reg_2),
        .I3(s_ready_i_reg_0),
        .O(m_valid_i_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1__2_n_0),
        .Q(m_valid_i_reg_0),
        .R(m_valid_i_reg_1));
  LUT4 #(
    .INIT(16'hF8FF)) 
    s_ready_i_i_1__2
       (.I0(m_valid_i_reg_2),
        .I1(s_ready_i_reg_0),
        .I2(s_axi_rready),
        .I3(m_valid_i_reg_0),
        .O(s_ready_i_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1__2_n_0),
        .Q(s_ready_i_reg_0),
        .R(s_ready_i_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [32]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [33]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [0]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [1]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [2]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[37] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [3]),
        .Q(\skid_buffer_reg_n_0_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [4]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [5]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[40] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [6]),
        .Q(\skid_buffer_reg_n_0_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[41] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [7]),
        .Q(\skid_buffer_reg_n_0_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[42] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [8]),
        .Q(\skid_buffer_reg_n_0_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[43] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [9]),
        .Q(\skid_buffer_reg_n_0_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [10]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [11]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [12]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "zynq_blk_axi_dma_0_0,axi_dma,{}" *) (* X_CORE_INFO = "axi_dma,Vivado 2018.3" *) (* downgradeipidentifiedwarnings = "yes" *) 
module zynq_blk_axi_dma_0_0
   (s_axi_lite_aclk,
    m_axi_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    s2mm_introut,
    axi_dma_tstvec,
    pwropt);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN zynq_blk_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_lite_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 M_AXI_S2MM_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXI_S2MM_CLK, ASSOCIATED_BUSIF M_AXI_S2MM:S_AXIS_S2MM:S_AXIS_STS, ASSOCIATED_RESET s2mm_prmry_reset_out_n:s2mm_sts_reset_out_n, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN zynq_blk_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input m_axi_s2mm_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input axi_resetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 10, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN zynq_blk_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_lite_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [9:0]s_axi_lite_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [9:0]s_axi_lite_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXI_S2MM, SUPPORTS_NARROW_BURST 0, NUM_WRITE_OUTSTANDING 16, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, NUM_READ_OUTSTANDING 2, MAX_BURST_LENGTH 64, PHASE 0.000, CLK_DOMAIN zynq_blk_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_s2mm_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWLEN" *) output [7:0]m_axi_s2mm_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWSIZE" *) output [2:0]m_axi_s2mm_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWBURST" *) output [1:0]m_axi_s2mm_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWPROT" *) output [2:0]m_axi_s2mm_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWCACHE" *) output [3:0]m_axi_s2mm_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWVALID" *) output m_axi_s2mm_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWREADY" *) input m_axi_s2mm_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WDATA" *) output [63:0]m_axi_s2mm_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WSTRB" *) output [7:0]m_axi_s2mm_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WLAST" *) output m_axi_s2mm_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WVALID" *) output m_axi_s2mm_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WREADY" *) input m_axi_s2mm_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BRESP" *) input [1:0]m_axi_s2mm_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BVALID" *) input m_axi_s2mm_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BREADY" *) output m_axi_s2mm_bready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S2MM_PRMRY_RESET_OUT_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S2MM_PRMRY_RESET_OUT_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output s2mm_prmry_reset_out_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXIS_S2MM, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN zynq_blk_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [63:0]s_axis_s2mm_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TKEEP" *) input [7:0]s_axis_s2mm_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID" *) input s_axis_s2mm_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY" *) output s_axis_s2mm_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST" *) input s_axis_s2mm_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 S2MM_INTROUT INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S2MM_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output s2mm_introut;
  output [31:0]axi_dma_tstvec;
  output pwropt;

  wire axi_resetn;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [1:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awcache;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [2:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire pwropt;
  wire s2mm_introut;
  wire s2mm_prmry_reset_out_n;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [63:0]s_axis_s2mm_tdata;
  wire [7:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire NLW_U0_m_axi_mm2s_aclk_UNCONNECTED;
  wire NLW_U0_m_axi_mm2s_arready_UNCONNECTED;
  wire NLW_U0_m_axi_mm2s_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_mm2s_rlast_UNCONNECTED;
  wire NLW_U0_m_axi_mm2s_rready_UNCONNECTED;
  wire NLW_U0_m_axi_mm2s_rvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_aclk_UNCONNECTED;
  wire NLW_U0_m_axi_sg_arready_UNCONNECTED;
  wire NLW_U0_m_axi_sg_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_awready_UNCONNECTED;
  wire NLW_U0_m_axi_sg_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_bready_UNCONNECTED;
  wire NLW_U0_m_axi_sg_bvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_rlast_UNCONNECTED;
  wire NLW_U0_m_axi_sg_rready_UNCONNECTED;
  wire NLW_U0_m_axi_sg_rvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_sg_wready_UNCONNECTED;
  wire NLW_U0_m_axi_sg_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_cntrl_tready_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_tready_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_tvalid_UNCONNECTED;
  wire NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED;
  wire NLW_U0_mm2s_introut_UNCONNECTED;
  wire NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED;
  wire NLW_U0_s_axis_s2mm_sts_tlast_UNCONNECTED;
  wire NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED;
  wire NLW_U0_s_axis_s2mm_sts_tvalid_UNCONNECTED;
  wire [31:0]NLW_U0_axi_dma_tstvec_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_mm2s_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_mm2s_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_mm2s_arcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_mm2s_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_mm2s_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_mm2s_arsize_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_mm2s_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_mm2s_rdata_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_mm2s_rresp_UNCONNECTED;
  wire [1:1]NLW_U0_m_axi_s2mm_awburst_UNCONNECTED;
  wire [3:2]NLW_U0_m_axi_s2mm_awcache_UNCONNECTED;
  wire [7:7]NLW_U0_m_axi_s2mm_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_s2mm_awprot_UNCONNECTED;
  wire [2:2]NLW_U0_m_axi_s2mm_awsize_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awuser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_arcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arsize_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_awcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_awprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_awsize_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_awuser_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_bresp_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_rdata_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_rresp_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_wdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_wstrb_UNCONNECTED;
  wire [31:0]NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED;
  wire [31:0]NLW_U0_m_axis_mm2s_tdata_UNCONNECTED;
  wire [4:0]NLW_U0_m_axis_mm2s_tdest_UNCONNECTED;
  wire [4:0]NLW_U0_m_axis_mm2s_tid_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_tkeep_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_tuser_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_lite_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_lite_bresp_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_lite_rresp_UNCONNECTED;
  wire [31:0]NLW_U0_s_axis_s2mm_sts_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axis_s2mm_sts_tkeep_UNCONNECTED;
  wire [4:0]NLW_U0_s_axis_s2mm_tdest_UNCONNECTED;
  wire [4:0]NLW_U0_s_axis_s2mm_tid_UNCONNECTED;
  wire [3:0]NLW_U0_s_axis_s2mm_tuser_UNCONNECTED;

  (* C_DLYTMR_RESOLUTION = "125" *) 
  (* C_ENABLE_MULTI_CHANNEL = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_INCLUDE_MM2S = "0" *) 
  (* C_INCLUDE_MM2S_DRE = "0" *) 
  (* C_INCLUDE_MM2S_SF = "1" *) 
  (* C_INCLUDE_S2MM = "1" *) 
  (* C_INCLUDE_S2MM_DRE = "0" *) 
  (* C_INCLUDE_S2MM_SF = "1" *) 
  (* C_INCLUDE_SG = "0" *) 
  (* C_INCREASE_THROUGHPUT = "0" *) 
  (* C_INSTANCE = "axi_dma" *) 
  (* C_MICRO_DMA = "0" *) 
  (* C_MM2S_BURST_SIZE = "16" *) 
  (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) 
  (* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_DATA_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_DATA_WIDTH = "64" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_NUM_MM2S_CHANNELS = "1" *) 
  (* C_NUM_S2MM_CHANNELS = "1" *) 
  (* C_PRMRY_IS_ACLK_ASYNC = "0" *) 
  (* C_S2MM_BURST_SIZE = "64" *) 
  (* C_SG_INCLUDE_STSCNTRL_STRM = "0" *) 
  (* C_SG_LENGTH_WIDTH = "14" *) 
  (* C_SG_USE_STSAPP_LENGTH = "0" *) 
  (* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) 
  (* C_S_AXIS_S2MM_TDATA_WIDTH = "64" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "10" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  zynq_blk_axi_dma_0_0_axi_dma U0
       (.axi_dma_tstvec(NLW_U0_axi_dma_tstvec_UNCONNECTED[31:0]),
        .axi_resetn(axi_resetn),
        .m_axi_mm2s_aclk(NLW_U0_m_axi_mm2s_aclk_UNCONNECTED),
        .m_axi_mm2s_araddr(NLW_U0_m_axi_mm2s_araddr_UNCONNECTED[31:0]),
        .m_axi_mm2s_arburst(NLW_U0_m_axi_mm2s_arburst_UNCONNECTED[1:0]),
        .m_axi_mm2s_arcache(NLW_U0_m_axi_mm2s_arcache_UNCONNECTED[3:0]),
        .m_axi_mm2s_arlen(NLW_U0_m_axi_mm2s_arlen_UNCONNECTED[7:0]),
        .m_axi_mm2s_arprot(NLW_U0_m_axi_mm2s_arprot_UNCONNECTED[2:0]),
        .m_axi_mm2s_arready(NLW_U0_m_axi_mm2s_arready_UNCONNECTED),
        .m_axi_mm2s_arsize(NLW_U0_m_axi_mm2s_arsize_UNCONNECTED[2:0]),
        .m_axi_mm2s_aruser(NLW_U0_m_axi_mm2s_aruser_UNCONNECTED[3:0]),
        .m_axi_mm2s_arvalid(NLW_U0_m_axi_mm2s_arvalid_UNCONNECTED),
        .m_axi_mm2s_rdata(NLW_U0_m_axi_mm2s_rdata_UNCONNECTED[31:0]),
        .m_axi_mm2s_rlast(NLW_U0_m_axi_mm2s_rlast_UNCONNECTED),
        .m_axi_mm2s_rready(NLW_U0_m_axi_mm2s_rready_UNCONNECTED),
        .m_axi_mm2s_rresp(NLW_U0_m_axi_mm2s_rresp_UNCONNECTED[1:0]),
        .m_axi_mm2s_rvalid(NLW_U0_m_axi_mm2s_rvalid_UNCONNECTED),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst({NLW_U0_m_axi_s2mm_awburst_UNCONNECTED[1],m_axi_s2mm_awburst[0]}),
        .m_axi_s2mm_awcache({NLW_U0_m_axi_s2mm_awcache_UNCONNECTED[3:2],m_axi_s2mm_awcache[1:0]}),
        .m_axi_s2mm_awlen({NLW_U0_m_axi_s2mm_awlen_UNCONNECTED[7],m_axi_s2mm_awlen[6:0]}),
        .m_axi_s2mm_awprot(NLW_U0_m_axi_s2mm_awprot_UNCONNECTED[2:0]),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize({NLW_U0_m_axi_s2mm_awsize_UNCONNECTED[2],m_axi_s2mm_awsize[1:0]}),
        .m_axi_s2mm_awuser(NLW_U0_m_axi_s2mm_awuser_UNCONNECTED[3:0]),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axi_sg_aclk(NLW_U0_m_axi_sg_aclk_UNCONNECTED),
        .m_axi_sg_araddr(NLW_U0_m_axi_sg_araddr_UNCONNECTED[31:0]),
        .m_axi_sg_arburst(NLW_U0_m_axi_sg_arburst_UNCONNECTED[1:0]),
        .m_axi_sg_arcache(NLW_U0_m_axi_sg_arcache_UNCONNECTED[3:0]),
        .m_axi_sg_arlen(NLW_U0_m_axi_sg_arlen_UNCONNECTED[7:0]),
        .m_axi_sg_arprot(NLW_U0_m_axi_sg_arprot_UNCONNECTED[2:0]),
        .m_axi_sg_arready(NLW_U0_m_axi_sg_arready_UNCONNECTED),
        .m_axi_sg_arsize(NLW_U0_m_axi_sg_arsize_UNCONNECTED[2:0]),
        .m_axi_sg_aruser(NLW_U0_m_axi_sg_aruser_UNCONNECTED[3:0]),
        .m_axi_sg_arvalid(NLW_U0_m_axi_sg_arvalid_UNCONNECTED),
        .m_axi_sg_awaddr(NLW_U0_m_axi_sg_awaddr_UNCONNECTED[31:0]),
        .m_axi_sg_awburst(NLW_U0_m_axi_sg_awburst_UNCONNECTED[1:0]),
        .m_axi_sg_awcache(NLW_U0_m_axi_sg_awcache_UNCONNECTED[3:0]),
        .m_axi_sg_awlen(NLW_U0_m_axi_sg_awlen_UNCONNECTED[7:0]),
        .m_axi_sg_awprot(NLW_U0_m_axi_sg_awprot_UNCONNECTED[2:0]),
        .m_axi_sg_awready(NLW_U0_m_axi_sg_awready_UNCONNECTED),
        .m_axi_sg_awsize(NLW_U0_m_axi_sg_awsize_UNCONNECTED[2:0]),
        .m_axi_sg_awuser(NLW_U0_m_axi_sg_awuser_UNCONNECTED[3:0]),
        .m_axi_sg_awvalid(NLW_U0_m_axi_sg_awvalid_UNCONNECTED),
        .m_axi_sg_bready(NLW_U0_m_axi_sg_bready_UNCONNECTED),
        .m_axi_sg_bresp(NLW_U0_m_axi_sg_bresp_UNCONNECTED[1:0]),
        .m_axi_sg_bvalid(NLW_U0_m_axi_sg_bvalid_UNCONNECTED),
        .m_axi_sg_rdata(NLW_U0_m_axi_sg_rdata_UNCONNECTED[31:0]),
        .m_axi_sg_rlast(NLW_U0_m_axi_sg_rlast_UNCONNECTED),
        .m_axi_sg_rready(NLW_U0_m_axi_sg_rready_UNCONNECTED),
        .m_axi_sg_rresp(NLW_U0_m_axi_sg_rresp_UNCONNECTED[1:0]),
        .m_axi_sg_rvalid(NLW_U0_m_axi_sg_rvalid_UNCONNECTED),
        .m_axi_sg_wdata(NLW_U0_m_axi_sg_wdata_UNCONNECTED[31:0]),
        .m_axi_sg_wlast(NLW_U0_m_axi_sg_wlast_UNCONNECTED),
        .m_axi_sg_wready(NLW_U0_m_axi_sg_wready_UNCONNECTED),
        .m_axi_sg_wstrb(NLW_U0_m_axi_sg_wstrb_UNCONNECTED[3:0]),
        .m_axi_sg_wvalid(NLW_U0_m_axi_sg_wvalid_UNCONNECTED),
        .m_axis_mm2s_cntrl_tdata(NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED[31:0]),
        .m_axis_mm2s_cntrl_tkeep(NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED[3:0]),
        .m_axis_mm2s_cntrl_tlast(NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED),
        .m_axis_mm2s_cntrl_tready(NLW_U0_m_axis_mm2s_cntrl_tready_UNCONNECTED),
        .m_axis_mm2s_cntrl_tvalid(NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED),
        .m_axis_mm2s_tdata(NLW_U0_m_axis_mm2s_tdata_UNCONNECTED[31:0]),
        .m_axis_mm2s_tdest(NLW_U0_m_axis_mm2s_tdest_UNCONNECTED[4:0]),
        .m_axis_mm2s_tid(NLW_U0_m_axis_mm2s_tid_UNCONNECTED[4:0]),
        .m_axis_mm2s_tkeep(NLW_U0_m_axis_mm2s_tkeep_UNCONNECTED[3:0]),
        .m_axis_mm2s_tlast(NLW_U0_m_axis_mm2s_tlast_UNCONNECTED),
        .m_axis_mm2s_tready(NLW_U0_m_axis_mm2s_tready_UNCONNECTED),
        .m_axis_mm2s_tuser(NLW_U0_m_axis_mm2s_tuser_UNCONNECTED[3:0]),
        .m_axis_mm2s_tvalid(NLW_U0_m_axis_mm2s_tvalid_UNCONNECTED),
        .mm2s_cntrl_reset_out_n(NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED),
        .mm2s_introut(NLW_U0_mm2s_introut_UNCONNECTED),
        .mm2s_prmry_reset_out_n(NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED),
        .pwropt(pwropt),
        .s2mm_introut(s2mm_introut),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_sts_reset_out_n(NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr({NLW_U0_s_axi_lite_awaddr_UNCONNECTED[9:7],s_axi_lite_awaddr[6:2],NLW_U0_s_axi_lite_awaddr_UNCONNECTED[1:0]}),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(NLW_U0_s_axi_lite_bresp_UNCONNECTED[1:0]),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(NLW_U0_s_axi_lite_rresp_UNCONNECTED[1:0]),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_sts_tdata(NLW_U0_s_axis_s2mm_sts_tdata_UNCONNECTED[31:0]),
        .s_axis_s2mm_sts_tkeep(NLW_U0_s_axis_s2mm_sts_tkeep_UNCONNECTED[3:0]),
        .s_axis_s2mm_sts_tlast(NLW_U0_s_axis_s2mm_sts_tlast_UNCONNECTED),
        .s_axis_s2mm_sts_tready(NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED),
        .s_axis_s2mm_sts_tvalid(NLW_U0_s_axis_s2mm_sts_tvalid_UNCONNECTED),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tdest(NLW_U0_s_axis_s2mm_tdest_UNCONNECTED[4:0]),
        .s_axis_s2mm_tid(NLW_U0_s_axis_s2mm_tid_UNCONNECTED[4:0]),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tuser(NLW_U0_s_axis_s2mm_tuser_UNCONNECTED[3:0]),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
endmodule

(* ORIG_REF_NAME = "axi_datamover" *) 
module zynq_blk_axi_dma_0_0_axi_datamover
   (m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wlast,
    s_axis_s2mm_tready,
    s2mm_halt_cmplt,
    sig_rst2all_stop_request,
    s_axis_s2mm_cmd_tready,
    m_axis_s2mm_sts_tvalid_int,
    m_axi_s2mm_bready,
    sts_received_i_reg,
    s2mm_slverr_i,
    s2mm_decerr_i,
    s2mm_interr_i,
    sts_received_i_reg_0,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_aclk,
    out,
    sig_s_h_halt_reg_reg,
    p_4_out,
    p_2_out,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_wready,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tkeep,
    p_7_out,
    m_axi_s2mm_awready,
    s_axis_s2mm_tdata,
    smpl_dma_overflow,
    m_axi_s2mm_bresp,
    D,
    pwropt);
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_wvalid;
  output m_axi_s2mm_wlast;
  output s_axis_s2mm_tready;
  output s2mm_halt_cmplt;
  output sig_rst2all_stop_request;
  output s_axis_s2mm_cmd_tready;
  output m_axis_s2mm_sts_tvalid_int;
  output m_axi_s2mm_bready;
  output sts_received_i_reg;
  output s2mm_slverr_i;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output [13:0]sts_received_i_reg_0;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  output [31:0]m_axi_s2mm_awaddr;
  output [6:0]m_axi_s2mm_awlen;
  output [1:0]m_axi_s2mm_awsize;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]m_axi_s2mm_wstrb;
  input m_axi_s2mm_aclk;
  input out;
  input sig_s_h_halt_reg_reg;
  input p_4_out;
  input p_2_out;
  input m_axi_s2mm_bvalid;
  input m_axi_s2mm_wready;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_tlast;
  input [7:0]s_axis_s2mm_tkeep;
  input p_7_out;
  input m_axi_s2mm_awready;
  input [63:0]s_axis_s2mm_tdata;
  input smpl_dma_overflow;
  input [1:0]m_axi_s2mm_bresp;
  input [47:0]D;
  output pwropt;

  wire [47:0]D;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [6:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [1:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_sts_tvalid_int;
  wire out;
  wire p_2_out;
  wire p_4_out;
  wire p_7_out;
  wire pwropt;
  wire s2mm_decerr_i;
  wire s2mm_halt_cmplt;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s_axis_s2mm_cmd_tready;
  wire [63:0]s_axis_s2mm_tdata;
  wire [7:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire smpl_dma_overflow;
  wire sts_received_i_reg;
  wire [13:0]sts_received_i_reg_0;

  zynq_blk_axi_dma_0_0_axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.D(D),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (s_axis_s2mm_cmd_tready),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (m_axis_s2mm_sts_tvalid_int),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .out(out),
        .p_2_out(p_2_out),
        .p_4_out(p_4_out),
        .p_7_out(p_7_out),
        .pwropt(pwropt),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg),
        .smpl_dma_overflow(smpl_dma_overflow),
        .sts_received_i_reg(sts_received_i_reg),
        .sts_received_i_reg_0(sts_received_i_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_addr_cntl
   (out,
    FIFO_Full_reg,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    sig_init_done,
    sig_inhibit_rdy_n,
    sig_inhibit_rdy_n_reg,
    sig_calc_error_reg_reg_0,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    SR,
    m_axi_s2mm_aclk,
    sig_init_done_reg,
    sig_halt_reg,
    p_22_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_s2mm_awready,
    sig_halt_cmplt_reg,
    sig_halt_cmplt_reg_0,
    s2mm_halt_cmplt,
    in);
  output out;
  output FIFO_Full_reg;
  output sig_addr2wsc_calc_error;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output sig_inhibit_rdy_n_reg;
  output sig_calc_error_reg_reg_0;
  output [31:0]m_axi_s2mm_awaddr;
  output [6:0]m_axi_s2mm_awlen;
  output [1:0]m_axi_s2mm_awsize;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg;
  input sig_halt_reg;
  input p_22_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_s2mm_awready;
  input sig_halt_cmplt_reg;
  input sig_halt_cmplt_reg_0;
  input s2mm_halt_cmplt;
  input [40:0]in;

  wire FIFO_Full_reg;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ;
  wire [0:0]SR;
  wire [40:0]in;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [6:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [1:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire p_0_in;
  wire [50:4]p_1_out;
  wire p_22_out;
  wire s2mm_halt_cmplt;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_cmplt_reg;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_next_addr_reg0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  wire sig_push_addr_reg1_out;

  assign out = sig_posted_to_axi;
  zynq_blk_axi_dma_0_0_axi_datamover_fifo__parameterized5 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .SR(SR),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({p_1_out[50],p_1_out[47],p_1_out[45:44],p_1_out[42:4]}),
        .p_0_in(p_0_in),
        .p_22_out(p_22_out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg_1(sig_inhibit_rdy_n_reg),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_0_in),
        .Q(m_axi_s2mm_awvalid),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[50]),
        .Q(sig_addr2wsc_calc_error),
        .R(sig_next_addr_reg0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    sig_halt_cmplt_i_1
       (.I0(sig_addr2wsc_calc_error),
        .I1(sig_halt_cmplt_reg),
        .I2(sig_halt_cmplt_reg_0),
        .I3(sig_addr_reg_empty),
        .I4(s2mm_halt_cmplt),
        .O(sig_calc_error_reg_reg_0));
  LUT4 #(
    .INIT(16'h08FF)) 
    \sig_next_addr_reg[31]_i_1 
       (.I0(sig_addr_reg_full),
        .I1(m_axi_s2mm_awready),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[4]),
        .Q(m_axi_s2mm_awaddr[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[14]),
        .Q(m_axi_s2mm_awaddr[10]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[15]),
        .Q(m_axi_s2mm_awaddr[11]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[16]),
        .Q(m_axi_s2mm_awaddr[12]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[17]),
        .Q(m_axi_s2mm_awaddr[13]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[18]),
        .Q(m_axi_s2mm_awaddr[14]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[19]),
        .Q(m_axi_s2mm_awaddr[15]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[20]),
        .Q(m_axi_s2mm_awaddr[16]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[21]),
        .Q(m_axi_s2mm_awaddr[17]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[22]),
        .Q(m_axi_s2mm_awaddr[18]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[23]),
        .Q(m_axi_s2mm_awaddr[19]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[5]),
        .Q(m_axi_s2mm_awaddr[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[24]),
        .Q(m_axi_s2mm_awaddr[20]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[25]),
        .Q(m_axi_s2mm_awaddr[21]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[26]),
        .Q(m_axi_s2mm_awaddr[22]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[27]),
        .Q(m_axi_s2mm_awaddr[23]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[28]),
        .Q(m_axi_s2mm_awaddr[24]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[29]),
        .Q(m_axi_s2mm_awaddr[25]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[30]),
        .Q(m_axi_s2mm_awaddr[26]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[31]),
        .Q(m_axi_s2mm_awaddr[27]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[32]),
        .Q(m_axi_s2mm_awaddr[28]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[33]),
        .Q(m_axi_s2mm_awaddr[29]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[6]),
        .Q(m_axi_s2mm_awaddr[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[34]),
        .Q(m_axi_s2mm_awaddr[30]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[35]),
        .Q(m_axi_s2mm_awaddr[31]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[7]),
        .Q(m_axi_s2mm_awaddr[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[8]),
        .Q(m_axi_s2mm_awaddr[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[9]),
        .Q(m_axi_s2mm_awaddr[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[10]),
        .Q(m_axi_s2mm_awaddr[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[11]),
        .Q(m_axi_s2mm_awaddr[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[12]),
        .Q(m_axi_s2mm_awaddr[8]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[13]),
        .Q(m_axi_s2mm_awaddr[9]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[47]),
        .Q(m_axi_s2mm_awburst),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[36]),
        .Q(m_axi_s2mm_awlen[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[37]),
        .Q(m_axi_s2mm_awlen[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[38]),
        .Q(m_axi_s2mm_awlen[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[39]),
        .Q(m_axi_s2mm_awlen[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[40]),
        .Q(m_axi_s2mm_awlen[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[41]),
        .Q(m_axi_s2mm_awlen[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[42]),
        .Q(m_axi_s2mm_awlen[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[44]),
        .Q(m_axi_s2mm_awsize[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[45]),
        .Q(m_axi_s2mm_awsize[1]),
        .R(sig_next_addr_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_cmd_status
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_stat2wsc_status_ready,
    sts_received_i_reg,
    s2mm_slverr_i,
    s2mm_decerr_i,
    s2mm_interr_i,
    sts_received_i_reg_0,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ,
    Q,
    sig_init_done_reg,
    m_axi_s2mm_aclk,
    SR,
    sig_init_done_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_4_out,
    sig_psm_halt,
    sig_input_reg_empty,
    sig_wsc2stat_status_valid,
    p_2_out,
    p_7_out,
    smpl_dma_overflow,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 );
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output sig_init_done_0;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output sig_stat2wsc_status_ready;
  output sts_received_i_reg;
  output s2mm_slverr_i;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output [13:0]sts_received_i_reg_0;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  output [47:0]Q;
  input sig_init_done_reg;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input sig_init_done_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_4_out;
  input sig_psm_halt;
  input sig_input_reg_empty;
  input sig_wsc2stat_status_valid;
  input p_2_out;
  input p_7_out;
  input smpl_dma_overflow;
  input [47:0]D;
  input [18:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ;

  wire [47:0]D;
  wire [47:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  wire [18:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire m_axi_s2mm_aclk;
  wire p_2_out;
  wire p_4_out;
  wire p_7_out;
  wire s2mm_decerr_i;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stat2wsc_status_ready;
  wire sig_wsc2stat_status_valid;
  wire smpl_dma_overflow;
  wire sts_received_i_reg;
  wire [13:0]sts_received_i_reg_0;

  zynq_blk_axi_dma_0_0_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_stat2wsc_status_ready),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_2_out(p_2_out),
        .p_7_out(p_7_out),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .smpl_dma_overflow(smpl_dma_overflow),
        .sts_received_i_reg(sts_received_i_reg),
        .sts_received_i_reg_0(sts_received_i_reg_0));
  zynq_blk_axi_dma_0_0_axi_datamover_fifo I_CMD_FIFO
       (.D(D),
        .Q(Q),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_4_out(p_4_out),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_fifo
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    Q,
    sig_init_done_reg_0,
    m_axi_s2mm_aclk,
    SR,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_4_out,
    sig_psm_halt,
    sig_input_reg_empty,
    D);
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output [47:0]Q;
  input sig_init_done_reg_0;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_4_out;
  input sig_psm_halt;
  input sig_input_reg_empty;
  input [47:0]D;

  wire [47:0]D;
  wire [47:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ;
  wire m_axi_s2mm_aclk;
  wire p_4_out;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_push_regfifo;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(p_4_out),
        .O(sig_push_regfifo));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[32]),
        .Q(Q[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[33]),
        .Q(Q[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[34]),
        .Q(Q[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[35]),
        .Q(Q[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[36]),
        .Q(Q[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[37]),
        .Q(Q[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[38]),
        .Q(Q[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[39]),
        .Q(Q[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[40]),
        .Q(Q[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[41]),
        .Q(Q[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[42]),
        .Q(Q[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[43]),
        .Q(Q[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[44]),
        .Q(Q[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[45]),
        .Q(Q[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[46]),
        .Q(Q[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[47]),
        .Q(Q[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hAEAEFFAEAEAEAEAE)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 
       (.I0(sig_init_done),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(p_4_out),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_psm_halt),
        .I5(sig_input_reg_empty),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hAA800080AA80AA80)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(p_4_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_psm_halt),
        .I5(sig_input_reg_empty),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_fifo__parameterized0
   (sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    sts_received_i_reg,
    s2mm_slverr_i,
    s2mm_decerr_i,
    s2mm_interr_i,
    sts_received_i_reg_0,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ,
    sig_init_done_reg_0,
    m_axi_s2mm_aclk,
    SR,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_wsc2stat_status_valid,
    p_2_out,
    p_7_out,
    smpl_dma_overflow,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 );
  output sig_init_done_0;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output sts_received_i_reg;
  output s2mm_slverr_i;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output [13:0]sts_received_i_reg_0;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ;
  input sig_init_done_reg_0;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_wsc2stat_status_valid;
  input p_2_out;
  input p_7_out;
  input smpl_dma_overflow;
  input [18:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 ;

  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ;
  wire [18:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_s2mm_aclk;
  wire [34:4]m_axis_s2mm_sts_tdata_int;
  wire p_2_out;
  wire p_7_out;
  wire s2mm_decerr_i;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done_0;
  wire sig_init_done_reg_0;
  wire sig_push_regfifo;
  wire sig_wsc2stat_status_valid;
  wire smpl_dma_overflow;
  wire sts_received_i_reg;
  wire [13:0]sts_received_i_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[34]),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(p_7_out),
        .I3(smpl_dma_overflow),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[0]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[8]),
        .O(sts_received_i_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[10]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[18]),
        .O(sts_received_i_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[11]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[19]),
        .O(sts_received_i_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[12]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[20]),
        .O(sts_received_i_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[21]),
        .O(sts_received_i_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[1]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[9]),
        .O(sts_received_i_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[2]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[10]),
        .O(sts_received_i_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[3]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[11]),
        .O(sts_received_i_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[4]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[12]),
        .O(sts_received_i_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[5]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[13]),
        .O(sts_received_i_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[6]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[14]),
        .O(sts_received_i_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[7]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[15]),
        .O(sts_received_i_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[8]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[16]),
        .O(sts_received_i_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[9]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[17]),
        .O(sts_received_i_reg_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_decerr_i_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[5]),
        .O(s2mm_decerr_i));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_done_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[7]),
        .O(sts_received_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_interr_i_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[4]),
        .O(s2mm_interr_i));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_slverr_i_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[6]),
        .O(s2mm_slverr_i));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[34]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_wsc2stat_status_valid),
        .O(sig_push_regfifo));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [6]),
        .Q(m_axis_s2mm_sts_tdata_int[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [7]),
        .Q(m_axis_s2mm_sts_tdata_int[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [8]),
        .Q(m_axis_s2mm_sts_tdata_int[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [9]),
        .Q(m_axis_s2mm_sts_tdata_int[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [10]),
        .Q(m_axis_s2mm_sts_tdata_int[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [11]),
        .Q(m_axis_s2mm_sts_tdata_int[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [12]),
        .Q(m_axis_s2mm_sts_tdata_int[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [13]),
        .Q(m_axis_s2mm_sts_tdata_int[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [14]),
        .Q(m_axis_s2mm_sts_tdata_int[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [15]),
        .Q(m_axis_s2mm_sts_tdata_int[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [16]),
        .Q(m_axis_s2mm_sts_tdata_int[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [17]),
        .Q(m_axis_s2mm_sts_tdata_int[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [18]),
        .Q(m_axis_s2mm_sts_tdata_int[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [0]),
        .Q(m_axis_s2mm_sts_tdata_int[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [1]),
        .Q(m_axis_s2mm_sts_tdata_int[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [2]),
        .Q(m_axis_s2mm_sts_tdata_int[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [3]),
        .Q(m_axis_s2mm_sts_tdata_int[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [4]),
        .Q(m_axis_s2mm_sts_tdata_int[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [5]),
        .Q(m_axis_s2mm_sts_tdata_int[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 
       (.I0(p_2_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(sig_init_done_0),
        .I3(sig_wsc2stat_status_valid),
        .I4(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(SR));
  LUT5 #(
    .INIT(32'h0080AA80)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_wsc2stat_status_valid),
        .I2(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I4(p_2_out),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_fifo__parameterized1
   (sig_init_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    D,
    E,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    m_axi_s2mm_bready,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    p_2_out,
    sig_input_cache_type_reg0,
    sig_init_reg_reg_1,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    SR,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_reg2,
    sig_init_done,
    Q,
    out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ,
    sig_coelsc_reg_empty,
    m_axi_s2mm_bready_0,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    sig_psm_pop_input_cmd,
    sig_csm_pop_child_cmd,
    m_axi_s2mm_bresp);
  output sig_init_reg_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output [2:0]D;
  output [0:0]E;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  output m_axi_s2mm_bready;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output p_2_out;
  output sig_input_cache_type_reg0;
  output [0:0]sig_init_reg_reg_1;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_reg2;
  input sig_init_done;
  input [3:0]Q;
  input out;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input sig_coelsc_reg_empty;
  input m_axi_s2mm_bready_0;
  input [2:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input sig_psm_pop_input_cmd;
  input sig_csm_pop_child_cmd;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire [2:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire m_axi_s2mm_bready_0;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire p_2_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_coelsc_reg_empty;
  wire sig_csm_pop_child_cmd;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_i_1__6_n_0;
  wire sig_init_reg2;
  wire sig_init_reg_reg_0;
  wire [0:0]sig_init_reg_reg_1;
  wire sig_input_cache_type_reg0;
  wire sig_psm_pop_input_cmd;

  zynq_blk_axi_dma_0_0_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bready_0(m_axi_s2mm_bready_0),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .p_2_out(p_2_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
  LUT2 #(
    .INIT(4'hE)) 
    sig_child_error_reg_i_1
       (.I0(sig_init_reg_reg_0),
        .I1(sig_csm_pop_child_cmd),
        .O(sig_init_reg_reg_1));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_0),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__3
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_reg_reg_0),
        .I2(sig_init_reg2),
        .I3(sig_init_done),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__6
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_reg_reg_0),
        .I2(sig_init_reg2),
        .I3(sig_init_done_0),
        .O(sig_init_done_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__6_n_0),
        .Q(sig_init_done_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_init_reg_reg_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_input_addr_reg[31]_i_1 
       (.I0(sig_init_reg_reg_0),
        .I1(sig_psm_pop_input_cmd),
        .O(sig_input_cache_type_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_fifo__parameterized2
   (FIFO_Full_reg,
    sig_init_done,
    sig_inhibit_rdy_n_reg_0,
    sel,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    E,
    D,
    \INFERRED_GEN.cnt_i_reg[3] ,
    p_4_out,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    p_0_in,
    SR,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    \INFERRED_GEN.cnt_i_reg[3]_1 ,
    Q,
    sig_coelsc_reg_empty,
    sig_data2wsc_valid,
    \sig_wdc_statcnt_reg[3] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_inhibit_rdy_n_reg_0;
  output sel;
  output [16:0]out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output [0:0]E;
  output [2:0]D;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output p_4_out;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  output p_0_in;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input \INFERRED_GEN.cnt_i_reg[3]_1 ;
  input [0:0]Q;
  input sig_coelsc_reg_empty;
  input sig_data2wsc_valid;
  input [3:0]\sig_wdc_statcnt_reg[3] ;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [16:0]in;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_1 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [16:0]in;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire p_0_in;
  wire p_4_out;
  wire sel;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n_i_1__1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire [3:0]\sig_wdc_statcnt_reg[3] ;

  zynq_blk_axi_dma_0_0_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(sel),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .\INFERRED_GEN.cnt_i_reg[3]_1 (\INFERRED_GEN.cnt_i_reg[3]_1 ),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .\sig_wdc_statcnt_reg[3] (\sig_wdc_statcnt_reg[3] ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_fifo__parameterized3
   (FIFO_Full_reg,
    sig_init_reg2,
    sig_inhibit_rdy_n_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    out,
    D,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    sig_sm_ld_dre_cmd_ns,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    SR,
    m_axi_s2mm_aclk,
    sig_init_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_sm_pop_cmd_fifo,
    p_9_out,
    sig_need_cmd_flush,
    sig_sm_ld_dre_cmd,
    lsig_cmd_fetch_pause,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    \sig_next_strt_offset_reg[0] ,
    Q,
    p_7_out,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    in);
  output FIFO_Full_reg;
  output sig_init_reg2;
  output sig_inhibit_rdy_n_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output [14:0]out;
  output [0:0]D;
  output [2:0]\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  output sig_sm_ld_dre_cmd_ns;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_init_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_sm_pop_cmd_fifo;
  input p_9_out;
  input sig_need_cmd_flush;
  input sig_sm_ld_dre_cmd;
  input lsig_cmd_fetch_pause;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  input [0:0]\sig_next_strt_offset_reg[0] ;
  input [2:0]Q;
  input p_7_out;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input [16:0]in;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire [2:0]\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [16:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire [14:0]out;
  wire p_7_out;
  wire p_9_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_inhibit_rdy_n_i_1__4_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_i_1__0_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_need_cmd_flush;
  wire [0:0]\sig_next_strt_offset_reg[0] ;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;

  zynq_blk_axi_dma_0_0_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .SR(SR),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .p_9_out(p_9_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .\sig_next_strt_offset_reg[0] (\sig_next_strt_offset_reg[0] ),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__4
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__4_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SR));
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_done),
        .I2(sig_init_reg2),
        .I3(sig_init_reg),
        .O(sig_init_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__0_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_fifo__parameterized4
   (FIFO_Full_reg,
    SR,
    sig_inhibit_rdy_n,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    \INFERRED_GEN.cnt_i_reg[4] ,
    sig_m_valid_out_reg,
    din,
    Q,
    out,
    sig_btt_eq_0_reg,
    sig_btt_cntr0,
    sig_eop_sent,
    \sig_mssa_index_reg_out_reg[0] ,
    sig_m_valid_dup_reg,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    ld_btt_cntr_reg1_reg,
    DI,
    p_0_out,
    \sig_strb_reg_out_reg[7] ,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_eop_sent_reg,
    lsig_absorb2tlast,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    sig_strm_tlast,
    \gen_wr_a.gen_word_narrow.mem_reg_1_0 ,
    sig_eop_sent_reg_reg,
    sig_btt_eq_0,
    E,
    sig_btt_eq_0_reg_0,
    sig_btt_eq_0_reg_1,
    sig_btt_eq_0_reg_2,
    sig_eop_sent_reg_reg_0,
    sig_eop_sent_reg_reg_1,
    \sig_data_reg_out_reg[63] ,
    \sig_data_reg_out_reg[63]_0 ,
    slice_insert_valid,
    ld_btt_cntr_reg1,
    sig_sm_ld_dre_cmd,
    sig_cmd_full,
    CO,
    sig_valid_fifo_ld12_out,
    sig_clr_dbc_reg,
    \sig_byte_cntr[3]_i_10 ,
    \sig_byte_cntr[3]_i_6 ,
    in);
  output FIFO_Full_reg;
  output [0:0]SR;
  output sig_inhibit_rdy_n;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output sig_m_valid_out_reg;
  output [1:0]din;
  output [0:0]Q;
  output [9:0]out;
  output sig_btt_eq_0_reg;
  output sig_btt_cntr0;
  output sig_eop_sent;
  output \sig_mssa_index_reg_out_reg[0] ;
  output [0:0]sig_m_valid_dup_reg;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  output ld_btt_cntr_reg1_reg;
  output [0:0]DI;
  output [0:0]p_0_out;
  output \sig_strb_reg_out_reg[7] ;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_eop_sent_reg;
  input lsig_absorb2tlast;
  input \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  input sig_strm_tlast;
  input \gen_wr_a.gen_word_narrow.mem_reg_1_0 ;
  input sig_eop_sent_reg_reg;
  input sig_btt_eq_0;
  input [0:0]E;
  input sig_btt_eq_0_reg_0;
  input sig_btt_eq_0_reg_1;
  input sig_btt_eq_0_reg_2;
  input sig_eop_sent_reg_reg_0;
  input [2:0]sig_eop_sent_reg_reg_1;
  input \sig_data_reg_out_reg[63] ;
  input \sig_data_reg_out_reg[63]_0 ;
  input slice_insert_valid;
  input ld_btt_cntr_reg1;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_full;
  input [0:0]CO;
  input sig_valid_fifo_ld12_out;
  input sig_clr_dbc_reg;
  input [4:0]\sig_byte_cntr[3]_i_10 ;
  input \sig_byte_cntr[3]_i_6 ;
  input [0:13]in;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [1:0]din;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_0 ;
  wire [0:13]in;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_reg;
  wire lsig_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire [9:0]out;
  wire [0:0]p_0_out;
  wire sig_btt_cntr0;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_reg;
  wire sig_btt_eq_0_reg_0;
  wire sig_btt_eq_0_reg_1;
  wire sig_btt_eq_0_reg_2;
  wire [4:0]\sig_byte_cntr[3]_i_10 ;
  wire \sig_byte_cntr[3]_i_6 ;
  wire sig_clr_dbc_reg;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire \sig_data_reg_out_reg[63] ;
  wire \sig_data_reg_out_reg[63]_0 ;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg_reg;
  wire sig_eop_sent_reg_reg_0;
  wire [2:0]sig_eop_sent_reg_reg_1;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__3_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire [0:0]sig_m_valid_dup_reg;
  wire sig_m_valid_out_reg;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire sig_sm_ld_dre_cmd;
  wire \sig_strb_reg_out_reg[7] ;
  wire sig_strm_tlast;
  wire sig_valid_fifo_ld12_out;
  wire slice_insert_valid;

  zynq_blk_axi_dma_0_0_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.CO(CO),
        .DI(DI),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q(Q),
        .SS(SR),
        .din(din),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_0 (\gen_wr_a.gen_word_narrow.mem_reg_1_0 ),
        .in(in),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg1_reg(ld_btt_cntr_reg1_reg),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_out(p_0_out),
        .sig_btt_cntr0(sig_btt_cntr0),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_btt_eq_0_reg(sig_btt_eq_0_reg),
        .sig_btt_eq_0_reg_0(sig_btt_eq_0_reg_0),
        .sig_btt_eq_0_reg_1(sig_btt_eq_0_reg_1),
        .sig_btt_eq_0_reg_2(sig_btt_eq_0_reg_2),
        .\sig_byte_cntr[3]_i_10 (\sig_byte_cntr[3]_i_10 ),
        .\sig_byte_cntr[3]_i_6 (\sig_byte_cntr[3]_i_6 ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .\sig_data_reg_out_reg[63] (\sig_data_reg_out_reg[63] ),
        .\sig_data_reg_out_reg[63]_0 (\sig_data_reg_out_reg[63]_0 ),
        .sig_eop_sent(sig_eop_sent),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg),
        .sig_eop_sent_reg_reg_0(sig_eop_sent_reg_reg_0),
        .sig_eop_sent_reg_reg_1(sig_eop_sent_reg_reg_1),
        .sig_m_valid_dup_reg(sig_m_valid_dup_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .\sig_mssa_index_reg_out_reg[0] (\sig_mssa_index_reg_out_reg[0] ),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .\sig_strb_reg_out_reg[7] (\sig_strb_reg_out_reg[7] ),
        .sig_strm_tlast(sig_strm_tlast),
        .sig_valid_fifo_ld12_out(sig_valid_fifo_ld12_out),
        .slice_insert_valid(slice_insert_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__3
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__3_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
  LUT5 #(
    .INIT(32'h00004000)) 
    sig_init_done_i_1
       (.I0(sig_init_done),
        .I1(sig_init_reg2),
        .I2(sig_init_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_eop_sent_reg),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_init_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_fifo__parameterized5
   (FIFO_Full_reg,
    sig_init_done,
    sig_inhibit_rdy_n_reg_0,
    sig_inhibit_rdy_n_reg_1,
    sig_push_addr_reg1_out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    p_0_in,
    out,
    SR,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_addr_reg_empty,
    sig_halt_reg,
    p_22_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_inhibit_rdy_n_reg_0;
  output sig_inhibit_rdy_n_reg_1;
  output sig_push_addr_reg1_out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output p_0_in;
  output [42:0]out;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_addr_reg_empty;
  input sig_halt_reg;
  input p_22_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [40:0]in;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SR;
  wire [40:0]in;
  wire m_axi_s2mm_aclk;
  wire [42:0]out;
  wire p_0_in;
  wire p_22_out;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n_i_1__0_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_inhibit_rdy_n_reg_1;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_push_addr_reg1_out;

  zynq_blk_axi_dma_0_0_srl_fifo_f__parameterized3 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .SR(SR),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_22_out(p_22_out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg_1),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__0
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__0_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_fifo__parameterized6
   (FIFO_Full_reg,
    sig_init_done,
    sig_inhibit_rdy_n_reg_0,
    sig_first_dbeat_reg,
    sig_push_dqual_reg,
    FIFO_Full_reg_0,
    D,
    out,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    \sig_addr_posted_cntr_reg[0] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2,
    \sig_xfer_addr_reg_reg[2] ,
    SR,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_single_dbeat_reg,
    sig_first_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_11_out,
    Q,
    \sig_dbeat_cntr_reg[6] ,
    sig_ld_new_cmd_reg,
    sig_next_cmd_cmplt_reg_reg,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_dqual_reg_empty_reg,
    sig_last_dbeat_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_wdc_status_going_full,
    sig_dqual_reg_empty_reg_0,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_addr_posted_cntr,
    sig_last_mmap_dbeat_reg,
    sig_halt_reg,
    sig_dqual_reg_full,
    sig_m_valid_dup_i_2,
    sig_last_dbeat_reg_0,
    sig_single_dbeat_reg_0,
    sig_next_calc_error_reg_reg);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_inhibit_rdy_n_reg_0;
  output sig_first_dbeat_reg;
  output sig_push_dqual_reg;
  output FIFO_Full_reg_0;
  output [7:0]D;
  output [5:0]out;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output \sig_addr_posted_cntr_reg[0] ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2;
  output [0:0]\sig_xfer_addr_reg_reg[2] ;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_single_dbeat_reg;
  input sig_first_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_11_out;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[6] ;
  input sig_ld_new_cmd_reg;
  input sig_next_cmd_cmplt_reg_reg;
  input \sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_dqual_reg_empty_reg;
  input sig_last_dbeat_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_wdc_status_going_full;
  input sig_dqual_reg_empty_reg_0;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input [2:0]sig_addr_posted_cntr;
  input sig_last_mmap_dbeat_reg;
  input sig_halt_reg;
  input sig_dqual_reg_full;
  input sig_m_valid_dup_i_2;
  input sig_last_dbeat_reg_0;
  input sig_single_dbeat_reg_0;
  input [12:0]sig_next_calc_error_reg_reg;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [7:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire p_11_out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n_i_1__2_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_m_valid_dup_i_2;
  wire [12:0]sig_next_calc_error_reg_reg;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_single_dbeat_reg;
  wire sig_single_dbeat_reg_0;
  wire sig_stat2wsc_status_ready;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire [0:0]\sig_xfer_addr_reg_reg[2] ;

  zynq_blk_axi_dma_0_0_srl_fifo_f__parameterized4 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_11_out(p_11_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_reg(sig_halt_reg),
        .sig_last_dbeat_reg(sig_push_dqual_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_m_valid_dup_i_2(sig_m_valid_dup_i_2),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_single_dbeat_reg(sig_single_dbeat_reg),
        .sig_single_dbeat_reg_0(sig_single_dbeat_reg_0),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .\sig_xfer_addr_reg_reg[2] (\sig_xfer_addr_reg_reg[2] ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__2
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__2_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_ibttcc" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_ibttcc
   (sig_psm_pop_input_cmd,
    sig_csm_pop_child_cmd,
    p_9_out,
    sig_psm_halt,
    sig_input_reg_empty,
    in,
    sig_xfer_cmd_cmplt_reg_reg_0,
    sig_realign_calc_err_reg_reg_0,
    \sig_child_addr_cntr_lsh_reg[2]_0 ,
    sig_adjusted_addr_incr,
    p_11_out,
    p_22_out,
    sig_child_qual_first_of_2,
    rd_en,
    S,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    sig_init_reg,
    m_axi_s2mm_aclk,
    SR,
    sig_input_cache_type_reg0,
    Q,
    sig_xfer_is_seq_reg_reg_0,
    O,
    \sig_child_addr_cntr_lsh_reg[7]_0 ,
    dout,
    \sig_xfer_len_reg_reg[0]_0 ,
    sig_cmd2mstr_cmd_valid,
    \sig_xfer_len_reg_reg[0]_1 ,
    \sig_xfer_len_reg_reg[0]_2 ,
    sig_cmd2addr_valid_reg_0,
    sig_inhibit_rdy_n,
    sig_cmd2data_valid_reg_0,
    sig_inhibit_rdy_n_0,
    empty,
    sig_inhibit_rdy_n_1,
    sig_realign_calc_err_reg_reg_1,
    CO,
    DI,
    D);
  output sig_psm_pop_input_cmd;
  output sig_csm_pop_child_cmd;
  output p_9_out;
  output sig_psm_halt;
  output sig_input_reg_empty;
  output [40:0]in;
  output [1:0]sig_xfer_cmd_cmplt_reg_reg_0;
  output [16:0]sig_realign_calc_err_reg_reg_0;
  output [2:0]\sig_child_addr_cntr_lsh_reg[2]_0 ;
  output [9:0]sig_adjusted_addr_incr;
  output p_11_out;
  output p_22_out;
  output sig_child_qual_first_of_2;
  output rd_en;
  output [3:0]S;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  input sig_init_reg;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input sig_input_cache_type_reg0;
  input [47:0]Q;
  input sig_xfer_is_seq_reg_reg_0;
  input [3:0]O;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7]_0 ;
  input [11:0]dout;
  input [2:0]\sig_xfer_len_reg_reg[0]_0 ;
  input sig_cmd2mstr_cmd_valid;
  input \sig_xfer_len_reg_reg[0]_1 ;
  input \sig_xfer_len_reg_reg[0]_2 ;
  input sig_cmd2addr_valid_reg_0;
  input sig_inhibit_rdy_n;
  input sig_cmd2data_valid_reg_0;
  input sig_inhibit_rdy_n_0;
  input empty;
  input sig_inhibit_rdy_n_1;
  input sig_realign_calc_err_reg_reg_1;
  input [0:0]CO;
  input [1:0]DI;
  input [6:0]D;

  wire [0:0]CO;
  wire [6:0]D;
  wire [1:0]DI;
  wire \FSM_onehot_sig_csm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[4]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[2] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[4] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[5] ;
  wire \FSM_sequential_sig_psm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_sig_psm_state[1]_i_2_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_2_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_4_n_0 ;
  wire [3:0]O;
  wire [47:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [15:0]data;
  wire [11:0]dout;
  wire empty;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire [40:0]in;
  wire m_axi_s2mm_aclk;
  wire p_10_out;
  wire p_11_out;
  wire p_1_in;
  wire p_22_out;
  wire p_32_out;
  wire p_9_out;
  wire rd_en;
  wire [9:0]sig_adjusted_addr_incr;
  wire \sig_btt_cntr[11]_i_2_n_0 ;
  wire \sig_btt_cntr[11]_i_3_n_0 ;
  wire \sig_btt_cntr[11]_i_4_n_0 ;
  wire \sig_btt_cntr[11]_i_5_n_0 ;
  wire \sig_btt_cntr[11]_i_6_n_0 ;
  wire \sig_btt_cntr[11]_i_7_n_0 ;
  wire \sig_btt_cntr[11]_i_8_n_0 ;
  wire \sig_btt_cntr[11]_i_9_n_0 ;
  wire \sig_btt_cntr[13]_i_1_n_0 ;
  wire \sig_btt_cntr[13]_i_3__0_n_0 ;
  wire \sig_btt_cntr[13]_i_4_n_0 ;
  wire \sig_btt_cntr[13]_i_5_n_0 ;
  wire \sig_btt_cntr[3]_i_2_n_0 ;
  wire \sig_btt_cntr[3]_i_3_n_0 ;
  wire \sig_btt_cntr[3]_i_4_n_0 ;
  wire \sig_btt_cntr[3]_i_5_n_0 ;
  wire \sig_btt_cntr[3]_i_6_n_0 ;
  wire \sig_btt_cntr[3]_i_7_n_0 ;
  wire \sig_btt_cntr[3]_i_8_n_0 ;
  wire \sig_btt_cntr[3]_i_9_n_0 ;
  wire \sig_btt_cntr[7]_i_2_n_0 ;
  wire \sig_btt_cntr[7]_i_3_n_0 ;
  wire \sig_btt_cntr[7]_i_4_n_0 ;
  wire \sig_btt_cntr[7]_i_5_n_0 ;
  wire \sig_btt_cntr[7]_i_6_n_0 ;
  wire \sig_btt_cntr[7]_i_7_n_0 ;
  wire \sig_btt_cntr[7]_i_8_n_0 ;
  wire \sig_btt_cntr[7]_i_9_n_0 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[13]_i_2_n_6 ;
  wire \sig_btt_cntr_reg[13]_i_2_n_7 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_7 ;
  wire sig_btt_eq_b2mbaa2;
  wire sig_btt_eq_b2mbaa2_carry_i_1_n_0;
  wire sig_btt_eq_b2mbaa2_carry_i_2_n_0;
  wire sig_btt_eq_b2mbaa2_carry_i_3_n_0;
  wire sig_btt_eq_b2mbaa2_carry_i_4_n_0;
  wire sig_btt_eq_b2mbaa2_carry_i_5_n_0;
  wire sig_btt_eq_b2mbaa2_carry_i_6_n_0;
  wire sig_btt_eq_b2mbaa2_carry_i_7_n_0;
  wire sig_btt_eq_b2mbaa2_carry_i_8_n_0;
  wire sig_btt_is_zero__0;
  wire sig_btt_lt_b2mbaa2;
  wire sig_btt_lt_b2mbaa2_carry__0_i_1_n_0;
  wire sig_btt_lt_b2mbaa2_carry__0_i_2_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_9_n_0;
  wire sig_btt_lt_b2mbaa2_carry_n_0;
  wire [9:0]sig_btt_residue_slice;
  wire [3:0]sig_btt_upper_slice;
  wire sig_byte_change_minus1_carry__0_n_0;
  wire sig_byte_change_minus1_carry_n_0;
  wire sig_calc_error_reg_i_1_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire \sig_child_addr_cntr_lsh[0]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_6_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_7_n_0 ;
  wire [14:3]sig_child_addr_cntr_lsh_reg;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 ;
  wire [2:0]\sig_child_addr_cntr_lsh_reg[2]_0 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7]_0 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh[0]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_6_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_7_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_5_n_0 ;
  wire [15:0]sig_child_addr_cntr_msh_reg;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_7 ;
  wire sig_child_addr_lsh_rollover;
  wire sig_child_addr_lsh_rollover_reg;
  wire sig_child_addr_lsh_rollover_reg_i_10_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_11_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_12_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_13_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_14_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_15_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_5_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_6_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_8_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_9_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_7_n_0;
  wire \sig_child_addr_reg_reg_n_0_[0] ;
  wire \sig_child_addr_reg_reg_n_0_[10] ;
  wire \sig_child_addr_reg_reg_n_0_[11] ;
  wire \sig_child_addr_reg_reg_n_0_[12] ;
  wire \sig_child_addr_reg_reg_n_0_[13] ;
  wire \sig_child_addr_reg_reg_n_0_[14] ;
  wire \sig_child_addr_reg_reg_n_0_[15] ;
  wire \sig_child_addr_reg_reg_n_0_[1] ;
  wire \sig_child_addr_reg_reg_n_0_[2] ;
  wire \sig_child_addr_reg_reg_n_0_[3] ;
  wire \sig_child_addr_reg_reg_n_0_[4] ;
  wire \sig_child_addr_reg_reg_n_0_[5] ;
  wire \sig_child_addr_reg_reg_n_0_[6] ;
  wire \sig_child_addr_reg_reg_n_0_[7] ;
  wire \sig_child_addr_reg_reg_n_0_[8] ;
  wire \sig_child_addr_reg_reg_n_0_[9] ;
  wire sig_child_burst_type_reg;
  wire sig_child_cmd_reg_full;
  wire sig_child_error_reg;
  wire sig_child_qual_burst_type;
  wire sig_child_qual_burst_type_i_1_n_0;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_error_reg_i_1_n_0;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_i_1_n_0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_csm_ld_xfer;
  wire sig_csm_ld_xfer_ns;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_pop_child_cmd_ns;
  wire sig_csm_pop_sf_fifo_ns;
  wire sig_first_realigner_cmd;
  wire sig_first_realigner_cmd_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  wire sig_init_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg;
  wire sig_input_burst_type_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_eof_reg;
  wire sig_input_reg_empty;
  wire sig_needed_2_realign_cmds;
  wire sig_needed_2_realign_cmds_i_1_n_0;
  wire [15:15]sig_predict_child_addr_lsh;
  wire sig_psm_halt;
  wire sig_psm_halt_ns;
  wire sig_psm_ld_chcmd_reg;
  wire sig_psm_ld_chcmd_reg_ns;
  wire sig_psm_ld_realigner_reg;
  wire sig_psm_ld_realigner_reg_ns;
  wire sig_psm_pop_input_cmd;
  wire sig_psm_pop_input_cmd_i_2_n_0;
  wire sig_psm_pop_input_cmd_ns;
  wire [2:0]sig_psm_state;
  wire [2:0]sig_psm_state_ns;
  wire sig_push_input_reg13_out;
  wire [16:0]sig_realign_calc_err_reg_reg_0;
  wire sig_realign_calc_err_reg_reg_1;
  wire sig_realign_cmd_cmplt_reg0;
  wire sig_realign_eof_reg0;
  wire sig_realign_reg_empty;
  wire sig_realign_tag_reg0;
  wire [13:0]sig_realigner_btt;
  wire [13:0]sig_realigner_btt2;
  wire \sig_realigner_btt2[3]_i_2_n_0 ;
  wire \sig_realigner_btt2[4]_i_2_n_0 ;
  wire \sig_realigner_btt2[5]_i_2_n_0 ;
  wire \sig_realigner_btt2[7]_i_2_n_0 ;
  wire \sig_realigner_btt2[8]_i_2_n_0 ;
  wire sig_skip_align2mbaa;
  wire sig_skip_align2mbaa_s_h;
  wire sig_skip_align2mbaa_s_h_i_1_n_0;
  wire sig_xfer_cache_reg0;
  wire sig_xfer_cmd_cmplt_reg0;
  wire [1:0]sig_xfer_cmd_cmplt_reg_reg_0;
  wire sig_xfer_is_seq_reg_reg_0;
  wire [2:0]\sig_xfer_len_reg_reg[0]_0 ;
  wire \sig_xfer_len_reg_reg[0]_1 ;
  wire \sig_xfer_len_reg_reg[0]_2 ;
  wire [2:0]\NLW_sig_btt_cntr_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sig_btt_cntr_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_btt_cntr_reg[13]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_sig_btt_cntr_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_sig_btt_cntr_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]NLW_sig_btt_eq_b2mbaa2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_eq_b2mbaa2_carry_O_UNCONNECTED;
  wire [2:0]NLW_sig_btt_lt_b2mbaa2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED;
  wire [3:1]NLW_sig_btt_lt_b2mbaa2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa2_carry__0_O_UNCONNECTED;
  wire [2:0]NLW_sig_byte_change_minus1_carry_CO_UNCONNECTED;
  wire [2:0]NLW_sig_byte_change_minus1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_sig_byte_change_minus1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_sig_byte_change_minus1_carry__1_O_UNCONNECTED;
  wire [3:0]\NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_sig_child_addr_cntr_lsh_reg[8]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_sig_child_addr_cntr_msh_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_sig_child_addr_cntr_msh_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_sig_child_addr_cntr_msh_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED;
  wire [2:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED;
  wire [2:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED;
  wire [2:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED;
  wire [2:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_7_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \FSM_onehot_sig_csm_state[1]_i_1 
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I2(sig_child_cmd_reg_full),
        .I3(sig_xfer_is_seq_reg_reg_0),
        .I4(p_32_out),
        .O(\FSM_onehot_sig_csm_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF80FF808080)) 
    \FSM_onehot_sig_csm_state[2]_i_1 
       (.I0(sig_child_error_reg),
        .I1(sig_child_cmd_reg_full),
        .I2(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .I4(p_11_out),
        .I5(p_22_out),
        .O(\FSM_onehot_sig_csm_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \FSM_onehot_sig_csm_state[4]_i_1 
       (.I0(sig_xfer_is_seq_reg_reg_0),
        .I1(p_32_out),
        .I2(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .I3(empty),
        .I4(sig_child_error_reg),
        .I5(sig_csm_pop_child_cmd_ns),
        .O(\FSM_onehot_sig_csm_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hF4F4F444)) 
    \FSM_onehot_sig_csm_state[5]_i_1 
       (.I0(empty),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .I3(p_11_out),
        .I4(p_22_out),
        .O(\FSM_onehot_sig_csm_state[5]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_csm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[0] ),
        .S(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFC8C840C8)) 
    \FSM_sequential_sig_psm_state[0]_i_1 
       (.I0(sig_psm_state[1]),
        .I1(sig_psm_state[0]),
        .I2(\FSM_sequential_sig_psm_state[1]_i_2_n_0 ),
        .I3(p_10_out),
        .I4(sig_child_cmd_reg_full),
        .I5(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ),
        .O(sig_psm_state_ns[0]));
  LUT4 #(
    .INIT(16'hF00B)) 
    \FSM_sequential_sig_psm_state[0]_i_2 
       (.I0(sig_realign_reg_empty),
        .I1(sig_psm_state[1]),
        .I2(sig_psm_state[0]),
        .I3(sig_psm_state[2]),
        .O(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A030F00)) 
    \FSM_sequential_sig_psm_state[1]_i_1 
       (.I0(sig_child_cmd_reg_full),
        .I1(\FSM_sequential_sig_psm_state[1]_i_2_n_0 ),
        .I2(sig_psm_state[2]),
        .I3(sig_psm_state[1]),
        .I4(sig_psm_state[0]),
        .O(sig_psm_state_ns[1]));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \FSM_sequential_sig_psm_state[1]_i_2 
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(p_10_out),
        .O(\FSM_sequential_sig_psm_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEEEEEE)) 
    \FSM_sequential_sig_psm_state[2]_i_1 
       (.I0(\FSM_sequential_sig_psm_state[2]_i_2_n_0 ),
        .I1(sig_psm_ld_chcmd_reg_ns),
        .I2(p_10_out),
        .I3(sig_skip_align2mbaa),
        .I4(sig_first_realigner_cmd),
        .I5(sig_skip_align2mbaa_s_h),
        .O(sig_psm_state_ns[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \FSM_sequential_sig_psm_state[2]_i_2 
       (.I0(sig_psm_state[0]),
        .I1(sig_realign_reg_empty),
        .I2(sig_psm_state[2]),
        .O(\FSM_sequential_sig_psm_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAEAFFFFFFFF)) 
    \FSM_sequential_sig_psm_state[2]_i_3 
       (.I0(p_10_out),
        .I1(\FSM_sequential_sig_psm_state[2]_i_4_n_0 ),
        .I2(sig_first_realigner_cmd),
        .I3(sig_btt_upper_slice[0]),
        .I4(sig_btt_upper_slice[1]),
        .I5(sig_btt_eq_b2mbaa2_carry_i_5_n_0),
        .O(sig_skip_align2mbaa));
  LUT4 #(
    .INIT(16'h000E)) 
    \FSM_sequential_sig_psm_state[2]_i_4 
       (.I0(sig_btt_eq_b2mbaa2),
        .I1(sig_btt_lt_b2mbaa2),
        .I2(sig_btt_upper_slice[3]),
        .I3(sig_btt_upper_slice[2]),
        .O(\FSM_sequential_sig_psm_state[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[0]),
        .Q(sig_psm_state[0]),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[1]),
        .Q(sig_psm_state[1]),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[2]),
        .Q(sig_psm_state[2]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr[11]_i_2 
       (.I0(p_10_out),
        .I1(sig_input_reg_empty),
        .I2(sig_psm_halt),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_realigner_btt2[11]),
        .O(\sig_btt_cntr[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr[11]_i_3 
       (.I0(p_10_out),
        .I1(sig_input_reg_empty),
        .I2(sig_psm_halt),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_realigner_btt2[10]),
        .O(\sig_btt_cntr[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr[11]_i_4 
       (.I0(p_10_out),
        .I1(sig_input_reg_empty),
        .I2(sig_psm_halt),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_realigner_btt2[9]),
        .O(\sig_btt_cntr[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr[11]_i_5 
       (.I0(p_10_out),
        .I1(sig_input_reg_empty),
        .I2(sig_psm_halt),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_realigner_btt2[8]),
        .O(\sig_btt_cntr[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[11]_i_6 
       (.I0(sig_realigner_btt2[11]),
        .I1(Q[11]),
        .I2(\FSM_sequential_sig_psm_state[1]_i_2_n_0 ),
        .I3(sig_btt_upper_slice[1]),
        .O(\sig_btt_cntr[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[11]_i_7 
       (.I0(sig_realigner_btt2[10]),
        .I1(Q[10]),
        .I2(\FSM_sequential_sig_psm_state[1]_i_2_n_0 ),
        .I3(sig_btt_upper_slice[0]),
        .O(\sig_btt_cntr[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[11]_i_8 
       (.I0(sig_realigner_btt2[9]),
        .I1(Q[9]),
        .I2(\FSM_sequential_sig_psm_state[1]_i_2_n_0 ),
        .I3(sig_btt_residue_slice[9]),
        .O(\sig_btt_cntr[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[11]_i_9 
       (.I0(sig_realigner_btt2[8]),
        .I1(Q[8]),
        .I2(\FSM_sequential_sig_psm_state[1]_i_2_n_0 ),
        .I3(sig_btt_residue_slice[8]),
        .O(\sig_btt_cntr[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    \sig_btt_cntr[13]_i_1 
       (.I0(sig_psm_ld_realigner_reg),
        .I1(p_10_out),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .I4(sig_cmd2mstr_cmd_valid),
        .O(\sig_btt_cntr[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr[13]_i_3__0 
       (.I0(p_10_out),
        .I1(sig_input_reg_empty),
        .I2(sig_psm_halt),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_realigner_btt2[12]),
        .O(\sig_btt_cntr[13]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[13]_i_4 
       (.I0(sig_realigner_btt2[13]),
        .I1(Q[13]),
        .I2(\FSM_sequential_sig_psm_state[1]_i_2_n_0 ),
        .I3(sig_btt_upper_slice[3]),
        .O(\sig_btt_cntr[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[13]_i_5 
       (.I0(sig_realigner_btt2[12]),
        .I1(Q[12]),
        .I2(\FSM_sequential_sig_psm_state[1]_i_2_n_0 ),
        .I3(sig_btt_upper_slice[2]),
        .O(\sig_btt_cntr[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr[3]_i_2 
       (.I0(p_10_out),
        .I1(sig_input_reg_empty),
        .I2(sig_psm_halt),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_realigner_btt2[3]),
        .O(\sig_btt_cntr[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr[3]_i_3 
       (.I0(p_10_out),
        .I1(sig_input_reg_empty),
        .I2(sig_psm_halt),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_realigner_btt2[2]),
        .O(\sig_btt_cntr[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr[3]_i_4 
       (.I0(p_10_out),
        .I1(sig_input_reg_empty),
        .I2(sig_psm_halt),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_realigner_btt2[1]),
        .O(\sig_btt_cntr[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr[3]_i_5 
       (.I0(p_10_out),
        .I1(sig_input_reg_empty),
        .I2(sig_psm_halt),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_realigner_btt2[0]),
        .O(\sig_btt_cntr[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[3]_i_6 
       (.I0(sig_realigner_btt2[3]),
        .I1(Q[3]),
        .I2(\FSM_sequential_sig_psm_state[1]_i_2_n_0 ),
        .I3(sig_btt_residue_slice[3]),
        .O(\sig_btt_cntr[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[3]_i_7 
       (.I0(sig_realigner_btt2[2]),
        .I1(Q[2]),
        .I2(\FSM_sequential_sig_psm_state[1]_i_2_n_0 ),
        .I3(sig_btt_residue_slice[2]),
        .O(\sig_btt_cntr[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[3]_i_8 
       (.I0(sig_realigner_btt2[1]),
        .I1(Q[1]),
        .I2(\FSM_sequential_sig_psm_state[1]_i_2_n_0 ),
        .I3(sig_btt_residue_slice[1]),
        .O(\sig_btt_cntr[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[3]_i_9 
       (.I0(sig_realigner_btt2[0]),
        .I1(Q[0]),
        .I2(\FSM_sequential_sig_psm_state[1]_i_2_n_0 ),
        .I3(sig_btt_residue_slice[0]),
        .O(\sig_btt_cntr[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr[7]_i_2 
       (.I0(p_10_out),
        .I1(sig_input_reg_empty),
        .I2(sig_psm_halt),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_realigner_btt2[7]),
        .O(\sig_btt_cntr[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr[7]_i_3 
       (.I0(p_10_out),
        .I1(sig_input_reg_empty),
        .I2(sig_psm_halt),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_realigner_btt2[6]),
        .O(\sig_btt_cntr[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr[7]_i_4 
       (.I0(p_10_out),
        .I1(sig_input_reg_empty),
        .I2(sig_psm_halt),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_realigner_btt2[5]),
        .O(\sig_btt_cntr[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr[7]_i_5 
       (.I0(p_10_out),
        .I1(sig_input_reg_empty),
        .I2(sig_psm_halt),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_realigner_btt2[4]),
        .O(\sig_btt_cntr[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[7]_i_6 
       (.I0(sig_realigner_btt2[7]),
        .I1(Q[7]),
        .I2(\FSM_sequential_sig_psm_state[1]_i_2_n_0 ),
        .I3(sig_btt_residue_slice[7]),
        .O(\sig_btt_cntr[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[7]_i_7 
       (.I0(sig_realigner_btt2[6]),
        .I1(Q[6]),
        .I2(\FSM_sequential_sig_psm_state[1]_i_2_n_0 ),
        .I3(sig_btt_residue_slice[6]),
        .O(\sig_btt_cntr[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[7]_i_8 
       (.I0(sig_realigner_btt2[5]),
        .I1(Q[5]),
        .I2(\FSM_sequential_sig_psm_state[1]_i_2_n_0 ),
        .I3(sig_btt_residue_slice[5]),
        .O(\sig_btt_cntr[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[7]_i_9 
       (.I0(sig_realigner_btt2[4]),
        .I1(Q[4]),
        .I2(\FSM_sequential_sig_psm_state[1]_i_2_n_0 ),
        .I3(sig_btt_residue_slice[4]),
        .O(\sig_btt_cntr[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_7 ),
        .Q(sig_btt_residue_slice[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_5 ),
        .Q(sig_btt_upper_slice[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_4 ),
        .Q(sig_btt_upper_slice[1]),
        .R(sig_init_reg));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \sig_btt_cntr_reg[11]_i_1 
       (.CI(\sig_btt_cntr_reg[7]_i_1_n_0 ),
        .CO({\sig_btt_cntr_reg[11]_i_1_n_0 ,\NLW_sig_btt_cntr_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr[11]_i_2_n_0 ,\sig_btt_cntr[11]_i_3_n_0 ,\sig_btt_cntr[11]_i_4_n_0 ,\sig_btt_cntr[11]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[11]_i_1_n_4 ,\sig_btt_cntr_reg[11]_i_1_n_5 ,\sig_btt_cntr_reg[11]_i_1_n_6 ,\sig_btt_cntr_reg[11]_i_1_n_7 }),
        .S({\sig_btt_cntr[11]_i_6_n_0 ,\sig_btt_cntr[11]_i_7_n_0 ,\sig_btt_cntr[11]_i_8_n_0 ,\sig_btt_cntr[11]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[13]_i_2_n_7 ),
        .Q(sig_btt_upper_slice[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[13]_i_2_n_6 ),
        .Q(sig_btt_upper_slice[3]),
        .R(sig_init_reg));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \sig_btt_cntr_reg[13]_i_2 
       (.CI(\sig_btt_cntr_reg[11]_i_1_n_0 ),
        .CO(\NLW_sig_btt_cntr_reg[13]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_btt_cntr[13]_i_3__0_n_0 }),
        .O({\NLW_sig_btt_cntr_reg[13]_i_2_O_UNCONNECTED [3:2],\sig_btt_cntr_reg[13]_i_2_n_6 ,\sig_btt_cntr_reg[13]_i_2_n_7 }),
        .S({1'b0,1'b0,\sig_btt_cntr[13]_i_4_n_0 ,\sig_btt_cntr[13]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_6 ),
        .Q(sig_btt_residue_slice[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_5 ),
        .Q(sig_btt_residue_slice[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_4 ),
        .Q(sig_btt_residue_slice[3]),
        .R(sig_init_reg));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \sig_btt_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_btt_cntr_reg[3]_i_1_n_0 ,\NLW_sig_btt_cntr_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\FSM_sequential_sig_psm_state[1]_i_2_n_0 ),
        .DI({\sig_btt_cntr[3]_i_2_n_0 ,\sig_btt_cntr[3]_i_3_n_0 ,\sig_btt_cntr[3]_i_4_n_0 ,\sig_btt_cntr[3]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[3]_i_1_n_4 ,\sig_btt_cntr_reg[3]_i_1_n_5 ,\sig_btt_cntr_reg[3]_i_1_n_6 ,\sig_btt_cntr_reg[3]_i_1_n_7 }),
        .S({\sig_btt_cntr[3]_i_6_n_0 ,\sig_btt_cntr[3]_i_7_n_0 ,\sig_btt_cntr[3]_i_8_n_0 ,\sig_btt_cntr[3]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_7 ),
        .Q(sig_btt_residue_slice[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_6 ),
        .Q(sig_btt_residue_slice[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_5 ),
        .Q(sig_btt_residue_slice[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_4 ),
        .Q(sig_btt_residue_slice[7]),
        .R(sig_init_reg));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \sig_btt_cntr_reg[7]_i_1 
       (.CI(\sig_btt_cntr_reg[3]_i_1_n_0 ),
        .CO({\sig_btt_cntr_reg[7]_i_1_n_0 ,\NLW_sig_btt_cntr_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr[7]_i_2_n_0 ,\sig_btt_cntr[7]_i_3_n_0 ,\sig_btt_cntr[7]_i_4_n_0 ,\sig_btt_cntr[7]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[7]_i_1_n_4 ,\sig_btt_cntr_reg[7]_i_1_n_5 ,\sig_btt_cntr_reg[7]_i_1_n_6 ,\sig_btt_cntr_reg[7]_i_1_n_7 }),
        .S({\sig_btt_cntr[7]_i_6_n_0 ,\sig_btt_cntr[7]_i_7_n_0 ,\sig_btt_cntr[7]_i_8_n_0 ,\sig_btt_cntr[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_7 ),
        .Q(sig_btt_residue_slice[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_6 ),
        .Q(sig_btt_residue_slice[9]),
        .R(sig_init_reg));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 sig_btt_eq_b2mbaa2_carry
       (.CI(1'b0),
        .CO({sig_btt_eq_b2mbaa2,NLW_sig_btt_eq_b2mbaa2_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_eq_b2mbaa2_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_eq_b2mbaa2_carry_i_1_n_0,sig_btt_eq_b2mbaa2_carry_i_2_n_0,sig_btt_eq_b2mbaa2_carry_i_3_n_0,sig_btt_eq_b2mbaa2_carry_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    sig_btt_eq_b2mbaa2_carry_i_1
       (.I0(sig_btt_eq_b2mbaa2_carry_i_5_n_0),
        .I1(sig_btt_residue_slice[9]),
        .O(sig_btt_eq_b2mbaa2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h0168680100000000)) 
    sig_btt_eq_b2mbaa2_carry_i_2
       (.I0(sig_input_addr_reg[6]),
        .I1(\sig_realigner_btt2[7]_i_2_n_0 ),
        .I2(sig_btt_residue_slice[6]),
        .I3(sig_input_addr_reg[7]),
        .I4(sig_btt_residue_slice[7]),
        .I5(sig_btt_eq_b2mbaa2_carry_i_6_n_0),
        .O(sig_btt_eq_b2mbaa2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000001686801)) 
    sig_btt_eq_b2mbaa2_carry_i_3
       (.I0(sig_btt_residue_slice[3]),
        .I1(sig_input_addr_reg[3]),
        .I2(sig_btt_eq_b2mbaa2_carry_i_7_n_0),
        .I3(sig_input_addr_reg[4]),
        .I4(sig_btt_residue_slice[4]),
        .I5(sig_btt_eq_b2mbaa2_carry_i_8_n_0),
        .O(sig_btt_eq_b2mbaa2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h0660000000006009)) 
    sig_btt_eq_b2mbaa2_carry_i_4
       (.I0(sig_btt_residue_slice[2]),
        .I1(sig_input_addr_reg[2]),
        .I2(sig_btt_residue_slice[1]),
        .I3(sig_input_addr_reg[1]),
        .I4(sig_input_addr_reg[0]),
        .I5(sig_btt_residue_slice[0]),
        .O(sig_btt_eq_b2mbaa2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_btt_eq_b2mbaa2_carry_i_5
       (.I0(sig_input_addr_reg[7]),
        .I1(\sig_realigner_btt2[7]_i_2_n_0 ),
        .I2(sig_input_addr_reg[6]),
        .I3(sig_input_addr_reg[8]),
        .O(sig_btt_eq_b2mbaa2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h5556AAA9)) 
    sig_btt_eq_b2mbaa2_carry_i_6
       (.I0(sig_input_addr_reg[8]),
        .I1(sig_input_addr_reg[6]),
        .I2(\sig_realigner_btt2[7]_i_2_n_0 ),
        .I3(sig_input_addr_reg[7]),
        .I4(sig_btt_residue_slice[8]),
        .O(sig_btt_eq_b2mbaa2_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_btt_eq_b2mbaa2_carry_i_7
       (.I0(sig_input_addr_reg[1]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[2]),
        .O(sig_btt_eq_b2mbaa2_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    sig_btt_eq_b2mbaa2_carry_i_8
       (.I0(\sig_realigner_btt2[5]_i_2_n_0 ),
        .I1(sig_btt_residue_slice[5]),
        .I2(sig_input_addr_reg[5]),
        .O(sig_btt_eq_b2mbaa2_carry_i_8_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 sig_btt_lt_b2mbaa2_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa2_carry_n_0,NLW_sig_btt_lt_b2mbaa2_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({sig_btt_lt_b2mbaa2_carry_i_1_n_0,sig_btt_lt_b2mbaa2_carry_i_2_n_0,sig_btt_lt_b2mbaa2_carry_i_3_n_0,sig_btt_lt_b2mbaa2_carry_i_4_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa2_carry_i_5_n_0,sig_btt_lt_b2mbaa2_carry_i_6_n_0,sig_btt_lt_b2mbaa2_carry_i_7_n_0,sig_btt_lt_b2mbaa2_carry_i_8_n_0}));
  CARRY4 sig_btt_lt_b2mbaa2_carry__0
       (.CI(sig_btt_lt_b2mbaa2_carry_n_0),
        .CO({NLW_sig_btt_lt_b2mbaa2_carry__0_CO_UNCONNECTED[3:1],sig_btt_lt_b2mbaa2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sig_btt_lt_b2mbaa2_carry__0_i_1_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,sig_btt_lt_b2mbaa2_carry__0_i_2_n_0}));
  LUT6 #(
    .INIT(64'h0000000111111113)) 
    sig_btt_lt_b2mbaa2_carry__0_i_1
       (.I0(sig_btt_residue_slice[8]),
        .I1(sig_btt_residue_slice[9]),
        .I2(sig_input_addr_reg[7]),
        .I3(\sig_realigner_btt2[7]_i_2_n_0 ),
        .I4(sig_input_addr_reg[6]),
        .I5(sig_input_addr_reg[8]),
        .O(sig_btt_lt_b2mbaa2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h000000015556AAA8)) 
    sig_btt_lt_b2mbaa2_carry__0_i_2
       (.I0(sig_input_addr_reg[8]),
        .I1(sig_input_addr_reg[6]),
        .I2(\sig_realigner_btt2[7]_i_2_n_0 ),
        .I3(sig_input_addr_reg[7]),
        .I4(sig_btt_residue_slice[8]),
        .I5(sig_btt_residue_slice[9]),
        .O(sig_btt_lt_b2mbaa2_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'h01133770)) 
    sig_btt_lt_b2mbaa2_carry_i_1
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_btt_residue_slice[7]),
        .I2(sig_input_addr_reg[6]),
        .I3(\sig_realigner_btt2[7]_i_2_n_0 ),
        .I4(sig_input_addr_reg[7]),
        .O(sig_btt_lt_b2mbaa2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h03171730)) 
    sig_btt_lt_b2mbaa2_carry_i_2
       (.I0(sig_btt_residue_slice[4]),
        .I1(sig_btt_residue_slice[5]),
        .I2(sig_input_addr_reg[5]),
        .I3(sig_input_addr_reg[4]),
        .I4(sig_btt_lt_b2mbaa2_carry_i_9_n_0),
        .O(sig_btt_lt_b2mbaa2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h00005556015457FE)) 
    sig_btt_lt_b2mbaa2_carry_i_3
       (.I0(sig_input_addr_reg[3]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[2]),
        .I4(sig_btt_residue_slice[3]),
        .I5(sig_btt_residue_slice[2]),
        .O(sig_btt_lt_b2mbaa2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h064E)) 
    sig_btt_lt_b2mbaa2_carry_i_4
       (.I0(sig_input_addr_reg[1]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_btt_residue_slice[1]),
        .I3(sig_btt_residue_slice[0]),
        .O(sig_btt_lt_b2mbaa2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h12244881)) 
    sig_btt_lt_b2mbaa2_carry_i_5
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_btt_residue_slice[7]),
        .I2(sig_input_addr_reg[6]),
        .I3(\sig_realigner_btt2[7]_i_2_n_0 ),
        .I4(sig_input_addr_reg[7]),
        .O(sig_btt_lt_b2mbaa2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h14282841)) 
    sig_btt_lt_b2mbaa2_carry_i_6
       (.I0(sig_btt_residue_slice[4]),
        .I1(sig_input_addr_reg[5]),
        .I2(sig_btt_residue_slice[5]),
        .I3(sig_input_addr_reg[4]),
        .I4(sig_btt_lt_b2mbaa2_carry_i_9_n_0),
        .O(sig_btt_lt_b2mbaa2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h0001666866680001)) 
    sig_btt_lt_b2mbaa2_carry_i_7
       (.I0(sig_btt_residue_slice[2]),
        .I1(sig_input_addr_reg[2]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[1]),
        .I4(sig_input_addr_reg[3]),
        .I5(sig_btt_residue_slice[3]),
        .O(sig_btt_lt_b2mbaa2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h1881)) 
    sig_btt_lt_b2mbaa2_carry_i_8
       (.I0(sig_btt_residue_slice[0]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_btt_residue_slice[1]),
        .O(sig_btt_lt_b2mbaa2_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_btt_lt_b2mbaa2_carry_i_9
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[3]),
        .O(sig_btt_lt_b2mbaa2_carry_i_9_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 sig_byte_change_minus1_carry
       (.CI(1'b0),
        .CO({sig_byte_change_minus1_carry_n_0,NLW_sig_byte_change_minus1_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,dout[2:0]}),
        .O(sig_adjusted_addr_incr[3:0]),
        .S({dout[3],\sig_xfer_len_reg_reg[0]_0 }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 sig_byte_change_minus1_carry__0
       (.CI(sig_byte_change_minus1_carry_n_0),
        .CO({sig_byte_change_minus1_carry__0_n_0,NLW_sig_byte_change_minus1_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sig_adjusted_addr_incr[7:4]),
        .S(dout[7:4]));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 sig_byte_change_minus1_carry__1
       (.CI(sig_byte_change_minus1_carry__0_n_0),
        .CO(NLW_sig_byte_change_minus1_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sig_byte_change_minus1_carry__1_O_UNCONNECTED[3:2],sig_adjusted_addr_incr[9:8]}),
        .S({1'b0,1'b0,dout[9:8]}));
  LUT5 #(
    .INIT(32'hCCECCCCC)) 
    sig_calc_error_reg_i_1
       (.I0(sig_btt_is_zero__0),
        .I1(p_10_out),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .I4(sig_cmd2mstr_cmd_valid),
        .O(sig_calc_error_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_2
       (.I0(sig_calc_error_reg_i_3_n_0),
        .I1(sig_calc_error_reg_i_4_n_0),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(sig_btt_is_zero__0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_calc_error_reg_i_3
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(Q[11]),
        .I5(Q[10]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_4
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(sig_calc_error_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_i_1_n_0),
        .Q(p_10_out),
        .R(sig_init_reg));
  LUT3 #(
    .INIT(8'hF8)) 
    \sig_child_addr_cntr_lsh[0]_i_1 
       (.I0(sig_child_qual_burst_type),
        .I1(sig_csm_ld_xfer),
        .I2(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_10 
       (.I0(dout[0]),
        .I1(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[0] ),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_7 
       (.I0(dout[3]),
        .I1(sig_child_addr_cntr_lsh_reg[3]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[3] ),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_8 
       (.I0(dout[2]),
        .I1(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[2] ),
        .O(S[2]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_9 
       (.I0(dout[1]),
        .I1(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[1] ),
        .O(S[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_2 
       (.I0(\sig_child_addr_reg_reg_n_0_[15] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(p_1_in),
        .O(\sig_child_addr_cntr_lsh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_3 
       (.I0(\sig_child_addr_reg_reg_n_0_[14] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[14]),
        .O(\sig_child_addr_cntr_lsh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_4 
       (.I0(\sig_child_addr_reg_reg_n_0_[13] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[13]),
        .O(\sig_child_addr_cntr_lsh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[12] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[12]),
        .O(\sig_child_addr_cntr_lsh[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_6 
       (.I0(dout[7]),
        .I1(sig_child_addr_cntr_lsh_reg[7]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[7] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] [3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_7 
       (.I0(dout[6]),
        .I1(sig_child_addr_cntr_lsh_reg[6]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[6] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] [2]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_8 
       (.I0(dout[5]),
        .I1(sig_child_addr_cntr_lsh_reg[5]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[5] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] [1]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_9 
       (.I0(dout[4]),
        .I1(sig_child_addr_cntr_lsh_reg[4]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[4] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_4 
       (.I0(\sig_child_addr_reg_reg_n_0_[11] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[11]),
        .O(\sig_child_addr_cntr_lsh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[10] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[10]),
        .O(\sig_child_addr_cntr_lsh[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[8]_i_6 
       (.I0(dout[9]),
        .I1(sig_child_addr_cntr_lsh_reg[9]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[9] ),
        .O(\sig_child_addr_cntr_lsh[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[8]_i_7 
       (.I0(dout[8]),
        .I1(sig_child_addr_cntr_lsh_reg[8]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[8] ),
        .O(\sig_child_addr_cntr_lsh[8]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[0]),
        .Q(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_lsh_reg[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_lsh_reg[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_lsh_reg[12]),
        .R(sig_init_reg));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[12]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ),
        .CO(\NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_lsh[12]_i_2_n_0 ,\sig_child_addr_cntr_lsh[12]_i_3_n_0 ,\sig_child_addr_cntr_lsh[12]_i_4_n_0 ,\sig_child_addr_cntr_lsh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_lsh_reg[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_lsh_reg[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ),
        .Q(p_1_in),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[1]),
        .Q(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[2]),
        .Q(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[3]),
        .Q(sig_child_addr_cntr_lsh_reg[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [0]),
        .Q(sig_child_addr_cntr_lsh_reg[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [1]),
        .Q(sig_child_addr_cntr_lsh_reg[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [2]),
        .Q(sig_child_addr_cntr_lsh_reg[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [3]),
        .Q(sig_child_addr_cntr_lsh_reg[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_lsh_reg[8]),
        .R(sig_init_reg));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[8]_i_1 
       (.CI(CO),
        .CO({\sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ,\NLW_sig_child_addr_cntr_lsh_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI}),
        .O({\sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_lsh[8]_i_4_n_0 ,\sig_child_addr_cntr_lsh[8]_i_5_n_0 ,\sig_child_addr_cntr_lsh[8]_i_6_n_0 ,\sig_child_addr_cntr_lsh[8]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_lsh_reg[9]),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    \sig_child_addr_cntr_msh[0]_i_1 
       (.I0(sig_child_addr_lsh_rollover_reg),
        .I1(sig_csm_ld_xfer),
        .I2(sig_child_qual_burst_type),
        .I3(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_msh[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_3 
       (.I0(data[0]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[0]),
        .O(\sig_child_addr_cntr_msh[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_4 
       (.I0(data[3]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[3]),
        .O(\sig_child_addr_cntr_msh[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_5 
       (.I0(data[2]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[2]),
        .O(\sig_child_addr_cntr_msh[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_6 
       (.I0(data[1]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[1]),
        .O(\sig_child_addr_cntr_msh[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sig_child_addr_cntr_msh[0]_i_7 
       (.I0(sig_child_addr_cntr_msh_reg[0]),
        .I1(data[0]),
        .I2(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_msh[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_2 
       (.I0(data[15]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[15]),
        .O(\sig_child_addr_cntr_msh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_3 
       (.I0(data[14]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[14]),
        .O(\sig_child_addr_cntr_msh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_4 
       (.I0(data[13]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[13]),
        .O(\sig_child_addr_cntr_msh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_5 
       (.I0(data[12]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[12]),
        .O(\sig_child_addr_cntr_msh[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_2 
       (.I0(data[7]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[7]),
        .O(\sig_child_addr_cntr_msh[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_3 
       (.I0(data[6]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[6]),
        .O(\sig_child_addr_cntr_msh[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_4 
       (.I0(data[5]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[5]),
        .O(\sig_child_addr_cntr_msh[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_5 
       (.I0(data[4]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[4]),
        .O(\sig_child_addr_cntr_msh[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_2 
       (.I0(data[11]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[11]),
        .O(\sig_child_addr_cntr_msh[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_3 
       (.I0(data[10]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[10]),
        .O(\sig_child_addr_cntr_msh[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_4 
       (.I0(data[9]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[9]),
        .O(\sig_child_addr_cntr_msh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_5 
       (.I0(data[8]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[8]),
        .O(\sig_child_addr_cntr_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[0]),
        .R(sig_init_reg));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ,\NLW_sig_child_addr_cntr_msh_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_child_addr_cntr_msh[0]_i_3_n_0 }),
        .O({\sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_7 }),
        .S({\sig_child_addr_cntr_msh[0]_i_4_n_0 ,\sig_child_addr_cntr_msh[0]_i_5_n_0 ,\sig_child_addr_cntr_msh[0]_i_6_n_0 ,\sig_child_addr_cntr_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[12]),
        .R(sig_init_reg));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[12]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ),
        .CO(\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[12]_i_2_n_0 ,\sig_child_addr_cntr_msh[12]_i_3_n_0 ,\sig_child_addr_cntr_msh[12]_i_4_n_0 ,\sig_child_addr_cntr_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[4]),
        .R(sig_init_reg));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[4]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ,\NLW_sig_child_addr_cntr_msh_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[4]_i_2_n_0 ,\sig_child_addr_cntr_msh[4]_i_3_n_0 ,\sig_child_addr_cntr_msh[4]_i_4_n_0 ,\sig_child_addr_cntr_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[8]),
        .R(sig_init_reg));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[8]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ,\NLW_sig_child_addr_cntr_msh_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[8]_i_2_n_0 ,\sig_child_addr_cntr_msh[8]_i_3_n_0 ,\sig_child_addr_cntr_msh[8]_i_4_n_0 ,\sig_child_addr_cntr_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[9]),
        .R(sig_init_reg));
  LUT2 #(
    .INIT(4'h2)) 
    sig_child_addr_lsh_rollover_reg_i_1
       (.I0(p_1_in),
        .I1(sig_predict_child_addr_lsh),
        .O(sig_child_addr_lsh_rollover));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_10
       (.I0(sig_child_addr_cntr_lsh_reg[5]),
        .I1(dout[5]),
        .O(sig_child_addr_lsh_rollover_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_11
       (.I0(sig_child_addr_cntr_lsh_reg[4]),
        .I1(dout[4]),
        .O(sig_child_addr_lsh_rollover_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_12
       (.I0(sig_child_addr_cntr_lsh_reg[3]),
        .I1(dout[3]),
        .O(sig_child_addr_lsh_rollover_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_13
       (.I0(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .I1(dout[2]),
        .O(sig_child_addr_lsh_rollover_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_14
       (.I0(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .I1(dout[1]),
        .O(sig_child_addr_lsh_rollover_reg_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_15
       (.I0(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .I1(dout[0]),
        .O(sig_child_addr_lsh_rollover_reg_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_5
       (.I0(sig_child_addr_cntr_lsh_reg[9]),
        .I1(dout[9]),
        .O(sig_child_addr_lsh_rollover_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_6
       (.I0(sig_child_addr_cntr_lsh_reg[8]),
        .I1(dout[8]),
        .O(sig_child_addr_lsh_rollover_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_8
       (.I0(sig_child_addr_cntr_lsh_reg[7]),
        .I1(dout[7]),
        .O(sig_child_addr_lsh_rollover_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_9
       (.I0(sig_child_addr_cntr_lsh_reg[6]),
        .I1(dout[6]),
        .O(sig_child_addr_lsh_rollover_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_addr_lsh_rollover_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_addr_lsh_rollover),
        .Q(sig_child_addr_lsh_rollover_reg),
        .R(sig_init_reg));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_2
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_3_n_0),
        .CO(NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sig_predict_child_addr_lsh,NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED[2:0]}),
        .S({p_1_in,sig_child_addr_cntr_lsh_reg[14:12]}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_3
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_4_n_0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sig_child_addr_cntr_lsh_reg[9:8]}),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_cntr_lsh_reg[11:10],sig_child_addr_lsh_rollover_reg_i_5_n_0,sig_child_addr_lsh_rollover_reg_i_6_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_4
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_7_n_0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_4_n_0,NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(sig_child_addr_cntr_lsh_reg[7:4]),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_lsh_rollover_reg_i_8_n_0,sig_child_addr_lsh_rollover_reg_i_9_n_0,sig_child_addr_lsh_rollover_reg_i_10_n_0,sig_child_addr_lsh_rollover_reg_i_11_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_7
       (.CI(1'b0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_7_n_0,NLW_sig_child_addr_lsh_rollover_reg_reg_i_7_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({sig_child_addr_cntr_lsh_reg[3],\sig_child_addr_cntr_lsh_reg[2]_0 }),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_7_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_lsh_rollover_reg_i_12_n_0,sig_child_addr_lsh_rollover_reg_i_13_n_0,sig_child_addr_lsh_rollover_reg_i_14_n_0,sig_child_addr_lsh_rollover_reg_i_15_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[0]),
        .Q(\sig_child_addr_reg_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[10]),
        .Q(\sig_child_addr_reg_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[11]),
        .Q(\sig_child_addr_reg_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[12]),
        .Q(\sig_child_addr_reg_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[13]),
        .Q(\sig_child_addr_reg_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[14]),
        .Q(\sig_child_addr_reg_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[15]),
        .Q(\sig_child_addr_reg_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[16]),
        .Q(data[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[17]),
        .Q(data[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[18]),
        .Q(data[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[19]),
        .Q(data[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[1]),
        .Q(\sig_child_addr_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[20]),
        .Q(data[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[21]),
        .Q(data[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[22]),
        .Q(data[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[23]),
        .Q(data[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[24]),
        .Q(data[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[25]),
        .Q(data[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[26]),
        .Q(data[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[27]),
        .Q(data[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[28]),
        .Q(data[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[29]),
        .Q(data[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[2]),
        .Q(\sig_child_addr_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[30]),
        .Q(data[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[31]),
        .Q(data[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[3]),
        .Q(\sig_child_addr_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[4]),
        .Q(\sig_child_addr_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[5]),
        .Q(\sig_child_addr_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[6]),
        .Q(\sig_child_addr_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[7]),
        .Q(\sig_child_addr_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[8]),
        .Q(\sig_child_addr_reg_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[9]),
        .Q(\sig_child_addr_reg_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_burst_type_reg),
        .Q(sig_child_burst_type_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_cmd_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_psm_ld_chcmd_reg),
        .Q(sig_child_cmd_reg_full),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(p_10_out),
        .Q(sig_child_error_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_child_qual_burst_type_i_1
       (.I0(sig_child_burst_type_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_burst_type),
        .O(sig_child_qual_burst_type_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_burst_type_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_burst_type_i_1_n_0),
        .Q(sig_child_qual_burst_type),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_child_qual_error_reg_i_1
       (.I0(sig_child_error_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_error_reg),
        .O(sig_child_qual_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_error_reg_i_1_n_0),
        .Q(sig_child_qual_error_reg),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h0000454045404540)) 
    sig_child_qual_first_of_2_i_1
       (.I0(sig_init_reg),
        .I1(sig_needed_2_realign_cmds),
        .I2(sig_csm_pop_child_cmd),
        .I3(sig_child_qual_first_of_2),
        .I4(dout[10]),
        .I5(p_32_out),
        .O(sig_child_qual_first_of_2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_first_of_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_first_of_2_i_1_n_0),
        .Q(sig_child_qual_first_of_2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h54045454)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_init_reg),
        .I1(sig_csm_ld_xfer),
        .I2(p_22_out),
        .I3(sig_cmd2addr_valid_reg_0),
        .I4(sig_inhibit_rdy_n),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(p_22_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h54045454)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_init_reg),
        .I1(sig_csm_ld_xfer),
        .I2(p_11_out),
        .I3(sig_cmd2data_valid_reg_0),
        .I4(sig_inhibit_rdy_n_0),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(p_11_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0302)) 
    sig_csm_ld_xfer_i_1
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .I1(p_11_out),
        .I2(p_22_out),
        .I3(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .O(sig_csm_ld_xfer_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_ld_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_ld_xfer_ns),
        .Q(sig_csm_ld_xfer),
        .R(sig_init_reg));
  LUT2 #(
    .INIT(4'h8)) 
    sig_csm_pop_child_cmd_i_1
       (.I0(sig_child_cmd_reg_full),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .O(sig_csm_pop_child_cmd_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_child_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_child_cmd_ns),
        .Q(sig_csm_pop_child_cmd),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sig_csm_pop_sf_fifo_i_1
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .I1(p_22_out),
        .I2(p_11_out),
        .O(sig_csm_pop_sf_fifo_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_sf_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_sf_fifo_ns),
        .Q(p_32_out),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'h0455)) 
    sig_first_realigner_cmd_i_1
       (.I0(sig_init_reg),
        .I1(sig_first_realigner_cmd),
        .I2(sig_psm_ld_realigner_reg),
        .I3(\FSM_sequential_sig_psm_state[1]_i_2_n_0 ),
        .O(sig_first_realigner_cmd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_realigner_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_first_realigner_cmd_i_1_n_0),
        .Q(sig_first_realigner_cmd),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0400)) 
    \sig_input_addr_reg[31]_i_2 
       (.I0(p_10_out),
        .I1(sig_input_reg_empty),
        .I2(sig_psm_halt),
        .I3(sig_cmd2mstr_cmd_valid),
        .O(sig_push_input_reg13_out));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[16]),
        .Q(sig_input_addr_reg[0]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[26]),
        .Q(sig_input_addr_reg[10]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[27]),
        .Q(sig_input_addr_reg[11]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[28]),
        .Q(sig_input_addr_reg[12]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[29]),
        .Q(sig_input_addr_reg[13]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[30]),
        .Q(sig_input_addr_reg[14]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[31]),
        .Q(sig_input_addr_reg[15]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[32]),
        .Q(sig_input_addr_reg[16]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[33]),
        .Q(sig_input_addr_reg[17]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[34]),
        .Q(sig_input_addr_reg[18]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[35]),
        .Q(sig_input_addr_reg[19]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[17]),
        .Q(sig_input_addr_reg[1]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[36]),
        .Q(sig_input_addr_reg[20]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[37]),
        .Q(sig_input_addr_reg[21]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[38]),
        .Q(sig_input_addr_reg[22]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[39]),
        .Q(sig_input_addr_reg[23]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[40]),
        .Q(sig_input_addr_reg[24]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[41]),
        .Q(sig_input_addr_reg[25]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[42]),
        .Q(sig_input_addr_reg[26]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[43]),
        .Q(sig_input_addr_reg[27]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[44]),
        .Q(sig_input_addr_reg[28]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[45]),
        .Q(sig_input_addr_reg[29]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[18]),
        .Q(sig_input_addr_reg[2]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[46]),
        .Q(sig_input_addr_reg[30]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[47]),
        .Q(sig_input_addr_reg[31]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[19]),
        .Q(sig_input_addr_reg[3]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[20]),
        .Q(sig_input_addr_reg[4]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[21]),
        .Q(sig_input_addr_reg[5]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[22]),
        .Q(sig_input_addr_reg[6]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[23]),
        .Q(sig_input_addr_reg[7]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[24]),
        .Q(sig_input_addr_reg[8]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[25]),
        .Q(sig_input_addr_reg[9]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[14]),
        .Q(sig_input_burst_type_reg),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[15]),
        .Q(sig_input_eof_reg),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_needed_2_realign_cmds_i_1
       (.I0(sig_skip_align2mbaa_s_h),
        .O(sig_needed_2_realign_cmds_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_needed_2_realign_cmds_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_needed_2_realign_cmds_i_1_n_0),
        .Q(sig_needed_2_realign_cmds),
        .R(SR));
  LUT2 #(
    .INIT(4'h1)) 
    sig_psm_halt_i_1
       (.I0(sig_psm_state[1]),
        .I1(sig_psm_state[0]),
        .O(sig_psm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_psm_halt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_halt_ns),
        .Q(sig_psm_halt),
        .S(sig_init_reg));
  LUT4 #(
    .INIT(16'h0040)) 
    sig_psm_ld_chcmd_reg_i_1
       (.I0(sig_psm_state[2]),
        .I1(sig_psm_state[1]),
        .I2(sig_psm_state[0]),
        .I3(sig_child_cmd_reg_full),
        .O(sig_psm_ld_chcmd_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_chcmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_chcmd_reg_ns),
        .Q(sig_psm_ld_chcmd_reg),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'h4020)) 
    sig_psm_ld_realigner_reg_i_1
       (.I0(sig_psm_state[1]),
        .I1(sig_psm_state[2]),
        .I2(sig_realign_reg_empty),
        .I3(sig_psm_state[0]),
        .O(sig_psm_ld_realigner_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_realigner_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_realigner_reg_ns),
        .Q(sig_psm_ld_realigner_reg),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF55400000)) 
    sig_psm_pop_input_cmd_i_1
       (.I0(p_10_out),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .I3(sig_skip_align2mbaa_s_h),
        .I4(sig_psm_ld_chcmd_reg_ns),
        .I5(sig_psm_pop_input_cmd_i_2_n_0),
        .O(sig_psm_pop_input_cmd_ns));
  LUT4 #(
    .INIT(16'h4000)) 
    sig_psm_pop_input_cmd_i_2
       (.I0(sig_psm_state[1]),
        .I1(sig_psm_state[2]),
        .I2(sig_psm_state[0]),
        .I3(sig_realign_reg_empty),
        .O(sig_psm_pop_input_cmd_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_pop_input_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_pop_input_cmd_ns),
        .Q(sig_psm_pop_input_cmd),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[0]),
        .Q(sig_realign_calc_err_reg_reg_0[0]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[10]),
        .Q(sig_realign_calc_err_reg_reg_0[10]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[11]),
        .Q(sig_realign_calc_err_reg_reg_0[11]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[12]),
        .Q(sig_realign_calc_err_reg_reg_0[12]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[13]),
        .Q(sig_realign_calc_err_reg_reg_0[13]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[1]),
        .Q(sig_realign_calc_err_reg_reg_0[1]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[2]),
        .Q(sig_realign_calc_err_reg_reg_0[2]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[3]),
        .Q(sig_realign_calc_err_reg_reg_0[3]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[4]),
        .Q(sig_realign_calc_err_reg_reg_0[4]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[5]),
        .Q(sig_realign_calc_err_reg_reg_0[5]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[6]),
        .Q(sig_realign_calc_err_reg_reg_0[6]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[7]),
        .Q(sig_realign_calc_err_reg_reg_0[7]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[8]),
        .Q(sig_realign_calc_err_reg_reg_0[8]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[9]),
        .Q(sig_realign_calc_err_reg_reg_0[9]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(p_10_out),
        .Q(sig_realign_calc_err_reg_reg_0[16]),
        .R(sig_realign_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'hB)) 
    sig_realign_cmd_cmplt_reg_i_1
       (.I0(sig_skip_align2mbaa),
        .I1(sig_first_realigner_cmd),
        .O(sig_realign_cmd_cmplt_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_cmd_cmplt_reg0),
        .Q(sig_realign_calc_err_reg_reg_0[15]),
        .R(sig_realign_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    sig_realign_eof_reg_i_1
       (.I0(sig_input_eof_reg),
        .I1(sig_first_realigner_cmd),
        .I2(sig_skip_align2mbaa),
        .O(sig_realign_eof_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_eof_reg0),
        .Q(sig_realign_calc_err_reg_reg_0[14]),
        .R(sig_realign_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_realign_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(1'b0),
        .Q(sig_realign_reg_empty),
        .S(sig_realign_tag_reg0));
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    sig_realign_reg_full_i_1
       (.I0(sig_psm_ld_realigner_reg),
        .I1(sig_inhibit_rdy_n_1),
        .I2(sig_realign_calc_err_reg_reg_1),
        .I3(p_9_out),
        .I4(sig_init_reg),
        .O(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_psm_ld_realigner_reg),
        .Q(p_9_out),
        .R(sig_realign_tag_reg0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sig_realigner_btt2[0]_i_1 
       (.I0(sig_btt_residue_slice[0]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .I3(sig_input_addr_reg[0]),
        .O(sig_realigner_btt[0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \sig_realigner_btt2[10]_i_1 
       (.I0(sig_btt_upper_slice[0]),
        .I1(sig_first_realigner_cmd),
        .I2(sig_skip_align2mbaa),
        .O(sig_realigner_btt[10]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \sig_realigner_btt2[11]_i_1 
       (.I0(sig_btt_upper_slice[1]),
        .I1(sig_first_realigner_cmd),
        .I2(sig_skip_align2mbaa),
        .O(sig_realigner_btt[11]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \sig_realigner_btt2[12]_i_1 
       (.I0(sig_first_realigner_cmd),
        .I1(sig_skip_align2mbaa),
        .I2(sig_btt_upper_slice[2]),
        .O(sig_realigner_btt[12]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \sig_realigner_btt2[13]_i_1 
       (.I0(sig_btt_upper_slice[3]),
        .I1(sig_first_realigner_cmd),
        .I2(sig_skip_align2mbaa),
        .O(sig_realigner_btt[13]));
  LUT5 #(
    .INIT(32'h8ABABA8A)) 
    \sig_realigner_btt2[1]_i_1 
       (.I0(sig_btt_residue_slice[1]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_input_addr_reg[1]),
        .O(sig_realigner_btt[1]));
  LUT6 #(
    .INIT(64'h8A8A8ABABABABA8A)) 
    \sig_realigner_btt2[2]_i_1 
       (.I0(sig_btt_residue_slice[2]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .I3(sig_input_addr_reg[1]),
        .I4(sig_input_addr_reg[0]),
        .I5(sig_input_addr_reg[2]),
        .O(sig_realigner_btt[2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sig_realigner_btt2[3]_i_1 
       (.I0(sig_btt_residue_slice[3]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .I3(\sig_realigner_btt2[3]_i_2_n_0 ),
        .O(sig_realigner_btt[3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_realigner_btt2[3]_i_2 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[3]),
        .O(\sig_realigner_btt2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sig_realigner_btt2[4]_i_1 
       (.I0(sig_btt_residue_slice[4]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .I3(\sig_realigner_btt2[4]_i_2_n_0 ),
        .O(sig_realigner_btt[4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_realigner_btt2[4]_i_2 
       (.I0(sig_input_addr_reg[3]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[2]),
        .I4(sig_input_addr_reg[4]),
        .O(\sig_realigner_btt2[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8ABABA8A)) 
    \sig_realigner_btt2[5]_i_1 
       (.I0(sig_btt_residue_slice[5]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .I3(sig_input_addr_reg[5]),
        .I4(\sig_realigner_btt2[5]_i_2_n_0 ),
        .O(sig_realigner_btt[5]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sig_realigner_btt2[5]_i_2 
       (.I0(sig_input_addr_reg[3]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[2]),
        .I4(sig_input_addr_reg[4]),
        .O(\sig_realigner_btt2[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8ABABA8A)) 
    \sig_realigner_btt2[6]_i_1 
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .I3(\sig_realigner_btt2[7]_i_2_n_0 ),
        .I4(sig_input_addr_reg[6]),
        .O(sig_realigner_btt[6]));
  LUT6 #(
    .INIT(64'h8A8A8ABABABABA8A)) 
    \sig_realigner_btt2[7]_i_1 
       (.I0(sig_btt_residue_slice[7]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .I3(sig_input_addr_reg[6]),
        .I4(\sig_realigner_btt2[7]_i_2_n_0 ),
        .I5(sig_input_addr_reg[7]),
        .O(sig_realigner_btt[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_realigner_btt2[7]_i_2 
       (.I0(sig_input_addr_reg[5]),
        .I1(sig_input_addr_reg[4]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_input_addr_reg[1]),
        .I5(sig_input_addr_reg[3]),
        .O(\sig_realigner_btt2[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sig_realigner_btt2[8]_i_1 
       (.I0(sig_btt_residue_slice[8]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .I3(\sig_realigner_btt2[8]_i_2_n_0 ),
        .O(sig_realigner_btt[8]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_realigner_btt2[8]_i_2 
       (.I0(sig_input_addr_reg[7]),
        .I1(\sig_realigner_btt2[7]_i_2_n_0 ),
        .I2(sig_input_addr_reg[6]),
        .I3(sig_input_addr_reg[8]),
        .O(\sig_realigner_btt2[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \sig_realigner_btt2[9]_i_1 
       (.I0(sig_first_realigner_cmd),
        .I1(sig_skip_align2mbaa),
        .I2(sig_btt_residue_slice[9]),
        .O(sig_realigner_btt[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[0]),
        .Q(sig_realigner_btt2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[10]),
        .Q(sig_realigner_btt2[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[11]),
        .Q(sig_realigner_btt2[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[12]),
        .Q(sig_realigner_btt2[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[13]),
        .Q(sig_realigner_btt2[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[1]),
        .Q(sig_realigner_btt2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[2]),
        .Q(sig_realigner_btt2[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[3]),
        .Q(sig_realigner_btt2[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[4]),
        .Q(sig_realigner_btt2[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[5]),
        .Q(sig_realigner_btt2[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[6]),
        .Q(sig_realigner_btt2[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[7]),
        .Q(sig_realigner_btt2[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[8]),
        .Q(sig_realigner_btt2[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[9]),
        .Q(sig_realigner_btt2[9]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h44440050)) 
    sig_skip_align2mbaa_s_h_i_1
       (.I0(sig_init_reg),
        .I1(sig_skip_align2mbaa),
        .I2(sig_skip_align2mbaa_s_h),
        .I3(sig_psm_ld_chcmd_reg),
        .I4(sig_psm_ld_realigner_reg),
        .O(sig_skip_align2mbaa_s_h_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_skip_align2mbaa_s_h_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_skip_align2mbaa_s_h_i_1_n_0),
        .Q(sig_skip_align2mbaa_s_h),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAFFF)) 
    \sig_xfer_addr_reg[31]_i_1 
       (.I0(sig_init_reg),
        .I1(p_22_out),
        .I2(\sig_xfer_len_reg_reg[0]_1 ),
        .I3(p_11_out),
        .I4(\sig_xfer_len_reg_reg[0]_2 ),
        .I5(sig_csm_ld_xfer),
        .O(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .Q(in[0]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[10]),
        .Q(in[10]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[11]),
        .Q(in[11]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[12]),
        .Q(in[12]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[13]),
        .Q(in[13]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[14]),
        .Q(in[14]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(p_1_in),
        .Q(in[15]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[0]),
        .Q(in[16]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[1]),
        .Q(in[17]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[2]),
        .Q(in[18]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[3]),
        .Q(in[19]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .Q(in[1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[4]),
        .Q(in[20]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[5]),
        .Q(in[21]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[6]),
        .Q(in[22]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[7]),
        .Q(in[23]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[8]),
        .Q(in[24]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[9]),
        .Q(in[25]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[10]),
        .Q(in[26]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[11]),
        .Q(in[27]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[12]),
        .Q(in[28]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[13]),
        .Q(in[29]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .Q(in[2]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[14]),
        .Q(in[30]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[15]),
        .Q(in[31]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[3]),
        .Q(in[3]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[4]),
        .Q(in[4]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[5]),
        .Q(in[5]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[6]),
        .Q(in[6]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[7]),
        .Q(in[7]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[8]),
        .Q(in[8]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[9]),
        .Q(in[9]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_error_reg),
        .Q(in[40]),
        .R(sig_xfer_cache_reg0));
  LUT4 #(
    .INIT(16'hEAEE)) 
    sig_xfer_cmd_cmplt_reg_i_1
       (.I0(sig_child_qual_error_reg),
        .I1(dout[10]),
        .I2(dout[11]),
        .I3(sig_child_qual_first_of_2),
        .O(sig_xfer_cmd_cmplt_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_cmd_cmplt_reg0),
        .Q(sig_xfer_cmd_cmplt_reg_reg_0[1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_is_seq_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_is_seq_reg_reg_0),
        .Q(sig_xfer_cmd_cmplt_reg_reg_0[0]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[0]),
        .Q(in[32]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[1]),
        .Q(in[33]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[2]),
        .Q(in[34]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[3]),
        .Q(in[35]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[4]),
        .Q(in[36]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[5]),
        .Q(in[37]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[6]),
        .Q(in[38]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_burst_type),
        .Q(in[39]),
        .R(sig_xfer_cache_reg0));
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0 
       (.I0(p_32_out),
        .I1(empty),
        .O(rd_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_indet_btt" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_indet_btt
   (dout,
    empty,
    sig_clr_dbc_reg,
    out,
    sig_m_valid_out_reg,
    sig_m_valid_out_reg_0,
    sig_m_valid_out_reg_1,
    sig_child_qual_first_of_2_reg,
    DI,
    D,
    \sig_burst_dbeat_cntr_reg[3]_0 ,
    Q,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    O,
    CO,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ,
    \sig_data_reg_out_reg[67] ,
    sig_m_valid_out_reg_2,
    sig_m_valid_out_reg_3,
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg ,
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_0 ,
    \sig_byte_cntr_reg[3]_0 ,
    \sig_strb_reg_out_reg[7] ,
    SR,
    m_axi_s2mm_aclk,
    rd_en,
    sig_good_strm_dbeat1_out,
    sig_dre2ibtt_eop,
    din,
    E,
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_1 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_reg,
    sig_halt_reg,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_adjusted_addr_incr,
    sig_clr_dbc_reg_reg_0,
    \sig_byte_cntr_reg[9]_0 ,
    sig_eop_halt_xfer,
    S,
    \sig_child_addr_cntr_lsh_reg[7] ,
    sig_child_addr_cntr_lsh_reg,
    lsig_end_of_cmd_reg,
    lsig_eop_reg,
    sig_next_cmd_cmplt_reg,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3] ,
    \sig_byte_cntr_reg[7]_0 ,
    p_0_out,
    \sig_byte_cntr_reg[7]_1 ,
    \sig_byte_cntr_reg[3]_1 ,
    \sig_burst_dbeat_cntr_reg[5]_0 ,
    pwropt);
  output [11:0]dout;
  output empty;
  output sig_clr_dbc_reg;
  output out;
  output sig_m_valid_out_reg;
  output [0:0]sig_m_valid_out_reg_0;
  output sig_m_valid_out_reg_1;
  output sig_child_qual_first_of_2_reg;
  output [1:0]DI;
  output [6:0]D;
  output \sig_burst_dbeat_cntr_reg[3]_0 ;
  output [0:0]Q;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output [2:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ;
  output [67:0]\sig_data_reg_out_reg[67] ;
  output sig_m_valid_out_reg_2;
  output sig_m_valid_out_reg_3;
  output [0:0]\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg ;
  output [3:0]\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_0 ;
  output [3:0]\sig_byte_cntr_reg[3]_0 ;
  output [7:0]\sig_strb_reg_out_reg[7] ;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input rd_en;
  input sig_good_strm_dbeat1_out;
  input sig_dre2ibtt_eop;
  input [72:0]din;
  input [0:0]E;
  input \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_1 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_reg;
  input sig_halt_reg;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input [9:0]sig_adjusted_addr_incr;
  input sig_clr_dbc_reg_reg_0;
  input [0:0]\sig_byte_cntr_reg[9]_0 ;
  input sig_eop_halt_xfer;
  input [3:0]S;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input [2:0]sig_child_addr_cntr_lsh_reg;
  input lsig_end_of_cmd_reg;
  input lsig_eop_reg;
  input sig_next_cmd_cmplt_reg;
  input [3:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ;
  input [0:0]\sig_byte_cntr_reg[7]_0 ;
  input [3:0]p_0_out;
  input [0:0]\sig_byte_cntr_reg[7]_1 ;
  input [3:0]\sig_byte_cntr_reg[3]_1 ;
  input [0:0]\sig_burst_dbeat_cntr_reg[5]_0 ;
  input pwropt;

  wire [0:0]CO;
  wire [6:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [3:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ;
  wire [0:0]\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg ;
  wire [3:0]\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_0 ;
  wire \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_1 ;
  wire I_DATA_FIFO_n_75;
  wire [3:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [72:0]din;
  wire [11:0]dout;
  wire empty;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [2:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_0_in5_in;
  wire [5:0]p_0_in__0;
  wire [3:0]p_0_out;
  wire p_1_in;
  wire pwropt;
  wire rd_en;
  wire [67:64]s_data;
  wire [9:0]sig_adjusted_addr_incr;
  wire \sig_burst_dbeat_cntr_reg[3]_0 ;
  wire [0:0]\sig_burst_dbeat_cntr_reg[5]_0 ;
  wire [4:0]sig_burst_dbeat_cntr_reg__0;
  wire [9:0]sig_byte_cntr;
  wire \sig_byte_cntr[7]_i_3_n_0 ;
  wire \sig_byte_cntr[7]_i_4_n_0 ;
  wire \sig_byte_cntr[7]_i_5_n_0 ;
  wire \sig_byte_cntr[7]_i_6_n_0 ;
  wire \sig_byte_cntr[9]_i_1_n_0 ;
  wire \sig_byte_cntr[9]_i_3_n_0 ;
  wire \sig_byte_cntr[9]_i_4_n_0 ;
  wire [3:0]\sig_byte_cntr_reg[3]_0 ;
  wire [3:0]\sig_byte_cntr_reg[3]_1 ;
  wire [0:0]\sig_byte_cntr_reg[7]_0 ;
  wire [0:0]\sig_byte_cntr_reg[7]_1 ;
  wire \sig_byte_cntr_reg[7]_i_2_n_0 ;
  wire \sig_byte_cntr_reg[7]_i_2_n_4 ;
  wire \sig_byte_cntr_reg[7]_i_2_n_5 ;
  wire \sig_byte_cntr_reg[7]_i_2_n_6 ;
  wire \sig_byte_cntr_reg[7]_i_2_n_7 ;
  wire [0:0]\sig_byte_cntr_reg[9]_0 ;
  wire \sig_byte_cntr_reg[9]_i_2_n_6 ;
  wire \sig_byte_cntr_reg[9]_i_2_n_7 ;
  wire [2:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbc_reg_reg_0;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire [73:0]sig_data_fifo_data_out;
  wire [67:0]\sig_data_reg_out_reg[67] ;
  wire [67:64]sig_data_skid_mux_out;
  wire [67:64]sig_data_skid_reg;
  wire sig_dre2ibtt_eop;
  wire sig_dre2ibtt_eop_reg;
  wire sig_dre2ibtt_tlast_reg;
  wire sig_eop_halt_xfer;
  wire sig_good_strm_dbeat1_out;
  wire sig_halt_reg;
  wire sig_init_reg;
  wire sig_m_valid_out_reg;
  wire [0:0]sig_m_valid_out_reg_0;
  wire sig_m_valid_out_reg_1;
  wire sig_m_valid_out_reg_2;
  wire sig_m_valid_out_reg_3;
  wire sig_next_cmd_cmplt_reg;
  wire sig_pop_data_fifo;
  wire [7:0]\sig_strb_reg_out_reg[7] ;
  wire [0:0]NLW_I_DATA_FIFO_SR_UNCONNECTED;
  wire [0:0]NLW_I_XD_FIFO_SR_UNCONNECTED;
  wire [2:0]\NLW_sig_byte_cntr_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sig_byte_cntr_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_byte_cntr_reg[9]_i_2_O_UNCONNECTED ;

  zynq_blk_axi_dma_0_0_axi_datamover_skid_buf__parameterized0 \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF 
       (.D(sig_data_skid_mux_out),
        .E(E),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[3] (\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ),
        .\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg (\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg ),
        .\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_0 (\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_0 ),
        .\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_1 (\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_1 ),
        .Q(sig_data_skid_reg),
        .SR(SR),
        .dout(sig_data_fifo_data_out),
        .empty(I_DATA_FIFO_n_75),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_0_in5_in),
        .rd_en(sig_pop_data_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_data_reg_out_reg[67]_0 (\sig_data_reg_out_reg[67] ),
        .\sig_data_skid_reg_reg[67]_0 (s_data),
        .sig_halt_reg(sig_halt_reg),
        .sig_init_reg(sig_init_reg),
        .sig_m_valid_dup_reg_0(out),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_1(sig_m_valid_out_reg_0),
        .sig_m_valid_out_reg_2(sig_m_valid_out_reg_1),
        .sig_m_valid_out_reg_3(sig_m_valid_out_reg_2),
        .sig_m_valid_out_reg_4(sig_m_valid_out_reg_3),
        .sig_next_cmd_cmplt_reg(sig_next_cmd_cmplt_reg),
        .\sig_strb_reg_out_reg[7]_0 (\sig_strb_reg_out_reg[7] ));
  zynq_blk_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0 I_DATA_FIFO
       (.D(sig_data_skid_mux_out),
        .Q(sig_data_skid_reg),
        .SR(NLW_I_DATA_FIFO_SR_UNCONNECTED[0]),
        .din({sig_dre2ibtt_eop,din}),
        .dout(sig_data_fifo_data_out),
        .empty(I_DATA_FIFO_n_75),
        .full(p_1_in),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (s_data),
        .lopt(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_0_in5_in),
        .pwropt(pwropt),
        .rd_en(sig_pop_data_fifo),
        .sig_good_strm_dbeat1_out(sig_good_strm_dbeat1_out));
  zynq_blk_axi_dma_0_0_axi_datamover_sfifo_autord I_XD_FIFO
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .S(S),
        .SR(NLW_I_XD_FIFO_SR_UNCONNECTED[0]),
        .din({sig_dre2ibtt_eop_reg,sig_dre2ibtt_tlast_reg,sig_byte_cntr}),
        .dout(dout),
        .empty(empty),
        .full(p_1_in),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .lopt(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .sig_adjusted_addr_incr(sig_adjusted_addr_incr),
        .\sig_byte_cntr_reg[9] (\sig_byte_cntr_reg[9]_0 ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(sig_child_qual_first_of_2_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .wr_en(sig_clr_dbc_reg));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_burst_dbeat_cntr[0]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_burst_dbeat_cntr[1]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg__0[0]),
        .I1(sig_burst_dbeat_cntr_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sig_burst_dbeat_cntr[2]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg__0[1]),
        .I1(sig_burst_dbeat_cntr_reg__0[0]),
        .I2(sig_burst_dbeat_cntr_reg__0[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sig_burst_dbeat_cntr[3]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg__0[2]),
        .I1(sig_burst_dbeat_cntr_reg__0[0]),
        .I2(sig_burst_dbeat_cntr_reg__0[1]),
        .I3(sig_burst_dbeat_cntr_reg__0[3]),
        .O(p_0_in__0[3]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sig_burst_dbeat_cntr[4]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg__0[3]),
        .I1(sig_burst_dbeat_cntr_reg__0[1]),
        .I2(sig_burst_dbeat_cntr_reg__0[0]),
        .I3(sig_burst_dbeat_cntr_reg__0[2]),
        .I4(sig_burst_dbeat_cntr_reg__0[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sig_burst_dbeat_cntr[5]_i_2 
       (.I0(sig_burst_dbeat_cntr_reg__0[4]),
        .I1(sig_burst_dbeat_cntr_reg__0[2]),
        .I2(sig_burst_dbeat_cntr_reg__0[0]),
        .I3(sig_burst_dbeat_cntr_reg__0[1]),
        .I4(sig_burst_dbeat_cntr_reg__0[3]),
        .I5(Q),
        .O(p_0_in__0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in__0[0]),
        .Q(sig_burst_dbeat_cntr_reg__0[0]),
        .R(\sig_burst_dbeat_cntr_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in__0[1]),
        .Q(sig_burst_dbeat_cntr_reg__0[1]),
        .R(\sig_burst_dbeat_cntr_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in__0[2]),
        .Q(sig_burst_dbeat_cntr_reg__0[2]),
        .R(\sig_burst_dbeat_cntr_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in__0[3]),
        .Q(sig_burst_dbeat_cntr_reg__0[3]),
        .R(\sig_burst_dbeat_cntr_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in__0[4]),
        .Q(sig_burst_dbeat_cntr_reg__0[4]),
        .R(\sig_burst_dbeat_cntr_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in__0[5]),
        .Q(Q),
        .R(\sig_burst_dbeat_cntr_reg[5]_0 ));
  LUT4 #(
    .INIT(16'hD52A)) 
    \sig_byte_cntr[3]_i_6 
       (.I0(sig_byte_cntr[3]),
        .I1(sig_good_strm_dbeat1_out),
        .I2(sig_clr_dbc_reg),
        .I3(p_0_out[3]),
        .O(\sig_byte_cntr_reg[3]_0 [3]));
  LUT4 #(
    .INIT(16'hD52A)) 
    \sig_byte_cntr[3]_i_7 
       (.I0(sig_byte_cntr[2]),
        .I1(sig_good_strm_dbeat1_out),
        .I2(sig_clr_dbc_reg),
        .I3(p_0_out[2]),
        .O(\sig_byte_cntr_reg[3]_0 [2]));
  LUT4 #(
    .INIT(16'hD52A)) 
    \sig_byte_cntr[3]_i_8 
       (.I0(sig_byte_cntr[1]),
        .I1(sig_good_strm_dbeat1_out),
        .I2(sig_clr_dbc_reg),
        .I3(p_0_out[1]),
        .O(\sig_byte_cntr_reg[3]_0 [1]));
  LUT4 #(
    .INIT(16'hD52A)) 
    \sig_byte_cntr[3]_i_9 
       (.I0(sig_byte_cntr[0]),
        .I1(sig_good_strm_dbeat1_out),
        .I2(sig_clr_dbc_reg),
        .I3(p_0_out[0]),
        .O(\sig_byte_cntr_reg[3]_0 [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[7]_i_3 
       (.I0(sig_byte_cntr[7]),
        .I1(sig_good_strm_dbeat1_out),
        .I2(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[7]_i_4 
       (.I0(sig_byte_cntr[6]),
        .I1(sig_good_strm_dbeat1_out),
        .I2(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[7]_i_5 
       (.I0(sig_byte_cntr[5]),
        .I1(sig_good_strm_dbeat1_out),
        .I2(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[7]_i_6 
       (.I0(sig_byte_cntr[4]),
        .I1(sig_good_strm_dbeat1_out),
        .I2(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_byte_cntr[9]_i_1 
       (.I0(sig_clr_dbc_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_byte_cntr[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[9]_i_3 
       (.I0(sig_byte_cntr[9]),
        .I1(sig_good_strm_dbeat1_out),
        .I2(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[9]_i_4 
       (.I0(sig_byte_cntr[8]),
        .I1(sig_good_strm_dbeat1_out),
        .I2(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[3]_1 [0]),
        .Q(sig_byte_cntr[0]),
        .R(\sig_byte_cntr_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[3]_1 [1]),
        .Q(sig_byte_cntr[1]),
        .R(\sig_byte_cntr_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[3]_1 [2]),
        .Q(sig_byte_cntr[2]),
        .R(\sig_byte_cntr_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[3]_1 [3]),
        .Q(sig_byte_cntr[3]),
        .R(\sig_byte_cntr_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[7]_i_2_n_7 ),
        .Q(sig_byte_cntr[4]),
        .R(\sig_byte_cntr_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[7]_i_2_n_6 ),
        .Q(sig_byte_cntr[5]),
        .R(\sig_byte_cntr_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[7]_i_2_n_5 ),
        .Q(sig_byte_cntr[6]),
        .R(\sig_byte_cntr_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[7]_i_2_n_4 ),
        .Q(sig_byte_cntr[7]),
        .R(\sig_byte_cntr_reg[7]_1 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \sig_byte_cntr_reg[7]_i_2 
       (.CI(\sig_byte_cntr_reg[7]_0 ),
        .CO({\sig_byte_cntr_reg[7]_i_2_n_0 ,\NLW_sig_byte_cntr_reg[7]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_byte_cntr_reg[7]_i_2_n_4 ,\sig_byte_cntr_reg[7]_i_2_n_5 ,\sig_byte_cntr_reg[7]_i_2_n_6 ,\sig_byte_cntr_reg[7]_i_2_n_7 }),
        .S({\sig_byte_cntr[7]_i_3_n_0 ,\sig_byte_cntr[7]_i_4_n_0 ,\sig_byte_cntr[7]_i_5_n_0 ,\sig_byte_cntr[7]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[9]_i_2_n_7 ),
        .Q(sig_byte_cntr[8]),
        .R(\sig_byte_cntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[9]_i_2_n_6 ),
        .Q(sig_byte_cntr[9]),
        .R(\sig_byte_cntr[9]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \sig_byte_cntr_reg[9]_i_2 
       (.CI(\sig_byte_cntr_reg[7]_i_2_n_0 ),
        .CO(\NLW_sig_byte_cntr_reg[9]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sig_byte_cntr_reg[9]_i_2_O_UNCONNECTED [3:2],\sig_byte_cntr_reg[9]_i_2_n_6 ,\sig_byte_cntr_reg[9]_i_2_n_7 }),
        .S({1'b0,1'b0,\sig_byte_cntr[9]_i_3_n_0 ,\sig_byte_cntr[9]_i_4_n_0 }));
  LUT4 #(
    .INIT(16'h40FF)) 
    sig_clr_dbc_reg_i_1
       (.I0(\sig_burst_dbeat_cntr_reg[3]_0 ),
        .I1(sig_good_strm_dbeat1_out),
        .I2(Q),
        .I3(sig_clr_dbc_reg_reg_0),
        .O(sig_clr_dbeat_cntr0_out));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    sig_clr_dbc_reg_i_2
       (.I0(sig_burst_dbeat_cntr_reg__0[3]),
        .I1(sig_burst_dbeat_cntr_reg__0[1]),
        .I2(sig_burst_dbeat_cntr_reg__0[0]),
        .I3(sig_burst_dbeat_cntr_reg__0[2]),
        .I4(sig_burst_dbeat_cntr_reg__0[4]),
        .O(\sig_burst_dbeat_cntr_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_clr_dbc_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_clr_dbeat_cntr0_out),
        .Q(sig_clr_dbc_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_eop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_dre2ibtt_eop),
        .Q(sig_dre2ibtt_eop_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_tlast_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(din[72]),
        .Q(sig_dre2ibtt_tlast_reg),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mssai_skid_buf" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_mssai_skid_buf
   (out,
    sig_s_ready_out_reg_0,
    sig_m_valid_out_reg_0,
    sig_strm_tlast,
    sig_s_ready_out_reg_1,
    \sig_burst_dbeat_cntr_reg[5] ,
    sig_m_valid_out_reg_1,
    sig_m_valid_out_reg_2,
    \INFERRED_GEN.cnt_i_reg[4] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    \sig_mssa_index_reg_out_reg[2]_0 ,
    sig_clr_dbc_reg_reg,
    sig_cmd_full_reg,
    sig_cmd_empty_reg,
    p_0_out,
    \sig_strb_reg_out_reg[7]_0 ,
    \sig_strb_reg_out_reg[1]_0 ,
    sig_clr_dbc_reg_reg_0,
    sig_clr_dbc_reg_reg_1,
    \sig_strb_reg_out_reg[5]_0 ,
    din,
    m_axi_s2mm_aclk,
    SR,
    skid2dre_wlast,
    E,
    sig_s_ready_dup4_reg_0,
    sig_init_reg,
    sig_s_ready_dup4_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \sig_data_reg_out_reg[63]_0 ,
    lsig_absorb2tlast,
    Q,
    \sig_burst_dbeat_cntr_reg[5]_0 ,
    \sig_byte_cntr_reg[9] ,
    sig_cmd_full_reg_0,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1_0 ,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    sig_sm_pop_cmd_fifo,
    \gen_wr_a.gen_word_narrow.mem_reg_1_1 ,
    sig_clr_dbc_reg,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    sig_cmd_full_reg_1,
    sig_cmd_full_reg_2,
    sig_cmd_empty_reg_0,
    sig_ld_cmd,
    DI,
    \sig_byte_cntr_reg[3] ,
    \sig_byte_cntr[3]_i_7 ,
    \sig_data_skid_reg_reg[63]_0 ,
    \sig_strb_skid_reg_reg[7]_0 );
  output out;
  output sig_s_ready_out_reg_0;
  output sig_m_valid_out_reg_0;
  output sig_strm_tlast;
  output [0:0]sig_s_ready_out_reg_1;
  output [0:0]\sig_burst_dbeat_cntr_reg[5] ;
  output sig_m_valid_out_reg_1;
  output sig_m_valid_out_reg_2;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output [2:0]\sig_mssa_index_reg_out_reg[2]_0 ;
  output [0:0]sig_clr_dbc_reg_reg;
  output sig_cmd_full_reg;
  output sig_cmd_empty_reg;
  output [2:0]p_0_out;
  output [4:0]\sig_strb_reg_out_reg[7]_0 ;
  output \sig_strb_reg_out_reg[1]_0 ;
  output [0:0]sig_clr_dbc_reg_reg_0;
  output [3:0]sig_clr_dbc_reg_reg_1;
  output \sig_strb_reg_out_reg[5]_0 ;
  output [69:0]din;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input skid2dre_wlast;
  input [0:0]E;
  input sig_s_ready_dup4_reg_0;
  input sig_init_reg;
  input sig_s_ready_dup4_reg_1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \sig_data_reg_out_reg[63]_0 ;
  input lsig_absorb2tlast;
  input [0:0]Q;
  input \sig_burst_dbeat_cntr_reg[5]_0 ;
  input \sig_byte_cntr_reg[9] ;
  input [9:0]sig_cmd_full_reg_0;
  input [0:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1_0 ;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input sig_sm_pop_cmd_fifo;
  input \gen_wr_a.gen_word_narrow.mem_reg_1_1 ;
  input sig_clr_dbc_reg;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_full_reg_1;
  input sig_cmd_full_reg_2;
  input sig_cmd_empty_reg_0;
  input sig_ld_cmd;
  input [0:0]DI;
  input [3:0]\sig_byte_cntr_reg[3] ;
  input \sig_byte_cntr[3]_i_7 ;
  input [63:0]\sig_data_skid_reg_reg[63]_0 ;
  input [7:0]\sig_strb_skid_reg_reg[7]_0 ;

  wire [0:0]DI;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [6:0]\I_MSSAI_DETECTION/lsig_strb_last_assert_vect ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [69:0]din;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_1 ;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire [2:0]p_0_out;
  wire [0:0]\sig_burst_dbeat_cntr_reg[5] ;
  wire \sig_burst_dbeat_cntr_reg[5]_0 ;
  wire \sig_byte_cntr[3]_i_17_n_0 ;
  wire \sig_byte_cntr[3]_i_18_n_0 ;
  wire \sig_byte_cntr[3]_i_3_n_0 ;
  wire \sig_byte_cntr[3]_i_4_n_0 ;
  wire \sig_byte_cntr[3]_i_5_n_0 ;
  wire \sig_byte_cntr[3]_i_7 ;
  wire [3:0]\sig_byte_cntr_reg[3] ;
  wire \sig_byte_cntr_reg[9] ;
  wire sig_clr_dbc_reg;
  wire [0:0]sig_clr_dbc_reg_reg;
  wire [0:0]sig_clr_dbc_reg_reg_0;
  wire [3:0]sig_clr_dbc_reg_reg_1;
  wire sig_cmd_empty_reg;
  wire sig_cmd_empty_reg_0;
  wire sig_cmd_full;
  wire sig_cmd_full_i_2_n_0;
  wire sig_cmd_full_reg;
  wire [9:0]sig_cmd_full_reg_0;
  wire sig_cmd_full_reg_1;
  wire sig_cmd_full_reg_2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire \sig_data_reg_out_reg[63]_0 ;
  wire [63:0]sig_data_skid_mux_out;
  wire [63:0]sig_data_skid_reg;
  wire [63:0]\sig_data_skid_reg_reg[63]_0 ;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_cmd;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_1;
  wire sig_m_valid_out_reg_2;
  wire [2:0]sig_mssa_index_out;
  wire \sig_mssa_index_reg_out[0]_i_4_n_0 ;
  wire \sig_mssa_index_reg_out[1]_i_4_n_0 ;
  wire \sig_mssa_index_reg_out[2]_i_2_n_0 ;
  wire \sig_mssa_index_reg_out[2]_i_5_n_0 ;
  wire [2:0]\sig_mssa_index_reg_out_reg[2]_0 ;
  wire sig_need_cmd_flush;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup3;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup4;
  wire sig_s_ready_dup4_reg_0;
  wire sig_s_ready_dup4_reg_1;
  wire sig_s_ready_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [0:0]sig_s_ready_out_reg_1;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_pop_cmd_fifo;
  wire \sig_strb_reg_out_reg[1]_0 ;
  wire \sig_strb_reg_out_reg[5]_0 ;
  wire [4:0]\sig_strb_reg_out_reg[7]_0 ;
  wire [7:0]sig_strb_skid_mux_out;
  wire [7:0]sig_strb_skid_reg;
  wire [7:0]\sig_strb_skid_reg_reg[7]_0 ;
  wire sig_strm_tlast;
  wire [3:1]sig_strm_tstrb;
  wire skid2dre_wlast;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_14_n_0 ;
  wire [2:0]\NLW_sig_byte_cntr_reg[3]_i_1_CO_UNCONNECTED ;

  assign out = sig_m_valid_dup;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  assign sig_s_ready_out_reg_0 = sig_s_ready_out;
  LUT6 #(
    .INIT(64'h00008000AAAA8000)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(\INFERRED_GEN.cnt_i_reg[4] ),
        .I2(sig_m_valid_out_reg_2),
        .I3(lsig_cmd_fetch_pause),
        .I4(sig_need_cmd_flush),
        .I5(sig_sm_pop_cmd_fifo),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  LUT5 #(
    .INIT(32'h55D5FFFF)) 
    \sig_burst_dbeat_cntr[5]_i_1 
       (.I0(sig_m_valid_out_reg_1),
        .I1(Q),
        .I2(sig_m_valid_out_reg_2),
        .I3(\sig_burst_dbeat_cntr_reg[5]_0 ),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_burst_dbeat_cntr_reg[5] ));
  LUT6 #(
    .INIT(64'h000000000000F707)) 
    \sig_byte_cntr[3]_i_11 
       (.I0(\sig_strb_reg_out_reg[7]_0 [3]),
        .I1(sig_cmd_full_reg_0[6]),
        .I2(\sig_strb_reg_out_reg[5]_0 ),
        .I3(din[67]),
        .I4(\sig_byte_cntr[3]_i_7 ),
        .I5(\sig_strb_reg_out_reg[1]_0 ),
        .O(p_0_out[2]));
  LUT6 #(
    .INIT(64'h00000000A0000011)) 
    \sig_byte_cntr[3]_i_12 
       (.I0(\sig_strb_reg_out_reg[5]_0 ),
        .I1(din[68]),
        .I2(din[65]),
        .I3(din[66]),
        .I4(din[67]),
        .I5(\sig_byte_cntr[3]_i_17_n_0 ),
        .O(p_0_out[1]));
  LUT6 #(
    .INIT(64'h0008000000000009)) 
    \sig_byte_cntr[3]_i_13 
       (.I0(din[67]),
        .I1(din[66]),
        .I2(\sig_byte_cntr[3]_i_18_n_0 ),
        .I3(\sig_byte_cntr[3]_i_7 ),
        .I4(\sig_strb_reg_out_reg[5]_0 ),
        .I5(din[68]),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sig_byte_cntr[3]_i_15 
       (.I0(sig_strm_tstrb[1]),
        .I1(sig_cmd_full_reg_0[1]),
        .I2(sig_strm_tstrb[2]),
        .I3(sig_cmd_full_reg_0[2]),
        .I4(sig_cmd_full_reg_0[3]),
        .I5(sig_strm_tstrb[3]),
        .O(\sig_strb_reg_out_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF777FFFFFFFFFFFF)) 
    \sig_byte_cntr[3]_i_17 
       (.I0(\sig_strb_reg_out_reg[7]_0 [0]),
        .I1(sig_cmd_full_reg_0[0]),
        .I2(\sig_strb_reg_out_reg[7]_0 [4]),
        .I3(sig_cmd_full_reg_0[7]),
        .I4(sig_cmd_full_reg_0[1]),
        .I5(sig_strm_tstrb[1]),
        .O(\sig_byte_cntr[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h7777F888F888F888)) 
    \sig_byte_cntr[3]_i_18 
       (.I0(sig_strm_tstrb[1]),
        .I1(sig_cmd_full_reg_0[1]),
        .I2(sig_cmd_full_reg_0[3]),
        .I3(sig_strm_tstrb[3]),
        .I4(sig_cmd_full_reg_0[2]),
        .I5(sig_strm_tstrb[2]),
        .O(\sig_byte_cntr[3]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[3]_i_3 
       (.I0(p_0_out[2]),
        .I1(sig_m_valid_out_reg_2),
        .I2(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[3]_i_4 
       (.I0(p_0_out[1]),
        .I1(sig_m_valid_out_reg_2),
        .I2(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[3]_i_5 
       (.I0(p_0_out[0]),
        .I1(sig_m_valid_out_reg_2),
        .I2(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \sig_byte_cntr[7]_i_1 
       (.I0(sig_m_valid_out_reg_2),
        .I1(sig_clr_dbc_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_clr_dbc_reg_reg));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \sig_byte_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({sig_clr_dbc_reg_reg_0,\NLW_sig_byte_cntr_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({DI,\sig_byte_cntr[3]_i_3_n_0 ,\sig_byte_cntr[3]_i_4_n_0 ,\sig_byte_cntr[3]_i_5_n_0 }),
        .O(sig_clr_dbc_reg_reg_1),
        .S(\sig_byte_cntr_reg[3] ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBABBB)) 
    sig_clr_dbc_reg_i_3
       (.I0(\sig_byte_cntr_reg[9] ),
        .I1(\INFERRED_GEN.cnt_i_reg[4] ),
        .I2(sig_cmd_full_reg_0[9]),
        .I3(sig_m_valid_out),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_1_0 ),
        .O(sig_m_valid_out_reg_1));
  LUT6 #(
    .INIT(64'hF2F2FFFFF2F2F2FF)) 
    sig_cmd_empty_i_1
       (.I0(sig_cmd_empty_reg_0),
        .I1(sig_ld_cmd),
        .I2(sig_cmd_full_i_2_n_0),
        .I3(sig_cmd_full_reg_1),
        .I4(sig_m_valid_out_reg_1),
        .I5(sig_cmd_full_reg_2),
        .O(sig_cmd_empty_reg));
  LUT6 #(
    .INIT(64'h0E0E00000E0E0E00)) 
    sig_cmd_full_i_1
       (.I0(sig_cmd_full),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full_i_2_n_0),
        .I3(sig_cmd_full_reg_1),
        .I4(sig_m_valid_out_reg_1),
        .I5(sig_cmd_full_reg_2),
        .O(sig_cmd_full_reg));
  LUT4 #(
    .INIT(16'h80FF)) 
    sig_cmd_full_i_2
       (.I0(lsig_absorb2tlast),
        .I1(sig_m_valid_out),
        .I2(sig_strm_tlast),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_cmd_full_i_2_n_0));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(sig_data_skid_reg[0]),
        .I1(\sig_data_skid_reg_reg[63]_0 [0]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(sig_data_skid_reg[10]),
        .I1(\sig_data_skid_reg_reg[63]_0 [10]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(sig_data_skid_reg[11]),
        .I1(\sig_data_skid_reg_reg[63]_0 [11]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(sig_data_skid_reg[12]),
        .I1(\sig_data_skid_reg_reg[63]_0 [12]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(sig_data_skid_reg[13]),
        .I1(\sig_data_skid_reg_reg[63]_0 [13]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(sig_data_skid_reg[14]),
        .I1(\sig_data_skid_reg_reg[63]_0 [14]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(sig_data_skid_reg[15]),
        .I1(\sig_data_skid_reg_reg[63]_0 [15]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(sig_data_skid_reg[16]),
        .I1(\sig_data_skid_reg_reg[63]_0 [16]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(sig_data_skid_reg[17]),
        .I1(\sig_data_skid_reg_reg[63]_0 [17]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(sig_data_skid_reg[18]),
        .I1(\sig_data_skid_reg_reg[63]_0 [18]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(sig_data_skid_reg[19]),
        .I1(\sig_data_skid_reg_reg[63]_0 [19]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(sig_data_skid_reg[1]),
        .I1(\sig_data_skid_reg_reg[63]_0 [1]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(sig_data_skid_reg[20]),
        .I1(\sig_data_skid_reg_reg[63]_0 [20]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(sig_data_skid_reg[21]),
        .I1(\sig_data_skid_reg_reg[63]_0 [21]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(sig_data_skid_reg[22]),
        .I1(\sig_data_skid_reg_reg[63]_0 [22]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(sig_data_skid_reg[23]),
        .I1(\sig_data_skid_reg_reg[63]_0 [23]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(sig_data_skid_reg[24]),
        .I1(\sig_data_skid_reg_reg[63]_0 [24]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(sig_data_skid_reg[25]),
        .I1(\sig_data_skid_reg_reg[63]_0 [25]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(sig_data_skid_reg[26]),
        .I1(\sig_data_skid_reg_reg[63]_0 [26]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(sig_data_skid_reg[27]),
        .I1(\sig_data_skid_reg_reg[63]_0 [27]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(sig_data_skid_reg[28]),
        .I1(\sig_data_skid_reg_reg[63]_0 [28]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(sig_data_skid_reg[29]),
        .I1(\sig_data_skid_reg_reg[63]_0 [29]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(sig_data_skid_reg[2]),
        .I1(\sig_data_skid_reg_reg[63]_0 [2]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(sig_data_skid_reg[30]),
        .I1(\sig_data_skid_reg_reg[63]_0 [30]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(sig_data_skid_reg[31]),
        .I1(\sig_data_skid_reg_reg[63]_0 [31]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[32]_i_1 
       (.I0(sig_data_skid_reg[32]),
        .I1(\sig_data_skid_reg_reg[63]_0 [32]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[33]_i_1 
       (.I0(sig_data_skid_reg[33]),
        .I1(\sig_data_skid_reg_reg[63]_0 [33]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[34]_i_1 
       (.I0(sig_data_skid_reg[34]),
        .I1(\sig_data_skid_reg_reg[63]_0 [34]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[35]_i_1 
       (.I0(sig_data_skid_reg[35]),
        .I1(\sig_data_skid_reg_reg[63]_0 [35]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[36]_i_1 
       (.I0(sig_data_skid_reg[36]),
        .I1(\sig_data_skid_reg_reg[63]_0 [36]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[37]_i_1 
       (.I0(sig_data_skid_reg[37]),
        .I1(\sig_data_skid_reg_reg[63]_0 [37]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[38]_i_1 
       (.I0(sig_data_skid_reg[38]),
        .I1(\sig_data_skid_reg_reg[63]_0 [38]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[39]_i_1 
       (.I0(sig_data_skid_reg[39]),
        .I1(\sig_data_skid_reg_reg[63]_0 [39]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(sig_data_skid_reg[3]),
        .I1(\sig_data_skid_reg_reg[63]_0 [3]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[40]_i_1 
       (.I0(sig_data_skid_reg[40]),
        .I1(\sig_data_skid_reg_reg[63]_0 [40]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[41]_i_1 
       (.I0(sig_data_skid_reg[41]),
        .I1(\sig_data_skid_reg_reg[63]_0 [41]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[42]_i_1 
       (.I0(sig_data_skid_reg[42]),
        .I1(\sig_data_skid_reg_reg[63]_0 [42]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[43]_i_1 
       (.I0(sig_data_skid_reg[43]),
        .I1(\sig_data_skid_reg_reg[63]_0 [43]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[44]_i_1 
       (.I0(sig_data_skid_reg[44]),
        .I1(\sig_data_skid_reg_reg[63]_0 [44]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[45]_i_1 
       (.I0(sig_data_skid_reg[45]),
        .I1(\sig_data_skid_reg_reg[63]_0 [45]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[46]_i_1 
       (.I0(sig_data_skid_reg[46]),
        .I1(\sig_data_skid_reg_reg[63]_0 [46]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[47]_i_1 
       (.I0(sig_data_skid_reg[47]),
        .I1(\sig_data_skid_reg_reg[63]_0 [47]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[48]_i_1 
       (.I0(sig_data_skid_reg[48]),
        .I1(\sig_data_skid_reg_reg[63]_0 [48]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[49]_i_1 
       (.I0(sig_data_skid_reg[49]),
        .I1(\sig_data_skid_reg_reg[63]_0 [49]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(sig_data_skid_reg[4]),
        .I1(\sig_data_skid_reg_reg[63]_0 [4]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[50]_i_1 
       (.I0(sig_data_skid_reg[50]),
        .I1(\sig_data_skid_reg_reg[63]_0 [50]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[51]_i_1 
       (.I0(sig_data_skid_reg[51]),
        .I1(\sig_data_skid_reg_reg[63]_0 [51]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[52]_i_1 
       (.I0(sig_data_skid_reg[52]),
        .I1(\sig_data_skid_reg_reg[63]_0 [52]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[53]_i_1 
       (.I0(sig_data_skid_reg[53]),
        .I1(\sig_data_skid_reg_reg[63]_0 [53]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[54]_i_1 
       (.I0(sig_data_skid_reg[54]),
        .I1(\sig_data_skid_reg_reg[63]_0 [54]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[55]_i_1 
       (.I0(sig_data_skid_reg[55]),
        .I1(\sig_data_skid_reg_reg[63]_0 [55]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[56]_i_1 
       (.I0(sig_data_skid_reg[56]),
        .I1(\sig_data_skid_reg_reg[63]_0 [56]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[57]_i_1 
       (.I0(sig_data_skid_reg[57]),
        .I1(\sig_data_skid_reg_reg[63]_0 [57]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[58]_i_1 
       (.I0(sig_data_skid_reg[58]),
        .I1(\sig_data_skid_reg_reg[63]_0 [58]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[59]_i_1 
       (.I0(sig_data_skid_reg[59]),
        .I1(\sig_data_skid_reg_reg[63]_0 [59]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(sig_data_skid_reg[5]),
        .I1(\sig_data_skid_reg_reg[63]_0 [5]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[60]_i_1 
       (.I0(sig_data_skid_reg[60]),
        .I1(\sig_data_skid_reg_reg[63]_0 [60]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[61]_i_1 
       (.I0(sig_data_skid_reg[61]),
        .I1(\sig_data_skid_reg_reg[63]_0 [61]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[62]_i_1 
       (.I0(sig_data_skid_reg[62]),
        .I1(\sig_data_skid_reg_reg[63]_0 [62]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[62]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[63]_i_2 
       (.I0(sig_s_ready_out),
        .I1(\sig_data_reg_out_reg[63]_0 ),
        .O(sig_s_ready_out_reg_1));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[63]_i_2__0 
       (.I0(sig_data_skid_reg[63]),
        .I1(\sig_data_skid_reg_reg[63]_0 [63]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(sig_data_skid_reg[6]),
        .I1(\sig_data_skid_reg_reg[63]_0 [6]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(sig_data_skid_reg[7]),
        .I1(\sig_data_skid_reg_reg[63]_0 [7]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(sig_data_skid_reg[8]),
        .I1(\sig_data_skid_reg_reg[63]_0 [8]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(sig_data_skid_reg[9]),
        .I1(\sig_data_skid_reg_reg[63]_0 [9]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(din[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(din[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(din[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(din[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(din[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(din[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(din[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(din[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(din[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(din[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(din[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(din[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(din[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(din[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(din[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(din[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(din[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(din[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(din[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(din[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(din[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(din[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(din[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(din[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(din[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[32]),
        .Q(din[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[33]),
        .Q(din[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[34]),
        .Q(din[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[35]),
        .Q(din[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[36]),
        .Q(din[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[37]),
        .Q(din[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[38]),
        .Q(din[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[39]),
        .Q(din[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(din[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[40]),
        .Q(din[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[41]),
        .Q(din[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[42]),
        .Q(din[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[43]),
        .Q(din[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[44]),
        .Q(din[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[45]),
        .Q(din[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[46]),
        .Q(din[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[47]),
        .Q(din[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[48]),
        .Q(din[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[49]),
        .Q(din[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(din[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[50]),
        .Q(din[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[51]),
        .Q(din[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[52]),
        .Q(din[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[53]),
        .Q(din[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[54]),
        .Q(din[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[55]),
        .Q(din[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[56]),
        .Q(din[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[57]),
        .Q(din[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[58]),
        .Q(din[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[59]),
        .Q(din[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(din[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[60]),
        .Q(din[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[61]),
        .Q(din[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[62]),
        .Q(din[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[63]),
        .Q(din[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(din[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(din[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(din[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(din[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [32]),
        .Q(sig_data_skid_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [33]),
        .Q(sig_data_skid_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [34]),
        .Q(sig_data_skid_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [35]),
        .Q(sig_data_skid_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [36]),
        .Q(sig_data_skid_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [37]),
        .Q(sig_data_skid_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [38]),
        .Q(sig_data_skid_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [39]),
        .Q(sig_data_skid_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [40]),
        .Q(sig_data_skid_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [41]),
        .Q(sig_data_skid_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [42]),
        .Q(sig_data_skid_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [43]),
        .Q(sig_data_skid_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [44]),
        .Q(sig_data_skid_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [45]),
        .Q(sig_data_skid_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [46]),
        .Q(sig_data_skid_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [47]),
        .Q(sig_data_skid_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [48]),
        .Q(sig_data_skid_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [49]),
        .Q(sig_data_skid_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [50]),
        .Q(sig_data_skid_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [51]),
        .Q(sig_data_skid_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [52]),
        .Q(sig_data_skid_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [53]),
        .Q(sig_data_skid_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [54]),
        .Q(sig_data_skid_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [55]),
        .Q(sig_data_skid_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [56]),
        .Q(sig_data_skid_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [57]),
        .Q(sig_data_skid_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [58]),
        .Q(sig_data_skid_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [59]),
        .Q(sig_data_skid_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [60]),
        .Q(sig_data_skid_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [61]),
        .Q(sig_data_skid_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [62]),
        .Q(sig_data_skid_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [63]),
        .Q(sig_data_skid_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[63]_0 [9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__1
       (.I0(skid2dre_wlast),
        .I1(sig_s_ready_dup4),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(sig_strm_tlast),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(skid2dre_wlast),
        .Q(sig_last_skid_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000FF700000)) 
    sig_m_valid_dup_i_1__2
       (.I0(sig_s_ready_dup4_reg_0),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(sig_s_ready_dup4_reg_1),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_init_reg),
        .O(sig_m_valid_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00010000)) 
    \sig_mssa_index_reg_out[0]_i_1 
       (.I0(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [2]),
        .I1(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [0]),
        .I2(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [4]),
        .I3(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [6]),
        .I4(\sig_mssa_index_reg_out[0]_i_4_n_0 ),
        .O(sig_mssa_index_out[0]));
  LUT5 #(
    .INIT(32'h00A00CAC)) 
    \sig_mssa_index_reg_out[0]_i_2 
       (.I0(\sig_strb_skid_reg_reg[7]_0 [0]),
        .I1(sig_strb_skid_reg[0]),
        .I2(sig_s_ready_dup3),
        .I3(\sig_strb_skid_reg_reg[7]_0 [1]),
        .I4(sig_strb_skid_reg[1]),
        .O(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [0]));
  LUT5 #(
    .INIT(32'h00A00CAC)) 
    \sig_mssa_index_reg_out[0]_i_3 
       (.I0(\sig_strb_skid_reg_reg[7]_0 [6]),
        .I1(sig_strb_skid_reg[6]),
        .I2(sig_s_ready_dup3),
        .I3(\sig_strb_skid_reg_reg[7]_0 [7]),
        .I4(sig_strb_skid_reg[7]),
        .O(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [6]));
  LUT6 #(
    .INIT(64'h0101160101161616)) 
    \sig_mssa_index_reg_out[0]_i_4 
       (.I0(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [1]),
        .I1(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [3]),
        .I2(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [5]),
        .I3(sig_s_ready_dup3),
        .I4(\sig_strb_skid_reg_reg[7]_0 [7]),
        .I5(sig_strb_skid_reg[7]),
        .O(\sig_mssa_index_reg_out[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00A00CAC)) 
    \sig_mssa_index_reg_out[0]_i_5 
       (.I0(\sig_strb_skid_reg_reg[7]_0 [1]),
        .I1(sig_strb_skid_reg[1]),
        .I2(sig_s_ready_dup3),
        .I3(\sig_strb_skid_reg_reg[7]_0 [2]),
        .I4(sig_strb_skid_reg[2]),
        .O(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [1]));
  LUT4 #(
    .INIT(16'h0100)) 
    \sig_mssa_index_reg_out[1]_i_1 
       (.I0(\sig_mssa_index_reg_out[2]_i_2_n_0 ),
        .I1(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [4]),
        .I2(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [5]),
        .I3(\sig_mssa_index_reg_out[1]_i_4_n_0 ),
        .O(sig_mssa_index_out[1]));
  LUT5 #(
    .INIT(32'h00A00CAC)) 
    \sig_mssa_index_reg_out[1]_i_2 
       (.I0(\sig_strb_skid_reg_reg[7]_0 [4]),
        .I1(sig_strb_skid_reg[4]),
        .I2(sig_s_ready_dup3),
        .I3(\sig_strb_skid_reg_reg[7]_0 [5]),
        .I4(sig_strb_skid_reg[5]),
        .O(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [4]));
  LUT5 #(
    .INIT(32'h00A00CAC)) 
    \sig_mssa_index_reg_out[1]_i_3 
       (.I0(\sig_strb_skid_reg_reg[7]_0 [5]),
        .I1(sig_strb_skid_reg[5]),
        .I2(sig_s_ready_dup3),
        .I3(\sig_strb_skid_reg_reg[7]_0 [6]),
        .I4(sig_strb_skid_reg[6]),
        .O(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [5]));
  LUT6 #(
    .INIT(64'h1111111111661616)) 
    \sig_mssa_index_reg_out[1]_i_4 
       (.I0(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [2]),
        .I1(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [3]),
        .I2(sig_strb_skid_reg[6]),
        .I3(\sig_strb_skid_reg_reg[7]_0 [6]),
        .I4(sig_s_ready_dup3),
        .I5(sig_strb_skid_mux_out[7]),
        .O(\sig_mssa_index_reg_out[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \sig_mssa_index_reg_out[2]_i_1 
       (.I0(\sig_mssa_index_reg_out[2]_i_2_n_0 ),
        .I1(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [3]),
        .I2(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [2]),
        .I3(\sig_mssa_index_reg_out[2]_i_5_n_0 ),
        .O(sig_mssa_index_out[2]));
  LUT6 #(
    .INIT(64'h3F3F30305F505F50)) 
    \sig_mssa_index_reg_out[2]_i_2 
       (.I0(sig_strb_skid_reg[2]),
        .I1(\sig_strb_skid_reg_reg[7]_0 [2]),
        .I2(sig_strb_skid_mux_out[1]),
        .I3(sig_strb_skid_reg[0]),
        .I4(\sig_strb_skid_reg_reg[7]_0 [0]),
        .I5(sig_s_ready_dup3),
        .O(\sig_mssa_index_reg_out[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00A00CAC)) 
    \sig_mssa_index_reg_out[2]_i_3 
       (.I0(\sig_strb_skid_reg_reg[7]_0 [3]),
        .I1(sig_strb_skid_reg[3]),
        .I2(sig_s_ready_dup3),
        .I3(\sig_strb_skid_reg_reg[7]_0 [4]),
        .I4(sig_strb_skid_reg[4]),
        .O(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [3]));
  LUT5 #(
    .INIT(32'h00A00CAC)) 
    \sig_mssa_index_reg_out[2]_i_4 
       (.I0(\sig_strb_skid_reg_reg[7]_0 [2]),
        .I1(sig_strb_skid_reg[2]),
        .I2(sig_s_ready_dup3),
        .I3(\sig_strb_skid_reg_reg[7]_0 [3]),
        .I4(sig_strb_skid_reg[3]),
        .O(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [2]));
  LUT6 #(
    .INIT(64'h1111111111661616)) 
    \sig_mssa_index_reg_out[2]_i_5 
       (.I0(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [4]),
        .I1(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [5]),
        .I2(sig_strb_skid_reg[6]),
        .I3(\sig_strb_skid_reg_reg[7]_0 [6]),
        .I4(sig_s_ready_dup3),
        .I5(sig_strb_skid_mux_out[7]),
        .O(\sig_mssa_index_reg_out[2]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_mssa_index_out[0]),
        .Q(\sig_mssa_index_reg_out_reg[2]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_mssa_index_out[1]),
        .Q(\sig_mssa_index_reg_out_reg[2]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_mssa_index_out[2]),
        .Q(\sig_mssa_index_reg_out_reg[2]_0 [2]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup3),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup4_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFFF0000EEEE0000)) 
    sig_s_ready_dup_i_1__2
       (.I0(sig_s_ready_dup4_reg_0),
        .I1(sig_init_reg),
        .I2(sig_m_valid_dup),
        .I3(sig_s_ready_dup4_reg_1),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_s_ready_dup),
        .O(sig_s_ready_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_strb_reg_out[0]_i_1__2 
       (.I0(sig_strb_skid_reg[0]),
        .I1(\sig_strb_skid_reg_reg[7]_0 [0]),
        .I2(sig_s_ready_dup3),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_strb_reg_out[1]_i_1__2 
       (.I0(sig_strb_skid_reg[1]),
        .I1(\sig_strb_skid_reg_reg[7]_0 [1]),
        .I2(sig_s_ready_dup3),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_strb_reg_out[2]_i_1__2 
       (.I0(sig_strb_skid_reg[2]),
        .I1(\sig_strb_skid_reg_reg[7]_0 [2]),
        .I2(sig_s_ready_dup3),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_strb_reg_out[3]_i_1__2 
       (.I0(sig_strb_skid_reg[3]),
        .I1(\sig_strb_skid_reg_reg[7]_0 [3]),
        .I2(sig_s_ready_dup3),
        .O(sig_strb_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_strb_reg_out[4]_i_1__2 
       (.I0(sig_strb_skid_reg[4]),
        .I1(\sig_strb_skid_reg_reg[7]_0 [4]),
        .I2(sig_s_ready_dup3),
        .O(sig_strb_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_strb_reg_out[5]_i_1__2 
       (.I0(sig_strb_skid_reg[5]),
        .I1(\sig_strb_skid_reg_reg[7]_0 [5]),
        .I2(sig_s_ready_dup3),
        .O(sig_strb_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_strb_reg_out[6]_i_1__2 
       (.I0(sig_strb_skid_reg[6]),
        .I1(\sig_strb_skid_reg_reg[7]_0 [6]),
        .I2(sig_s_ready_dup3),
        .O(sig_strb_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_strb_reg_out[7]_i_1__2 
       (.I0(sig_strb_skid_reg[7]),
        .I1(\sig_strb_skid_reg_reg[7]_0 [7]),
        .I2(sig_s_ready_dup3),
        .O(sig_strb_skid_mux_out[7]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\sig_strb_reg_out_reg[7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(sig_strm_tstrb[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(sig_strm_tstrb[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(sig_strm_tstrb[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[4]),
        .Q(\sig_strb_reg_out_reg[7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[5]),
        .Q(\sig_strb_reg_out_reg[7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[6]),
        .Q(\sig_strb_reg_out_reg[7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[7]),
        .Q(\sig_strb_reg_out_reg[7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [0]),
        .Q(sig_strb_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [1]),
        .Q(sig_strb_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [2]),
        .Q(sig_strb_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [3]),
        .Q(sig_strb_skid_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [4]),
        .Q(sig_strb_skid_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [5]),
        .Q(sig_strb_skid_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [6]),
        .Q(sig_strb_skid_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [7]),
        .Q(sig_strb_skid_reg[7]),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1 
       (.I0(sig_m_valid_out),
        .I1(\sig_byte_cntr_reg[9] ),
        .O(sig_m_valid_out_reg_2));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_10 
       (.I0(sig_strm_tstrb[1]),
        .I1(sig_cmd_full_reg_0[1]),
        .O(din[64]));
  LUT5 #(
    .INIT(32'h40400040)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_14 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_1 ),
        .I1(sig_m_valid_out),
        .I2(sig_strm_tlast),
        .I3(\sig_mssa_index_reg_out_reg[2]_0 [2]),
        .I4(sig_cmd_full_reg_0[8]),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2 
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_i_14_n_0 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1_0 ),
        .O(\INFERRED_GEN.cnt_i_reg[4] ));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_4 
       (.I0(\sig_strb_reg_out_reg[7]_0 [4]),
        .I1(sig_cmd_full_reg_0[7]),
        .O(din[69]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_5 
       (.I0(\sig_strb_reg_out_reg[7]_0 [3]),
        .I1(sig_cmd_full_reg_0[6]),
        .O(din[68]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_6 
       (.I0(\sig_strb_reg_out_reg[7]_0 [2]),
        .I1(sig_cmd_full_reg_0[5]),
        .O(\sig_strb_reg_out_reg[5]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_7 
       (.I0(\sig_strb_reg_out_reg[7]_0 [1]),
        .I1(sig_cmd_full_reg_0[4]),
        .O(din[67]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_8 
       (.I0(sig_strm_tstrb[3]),
        .I1(sig_cmd_full_reg_0[3]),
        .O(din[66]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_9 
       (.I0(sig_strm_tstrb[2]),
        .I1(sig_cmd_full_reg_0[2]),
        .O(din[65]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    s2mm_halt_cmplt,
    SR,
    sig_rst2all_stop_request,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_4,
    sig_s_h_halt_reg_reg_0,
    out,
    m_axi_s2mm_aclk,
    sig_halt_cmplt_reg_0,
    sig_s_h_halt_reg_reg_1,
    sig_init_done,
    sig_init_reg2,
    sig_init_reg,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    sig_halt_reg);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output s2mm_halt_cmplt;
  output [0:0]SR;
  output sig_rst2all_stop_request;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_3;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_4;
  output sig_s_h_halt_reg_reg_0;
  input out;
  input m_axi_s2mm_aclk;
  input sig_halt_cmplt_reg_0;
  input sig_s_h_halt_reg_reg_1;
  input sig_init_done;
  input sig_init_reg2;
  input sig_init_reg;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input sig_halt_reg;

  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire out;
  wire s2mm_halt_cmplt;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_3;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_4;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_reg;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg_0;
  wire sig_s_h_halt_reg_reg_1;

  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_reg_0),
        .Q(s2mm_halt_cmplt),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_halt_reg),
        .O(sig_s_h_halt_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_done),
        .I2(sig_init_reg2),
        .I3(sig_init_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__2
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_done_0),
        .I2(sig_init_reg2),
        .I3(sig_init_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__4
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_done_1),
        .I2(sig_init_reg2),
        .I3(sig_init_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__5
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_reg),
        .I2(sig_init_reg2),
        .I3(sig_init_done_2),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_3));
  LUT2 #(
    .INIT(4'h2)) 
    sig_m_valid_dup_i_3__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_4));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_1),
        .Q(sig_rst2all_stop_request),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_strb_reg_out[7]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_full_wrap" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_s2mm_full_wrap
   (m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wlast,
    s_axis_s2mm_tready,
    s2mm_halt_cmplt,
    sig_rst2all_stop_request,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    m_axi_s2mm_bready,
    sts_received_i_reg,
    s2mm_slverr_i,
    s2mm_decerr_i,
    s2mm_interr_i,
    sts_received_i_reg_0,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_aclk,
    out,
    sig_s_h_halt_reg_reg,
    p_4_out,
    p_2_out,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_wready,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tkeep,
    p_7_out,
    m_axi_s2mm_awready,
    s_axis_s2mm_tdata,
    smpl_dma_overflow,
    m_axi_s2mm_bresp,
    D,
    pwropt);
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_wvalid;
  output m_axi_s2mm_wlast;
  output s_axis_s2mm_tready;
  output s2mm_halt_cmplt;
  output sig_rst2all_stop_request;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output m_axi_s2mm_bready;
  output sts_received_i_reg;
  output s2mm_slverr_i;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output [13:0]sts_received_i_reg_0;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  output [31:0]m_axi_s2mm_awaddr;
  output [6:0]m_axi_s2mm_awlen;
  output [1:0]m_axi_s2mm_awsize;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]m_axi_s2mm_wstrb;
  input m_axi_s2mm_aclk;
  input out;
  input sig_s_h_halt_reg_reg;
  input p_4_out;
  input p_2_out;
  input m_axi_s2mm_bvalid;
  input m_axi_s2mm_wready;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_tlast;
  input [7:0]s_axis_s2mm_tkeep;
  input p_7_out;
  input m_axi_s2mm_awready;
  input [63:0]s_axis_s2mm_tdata;
  input smpl_dma_overflow;
  input [1:0]m_axi_s2mm_bresp;
  input [47:0]D;
  output pwropt;

  wire [47:0]D;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/p_0_in2_in ;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_5 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_111 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_112 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_113 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_114 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_115 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_116 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_117 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_118 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_119 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_12 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_120 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_121 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_20 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_82 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_83 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_84 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_85 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_86 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_87 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_88 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_89 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_7 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_92 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire I_ADDR_CNTL_n_1;
  wire I_ADDR_CNTL_n_7;
  wire I_ADDR_CNTL_n_8;
  wire \I_CMD_FIFO/sig_init_done ;
  wire \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire I_RESET_n_4;
  wire I_RESET_n_5;
  wire I_RESET_n_6;
  wire I_RESET_n_7;
  wire I_RESET_n_8;
  wire I_RESET_n_9;
  wire I_WR_DATA_CNTL_n_0;
  wire I_WR_DATA_CNTL_n_27;
  wire I_WR_DATA_CNTL_n_28;
  wire I_WR_DATA_CNTL_n_29;
  wire I_WR_DATA_CNTL_n_30;
  wire I_WR_DATA_CNTL_n_31;
  wire I_WR_DATA_CNTL_n_48;
  wire I_WR_DATA_CNTL_n_49;
  wire I_WR_DATA_CNTL_n_50;
  wire I_WR_DATA_CNTL_n_51;
  wire I_WR_DATA_CNTL_n_52;
  wire I_WR_STATUS_CNTLR_n_0;
  wire I_WR_STATUS_CNTLR_n_26;
  wire I_WR_STATUS_CNTLR_n_27;
  wire I_WR_STATUS_CNTLR_n_30;
  wire I_WR_STATUS_CNTLR_n_31;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire dre2skid_wready;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [6:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [1:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire out;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire [3:0]p_0_out;
  wire p_11_out;
  wire p_12_out;
  wire p_13_out;
  wire p_14_out;
  wire [6:0]p_19_out;
  wire p_1_out;
  wire [2:0]p_20_out;
  wire p_22_out;
  wire [0:0]p_27_out;
  wire p_2_out;
  wire p_2_out_0;
  wire [31:3]p_30_out;
  wire p_3_out;
  wire p_4_out;
  wire [13:0]p_5_out;
  wire p_7_out;
  wire p_9_out;
  wire s2mm_decerr_i;
  wire s2mm_halt_cmplt;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire [63:0]s_axis_s2mm_tdata;
  wire [7:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire [9:0]sig_adjusted_addr_incr;
  wire sig_burst_dbeat_cntr0;
  wire [5:5]sig_burst_dbeat_cntr_reg;
  wire [2:0]sig_child_addr_cntr_lsh_reg;
  wire sig_child_qual_first_of_2;
  wire sig_child_tag_reg0;
  wire sig_clr_dbc_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire [66:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_data2skid_wlast;
  wire [7:0]sig_data2skid_wstrb;
  wire [13:0]sig_data2wsc_bytes_rcvd;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_eop;
  wire sig_data2wsc_valid;
  wire sig_data_reg_out_en;
  wire sig_dre2ibtt_eop;
  wire [63:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tlast;
  wire [7:0]sig_dre2ibtt_tstrb;
  wire sig_good_strm_dbeat11_out;
  wire sig_good_strm_dbeat1_out;
  wire sig_halt_reg;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire [3:0]sig_ibtt2wdc_stbs_asserted;
  wire [63:0]sig_ibtt2wdc_tdata;
  wire [7:0]sig_ibtt2wdc_tstrb;
  wire sig_ibtt2wdc_tvalid;
  wire sig_input_cache_type_reg0;
  wire sig_input_reg_empty;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_pop_xd_fifo;
  wire sig_psm_halt;
  wire sig_psm_pop_input_cmd;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire sig_sf2pcc_cmd_cmplt;
  wire sig_sf2pcc_packet_eop;
  wire [9:0]sig_sf2pcc_xfer_bytes;
  wire sig_skid2data_wready;
  wire sig_stat2wsc_status_ready;
  wire sig_stop_request;
  wire [7:0]sig_strb_skid_mux_out;
  wire [7:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire [34:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire [6:0]sig_xfer_len;
  wire [63:0]skid2dre_wdata;
  wire skid2dre_wlast;
  wire [7:0]skid2dre_wstrb;
  wire skid2dre_wvalid;
  wire smpl_dma_overflow;
  wire sts_received_i_reg;
  wire [13:0]sts_received_i_reg_0;

  assign pwropt = I_WR_DATA_CNTL_n_30;
  zynq_blk_axi_dma_0_0_axi_datamover_skid_buf \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF 
       (.E(sig_data_reg_out_en),
        .Q(skid2dre_wdata),
        .SR(sig_stream_rst),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_0_in2_in),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_m_valid_out_reg_0(skid2dre_wvalid),
        .sig_m_valid_out_reg_1(dre2skid_wready),
        .sig_m_valid_out_reg_2(I_RESET_n_8),
        .sig_m_valid_out_reg_3(I_WR_DATA_CNTL_n_31),
        .sig_s_ready_dup_reg_0(\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_5 ),
        .sig_s_ready_dup_reg_1(I_WR_DATA_CNTL_n_30),
        .sig_sready_stop_reg_reg_0(I_WR_DATA_CNTL_n_48),
        .sig_stop_request(sig_stop_request),
        .\sig_strb_reg_out_reg[7]_0 (skid2dre_wstrb),
        .skid2dre_wlast(skid2dre_wlast));
  zynq_blk_axi_dma_0_0_axi_datamover_indet_btt \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT 
       (.CO(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ),
        .D(sig_xfer_len),
        .DI({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_20 }),
        .E(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en ),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ({I_WR_DATA_CNTL_n_49,I_WR_DATA_CNTL_n_50,I_WR_DATA_CNTL_n_51,I_WR_DATA_CNTL_n_52}),
        .\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_113 ),
        .\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_0 ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_114 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_115 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_116 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_117 }),
        .\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_1 (I_WR_STATUS_CNTLR_n_30),
        .O({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 }),
        .Q(sig_burst_dbeat_cntr_reg),
        .S({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_82 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_83 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_84 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_85 }),
        .SR(sig_stream_rst),
        .din({sig_dre2ibtt_tlast,sig_dre2ibtt_tstrb,sig_dre2ibtt_tdata}),
        .dout({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .empty(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_12 ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 }),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 }),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/p_0_in2_in ),
        .p_0_out(p_0_out),
        .pwropt(out),
        .rd_en(sig_pop_xd_fifo),
        .sig_adjusted_addr_incr(sig_adjusted_addr_incr),
        .\sig_burst_dbeat_cntr_reg[3]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28 ),
        .\sig_burst_dbeat_cntr_reg[5]_0 (sig_burst_dbeat_cntr0),
        .\sig_byte_cntr_reg[3]_0 ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_118 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_119 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_120 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_121 }),
        .\sig_byte_cntr_reg[3]_1 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_92 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93 }),
        .\sig_byte_cntr_reg[7]_0 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89 ),
        .\sig_byte_cntr_reg[7]_1 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84 ),
        .\sig_byte_cntr_reg[9]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_86 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_87 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_88 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_89 }),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbc_reg_reg_0(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_7 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .\sig_data_reg_out_reg[67] ({sig_ibtt2wdc_stbs_asserted,sig_ibtt2wdc_tdata}),
        .sig_dre2ibtt_eop(sig_dre2ibtt_eop),
        .sig_eop_halt_xfer(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer ),
        .sig_good_strm_dbeat1_out(sig_good_strm_dbeat1_out),
        .sig_halt_reg(sig_halt_reg),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_m_valid_out_reg(sig_ibtt2wdc_tvalid),
        .sig_m_valid_out_reg_0(sig_good_strm_dbeat11_out),
        .sig_m_valid_out_reg_1(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17 ),
        .sig_m_valid_out_reg_2(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_111 ),
        .sig_m_valid_out_reg_3(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_112 ),
        .sig_next_cmd_cmplt_reg(sig_next_cmd_cmplt_reg),
        .\sig_strb_reg_out_reg[7] (sig_ibtt2wdc_tstrb));
  zynq_blk_axi_dma_0_0_axi_datamover_ibttcc \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC 
       (.CO(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ),
        .D(sig_xfer_len),
        .DI({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_20 }),
        .O({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 }),
        .Q({sig_cmd2mstr_command[66:35],sig_cmd2mstr_command[33],sig_cmd2mstr_command[26],sig_cmd2mstr_command[13:0]}),
        .S({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_82 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_83 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_84 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_85 }),
        .SR(sig_child_tag_reg0),
        .dout({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .empty(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_12 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_86 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_87 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_88 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_89 }),
        .in({p_13_out,p_27_out,p_19_out,p_30_out,p_20_out}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_11_out(p_11_out),
        .p_22_out(p_22_out),
        .p_9_out(p_9_out),
        .rd_en(sig_pop_xd_fifo),
        .sig_adjusted_addr_incr(sig_adjusted_addr_incr),
        .\sig_child_addr_cntr_lsh_reg[2]_0 (sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7]_0 ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 }),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_1),
        .sig_cmd2data_valid_reg_0(I_WR_DATA_CNTL_n_0),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_input_cache_type_reg0(sig_input_cache_type_reg0),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd),
        .sig_realign_calc_err_reg_reg_0({p_1_out,p_2_out_0,p_3_out,p_5_out}),
        .sig_realign_calc_err_reg_reg_1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1 ),
        .sig_xfer_cmd_cmplt_reg_reg_0({p_12_out,p_14_out}),
        .sig_xfer_is_seq_reg_reg_0(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 ),
        .\sig_xfer_len_reg_reg[0]_0 ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 }),
        .\sig_xfer_len_reg_reg[0]_1 (I_WR_DATA_CNTL_n_27),
        .\sig_xfer_len_reg_reg[0]_2 (I_ADDR_CNTL_n_7));
  zynq_blk_axi_dma_0_0_axi_datamover_s2mm_realign \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER 
       (.D(skid2dre_wdata),
        .E(sig_data_reg_out_en),
        .FIFO_Full_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1 ),
        .\INFERRED_GEN.cnt_i_reg[4] (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty ),
        .Q(sig_burst_dbeat_cntr_reg),
        .SR(sig_stream_rst),
        .din({sig_dre2ibtt_tlast,sig_dre2ibtt_tstrb,sig_dre2ibtt_tdata}),
        .in({p_1_out,p_2_out_0,p_3_out,p_5_out}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(dre2skid_wready),
        .p_0_out(p_0_out),
        .p_9_out(p_9_out),
        .\sig_burst_dbeat_cntr_reg[5] (sig_burst_dbeat_cntr0),
        .\sig_burst_dbeat_cntr_reg[5]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28 ),
        .\sig_byte_cntr_reg[3] ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_118 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_119 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_120 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_121 }),
        .\sig_byte_cntr_reg[9] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30 ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbc_reg_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84 ),
        .sig_clr_dbc_reg_reg_0(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89 ),
        .sig_clr_dbc_reg_reg_1({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_92 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93 }),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_data_reg_out_reg[63] (p_0_in2_in),
        .sig_dre2ibtt_eop(sig_dre2ibtt_eop),
        .sig_eop_halt_xfer(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer ),
        .sig_good_strm_dbeat1_out(sig_good_strm_dbeat1_out),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_m_valid_out_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_7 ),
        .sig_s_ready_dup4_reg(skid2dre_wvalid),
        .\sig_strb_skid_reg_reg[7] (skid2dre_wstrb),
        .skid2dre_wlast(skid2dre_wlast));
  zynq_blk_axi_dma_0_0_axi_datamover_addr_cntl I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_1),
        .SR(sig_stream_rst),
        .in({p_13_out,p_27_out,p_19_out,p_30_out,p_20_out}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .out(sig_addr2data_addr_posted),
        .p_22_out(p_22_out),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_calc_error_reg_reg_0(I_ADDR_CNTL_n_8),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_cmplt_reg(I_WR_STATUS_CNTLR_n_27),
        .sig_halt_cmplt_reg_0(I_WR_STATUS_CNTLR_n_26),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_reg(I_ADDR_CNTL_n_7),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_RESET_n_7));
  zynq_blk_axi_dma_0_0_axi_datamover_cmd_status I_CMD_STATUS
       (.D(D),
        .Q({sig_cmd2mstr_command[66:35],sig_cmd2mstr_command[33],sig_cmd2mstr_command[26],sig_cmd2mstr_command[13:0]}),
        .SR(sig_stream_rst),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ({sig_wsc2stat_status[34],sig_wsc2stat_status[21:4]}),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_2_out(p_2_out),
        .p_4_out(p_4_out),
        .p_7_out(p_7_out),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_reg(I_RESET_n_4),
        .sig_init_done_reg_0(I_RESET_n_6),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .smpl_dma_overflow(smpl_dma_overflow),
        .sts_received_i_reg(sts_received_i_reg),
        .sts_received_i_reg_0(sts_received_i_reg_0));
  zynq_blk_axi_dma_0_0_axi_datamover_reset I_RESET
       (.SR(sig_stream_rst),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(I_RESET_n_4),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1(I_RESET_n_5),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2(I_RESET_n_6),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_3(I_RESET_n_7),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_4(I_RESET_n_8),
        .sig_halt_cmplt_reg_0(I_ADDR_CNTL_n_8),
        .sig_halt_reg(sig_halt_reg),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_2(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg_0(I_RESET_n_9),
        .sig_s_h_halt_reg_reg_1(sig_s_h_halt_reg_reg));
  zynq_blk_axi_dma_0_0_axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D(sig_ibtt2wdc_tdata),
        .Q(sig_strb_skid_reg),
        .SR(sig_stream_rst),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .out(p_0_in3_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_halt_reg(sig_halt_reg),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_m_valid_out_reg_0(I_WR_DATA_CNTL_n_28),
        .sig_m_valid_out_reg_1(I_RESET_n_8),
        .sig_m_valid_out_reg_2(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17 ),
        .sig_s_ready_out_reg_0(sig_skid2data_wready),
        .sig_s_ready_out_reg_1(sig_ibtt2wdc_tvalid),
        .\sig_strb_reg_out_reg[7]_0 (sig_strb_skid_mux_out),
        .\sig_strb_skid_reg_reg[7]_0 (sig_data2skid_wstrb));
  zynq_blk_axi_dma_0_0_axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.D({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_114 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_115 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_116 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_117 }),
        .E(sig_good_strm_dbeat11_out),
        .FIFO_Full_reg(I_WR_DATA_CNTL_n_0),
        .FIFO_Full_reg_0(I_WR_DATA_CNTL_n_27),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 (I_WR_STATUS_CNTLR_n_30),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 (sig_ibtt2wdc_tvalid),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 (sig_ibtt2wdc_stbs_asserted),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_113 ),
        .\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_0 ({I_WR_DATA_CNTL_n_49,I_WR_DATA_CNTL_n_50,I_WR_DATA_CNTL_n_51,I_WR_DATA_CNTL_n_52}),
        .\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_1 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_112 ),
        .\GEN_INDET_BTT.lsig_eop_reg_reg_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_111 ),
        .Q(sig_strb_skid_reg),
        .SR(sig_stream_rst),
        .in({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_addr2data_addr_posted),
        .p_11_out(p_11_out),
        .\sig_addr_posted_cntr_reg[0]_0 (I_WR_DATA_CNTL_n_28),
        .\sig_addr_posted_cntr_reg[0]_1 (I_WR_DATA_CNTL_n_29),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_dqual_reg_empty_reg_0(I_WR_STATUS_CNTLR_n_31),
        .sig_first_dbeat_reg_0(sig_data2skid_wstrb),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_dly3_reg_0(I_WR_DATA_CNTL_n_30),
        .sig_halt_reg_dly3_reg_1(I_WR_DATA_CNTL_n_31),
        .sig_halt_reg_reg(sig_strb_skid_mux_out),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_RESET_n_5),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg_0({p_13_out,p_12_out,p_14_out,p_19_out,p_20_out}),
        .sig_next_cmd_cmplt_reg(sig_next_cmd_cmplt_reg),
        .sig_push_to_wsc_reg_0(I_WR_STATUS_CNTLR_n_0),
        .sig_s_ready_dup_reg(\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_5 ),
        .sig_sready_stop_reg_reg(I_WR_DATA_CNTL_n_48),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stop_request(sig_stop_request),
        .\sig_strb_reg_out_reg[0] (p_0_in3_in),
        .\sig_strb_reg_out_reg[7] (sig_ibtt2wdc_tstrb),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  zynq_blk_axi_dma_0_0_axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.E(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en ),
        .FIFO_Full_reg(I_WR_STATUS_CNTLR_n_0),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ({sig_wsc2stat_status[34],sig_wsc2stat_status[21:4]}),
        .SR(sig_stream_rst),
        .in({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .\sig_addr_posted_cntr_reg[3]_0 (I_WR_STATUS_CNTLR_n_26),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_dqual_reg_empty_reg(sig_ibtt2wdc_tvalid),
        .sig_halt_cmplt_reg(I_WR_DATA_CNTL_n_29),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_reg_0(I_WR_STATUS_CNTLR_n_30),
        .sig_halt_reg_reg_1(I_WR_STATUS_CNTLR_n_31),
        .sig_halt_reg_reg_2(I_RESET_n_9),
        .sig_inhibit_rdy_n(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_init_reg_reg(sig_child_tag_reg0),
        .sig_input_cache_type_reg0(sig_input_cache_type_reg0),
        .sig_last_reg_out_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/p_0_in2_in ),
        .sig_last_reg_out_reg_0(sig_skid2data_wready),
        .sig_last_reg_out_reg_1(I_WR_DATA_CNTL_n_28),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(I_WR_STATUS_CNTLR_n_27),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_realign" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_s2mm_realign
   (out,
    FIFO_Full_reg,
    sig_init_reg2,
    sig_inhibit_rdy_n,
    sig_eop_halt_xfer,
    E,
    \sig_burst_dbeat_cntr_reg[5] ,
    sig_m_valid_out_reg,
    sig_good_strm_dbeat1_out,
    sig_dre2ibtt_eop,
    \INFERRED_GEN.cnt_i_reg[4] ,
    din,
    sig_clr_dbc_reg_reg,
    p_0_out,
    sig_clr_dbc_reg_reg_0,
    sig_clr_dbc_reg_reg_1,
    SR,
    m_axi_s2mm_aclk,
    skid2dre_wlast,
    sig_init_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_ready_dup4_reg,
    \sig_data_reg_out_reg[63] ,
    p_9_out,
    Q,
    \sig_burst_dbeat_cntr_reg[5]_0 ,
    \sig_byte_cntr_reg[9] ,
    sig_clr_dbc_reg,
    \sig_byte_cntr_reg[3] ,
    in,
    D,
    \sig_strb_skid_reg_reg[7] );
  output out;
  output FIFO_Full_reg;
  output sig_init_reg2;
  output sig_inhibit_rdy_n;
  output sig_eop_halt_xfer;
  output [0:0]E;
  output [0:0]\sig_burst_dbeat_cntr_reg[5] ;
  output sig_m_valid_out_reg;
  output sig_good_strm_dbeat1_out;
  output sig_dre2ibtt_eop;
  output [0:0]\INFERRED_GEN.cnt_i_reg[4] ;
  output [72:0]din;
  output [0:0]sig_clr_dbc_reg_reg;
  output [3:0]p_0_out;
  output [0:0]sig_clr_dbc_reg_reg_0;
  output [3:0]sig_clr_dbc_reg_reg_1;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input skid2dre_wlast;
  input sig_init_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_ready_dup4_reg;
  input \sig_data_reg_out_reg[63] ;
  input p_9_out;
  input [0:0]Q;
  input \sig_burst_dbeat_cntr_reg[5]_0 ;
  input \sig_byte_cntr_reg[9] ;
  input sig_clr_dbc_reg;
  input [3:0]\sig_byte_cntr_reg[3] ;
  input [16:0]in;
  input [63:0]D;
  input [7:0]\sig_strb_skid_reg_reg[7] ;

  wire [63:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_82 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_86 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[4] ;
  wire I_DRE_CNTL_FIFO_n_24;
  wire I_DRE_CNTL_FIFO_n_3;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [72:0]din;
  wire [16:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [0:0]p_0_in;
  wire [3:0]p_0_out;
  wire p_7_out;
  wire p_9_out;
  wire [0:0]\sig_burst_dbeat_cntr_reg[5] ;
  wire \sig_burst_dbeat_cntr_reg[5]_0 ;
  wire [3:0]\sig_byte_cntr_reg[3] ;
  wire \sig_byte_cntr_reg[9] ;
  wire sig_clr_dbc_reg;
  wire [0:0]sig_clr_dbc_reg_reg;
  wire [0:0]sig_clr_dbc_reg_reg_0;
  wire [3:0]sig_clr_dbc_reg_reg_1;
  wire [21:6]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [2:0]sig_cmdcntl_sm_state;
  wire [2:0]sig_cmdcntl_sm_state_ns;
  wire \sig_data_reg_out_reg[63] ;
  wire sig_dre2ibtt_eop;
  wire sig_eop_halt_xfer;
  wire sig_good_strm_dbeat1_out;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_m_valid_out_reg;
  wire sig_need_cmd_flush;
  wire [0:0]sig_next_strt_offset_reg;
  wire sig_s_ready_dup4_reg;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire [7:0]\sig_strb_skid_reg_reg[7] ;
  wire skid2dre_wlast;

  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[0]),
        .Q(sig_cmdcntl_sm_state[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[1]),
        .Q(sig_cmdcntl_sm_state[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[2]),
        .Q(sig_cmdcntl_sm_state[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_DRE_CNTL_FIFO_n_3),
        .Q(lsig_cmd_fetch_pause),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_82 ),
        .Q(sig_need_cmd_flush),
        .R(1'b0));
  zynq_blk_axi_dma_0_0_axi_datamover_s2mm_scatter \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER 
       (.D(p_0_in),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_86 ),
        .\INFERRED_GEN.cnt_i_reg[4] (sig_dre2ibtt_eop),
        .\INFERRED_GEN.cnt_i_reg[4]_0 (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q(Q),
        .SR(SR),
        .din(din),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_out(p_0_out),
        .p_7_out(p_7_out),
        .\sig_burst_dbeat_cntr_reg[5] (\sig_burst_dbeat_cntr_reg[5] ),
        .\sig_burst_dbeat_cntr_reg[5]_0 (\sig_burst_dbeat_cntr_reg[5]_0 ),
        .\sig_byte_cntr_reg[3] (\sig_byte_cntr_reg[3] ),
        .\sig_byte_cntr_reg[9] (\sig_byte_cntr_reg[9] ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbc_reg_reg(sig_clr_dbc_reg_reg),
        .sig_clr_dbc_reg_reg_0(sig_clr_dbc_reg_reg_0),
        .sig_clr_dbc_reg_reg_1(sig_clr_dbc_reg_reg_1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_82 ),
        .sig_curr_eof_reg_reg_0({sig_cmd_fifo_data_out[21],sig_cmd_fifo_data_out[19:6]}),
        .\sig_data_reg_out_reg[63] (\sig_data_reg_out_reg[63] ),
        .\sig_data_skid_reg_reg[63] (D),
        .sig_eop_halt_xfer_reg_0(sig_eop_halt_xfer),
        .sig_init_reg(sig_init_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_0(sig_good_strm_dbeat1_out),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .\sig_next_strt_offset_reg[0]_0 (sig_next_strt_offset_reg),
        .sig_s_ready_dup4_reg(sig_s_ready_dup4_reg),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_sm_pop_cmd_fifo_reg(sig_cmdcntl_sm_state[1]),
        .sig_sm_pop_cmd_fifo_reg_0(I_DRE_CNTL_FIFO_n_24),
        .\sig_strb_skid_reg_reg[7] (\sig_strb_skid_reg_reg[7] ),
        .skid2dre_wlast(skid2dre_wlast));
  zynq_blk_axi_dma_0_0_axi_datamover_fifo__parameterized3 I_DRE_CNTL_FIFO
       (.D(p_0_in),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_86 ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (I_DRE_CNTL_FIFO_n_24),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (sig_m_valid_out_reg),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (sig_cmdcntl_sm_state_ns),
        .Q(sig_cmdcntl_sm_state),
        .SR(SR),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out[21],sig_cmd_fifo_data_out[19:6]}),
        .p_7_out(p_7_out),
        .p_9_out(p_9_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(I_DRE_CNTL_FIFO_n_3),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .\sig_next_strt_offset_reg[0] (sig_next_strt_offset_reg),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_dre_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_dre_cmd_ns),
        .Q(sig_sm_ld_dre_cmd),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_cmd_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_cmd_fifo_ns),
        .Q(sig_sm_pop_cmd_fifo),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_scatter" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_s2mm_scatter
   (out,
    sig_eop_halt_xfer_reg_0,
    p_7_out,
    E,
    \sig_burst_dbeat_cntr_reg[5] ,
    sig_m_valid_out_reg,
    sig_m_valid_out_reg_0,
    \INFERRED_GEN.cnt_i_reg[4] ,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    din,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_clr_dbc_reg_reg,
    \sig_next_strt_offset_reg[0]_0 ,
    sig_sm_pop_cmd_fifo_ns,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    p_0_out,
    sig_clr_dbc_reg_reg_0,
    sig_clr_dbc_reg_reg_1,
    m_axi_s2mm_aclk,
    SR,
    skid2dre_wlast,
    sig_curr_eof_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_reg,
    sig_s_ready_dup4_reg,
    \sig_data_reg_out_reg[63] ,
    Q,
    \sig_burst_dbeat_cntr_reg[5]_0 ,
    \sig_byte_cntr_reg[9] ,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    sig_sm_pop_cmd_fifo,
    sig_clr_dbc_reg,
    sig_sm_ld_dre_cmd,
    D,
    sig_sm_pop_cmd_fifo_reg,
    sig_sm_pop_cmd_fifo_reg_0,
    \sig_byte_cntr_reg[3] ,
    \sig_data_skid_reg_reg[63] ,
    \sig_strb_skid_reg_reg[7] );
  output out;
  output sig_eop_halt_xfer_reg_0;
  output p_7_out;
  output [0:0]E;
  output [0:0]\sig_burst_dbeat_cntr_reg[5] ;
  output sig_m_valid_out_reg;
  output sig_m_valid_out_reg_0;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[4]_0 ;
  output [72:0]din;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output [0:0]sig_clr_dbc_reg_reg;
  output [0:0]\sig_next_strt_offset_reg[0]_0 ;
  output sig_sm_pop_cmd_fifo_ns;
  output \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  output [3:0]p_0_out;
  output [0:0]sig_clr_dbc_reg_reg_0;
  output [3:0]sig_clr_dbc_reg_reg_1;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input skid2dre_wlast;
  input [14:0]sig_curr_eof_reg_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_reg;
  input sig_s_ready_dup4_reg;
  input \sig_data_reg_out_reg[63] ;
  input [0:0]Q;
  input \sig_burst_dbeat_cntr_reg[5]_0 ;
  input \sig_byte_cntr_reg[9] ;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input sig_sm_pop_cmd_fifo;
  input sig_clr_dbc_reg;
  input sig_sm_ld_dre_cmd;
  input [0:0]D;
  input [0:0]sig_sm_pop_cmd_fifo_reg;
  input sig_sm_pop_cmd_fifo_reg_0;
  input [3:0]\sig_byte_cntr_reg[3] ;
  input [63:0]\sig_data_skid_reg_reg[63] ;
  input [7:0]\sig_strb_skid_reg_reg[7] ;

  wire [0:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire I_MSSAI_SKID_BUF_n_14;
  wire I_MSSAI_SKID_BUF_n_15;
  wire I_MSSAI_SKID_BUF_n_24;
  wire I_TSTRB_FIFO_n_0;
  wire I_TSTRB_FIFO_n_19;
  wire I_TSTRB_FIFO_n_22;
  wire I_TSTRB_FIFO_n_24;
  wire I_TSTRB_FIFO_n_25;
  wire I_TSTRB_FIFO_n_26;
  wire I_TSTRB_FIFO_n_28;
  wire I_TSTRB_FIFO_n_3;
  wire I_TSTRB_FIFO_n_4;
  wire I_TSTRB_FIFO_n_5;
  wire [0:0]Q;
  wire SLICE_INSERTION_n_10;
  wire SLICE_INSERTION_n_11;
  wire SLICE_INSERTION_n_12;
  wire SLICE_INSERTION_n_13;
  wire SLICE_INSERTION_n_14;
  wire SLICE_INSERTION_n_15;
  wire SLICE_INSERTION_n_4;
  wire SLICE_INSERTION_n_5;
  wire SLICE_INSERTION_n_6;
  wire SLICE_INSERTION_n_7;
  wire SLICE_INSERTION_n_8;
  wire SLICE_INSERTION_n_9;
  wire [0:0]SR;
  wire [72:0]din;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [2:1]p_0_in;
  wire [3:0]p_0_out;
  wire [2:0]p_1_in;
  wire p_1_in2_in;
  wire p_7_out;
  wire [13:0]sel0;
  wire sig_btt_cntr0;
  wire sig_btt_cntr03_out;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [13:0]sig_btt_cntr_dup;
  wire [13:0]sig_btt_cntr_prv0;
  wire sig_btt_cntr_prv0_carry__0_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_2_n_0;
  wire sig_btt_cntr_prv0_carry_i_1_n_0;
  wire sig_btt_cntr_prv0_carry_i_2_n_0;
  wire sig_btt_cntr_prv0_carry_i_3_n_0;
  wire sig_btt_cntr_prv0_carry_i_4_n_0;
  wire sig_btt_cntr_prv0_carry_n_0;
  wire \sig_btt_cntr_reg_n_0_[0] ;
  wire \sig_btt_cntr_reg_n_0_[10] ;
  wire \sig_btt_cntr_reg_n_0_[11] ;
  wire \sig_btt_cntr_reg_n_0_[12] ;
  wire \sig_btt_cntr_reg_n_0_[13] ;
  wire \sig_btt_cntr_reg_n_0_[1] ;
  wire \sig_btt_cntr_reg_n_0_[2] ;
  wire \sig_btt_cntr_reg_n_0_[3] ;
  wire \sig_btt_cntr_reg_n_0_[4] ;
  wire \sig_btt_cntr_reg_n_0_[5] ;
  wire \sig_btt_cntr_reg_n_0_[6] ;
  wire \sig_btt_cntr_reg_n_0_[7] ;
  wire \sig_btt_cntr_reg_n_0_[8] ;
  wire \sig_btt_cntr_reg_n_0_[9] ;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_i_2_n_0;
  wire sig_btt_eq_0_i_3_n_0;
  wire sig_btt_eq_0_i_4_n_0;
  wire sig_btt_lteq_max_first_incr;
  wire sig_btt_lteq_max_first_incr0_carry_n_0;
  wire [0:0]\sig_burst_dbeat_cntr_reg[5] ;
  wire \sig_burst_dbeat_cntr_reg[5]_0 ;
  wire [3:0]\sig_byte_cntr_reg[3] ;
  wire \sig_byte_cntr_reg[9] ;
  wire sig_clr_dbc_reg;
  wire [0:0]sig_clr_dbc_reg_reg;
  wire [0:0]sig_clr_dbc_reg_reg_0;
  wire [3:0]sig_clr_dbc_reg_reg_1;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_curr_eof_reg;
  wire [14:0]sig_curr_eof_reg_reg_0;
  wire [2:0]sig_curr_strt_offset;
  wire \sig_curr_strt_offset[0]_i_1_n_0 ;
  wire \sig_curr_strt_offset[1]_i_1_n_0 ;
  wire \sig_curr_strt_offset[2]_i_1_n_0 ;
  wire sig_data_reg_out_en;
  wire \sig_data_reg_out_reg[63] ;
  wire [63:0]\sig_data_skid_reg_reg[63] ;
  wire sig_eop_halt_xfer_reg_0;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire [2:0]sig_fifo_mssai;
  wire \sig_fifo_mssai[0]_i_1_n_0 ;
  wire \sig_fifo_mssai[1]_i_1_n_0 ;
  wire \sig_fifo_mssai[2]_i_1_n_0 ;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg;
  wire sig_ld_cmd;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire [1:1]sig_max_first_increment0_in;
  wire \sig_max_first_increment[0]_i_1_n_0 ;
  wire \sig_max_first_increment[1]_i_1_n_0 ;
  wire \sig_max_first_increment[2]_i_1_n_0 ;
  wire \sig_max_first_increment[3]_i_1_n_0 ;
  wire \sig_max_first_increment_reg_n_0_[0] ;
  wire \sig_max_first_increment_reg_n_0_[1] ;
  wire \sig_max_first_increment_reg_n_0_[2] ;
  wire \sig_max_first_increment_reg_n_0_[3] ;
  wire sig_need_cmd_flush;
  wire [0:0]\sig_next_strt_offset_reg[0]_0 ;
  wire [2:1]sig_next_strt_offset_reg__0;
  wire sig_s_ready_dup4_reg;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire [0:0]sig_sm_pop_cmd_fifo_reg;
  wire sig_sm_pop_cmd_fifo_reg_0;
  wire [7:0]\sig_strb_skid_reg_reg[7] ;
  wire sig_strm_tlast;
  wire [7:0]sig_strm_tstrb;
  wire sig_strm_tvalid;
  wire [13:0]sig_tstrb_fifo_data_out;
  wire sig_valid_fifo_ld12_out;
  wire skid2dre_wlast;
  wire [13:0]slice_insert_data;
  wire slice_insert_valid;
  wire [2:0]NLW_sig_btt_cntr_prv0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_sig_btt_cntr_prv0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_sig_btt_cntr_prv0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_sig_btt_cntr_prv0_carry__2_O_UNCONNECTED;
  wire [2:0]NLW_sig_btt_lteq_max_first_incr0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h8F)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2 
       (.I0(sig_need_cmd_flush),
        .I1(sig_sm_pop_cmd_fifo_reg),
        .I2(p_7_out),
        .O(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_absorb2tlast_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_TSTRB_FIFO_n_3),
        .Q(lsig_absorb2tlast),
        .R(1'b0));
  zynq_blk_axi_dma_0_0_axi_datamover_mssai_skid_buf I_MSSAI_SKID_BUF
       (.DI(I_TSTRB_FIFO_n_26),
        .E(sig_data_reg_out_en),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q(Q),
        .SR(SR),
        .din({din[71:70],din[68:65],din[63:0]}),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_0 (sig_eop_halt_xfer_reg_0),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_1 (I_TSTRB_FIFO_n_22),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_1_in2_in),
        .p_0_out(p_0_out[2:0]),
        .\sig_burst_dbeat_cntr_reg[5] (\sig_burst_dbeat_cntr_reg[5] ),
        .\sig_burst_dbeat_cntr_reg[5]_0 (\sig_burst_dbeat_cntr_reg[5]_0 ),
        .\sig_byte_cntr[3]_i_7 (I_TSTRB_FIFO_n_28),
        .\sig_byte_cntr_reg[3] (\sig_byte_cntr_reg[3] ),
        .\sig_byte_cntr_reg[9] (\sig_byte_cntr_reg[9] ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbc_reg_reg(sig_clr_dbc_reg_reg),
        .sig_clr_dbc_reg_reg_0(sig_clr_dbc_reg_reg_0),
        .sig_clr_dbc_reg_reg_1(sig_clr_dbc_reg_reg_1),
        .sig_cmd_empty_reg(I_MSSAI_SKID_BUF_n_15),
        .sig_cmd_empty_reg_0(p_7_out),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_full_reg(I_MSSAI_SKID_BUF_n_14),
        .sig_cmd_full_reg_0({sig_tstrb_fifo_data_out[13],sig_tstrb_fifo_data_out[10],sig_tstrb_fifo_data_out[7:0]}),
        .sig_cmd_full_reg_1(I_TSTRB_FIFO_n_5),
        .sig_cmd_full_reg_2(I_TSTRB_FIFO_n_4),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .\sig_data_reg_out_reg[63]_0 (\sig_data_reg_out_reg[63] ),
        .\sig_data_skid_reg_reg[63]_0 (\sig_data_skid_reg_reg[63] ),
        .sig_init_reg(sig_init_reg),
        .sig_ld_cmd(sig_ld_cmd),
        .sig_m_valid_out_reg_0(sig_strm_tvalid),
        .sig_m_valid_out_reg_1(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_2(sig_m_valid_out_reg_0),
        .\sig_mssa_index_reg_out_reg[2]_0 (p_1_in),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_s_ready_dup4_reg_0(I_TSTRB_FIFO_n_24),
        .sig_s_ready_dup4_reg_1(sig_s_ready_dup4_reg),
        .sig_s_ready_out_reg_0(out),
        .sig_s_ready_out_reg_1(E),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .\sig_strb_reg_out_reg[1]_0 (I_MSSAI_SKID_BUF_n_24),
        .\sig_strb_reg_out_reg[5]_0 (din[69]),
        .\sig_strb_reg_out_reg[7]_0 ({sig_strm_tstrb[7:4],sig_strm_tstrb[0]}),
        .\sig_strb_skid_reg_reg[7]_0 (\sig_strb_skid_reg_reg[7] ),
        .sig_strm_tlast(sig_strm_tlast),
        .skid2dre_wlast(skid2dre_wlast));
  zynq_blk_axi_dma_0_0_axi_datamover_fifo__parameterized4 I_TSTRB_FIFO
       (.CO(sig_btt_lteq_max_first_incr),
        .DI(I_TSTRB_FIFO_n_26),
        .E(sig_btt_cntr03_out),
        .FIFO_Full_reg(I_TSTRB_FIFO_n_0),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (I_TSTRB_FIFO_n_24),
        .\INFERRED_GEN.cnt_i_reg[4] (I_TSTRB_FIFO_n_4),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .SR(sig_eop_sent_reg0),
        .din({din[72],din[64]}),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (sig_strm_tvalid),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_0 (sig_eop_halt_xfer_reg_0),
        .in({slice_insert_data[13],slice_insert_data[12],slice_insert_data[11],slice_insert_data[10],slice_insert_data[9],slice_insert_data[8],slice_insert_data[7],slice_insert_data[6],slice_insert_data[5],slice_insert_data[4],slice_insert_data[3],slice_insert_data[2],slice_insert_data[1],slice_insert_data[0]}),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg1_reg(I_TSTRB_FIFO_n_25),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_tstrb_fifo_data_out[13],sig_tstrb_fifo_data_out[10],sig_tstrb_fifo_data_out[7:0]}),
        .p_0_out(p_0_out[3]),
        .sig_btt_cntr0(sig_btt_cntr0),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_btt_eq_0_reg(I_TSTRB_FIFO_n_19),
        .sig_btt_eq_0_reg_0(sig_btt_eq_0_i_2_n_0),
        .sig_btt_eq_0_reg_1(sig_btt_eq_0_i_3_n_0),
        .sig_btt_eq_0_reg_2(sig_btt_eq_0_i_4_n_0),
        .\sig_byte_cntr[3]_i_10 ({sig_strm_tstrb[7:4],sig_strm_tstrb[0]}),
        .\sig_byte_cntr[3]_i_6 (I_MSSAI_SKID_BUF_n_24),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(I_TSTRB_FIFO_n_3),
        .\sig_data_reg_out_reg[63] (p_1_in2_in),
        .\sig_data_reg_out_reg[63]_0 (\sig_byte_cntr_reg[9] ),
        .sig_eop_sent(sig_eop_sent),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg_reg(\INFERRED_GEN.cnt_i_reg[4] ),
        .sig_eop_sent_reg_reg_0(sig_m_valid_out_reg_0),
        .sig_eop_sent_reg_reg_1(p_1_in),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_m_valid_dup_reg(sig_data_reg_out_en),
        .sig_m_valid_out_reg(I_TSTRB_FIFO_n_5),
        .\sig_mssa_index_reg_out_reg[0] (I_TSTRB_FIFO_n_22),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .\sig_strb_reg_out_reg[7] (I_TSTRB_FIFO_n_28),
        .sig_strm_tlast(sig_strm_tlast),
        .sig_valid_fifo_ld12_out(sig_valid_fifo_ld12_out),
        .slice_insert_valid(slice_insert_valid));
  zynq_blk_axi_dma_0_0_axi_datamover_slice SLICE_INSERTION
       (.CO(sig_btt_lteq_max_first_incr),
        .DI({SLICE_INSERTION_n_4,SLICE_INSERTION_n_5}),
        .E(sig_btt_cntr03_out),
        .Q({\sig_btt_cntr_reg_n_0_[13] ,\sig_btt_cntr_reg_n_0_[12] ,\sig_btt_cntr_reg_n_0_[11] ,\sig_btt_cntr_reg_n_0_[10] ,\sig_btt_cntr_reg_n_0_[9] ,\sig_btt_cntr_reg_n_0_[8] ,\sig_btt_cntr_reg_n_0_[7] ,\sig_btt_cntr_reg_n_0_[6] ,\sig_btt_cntr_reg_n_0_[5] ,\sig_btt_cntr_reg_n_0_[4] ,\sig_btt_cntr_reg_n_0_[3] ,\sig_btt_cntr_reg_n_0_[2] ,\sig_btt_cntr_reg_n_0_[1] ,\sig_btt_cntr_reg_n_0_[0] }),
        .S({SLICE_INSERTION_n_6,SLICE_INSERTION_n_7,SLICE_INSERTION_n_8,SLICE_INSERTION_n_9}),
        .SR(SR),
        .in({slice_insert_data[13],slice_insert_data[12],slice_insert_data[11],slice_insert_data[10],slice_insert_data[9],slice_insert_data[8],slice_insert_data[7],slice_insert_data[6],slice_insert_data[5],slice_insert_data[4],slice_insert_data[3],slice_insert_data[2],slice_insert_data[1],slice_insert_data[0]}),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg2_reg(SLICE_INSERTION_n_15),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .ld_btt_cntr_reg3_reg(SLICE_INSERTION_n_14),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_valid_i_reg_0(I_TSTRB_FIFO_n_0),
        .out(sig_btt_cntr_dup),
        .sig_btt_cntr0(sig_btt_cntr0),
        .\sig_btt_cntr_dup_reg[13] ({SLICE_INSERTION_n_10,SLICE_INSERTION_n_11,SLICE_INSERTION_n_12}),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_btt_lteq_max_first_incr0_carry(\sig_max_first_increment_reg_n_0_[3] ),
        .sig_btt_lteq_max_first_incr0_carry_0(\sig_max_first_increment_reg_n_0_[2] ),
        .sig_btt_lteq_max_first_incr0_carry_1(\sig_max_first_increment_reg_n_0_[1] ),
        .sig_btt_lteq_max_first_incr0_carry_2(\sig_max_first_increment_reg_n_0_[0] ),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_curr_eof_reg(sig_curr_eof_reg),
        .sig_curr_strt_offset(sig_curr_strt_offset),
        .sig_eop_halt_xfer_reg(SLICE_INSERTION_n_13),
        .sig_eop_halt_xfer_reg_0(sig_eop_halt_xfer_reg_0),
        .sig_fifo_mssai(sig_fifo_mssai),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_max_first_increment0_in(sig_max_first_increment0_in),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_valid_fifo_ld12_out(sig_valid_fifo_ld12_out),
        .slice_insert_valid(slice_insert_valid));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_TSTRB_FIFO_n_25),
        .Q(ld_btt_cntr_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_15),
        .Q(ld_btt_cntr_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_14),
        .Q(ld_btt_cntr_reg3),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[0]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[0]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[0]),
        .O(sel0[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[10]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[10]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[10]),
        .O(sel0[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[11]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[11]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[11]),
        .O(sel0[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[12]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[12]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[12]),
        .O(sel0[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[13]_i_3 
       (.I0(sig_curr_eof_reg_reg_0[13]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[13]),
        .O(sel0[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[1]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[1]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[1]),
        .O(sel0[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[2]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[2]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[2]),
        .O(sel0[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[3]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[3]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[3]),
        .O(sel0[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[4]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[4]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[4]),
        .O(sel0[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[5]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[5]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[5]),
        .O(sel0[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[6]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[6]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[6]),
        .O(sel0[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[7]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[7]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[7]),
        .O(sel0[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[8]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[8]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[8]),
        .O(sel0[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[9]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[9]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[9]),
        .O(sel0[9]));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[0]),
        .Q(sig_btt_cntr_dup[0]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[10]),
        .Q(sig_btt_cntr_dup[10]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[11]),
        .Q(sig_btt_cntr_dup[11]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[12]),
        .Q(sig_btt_cntr_dup[12]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[13]),
        .Q(sig_btt_cntr_dup[13]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[1]),
        .Q(sig_btt_cntr_dup[1]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[2]),
        .Q(sig_btt_cntr_dup[2]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[3]),
        .Q(sig_btt_cntr_dup[3]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[4]),
        .Q(sig_btt_cntr_dup[4]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[5]),
        .Q(sig_btt_cntr_dup[5]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[6]),
        .Q(sig_btt_cntr_dup[6]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[7]),
        .Q(sig_btt_cntr_dup[7]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[8]),
        .Q(sig_btt_cntr_dup[8]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[9]),
        .Q(sig_btt_cntr_dup[9]),
        .R(sig_btt_cntr0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 sig_btt_cntr_prv0_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr_prv0_carry_n_0,NLW_sig_btt_cntr_prv0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI(sig_btt_cntr_dup[3:0]),
        .O(sig_btt_cntr_prv0[3:0]),
        .S({sig_btt_cntr_prv0_carry_i_1_n_0,sig_btt_cntr_prv0_carry_i_2_n_0,sig_btt_cntr_prv0_carry_i_3_n_0,sig_btt_cntr_prv0_carry_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 sig_btt_cntr_prv0_carry__0
       (.CI(sig_btt_cntr_prv0_carry_n_0),
        .CO({sig_btt_cntr_prv0_carry__0_n_0,NLW_sig_btt_cntr_prv0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[7:4]),
        .O(sig_btt_cntr_prv0[7:4]),
        .S({sig_btt_cntr_prv0_carry__0_i_1_n_0,sig_btt_cntr_prv0_carry__0_i_2_n_0,sig_btt_cntr_prv0_carry__0_i_3_n_0,sig_btt_cntr_prv0_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_1
       (.I0(sig_btt_cntr_dup[7]),
        .I1(\sig_btt_cntr_reg_n_0_[7] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_2
       (.I0(sig_btt_cntr_dup[6]),
        .I1(\sig_btt_cntr_reg_n_0_[6] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_3
       (.I0(sig_btt_cntr_dup[5]),
        .I1(\sig_btt_cntr_reg_n_0_[5] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_4
       (.I0(sig_btt_cntr_dup[4]),
        .I1(\sig_btt_cntr_reg_n_0_[4] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_4_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 sig_btt_cntr_prv0_carry__1
       (.CI(sig_btt_cntr_prv0_carry__0_n_0),
        .CO({sig_btt_cntr_prv0_carry__1_n_0,NLW_sig_btt_cntr_prv0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[11:8]),
        .O(sig_btt_cntr_prv0[11:8]),
        .S({sig_btt_cntr_prv0_carry__1_i_1_n_0,sig_btt_cntr_prv0_carry__1_i_2_n_0,sig_btt_cntr_prv0_carry__1_i_3_n_0,sig_btt_cntr_prv0_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_1
       (.I0(sig_btt_cntr_dup[11]),
        .I1(\sig_btt_cntr_reg_n_0_[11] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_2
       (.I0(sig_btt_cntr_dup[10]),
        .I1(\sig_btt_cntr_reg_n_0_[10] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_3
       (.I0(sig_btt_cntr_dup[9]),
        .I1(\sig_btt_cntr_reg_n_0_[9] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_4
       (.I0(sig_btt_cntr_dup[8]),
        .I1(\sig_btt_cntr_reg_n_0_[8] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_4_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 sig_btt_cntr_prv0_carry__2
       (.CI(sig_btt_cntr_prv0_carry__1_n_0),
        .CO(NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sig_btt_cntr_dup[12]}),
        .O({NLW_sig_btt_cntr_prv0_carry__2_O_UNCONNECTED[3:2],sig_btt_cntr_prv0[13:12]}),
        .S({1'b0,1'b0,sig_btt_cntr_prv0_carry__2_i_1_n_0,sig_btt_cntr_prv0_carry__2_i_2_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_1
       (.I0(sig_btt_cntr_dup[13]),
        .I1(\sig_btt_cntr_reg_n_0_[13] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_2
       (.I0(sig_btt_cntr_dup[12]),
        .I1(\sig_btt_cntr_reg_n_0_[12] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_1
       (.I0(sig_btt_cntr_dup[3]),
        .I1(\sig_max_first_increment_reg_n_0_[3] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(\sig_btt_cntr_reg_n_0_[3] ),
        .O(sig_btt_cntr_prv0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_2
       (.I0(sig_btt_cntr_dup[2]),
        .I1(\sig_max_first_increment_reg_n_0_[2] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(\sig_btt_cntr_reg_n_0_[2] ),
        .O(sig_btt_cntr_prv0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_3
       (.I0(sig_btt_cntr_dup[1]),
        .I1(\sig_max_first_increment_reg_n_0_[1] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(\sig_btt_cntr_reg_n_0_[1] ),
        .O(sig_btt_cntr_prv0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_4
       (.I0(sig_btt_cntr_dup[0]),
        .I1(\sig_max_first_increment_reg_n_0_[0] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(\sig_btt_cntr_reg_n_0_[0] ),
        .O(sig_btt_cntr_prv0_carry_i_4_n_0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[0]),
        .Q(\sig_btt_cntr_reg_n_0_[0] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[10]),
        .Q(\sig_btt_cntr_reg_n_0_[10] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[11]),
        .Q(\sig_btt_cntr_reg_n_0_[11] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[12]),
        .Q(\sig_btt_cntr_reg_n_0_[12] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[13]),
        .Q(\sig_btt_cntr_reg_n_0_[13] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[1]),
        .Q(\sig_btt_cntr_reg_n_0_[1] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[2]),
        .Q(\sig_btt_cntr_reg_n_0_[2] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[3]),
        .Q(\sig_btt_cntr_reg_n_0_[3] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[4]),
        .Q(\sig_btt_cntr_reg_n_0_[4] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[5]),
        .Q(\sig_btt_cntr_reg_n_0_[5] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[6]),
        .Q(\sig_btt_cntr_reg_n_0_[6] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[7]),
        .Q(\sig_btt_cntr_reg_n_0_[7] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[8]),
        .Q(\sig_btt_cntr_reg_n_0_[8] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[9]),
        .Q(\sig_btt_cntr_reg_n_0_[9] ),
        .R(sig_btt_cntr0));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    sig_btt_eq_0_i_2
       (.I0(sel0[2]),
        .I1(sig_curr_eof_reg_reg_0[1]),
        .I2(sig_ld_cmd),
        .I3(sig_btt_cntr_prv0[1]),
        .I4(sel0[0]),
        .I5(sel0[3]),
        .O(sig_btt_eq_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    sig_btt_eq_0_i_3
       (.I0(sel0[6]),
        .I1(sig_curr_eof_reg_reg_0[7]),
        .I2(sig_ld_cmd),
        .I3(sig_btt_cntr_prv0[7]),
        .I4(sel0[5]),
        .I5(sel0[4]),
        .O(sig_btt_eq_0_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_btt_eq_0_i_4
       (.I0(sel0[8]),
        .I1(sel0[11]),
        .I2(sel0[13]),
        .I3(sel0[12]),
        .I4(sel0[10]),
        .I5(sel0[9]),
        .O(sig_btt_eq_0_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_0_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_TSTRB_FIFO_n_19),
        .Q(sig_btt_eq_0),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 sig_btt_lteq_max_first_incr0_carry
       (.CI(1'b0),
        .CO({sig_btt_lteq_max_first_incr0_carry_n_0,NLW_sig_btt_lteq_max_first_incr0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,SLICE_INSERTION_n_4,SLICE_INSERTION_n_5}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED[3:0]),
        .S({SLICE_INSERTION_n_6,SLICE_INSERTION_n_7,SLICE_INSERTION_n_8,SLICE_INSERTION_n_9}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 sig_btt_lteq_max_first_incr0_carry__0
       (.CI(sig_btt_lteq_max_first_incr0_carry_n_0),
        .CO({NLW_sig_btt_lteq_max_first_incr0_carry__0_CO_UNCONNECTED[3],sig_btt_lteq_max_first_incr,NLW_sig_btt_lteq_max_first_incr0_carry__0_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,SLICE_INSERTION_n_10,SLICE_INSERTION_n_11,SLICE_INSERTION_n_12}));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_15),
        .Q(p_7_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_14),
        .Q(sig_cmd_full),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    sig_curr_eof_reg_i_1
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_cmd_full),
        .O(sig_ld_cmd));
  FDRE #(
    .INIT(1'b0)) 
    sig_curr_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(sig_curr_eof_reg_reg_0[14]),
        .Q(sig_curr_eof_reg),
        .R(sig_eop_sent_reg0));
  LUT6 #(
    .INIT(64'h000000E200000000)) 
    \sig_curr_strt_offset[0]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(sig_ld_cmd),
        .I2(\sig_next_strt_offset_reg[0]_0 ),
        .I3(sig_valid_fifo_ld12_out),
        .I4(sig_eop_sent_reg),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_curr_strt_offset[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000E200000000)) 
    \sig_curr_strt_offset[1]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(sig_ld_cmd),
        .I2(sig_next_strt_offset_reg__0[1]),
        .I3(sig_valid_fifo_ld12_out),
        .I4(sig_eop_sent_reg),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_curr_strt_offset[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000E200000000)) 
    \sig_curr_strt_offset[2]_i_1 
       (.I0(sig_curr_strt_offset[2]),
        .I1(sig_ld_cmd),
        .I2(sig_next_strt_offset_reg__0[2]),
        .I3(sig_valid_fifo_ld12_out),
        .I4(sig_eop_sent_reg),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_curr_strt_offset[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_curr_strt_offset[0]_i_1_n_0 ),
        .Q(sig_curr_strt_offset[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_curr_strt_offset[1]_i_1_n_0 ),
        .Q(sig_curr_strt_offset[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_curr_strt_offset[2]_i_1_n_0 ),
        .Q(sig_curr_strt_offset[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_halt_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_13),
        .Q(sig_eop_halt_xfer_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_sent_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent),
        .Q(sig_eop_sent_reg),
        .R(sig_eop_sent_reg0));
  LUT4 #(
    .INIT(16'hF704)) 
    \sig_fifo_mssai[0]_i_1 
       (.I0(\sig_next_strt_offset_reg[0]_0 ),
        .I1(ld_btt_cntr_reg1),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_fifo_mssai[0]),
        .O(\sig_fifo_mssai[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF9F0090)) 
    \sig_fifo_mssai[1]_i_1 
       (.I0(\sig_next_strt_offset_reg[0]_0 ),
        .I1(sig_next_strt_offset_reg__0[1]),
        .I2(ld_btt_cntr_reg1),
        .I3(ld_btt_cntr_reg2),
        .I4(sig_fifo_mssai[1]),
        .O(\sig_fifo_mssai[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE1FF0000E100)) 
    \sig_fifo_mssai[2]_i_1 
       (.I0(\sig_next_strt_offset_reg[0]_0 ),
        .I1(sig_next_strt_offset_reg__0[1]),
        .I2(sig_next_strt_offset_reg__0[2]),
        .I3(ld_btt_cntr_reg1),
        .I4(ld_btt_cntr_reg2),
        .I5(sig_fifo_mssai[2]),
        .O(\sig_fifo_mssai[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_fifo_mssai[0]_i_1_n_0 ),
        .Q(sig_fifo_mssai[0]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_fifo_mssai[1]_i_1_n_0 ),
        .Q(sig_fifo_mssai[1]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_fifo_mssai[2]_i_1_n_0 ),
        .Q(sig_fifo_mssai[2]),
        .R(sig_eop_sent_reg0));
  LUT6 #(
    .INIT(64'h00A0C0C000A000A0)) 
    \sig_max_first_increment[0]_i_1 
       (.I0(\sig_max_first_increment_reg_n_0_[0] ),
        .I1(\sig_next_strt_offset_reg[0]_0 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_valid_fifo_ld12_out),
        .I4(sig_cmd_full),
        .I5(sig_sm_ld_dre_cmd),
        .O(\sig_max_first_increment[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3C003C000000AA00)) 
    \sig_max_first_increment[1]_i_1 
       (.I0(\sig_max_first_increment_reg_n_0_[1] ),
        .I1(sig_next_strt_offset_reg__0[1]),
        .I2(\sig_next_strt_offset_reg[0]_0 ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_valid_fifo_ld12_out),
        .I5(sig_ld_cmd),
        .O(\sig_max_first_increment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000222EEEE2)) 
    \sig_max_first_increment[2]_i_1 
       (.I0(\sig_max_first_increment_reg_n_0_[2] ),
        .I1(sig_ld_cmd),
        .I2(\sig_next_strt_offset_reg[0]_0 ),
        .I3(sig_next_strt_offset_reg__0[1]),
        .I4(sig_next_strt_offset_reg__0[2]),
        .I5(sig_max_first_increment0_in),
        .O(\sig_max_first_increment[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h01FF01FF01FF0100)) 
    \sig_max_first_increment[3]_i_1 
       (.I0(sig_next_strt_offset_reg__0[2]),
        .I1(sig_next_strt_offset_reg__0[1]),
        .I2(\sig_next_strt_offset_reg[0]_0 ),
        .I3(sig_ld_cmd),
        .I4(sig_valid_fifo_ld12_out),
        .I5(\sig_max_first_increment_reg_n_0_[3] ),
        .O(\sig_max_first_increment[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[0]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[1]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[2]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[3]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[3] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h9666)) 
    \sig_next_strt_offset[1]_i_1 
       (.I0(sig_next_strt_offset_reg__0[1]),
        .I1(sig_curr_eof_reg_reg_0[1]),
        .I2(\sig_next_strt_offset_reg[0]_0 ),
        .I3(sig_curr_eof_reg_reg_0[0]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h9996966696669666)) 
    \sig_next_strt_offset[2]_i_1 
       (.I0(sig_next_strt_offset_reg__0[2]),
        .I1(sig_curr_eof_reg_reg_0[2]),
        .I2(sig_next_strt_offset_reg__0[1]),
        .I3(sig_curr_eof_reg_reg_0[1]),
        .I4(\sig_next_strt_offset_reg[0]_0 ),
        .I5(sig_curr_eof_reg_reg_0[0]),
        .O(p_0_in[2]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(D),
        .Q(\sig_next_strt_offset_reg[0]_0 ),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(p_0_in[1]),
        .Q(sig_next_strt_offset_reg__0[1]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(p_0_in[2]),
        .Q(sig_next_strt_offset_reg__0[2]),
        .R(sig_eop_sent_reg0));
  LUT4 #(
    .INIT(16'hF800)) 
    sig_sm_pop_cmd_fifo_i_1
       (.I0(sig_sm_pop_cmd_fifo_reg),
        .I1(sig_need_cmd_flush),
        .I2(p_7_out),
        .I3(sig_sm_pop_cmd_fifo_reg_0),
        .O(sig_sm_pop_cmd_fifo_ns));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_sfifo_autord
   (dout,
    empty,
    sig_child_qual_first_of_2_reg,
    DI,
    D,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    O,
    CO,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ,
    SR,
    m_axi_s2mm_aclk,
    wr_en,
    din,
    rd_en,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_adjusted_addr_incr,
    full,
    \sig_byte_cntr_reg[9] ,
    sig_eop_halt_xfer,
    S,
    \sig_child_addr_cntr_lsh_reg[7] ,
    sig_child_addr_cntr_lsh_reg,
    lopt);
  output [11:0]dout;
  output empty;
  output sig_child_qual_first_of_2_reg;
  output [1:0]DI;
  output [6:0]D;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output [2:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input wr_en;
  input [11:0]din;
  input rd_en;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input [9:0]sig_adjusted_addr_incr;
  input full;
  input [0:0]\sig_byte_cntr_reg[9] ;
  input sig_eop_halt_xfer;
  input [3:0]S;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input [2:0]sig_child_addr_cntr_lsh_reg;
  input lopt;

  wire [0:0]CO;
  wire [6:0]D;
  wire [1:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [11:0]din;
  wire [11:0]dout;
  wire empty;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [2:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire lopt;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire [9:0]sig_adjusted_addr_incr;
  wire [0:0]\sig_byte_cntr_reg[9] ;
  wire [2:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_eop_halt_xfer;
  wire wr_en;
  wire [0:0]\NLW_NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO_SR_UNCONNECTED ;

  zynq_blk_axi_dma_0_0_sync_fifo_fg \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .S(S),
        .SR(\NLW_NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO_SR_UNCONNECTED [0]),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .lopt(lopt),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .sig_adjusted_addr_incr(sig_adjusted_addr_incr),
        .\sig_byte_cntr_reg[9] (\sig_byte_cntr_reg[9] ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(sig_child_qual_first_of_2_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0
   (full,
    dout,
    empty,
    D,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    SR,
    m_axi_s2mm_aclk,
    sig_good_strm_dbeat1_out,
    din,
    rd_en,
    out,
    Q,
    lopt,
    pwropt);
  output full;
  output [73:0]dout;
  output empty;
  output [3:0]D;
  output [3:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_good_strm_dbeat1_out;
  input [73:0]din;
  input rd_en;
  input out;
  input [3:0]Q;
  input lopt;
  input pwropt;

  wire [3:0]D;
  wire [3:0]Q;
  wire [73:0]din;
  wire [73:0]dout;
  wire empty;
  wire full;
  wire [3:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire lopt;
  wire m_axi_s2mm_aclk;
  wire out;
  wire pwropt;
  wire rd_en;
  wire sig_good_strm_dbeat1_out;
  wire [0:0]\NLW_BLK_MEM.I_SYNC_FIFOGEN_FIFO_SR_UNCONNECTED ;

  zynq_blk_axi_dma_0_0_sync_fifo_fg__parameterized0 \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.D(D),
        .Q(Q),
        .SR(\NLW_BLK_MEM.I_SYNC_FIFOGEN_FIFO_SR_UNCONNECTED [0]),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .lopt(lopt),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .pwropt(pwropt),
        .rd_en(rd_en),
        .sig_good_strm_dbeat1_out(sig_good_strm_dbeat1_out));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid2mm_buf" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_skid2mm_buf
   (out,
    sig_s_ready_out_reg_0,
    m_axi_s2mm_wvalid,
    sig_last_skid_reg,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wdata,
    Q,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_aclk,
    SR,
    sig_data2skid_wlast,
    sig_last_skid_mux_out,
    m_axi_s2mm_wready,
    sig_m_valid_out_reg_0,
    sig_m_valid_out_reg_1,
    sig_m_valid_out_reg_2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_reg,
    sig_halt_reg,
    sig_s_ready_out_reg_1,
    D,
    \sig_strb_skid_reg_reg[7]_0 ,
    \sig_strb_reg_out_reg[7]_0 );
  output out;
  output sig_s_ready_out_reg_0;
  output m_axi_s2mm_wvalid;
  output sig_last_skid_reg;
  output m_axi_s2mm_wlast;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]Q;
  output [7:0]m_axi_s2mm_wstrb;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input sig_data2skid_wlast;
  input sig_last_skid_mux_out;
  input m_axi_s2mm_wready;
  input sig_m_valid_out_reg_0;
  input sig_m_valid_out_reg_1;
  input sig_m_valid_out_reg_2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_reg;
  input sig_halt_reg;
  input sig_s_ready_out_reg_1;
  input [63:0]D;
  input [7:0]\sig_strb_skid_reg_reg[7]_0 ;
  input [7:0]\sig_strb_reg_out_reg[7]_0 ;

  wire [63:0]D;
  wire [7:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2skid_wlast;
  wire sig_data_reg_out_en;
  wire [63:0]sig_data_skid_mux_out;
  wire [63:0]sig_data_skid_reg;
  wire sig_halt_reg;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  wire sig_m_valid_out_reg_1;
  wire sig_m_valid_out_reg_2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  wire sig_s_ready_dup_i_2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_s_ready_out_reg_1;
  wire [7:0]\sig_strb_reg_out_reg[7]_0 ;
  wire [7:0]\sig_strb_skid_reg_reg[7]_0 ;

  assign m_axi_s2mm_wvalid = sig_m_valid_out;
  assign out = sig_s_ready_dup;
  assign sig_s_ready_out_reg_0 = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(D[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(D[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(D[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(D[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(D[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(D[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(D[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(D[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(D[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(D[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(D[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(D[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(D[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(D[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(D[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(D[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(D[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(D[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(D[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(D[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(D[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(D[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(D[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(D[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(D[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[32]_i_1 
       (.I0(D[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[32]),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[33]_i_1 
       (.I0(D[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[33]),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[34]_i_1 
       (.I0(D[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[34]),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[35]_i_1 
       (.I0(D[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[35]),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[36]_i_1 
       (.I0(D[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[36]),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[37]_i_1 
       (.I0(D[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[37]),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[38]_i_1 
       (.I0(D[38]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[38]),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[39]_i_1 
       (.I0(D[39]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[39]),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(D[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[40]_i_1 
       (.I0(D[40]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[40]),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[41]_i_1 
       (.I0(D[41]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[41]),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[42]_i_1 
       (.I0(D[42]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[42]),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[43]_i_1 
       (.I0(D[43]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[43]),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[44]_i_1 
       (.I0(D[44]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[44]),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[45]_i_1 
       (.I0(D[45]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[45]),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[46]_i_1 
       (.I0(D[46]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[46]),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[47]_i_1 
       (.I0(D[47]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[47]),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[48]_i_1 
       (.I0(D[48]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[48]),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[49]_i_1 
       (.I0(D[49]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[49]),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(D[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[50]_i_1 
       (.I0(D[50]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[50]),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[51]_i_1 
       (.I0(D[51]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[51]),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[52]_i_1 
       (.I0(D[52]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[52]),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[53]_i_1 
       (.I0(D[53]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[53]),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[54]_i_1 
       (.I0(D[54]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[54]),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[55]_i_1 
       (.I0(D[55]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[55]),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[56]_i_1 
       (.I0(D[56]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[56]),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[57]_i_1 
       (.I0(D[57]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[57]),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[58]_i_1 
       (.I0(D[58]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[58]),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[59]_i_1 
       (.I0(D[59]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[59]),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(D[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[60]_i_1 
       (.I0(D[60]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[60]),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[61]_i_1 
       (.I0(D[61]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[61]),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[62]_i_1 
       (.I0(D[62]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[62]),
        .O(sig_data_skid_mux_out[62]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[63]_i_1 
       (.I0(m_axi_s2mm_wready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[63]_i_2__0 
       (.I0(D[63]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[63]),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(D[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(D[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(D[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(D[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axi_s2mm_wdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axi_s2mm_wdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axi_s2mm_wdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axi_s2mm_wdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axi_s2mm_wdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axi_s2mm_wdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axi_s2mm_wdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axi_s2mm_wdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axi_s2mm_wdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axi_s2mm_wdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axi_s2mm_wdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axi_s2mm_wdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axi_s2mm_wdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axi_s2mm_wdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axi_s2mm_wdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axi_s2mm_wdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axi_s2mm_wdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axi_s2mm_wdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axi_s2mm_wdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axi_s2mm_wdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axi_s2mm_wdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axi_s2mm_wdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axi_s2mm_wdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axi_s2mm_wdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axi_s2mm_wdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[32]),
        .Q(m_axi_s2mm_wdata[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[33]),
        .Q(m_axi_s2mm_wdata[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[34]),
        .Q(m_axi_s2mm_wdata[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[35]),
        .Q(m_axi_s2mm_wdata[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[36]),
        .Q(m_axi_s2mm_wdata[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[37]),
        .Q(m_axi_s2mm_wdata[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[38]),
        .Q(m_axi_s2mm_wdata[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[39]),
        .Q(m_axi_s2mm_wdata[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axi_s2mm_wdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[40]),
        .Q(m_axi_s2mm_wdata[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[41]),
        .Q(m_axi_s2mm_wdata[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[42]),
        .Q(m_axi_s2mm_wdata[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[43]),
        .Q(m_axi_s2mm_wdata[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[44]),
        .Q(m_axi_s2mm_wdata[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[45]),
        .Q(m_axi_s2mm_wdata[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[46]),
        .Q(m_axi_s2mm_wdata[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[47]),
        .Q(m_axi_s2mm_wdata[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[48]),
        .Q(m_axi_s2mm_wdata[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[49]),
        .Q(m_axi_s2mm_wdata[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axi_s2mm_wdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[50]),
        .Q(m_axi_s2mm_wdata[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[51]),
        .Q(m_axi_s2mm_wdata[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[52]),
        .Q(m_axi_s2mm_wdata[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[53]),
        .Q(m_axi_s2mm_wdata[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[54]),
        .Q(m_axi_s2mm_wdata[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[55]),
        .Q(m_axi_s2mm_wdata[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[56]),
        .Q(m_axi_s2mm_wdata[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[57]),
        .Q(m_axi_s2mm_wdata[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[58]),
        .Q(m_axi_s2mm_wdata[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[59]),
        .Q(m_axi_s2mm_wdata[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axi_s2mm_wdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[60]),
        .Q(m_axi_s2mm_wdata[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[61]),
        .Q(m_axi_s2mm_wdata[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[62]),
        .Q(m_axi_s2mm_wdata[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[63]),
        .Q(m_axi_s2mm_wdata[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axi_s2mm_wdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axi_s2mm_wdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axi_s2mm_wdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axi_s2mm_wdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[32]),
        .Q(sig_data_skid_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[33]),
        .Q(sig_data_skid_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[34]),
        .Q(sig_data_skid_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[35]),
        .Q(sig_data_skid_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[36]),
        .Q(sig_data_skid_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[37]),
        .Q(sig_data_skid_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[38]),
        .Q(sig_data_skid_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[39]),
        .Q(sig_data_skid_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[40]),
        .Q(sig_data_skid_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[41]),
        .Q(sig_data_skid_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[42]),
        .Q(sig_data_skid_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[43]),
        .Q(sig_data_skid_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[44]),
        .Q(sig_data_skid_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[45]),
        .Q(sig_data_skid_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[46]),
        .Q(sig_data_skid_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[47]),
        .Q(sig_data_skid_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[48]),
        .Q(sig_data_skid_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[49]),
        .Q(sig_data_skid_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[50]),
        .Q(sig_data_skid_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[51]),
        .Q(sig_data_skid_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[52]),
        .Q(sig_data_skid_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[53]),
        .Q(sig_data_skid_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[54]),
        .Q(sig_data_skid_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[55]),
        .Q(sig_data_skid_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[56]),
        .Q(sig_data_skid_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[57]),
        .Q(sig_data_skid_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[58]),
        .Q(sig_data_skid_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[59]),
        .Q(sig_data_skid_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[60]),
        .Q(sig_data_skid_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[61]),
        .Q(sig_data_skid_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[62]),
        .Q(sig_data_skid_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[63]),
        .Q(sig_data_skid_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axi_s2mm_wlast),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data2skid_wlast),
        .Q(sig_last_skid_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h70FF000070700000)) 
    sig_m_valid_dup_i_1
       (.I0(sig_s_ready_dup),
        .I1(m_axi_s2mm_wready),
        .I2(sig_m_valid_dup),
        .I3(sig_m_valid_out_reg_0),
        .I4(sig_m_valid_out_reg_1),
        .I5(sig_m_valid_out_reg_2),
        .O(sig_m_valid_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFAEA)) 
    sig_s_ready_dup_i_1
       (.I0(sig_s_ready_dup_i_2_n_0),
        .I1(m_axi_s2mm_wready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_reg),
        .O(sig_s_ready_dup_i_1_n_0));
  LUT6 #(
    .INIT(64'hF1FF000000000000)) 
    sig_s_ready_dup_i_2
       (.I0(sig_halt_reg),
        .I1(sig_s_ready_out_reg_1),
        .I2(sig_m_valid_out_reg_0),
        .I3(sig_m_valid_dup),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_s_ready_dup),
        .O(sig_s_ready_dup_i_2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [0]),
        .Q(m_axi_s2mm_wstrb[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [1]),
        .Q(m_axi_s2mm_wstrb[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [2]),
        .Q(m_axi_s2mm_wstrb[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [3]),
        .Q(m_axi_s2mm_wstrb[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [4]),
        .Q(m_axi_s2mm_wstrb[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [5]),
        .Q(m_axi_s2mm_wstrb[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [6]),
        .Q(m_axi_s2mm_wstrb[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [7]),
        .Q(m_axi_s2mm_wstrb[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_skid_buf
   (out,
    s_axis_s2mm_tready,
    sig_m_valid_out_reg_0,
    skid2dre_wlast,
    sig_stop_request,
    sig_s_ready_dup_reg_0,
    Q,
    \sig_strb_reg_out_reg[7]_0 ,
    sig_s_ready_dup_reg_1,
    m_axi_s2mm_aclk,
    SR,
    E,
    sig_sready_stop_reg_reg_0,
    s_axis_s2mm_tvalid,
    sig_m_valid_out_reg_1,
    sig_m_valid_out_reg_2,
    sig_m_valid_out_reg_3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tkeep,
    sig_init_reg,
    s_axis_s2mm_tdata,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3);
  output out;
  output s_axis_s2mm_tready;
  output sig_m_valid_out_reg_0;
  output skid2dre_wlast;
  output sig_stop_request;
  output sig_s_ready_dup_reg_0;
  output [63:0]Q;
  output [7:0]\sig_strb_reg_out_reg[7]_0 ;
  input sig_s_ready_dup_reg_1;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input [0:0]E;
  input sig_sready_stop_reg_reg_0;
  input s_axis_s2mm_tvalid;
  input sig_m_valid_out_reg_1;
  input sig_m_valid_out_reg_2;
  input sig_m_valid_out_reg_3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input s_axis_s2mm_tlast;
  input [7:0]s_axis_s2mm_tkeep;
  input sig_init_reg;
  input [63:0]s_axis_s2mm_tdata;
  input sig_halt_reg_dly2;
  input sig_halt_reg_dly3;

  wire [0:0]E;
  wire [63:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire [63:0]s_axis_s2mm_tdata;
  wire [7:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data_reg_out0;
  wire [63:0]sig_data_skid_mux_out;
  wire [63:0]sig_data_skid_reg;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__1_n_0;
  wire sig_m_valid_dup_i_2__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_1;
  wire sig_m_valid_out_reg_2;
  wire sig_m_valid_out_reg_3;
  wire sig_mvalid_stop;
  wire sig_mvalid_stop_reg_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_reg_0;
  wire sig_s_ready_dup_reg_1;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_slast_with_stop;
  wire sig_sready_stop_reg_reg_0;
  wire [7:0]sig_sstrb_with_stop;
  wire sig_stop_request;
  wire [7:0]\sig_strb_reg_out_reg[7]_0 ;
  wire [7:0]sig_strb_skid_mux_out;
  wire [7:0]sig_strb_skid_reg;
  wire skid2dre_wlast;

  assign out = sig_m_valid_dup;
  assign s_axis_s2mm_tready = sig_s_ready_out;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__0 
       (.I0(s_axis_s2mm_tdata[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__0 
       (.I0(s_axis_s2mm_tdata[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__0 
       (.I0(s_axis_s2mm_tdata[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__0 
       (.I0(s_axis_s2mm_tdata[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__0 
       (.I0(s_axis_s2mm_tdata[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__0 
       (.I0(s_axis_s2mm_tdata[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__0 
       (.I0(s_axis_s2mm_tdata[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__0 
       (.I0(s_axis_s2mm_tdata[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__0 
       (.I0(s_axis_s2mm_tdata[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__0 
       (.I0(s_axis_s2mm_tdata[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__0 
       (.I0(s_axis_s2mm_tdata[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__0 
       (.I0(s_axis_s2mm_tdata[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__0 
       (.I0(s_axis_s2mm_tdata[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__0 
       (.I0(s_axis_s2mm_tdata[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__0 
       (.I0(s_axis_s2mm_tdata[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__0 
       (.I0(s_axis_s2mm_tdata[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__0 
       (.I0(s_axis_s2mm_tdata[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__0 
       (.I0(s_axis_s2mm_tdata[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__0 
       (.I0(s_axis_s2mm_tdata[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__0 
       (.I0(s_axis_s2mm_tdata[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__0 
       (.I0(s_axis_s2mm_tdata[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__0 
       (.I0(s_axis_s2mm_tdata[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__0 
       (.I0(s_axis_s2mm_tdata[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__0 
       (.I0(s_axis_s2mm_tdata[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1__0 
       (.I0(s_axis_s2mm_tdata[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[32]_i_1__0 
       (.I0(s_axis_s2mm_tdata[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[32]),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[33]_i_1__0 
       (.I0(s_axis_s2mm_tdata[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[33]),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[34]_i_1__0 
       (.I0(s_axis_s2mm_tdata[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[34]),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[35]_i_1__0 
       (.I0(s_axis_s2mm_tdata[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[35]),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[36]_i_1__0 
       (.I0(s_axis_s2mm_tdata[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[36]),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[37]_i_1__0 
       (.I0(s_axis_s2mm_tdata[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[37]),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[38]_i_1__0 
       (.I0(s_axis_s2mm_tdata[38]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[38]),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[39]_i_1__0 
       (.I0(s_axis_s2mm_tdata[39]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[39]),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__0 
       (.I0(s_axis_s2mm_tdata[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[40]_i_1__0 
       (.I0(s_axis_s2mm_tdata[40]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[40]),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[41]_i_1__0 
       (.I0(s_axis_s2mm_tdata[41]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[41]),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[42]_i_1__0 
       (.I0(s_axis_s2mm_tdata[42]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[42]),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[43]_i_1__0 
       (.I0(s_axis_s2mm_tdata[43]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[43]),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[44]_i_1__0 
       (.I0(s_axis_s2mm_tdata[44]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[44]),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[45]_i_1__0 
       (.I0(s_axis_s2mm_tdata[45]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[45]),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[46]_i_1__0 
       (.I0(s_axis_s2mm_tdata[46]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[46]),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[47]_i_1__0 
       (.I0(s_axis_s2mm_tdata[47]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[47]),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[48]_i_1__0 
       (.I0(s_axis_s2mm_tdata[48]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[48]),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[49]_i_1__0 
       (.I0(s_axis_s2mm_tdata[49]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[49]),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__0 
       (.I0(s_axis_s2mm_tdata[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[50]_i_1__0 
       (.I0(s_axis_s2mm_tdata[50]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[50]),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[51]_i_1__0 
       (.I0(s_axis_s2mm_tdata[51]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[51]),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[52]_i_1__0 
       (.I0(s_axis_s2mm_tdata[52]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[52]),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[53]_i_1__0 
       (.I0(s_axis_s2mm_tdata[53]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[53]),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[54]_i_1__0 
       (.I0(s_axis_s2mm_tdata[54]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[54]),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[55]_i_1__0 
       (.I0(s_axis_s2mm_tdata[55]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[55]),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[56]_i_1__0 
       (.I0(s_axis_s2mm_tdata[56]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[56]),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[57]_i_1__0 
       (.I0(s_axis_s2mm_tdata[57]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[57]),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[58]_i_1__0 
       (.I0(s_axis_s2mm_tdata[58]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[58]),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[59]_i_1__0 
       (.I0(s_axis_s2mm_tdata[59]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[59]),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__0 
       (.I0(s_axis_s2mm_tdata[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[60]_i_1__0 
       (.I0(s_axis_s2mm_tdata[60]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[60]),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[61]_i_1__0 
       (.I0(s_axis_s2mm_tdata[61]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[61]),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[62]_i_1__0 
       (.I0(s_axis_s2mm_tdata[62]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[62]),
        .O(sig_data_skid_mux_out[62]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[63]_i_1__0 
       (.I0(sig_mvalid_stop),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_data_reg_out0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[63]_i_3 
       (.I0(s_axis_s2mm_tdata[63]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[63]),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__0 
       (.I0(s_axis_s2mm_tdata[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__0 
       (.I0(s_axis_s2mm_tdata[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__0 
       (.I0(s_axis_s2mm_tdata[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__0 
       (.I0(s_axis_s2mm_tdata[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(Q[0]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(Q[10]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(Q[11]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(Q[12]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(Q[13]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(Q[14]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(Q[15]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(Q[16]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(Q[17]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(Q[18]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(Q[19]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(Q[1]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(Q[20]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(Q[21]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(Q[22]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(Q[23]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(Q[24]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(Q[25]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(Q[26]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(Q[27]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(Q[28]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(Q[29]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(Q[2]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(Q[30]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(Q[31]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[32]),
        .Q(Q[32]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[33]),
        .Q(Q[33]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[34]),
        .Q(Q[34]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[35]),
        .Q(Q[35]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[36]),
        .Q(Q[36]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[37]),
        .Q(Q[37]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[38]),
        .Q(Q[38]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[39]),
        .Q(Q[39]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(Q[3]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[40]),
        .Q(Q[40]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[41]),
        .Q(Q[41]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[42]),
        .Q(Q[42]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[43]),
        .Q(Q[43]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[44]),
        .Q(Q[44]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[45]),
        .Q(Q[45]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[46]),
        .Q(Q[46]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[47]),
        .Q(Q[47]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[48]),
        .Q(Q[48]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[49]),
        .Q(Q[49]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(Q[4]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[50]),
        .Q(Q[50]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[51]),
        .Q(Q[51]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[52]),
        .Q(Q[52]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[53]),
        .Q(Q[53]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[54]),
        .Q(Q[54]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[55]),
        .Q(Q[55]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[56]),
        .Q(Q[56]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[57]),
        .Q(Q[57]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[58]),
        .Q(Q[58]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[59]),
        .Q(Q[59]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(Q[5]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[60]),
        .Q(Q[60]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[61]),
        .Q(Q[61]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[62]),
        .Q(Q[62]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[63]),
        .Q(Q[63]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(Q[6]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(Q[7]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(Q[8]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(Q[9]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[0]),
        .Q(sig_data_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[10]),
        .Q(sig_data_skid_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[11]),
        .Q(sig_data_skid_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[12]),
        .Q(sig_data_skid_reg[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[13]),
        .Q(sig_data_skid_reg[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[14]),
        .Q(sig_data_skid_reg[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[15]),
        .Q(sig_data_skid_reg[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[16]),
        .Q(sig_data_skid_reg[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[17]),
        .Q(sig_data_skid_reg[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[18]),
        .Q(sig_data_skid_reg[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[19]),
        .Q(sig_data_skid_reg[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[1]),
        .Q(sig_data_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[20]),
        .Q(sig_data_skid_reg[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[21]),
        .Q(sig_data_skid_reg[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[22]),
        .Q(sig_data_skid_reg[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[23]),
        .Q(sig_data_skid_reg[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[24]),
        .Q(sig_data_skid_reg[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[25]),
        .Q(sig_data_skid_reg[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[26]),
        .Q(sig_data_skid_reg[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[27]),
        .Q(sig_data_skid_reg[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[28]),
        .Q(sig_data_skid_reg[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[29]),
        .Q(sig_data_skid_reg[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[2]),
        .Q(sig_data_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[30]),
        .Q(sig_data_skid_reg[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[31]),
        .Q(sig_data_skid_reg[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[32]),
        .Q(sig_data_skid_reg[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[33]),
        .Q(sig_data_skid_reg[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[34]),
        .Q(sig_data_skid_reg[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[35]),
        .Q(sig_data_skid_reg[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[36]),
        .Q(sig_data_skid_reg[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[37]),
        .Q(sig_data_skid_reg[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[38]),
        .Q(sig_data_skid_reg[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[39]),
        .Q(sig_data_skid_reg[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[3]),
        .Q(sig_data_skid_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[40]),
        .Q(sig_data_skid_reg[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[41]),
        .Q(sig_data_skid_reg[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[42]),
        .Q(sig_data_skid_reg[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[43]),
        .Q(sig_data_skid_reg[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[44]),
        .Q(sig_data_skid_reg[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[45]),
        .Q(sig_data_skid_reg[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[46]),
        .Q(sig_data_skid_reg[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[47]),
        .Q(sig_data_skid_reg[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[48]),
        .Q(sig_data_skid_reg[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[49]),
        .Q(sig_data_skid_reg[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[4]),
        .Q(sig_data_skid_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[50]),
        .Q(sig_data_skid_reg[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[51]),
        .Q(sig_data_skid_reg[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[52]),
        .Q(sig_data_skid_reg[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[53]),
        .Q(sig_data_skid_reg[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[54]),
        .Q(sig_data_skid_reg[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[55]),
        .Q(sig_data_skid_reg[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[56]),
        .Q(sig_data_skid_reg[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[57]),
        .Q(sig_data_skid_reg[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[58]),
        .Q(sig_data_skid_reg[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[59]),
        .Q(sig_data_skid_reg[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[5]),
        .Q(sig_data_skid_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[60]),
        .Q(sig_data_skid_reg[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[61]),
        .Q(sig_data_skid_reg[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[62]),
        .Q(sig_data_skid_reg[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[63]),
        .Q(sig_data_skid_reg[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[6]),
        .Q(sig_data_skid_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[7]),
        .Q(sig_data_skid_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[8]),
        .Q(sig_data_skid_reg[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[9]),
        .Q(sig_data_skid_reg[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFACC)) 
    sig_last_reg_out_i_1
       (.I0(sig_stop_request),
        .I1(sig_last_skid_reg),
        .I2(s_axis_s2mm_tlast),
        .I3(sig_s_ready_dup),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(skid2dre_wlast),
        .R(sig_data_reg_out0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_last_skid_reg_i_1
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tlast),
        .O(sig_slast_with_stop));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop),
        .Q(sig_last_skid_reg),
        .R(SR));
  LUT5 #(
    .INIT(32'h8AAA8888)) 
    sig_m_valid_dup_i_1__1
       (.I0(sig_m_valid_dup_i_2__0_n_0),
        .I1(s_axis_s2mm_tvalid),
        .I2(sig_m_valid_out_reg_1),
        .I3(sig_s_ready_dup),
        .I4(sig_m_valid_dup),
        .O(sig_m_valid_dup_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0040444400400444)) 
    sig_m_valid_dup_i_2__0
       (.I0(sig_mvalid_stop),
        .I1(sig_m_valid_out_reg_2),
        .I2(sig_m_valid_dup),
        .I3(sig_m_valid_out_reg_1),
        .I4(sig_stop_request),
        .I5(sig_m_valid_out_reg_3),
        .O(sig_m_valid_dup_i_2__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0D0D8D0)) 
    sig_mvalid_stop_reg_i_1
       (.I0(sig_m_valid_dup),
        .I1(sig_m_valid_out_reg_1),
        .I2(sig_stop_request),
        .I3(sig_halt_reg_dly2),
        .I4(sig_halt_reg_dly3),
        .I5(sig_mvalid_stop),
        .O(sig_mvalid_stop_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mvalid_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_mvalid_stop_reg_i_1_n_0),
        .Q(sig_mvalid_stop),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFFF2A)) 
    sig_s_ready_dup_i_2__1
       (.I0(sig_s_ready_dup),
        .I1(s_axis_s2mm_tvalid),
        .I2(sig_m_valid_dup),
        .I3(sig_init_reg),
        .I4(sig_m_valid_out_reg_1),
        .O(sig_s_ready_dup_reg_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_reg_1),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_reg_1),
        .Q(sig_s_ready_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sready_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sready_stop_reg_reg_0),
        .Q(sig_stop_request),
        .R(SR));
  LUT4 #(
    .INIT(16'hFCAC)) 
    \sig_strb_reg_out[0]_i_1__0 
       (.I0(sig_stop_request),
        .I1(sig_strb_skid_reg[0]),
        .I2(sig_s_ready_dup),
        .I3(s_axis_s2mm_tkeep[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT4 #(
    .INIT(16'hFCAC)) 
    \sig_strb_reg_out[1]_i_1__0 
       (.I0(sig_stop_request),
        .I1(sig_strb_skid_reg[1]),
        .I2(sig_s_ready_dup),
        .I3(s_axis_s2mm_tkeep[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT4 #(
    .INIT(16'hFCAC)) 
    \sig_strb_reg_out[2]_i_1__0 
       (.I0(sig_stop_request),
        .I1(sig_strb_skid_reg[2]),
        .I2(sig_s_ready_dup),
        .I3(s_axis_s2mm_tkeep[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT4 #(
    .INIT(16'hFCAC)) 
    \sig_strb_reg_out[3]_i_1__0 
       (.I0(sig_stop_request),
        .I1(sig_strb_skid_reg[3]),
        .I2(sig_s_ready_dup),
        .I3(s_axis_s2mm_tkeep[3]),
        .O(sig_strb_skid_mux_out[3]));
  LUT4 #(
    .INIT(16'hFCAC)) 
    \sig_strb_reg_out[4]_i_1__0 
       (.I0(sig_stop_request),
        .I1(sig_strb_skid_reg[4]),
        .I2(sig_s_ready_dup),
        .I3(s_axis_s2mm_tkeep[4]),
        .O(sig_strb_skid_mux_out[4]));
  LUT4 #(
    .INIT(16'hFCAC)) 
    \sig_strb_reg_out[5]_i_1__0 
       (.I0(sig_stop_request),
        .I1(sig_strb_skid_reg[5]),
        .I2(sig_s_ready_dup),
        .I3(s_axis_s2mm_tkeep[5]),
        .O(sig_strb_skid_mux_out[5]));
  LUT4 #(
    .INIT(16'hFCAC)) 
    \sig_strb_reg_out[6]_i_1__0 
       (.I0(sig_stop_request),
        .I1(sig_strb_skid_reg[6]),
        .I2(sig_s_ready_dup),
        .I3(s_axis_s2mm_tkeep[6]),
        .O(sig_strb_skid_mux_out[6]));
  LUT4 #(
    .INIT(16'hFCAC)) 
    \sig_strb_reg_out[7]_i_1__0 
       (.I0(sig_stop_request),
        .I1(sig_strb_skid_reg[7]),
        .I2(sig_s_ready_dup),
        .I3(s_axis_s2mm_tkeep[7]),
        .O(sig_strb_skid_mux_out[7]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\sig_strb_reg_out_reg[7]_0 [0]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\sig_strb_reg_out_reg[7]_0 [1]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\sig_strb_reg_out_reg[7]_0 [2]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\sig_strb_reg_out_reg[7]_0 [3]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[4]),
        .Q(\sig_strb_reg_out_reg[7]_0 [4]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[5]),
        .Q(\sig_strb_reg_out_reg[7]_0 [5]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[6]),
        .Q(\sig_strb_reg_out_reg[7]_0 [6]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[7]),
        .Q(\sig_strb_reg_out_reg[7]_0 [7]),
        .R(sig_data_reg_out0));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[0]_i_1__0 
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tkeep[0]),
        .O(sig_sstrb_with_stop[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[1]_i_1__0 
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tkeep[1]),
        .O(sig_sstrb_with_stop[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[2]_i_1__0 
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tkeep[2]),
        .O(sig_sstrb_with_stop[2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[3]_i_1__0 
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tkeep[3]),
        .O(sig_sstrb_with_stop[3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[4]_i_1__0 
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tkeep[4]),
        .O(sig_sstrb_with_stop[4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[5]_i_1__0 
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tkeep[5]),
        .O(sig_sstrb_with_stop[5]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[6]_i_1__0 
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tkeep[6]),
        .O(sig_sstrb_with_stop[6]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[7]_i_1__0 
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tkeep[7]),
        .O(sig_sstrb_with_stop[7]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[4]),
        .Q(sig_strb_skid_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[5]),
        .Q(sig_strb_skid_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[6]),
        .Q(sig_strb_skid_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[7]),
        .Q(sig_strb_skid_reg[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_skid_buf__parameterized0
   (out,
    sig_m_valid_dup_reg_0,
    sig_m_valid_out_reg_0,
    sig_m_valid_out_reg_1,
    sig_m_valid_out_reg_2,
    rd_en,
    Q,
    \sig_data_reg_out_reg[67]_0 ,
    sig_m_valid_out_reg_3,
    sig_m_valid_out_reg_4,
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg ,
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_0 ,
    \sig_strb_reg_out_reg[7]_0 ,
    m_axi_s2mm_aclk,
    SR,
    dout,
    E,
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_1 ,
    empty,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_reg,
    sig_halt_reg,
    D,
    lsig_end_of_cmd_reg,
    lsig_eop_reg,
    sig_next_cmd_cmplt_reg,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3] ,
    \sig_data_skid_reg_reg[67]_0 );
  output out;
  output sig_m_valid_dup_reg_0;
  output sig_m_valid_out_reg_0;
  output [0:0]sig_m_valid_out_reg_1;
  output sig_m_valid_out_reg_2;
  output rd_en;
  output [3:0]Q;
  output [67:0]\sig_data_reg_out_reg[67]_0 ;
  output sig_m_valid_out_reg_3;
  output sig_m_valid_out_reg_4;
  output [0:0]\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg ;
  output [3:0]\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_0 ;
  output [7:0]\sig_strb_reg_out_reg[7]_0 ;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input [73:0]dout;
  input [0:0]E;
  input \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_1 ;
  input empty;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_reg;
  input sig_halt_reg;
  input [3:0]D;
  input lsig_end_of_cmd_reg;
  input lsig_eop_reg;
  input sig_next_cmd_cmplt_reg;
  input [3:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ;
  input [3:0]\sig_data_skid_reg_reg[67]_0 ;

  wire [3:0]D;
  wire [0:0]E;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 ;
  wire [3:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ;
  wire [0:0]\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg ;
  wire [3:0]\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_0 ;
  wire \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_1 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [73:0]dout;
  wire empty;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [67:0]\sig_data_reg_out_reg[67]_0 ;
  wire [63:0]sig_data_skid_mux_out;
  wire [63:0]sig_data_skid_reg;
  wire [3:0]\sig_data_skid_reg_reg[67]_0 ;
  wire sig_halt_reg;
  wire sig_ibtt2wdc_eop;
  wire sig_ibtt2wdc_tlast;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire [0:0]sig_m_valid_out_reg_1;
  wire sig_m_valid_out_reg_2;
  wire sig_m_valid_out_reg_3;
  wire sig_m_valid_out_reg_4;
  wire sig_next_cmd_cmplt_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [7:0]\sig_strb_reg_out_reg[7]_0 ;
  wire [8:0]sig_strb_skid_mux_out;
  wire [8:0]sig_strb_skid_reg;
  wire [2:0]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_CO_UNCONNECTED ;

  assign out = sig_s_ready_dup;
  assign sig_m_valid_dup_reg_0 = sig_m_valid_dup;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_2 
       (.I0(sig_m_valid_out),
        .I1(\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_1 ),
        .O(sig_m_valid_out_reg_1));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2 
       (.I0(lsig_end_of_cmd_reg),
        .I1(sig_m_valid_out),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_1 ),
        .I3(\sig_data_reg_out_reg[67]_0 [67]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3 
       (.I0(lsig_end_of_cmd_reg),
        .I1(sig_m_valid_out),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_1 ),
        .I3(\sig_data_reg_out_reg[67]_0 [66]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4 
       (.I0(lsig_end_of_cmd_reg),
        .I1(sig_m_valid_out),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_1 ),
        .I3(\sig_data_reg_out_reg[67]_0 [65]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5 
       (.I0(lsig_end_of_cmd_reg),
        .I1(sig_m_valid_out),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_1 ),
        .I3(\sig_data_reg_out_reg[67]_0 [64]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg ,\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 }),
        .O(\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_0 ),
        .S(\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ));
  LUT5 #(
    .INIT(32'hF7778000)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1 
       (.I0(sig_m_valid_out),
        .I1(\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_1 ),
        .I2(sig_next_cmd_cmplt_reg),
        .I3(sig_ibtt2wdc_tlast),
        .I4(lsig_end_of_cmd_reg),
        .O(sig_m_valid_out_reg_4));
  LUT4 #(
    .INIT(16'hF780)) 
    \GEN_INDET_BTT.lsig_eop_reg_i_1 
       (.I0(sig_m_valid_out),
        .I1(\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_1 ),
        .I2(sig_ibtt2wdc_eop),
        .I3(lsig_eop_reg),
        .O(sig_m_valid_out_reg_3));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__1 
       (.I0(dout[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__1 
       (.I0(dout[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__1 
       (.I0(dout[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__1 
       (.I0(dout[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__1 
       (.I0(dout[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__1 
       (.I0(dout[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__1 
       (.I0(dout[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__1 
       (.I0(dout[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__1 
       (.I0(dout[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__1 
       (.I0(dout[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__1 
       (.I0(dout[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__1 
       (.I0(dout[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__1 
       (.I0(dout[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__1 
       (.I0(dout[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__1 
       (.I0(dout[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__1 
       (.I0(dout[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__1 
       (.I0(dout[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__1 
       (.I0(dout[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__1 
       (.I0(dout[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__1 
       (.I0(dout[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__1 
       (.I0(dout[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__1 
       (.I0(dout[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__1 
       (.I0(dout[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__1 
       (.I0(dout[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1__1 
       (.I0(dout[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[32]_i_1__1 
       (.I0(dout[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[32]),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[33]_i_1__1 
       (.I0(dout[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[33]),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[34]_i_1__1 
       (.I0(dout[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[34]),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[35]_i_1__1 
       (.I0(dout[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[35]),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[36]_i_1__1 
       (.I0(dout[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[36]),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[37]_i_1__1 
       (.I0(dout[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[37]),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[38]_i_1__1 
       (.I0(dout[38]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[38]),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[39]_i_1__1 
       (.I0(dout[39]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[39]),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__1 
       (.I0(dout[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[40]_i_1__1 
       (.I0(dout[40]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[40]),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[41]_i_1__1 
       (.I0(dout[41]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[41]),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[42]_i_1__1 
       (.I0(dout[42]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[42]),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[43]_i_1__1 
       (.I0(dout[43]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[43]),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[44]_i_1__1 
       (.I0(dout[44]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[44]),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[45]_i_1__1 
       (.I0(dout[45]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[45]),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[46]_i_1__1 
       (.I0(dout[46]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[46]),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[47]_i_1__1 
       (.I0(dout[47]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[47]),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[48]_i_1__1 
       (.I0(dout[48]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[48]),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[49]_i_1__1 
       (.I0(dout[49]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[49]),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__1 
       (.I0(dout[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[50]_i_1__1 
       (.I0(dout[50]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[50]),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[51]_i_1__1 
       (.I0(dout[51]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[51]),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[52]_i_1__1 
       (.I0(dout[52]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[52]),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[53]_i_1__1 
       (.I0(dout[53]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[53]),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[54]_i_1__1 
       (.I0(dout[54]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[54]),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[55]_i_1__1 
       (.I0(dout[55]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[55]),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[56]_i_1__1 
       (.I0(dout[56]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[56]),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[57]_i_1__1 
       (.I0(dout[57]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[57]),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[58]_i_1__1 
       (.I0(dout[58]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[58]),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[59]_i_1__1 
       (.I0(dout[59]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[59]),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__1 
       (.I0(dout[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[60]_i_1__1 
       (.I0(dout[60]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[60]),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[61]_i_1__1 
       (.I0(dout[61]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[61]),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[62]_i_1__1 
       (.I0(dout[62]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[62]),
        .O(sig_data_skid_mux_out[62]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[63]_i_1__2 
       (.I0(dout[63]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[63]),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__1 
       (.I0(dout[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__1 
       (.I0(dout[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__1 
       (.I0(dout[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__1 
       (.I0(dout[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(\sig_data_reg_out_reg[67]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(\sig_data_reg_out_reg[67]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(\sig_data_reg_out_reg[67]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(\sig_data_reg_out_reg[67]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(\sig_data_reg_out_reg[67]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(\sig_data_reg_out_reg[67]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(\sig_data_reg_out_reg[67]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(\sig_data_reg_out_reg[67]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(\sig_data_reg_out_reg[67]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(\sig_data_reg_out_reg[67]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(\sig_data_reg_out_reg[67]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(\sig_data_reg_out_reg[67]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(\sig_data_reg_out_reg[67]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(\sig_data_reg_out_reg[67]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(\sig_data_reg_out_reg[67]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(\sig_data_reg_out_reg[67]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(\sig_data_reg_out_reg[67]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(\sig_data_reg_out_reg[67]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(\sig_data_reg_out_reg[67]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(\sig_data_reg_out_reg[67]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(\sig_data_reg_out_reg[67]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(\sig_data_reg_out_reg[67]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(\sig_data_reg_out_reg[67]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(\sig_data_reg_out_reg[67]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(\sig_data_reg_out_reg[67]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[32]),
        .Q(\sig_data_reg_out_reg[67]_0 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[33]),
        .Q(\sig_data_reg_out_reg[67]_0 [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[34]),
        .Q(\sig_data_reg_out_reg[67]_0 [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[35]),
        .Q(\sig_data_reg_out_reg[67]_0 [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[36]),
        .Q(\sig_data_reg_out_reg[67]_0 [36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[37]),
        .Q(\sig_data_reg_out_reg[67]_0 [37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[38]),
        .Q(\sig_data_reg_out_reg[67]_0 [38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[39]),
        .Q(\sig_data_reg_out_reg[67]_0 [39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(\sig_data_reg_out_reg[67]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[40]),
        .Q(\sig_data_reg_out_reg[67]_0 [40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[41]),
        .Q(\sig_data_reg_out_reg[67]_0 [41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[42]),
        .Q(\sig_data_reg_out_reg[67]_0 [42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[43]),
        .Q(\sig_data_reg_out_reg[67]_0 [43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[44]),
        .Q(\sig_data_reg_out_reg[67]_0 [44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[45]),
        .Q(\sig_data_reg_out_reg[67]_0 [45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[46]),
        .Q(\sig_data_reg_out_reg[67]_0 [46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[47]),
        .Q(\sig_data_reg_out_reg[67]_0 [47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[48]),
        .Q(\sig_data_reg_out_reg[67]_0 [48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[49]),
        .Q(\sig_data_reg_out_reg[67]_0 [49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(\sig_data_reg_out_reg[67]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[50]),
        .Q(\sig_data_reg_out_reg[67]_0 [50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[51]),
        .Q(\sig_data_reg_out_reg[67]_0 [51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[52]),
        .Q(\sig_data_reg_out_reg[67]_0 [52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[53]),
        .Q(\sig_data_reg_out_reg[67]_0 [53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[54]),
        .Q(\sig_data_reg_out_reg[67]_0 [54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[55]),
        .Q(\sig_data_reg_out_reg[67]_0 [55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[56]),
        .Q(\sig_data_reg_out_reg[67]_0 [56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[57]),
        .Q(\sig_data_reg_out_reg[67]_0 [57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[58]),
        .Q(\sig_data_reg_out_reg[67]_0 [58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[59]),
        .Q(\sig_data_reg_out_reg[67]_0 [59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(\sig_data_reg_out_reg[67]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[60]),
        .Q(\sig_data_reg_out_reg[67]_0 [60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[61]),
        .Q(\sig_data_reg_out_reg[67]_0 [61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[62]),
        .Q(\sig_data_reg_out_reg[67]_0 [62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[63]),
        .Q(\sig_data_reg_out_reg[67]_0 [63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\sig_data_reg_out_reg[67]_0 [64]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\sig_data_reg_out_reg[67]_0 [65]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\sig_data_reg_out_reg[67]_0 [66]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\sig_data_reg_out_reg[67]_0 [67]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(\sig_data_reg_out_reg[67]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(\sig_data_reg_out_reg[67]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(\sig_data_reg_out_reg[67]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(\sig_data_reg_out_reg[67]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(sig_data_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(sig_data_skid_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(sig_data_skid_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(sig_data_skid_reg[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(sig_data_skid_reg[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(sig_data_skid_reg[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(sig_data_skid_reg[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(sig_data_skid_reg[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(sig_data_skid_reg[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(sig_data_skid_reg[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(sig_data_skid_reg[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(sig_data_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(sig_data_skid_reg[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(sig_data_skid_reg[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(sig_data_skid_reg[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(sig_data_skid_reg[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(sig_data_skid_reg[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(sig_data_skid_reg[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(sig_data_skid_reg[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(sig_data_skid_reg[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(sig_data_skid_reg[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(sig_data_skid_reg[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(sig_data_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(sig_data_skid_reg[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(sig_data_skid_reg[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[32]),
        .Q(sig_data_skid_reg[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[33]),
        .Q(sig_data_skid_reg[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[34]),
        .Q(sig_data_skid_reg[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[35]),
        .Q(sig_data_skid_reg[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[36]),
        .Q(sig_data_skid_reg[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[37]),
        .Q(sig_data_skid_reg[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[38]),
        .Q(sig_data_skid_reg[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[39]),
        .Q(sig_data_skid_reg[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(sig_data_skid_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[40]),
        .Q(sig_data_skid_reg[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[41]),
        .Q(sig_data_skid_reg[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[42]),
        .Q(sig_data_skid_reg[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[43]),
        .Q(sig_data_skid_reg[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[44]),
        .Q(sig_data_skid_reg[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[45]),
        .Q(sig_data_skid_reg[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[46]),
        .Q(sig_data_skid_reg[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[47]),
        .Q(sig_data_skid_reg[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[48]),
        .Q(sig_data_skid_reg[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[49]),
        .Q(sig_data_skid_reg[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(sig_data_skid_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[50]),
        .Q(sig_data_skid_reg[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[51]),
        .Q(sig_data_skid_reg[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[52]),
        .Q(sig_data_skid_reg[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[53]),
        .Q(sig_data_skid_reg[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[54]),
        .Q(sig_data_skid_reg[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[55]),
        .Q(sig_data_skid_reg[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[56]),
        .Q(sig_data_skid_reg[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[57]),
        .Q(sig_data_skid_reg[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[58]),
        .Q(sig_data_skid_reg[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[59]),
        .Q(sig_data_skid_reg[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(sig_data_skid_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[60]),
        .Q(sig_data_skid_reg[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[61]),
        .Q(sig_data_skid_reg[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[62]),
        .Q(sig_data_skid_reg[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[63]),
        .Q(sig_data_skid_reg[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[67]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[67]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[67]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[67]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(sig_data_skid_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(sig_data_skid_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(sig_data_skid_reg[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(sig_data_skid_reg[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__0
       (.I0(dout[72]),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(sig_ibtt2wdc_tlast),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[72]),
        .Q(sig_last_skid_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000070FF0000)) 
    sig_m_valid_dup_i_1__0
       (.I0(\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_1 ),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(empty),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_init_reg),
        .O(sig_m_valid_dup_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_m_valid_dup_i_4
       (.I0(sig_m_valid_out),
        .I1(sig_halt_reg),
        .O(sig_m_valid_out_reg_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFF0000EEEE0000)) 
    sig_s_ready_dup_i_1__0
       (.I0(\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_1 ),
        .I1(sig_init_reg),
        .I2(empty),
        .I3(sig_m_valid_dup),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_s_ready_dup),
        .O(sig_s_ready_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1__1 
       (.I0(dout[64]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1__1 
       (.I0(dout[65]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1__1 
       (.I0(dout[66]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1__1 
       (.I0(dout[67]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[4]_i_1__1 
       (.I0(dout[68]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[4]),
        .O(sig_strb_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[5]_i_1__1 
       (.I0(dout[69]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[5]),
        .O(sig_strb_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[6]_i_1__1 
       (.I0(dout[70]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[6]),
        .O(sig_strb_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[7]_i_1__1 
       (.I0(dout[71]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[7]),
        .O(sig_strb_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[8]_i_1 
       (.I0(dout[73]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[8]),
        .O(sig_strb_skid_mux_out[8]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\sig_strb_reg_out_reg[7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\sig_strb_reg_out_reg[7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\sig_strb_reg_out_reg[7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\sig_strb_reg_out_reg[7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[4]),
        .Q(\sig_strb_reg_out_reg[7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[5]),
        .Q(\sig_strb_reg_out_reg[7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[6]),
        .Q(\sig_strb_reg_out_reg[7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[7]),
        .Q(\sig_strb_reg_out_reg[7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[8]),
        .Q(sig_ibtt2wdc_eop),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[64]),
        .Q(sig_strb_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[65]),
        .Q(sig_strb_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[66]),
        .Q(sig_strb_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[67]),
        .Q(sig_strb_skid_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[68]),
        .Q(sig_strb_skid_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[69]),
        .Q(sig_strb_skid_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[70]),
        .Q(sig_strb_skid_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[71]),
        .Q(sig_strb_skid_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[73]),
        .Q(sig_strb_skid_reg[8]),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_12 
       (.I0(sig_s_ready_out),
        .I1(empty),
        .O(rd_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_slice" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_slice
   (slice_insert_valid,
    E,
    sig_valid_fifo_ld12_out,
    sig_max_first_increment0_in,
    DI,
    S,
    \sig_btt_cntr_dup_reg[13] ,
    sig_eop_halt_xfer_reg,
    ld_btt_cntr_reg3_reg,
    ld_btt_cntr_reg2_reg,
    in,
    m_axi_s2mm_aclk,
    m_valid_i_reg_0,
    sig_inhibit_rdy_n,
    sig_btt_eq_0,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    ld_btt_cntr_reg3,
    ld_btt_cntr_reg2,
    sig_btt_lteq_max_first_incr0_carry,
    out,
    sig_btt_lteq_max_first_incr0_carry_0,
    sig_btt_lteq_max_first_incr0_carry_1,
    sig_btt_lteq_max_first_incr0_carry_2,
    CO,
    sig_curr_eof_reg,
    sig_curr_strt_offset,
    Q,
    sig_eop_halt_xfer_reg_0,
    sig_btt_cntr0,
    ld_btt_cntr_reg1,
    SR,
    sig_fifo_mssai);
  output slice_insert_valid;
  output [0:0]E;
  output sig_valid_fifo_ld12_out;
  output [0:0]sig_max_first_increment0_in;
  output [1:0]DI;
  output [3:0]S;
  output [2:0]\sig_btt_cntr_dup_reg[13] ;
  output sig_eop_halt_xfer_reg;
  output ld_btt_cntr_reg3_reg;
  output ld_btt_cntr_reg2_reg;
  output [0:13]in;
  input m_axi_s2mm_aclk;
  input m_valid_i_reg_0;
  input sig_inhibit_rdy_n;
  input sig_btt_eq_0;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input ld_btt_cntr_reg3;
  input ld_btt_cntr_reg2;
  input sig_btt_lteq_max_first_incr0_carry;
  input [13:0]out;
  input sig_btt_lteq_max_first_incr0_carry_0;
  input sig_btt_lteq_max_first_incr0_carry_1;
  input sig_btt_lteq_max_first_incr0_carry_2;
  input [0:0]CO;
  input sig_curr_eof_reg;
  input [2:0]sig_curr_strt_offset;
  input [13:0]Q;
  input sig_eop_halt_xfer_reg_0;
  input sig_btt_cntr0;
  input ld_btt_cntr_reg1;
  input [0:0]SR;
  input [2:0]sig_fifo_mssai;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]E;
  wire [7:7]\I_SCATTER_STROBE_GEN/lsig_end_vect ;
  wire [0:0]\I_SCATTER_STROBE_GEN/lsig_start_vect ;
  wire [13:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \areset_d_reg_n_0_[0] ;
  wire [0:13]in;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg2_reg;
  wire ld_btt_cntr_reg3;
  wire ld_btt_cntr_reg3_reg;
  wire m_axi_s2mm_aclk;
  wire m_valid_i_i_1_n_0;
  wire m_valid_i_reg_0;
  wire [13:0]out;
  wire p_1_in;
  wire sig_btt_cntr0;
  wire [2:0]\sig_btt_cntr_dup_reg[13] ;
  wire sig_btt_eq_0;
  wire sig_btt_lteq_max_first_incr0_carry;
  wire sig_btt_lteq_max_first_incr0_carry_0;
  wire sig_btt_lteq_max_first_incr0_carry_1;
  wire sig_btt_lteq_max_first_incr0_carry_2;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_curr_eof_reg;
  wire [2:0]sig_curr_strt_offset;
  wire sig_eop_halt_xfer_reg;
  wire sig_eop_halt_xfer_reg_0;
  wire [2:0]sig_fifo_mssai;
  wire sig_inhibit_rdy_n;
  wire [0:0]sig_max_first_increment0_in;
  wire sig_sm_ld_dre_cmd;
  wire [6:1]sig_stbgen_tstrb;
  wire [12:11]sig_tstrb_fifo_data_in;
  wire sig_tstrb_fifo_rdy;
  wire sig_tstrb_fifo_valid;
  wire sig_valid_fifo_ld12_out;
  wire slice_insert_valid;
  wire \storage_data[10]_i_1_n_0 ;
  wire \storage_data[11]_i_2_n_0 ;
  wire \storage_data[11]_i_3_n_0 ;
  wire \storage_data[11]_i_4_n_0 ;
  wire \storage_data[11]_i_5_n_0 ;
  wire \storage_data[11]_i_6_n_0 ;
  wire \storage_data[11]_i_7_n_0 ;
  wire \storage_data[11]_i_8_n_0 ;
  wire \storage_data[7]_i_2_n_0 ;
  wire \storage_data[8]_i_1_n_0 ;
  wire \storage_data[9]_i_1_n_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \areset_d_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(\areset_d_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \areset_d_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\areset_d_reg_n_0_[0] ),
        .Q(p_1_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000E200E200E2)) 
    ld_btt_cntr_reg2_i_1
       (.I0(ld_btt_cntr_reg2),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg1),
        .I3(sig_btt_cntr0),
        .I4(CO),
        .I5(sig_valid_fifo_ld12_out),
        .O(ld_btt_cntr_reg2_reg));
  LUT5 #(
    .INIT(32'h01110101)) 
    ld_btt_cntr_reg2_i_2
       (.I0(p_1_in),
        .I1(\areset_d_reg_n_0_[0] ),
        .I2(slice_insert_valid),
        .I3(m_valid_i_reg_0),
        .I4(sig_inhibit_rdy_n),
        .O(sig_tstrb_fifo_rdy));
  LUT6 #(
    .INIT(64'h000000EA00EA00EA)) 
    ld_btt_cntr_reg3_i_1
       (.I0(ld_btt_cntr_reg3),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_btt_cntr0),
        .I4(CO),
        .I5(sig_valid_fifo_ld12_out),
        .O(ld_btt_cntr_reg3_reg));
  LUT5 #(
    .INIT(32'h0000FF8A)) 
    m_valid_i_i_1
       (.I0(slice_insert_valid),
        .I1(m_valid_i_reg_0),
        .I2(sig_inhibit_rdy_n),
        .I3(sig_tstrb_fifo_valid),
        .I4(p_1_in),
        .O(m_valid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1_n_0),
        .Q(slice_insert_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \sig_btt_cntr[13]_i_2 
       (.I0(sig_btt_eq_0),
        .I1(sig_valid_fifo_ld12_out),
        .I2(sig_cmd_full),
        .I3(sig_sm_ld_dre_cmd),
        .O(E));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_1
       (.I0(out[13]),
        .I1(out[12]),
        .O(\sig_btt_cntr_dup_reg[13] [2]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_2
       (.I0(out[11]),
        .I1(out[10]),
        .O(\sig_btt_cntr_dup_reg[13] [1]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_3
       (.I0(out[9]),
        .I1(out[8]),
        .O(\sig_btt_cntr_dup_reg[13] [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    sig_btt_lteq_max_first_incr0_carry_i_1
       (.I0(sig_btt_lteq_max_first_incr0_carry),
        .I1(out[3]),
        .I2(sig_btt_lteq_max_first_incr0_carry_0),
        .I3(out[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    sig_btt_lteq_max_first_incr0_carry_i_2
       (.I0(sig_btt_lteq_max_first_incr0_carry_1),
        .I1(out[1]),
        .I2(sig_btt_lteq_max_first_incr0_carry_2),
        .I3(out[0]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_3
       (.I0(out[7]),
        .I1(out[6]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_4
       (.I0(out[5]),
        .I1(out[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lteq_max_first_incr0_carry_i_5
       (.I0(sig_btt_lteq_max_first_incr0_carry),
        .I1(out[3]),
        .I2(sig_btt_lteq_max_first_incr0_carry_0),
        .I3(out[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lteq_max_first_incr0_carry_i_6
       (.I0(sig_btt_lteq_max_first_incr0_carry_1),
        .I1(out[1]),
        .I2(sig_btt_lteq_max_first_incr0_carry_2),
        .I3(out[0]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'hF4)) 
    sig_eop_halt_xfer_i_1
       (.I0(sig_valid_fifo_ld12_out),
        .I1(sig_eop_halt_xfer_reg_0),
        .I2(sig_btt_cntr0),
        .O(sig_eop_halt_xfer_reg));
  LUT4 #(
    .INIT(16'hD0FF)) 
    \sig_max_first_increment[2]_i_2 
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_cmd_full),
        .I2(sig_valid_fifo_ld12_out),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_max_first_increment0_in));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \storage_data[0]_i_1 
       (.I0(sig_curr_strt_offset[2]),
        .I1(sig_curr_strt_offset[1]),
        .I2(sig_curr_strt_offset[0]),
        .O(\I_SCATTER_STROBE_GEN/lsig_start_vect ));
  LUT4 #(
    .INIT(16'hCFAA)) 
    \storage_data[10]_i_1 
       (.I0(in[3]),
        .I1(sig_fifo_mssai[2]),
        .I2(CO),
        .I3(sig_valid_fifo_ld12_out),
        .O(\storage_data[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFBE7D)) 
    \storage_data[11]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(\storage_data[11]_i_2_n_0 ),
        .I2(sig_curr_strt_offset[0]),
        .I3(\storage_data[11]_i_3_n_0 ),
        .I4(\storage_data[11]_i_4_n_0 ),
        .I5(\storage_data[11]_i_5_n_0 ),
        .O(sig_tstrb_fifo_data_in[11]));
  LUT4 #(
    .INIT(16'h0F01)) 
    \storage_data[11]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\storage_data[11]_i_6_n_0 ),
        .I3(Q[0]),
        .O(\storage_data[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFAF4)) 
    \storage_data[11]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\storage_data[11]_i_6_n_0 ),
        .I3(Q[0]),
        .O(\storage_data[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000454555)) 
    \storage_data[11]_i_4 
       (.I0(\storage_data[7]_i_2_n_0 ),
        .I1(\storage_data[11]_i_2_n_0 ),
        .I2(sig_curr_strt_offset[0]),
        .I3(\storage_data[11]_i_3_n_0 ),
        .I4(sig_curr_strt_offset[1]),
        .I5(sig_curr_strt_offset[2]),
        .O(\storage_data[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAFEEA8080A880)) 
    \storage_data[11]_i_5 
       (.I0(sig_curr_strt_offset[2]),
        .I1(sig_curr_strt_offset[1]),
        .I2(\storage_data[11]_i_3_n_0 ),
        .I3(sig_curr_strt_offset[0]),
        .I4(\storage_data[11]_i_2_n_0 ),
        .I5(\storage_data[7]_i_2_n_0 ),
        .O(\storage_data[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \storage_data[11]_i_6 
       (.I0(Q[9]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\storage_data[11]_i_7_n_0 ),
        .I4(\storage_data[11]_i_8_n_0 ),
        .O(\storage_data[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \storage_data[11]_i_7 
       (.I0(Q[6]),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(Q[12]),
        .O(\storage_data[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \storage_data[11]_i_8 
       (.I0(Q[3]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[13]),
        .O(\storage_data[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \storage_data[12]_i_1 
       (.I0(CO),
        .I1(sig_curr_eof_reg),
        .O(sig_tstrb_fifo_data_in[12]));
  LUT6 #(
    .INIT(64'h0002020200020002)) 
    \storage_data[13]_i_1 
       (.I0(sig_tstrb_fifo_valid),
        .I1(\areset_d_reg_n_0_[0] ),
        .I2(p_1_in),
        .I3(slice_insert_valid),
        .I4(m_valid_i_reg_0),
        .I5(sig_inhibit_rdy_n),
        .O(sig_valid_fifo_ld12_out));
  LUT3 #(
    .INIT(8'hF4)) 
    \storage_data[13]_i_2 
       (.I0(sig_btt_eq_0),
        .I1(ld_btt_cntr_reg3),
        .I2(ld_btt_cntr_reg2),
        .O(sig_tstrb_fifo_valid));
  LUT6 #(
    .INIT(64'h0505050505040505)) 
    \storage_data[1]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(\storage_data[11]_i_3_n_0 ),
        .I2(sig_curr_strt_offset[2]),
        .I3(\storage_data[7]_i_2_n_0 ),
        .I4(\storage_data[11]_i_2_n_0 ),
        .I5(sig_curr_strt_offset[0]),
        .O(sig_stbgen_tstrb[1]));
  LUT6 #(
    .INIT(64'h00000000451A5F5F)) 
    \storage_data[2]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(\storage_data[11]_i_2_n_0 ),
        .I2(sig_curr_strt_offset[0]),
        .I3(\storage_data[11]_i_3_n_0 ),
        .I4(\storage_data[11]_i_4_n_0 ),
        .I5(sig_curr_strt_offset[2]),
        .O(sig_stbgen_tstrb[2]));
  LUT6 #(
    .INIT(64'h000041820000FFFF)) 
    \storage_data[3]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(\storage_data[11]_i_2_n_0 ),
        .I2(sig_curr_strt_offset[0]),
        .I3(\storage_data[11]_i_3_n_0 ),
        .I4(sig_curr_strt_offset[2]),
        .I5(\storage_data[11]_i_4_n_0 ),
        .O(sig_stbgen_tstrb[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h001F)) 
    \storage_data[4]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(sig_curr_strt_offset[1]),
        .I2(sig_curr_strt_offset[2]),
        .I3(\storage_data[11]_i_4_n_0 ),
        .O(sig_stbgen_tstrb[4]));
  LUT6 #(
    .INIT(64'h5F585F585E405F58)) 
    \storage_data[5]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(\storage_data[11]_i_3_n_0 ),
        .I2(sig_curr_strt_offset[2]),
        .I3(\storage_data[7]_i_2_n_0 ),
        .I4(\storage_data[11]_i_2_n_0 ),
        .I5(sig_curr_strt_offset[0]),
        .O(sig_stbgen_tstrb[5]));
  LUT6 #(
    .INIT(64'h33F433F0FFF0F440)) 
    \storage_data[6]_i_1 
       (.I0(\storage_data[11]_i_2_n_0 ),
        .I1(sig_curr_strt_offset[0]),
        .I2(\storage_data[7]_i_2_n_0 ),
        .I3(sig_curr_strt_offset[2]),
        .I4(\storage_data[11]_i_3_n_0 ),
        .I5(sig_curr_strt_offset[1]),
        .O(sig_stbgen_tstrb[6]));
  LUT6 #(
    .INIT(64'hFFFBFBAAAAA2A200)) 
    \storage_data[7]_i_1 
       (.I0(\storage_data[7]_i_2_n_0 ),
        .I1(\storage_data[11]_i_2_n_0 ),
        .I2(sig_curr_strt_offset[0]),
        .I3(\storage_data[11]_i_3_n_0 ),
        .I4(sig_curr_strt_offset[1]),
        .I5(sig_curr_strt_offset[2]),
        .O(\I_SCATTER_STROBE_GEN/lsig_end_vect ));
  LUT4 #(
    .INIT(16'hFAF8)) 
    \storage_data[7]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\storage_data[11]_i_6_n_0 ),
        .I3(Q[1]),
        .O(\storage_data[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCFAA)) 
    \storage_data[8]_i_1 
       (.I0(in[5]),
        .I1(sig_fifo_mssai[0]),
        .I2(CO),
        .I3(sig_valid_fifo_ld12_out),
        .O(\storage_data[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCFAA)) 
    \storage_data[9]_i_1 
       (.I0(in[4]),
        .I1(sig_fifo_mssai[1]),
        .I2(CO),
        .I3(sig_valid_fifo_ld12_out),
        .O(\storage_data[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \storage_data_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\I_SCATTER_STROBE_GEN/lsig_start_vect ),
        .Q(in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \storage_data_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\storage_data[10]_i_1_n_0 ),
        .Q(in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \storage_data_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[11]),
        .Q(in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \storage_data_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[12]),
        .Q(in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \storage_data_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(CO),
        .Q(in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \storage_data_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb[1]),
        .Q(in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \storage_data_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb[2]),
        .Q(in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \storage_data_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb[3]),
        .Q(in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \storage_data_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb[4]),
        .Q(in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \storage_data_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb[5]),
        .Q(in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \storage_data_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb[6]),
        .Q(in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \storage_data_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\I_SCATTER_STROBE_GEN/lsig_end_vect ),
        .Q(in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \storage_data_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\storage_data[8]_i_1_n_0 ),
        .Q(in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \storage_data_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\storage_data[9]_i_1_n_0 ),
        .Q(in[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_strb_gen2" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_strb_gen2
   (D,
    out);
  output [4:0]D;
  input [2:0]out;

  wire [4:0]D;
  wire [2:0]out;

  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_next_strt_strb_reg[1]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \sig_next_strt_strb_reg[2]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sig_next_strt_strb_reg[4]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h7)) 
    \sig_next_strt_strb_reg[5]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \sig_next_strt_strb_reg[6]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .O(D[4]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wr_status_cntl" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_wr_status_cntl
   (FIFO_Full_reg,
    sig_wsc2stat_status_valid,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    sig_wdc_status_going_full,
    sig_init_reg,
    sig_inhibit_rdy_n,
    sig_halt_reg,
    sig_wr_fifo,
    \sig_addr_posted_cntr_reg[3]_0 ,
    sig_next_calc_error_reg_reg,
    m_axi_s2mm_bready,
    E,
    sig_halt_reg_reg_0,
    sig_halt_reg_reg_1,
    sig_input_cache_type_reg0,
    sig_init_reg_reg,
    SR,
    m_axi_s2mm_aclk,
    sig_halt_reg_reg_2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_reg2,
    out,
    m_axi_s2mm_bvalid,
    sig_data2wsc_valid,
    sig_halt_cmplt_reg,
    sig_next_calc_error_reg,
    sig_addr2wsc_calc_error,
    sig_halt_reg_dly3,
    sig_last_reg_out_reg,
    sig_last_reg_out_reg_0,
    sig_last_reg_out_reg_1,
    sig_dqual_reg_empty_reg,
    sig_psm_pop_input_cmd,
    sig_csm_pop_child_cmd,
    sig_stat2wsc_status_ready,
    m_axi_s2mm_bresp,
    in);
  output FIFO_Full_reg;
  output sig_wsc2stat_status_valid;
  output [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  output sig_wdc_status_going_full;
  output sig_init_reg;
  output sig_inhibit_rdy_n;
  output sig_halt_reg;
  output sig_wr_fifo;
  output \sig_addr_posted_cntr_reg[3]_0 ;
  output sig_next_calc_error_reg_reg;
  output m_axi_s2mm_bready;
  output [0:0]E;
  output sig_halt_reg_reg_0;
  output sig_halt_reg_reg_1;
  output sig_input_cache_type_reg0;
  output [0:0]sig_init_reg_reg;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_halt_reg_reg_2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_reg2;
  input out;
  input m_axi_s2mm_bvalid;
  input sig_data2wsc_valid;
  input sig_halt_cmplt_reg;
  input sig_next_calc_error_reg;
  input sig_addr2wsc_calc_error;
  input sig_halt_reg_dly3;
  input sig_last_reg_out_reg;
  input sig_last_reg_out_reg_0;
  input sig_last_reg_out_reg_1;
  input sig_dqual_reg_empty_reg;
  input sig_psm_pop_input_cmd;
  input sig_csm_pop_child_cmd;
  input sig_stat2wsc_status_ready;
  input [1:0]m_axi_s2mm_bresp;
  input [16:0]in;

  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_21 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_23 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_28 ;
  wire [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire I_WRESP_STATUS_FIFO_n_1;
  wire I_WRESP_STATUS_FIFO_n_13;
  wire I_WRESP_STATUS_FIFO_n_2;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire I_WRESP_STATUS_FIFO_n_4;
  wire I_WRESP_STATUS_FIFO_n_5;
  wire I_WRESP_STATUS_FIFO_n_7;
  wire I_WRESP_STATUS_FIFO_n_9;
  wire [0:0]SR;
  wire [16:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire p_0_in;
  wire p_2_out;
  wire p_4_out;
  wire p_5_out;
  wire sig_addr2wsc_calc_error;
  wire \sig_addr_posted_cntr[0]_i_1__0_n_0 ;
  wire [3:0]sig_addr_posted_cntr_reg;
  wire \sig_addr_posted_cntr_reg[3]_0 ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_csm_pop_child_cmd;
  wire sig_data2wsc_valid;
  wire [20:4]sig_dcntl_sfifo_out;
  wire sig_dqual_reg_empty_reg;
  wire sig_halt_cmplt_i_4_n_0;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_reg_0;
  wire sig_halt_reg_reg_1;
  wire sig_halt_reg_reg_2;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire [0:0]sig_init_reg_reg;
  wire sig_input_cache_type_reg0;
  wire sig_last_reg_out_reg;
  wire sig_last_reg_out_reg_0;
  wire sig_last_reg_out_reg_1;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_psm_pop_input_cmd;
  wire sig_push_coelsc_reg;
  wire sig_rd_empty;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire [3:0]sig_wdc_statcnt_reg__0;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  zynq_blk_axi_dma_0_0_axi_datamover_fifo__parameterized2 \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO 
       (.D({\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_23 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25 }),
        .E(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_21 ),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_push_coelsc_reg),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_28 ),
        .\INFERRED_GEN.cnt_i_reg[3]_1 (I_WRESP_STATUS_FIFO_n_7),
        .Q(sig_rd_empty),
        .SR(SR),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_dcntl_sfifo_out),
        .p_0_in(p_0_in),
        .p_4_out(p_4_out),
        .sel(sig_wr_fifo),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(I_WRESP_STATUS_FIFO_n_1),
        .\sig_wdc_statcnt_reg[3] (sig_wdc_statcnt_reg__0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[6]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [4]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[16]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [14]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[17]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [15]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[18]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [16]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[19]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [17]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[7]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [5]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[8]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [6]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[9]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [7]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[10]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [8]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[11]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [9]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[12]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [10]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[13]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [11]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[14]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [12]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[15]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [13]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_9),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[20]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [18]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .R(p_5_out));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_13),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [3]),
        .S(p_5_out));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(p_5_out));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_0_in),
        .Q(sig_coelsc_reg_empty),
        .S(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[5]),
        .Q(sig_wsc2stat_status_valid),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_2_out),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .R(p_5_out));
  LUT3 #(
    .INIT(8'hAE)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_4 
       (.I0(sig_halt_reg),
        .I1(sig_last_reg_out_reg_0),
        .I2(sig_last_reg_out_reg_1),
        .O(sig_halt_reg_reg_0));
  zynq_blk_axi_dma_0_0_axi_datamover_fifo__parameterized1 I_WRESP_STATUS_FIFO
       (.D({I_WRESP_STATUS_FIFO_n_2,I_WRESP_STATUS_FIFO_n_3,I_WRESP_STATUS_FIFO_n_4}),
        .E(I_WRESP_STATUS_FIFO_n_5),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_9),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (I_WRESP_STATUS_FIFO_n_13),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg (sig_dcntl_sfifo_out[4]),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2:0]),
        .\INFERRED_GEN.cnt_i_reg[0] (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_21 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_28 ),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_rd_empty),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (I_WRESP_STATUS_FIFO_n_7),
        .Q(sig_addr_posted_cntr_reg),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bready_0(sig_halt_reg),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .p_2_out(p_2_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(I_WRESP_STATUS_FIFO_n_1),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_init_done(sig_init_done),
        .sig_init_reg2(sig_init_reg2),
        .sig_init_reg_reg_0(sig_init_reg),
        .sig_init_reg_reg_1(sig_init_reg_reg),
        .sig_input_cache_type_reg0(sig_input_cache_type_reg0),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1__0 
       (.I0(sig_addr_posted_cntr_reg[0]),
        .O(\sig_addr_posted_cntr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_5),
        .D(\sig_addr_posted_cntr[0]_i_1__0_n_0 ),
        .Q(sig_addr_posted_cntr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_5),
        .D(I_WRESP_STATUS_FIFO_n_4),
        .Q(sig_addr_posted_cntr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_5),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(sig_addr_posted_cntr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_5),
        .D(I_WRESP_STATUS_FIFO_n_2),
        .Q(sig_addr_posted_cntr_reg[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[67]_i_1 
       (.I0(sig_halt_reg_reg_0),
        .I1(sig_last_reg_out_reg),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFAEFFAEAEAEAE)) 
    sig_halt_cmplt_i_2
       (.I0(sig_halt_cmplt_i_4_n_0),
        .I1(sig_halt_cmplt_reg),
        .I2(sig_next_calc_error_reg),
        .I3(sig_addr_posted_cntr_reg[0]),
        .I4(sig_addr_posted_cntr_reg[1]),
        .I5(sig_addr2wsc_calc_error),
        .O(sig_next_calc_error_reg_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_halt_cmplt_i_3
       (.I0(sig_addr_posted_cntr_reg[3]),
        .I1(sig_addr_posted_cntr_reg[2]),
        .I2(sig_addr_posted_cntr_reg[0]),
        .I3(sig_addr_posted_cntr_reg[1]),
        .O(\sig_addr_posted_cntr_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hF7F7F777)) 
    sig_halt_cmplt_i_4
       (.I0(sig_halt_reg_dly3),
        .I1(sig_halt_reg),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_addr_posted_cntr_reg[2]),
        .I4(sig_addr_posted_cntr_reg[3]),
        .O(sig_halt_cmplt_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_reg_2),
        .Q(sig_halt_reg),
        .R(SR));
  LUT4 #(
    .INIT(16'h00E0)) 
    sig_next_calc_error_reg_i_4
       (.I0(sig_halt_reg),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_last_reg_out_reg_0),
        .I3(sig_last_reg_out_reg_1),
        .O(sig_halt_reg_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt_reg__0[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 ),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25 ),
        .Q(sig_wdc_statcnt_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 ),
        .Q(sig_wdc_statcnt_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_23 ),
        .Q(sig_wdc_statcnt_reg__0[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt_reg__0[3]),
        .I1(sig_wdc_statcnt_reg__0[2]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wrdata_cntl" *) 
module zynq_blk_axi_dma_0_0_axi_datamover_wrdata_cntl
   (FIFO_Full_reg,
    sig_next_calc_error_reg,
    sig_next_cmd_cmplt_reg,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_init_done,
    sig_inhibit_rdy_n,
    sig_data2wsc_valid,
    in,
    lsig_eop_reg,
    lsig_end_of_cmd_reg,
    FIFO_Full_reg_0,
    \sig_addr_posted_cntr_reg[0]_0 ,
    \sig_addr_posted_cntr_reg[0]_1 ,
    sig_halt_reg_dly3_reg_0,
    sig_halt_reg_dly3_reg_1,
    sig_halt_reg_reg,
    sig_first_dbeat_reg_0,
    sig_sready_stop_reg_reg,
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_0 ,
    sig_data2skid_wlast,
    sig_last_skid_mux_out,
    SR,
    m_axi_s2mm_aclk,
    sig_halt_reg,
    sig_init_done_reg,
    \GEN_INDET_BTT.lsig_eop_reg_reg_0 ,
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_1 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_11_out,
    sig_dqual_reg_empty_reg_0,
    sig_wdc_status_going_full,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ,
    out,
    sig_stop_request,
    sig_s_ready_dup_reg,
    \sig_strb_reg_out_reg[7] ,
    Q,
    \sig_strb_reg_out_reg[0] ,
    sig_wr_fifo,
    sig_push_to_wsc_reg_0,
    sig_inhibit_rdy_n_0,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ,
    sig_last_skid_reg,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ,
    sig_next_calc_error_reg_reg_0,
    E,
    D);
  output FIFO_Full_reg;
  output sig_next_calc_error_reg;
  output sig_next_cmd_cmplt_reg;
  output sig_halt_reg_dly2;
  output sig_halt_reg_dly3;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output sig_data2wsc_valid;
  output [16:0]in;
  output lsig_eop_reg;
  output lsig_end_of_cmd_reg;
  output FIFO_Full_reg_0;
  output \sig_addr_posted_cntr_reg[0]_0 ;
  output \sig_addr_posted_cntr_reg[0]_1 ;
  output sig_halt_reg_dly3_reg_0;
  output sig_halt_reg_dly3_reg_1;
  output [7:0]sig_halt_reg_reg;
  output [7:0]sig_first_dbeat_reg_0;
  output sig_sready_stop_reg_reg;
  output [3:0]\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_0 ;
  output sig_data2skid_wlast;
  output sig_last_skid_mux_out;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_halt_reg;
  input sig_init_done_reg;
  input \GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  input \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_1 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_11_out;
  input sig_dqual_reg_empty_reg_0;
  input sig_wdc_status_going_full;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ;
  input \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ;
  input out;
  input sig_stop_request;
  input sig_s_ready_dup_reg;
  input [7:0]\sig_strb_reg_out_reg[7] ;
  input [7:0]Q;
  input \sig_strb_reg_out_reg[0] ;
  input sig_wr_fifo;
  input sig_push_to_wsc_reg_0;
  input sig_inhibit_rdy_n_0;
  input [3:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ;
  input sig_last_skid_reg;
  input [0:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ;
  input [12:0]sig_next_calc_error_reg_reg_0;
  input [0:0]E;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[13]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[13]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_7 ;
  wire [3:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ;
  wire [0:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 ;
  wire [3:0]\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_0 ;
  wire \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_1 ;
  wire \GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [16:0]in;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire [0:0]lsig_start_vect;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [6:1]p_0_out;
  wire p_11_out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr_reg[0]_0 ;
  wire \sig_addr_posted_cntr_reg[0]_1 ;
  wire sig_clr_dqual_reg;
  wire [35:4]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2skid_wlast;
  wire sig_data2wsc_calc_err_i_1_n_0;
  wire sig_data2wsc_cmd_cmplt_i_1_n_0;
  wire sig_data2wsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[4]_i_2_n_0 ;
  wire \sig_dbeat_cntr[5]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire [7:0]sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_n_0;
  wire sig_halt_reg;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_dly3_reg_0;
  wire sig_halt_reg_dly3_reg_1;
  wire [7:0]sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat_i_3_n_0;
  wire sig_last_dbeat_i_5_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_reg_out_i_2_n_0;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_next_calc_error_reg;
  wire [12:0]sig_next_calc_error_reg_reg_0;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_sequential_reg;
  wire [7:0]sig_next_strt_strb_reg;
  wire sig_push_dqual_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1_n_0;
  wire sig_push_to_wsc_i_1_n_0;
  wire sig_push_to_wsc_reg_0;
  wire sig_s_ready_dup_reg;
  wire sig_single_dbeat_reg_n_0;
  wire sig_sready_stop_reg_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stop_request;
  wire \sig_strb_reg_out[7]_i_3_n_0 ;
  wire \sig_strb_reg_out_reg[0] ;
  wire [7:0]\sig_strb_reg_out_reg[7] ;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;
  wire [2:0]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_CO_UNCONNECTED ;

  zynq_blk_axi_dma_0_0_axi_datamover_fifo__parameterized6 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 }),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .Q(sig_dbeat_cntr),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out[35:33],sig_cmd_fifo_data_out[6:4]}),
        .p_11_out(p_11_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0]_0 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(sig_clr_dqual_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr[4]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr[5]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[6] (sig_last_reg_out_i_2_n_0),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_0(sig_next_calc_error_reg),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_n_0),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg_n_0),
        .sig_last_dbeat_reg_0(sig_last_dbeat_i_3_n_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_m_valid_dup_i_2(out),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg_0),
        .sig_next_cmd_cmplt_reg_reg(sig_last_mmap_dbeat),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_single_dbeat_reg(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .sig_single_dbeat_reg_0(sig_single_dbeat_reg_n_0),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .\sig_xfer_addr_reg_reg[2] (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26 ));
  zynq_blk_axi_dma_0_0_axi_datamover_strb_gen2 \GEN_INDET_BTT.I_STRT_STRB_GEN 
       (.D({p_0_out[6:4],p_0_out[2:1]}),
        .out(sig_cmd_fifo_data_out[6:4]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I3(in[13]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I3(in[12]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I3(in[11]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I3(in[10]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_1 
       (.I0(lsig_end_of_cmd_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_5 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I3(in[15]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_6 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I3(in[14]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h80FF7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_6 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I3(in[5]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [3]),
        .O(\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_0 [3]));
  LUT5 #(
    .INIT(32'h80FF7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_7 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I3(in[4]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [2]),
        .O(\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_0 [2]));
  LUT5 #(
    .INIT(32'h80FF7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_8 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I3(in[3]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [1]),
        .O(\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_0 [1]));
  LUT5 #(
    .INIT(32'h80FF7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_9 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I3(in[2]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [0]),
        .O(\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_0 [0]));
  LUT4 #(
    .INIT(16'h2AFF)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I3(in[9]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I3(in[8]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I3(in[7]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1 ),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I3(in[6]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[0]),
        .Q(in[2]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ),
        .Q(in[12]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ),
        .Q(in[13]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ,\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_7 ),
        .Q(in[14]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_6 ),
        .Q(in[15]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ),
        .CO(\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_O_UNCONNECTED [3:2],\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_7 }),
        .S({1'b0,1'b0,\GEN_INDET_BTT.lsig_byte_cntr[13]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[13]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[1]),
        .Q(in[3]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[2]),
        .Q(in[4]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[3]),
        .Q(in[5]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 ),
        .Q(in[6]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ),
        .Q(in[7]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ),
        .Q(in[8]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ),
        .Q(in[9]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ,\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 ),
        .Q(in[10]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ),
        .Q(in[11]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_1 ),
        .Q(lsig_end_of_cmd_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_eop_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg_0 ),
        .Q(lsig_eop_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[5][0]_srl6_i_1 
       (.I0(lsig_eop_reg),
        .I1(sig_next_calc_error_reg),
        .O(in[16]));
  LUT3 #(
    .INIT(8'h01)) 
    \__3/i_ 
       (.I0(sig_cmd_fifo_data_out[5]),
        .I1(sig_cmd_fifo_data_out[4]),
        .I2(sig_cmd_fifo_data_out[6]),
        .O(lsig_start_vect));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hD9996664)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(out),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC98E6CC)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hF0E0F8F0)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT6 #(
    .INIT(64'hC0C0C0C0C000C0A0)) 
    sig_data2wsc_calc_err_i_1
       (.I0(in[0]),
        .I1(sig_next_calc_error_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_push_err2wsc),
        .I4(sig_wr_fifo),
        .I5(sig_last_mmap_dbeat),
        .O(sig_data2wsc_calc_err_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2wsc_calc_err_i_1_n_0),
        .Q(in[0]),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT6 #(
    .INIT(64'hC0C0C0C0C000C0A0)) 
    sig_data2wsc_cmd_cmplt_i_1
       (.I0(in[1]),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_push_err2wsc),
        .I4(sig_wr_fifo),
        .I5(sig_last_mmap_dbeat),
        .O(sig_data2wsc_cmd_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2wsc_cmd_cmplt_i_1_n_0),
        .Q(in[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[4]_i_2 
       (.I0(sig_dbeat_cntr[2]),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[1]),
        .I3(sig_dbeat_cntr[3]),
        .O(\sig_dbeat_cntr[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sig_dbeat_cntr[5]_i_2 
       (.I0(sig_dbeat_cntr[3]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[2]),
        .I4(sig_dbeat_cntr[4]),
        .O(\sig_dbeat_cntr[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h01FF)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_last_reg_out_i_2_n_0),
        .I2(sig_dbeat_cntr[7]),
        .I3(sig_dqual_reg_empty_reg_0),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .Q(sig_dbeat_cntr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .Q(sig_dbeat_cntr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .Q(sig_dbeat_cntr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ),
        .Q(sig_dbeat_cntr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ),
        .Q(sig_dbeat_cntr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .Q(sig_dbeat_cntr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .Q(sig_dbeat_cntr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .Q(sig_dbeat_cntr[7]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .Q(sig_first_dbeat_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_halt_cmplt_i_5
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .O(\sig_addr_posted_cntr_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg),
        .Q(sig_halt_reg_dly1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(SR));
  LUT5 #(
    .INIT(32'h10000000)) 
    sig_last_dbeat_i_3
       (.I0(sig_dbeat_cntr[2]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_last_dbeat_i_5_n_0),
        .I4(sig_dqual_reg_empty_reg_0),
        .O(sig_last_dbeat_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    sig_last_dbeat_i_5
       (.I0(sig_dbeat_cntr[3]),
        .I1(sig_dbeat_cntr[4]),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_dbeat_cntr[6]),
        .I4(sig_dbeat_cntr[7]),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_last_dbeat_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    sig_last_reg_out_i_1__2
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_last_reg_out_i_2_n_0),
        .I2(sig_dbeat_cntr[7]),
        .I3(sig_dqual_reg_full),
        .I4(\sig_strb_reg_out_reg[0] ),
        .I5(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_last_reg_out_i_2
       (.I0(sig_dbeat_cntr[4]),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[1]),
        .I4(sig_dbeat_cntr[3]),
        .I5(sig_dbeat_cntr[5]),
        .O(sig_last_reg_out_i_2_n_0));
  LUT4 #(
    .INIT(16'h0100)) 
    sig_last_skid_reg_i_1__0
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_last_reg_out_i_2_n_0),
        .I2(sig_dbeat_cntr[7]),
        .I3(sig_dqual_reg_full),
        .O(sig_data2skid_wlast));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    sig_m_valid_dup_i_3
       (.I0(sig_halt_reg_dly3),
        .I1(sig_halt_reg_dly2),
        .O(sig_halt_reg_dly3_reg_1));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT4 #(
    .INIT(16'h0100)) 
    sig_next_calc_error_reg_i_3
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_last_reg_out_i_2_n_0),
        .I2(sig_dbeat_cntr[7]),
        .I3(sig_dqual_reg_empty_reg_0),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[35]),
        .Q(sig_next_calc_error_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[34]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[33]),
        .Q(sig_next_sequential_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(lsig_start_vect),
        .Q(sig_next_strt_strb_reg[0]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[1]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[2]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26 ),
        .Q(sig_next_strt_strb_reg[3]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[4]),
        .Q(sig_next_strt_strb_reg[4]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[5]),
        .Q(sig_next_strt_strb_reg[5]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[6]),
        .Q(sig_next_strt_strb_reg[6]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b1),
        .Q(sig_next_strt_strb_reg[7]),
        .R(sig_clr_dqual_reg));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_push_err2wsc_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_push_err2wsc),
        .I2(sig_ld_new_cmd_reg),
        .I3(sig_next_calc_error_reg),
        .O(sig_push_err2wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AA8888)) 
    sig_push_to_wsc_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_push_err2wsc),
        .I2(sig_push_to_wsc_reg_0),
        .I3(sig_inhibit_rdy_n_0),
        .I4(sig_data2wsc_valid),
        .I5(sig_last_mmap_dbeat),
        .O(sig_push_to_wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_push_to_wsc_i_1_n_0),
        .Q(sig_data2wsc_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00B00000)) 
    sig_s_ready_dup_i_1__1
       (.I0(sig_halt_reg_dly3),
        .I1(sig_halt_reg_dly2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_stop_request),
        .I4(sig_s_ready_dup_reg),
        .O(sig_halt_reg_dly3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_single_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ),
        .Q(sig_single_dbeat_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAE)) 
    sig_sready_stop_reg_i_1
       (.I0(sig_stop_request),
        .I1(sig_halt_reg_dly2),
        .I2(sig_halt_reg_dly3),
        .O(sig_sready_stop_reg_reg));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFFFFF00)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(sig_halt_reg),
        .I1(\sig_strb_reg_out_reg[7] [0]),
        .I2(sig_next_strt_strb_reg[0]),
        .I3(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I4(Q[0]),
        .I5(\sig_strb_reg_out_reg[0] ),
        .O(sig_halt_reg_reg[0]));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFFFFF00)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(sig_halt_reg),
        .I1(\sig_strb_reg_out_reg[7] [1]),
        .I2(sig_next_strt_strb_reg[1]),
        .I3(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I4(Q[1]),
        .I5(\sig_strb_reg_out_reg[0] ),
        .O(sig_halt_reg_reg[1]));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFFFFF00)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(sig_halt_reg),
        .I1(\sig_strb_reg_out_reg[7] [2]),
        .I2(sig_next_strt_strb_reg[2]),
        .I3(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I4(Q[2]),
        .I5(\sig_strb_reg_out_reg[0] ),
        .O(sig_halt_reg_reg[2]));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFFFFF00)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(sig_halt_reg),
        .I1(\sig_strb_reg_out_reg[7] [3]),
        .I2(sig_next_strt_strb_reg[3]),
        .I3(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I4(Q[3]),
        .I5(\sig_strb_reg_out_reg[0] ),
        .O(sig_halt_reg_reg[3]));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFFFFF00)) 
    \sig_strb_reg_out[4]_i_1 
       (.I0(sig_halt_reg),
        .I1(\sig_strb_reg_out_reg[7] [4]),
        .I2(sig_next_strt_strb_reg[4]),
        .I3(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I4(Q[4]),
        .I5(\sig_strb_reg_out_reg[0] ),
        .O(sig_halt_reg_reg[4]));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFFFFF00)) 
    \sig_strb_reg_out[5]_i_1 
       (.I0(sig_halt_reg),
        .I1(\sig_strb_reg_out_reg[7] [5]),
        .I2(sig_next_strt_strb_reg[5]),
        .I3(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I4(Q[5]),
        .I5(\sig_strb_reg_out_reg[0] ),
        .O(sig_halt_reg_reg[5]));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFFFFF00)) 
    \sig_strb_reg_out[6]_i_1 
       (.I0(sig_halt_reg),
        .I1(\sig_strb_reg_out_reg[7] [6]),
        .I2(sig_next_strt_strb_reg[6]),
        .I3(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I4(Q[6]),
        .I5(\sig_strb_reg_out_reg[0] ),
        .O(sig_halt_reg_reg[6]));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFFFFF00)) 
    \sig_strb_reg_out[7]_i_2 
       (.I0(sig_halt_reg),
        .I1(\sig_strb_reg_out_reg[7] [7]),
        .I2(sig_next_strt_strb_reg[7]),
        .I3(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I4(Q[7]),
        .I5(\sig_strb_reg_out_reg[0] ),
        .O(sig_halt_reg_reg[7]));
  LUT4 #(
    .INIT(16'h0008)) 
    \sig_strb_reg_out[7]_i_3 
       (.I0(sig_halt_reg),
        .I1(\sig_strb_reg_out_reg[0] ),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_single_dbeat_reg_n_0),
        .O(\sig_strb_reg_out[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[0]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7] [0]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[0]),
        .O(sig_first_dbeat_reg_0[0]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[1]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7] [1]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[1]),
        .O(sig_first_dbeat_reg_0[1]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[2]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7] [2]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[2]),
        .O(sig_first_dbeat_reg_0[2]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[3]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7] [3]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[3]),
        .O(sig_first_dbeat_reg_0[3]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[4]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7] [4]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[4]),
        .O(sig_first_dbeat_reg_0[4]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[5]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7] [5]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[5]),
        .O(sig_first_dbeat_reg_0[5]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[6]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7] [6]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[6]),
        .O(sig_first_dbeat_reg_0[6]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[7]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7] [7]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[7]),
        .O(sig_first_dbeat_reg_0[7]));
endmodule

(* C_DLYTMR_RESOLUTION = "125" *) (* C_ENABLE_MULTI_CHANNEL = "0" *) (* C_FAMILY = "zynq" *) 
(* C_INCLUDE_MM2S = "0" *) (* C_INCLUDE_MM2S_DRE = "0" *) (* C_INCLUDE_MM2S_SF = "1" *) 
(* C_INCLUDE_S2MM = "1" *) (* C_INCLUDE_S2MM_DRE = "0" *) (* C_INCLUDE_S2MM_SF = "1" *) 
(* C_INCLUDE_SG = "0" *) (* C_INCREASE_THROUGHPUT = "0" *) (* C_INSTANCE = "axi_dma" *) 
(* C_MICRO_DMA = "0" *) (* C_MM2S_BURST_SIZE = "16" *) (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) 
(* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) (* C_M_AXI_MM2S_DATA_WIDTH = "32" *) 
(* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) (* C_M_AXI_S2MM_DATA_WIDTH = "64" *) (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
(* C_M_AXI_SG_DATA_WIDTH = "32" *) (* C_NUM_MM2S_CHANNELS = "1" *) (* C_NUM_S2MM_CHANNELS = "1" *) 
(* C_PRMRY_IS_ACLK_ASYNC = "0" *) (* C_S2MM_BURST_SIZE = "64" *) (* C_SG_INCLUDE_STSCNTRL_STRM = "0" *) 
(* C_SG_LENGTH_WIDTH = "14" *) (* C_SG_USE_STSAPP_LENGTH = "0" *) (* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) 
(* C_S_AXIS_S2MM_TDATA_WIDTH = "64" *) (* C_S_AXI_LITE_ADDR_WIDTH = "10" *) (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
(* ORIG_REF_NAME = "axi_dma" *) (* downgradeipidentifiedwarnings = "yes" *) 
module zynq_blk_axi_dma_0_0_axi_dma
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axi_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_awuser,
    m_axi_sg_awvalid,
    m_axi_sg_awready,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_wvalid,
    m_axi_sg_wready,
    m_axi_sg_bresp,
    m_axi_sg_bvalid,
    m_axi_sg_bready,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_aruser,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_aruser,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tid,
    m_axis_mm2s_tdest,
    mm2s_cntrl_reset_out_n,
    m_axis_mm2s_cntrl_tdata,
    m_axis_mm2s_cntrl_tkeep,
    m_axis_mm2s_cntrl_tvalid,
    m_axis_mm2s_cntrl_tready,
    m_axis_mm2s_cntrl_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awuser,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tid,
    s_axis_s2mm_tdest,
    s2mm_sts_reset_out_n,
    s_axis_s2mm_sts_tdata,
    s_axis_s2mm_sts_tkeep,
    s_axis_s2mm_sts_tvalid,
    s_axis_s2mm_sts_tready,
    s_axis_s2mm_sts_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_dma_tstvec,
    pwropt);
  input s_axi_lite_aclk;
  input m_axi_sg_aclk;
  input m_axi_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [9:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [9:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output [2:0]m_axi_sg_awprot;
  output [3:0]m_axi_sg_awcache;
  output [3:0]m_axi_sg_awuser;
  output m_axi_sg_awvalid;
  input m_axi_sg_awready;
  output [31:0]m_axi_sg_wdata;
  output [3:0]m_axi_sg_wstrb;
  output m_axi_sg_wlast;
  output m_axi_sg_wvalid;
  input m_axi_sg_wready;
  input [1:0]m_axi_sg_bresp;
  input m_axi_sg_bvalid;
  output m_axi_sg_bready;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output [3:0]m_axi_sg_aruser;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output [3:0]m_axi_mm2s_aruser;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output [3:0]m_axis_mm2s_tuser;
  output [4:0]m_axis_mm2s_tid;
  output [4:0]m_axis_mm2s_tdest;
  output mm2s_cntrl_reset_out_n;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output [3:0]m_axis_mm2s_cntrl_tkeep;
  output m_axis_mm2s_cntrl_tvalid;
  input m_axis_mm2s_cntrl_tready;
  output m_axis_mm2s_cntrl_tlast;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output [3:0]m_axi_s2mm_awuser;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [63:0]s_axis_s2mm_tdata;
  input [7:0]s_axis_s2mm_tkeep;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  input [3:0]s_axis_s2mm_tuser;
  input [4:0]s_axis_s2mm_tid;
  input [4:0]s_axis_s2mm_tdest;
  output s2mm_sts_reset_out_n;
  input [31:0]s_axis_s2mm_sts_tdata;
  input [3:0]s_axis_s2mm_sts_tkeep;
  input s_axis_s2mm_sts_tvalid;
  output s_axis_s2mm_sts_tready;
  input s_axis_s2mm_sts_tlast;
  output mm2s_introut;
  output s2mm_introut;
  output [31:0]axi_dma_tstvec;
  output pwropt;

  wire \<const1> ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/smpl_dma_overflow ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/halted1 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_10 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_25 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_26 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_27 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_9 ;
  wire I_AXI_DMA_REG_MODULE_n_10;
  wire I_AXI_DMA_REG_MODULE_n_11;
  wire I_AXI_DMA_REG_MODULE_n_61;
  wire I_AXI_DMA_REG_MODULE_n_9;
  wire I_PRMRY_DATAMOVER_n_10;
  wire I_PRMRY_DATAMOVER_n_14;
  wire I_PRMRY_DATAMOVER_n_15;
  wire I_PRMRY_DATAMOVER_n_16;
  wire I_PRMRY_DATAMOVER_n_17;
  wire I_PRMRY_DATAMOVER_n_18;
  wire I_PRMRY_DATAMOVER_n_19;
  wire I_PRMRY_DATAMOVER_n_20;
  wire I_PRMRY_DATAMOVER_n_21;
  wire I_PRMRY_DATAMOVER_n_22;
  wire I_PRMRY_DATAMOVER_n_23;
  wire I_PRMRY_DATAMOVER_n_24;
  wire I_PRMRY_DATAMOVER_n_25;
  wire I_PRMRY_DATAMOVER_n_26;
  wire I_PRMRY_DATAMOVER_n_27;
  wire I_PRMRY_DATAMOVER_n_28;
  wire I_RST_MODULE_n_10;
  wire I_RST_MODULE_n_9;
  wire [5:2]\^axi_dma_tstvec ;
  wire axi_lite_reset_n;
  wire axi_resetn;
  wire dma_s2mm_error;
  wire idle;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_aresetn;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [1:0]m_axi_s2mm_awburst;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [2:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axi_sg_aresetn;
  wire m_axis_s2mm_sts_tvalid_int;
  wire p_11_out;
  wire p_12_out;
  wire [13:0]p_2_in;
  wire p_2_out;
  wire [66:0]p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire p_7_out;
  wire pwropt;
  wire [31:0]s2mm_da;
  wire [0:0]s2mm_dmacr;
  wire s2mm_dmasr;
  wire s2mm_halt_cmplt;
  wire s2mm_introut;
  wire [13:0]s2mm_length;
  wire s2mm_length_wren;
  wire s2mm_prmry_reset_out_n;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wvalid;
  wire s_axis_s2mm_cmd_tready;
  wire [63:0]s_axis_s2mm_tdata;
  wire [7:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire soft_reset;
  wire soft_reset_clr;
  wire \NLW_I_RST_MODULE_GNE_SYNC_RESET.prmry_resetn_reg_UNCONNECTED ;
  wire NLW_I_RST_MODULE_s2mm_sts_reset_out_n_UNCONNECTED;

  assign m_axi_s2mm_awcache[1] = \<const1> ;
  assign m_axi_s2mm_awcache[0] = \<const1> ;
  assign s_axi_lite_wready = s_axi_lite_awready;
  zynq_blk_axi_dma_0_0_axi_dma_s2mm_mngr \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR 
       (.D(p_2_in),
        .\GEN_CMD_BTT_LESS_23.cmnd_data_reg[13] (s2mm_length),
        .\GEN_CMD_BTT_LESS_23.cmnd_data_reg[26] (I_AXI_DMA_REG_MODULE_n_61),
        .\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66] ({p_3_out[66:35],p_3_out[33],p_3_out[26],p_3_out[13:0]}),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_10 ),
        .\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_25 ),
        .\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 (I_PRMRY_DATAMOVER_n_28),
        .\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] ({I_PRMRY_DATAMOVER_n_14,I_PRMRY_DATAMOVER_n_15,I_PRMRY_DATAMOVER_n_16,I_PRMRY_DATAMOVER_n_17,I_PRMRY_DATAMOVER_n_18,I_PRMRY_DATAMOVER_n_19,I_PRMRY_DATAMOVER_n_20,I_PRMRY_DATAMOVER_n_21,I_PRMRY_DATAMOVER_n_22,I_PRMRY_DATAMOVER_n_23,I_PRMRY_DATAMOVER_n_24,I_PRMRY_DATAMOVER_n_25,I_PRMRY_DATAMOVER_n_26,I_PRMRY_DATAMOVER_n_27}),
        .\INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_26 ),
        .\INDETERMINATE_BTT_MODE.s2mm_done_reg (I_PRMRY_DATAMOVER_n_10),
        .\INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_27 ),
        .Q(s2mm_da),
        .axi_dma_tstvec(\^axi_dma_tstvec [5]),
        .dma_decerr_reg(I_AXI_DMA_REG_MODULE_n_11),
        .dma_interr_reg(I_AXI_DMA_REG_MODULE_n_9),
        .dma_s2mm_error(dma_s2mm_error),
        .dma_slverr_reg(I_AXI_DMA_REG_MODULE_n_10),
        .halted1(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/halted1 ),
        .idle(idle),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .out(m_axi_sg_aresetn),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .p_2_out(p_2_out),
        .p_4_out(p_4_out),
        .p_5_out(p_5_out),
        .p_7_out(p_7_out),
        .s2mm_decerr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_halted_set0(\GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0 ),
        .s2mm_halted_set_reg(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_9 ),
        .s2mm_interr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ),
        .s2mm_length_wren(s2mm_length_wren),
        .s2mm_slverr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_wdata(s_axi_lite_wdata[13:0]),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .smpl_dma_overflow(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/smpl_dma_overflow ),
        .soft_reset(soft_reset));
  zynq_blk_axi_dma_0_0_axi_dma_reg_module I_AXI_DMA_REG_MODULE
       (.D(p_2_in),
        .\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] (s2mm_da),
        .\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg (s_axi_lite_rvalid),
        .\GEN_SYNC_WRITE.awvalid_d1_reg (axi_lite_reset_n),
        .\GEN_SYNC_WRITE.bvalid_i_reg (s_axi_lite_bvalid),
        .Q(s2mm_length),
        .SR(I_RST_MODULE_n_9),
        .axi_dma_tstvec(\^axi_dma_tstvec [5]),
        .dma_decerr_reg(I_AXI_DMA_REG_MODULE_n_11),
        .dma_decerr_reg_0(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_26 ),
        .dma_interr_reg(I_AXI_DMA_REG_MODULE_n_9),
        .dma_interr_reg_0(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_25 ),
        .dma_s2mm_error(dma_s2mm_error),
        .dma_slverr_reg(I_AXI_DMA_REG_MODULE_n_10),
        .dma_slverr_reg_0(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_27 ),
        .\dmacr_i_reg[0] (s2mm_dmacr),
        .\dmacr_i_reg[3] (I_AXI_DMA_REG_MODULE_n_61),
        .\dmacr_i_reg[4] (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/halted1 ),
        .halted_reg(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_10 ),
        .idle(idle),
        .idle_reg(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_9 ),
        .out(m_axi_sg_aresetn),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .p_5_out(p_5_out),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_halted_set0(\GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0 ),
        .s2mm_introut(s2mm_introut),
        .s2mm_length_wren(s2mm_length_wren),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[6:2]),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .soft_reset_re0(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0 ));
  zynq_blk_axi_dma_0_0_axi_datamover I_PRMRY_DATAMOVER
       (.D({p_3_out[66:35],p_3_out[33],p_3_out[26],p_3_out[13:0]}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] (I_PRMRY_DATAMOVER_n_28),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst[0]),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen[6:0]),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize[1:0]),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .out(m_axi_s2mm_aresetn),
        .p_2_out(p_2_out),
        .p_4_out(p_4_out),
        .p_7_out(p_7_out),
        .pwropt(pwropt),
        .s2mm_decerr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_interr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ),
        .s2mm_slverr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_rst2all_stop_request(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_10),
        .smpl_dma_overflow(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/smpl_dma_overflow ),
        .sts_received_i_reg(I_PRMRY_DATAMOVER_n_10),
        .sts_received_i_reg_0({I_PRMRY_DATAMOVER_n_14,I_PRMRY_DATAMOVER_n_15,I_PRMRY_DATAMOVER_n_16,I_PRMRY_DATAMOVER_n_17,I_PRMRY_DATAMOVER_n_18,I_PRMRY_DATAMOVER_n_19,I_PRMRY_DATAMOVER_n_20,I_PRMRY_DATAMOVER_n_21,I_PRMRY_DATAMOVER_n_22,I_PRMRY_DATAMOVER_n_23,I_PRMRY_DATAMOVER_n_24,I_PRMRY_DATAMOVER_n_25,I_PRMRY_DATAMOVER_n_26,I_PRMRY_DATAMOVER_n_27}));
  zynq_blk_axi_dma_0_0_axi_dma_rst_module I_RST_MODULE
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (axi_lite_reset_n),
        .\GNE_SYNC_RESET.halt_i_reg (I_RST_MODULE_n_10),
        .\GNE_SYNC_RESET.prmry_resetn_reg (\NLW_I_RST_MODULE_GNE_SYNC_RESET.prmry_resetn_reg_UNCONNECTED ),
        .\GNE_SYNC_RESET.s_soft_reset_i_reg (m_axi_s2mm_aresetn),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/halted1 ),
        .SR(I_RST_MODULE_n_9),
        .axi_resetn(axi_resetn),
        .out(m_axi_sg_aresetn),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_sts_reset_out_n(NLW_I_RST_MODULE_s2mm_sts_reset_out_n_UNCONNECTED),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_rst2all_stop_request(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .soft_reset_re0(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0 ));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "axi_dma_lite_if" *) 
module zynq_blk_axi_dma_0_0_axi_dma_lite_if
   (s_axi_lite_awready,
    s_axi_lite_arready,
    \GEN_SYNC_WRITE.bvalid_i_reg_0 ,
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0 ,
    E,
    p_0_in1_in,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0 ,
    p_4_out,
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_0 ,
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_1 ,
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_2 ,
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_3 ,
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_4 ,
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_5 ,
    SS,
    s_axi_lite_rdata,
    s_axi_lite_aclk,
    SR,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    p_5_out,
    s_axi_lite_wdata,
    D,
    Q,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[15]_0 ,
    idle,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[3]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1 ,
    out,
    s_axi_lite_awaddr,
    \GEN_SYNC_WRITE.awvalid_d1_reg_0 ,
    s_axi_lite_bready,
    s_axi_lite_rready,
    s_axi_lite_araddr);
  output s_axi_lite_awready;
  output s_axi_lite_arready;
  output \GEN_SYNC_WRITE.bvalid_i_reg_0 ;
  output \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ;
  output [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0 ;
  output [0:0]E;
  output p_0_in1_in;
  output [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0 ;
  output p_4_out;
  output \GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_0 ;
  output \GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_1 ;
  output \GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_2 ;
  output \GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_3 ;
  output \GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_4 ;
  output \GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_5 ;
  output [0:0]SS;
  output [31:0]s_axi_lite_rdata;
  input s_axi_lite_aclk;
  input [0:0]SR;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input p_5_out;
  input [21:0]s_axi_lite_wdata;
  input [23:0]D;
  input [5:0]Q;
  input [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[15]_0 ;
  input idle;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0 ;
  input [0:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[3]_0 ;
  input [1:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1 ;
  input out;
  input [4:0]s_axi_lite_awaddr;
  input \GEN_SYNC_WRITE.awvalid_d1_reg_0 ;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input [9:0]s_axi_lite_araddr;

  wire [23:0]D;
  wire [0:0]E;
  wire \GEN_REG_FOR_SMPL.buffer_length_wren_i_2_n_0 ;
  wire \GEN_REG_FOR_SMPL.buffer_length_wren_i_3_n_0 ;
  wire \GEN_REG_FOR_SMPL.buffer_length_wren_i_4_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_1 ;
  wire \GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_2 ;
  wire \GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_3 ;
  wire \GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_4 ;
  wire \GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_5 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0 ;
  wire [1:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1 ;
  wire [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[15]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0 ;
  wire [0:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[3]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ;
  wire \GEN_SYNC_WRITE.awvalid_d1_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.awvalid_d1_reg_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[13]_i_2_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[18]_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0 ;
  wire [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0 ;
  wire [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0 ;
  wire \GEN_SYNC_WRITE.bvalid_i_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.bvalid_i_reg_0 ;
  wire \GEN_SYNC_WRITE.rdy_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.wr_data_cap_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.wr_in_progress_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.wvalid_d1_i_1_n_0 ;
  wire [5:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [9:0]araddr;
  wire arvalid;
  wire arvalid_d1;
  wire arvalid_d1_i_1_n_0;
  wire arvalid_re;
  wire awvalid;
  wire awvalid_d1;
  wire [9:0]axi2ip_rdaddr;
  wire [9:0]axi2ip_rdaddr_i;
  wire \dmacr_i[23]_i_2_n_0 ;
  wire idle;
  wire [15:1]ip2axi_rddata1_out;
  wire out;
  wire p_0_in1_in;
  wire [22:22]p_2_out;
  wire p_4_out;
  wire p_5_out;
  wire rdy;
  wire rvalid;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [4:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [21:0]s_axi_lite_wdata;
  wire s_axi_lite_wvalid;
  wire wr_addr_cap;
  wire wr_data_cap;
  wire wr_in_progress;
  wire wvalid;
  wire wvalid_d1;

  LUT2 #(
    .INIT(4'hE)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[13]_i_1 
       (.I0(p_2_out),
        .I1(p_5_out),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEEEEE)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_wren_i_2_n_0 ),
        .I1(\GEN_REG_FOR_SMPL.buffer_length_wren_i_3_n_0 ),
        .I2(s_axi_lite_wdata[12]),
        .I3(s_axi_lite_wdata[3]),
        .I4(p_2_out),
        .I5(\GEN_REG_FOR_SMPL.buffer_length_wren_i_4_n_0 ),
        .O(p_4_out));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_2 
       (.I0(s_axi_lite_wdata[9]),
        .I1(s_axi_lite_wdata[1]),
        .I2(p_2_out),
        .I3(s_axi_lite_wdata[13]),
        .I4(s_axi_lite_wdata[0]),
        .O(\GEN_REG_FOR_SMPL.buffer_length_wren_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_3 
       (.I0(s_axi_lite_wdata[5]),
        .I1(s_axi_lite_wdata[4]),
        .I2(p_2_out),
        .I3(s_axi_lite_wdata[10]),
        .I4(s_axi_lite_wdata[6]),
        .O(\GEN_REG_FOR_SMPL.buffer_length_wren_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_4 
       (.I0(s_axi_lite_wdata[8]),
        .I1(s_axi_lite_wdata[2]),
        .I2(p_2_out),
        .I3(s_axi_lite_wdata[11]),
        .I4(s_axi_lite_wdata[7]),
        .O(\GEN_REG_FOR_SMPL.buffer_length_wren_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[0]),
        .Q(axi2ip_rdaddr_i[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[1]),
        .Q(axi2ip_rdaddr_i[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[2]),
        .Q(axi2ip_rdaddr_i[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[3]),
        .Q(axi2ip_rdaddr_i[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[4]),
        .Q(axi2ip_rdaddr_i[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[5]),
        .Q(axi2ip_rdaddr_i[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[6]),
        .Q(axi2ip_rdaddr_i[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[7]),
        .Q(axi2ip_rdaddr_i[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[8]),
        .Q(axi2ip_rdaddr_i[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[9]),
        .Q(axi2ip_rdaddr_i[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[0]),
        .Q(axi2ip_rdaddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[1]),
        .Q(axi2ip_rdaddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[2]),
        .Q(axi2ip_rdaddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[3]),
        .Q(axi2ip_rdaddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[4]),
        .Q(axi2ip_rdaddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[5]),
        .Q(axi2ip_rdaddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[6]),
        .Q(axi2ip_rdaddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[7]),
        .Q(axi2ip_rdaddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[8]),
        .Q(axi2ip_rdaddr[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[9]),
        .Q(axi2ip_rdaddr[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.rvalid_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arready),
        .Q(rvalid),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000002)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .I2(axi2ip_rdaddr[9]),
        .I3(axi2ip_rdaddr[8]),
        .I4(axi2ip_rdaddr[7]),
        .O(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_0 ),
        .I1(Q[5]),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_1 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[15]_0 [5]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 [0]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_4 ),
        .O(ip2axi_rddata1_out[13]));
  LUT5 #(
    .INIT(32'h00000100)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2 
       (.I0(axi2ip_rdaddr[9]),
        .I1(axi2ip_rdaddr[8]),
        .I2(axi2ip_rdaddr[7]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3_n_0 ),
        .O(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_4 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 [1]),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_1 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[15]_0 [6]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0 ),
        .O(ip2axi_rddata1_out[14]));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .I3(axi2ip_rdaddr[9]),
        .I4(axi2ip_rdaddr[8]),
        .I5(axi2ip_rdaddr[7]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_1 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[15]_0 [7]),
        .O(ip2axi_rddata1_out[15]));
  LUT5 #(
    .INIT(32'h01000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2 
       (.I0(axi2ip_rdaddr[9]),
        .I1(axi2ip_rdaddr[8]),
        .I2(axi2ip_rdaddr[7]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3_n_0 ),
        .O(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_1 ));
  LUT6 #(
    .INIT(64'hFFEFFCFFFFFFFFFF)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3 
       (.I0(axi2ip_rdaddr[2]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8_n_0 ),
        .I2(axi2ip_rdaddr[6]),
        .I3(axi2ip_rdaddr[5]),
        .I4(axi2ip_rdaddr[3]),
        .I5(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_0 ),
        .I1(Q[0]),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_1 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[15]_0 [0]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2_n_0 ),
        .O(ip2axi_rddata1_out[1]));
  LUT6 #(
    .INIT(64'h0002000300000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2 
       (.I0(idle),
        .I1(axi2ip_rdaddr[7]),
        .I2(axi2ip_rdaddr[8]),
        .I3(axi2ip_rdaddr[9]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_0 ),
        .I1(Q[1]),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_1 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[15]_0 [1]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0 ),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_4 ),
        .O(ip2axi_rddata1_out[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 
       (.I0(s_axi_lite_rready),
        .I1(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I2(\GEN_SYNC_WRITE.awvalid_d1_reg_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 
       (.I0(axi2ip_rdaddr[9]),
        .I1(axi2ip_rdaddr[8]),
        .I2(axi2ip_rdaddr[7]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .O(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .I1(axi2ip_rdaddr[9]),
        .I2(axi2ip_rdaddr[8]),
        .I3(axi2ip_rdaddr[7]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7_n_0 ),
        .O(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_4 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 
       (.I0(axi2ip_rdaddr[2]),
        .I1(axi2ip_rdaddr[1]),
        .I2(axi2ip_rdaddr[0]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[5]),
        .I5(axi2ip_rdaddr[3]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBDF)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 
       (.I0(axi2ip_rdaddr[4]),
        .I1(axi2ip_rdaddr[3]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8_n_0 ),
        .I5(axi2ip_rdaddr[2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7 
       (.I0(axi2ip_rdaddr[4]),
        .I1(axi2ip_rdaddr[1]),
        .I2(axi2ip_rdaddr[0]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[3]),
        .I5(axi2ip_rdaddr[5]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8 
       (.I0(axi2ip_rdaddr[1]),
        .I1(axi2ip_rdaddr[0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_0 ),
        .I1(Q[2]),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_1 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[15]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[3]_0 ),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_4 ),
        .O(ip2axi_rddata1_out[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_2 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0 ),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_0 ),
        .I3(Q[3]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[15]_0 [3]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_1 ),
        .O(ip2axi_rddata1_out[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_2 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0 ),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_0 ),
        .I3(Q[4]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[15]_0 [4]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_1 ),
        .O(ip2axi_rddata1_out[6]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .I1(axi2ip_rdaddr[9]),
        .I2(axi2ip_rdaddr[8]),
        .I3(axi2ip_rdaddr[7]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0 ),
        .O(\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_2 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3 
       (.I0(axi2ip_rdaddr[4]),
        .I1(axi2ip_rdaddr[3]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[5]),
        .Q(s_axi_lite_rdata[10]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[6]),
        .Q(s_axi_lite_rdata[11]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[7]),
        .Q(s_axi_lite_rdata[12]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[13]),
        .Q(s_axi_lite_rdata[13]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[14]),
        .Q(s_axi_lite_rdata[14]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[15]),
        .Q(s_axi_lite_rdata[15]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[8]),
        .Q(s_axi_lite_rdata[16]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[9]),
        .Q(s_axi_lite_rdata[17]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[10]),
        .Q(s_axi_lite_rdata[18]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[11]),
        .Q(s_axi_lite_rdata[19]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[12]),
        .Q(s_axi_lite_rdata[20]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[13]),
        .Q(s_axi_lite_rdata[21]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[14]),
        .Q(s_axi_lite_rdata[22]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[15]),
        .Q(s_axi_lite_rdata[23]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[16]),
        .Q(s_axi_lite_rdata[24]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[17]),
        .Q(s_axi_lite_rdata[25]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[18]),
        .Q(s_axi_lite_rdata[26]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[19]),
        .Q(s_axi_lite_rdata[27]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[20]),
        .Q(s_axi_lite_rdata[28]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[21]),
        .Q(s_axi_lite_rdata[29]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[22]),
        .Q(s_axi_lite_rdata[30]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[23]),
        .Q(s_axi_lite_rdata[31]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[1]),
        .Q(s_axi_lite_rdata[4]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[6]),
        .Q(s_axi_lite_rdata[6]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[2]),
        .Q(s_axi_lite_rdata[7]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[3]),
        .Q(s_axi_lite_rdata[8]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[4]),
        .Q(s_axi_lite_rdata[9]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0C88)) 
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 
       (.I0(rvalid),
        .I1(\GEN_SYNC_WRITE.awvalid_d1_reg_0 ),
        .I2(s_axi_lite_rready),
        .I3(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_SYNC_WRITE.awvalid_d1_i_1 
       (.I0(awvalid),
        .I1(\GEN_SYNC_WRITE.awvalid_d1_reg_0 ),
        .I2(\GEN_SYNC_WRITE.bvalid_i_reg_0 ),
        .O(\GEN_SYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.awvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.awvalid_d1_i_1_n_0 ),
        .Q(awvalid_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1 
       (.I0(\GEN_SYNC_WRITE.axi2ip_wrce[13]_i_2_n_0 ),
        .I1(s_axi_lite_awaddr[0]),
        .I2(s_axi_lite_awaddr[2]),
        .I3(s_axi_lite_awaddr[1]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1 
       (.I0(\GEN_SYNC_WRITE.axi2ip_wrce[13]_i_2_n_0 ),
        .I1(s_axi_lite_awaddr[0]),
        .I2(s_axi_lite_awaddr[2]),
        .I3(s_axi_lite_awaddr[1]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[13]_i_2 
       (.I0(rdy),
        .I1(\GEN_SYNC_WRITE.awvalid_d1_reg_0 ),
        .I2(s_axi_lite_awaddr[4]),
        .I3(s_axi_lite_awaddr[3]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[18]_i_1 
       (.I0(\GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0 ),
        .I1(s_axi_lite_awaddr[0]),
        .I2(s_axi_lite_awaddr[1]),
        .I3(s_axi_lite_awaddr[2]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1 
       (.I0(\GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0 ),
        .I1(s_axi_lite_awaddr[0]),
        .I2(s_axi_lite_awaddr[1]),
        .I3(s_axi_lite_awaddr[2]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2 
       (.I0(rdy),
        .I1(\GEN_SYNC_WRITE.awvalid_d1_reg_0 ),
        .I2(s_axi_lite_awaddr[3]),
        .I3(s_axi_lite_awaddr[4]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1_n_0 ),
        .Q(\GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1_n_0 ),
        .Q(p_0_in1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce[18]_i_1_n_0 ),
        .Q(E),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1_n_0 ),
        .Q(p_2_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0C88)) 
    \GEN_SYNC_WRITE.bvalid_i_i_1 
       (.I0(s_axi_lite_awready),
        .I1(\GEN_SYNC_WRITE.awvalid_d1_reg_0 ),
        .I2(s_axi_lite_bready),
        .I3(\GEN_SYNC_WRITE.bvalid_i_reg_0 ),
        .O(\GEN_SYNC_WRITE.bvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.bvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.bvalid_i_i_1_n_0 ),
        .Q(\GEN_SYNC_WRITE.bvalid_i_reg_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \GEN_SYNC_WRITE.rdy_i_1 
       (.I0(wr_data_cap),
        .I1(wr_addr_cap),
        .I2(\GEN_SYNC_WRITE.awvalid_d1_reg_0 ),
        .I3(rdy),
        .O(\GEN_SYNC_WRITE.rdy_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.rdy_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.rdy_i_1_n_0 ),
        .Q(rdy),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AAAE0000)) 
    \GEN_SYNC_WRITE.wr_addr_cap_i_1 
       (.I0(wr_addr_cap),
        .I1(awvalid),
        .I2(awvalid_d1),
        .I3(wr_in_progress),
        .I4(\GEN_SYNC_WRITE.awvalid_d1_reg_0 ),
        .I5(rdy),
        .O(\GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wr_addr_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0 ),
        .Q(wr_addr_cap),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    \GEN_SYNC_WRITE.wr_data_cap_i_1 
       (.I0(wr_data_cap),
        .I1(wvalid),
        .I2(wvalid_d1),
        .I3(\GEN_SYNC_WRITE.awvalid_d1_reg_0 ),
        .I4(rdy),
        .O(\GEN_SYNC_WRITE.wr_data_cap_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wr_data_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.wr_data_cap_i_1_n_0 ),
        .Q(wr_data_cap),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h0000AE00)) 
    \GEN_SYNC_WRITE.wr_in_progress_i_1 
       (.I0(wr_in_progress),
        .I1(awvalid),
        .I2(awvalid_d1),
        .I3(\GEN_SYNC_WRITE.awvalid_d1_reg_0 ),
        .I4(\GEN_SYNC_WRITE.bvalid_i_reg_0 ),
        .O(\GEN_SYNC_WRITE.wr_in_progress_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wr_in_progress_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.wr_in_progress_i_1_n_0 ),
        .Q(wr_in_progress),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wready_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(rdy),
        .Q(s_axi_lite_awready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_SYNC_WRITE.wvalid_d1_i_1 
       (.I0(wvalid),
        .I1(\GEN_SYNC_WRITE.awvalid_d1_reg_0 ),
        .I2(\GEN_SYNC_WRITE.bvalid_i_reg_0 ),
        .O(\GEN_SYNC_WRITE.wvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.wvalid_d1_i_1_n_0 ),
        .Q(wvalid_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(araddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(araddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(araddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(araddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[4]),
        .Q(araddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[5]),
        .Q(araddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[6]),
        .Q(araddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[7]),
        .Q(araddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[8]),
        .Q(araddr[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[9]),
        .Q(araddr[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h04)) 
    arready_i_i_2
       (.I0(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I1(arvalid),
        .I2(arvalid_d1),
        .O(arvalid_re));
  FDRE #(
    .INIT(1'b0)) 
    arready_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_re),
        .Q(s_axi_lite_arready),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h40)) 
    arvalid_d1_i_1
       (.I0(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I1(arvalid),
        .I2(\GEN_SYNC_WRITE.awvalid_d1_reg_0 ),
        .O(arvalid_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_d1_i_1_n_0),
        .Q(arvalid_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(SR));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \dmacr_i[23]_i_1 
       (.I0(s_axi_lite_wdata[16]),
        .I1(s_axi_lite_wdata[15]),
        .I2(s_axi_lite_wdata[14]),
        .I3(\dmacr_i[23]_i_2_n_0 ),
        .I4(out),
        .O(SS));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \dmacr_i[23]_i_2 
       (.I0(s_axi_lite_wdata[17]),
        .I1(s_axi_lite_wdata[18]),
        .I2(s_axi_lite_wdata[19]),
        .I3(s_axi_lite_wdata[20]),
        .I4(s_axi_lite_wdata[21]),
        .I5(\GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0 ),
        .O(\dmacr_i[23]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_dma_reg_module" *) 
module zynq_blk_axi_dma_0_0_axi_dma_reg_module
   (s_axi_lite_awready,
    s_axi_lite_arready,
    s2mm_length_wren,
    \dmacr_i_reg[0] ,
    soft_reset,
    \GEN_SYNC_WRITE.bvalid_i_reg ,
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ,
    s2mm_dmasr,
    idle,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    s2mm_introut,
    soft_reset_re0,
    s2mm_halted_set0,
    Q,
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31] ,
    \dmacr_i_reg[3] ,
    s_axi_lite_rdata,
    s_axi_lite_aclk,
    SR,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    \dmacr_i_reg[4] ,
    halted_reg,
    idle_reg,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    out,
    s_axi_lite_wdata,
    p_12_out,
    soft_reset_d1,
    s2mm_halt_cmplt,
    dma_s2mm_error,
    p_11_out,
    p_5_out,
    s_axi_lite_awaddr,
    \GEN_SYNC_WRITE.awvalid_d1_reg ,
    s_axi_lite_bready,
    s_axi_lite_rready,
    soft_reset_clr,
    s_axi_lite_araddr,
    axi_dma_tstvec,
    D);
  output s_axi_lite_awready;
  output s_axi_lite_arready;
  output s2mm_length_wren;
  output [0:0]\dmacr_i_reg[0] ;
  output soft_reset;
  output \GEN_SYNC_WRITE.bvalid_i_reg ;
  output \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ;
  output s2mm_dmasr;
  output idle;
  output dma_interr_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output s2mm_introut;
  output soft_reset_re0;
  output s2mm_halted_set0;
  output [13:0]Q;
  output [31:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] ;
  output \dmacr_i_reg[3] ;
  output [31:0]s_axi_lite_rdata;
  input s_axi_lite_aclk;
  input [0:0]SR;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input [0:0]\dmacr_i_reg[4] ;
  input halted_reg;
  input idle_reg;
  input dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input out;
  input [31:0]s_axi_lite_wdata;
  input p_12_out;
  input soft_reset_d1;
  input s2mm_halt_cmplt;
  input dma_s2mm_error;
  input p_11_out;
  input p_5_out;
  input [4:0]s_axi_lite_awaddr;
  input \GEN_SYNC_WRITE.awvalid_d1_reg ;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input soft_reset_clr;
  input [9:0]s_axi_lite_araddr;
  input [0:0]axi_dma_tstvec;
  input [13:0]D;

  wire [13:0]D;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_10 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_11 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_12 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_13 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_14 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_7 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_9 ;
  wire [31:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_11 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_12 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_13 ;
  wire \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ;
  wire \GEN_SYNC_WRITE.awvalid_d1_reg ;
  wire \GEN_SYNC_WRITE.bvalid_i_reg ;
  wire [13:0]Q;
  wire [0:0]SR;
  wire [0:0]axi_dma_tstvec;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_s2mm_error;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire [23:23]dmacr_i;
  wire [0:0]\dmacr_i_reg[0] ;
  wire \dmacr_i_reg[3] ;
  wire [0:0]\dmacr_i_reg[4] ;
  wire halted_reg;
  wire idle;
  wire idle_reg;
  wire [31:0]ip2axi_rddata1_out;
  wire out;
  wire p_0_in1_in;
  wire p_11_out;
  wire p_12_out;
  wire p_1_in;
  wire [12:12]p_2_out;
  wire p_4_out;
  wire p_5_out;
  wire [3:3]s2mm_dmacr;
  wire s2mm_dmasr;
  wire s2mm_halt_cmplt;
  wire s2mm_halted_set0;
  wire s2mm_introut;
  wire s2mm_length_wren;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [4:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wvalid;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re0;

  zynq_blk_axi_dma_0_0_axi_dma_lite_if \GEN_AXI_LITE_IF.AXI_LITE_IF_I 
       (.D({ip2axi_rddata1_out[31:16],ip2axi_rddata1_out[12:7],ip2axi_rddata1_out[4],ip2axi_rddata1_out[0]}),
        .E(p_1_in),
        .\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_9 ),
        .\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_1 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_10 ),
        .\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_2 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_11 ),
        .\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_3 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_12 ),
        .\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_4 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_13 ),
        .\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]_5 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_14 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 ({\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_12 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_13 }),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1 (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_11 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[15]_0 ({\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] [15:13],\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] [6:5],\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] [3:1]}),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0 (soft_reset),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[3]_0 (s2mm_dmacr),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0 (dma_slverr_reg),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0 (dma_decerr_reg),
        .\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 (\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ),
        .\GEN_SYNC_WRITE.awvalid_d1_reg_0 (\GEN_SYNC_WRITE.awvalid_d1_reg ),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0 (p_2_out),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_7 ),
        .\GEN_SYNC_WRITE.bvalid_i_reg_0 (\GEN_SYNC_WRITE.bvalid_i_reg ),
        .Q({Q[13],Q[6:5],Q[3:1]}),
        .SR(SR),
        .SS(dmacr_i),
        .idle(idle),
        .out(out),
        .p_0_in1_in(p_0_in1_in),
        .p_4_out(p_4_out),
        .p_5_out(p_5_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata({s_axi_lite_wdata[23:16],s_axi_lite_wdata[13:0]}),
        .s_axi_lite_wvalid(s_axi_lite_wvalid));
  zynq_blk_axi_dma_0_0_axi_dma_register_s2mm \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER 
       (.D({ip2axi_rddata1_out[31:16],ip2axi_rddata1_out[12:7],ip2axi_rddata1_out[4],ip2axi_rddata1_out[0]}),
        .E(p_2_out),
        .\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 (\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] ),
        .\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 (p_1_in),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 (Q),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_1 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_7 ),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_2 (D),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[0] (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_9 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_10 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_1 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_11 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_2 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_12 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[16] (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_14 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_13 ),
        .Q({\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_12 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_13 }),
        .SS(dmacr_i),
        .axi_dma_tstvec(axi_dma_tstvec),
        .dma_decerr_reg_0(dma_decerr_reg),
        .dma_decerr_reg_1(dma_decerr_reg_0),
        .dma_interr_reg_0(dma_interr_reg),
        .dma_interr_reg_1(dma_interr_reg_0),
        .dma_s2mm_error(dma_s2mm_error),
        .dma_slverr_reg_0(dma_slverr_reg),
        .dma_slverr_reg_1(dma_slverr_reg_0),
        .\dmacr_i_reg[0]_0 (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[2]_0 (soft_reset),
        .\dmacr_i_reg[3]_0 (\dmacr_i_reg[3] ),
        .\dmacr_i_reg[3]_1 (s2mm_dmacr),
        .\dmacr_i_reg[4]_0 (\dmacr_i_reg[4] ),
        .err_irq_reg_0(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_11 ),
        .halted_reg_0(halted_reg),
        .idle(idle),
        .idle_reg_0(idle_reg),
        .out(out),
        .p_0_in1_in(p_0_in1_in),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .p_4_out(p_4_out),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_halted_set0(s2mm_halted_set0),
        .s2mm_introut(s2mm_introut),
        .s2mm_length_wren(s2mm_length_wren),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_re0(soft_reset_re0));
endmodule

(* ORIG_REF_NAME = "axi_dma_register_s2mm" *) 
module zynq_blk_axi_dma_0_0_axi_dma_register_s2mm
   (s2mm_length_wren,
    \dmacr_i_reg[0]_0 ,
    \dmacr_i_reg[2]_0 ,
    s2mm_dmasr,
    idle,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    s2mm_introut,
    soft_reset_re0,
    s2mm_halted_set0,
    err_irq_reg_0,
    Q,
    D,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 ,
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 ,
    \dmacr_i_reg[3]_0 ,
    \dmacr_i_reg[3]_1 ,
    \dmacr_i_reg[4]_0 ,
    s_axi_lite_aclk,
    p_4_out,
    halted_reg_0,
    idle_reg_0,
    dma_interr_reg_1,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    out,
    s_axi_lite_wdata,
    E,
    p_12_out,
    soft_reset_d1,
    s2mm_halt_cmplt,
    dma_s2mm_error,
    p_11_out,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[0] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_1 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_2 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[16] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ,
    soft_reset_clr,
    SS,
    p_0_in1_in,
    axi_dma_tstvec,
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_1 ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_2 );
  output s2mm_length_wren;
  output \dmacr_i_reg[0]_0 ;
  output \dmacr_i_reg[2]_0 ;
  output s2mm_dmasr;
  output idle;
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output s2mm_introut;
  output soft_reset_re0;
  output s2mm_halted_set0;
  output err_irq_reg_0;
  output [1:0]Q;
  output [23:0]D;
  output [13:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 ;
  output [31:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 ;
  output \dmacr_i_reg[3]_0 ;
  output [0:0]\dmacr_i_reg[3]_1 ;
  input [0:0]\dmacr_i_reg[4]_0 ;
  input s_axi_lite_aclk;
  input p_4_out;
  input halted_reg_0;
  input idle_reg_0;
  input dma_interr_reg_1;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input out;
  input [31:0]s_axi_lite_wdata;
  input [0:0]E;
  input p_12_out;
  input soft_reset_d1;
  input s2mm_halt_cmplt;
  input dma_s2mm_error;
  input p_11_out;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[0] ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_1 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_2 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[16] ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ;
  input soft_reset_clr;
  input [0:0]SS;
  input p_0_in1_in;
  input [0:0]axi_dma_tstvec;
  input [0:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ;
  input [0:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_1 ;
  input [13:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_2 ;

  wire [23:0]D;
  wire [0:0]E;
  wire [31:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 ;
  wire [0:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ;
  wire [13:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 ;
  wire [0:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_1 ;
  wire [13:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_2 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[0] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_1 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_2 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[16] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]axi_dma_tstvec;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_s2mm_error;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire \dmacr_i[0]_i_1_n_0 ;
  wire \dmacr_i[0]_i_2_n_0 ;
  wire \dmacr_i[2]_i_1_n_0 ;
  wire \dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[3]_0 ;
  wire [0:0]\dmacr_i_reg[3]_1 ;
  wire [0:0]\dmacr_i_reg[4]_0 ;
  wire \dmacr_i_reg_n_0_[12] ;
  wire \dmacr_i_reg_n_0_[16] ;
  wire \dmacr_i_reg_n_0_[17] ;
  wire \dmacr_i_reg_n_0_[18] ;
  wire \dmacr_i_reg_n_0_[19] ;
  wire \dmacr_i_reg_n_0_[20] ;
  wire \dmacr_i_reg_n_0_[21] ;
  wire \dmacr_i_reg_n_0_[22] ;
  wire \dmacr_i_reg_n_0_[23] ;
  wire \dmacr_i_reg_n_0_[24] ;
  wire \dmacr_i_reg_n_0_[25] ;
  wire \dmacr_i_reg_n_0_[26] ;
  wire \dmacr_i_reg_n_0_[27] ;
  wire \dmacr_i_reg_n_0_[28] ;
  wire \dmacr_i_reg_n_0_[29] ;
  wire \dmacr_i_reg_n_0_[30] ;
  wire \dmacr_i_reg_n_0_[31] ;
  wire \dmacr_i_reg_n_0_[4] ;
  wire err_irq_i_1_n_0;
  wire err_irq_reg_0;
  wire error_d1;
  wire error_d1_i_1_n_0;
  wire halted_reg_0;
  wire idle;
  wire idle_reg_0;
  wire introut_i_1_n_0;
  wire ioc_irq_i_1_n_0;
  wire ioc_irq_reg_n_0;
  wire out;
  wire p_0_in1_in;
  wire p_11_out;
  wire p_12_out;
  wire p_4_out;
  wire s2mm_dmasr;
  wire s2mm_halt_cmplt;
  wire s2mm_halted_set0;
  wire s2mm_introut;
  wire s2mm_length_wren;
  wire s_axi_lite_aclk;
  wire [31:0]s_axi_lite_wdata;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re0;

  LUT1 #(
    .INIT(2'h1)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data[26]_i_1 
       (.I0(\dmacr_i_reg[3]_1 ),
        .O(\dmacr_i_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[0]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [0]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[10]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [10]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[11]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [11]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[12]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [12]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[13]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [13]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[14]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [14]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[15]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [15]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[16]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [16]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[17]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [17]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[18]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [18]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[19]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [19]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[1]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [1]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[20]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [20]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[21]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [21]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[22]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [22]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[23]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [23]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[24]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [24]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[25]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [25]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[26]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [26]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[27]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [27]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[28]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [28]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[29]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [29]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[2]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [2]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[30]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [30]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[31]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [31]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[3]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [3]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[4]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [4]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[5]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [5]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[6]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [6]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[7]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [7]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[8]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [8]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[9]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [9]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_1 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_2 [0]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 [0]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_1 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_2 [10]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 [10]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_1 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_2 [11]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 [11]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_1 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_2 [12]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 [12]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_1 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_2 [13]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 [13]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_1 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_2 [1]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 [1]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_1 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_2 [2]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 [2]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_1 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_2 [3]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 [3]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_1 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_2 [4]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 [4]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_1 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_2 [5]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 [5]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_1 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_2 [6]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 [6]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_1 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_2 [7]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 [7]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_1 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_2 [8]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 [8]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_1 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_2 [9]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 [9]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_4_out),
        .Q(s2mm_length_wren),
        .R(\dmacr_i_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0] ),
        .I1(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 [0]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ),
        .I3(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [0]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2 
       (.I0(s2mm_dmasr),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_1 ),
        .I2(\dmacr_i_reg[0]_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_2 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [10]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ),
        .I2(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 [10]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [11]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ),
        .I2(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 [11]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0] ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0] ),
        .I1(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 [12]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ),
        .I3(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [12]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2 
       (.I0(ioc_irq_reg_n_0),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_1 ),
        .I2(\dmacr_i_reg_n_0_[12] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_2 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [16]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16] ),
        .I2(\dmacr_i_reg_n_0_[16] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [17]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16] ),
        .I2(\dmacr_i_reg_n_0_[17] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [18]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16] ),
        .I2(\dmacr_i_reg_n_0_[18] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [19]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16] ),
        .I2(\dmacr_i_reg_n_0_[19] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [20]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16] ),
        .I2(\dmacr_i_reg_n_0_[20] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [21]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16] ),
        .I2(\dmacr_i_reg_n_0_[21] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [22]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16] ),
        .I2(\dmacr_i_reg_n_0_[22] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [23]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16] ),
        .I2(\dmacr_i_reg_n_0_[23] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [24]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16] ),
        .I2(\dmacr_i_reg_n_0_[24] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [25]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16] ),
        .I2(\dmacr_i_reg_n_0_[25] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [26]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16] ),
        .I2(\dmacr_i_reg_n_0_[26] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [27]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16] ),
        .I2(\dmacr_i_reg_n_0_[27] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [28]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16] ),
        .I2(\dmacr_i_reg_n_0_[28] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [29]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16] ),
        .I2(\dmacr_i_reg_n_0_[29] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [30]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16] ),
        .I2(\dmacr_i_reg_n_0_[30] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [31]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16] ),
        .I2(\dmacr_i_reg_n_0_[31] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0] ),
        .I1(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 [4]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ),
        .I3(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [4]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2 
       (.I0(dma_interr_reg_0),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_1 ),
        .I2(\dmacr_i_reg_n_0_[4] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_2 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [7]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ),
        .I2(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 [7]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [8]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ),
        .I2(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 [8]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [9]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ),
        .I2(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]_0 [9]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0] ),
        .O(D[4]));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg_1),
        .Q(dma_decerr_reg_0),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(dma_interr_reg_1),
        .Q(dma_interr_reg_0),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_1),
        .Q(dma_slverr_reg_0),
        .R(\dmacr_i_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \dmacr_i[0]_i_1 
       (.I0(\dmacr_i[0]_i_2_n_0 ),
        .I1(dma_decerr_reg_0),
        .I2(dma_slverr_reg_0),
        .I3(dma_interr_reg_0),
        .O(\dmacr_i[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008A80)) 
    \dmacr_i[0]_i_2 
       (.I0(out),
        .I1(s_axi_lite_wdata[0]),
        .I2(E),
        .I3(\dmacr_i_reg[0]_0 ),
        .I4(\dmacr_i_reg[2]_0 ),
        .I5(p_12_out),
        .O(\dmacr_i[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \dmacr_i[2]_i_1 
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(E),
        .I2(s_axi_lite_wdata[2]),
        .I3(soft_reset_clr),
        .O(\dmacr_i[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\dmacr_i[0]_i_1_n_0 ),
        .Q(\dmacr_i_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[12]),
        .Q(\dmacr_i_reg_n_0_[12] ),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[13]),
        .Q(Q[0]),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[14]),
        .Q(Q[1]),
        .R(\dmacr_i_reg[4]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[16]),
        .Q(\dmacr_i_reg_n_0_[16] ),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[17]),
        .Q(\dmacr_i_reg_n_0_[17] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[18]),
        .Q(\dmacr_i_reg_n_0_[18] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[19]),
        .Q(\dmacr_i_reg_n_0_[19] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[20]),
        .Q(\dmacr_i_reg_n_0_[20] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[21]),
        .Q(\dmacr_i_reg_n_0_[21] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[22]),
        .Q(\dmacr_i_reg_n_0_[22] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[23]),
        .Q(\dmacr_i_reg_n_0_[23] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[24]),
        .Q(\dmacr_i_reg_n_0_[24] ),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[25]),
        .Q(\dmacr_i_reg_n_0_[25] ),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[26]),
        .Q(\dmacr_i_reg_n_0_[26] ),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[27]),
        .Q(\dmacr_i_reg_n_0_[27] ),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[28]),
        .Q(\dmacr_i_reg_n_0_[28] ),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[29]),
        .Q(\dmacr_i_reg_n_0_[29] ),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\dmacr_i[2]_i_1_n_0 ),
        .Q(\dmacr_i_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[30]),
        .Q(\dmacr_i_reg_n_0_[30] ),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[31]),
        .Q(\dmacr_i_reg_n_0_[31] ),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[3]),
        .Q(\dmacr_i_reg[3]_1 ),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[4]),
        .Q(\dmacr_i_reg_n_0_[4] ),
        .R(\dmacr_i_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h5DFF0C0C)) 
    err_irq_i_1
       (.I0(s_axi_lite_wdata[14]),
        .I1(error_d1_i_1_n_0),
        .I2(error_d1),
        .I3(p_0_in1_in),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_0),
        .R(\dmacr_i_reg[4]_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    error_d1_i_1
       (.I0(dma_interr_reg_0),
        .I1(dma_slverr_reg_0),
        .I2(dma_decerr_reg_0),
        .O(error_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    error_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(error_d1_i_1_n_0),
        .Q(error_d1),
        .R(\dmacr_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(halted_reg_0),
        .Q(s2mm_dmasr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    idle_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(idle_reg_0),
        .Q(idle),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444400040004000)) 
    introut_i_1
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(out),
        .I2(ioc_irq_reg_n_0),
        .I3(\dmacr_i_reg_n_0_[12] ),
        .I4(err_irq_reg_0),
        .I5(Q[1]),
        .O(introut_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    introut_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(introut_i_1_n_0),
        .Q(s2mm_introut),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    ioc_irq_i_1
       (.I0(s_axi_lite_wdata[12]),
        .I1(p_0_in1_in),
        .I2(axi_dma_tstvec),
        .I3(ioc_irq_reg_n_0),
        .O(ioc_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ioc_irq_i_1_n_0),
        .Q(ioc_irq_reg_n_0),
        .R(\dmacr_i_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h44450000)) 
    s2mm_halted_set_i_1
       (.I0(\dmacr_i_reg[0]_0 ),
        .I1(s2mm_halt_cmplt),
        .I2(\dmacr_i_reg[2]_0 ),
        .I3(dma_s2mm_error),
        .I4(p_11_out),
        .O(s2mm_halted_set0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h2)) 
    soft_reset_re_i_1
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(soft_reset_d1),
        .O(soft_reset_re0));
endmodule

(* ORIG_REF_NAME = "axi_dma_reset" *) 
module zynq_blk_axi_dma_0_0_axi_dma_reset
   (out,
    \GNE_SYNC_RESET.prmry_resetn_reg_0 ,
    \GNE_SYNC_RESET.s_soft_reset_i_reg_0 ,
    s2mm_prmry_reset_out_n,
    s2mm_sts_reset_out_n,
    soft_reset_d1,
    \GNE_SYNC_RESET.scndry_resetn_reg_0 ,
    \GNE_SYNC_RESET.halt_i_reg_0 ,
    \GNE_SYNC_RESET.min_assert_sftrst_reg_0 ,
    s_axi_lite_aclk,
    p_11_out,
    soft_reset,
    soft_reset_re0,
    s2mm_halt_cmplt,
    soft_reset_clr,
    scndry_out,
    p_12_out,
    sig_rst2all_stop_request);
  output out;
  output \GNE_SYNC_RESET.prmry_resetn_reg_0 ;
  output \GNE_SYNC_RESET.s_soft_reset_i_reg_0 ;
  output s2mm_prmry_reset_out_n;
  output s2mm_sts_reset_out_n;
  output soft_reset_d1;
  output [0:0]\GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  output \GNE_SYNC_RESET.halt_i_reg_0 ;
  output \GNE_SYNC_RESET.min_assert_sftrst_reg_0 ;
  input s_axi_lite_aclk;
  input p_11_out;
  input soft_reset;
  input soft_reset_re0;
  input s2mm_halt_cmplt;
  input soft_reset_clr;
  input scndry_out;
  input p_12_out;
  input sig_rst2all_stop_request;

  wire \GNE_SYNC_RESET.halt_i_i_1_n_0 ;
  wire \GNE_SYNC_RESET.halt_i_reg_0 ;
  wire \GNE_SYNC_RESET.min_assert_sftrst_i_1_n_0 ;
  wire \GNE_SYNC_RESET.min_assert_sftrst_reg_0 ;
  wire \GNE_SYNC_RESET.s_soft_reset_i_i_1_n_0 ;
  wire [0:0]\GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  wire assert_sftrst_d1;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire dm_s2mm_scndry_resetn;
  wire min_assert_sftrst;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire out;
  wire p_11_out;
  wire p_12_out;
  wire p_1_out;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire s2mm_prmry_reset_out_n;
  wire s_axi_lite_aclk;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire s_soft_reset_i_re;
  wire scndry_out;
  wire sft_rst_dly1;
  wire sft_rst_dly2;
  wire sft_rst_dly3;
  wire sft_rst_dly4;
  wire sft_rst_dly5;
  wire sft_rst_dly6;
  wire sft_rst_dly7;
  wire sig_rst2all_stop_request;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re;
  wire soft_reset_re0;

  assign \GNE_SYNC_RESET.s_soft_reset_i_reg_0  = dm_s2mm_scndry_resetn;
  LUT4 #(
    .INIT(16'h0040)) 
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_i_1 
       (.I0(min_assert_sftrst),
        .I1(assert_sftrst_d1),
        .I2(scndry_out),
        .I3(soft_reset_clr),
        .O(\GNE_SYNC_RESET.min_assert_sftrst_reg_0 ));
  LUT6 #(
    .INIT(64'h0404040404040400)) 
    \GNE_SYNC_RESET.halt_i_i_1 
       (.I0(min_assert_sftrst),
        .I1(scndry_out),
        .I2(s_soft_reset_i),
        .I3(s2mm_halt),
        .I4(p_12_out),
        .I5(soft_reset_re),
        .O(\GNE_SYNC_RESET.halt_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.halt_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.halt_i_i_1_n_0 ),
        .Q(s2mm_halt),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \GNE_SYNC_RESET.min_assert_sftrst_i_1 
       (.I0(sft_rst_dly7),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i_d1),
        .I3(s_soft_reset_i),
        .O(\GNE_SYNC_RESET.min_assert_sftrst_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.min_assert_sftrst_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.min_assert_sftrst_i_1_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GNE_SYNC_RESET.prmry_reset_out_n_i_1 
       (.I0(min_assert_sftrst),
        .I1(scndry_out),
        .I2(s_soft_reset_i),
        .O(p_1_out));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GNE_SYNC_RESET.prmry_reset_out_n_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(s2mm_prmry_reset_out_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \GNE_SYNC_RESET.s_soft_reset_i_i_1 
       (.I0(p_11_out),
        .I1(s2mm_halt_cmplt),
        .I2(soft_reset),
        .I3(soft_reset_clr),
        .I4(s_soft_reset_i),
        .O(\GNE_SYNC_RESET.s_soft_reset_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.s_soft_reset_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.s_soft_reset_i_i_1_n_0 ),
        .Q(s_soft_reset_i),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GNE_SYNC_RESET.scndry_resetn_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(dm_s2mm_scndry_resetn),
        .Q(out),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \GNE_SYNC_RESET.sft_rst_dly1_i_1 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .O(s_soft_reset_i_re));
  FDSE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly1_reg 
       (.C(s_axi_lite_aclk),
        .CE(p_11_out),
        .D(1'b0),
        .Q(sft_rst_dly1),
        .S(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly2_reg 
       (.C(s_axi_lite_aclk),
        .CE(p_11_out),
        .D(sft_rst_dly1),
        .Q(sft_rst_dly2),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly3_reg 
       (.C(s_axi_lite_aclk),
        .CE(p_11_out),
        .D(sft_rst_dly2),
        .Q(sft_rst_dly3),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly4_reg 
       (.C(s_axi_lite_aclk),
        .CE(p_11_out),
        .D(sft_rst_dly3),
        .Q(sft_rst_dly4),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly5_reg 
       (.C(s_axi_lite_aclk),
        .CE(p_11_out),
        .D(sft_rst_dly4),
        .Q(sft_rst_dly5),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly6_reg 
       (.C(s_axi_lite_aclk),
        .CE(p_11_out),
        .D(sft_rst_dly5),
        .Q(sft_rst_dly6),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly7_reg 
       (.C(s_axi_lite_aclk),
        .CE(p_11_out),
        .D(sft_rst_dly6),
        .Q(sft_rst_dly7),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \dmacr_i[4]_i_1 
       (.I0(out),
        .O(\GNE_SYNC_RESET.scndry_resetn_reg_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    resetn_i
       (.I0(s_soft_reset_i),
        .I1(scndry_out),
        .I2(min_assert_sftrst),
        .O(dm_s2mm_scndry_resetn));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_s_h_halt_reg_i_1
       (.I0(s2mm_halt),
        .I1(sig_rst2all_stop_request),
        .O(\GNE_SYNC_RESET.halt_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(soft_reset),
        .Q(soft_reset_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_re_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(soft_reset_re0),
        .Q(soft_reset_re),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_rst_module" *) 
module zynq_blk_axi_dma_0_0_axi_dma_rst_module
   (out,
    \GNE_SYNC_RESET.prmry_resetn_reg ,
    \GNE_SYNC_RESET.s_soft_reset_i_reg ,
    s2mm_prmry_reset_out_n,
    s2mm_sts_reset_out_n,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    soft_reset_d1,
    soft_reset_clr,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    SR,
    \GNE_SYNC_RESET.halt_i_reg ,
    s_axi_lite_aclk,
    p_11_out,
    soft_reset,
    soft_reset_re0,
    s2mm_halt_cmplt,
    p_12_out,
    sig_rst2all_stop_request,
    axi_resetn);
  output out;
  output \GNE_SYNC_RESET.prmry_resetn_reg ;
  output \GNE_SYNC_RESET.s_soft_reset_i_reg ;
  output s2mm_prmry_reset_out_n;
  output s2mm_sts_reset_out_n;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output soft_reset_d1;
  output soft_reset_clr;
  output [0:0]\GNE_SYNC_RESET.scndry_resetn_reg ;
  output [0:0]SR;
  output \GNE_SYNC_RESET.halt_i_reg ;
  input s_axi_lite_aclk;
  input p_11_out;
  input soft_reset;
  input soft_reset_re0;
  input s2mm_halt_cmplt;
  input p_12_out;
  input sig_rst2all_stop_request;
  input axi_resetn;

  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I_n_8 ;
  wire \GNE_SYNC_RESET.halt_i_reg ;
  wire \GNE_SYNC_RESET.s_soft_reset_i_reg ;
  wire [0:0]\GNE_SYNC_RESET.scndry_resetn_reg ;
  wire [0:0]SR;
  wire axi_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire m_axi_sg_hrdresetn;
  wire out;
  wire p_11_out;
  wire p_12_out;
  wire s2mm_halt_cmplt;
  wire s2mm_prmry_reset_out_n;
  wire s_axi_lite_aclk;
  wire sig_rst2all_stop_request;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re0;
  wire \NLW_GEN_RESET_FOR_S2MM.RESET_I_GNE_SYNC_RESET.prmry_resetn_reg_0_UNCONNECTED ;
  wire \NLW_GEN_RESET_FOR_S2MM.RESET_I_s2mm_sts_reset_out_n_UNCONNECTED ;

  zynq_blk_axi_dma_0_0_axi_dma_reset \GEN_RESET_FOR_S2MM.RESET_I 
       (.\GNE_SYNC_RESET.halt_i_reg_0 (\GNE_SYNC_RESET.halt_i_reg ),
        .\GNE_SYNC_RESET.min_assert_sftrst_reg_0 (\GEN_RESET_FOR_S2MM.RESET_I_n_8 ),
        .\GNE_SYNC_RESET.prmry_resetn_reg_0 (\NLW_GEN_RESET_FOR_S2MM.RESET_I_GNE_SYNC_RESET.prmry_resetn_reg_0_UNCONNECTED ),
        .\GNE_SYNC_RESET.s_soft_reset_i_reg_0 (\GNE_SYNC_RESET.s_soft_reset_i_reg ),
        .\GNE_SYNC_RESET.scndry_resetn_reg_0 (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .out(out),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_sts_reset_out_n(\NLW_GEN_RESET_FOR_S2MM.RESET_I_s2mm_sts_reset_out_n_UNCONNECTED ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(m_axi_sg_hrdresetn),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_re0(soft_reset_re0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_S2MM.RESET_I_n_8 ),
        .Q(soft_reset_clr),
        .R(1'b0));
  zynq_blk_axi_dma_0_0_cdc_sync REG_HRD_RST
       (.axi_resetn(axi_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(m_axi_sg_hrdresetn));
  zynq_blk_axi_dma_0_0_cdc_sync_0 REG_HRD_RST_OUT
       (.axi_resetn(axi_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  LUT1 #(
    .INIT(2'h1)) 
    arready_i_i_1
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_cmdsts_if" *) 
module zynq_blk_axi_dma_0_0_axi_dma_s2mm_cmdsts_if
   (\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ,
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ,
    sts_received_i_reg_0,
    p_2_out,
    smpl_dma_overflow,
    s2mm_error_reg_0,
    \dmacr_i_reg[2] ,
    write_cmnd_cmb,
    s2mm_stop_i,
    D,
    \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ,
    \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg_0 ,
    \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg_0 ,
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1 ,
    halted1,
    s2mm_slverr_i,
    s_axi_lite_aclk,
    s2mm_decerr_i,
    \INDETERMINATE_BTT_MODE.s2mm_done_reg_1 ,
    s2mm_interr_i,
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_2 ,
    sts_received_i_reg_1,
    \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_1 ,
    soft_reset,
    smpl_cs,
    out,
    m_axis_s2mm_sts_tvalid_int,
    s_axi_lite_wdata,
    dma_interr_reg,
    dma_decerr_reg,
    dma_slverr_reg,
    \FSM_sequential_smpl_cs_reg[1] ,
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 );
  output \INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ;
  output \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ;
  output sts_received_i_reg_0;
  output p_2_out;
  output smpl_dma_overflow;
  output s2mm_error_reg_0;
  output \dmacr_i_reg[2] ;
  output write_cmnd_cmb;
  output s2mm_stop_i;
  output [13:0]D;
  output \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ;
  output \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg_0 ;
  output \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg_0 ;
  output \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1 ;
  input halted1;
  input s2mm_slverr_i;
  input s_axi_lite_aclk;
  input s2mm_decerr_i;
  input \INDETERMINATE_BTT_MODE.s2mm_done_reg_1 ;
  input s2mm_interr_i;
  input \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_2 ;
  input sts_received_i_reg_1;
  input \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_1 ;
  input soft_reset;
  input [1:0]smpl_cs;
  input out;
  input m_axis_s2mm_sts_tvalid_int;
  input [13:0]s_axi_lite_wdata;
  input dma_interr_reg;
  input dma_decerr_reg;
  input dma_slverr_reg;
  input \FSM_sequential_smpl_cs_reg[1] ;
  input [13:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 ;

  wire [13:0]D;
  wire \FSM_sequential_smpl_cs_reg[1] ;
  wire \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ;
  wire \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1 ;
  wire \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_2 ;
  wire \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ;
  wire \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_1 ;
  wire [13:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_done_reg_1 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_n_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg_0 ;
  wire dma_decerr_reg;
  wire dma_interr_reg;
  wire dma_slverr_reg;
  wire \dmacr_i_reg[2] ;
  wire halted1;
  wire m_axis_s2mm_sts_tvalid_int;
  wire out;
  wire p_2_out;
  wire p_7_out__0;
  wire p_8_out;
  wire [13:0]s2mm_brcvd;
  wire s2mm_decerr_i;
  wire s2mm_error_i_1_n_0;
  wire s2mm_error_reg_0;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s2mm_stop_i;
  wire s_axi_lite_aclk;
  wire [13:0]s_axi_lite_wdata;
  wire [1:0]smpl_cs;
  wire smpl_dma_overflow;
  wire soft_reset;
  wire sts_received_i_reg_0;
  wire sts_received_i_reg_1;
  wire sts_tready_i_1_n_0;
  wire write_cmnd_cmb;

  LUT6 #(
    .INIT(64'hFF110300FF00FF00)) 
    \FSM_sequential_smpl_cs[1]_i_1 
       (.I0(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ),
        .I1(s2mm_stop_i),
        .I2(sts_received_i_reg_0),
        .I3(smpl_cs[1]),
        .I4(smpl_cs[0]),
        .I5(\FSM_sequential_smpl_cs_reg[1] ),
        .O(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1 ));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1 
       (.I0(soft_reset),
        .I1(s2mm_error_reg_0),
        .I2(smpl_cs[1]),
        .I3(smpl_cs[0]),
        .I4(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ),
        .I5(out),
        .O(\dmacr_i_reg[2] ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_CMD_BTT_LESS_23.cmnd_wr_i_i_1 
       (.I0(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ),
        .I1(smpl_cs[0]),
        .I2(smpl_cs[1]),
        .I3(s2mm_error_reg_0),
        .I4(soft_reset),
        .O(write_cmnd_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_2 ),
        .Q(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ),
        .R(halted1));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[0]_i_1 
       (.I0(s2mm_brcvd[0]),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ),
        .I2(s_axi_lite_wdata[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[10]_i_1 
       (.I0(s2mm_brcvd[10]),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ),
        .I2(s_axi_lite_wdata[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[11]_i_1 
       (.I0(s2mm_brcvd[11]),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ),
        .I2(s_axi_lite_wdata[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[12]_i_1 
       (.I0(s2mm_brcvd[12]),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ),
        .I2(s_axi_lite_wdata[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[13]_i_2 
       (.I0(s2mm_brcvd[13]),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ),
        .I2(s_axi_lite_wdata[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[1]_i_1 
       (.I0(s2mm_brcvd[1]),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ),
        .I2(s_axi_lite_wdata[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[2]_i_1 
       (.I0(s2mm_brcvd[2]),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ),
        .I2(s_axi_lite_wdata[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[3]_i_1 
       (.I0(s2mm_brcvd[3]),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ),
        .I2(s_axi_lite_wdata[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[4]_i_1 
       (.I0(s2mm_brcvd[4]),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ),
        .I2(s_axi_lite_wdata[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[5]_i_1 
       (.I0(s2mm_brcvd[5]),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ),
        .I2(s_axi_lite_wdata[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[6]_i_1 
       (.I0(s2mm_brcvd[6]),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ),
        .I2(s_axi_lite_wdata[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[7]_i_1 
       (.I0(s2mm_brcvd[7]),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ),
        .I2(s_axi_lite_wdata[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[8]_i_1 
       (.I0(s2mm_brcvd[8]),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ),
        .I2(s_axi_lite_wdata[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[9]_i_1 
       (.I0(s2mm_brcvd[9]),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ),
        .I2(s_axi_lite_wdata[9]),
        .O(D[9]));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_i_1 
       (.I0(s2mm_error_reg_0),
        .I1(soft_reset),
        .O(s2mm_stop_i));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_1 ),
        .Q(smpl_dma_overflow),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [0]),
        .Q(s2mm_brcvd[0]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [10]),
        .Q(s2mm_brcvd[10]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [11]),
        .Q(s2mm_brcvd[11]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [12]),
        .Q(s2mm_brcvd[12]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [13]),
        .Q(s2mm_brcvd[13]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [1]),
        .Q(s2mm_brcvd[1]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [2]),
        .Q(s2mm_brcvd[2]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [3]),
        .Q(s2mm_brcvd[3]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [4]),
        .Q(s2mm_brcvd[4]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [5]),
        .Q(s2mm_brcvd[5]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [6]),
        .Q(s2mm_brcvd[6]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [7]),
        .Q(s2mm_brcvd[7]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [8]),
        .Q(s2mm_brcvd[8]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [9]),
        .Q(s2mm_brcvd[9]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_decerr_i),
        .Q(p_7_out__0),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_done_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_done_reg_1 ),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_interr_i),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_n_0 ),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_slverr_i),
        .Q(p_8_out),
        .R(halted1));
  LUT2 #(
    .INIT(4'hE)) 
    dma_decerr_i_1
       (.I0(p_7_out__0),
        .I1(dma_decerr_reg),
        .O(\INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    dma_interr_i_1
       (.I0(smpl_dma_overflow),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_n_0 ),
        .I2(dma_interr_reg),
        .O(\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    dma_slverr_i_1
       (.I0(p_8_out),
        .I1(dma_slverr_reg),
        .O(\INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    s2mm_error_i_1
       (.I0(p_7_out__0),
        .I1(p_8_out),
        .I2(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_n_0 ),
        .I3(smpl_dma_overflow),
        .I4(s2mm_error_reg_0),
        .O(s2mm_error_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s2mm_error_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_error_i_1_n_0),
        .Q(s2mm_error_reg_0),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    sts_received_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sts_received_i_reg_1),
        .Q(sts_received_i_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0A22)) 
    sts_tready_i_1
       (.I0(out),
        .I1(sts_received_i_reg_0),
        .I2(m_axis_s2mm_sts_tvalid_int),
        .I3(p_2_out),
        .O(sts_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sts_tready_i_1_n_0),
        .Q(p_2_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_mngr" *) 
module zynq_blk_axi_dma_0_0_axi_dma_s2mm_mngr
   (p_5_out,
    p_11_out,
    p_12_out,
    p_4_out,
    p_7_out,
    p_2_out,
    smpl_dma_overflow,
    dma_s2mm_error,
    axi_dma_tstvec,
    s2mm_halted_set_reg,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    D,
    \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg ,
    \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg ,
    \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg ,
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[66] ,
    halted1,
    s2mm_dmacr,
    s_axi_lite_aclk,
    s2mm_slverr_i,
    s2mm_decerr_i,
    \INDETERMINATE_BTT_MODE.s2mm_done_reg ,
    s2mm_interr_i,
    s2mm_halted_set0,
    \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ,
    out,
    soft_reset,
    s2mm_dmasr,
    idle,
    s2mm_length_wren,
    m_axis_s2mm_sts_tvalid_int,
    s_axi_lite_wdata,
    s_axis_s2mm_cmd_tready,
    dma_interr_reg,
    dma_decerr_reg,
    dma_slverr_reg,
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] ,
    Q,
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[26] ,
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[13] );
  output p_5_out;
  output p_11_out;
  output p_12_out;
  output p_4_out;
  output p_7_out;
  output p_2_out;
  output smpl_dma_overflow;
  output dma_s2mm_error;
  output [0:0]axi_dma_tstvec;
  output s2mm_halted_set_reg;
  output \GNE_SYNC_RESET.scndry_resetn_reg ;
  output [13:0]D;
  output \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg ;
  output \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg ;
  output \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg ;
  output [47:0]\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66] ;
  input halted1;
  input [0:0]s2mm_dmacr;
  input s_axi_lite_aclk;
  input s2mm_slverr_i;
  input s2mm_decerr_i;
  input \INDETERMINATE_BTT_MODE.s2mm_done_reg ;
  input s2mm_interr_i;
  input s2mm_halted_set0;
  input \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ;
  input out;
  input soft_reset;
  input s2mm_dmasr;
  input idle;
  input s2mm_length_wren;
  input m_axis_s2mm_sts_tvalid_int;
  input [13:0]s_axi_lite_wdata;
  input s_axis_s2mm_cmd_tready;
  input dma_interr_reg;
  input dma_decerr_reg;
  input dma_slverr_reg;
  input [13:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] ;
  input [31:0]Q;
  input \GEN_CMD_BTT_LESS_23.cmnd_data_reg[26] ;
  input [13:0]\GEN_CMD_BTT_LESS_23.cmnd_data_reg[13] ;

  wire [13:0]D;
  wire [13:0]\GEN_CMD_BTT_LESS_23.cmnd_data_reg[13] ;
  wire \GEN_CMD_BTT_LESS_23.cmnd_data_reg[26] ;
  wire [47:0]\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66] ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_4 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_5 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_6 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_26 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_6 ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg ;
  wire \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ;
  wire [13:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] ;
  wire \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg ;
  wire \INDETERMINATE_BTT_MODE.s2mm_done_reg ;
  wire \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg ;
  wire [31:0]Q;
  wire [0:0]axi_dma_tstvec;
  wire dma_decerr_reg;
  wire dma_interr_reg;
  wire dma_s2mm_error;
  wire dma_slverr_reg;
  wire halted1;
  wire idle;
  wire m_axis_s2mm_sts_tvalid_int;
  wire out;
  wire p_11_out;
  wire p_12_out;
  wire p_12_out_0;
  wire p_2_out;
  wire p_4_out;
  wire p_5_out;
  wire p_7_out;
  wire s2mm_decerr_i;
  wire [0:0]s2mm_dmacr;
  wire s2mm_dmasr;
  wire s2mm_halted_set0;
  wire s2mm_halted_set_reg;
  wire s2mm_interr_i;
  wire s2mm_length_wren;
  wire s2mm_slverr_i;
  wire s2mm_stop_i;
  wire s_axi_lite_aclk;
  wire [13:0]s_axi_lite_wdata;
  wire s_axis_s2mm_cmd_tready;
  wire [1:0]smpl_cs;
  wire smpl_dma_overflow;
  wire soft_reset;
  wire write_cmnd_cmb;

  zynq_blk_axi_dma_0_0_axi_dma_smple_sm \GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM 
       (.\FSM_sequential_smpl_cs_reg[0]_0 (\GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_4 ),
        .\FSM_sequential_smpl_cs_reg[1]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_26 ),
        .\GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0 (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[13] ),
        .\GEN_CMD_BTT_LESS_23.cmnd_data_reg[26]_0 (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[26] ),
        .\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66] ),
        .\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_6 ),
        .\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg (p_4_out),
        .Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (\GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_6 ),
        .halted1(halted1),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .out(out),
        .p_11_out(p_11_out),
        .p_12_out_0(p_12_out_0),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_length_wren(s2mm_length_wren),
        .s2mm_stop_i(s2mm_stop_i),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .smpl_cs(smpl_cs),
        .soft_reset(soft_reset),
        .sts_received_clr_reg_0(\GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_5 ),
        .sts_received_clr_reg_1(dma_s2mm_error),
        .sts_received_i_reg(p_7_out),
        .write_cmnd_cmb(write_cmnd_cmb));
  zynq_blk_axi_dma_0_0_axi_dma_s2mm_cmdsts_if \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS 
       (.D(D),
        .\FSM_sequential_smpl_cs_reg[1] (\GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_4 ),
        .\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 (p_4_out),
        .\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_26 ),
        .\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_2 (\GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_6 ),
        .\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 (\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg ),
        .\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_1 (\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ),
        .\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 (\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] ),
        .\INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg_0 (\INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg ),
        .\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 (p_5_out),
        .\INDETERMINATE_BTT_MODE.s2mm_done_reg_1 (\INDETERMINATE_BTT_MODE.s2mm_done_reg ),
        .\INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg_0 (\INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg ),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_interr_reg(dma_interr_reg),
        .dma_slverr_reg(dma_slverr_reg),
        .\dmacr_i_reg[2] (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_6 ),
        .halted1(halted1),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .out(out),
        .p_2_out(p_2_out),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_error_reg_0(dma_s2mm_error),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s2mm_stop_i(s2mm_stop_i),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .smpl_cs(smpl_cs),
        .smpl_dma_overflow(smpl_dma_overflow),
        .soft_reset(soft_reset),
        .sts_received_i_reg_0(p_7_out),
        .sts_received_i_reg_1(\GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_5 ),
        .write_cmnd_cmb(write_cmnd_cmb));
  zynq_blk_axi_dma_0_0_axi_dma_s2mm_sts_mngr \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR 
       (.\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .axi_dma_tstvec(axi_dma_tstvec),
        .dma_s2mm_error(dma_s2mm_error),
        .halted1(halted1),
        .idle(idle),
        .out(out),
        .p_11_out(p_11_out),
        .p_12_out_0(p_12_out_0),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_halted_set0(s2mm_halted_set0),
        .s2mm_halted_set_reg_0(s2mm_halted_set_reg),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .soft_reset(soft_reset));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_stop_i),
        .Q(p_12_out),
        .R(halted1));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_sts_mngr" *) 
module zynq_blk_axi_dma_0_0_axi_dma_s2mm_sts_mngr
   (axi_dma_tstvec,
    s2mm_halted_set_reg_0,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    halted1,
    s2mm_dmacr,
    s_axi_lite_aclk,
    s2mm_halted_set0,
    p_11_out,
    s2mm_dmasr,
    dma_s2mm_error,
    soft_reset,
    p_12_out_0,
    out,
    idle);
  output [0:0]axi_dma_tstvec;
  output s2mm_halted_set_reg_0;
  output \GNE_SYNC_RESET.scndry_resetn_reg ;
  input halted1;
  input [0:0]s2mm_dmacr;
  input s_axi_lite_aclk;
  input s2mm_halted_set0;
  input p_11_out;
  input s2mm_dmasr;
  input dma_s2mm_error;
  input soft_reset;
  input p_12_out_0;
  input out;
  input idle;

  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire all_is_idle_d1;
  wire [0:0]axi_dma_tstvec;
  wire dma_s2mm_error;
  wire halted1;
  wire idle;
  wire out;
  wire p_11_out;
  wire p_12_out_0;
  wire p_17_out;
  wire [0:0]s2mm_dmacr;
  wire s2mm_dmasr;
  wire s2mm_halted_clr;
  wire s2mm_halted_set0;
  wire s2mm_halted_set_reg_0;
  wire s_axi_lite_aclk;
  wire soft_reset;

  FDRE #(
    .INIT(1'b0)) 
    all_is_idle_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_11_out),
        .Q(all_is_idle_d1),
        .R(halted1));
  LUT5 #(
    .INIT(32'h222F2220)) 
    \axi_dma_tstvec[5]_INST_0 
       (.I0(p_17_out),
        .I1(s2mm_dmasr),
        .I2(dma_s2mm_error),
        .I3(soft_reset),
        .I4(p_12_out_0),
        .O(axi_dma_tstvec));
  LUT4 #(
    .INIT(16'hDFDD)) 
    halted_i_1
       (.I0(out),
        .I1(p_17_out),
        .I2(s2mm_halted_clr),
        .I3(s2mm_dmasr),
        .O(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT6 #(
    .INIT(64'h4400444000004400)) 
    idle_i_1
       (.I0(p_17_out),
        .I1(out),
        .I2(s2mm_dmacr),
        .I3(idle),
        .I4(all_is_idle_d1),
        .I5(p_11_out),
        .O(s2mm_halted_set_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    s2mm_halted_clr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr),
        .Q(s2mm_halted_clr),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    s2mm_halted_set_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_halted_set0),
        .Q(p_17_out),
        .R(halted1));
endmodule

(* ORIG_REF_NAME = "axi_dma_smple_sm" *) 
module zynq_blk_axi_dma_0_0_axi_dma_smple_sm
   (p_12_out_0,
    smpl_cs,
    p_11_out,
    \FSM_sequential_smpl_cs_reg[0]_0 ,
    sts_received_clr_reg_0,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 ,
    halted1,
    write_cmnd_cmb,
    s_axi_lite_aclk,
    \FSM_sequential_smpl_cs_reg[1]_0 ,
    out,
    sts_received_i_reg,
    soft_reset,
    sts_received_clr_reg_1,
    s2mm_length_wren,
    s2mm_dmacr,
    s2mm_stop_i,
    m_axis_s2mm_sts_tvalid_int,
    s_axis_s2mm_cmd_tready,
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ,
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ,
    Q,
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[26]_0 ,
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0 );
  output p_12_out_0;
  output [1:0]smpl_cs;
  output p_11_out;
  output \FSM_sequential_smpl_cs_reg[0]_0 ;
  output sts_received_clr_reg_0;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output [47:0]\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 ;
  input halted1;
  input write_cmnd_cmb;
  input s_axi_lite_aclk;
  input \FSM_sequential_smpl_cs_reg[1]_0 ;
  input out;
  input sts_received_i_reg;
  input soft_reset;
  input sts_received_clr_reg_1;
  input s2mm_length_wren;
  input [0:0]s2mm_dmacr;
  input s2mm_stop_i;
  input m_axis_s2mm_sts_tvalid_int;
  input s_axis_s2mm_cmd_tready;
  input \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ;
  input \GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ;
  input [31:0]Q;
  input \GEN_CMD_BTT_LESS_23.cmnd_data_reg[26]_0 ;
  input [13:0]\GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0 ;

  wire \FSM_sequential_smpl_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_smpl_cs_reg[0]_0 ;
  wire \FSM_sequential_smpl_cs_reg[1]_0 ;
  wire \GEN_CMD_BTT_LESS_23.cmnd_data[33]_i_1_n_0 ;
  wire [13:0]\GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0 ;
  wire \GEN_CMD_BTT_LESS_23.cmnd_data_reg[26]_0 ;
  wire [47:0]\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 ;
  wire \GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ;
  wire \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ;
  wire [31:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire cmnds_queued;
  wire cmnds_queued_i_1_n_0;
  wire halted1;
  wire m_axis_s2mm_sts_tvalid_int;
  wire out;
  wire p_11_out;
  wire p_12_out_0;
  wire p_13_out;
  wire [0:0]s2mm_dmacr;
  wire s2mm_length_wren;
  wire s2mm_stop_i;
  wire s_axi_lite_aclk;
  wire s_axis_s2mm_cmd_tready;
  wire [1:0]smpl_cs;
  wire soft_reset;
  wire sts_received_clr_cmb;
  wire sts_received_clr_reg_0;
  wire sts_received_clr_reg_1;
  wire sts_received_i_reg;
  wire write_cmnd_cmb;

  LUT6 #(
    .INIT(64'hFF0200FFFFFF0000)) 
    \FSM_sequential_smpl_cs[0]_i_1 
       (.I0(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .I1(soft_reset),
        .I2(sts_received_clr_reg_1),
        .I3(smpl_cs[1]),
        .I4(smpl_cs[0]),
        .I5(\FSM_sequential_smpl_cs_reg[0]_0 ),
        .O(\FSM_sequential_smpl_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEEEEEEEEEE)) 
    \FSM_sequential_smpl_cs[1]_i_2 
       (.I0(smpl_cs[0]),
        .I1(smpl_cs[1]),
        .I2(s2mm_stop_i),
        .I3(cmnds_queued),
        .I4(s2mm_dmacr),
        .I5(s2mm_length_wren),
        .O(\FSM_sequential_smpl_cs_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "execute_xfer:01,wait_status:10,idle:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_smpl_cs_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_smpl_cs[0]_i_1_n_0 ),
        .Q(smpl_cs[0]),
        .R(halted1));
  (* FSM_ENCODED_STATES = "execute_xfer:01,wait_status:10,idle:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_smpl_cs_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_smpl_cs_reg[1]_0 ),
        .Q(smpl_cs[1]),
        .R(halted1));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data[33]_i_1 
       (.I0(out),
        .I1(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .I2(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [15]),
        .O(\GEN_CMD_BTT_LESS_23.cmnd_data[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0 [0]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [0]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0 [10]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [10]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0 [11]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [11]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0 [12]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [12]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0 [13]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [13]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0 [1]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [1]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[26]_0 ),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [14]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0 [2]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [2]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[33] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_CMD_BTT_LESS_23.cmnd_data[33]_i_1_n_0 ),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[35] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[0]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [16]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[36] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[1]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [17]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[37] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[2]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [18]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[38] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[3]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [19]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[39] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[4]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [20]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0 [3]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [3]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[40] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[5]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [21]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[41] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[6]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [22]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[42] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[7]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [23]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[43] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[8]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [24]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[44] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[9]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [25]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[45] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[10]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [26]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[46] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[11]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [27]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[47] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[12]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [28]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[48] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[13]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [29]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[49] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[14]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [30]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0 [4]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [4]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[50] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[15]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [31]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[51] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[16]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [32]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[52] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[17]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [33]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[53] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[18]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [34]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[54] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[19]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [35]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[55] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[20]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [36]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[56] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[21]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [37]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[57] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[22]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [38]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[58] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[23]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [39]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[59] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[24]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [40]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0 [5]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [5]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[60] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[25]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [41]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[61] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[26]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [42]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[62] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[27]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [43]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[63] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[28]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [44]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[64] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[29]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [45]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[65] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[30]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [46]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[66] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(Q[31]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [47]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0 [6]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [6]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0 [7]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [7]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0 [8]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [8]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1 ),
        .D(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0 [9]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_0 [9]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_wr_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(p_13_out),
        .R(halted1));
  LUT3 #(
    .INIT(8'hDC)) 
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1 
       (.I0(s_axis_s2mm_cmd_tready),
        .I1(p_13_out),
        .I2(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  LUT6 #(
    .INIT(64'h00000000000000F7)) 
    \GNE_SYNC_RESET.sft_rst_dly1_i_2 
       (.I0(s2mm_length_wren),
        .I1(s2mm_dmacr),
        .I2(s2mm_stop_i),
        .I3(smpl_cs[1]),
        .I4(smpl_cs[0]),
        .I5(cmnds_queued),
        .O(p_11_out));
  LUT6 #(
    .INIT(64'h0000000000008A88)) 
    cmnds_queued_i_1
       (.I0(out),
        .I1(p_13_out),
        .I2(sts_received_i_reg),
        .I3(cmnds_queued),
        .I4(soft_reset),
        .I5(sts_received_clr_reg_1),
        .O(cmnds_queued_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cmnds_queued_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(cmnds_queued_i_1_n_0),
        .Q(cmnds_queued),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44444440)) 
    sts_received_clr_i_1
       (.I0(smpl_cs[0]),
        .I1(smpl_cs[1]),
        .I2(sts_received_i_reg),
        .I3(sts_received_clr_reg_1),
        .I4(soft_reset),
        .O(sts_received_clr_cmb));
  FDRE #(
    .INIT(1'b0)) 
    sts_received_clr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sts_received_clr_cmb),
        .Q(p_12_out_0),
        .R(halted1));
  LUT4 #(
    .INIT(16'h4440)) 
    sts_received_i_i_1
       (.I0(p_12_out_0),
        .I1(out),
        .I2(sts_received_i_reg),
        .I3(m_axis_s2mm_sts_tvalid_int),
        .O(sts_received_clr_reg_0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_blk_axi_dma_0_0_cdc_sync
   (scndry_out,
    axi_resetn,
    s_axi_lite_aclk);
  output scndry_out;
  input axi_resetn;
  input s_axi_lite_aclk;

  wire axi_resetn;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_blk_axi_dma_0_0_cdc_sync_0
   (scndry_out,
    axi_resetn,
    s_axi_lite_aclk);
  output scndry_out;
  input axi_resetn;
  input s_axi_lite_aclk;

  wire axi_resetn;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module zynq_blk_axi_dma_0_0_cntr_incr_decr_addn_f
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_inhibit_rdy_n,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    \INFERRED_GEN.cnt_i_reg[3]_1 ,
    sig_coelsc_reg_empty,
    SR,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output sig_wr_fifo;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_inhibit_rdy_n;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3]_1 ;
  input sig_coelsc_reg_empty;
  input [0:0]SR;
  input m_axi_s2mm_aclk;

  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3]_1 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bvalid;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0104040200000000)) 
    FIFO_Full_i_1
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(Q[3]),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hAA6AAA6AAA6A5595)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(Q[0]),
        .I1(m_axi_s2mm_bvalid),
        .I2(sig_inhibit_rdy_n),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I5(Q[3]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAA6555)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(sig_inhibit_rdy_n),
        .I3(m_axi_s2mm_bvalid),
        .I4(Q[0]),
        .I5(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h57FFFFFEA8000001)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(Q[3]),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h2CCCCCCCCCCCCCCD)) 
    \INFERRED_GEN.cnt_i[3]_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(Q[3]),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(addr_i_p1[3]));
  LUT3 #(
    .INIT(8'h2F)) 
    \INFERRED_GEN.cnt_i[3]_i_2__0 
       (.I0(Q[3]),
        .I1(\INFERRED_GEN.cnt_i_reg[3]_1 ),
        .I2(sig_coelsc_reg_empty),
        .O(\INFERRED_GEN.cnt_i_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(SR));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[5][1]_srl6_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I1(sig_inhibit_rdy_n),
        .I2(m_axi_s2mm_bvalid),
        .O(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module zynq_blk_axi_dma_0_0_cntr_incr_decr_addn_f_1
   (fifo_full_p1,
    Q,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    \INFERRED_GEN.cnt_i_reg[3]_1 ,
    FIFO_Full_reg,
    \INFERRED_GEN.cnt_i_reg[3]_2 ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    out,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_data2wsc_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    SR,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  output \INFERRED_GEN.cnt_i_reg[3]_1 ;
  input FIFO_Full_reg;
  input \INFERRED_GEN.cnt_i_reg[3]_2 ;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input [0:0]out;
  input sig_coelsc_reg_empty;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_data2wsc_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input [0:0]SR;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_2 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;

  LUT6 #(
    .INIT(64'h0014004200000000)) 
    FIFO_Full_i_1__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(FIFO_Full_reg),
        .I3(Q[3]),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_2 ),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT4 #(
    .INIT(16'h5100)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2 
       (.I0(Q[3]),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I2(out),
        .I3(sig_coelsc_reg_empty),
        .O(\INFERRED_GEN.cnt_i_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6969666966666666)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(Q[0]),
        .I1(FIFO_Full_reg),
        .I2(Q[3]),
        .I3(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I4(out),
        .I5(sig_coelsc_reg_empty),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hC9C9C9C96CC9C9C9)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sig_data2wsc_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .O(addr_i_p1[1]));
  LUT3 #(
    .INIT(8'hFB)) 
    \INFERRED_GEN.cnt_i[1]_i_2__0 
       (.I0(Q[3]),
        .I1(sig_coelsc_reg_empty),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .O(\INFERRED_GEN.cnt_i_reg[3]_1 ));
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I2(FIFO_Full_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h2CCCCCCCCCCCCCCD)) 
    \INFERRED_GEN.cnt_i[3]_i_1__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[3]_2 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(FIFO_Full_reg),
        .I5(Q[0]),
        .O(addr_i_p1[3]));
  FDSE #(
    .INIT(1'b1)) 
    \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module zynq_blk_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0
   (sig_first_dbeat_reg,
    sig_last_dbeat_reg,
    fifo_full_p1,
    Q,
    D,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    \sig_addr_posted_cntr_reg[0] ,
    \sig_dbeat_cntr_reg[0] ,
    sig_first_dbeat_reg_0,
    sig_first_dbeat_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_11_out,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    \sig_dbeat_cntr_reg[7] ,
    \sig_dbeat_cntr_reg[6] ,
    out,
    sig_ld_new_cmd_reg,
    sig_next_cmd_cmplt_reg_reg,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_wdc_status_going_full,
    sig_dqual_reg_empty_reg_1,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_addr_posted_cntr,
    sig_last_mmap_dbeat_reg,
    sig_halt_reg,
    sig_dqual_reg_full,
    sig_m_valid_dup_i_2_0,
    SR,
    m_axi_s2mm_aclk);
  output sig_first_dbeat_reg;
  output sig_last_dbeat_reg;
  output fifo_full_p1;
  output [1:0]Q;
  output [6:0]D;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output \sig_addr_posted_cntr_reg[0] ;
  input \sig_dbeat_cntr_reg[0] ;
  input sig_first_dbeat_reg_0;
  input sig_first_dbeat_reg_1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_11_out;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input [7:0]\sig_dbeat_cntr_reg[7] ;
  input \sig_dbeat_cntr_reg[6] ;
  input [5:0]out;
  input sig_ld_new_cmd_reg;
  input sig_next_cmd_cmplt_reg_reg;
  input \sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_wdc_status_going_full;
  input sig_dqual_reg_empty_reg_1;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input [2:0]sig_addr_posted_cntr;
  input sig_last_mmap_dbeat_reg;
  input sig_halt_reg;
  input sig_dqual_reg_full;
  input sig_m_valid_dup_i_2_0;
  input [0:0]SR;
  input m_axi_s2mm_aclk;

  wire [6:0]D;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i[2]_i_2__0_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire p_11_out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire [7:0]\sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_halt_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_m_valid_dup_i_2_0;
  wire sig_m_valid_dup_i_5_n_0;
  wire sig_next_calc_error_reg_i_5_n_0;
  wire sig_next_calc_error_reg_i_6_n_0;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_rd_empty;
  wire sig_stat2wsc_status_ready;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h30410000)) 
    FIFO_Full_i_1__2
       (.I0(sig_rd_empty),
        .I1(\INFERRED_GEN.cnt_i[2]_i_2__0_n_0 ),
        .I2(Q[0]),
        .I3(sig_last_dbeat_reg),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(sig_last_dbeat_reg),
        .I1(p_11_out),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA6A69AA6A6A6A6A6)) 
    \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(Q[1]),
        .I1(sig_last_dbeat_reg),
        .I2(Q[0]),
        .I3(p_11_out),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I5(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h0A3A060A)) 
    \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(sig_rd_empty),
        .I1(Q[1]),
        .I2(sig_last_dbeat_reg),
        .I3(Q[0]),
        .I4(\INFERRED_GEN.cnt_i[2]_i_2__0_n_0 ),
        .O(addr_i_p1[2]));
  LUT3 #(
    .INIT(8'hDF)) 
    \INFERRED_GEN.cnt_i[2]_i_2__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(p_11_out),
        .O(\INFERRED_GEN.cnt_i[2]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SR));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [1]),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(sig_last_dbeat_reg),
        .I3(out[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [2]),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(\sig_dbeat_cntr_reg[7] [1]),
        .I3(sig_last_dbeat_reg),
        .I4(out[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [3]),
        .I1(\sig_dbeat_cntr_reg[7] [1]),
        .I2(\sig_dbeat_cntr_reg[7] [0]),
        .I3(\sig_dbeat_cntr_reg[7] [2]),
        .I4(sig_last_dbeat_reg),
        .I5(out[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [4]),
        .I1(\sig_dbeat_cntr_reg[4] ),
        .I2(sig_last_dbeat_reg),
        .I3(out[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [5]),
        .I1(\sig_dbeat_cntr_reg[5] ),
        .I2(sig_last_dbeat_reg),
        .I3(out[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [6]),
        .I1(\sig_dbeat_cntr_reg[6] ),
        .I2(sig_last_dbeat_reg),
        .I3(out[5]),
        .O(D[5]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_last_dbeat_reg),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h5401)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(sig_last_dbeat_reg),
        .I1(\sig_dbeat_cntr_reg[7] [6]),
        .I2(\sig_dbeat_cntr_reg[6] ),
        .I3(\sig_dbeat_cntr_reg[7] [7]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hF8080000)) 
    sig_first_dbeat_i_1
       (.I0(\sig_dbeat_cntr_reg[0] ),
        .I1(sig_first_dbeat_reg_0),
        .I2(sig_last_dbeat_reg),
        .I3(sig_first_dbeat_reg_1),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_first_dbeat_reg));
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_last_dbeat_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  LUT6 #(
    .INIT(64'hFFFFAAABAAABAAAB)) 
    sig_m_valid_dup_i_2
       (.I0(sig_m_valid_dup_i_5_n_0),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_last_mmap_dbeat_reg),
        .I5(sig_halt_reg),
        .O(\sig_addr_posted_cntr_reg[0] ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDFDDDD)) 
    sig_m_valid_dup_i_5
       (.I0(sig_dqual_reg_full),
        .I1(sig_dqual_reg_empty_reg_1),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_m_valid_dup_i_2_0),
        .I4(sig_last_mmap_dbeat_reg),
        .I5(sig_addr_posted_cntr[1]),
        .O(sig_m_valid_dup_i_5_n_0));
  LUT3 #(
    .INIT(8'h4F)) 
    sig_next_calc_error_reg_i_1
       (.I0(sig_last_dbeat_reg),
        .I1(sig_next_cmd_cmplt_reg_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0));
  LUT5 #(
    .INIT(32'h00FF0080)) 
    sig_next_calc_error_reg_i_2
       (.I0(sig_dqual_reg_empty_reg),
        .I1(sig_dqual_reg_empty_reg_0),
        .I2(sig_next_sequential_reg),
        .I3(sig_next_calc_error_reg_i_5_n_0),
        .I4(sig_dqual_reg_empty),
        .O(sig_last_dbeat_reg));
  LUT6 #(
    .INIT(64'hFFFDFFFDFFFFFFFD)) 
    sig_next_calc_error_reg_i_5
       (.I0(sig_next_calc_error_reg_i_6_n_0),
        .I1(sig_rd_empty),
        .I2(sig_wdc_status_going_full),
        .I3(sig_dqual_reg_empty_reg_1),
        .I4(sig_wsc2stat_status_valid),
        .I5(sig_stat2wsc_status_ready),
        .O(sig_next_calc_error_reg_i_5_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    sig_next_calc_error_reg_i_6
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .O(sig_next_calc_error_reg_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module zynq_blk_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_2
   (fifo_full_p1,
    sig_inhibit_rdy_n_reg,
    Q,
    sig_push_addr_reg1_out,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_addr_reg_empty,
    sig_halt_reg,
    p_22_out,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    SR,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output sig_inhibit_rdy_n_reg;
  output [1:0]Q;
  output sig_push_addr_reg1_out;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_addr_reg_empty;
  input sig_halt_reg;
  input p_22_out;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]SR;
  input m_axi_s2mm_aclk;

  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire p_22_out;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_push_addr_reg1_out;
  wire sig_rd_empty;

  LUT6 #(
    .INIT(64'h00A6005100000000)) 
    FIFO_Full_i_1__1
       (.I0(sig_inhibit_rdy_n_reg),
        .I1(sig_addr_reg_empty),
        .I2(sig_halt_reg),
        .I3(sig_rd_empty),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h66966666)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(sig_push_addr_reg1_out),
        .I1(Q[0]),
        .I2(p_22_out),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hFFDF20FF0020DF00)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(p_22_out),
        .I3(sig_push_addr_reg1_out),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'hF00DF0F0F0F0F2F0)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(sig_addr_reg_empty),
        .I1(sig_halt_reg),
        .I2(sig_rd_empty),
        .I3(sig_inhibit_rdy_n_reg),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  LUT3 #(
    .INIT(8'hDF)) 
    \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(p_22_out),
        .O(sig_inhibit_rdy_n_reg));
  FDSE #(
    .INIT(1'b1)) 
    \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SR));
  LUT3 #(
    .INIT(8'h02)) 
    \sig_next_addr_reg[31]_i_2 
       (.I0(sig_addr_reg_empty),
        .I1(sig_halt_reg),
        .I2(sig_rd_empty),
        .O(sig_push_addr_reg1_out));
  LUT4 #(
    .INIT(16'h1000)) 
    sig_posted_to_axi_2_i_1
       (.I0(sig_rd_empty),
        .I1(sig_halt_reg),
        .I2(sig_addr_reg_empty),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module zynq_blk_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3
   (fifo_full_p1,
    Q,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    sig_sm_pop_cmd_fifo,
    p_9_out,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    p_7_out,
    sig_need_cmd_flush,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ,
    out,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ,
    SR,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output [1:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  input sig_sm_pop_cmd_fifo;
  input p_9_out;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input p_7_out;
  input sig_need_cmd_flush;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ;
  input [0:0]out;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  input [0:0]SR;
  input m_axi_s2mm_aclk;

  wire \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0 ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  wire [1:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i[1]_i_2_n_0 ;
  wire \INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire p_7_out;
  wire p_9_out;
  wire sig_need_cmd_flush;
  wire sig_sm_pop_cmd_fifo;

  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h12010000)) 
    FIFO_Full_i_1__3
       (.I0(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .I1(Q[2]),
        .I2(sig_sm_pop_cmd_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h0A0ADDDD0A0AFFDD)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_1 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [0]),
        .I1(Q[2]),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [1]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [2]),
        .I5(out),
        .O(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00A400AE)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_1 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [1]),
        .I1(p_7_out),
        .I2(Q[2]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0 ),
        .I4(sig_need_cmd_flush),
        .I5(\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ),
        .O(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] [1]));
  LUT4 #(
    .INIT(16'hDFDD)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [0]),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [2]),
        .I2(Q[2]),
        .I3(out),
        .O(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB4B44BB4B4B4B4B4)) 
    \INFERRED_GEN.cnt_i[0]_i_1__3 
       (.I0(Q[2]),
        .I1(sig_sm_pop_cmd_fifo),
        .I2(Q[0]),
        .I3(p_9_out),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I5(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA9A96AA9A9A9A9A9)) 
    \INFERRED_GEN.cnt_i[1]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\INFERRED_GEN.cnt_i[1]_i_2_n_0 ),
        .I3(p_9_out),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I5(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .O(addr_i_p1[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(Q[2]),
        .I1(sig_sm_pop_cmd_fifo),
        .O(\INFERRED_GEN.cnt_i[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hDFDF0420)) 
    \INFERRED_GEN.cnt_i[2]_i_1__3 
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .I2(Q[0]),
        .I3(sig_sm_pop_cmd_fifo),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  LUT3 #(
    .INIT(8'hDF)) 
    \INFERRED_GEN.cnt_i[2]_i_2__1 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(p_9_out),
        .O(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module zynq_blk_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    din,
    Q,
    sig_btt_eq_0_reg,
    sig_btt_cntr0,
    fifo_full_p1,
    SS,
    ld_btt_cntr_reg1_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \sig_btt_cntr_dup_reg[0] ,
    lsig_absorb2tlast,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    sig_strm_tlast,
    \gen_wr_a.gen_word_narrow.mem_reg_1_0 ,
    out,
    \sig_btt_cntr_dup_reg[0]_0 ,
    sig_btt_eq_0,
    E,
    sig_btt_eq_0_reg_0,
    sig_btt_eq_0_reg_1,
    sig_btt_eq_0_reg_2,
    \INFERRED_GEN.cnt_i_reg[4]_1 ,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    slice_insert_valid,
    sig_eop_sent_reg,
    ld_btt_cntr_reg1,
    sig_sm_ld_dre_cmd,
    sig_cmd_full,
    CO,
    sig_valid_fifo_ld12_out,
    m_axi_s2mm_aclk);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output \INFERRED_GEN.cnt_i_reg[4]_0 ;
  output [0:0]din;
  output [4:0]Q;
  output sig_btt_eq_0_reg;
  output sig_btt_cntr0;
  output fifo_full_p1;
  output [0:0]SS;
  output ld_btt_cntr_reg1_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \sig_btt_cntr_dup_reg[0] ;
  input lsig_absorb2tlast;
  input \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  input sig_strm_tlast;
  input \gen_wr_a.gen_word_narrow.mem_reg_1_0 ;
  input [1:0]out;
  input \sig_btt_cntr_dup_reg[0]_0 ;
  input sig_btt_eq_0;
  input [0:0]E;
  input sig_btt_eq_0_reg_0;
  input sig_btt_eq_0_reg_1;
  input sig_btt_eq_0_reg_2;
  input \INFERRED_GEN.cnt_i_reg[4]_1 ;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input slice_insert_valid;
  input sig_eop_sent_reg;
  input ld_btt_cntr_reg1;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_full;
  input [0:0]CO;
  input sig_valid_fifo_ld12_out;
  input m_axi_s2mm_aclk;

  wire [0:0]CO;
  wire [0:0]E;
  wire FIFO_Full_i_2_n_0;
  wire \INFERRED_GEN.cnt_i[3]_i_2__1_n_0 ;
  wire \INFERRED_GEN.cnt_i[4]_i_3_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[4]_1 ;
  wire [4:0]Q;
  wire [0:0]SS;
  wire [4:0]addr_i_p1;
  wire [0:0]din;
  wire fifo_full_p1;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_0 ;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_reg;
  wire lsig_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire [1:0]out;
  wire sig_btt_cntr0;
  wire \sig_btt_cntr_dup_reg[0] ;
  wire \sig_btt_cntr_dup_reg[0]_0 ;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_reg;
  wire sig_btt_eq_0_reg_0;
  wire sig_btt_eq_0_reg_1;
  wire sig_btt_eq_0_reg_2;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_eop_sent_reg;
  wire sig_sm_ld_dre_cmd;
  wire sig_strm_tlast;
  wire sig_valid_fifo_ld12_out;
  wire slice_insert_valid;

  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hC0040040)) 
    FIFO_Full_i_1__4
       (.I0(Q[4]),
        .I1(FIFO_Full_i_2_n_0),
        .I2(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I4(Q[3]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h20820400)) 
    FIFO_Full_i_2
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i[3]_i_2__1_n_0 ),
        .I2(Q[0]),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I4(Q[1]),
        .O(FIFO_Full_i_2_n_0));
  LUT6 #(
    .INIT(64'h0020AA20AA20AA20)) 
    \GEN_INDET_BTT.lsig_absorb2tlast_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I2(\sig_btt_cntr_dup_reg[0] ),
        .I3(lsig_absorb2tlast),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I5(sig_strm_tlast),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__4 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(slice_insert_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA6A69AA6A6A6A6A6)) 
    \INFERRED_GEN.cnt_i[1]_i_1__4 
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I2(Q[0]),
        .I3(slice_insert_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I5(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'hFBDF0420)) 
    \INFERRED_GEN.cnt_i[2]_i_1__4 
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i[3]_i_2__1_n_0 ),
        .I2(Q[0]),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hAAAAA9AAAA6AAAAA)) 
    \INFERRED_GEN.cnt_i[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\INFERRED_GEN.cnt_i[3]_i_2__1_n_0 ),
        .I4(Q[0]),
        .I5(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .O(addr_i_p1[3]));
  LUT3 #(
    .INIT(8'hDF)) 
    \INFERRED_GEN.cnt_i[3]_i_2__1 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(slice_insert_valid),
        .O(\INFERRED_GEN.cnt_i[3]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.cnt_i[4]_i_1 
       (.I0(sig_eop_sent_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SS));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h122E)) 
    \INFERRED_GEN.cnt_i[4]_i_2 
       (.I0(Q[4]),
        .I1(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I2(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ),
        .I3(Q[3]),
        .O(addr_i_p1[4]));
  LUT5 #(
    .INIT(32'hAEAAAA8A)) 
    \INFERRED_GEN.cnt_i[4]_i_3 
       (.I0(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I1(Q[0]),
        .I2(\INFERRED_GEN.cnt_i[3]_i_2__1_n_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \INFERRED_GEN.cnt_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(Q[4]),
        .S(SS));
  LUT6 #(
    .INIT(64'h000000AE00AE00AE)) 
    ld_btt_cntr_reg1_i_1
       (.I0(ld_btt_cntr_reg1),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr0),
        .I4(CO),
        .I5(sig_valid_fifo_ld12_out),
        .O(ld_btt_cntr_reg1_reg));
  LUT6 #(
    .INIT(64'hFF101010FFFFFFFF)) 
    \sig_btt_cntr[13]_i_1__0 
       (.I0(lsig_absorb2tlast),
        .I1(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I2(\sig_btt_cntr_dup_reg[0] ),
        .I3(\sig_btt_cntr_dup_reg[0]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_btt_cntr0));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_btt_cntr[13]_i_4__0 
       (.I0(Q[4]),
        .I1(out[0]),
        .O(\INFERRED_GEN.cnt_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFEAEAEAEAEAEAEAE)) 
    sig_btt_eq_0_i_1
       (.I0(sig_btt_cntr0),
        .I1(sig_btt_eq_0),
        .I2(E),
        .I3(sig_btt_eq_0_reg_0),
        .I4(sig_btt_eq_0_reg_1),
        .I5(sig_btt_eq_0_reg_2),
        .O(sig_btt_eq_0_reg));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_0 ),
        .I1(Q[4]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I3(out[1]),
        .I4(\sig_btt_cntr_dup_reg[0]_0 ),
        .O(din));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module zynq_blk_axi_dma_0_0_dynshreg_f
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    p_2_out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    sig_wr_fifo,
    m_axi_s2mm_bresp,
    addr,
    m_axi_s2mm_aclk);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output p_2_out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input [2:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input sig_wr_fifo;
  input [1:0]m_axi_s2mm_bresp;
  input [0:2]addr;
  input m_axi_s2mm_aclk;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire [2:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:2]addr;
  wire m_axi_s2mm_aclk;
  wire [1:0]m_axi_s2mm_bresp;
  wire p_2_out;
  wire sig_wr_fifo;
  wire [1:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0F08)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(sig_wresp_sfifo_out[0]),
        .I1(sig_wresp_sfifo_out[1]),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .I3(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg [1]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_i_1 
       (.I0(sig_wresp_sfifo_out[1]),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg [0]),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg [1]),
        .I3(\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .I4(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg [2]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0F02)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(sig_wresp_sfifo_out[1]),
        .I1(sig_wresp_sfifo_out[0]),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .I3(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg [2]),
        .O(p_2_out));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[1]),
        .Q(sig_wresp_sfifo_out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[0]),
        .Q(sig_wresp_sfifo_out[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module zynq_blk_axi_dma_0_0_dynshreg_f__parameterized0
   (E,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    FIFO_Full_reg,
    D,
    out,
    p_4_out,
    p_0_in,
    \sig_wdc_statcnt_reg[3] ,
    sig_coelsc_reg_empty,
    Q,
    \sig_wdc_statcnt_reg[2] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    sig_data2wsc_valid,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in,
    m_axi_s2mm_aclk);
  output [0:0]E;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output FIFO_Full_reg;
  output [2:0]D;
  output [16:0]out;
  output p_4_out;
  output p_0_in;
  input [3:0]\sig_wdc_statcnt_reg[3] ;
  input sig_coelsc_reg_empty;
  input [0:0]Q;
  input [3:0]\sig_wdc_statcnt_reg[2] ;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  input sig_data2wsc_valid;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [16:0]in;
  input m_axi_s2mm_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [0:0]Q;
  wire [16:0]in;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire p_0_in;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire [3:0]\sig_wdc_statcnt_reg[2] ;
  wire [3:0]\sig_wdc_statcnt_reg[3] ;

  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(out[0]),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .O(p_4_out));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_3 
       (.I0(out[1]),
        .O(p_0_in));
  LUT4 #(
    .INIT(16'hFF75)) 
    \INFERRED_GEN.cnt_i[3]_i_2 
       (.I0(sig_coelsc_reg_empty),
        .I1(out[0]),
        .I2(Q),
        .I3(\sig_wdc_statcnt_reg[2] [3]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(\sig_wdc_statcnt_reg[2] [0]),
        .A1(\sig_wdc_statcnt_reg[2] [1]),
        .A2(\sig_wdc_statcnt_reg[2] [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][10]_srl6 
       (.A0(\sig_wdc_statcnt_reg[2] [0]),
        .A1(\sig_wdc_statcnt_reg[2] [1]),
        .A2(\sig_wdc_statcnt_reg[2] [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][11]_srl6 
       (.A0(\sig_wdc_statcnt_reg[2] [0]),
        .A1(\sig_wdc_statcnt_reg[2] [1]),
        .A2(\sig_wdc_statcnt_reg[2] [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][12]_srl6 
       (.A0(\sig_wdc_statcnt_reg[2] [0]),
        .A1(\sig_wdc_statcnt_reg[2] [1]),
        .A2(\sig_wdc_statcnt_reg[2] [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][13]_srl6 
       (.A0(\sig_wdc_statcnt_reg[2] [0]),
        .A1(\sig_wdc_statcnt_reg[2] [1]),
        .A2(\sig_wdc_statcnt_reg[2] [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][14]_srl6 
       (.A0(\sig_wdc_statcnt_reg[2] [0]),
        .A1(\sig_wdc_statcnt_reg[2] [1]),
        .A2(\sig_wdc_statcnt_reg[2] [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][15]_srl6 
       (.A0(\sig_wdc_statcnt_reg[2] [0]),
        .A1(\sig_wdc_statcnt_reg[2] [1]),
        .A2(\sig_wdc_statcnt_reg[2] [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][16]_srl6 
       (.A0(\sig_wdc_statcnt_reg[2] [0]),
        .A1(\sig_wdc_statcnt_reg[2] [1]),
        .A2(\sig_wdc_statcnt_reg[2] [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[5][16]_srl6_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .I2(sig_data2wsc_valid),
        .O(FIFO_Full_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(\sig_wdc_statcnt_reg[2] [0]),
        .A1(\sig_wdc_statcnt_reg[2] [1]),
        .A2(\sig_wdc_statcnt_reg[2] [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][2]_srl6 
       (.A0(\sig_wdc_statcnt_reg[2] [0]),
        .A1(\sig_wdc_statcnt_reg[2] [1]),
        .A2(\sig_wdc_statcnt_reg[2] [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][3]_srl6 
       (.A0(\sig_wdc_statcnt_reg[2] [0]),
        .A1(\sig_wdc_statcnt_reg[2] [1]),
        .A2(\sig_wdc_statcnt_reg[2] [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][4]_srl6 
       (.A0(\sig_wdc_statcnt_reg[2] [0]),
        .A1(\sig_wdc_statcnt_reg[2] [1]),
        .A2(\sig_wdc_statcnt_reg[2] [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][5]_srl6 
       (.A0(\sig_wdc_statcnt_reg[2] [0]),
        .A1(\sig_wdc_statcnt_reg[2] [1]),
        .A2(\sig_wdc_statcnt_reg[2] [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][6]_srl6 
       (.A0(\sig_wdc_statcnt_reg[2] [0]),
        .A1(\sig_wdc_statcnt_reg[2] [1]),
        .A2(\sig_wdc_statcnt_reg[2] [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][7]_srl6 
       (.A0(\sig_wdc_statcnt_reg[2] [0]),
        .A1(\sig_wdc_statcnt_reg[2] [1]),
        .A2(\sig_wdc_statcnt_reg[2] [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][8]_srl6 
       (.A0(\sig_wdc_statcnt_reg[2] [0]),
        .A1(\sig_wdc_statcnt_reg[2] [1]),
        .A2(\sig_wdc_statcnt_reg[2] [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][9]_srl6 
       (.A0(\sig_wdc_statcnt_reg[2] [0]),
        .A1(\sig_wdc_statcnt_reg[2] [1]),
        .A2(\sig_wdc_statcnt_reg[2] [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  LUT6 #(
    .INIT(64'h69496969C3C3C3C3)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .I1(\sig_wdc_statcnt_reg[3] [0]),
        .I2(\sig_wdc_statcnt_reg[3] [1]),
        .I3(\sig_wdc_statcnt_reg[3] [3]),
        .I4(\sig_wdc_statcnt_reg[3] [2]),
        .I5(FIFO_Full_reg),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h7E81EE11)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(\sig_wdc_statcnt_reg[3] [0]),
        .I1(\sig_wdc_statcnt_reg[3] [1]),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .I3(\sig_wdc_statcnt_reg[3] [2]),
        .I4(FIFO_Full_reg),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAA8AAAAA55555554)) 
    \sig_wdc_statcnt[3]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .I1(\sig_wdc_statcnt_reg[3] [0]),
        .I2(\sig_wdc_statcnt_reg[3] [1]),
        .I3(\sig_wdc_statcnt_reg[3] [3]),
        .I4(\sig_wdc_statcnt_reg[3] [2]),
        .I5(FIFO_Full_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCC9CCC3)) 
    \sig_wdc_statcnt[3]_i_2 
       (.I0(FIFO_Full_reg),
        .I1(\sig_wdc_statcnt_reg[3] [3]),
        .I2(\sig_wdc_statcnt_reg[3] [1]),
        .I3(\sig_wdc_statcnt_reg[3] [0]),
        .I4(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .I5(\sig_wdc_statcnt_reg[3] [2]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module zynq_blk_axi_dma_0_0_dynshreg_f__parameterized1
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    out,
    D,
    sig_sm_ld_dre_cmd_ns,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    p_9_out,
    sig_curr_eof_reg_reg,
    sig_curr_eof_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_need_cmd_flush,
    sig_sm_ld_dre_cmd,
    lsig_cmd_fetch_pause,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    \sig_next_strt_offset_reg[0] ,
    p_7_out,
    Q,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 ,
    in,
    m_axi_s2mm_aclk);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output [15:0]out;
  output [0:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  output [0:0]\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input p_9_out;
  input sig_curr_eof_reg_reg;
  input sig_curr_eof_reg_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_need_cmd_flush;
  input sig_sm_ld_dre_cmd;
  input lsig_cmd_fetch_pause;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  input [0:0]\sig_next_strt_offset_reg[0] ;
  input p_7_out;
  input [2:0]Q;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 ;
  input [16:0]in;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire [2:0]Q;
  wire [16:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire [15:0]out;
  wire p_7_out;
  wire p_9_out;
  wire [22:22]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_curr_eof_reg_reg;
  wire sig_curr_eof_reg_reg_0;
  wire sig_need_cmd_flush;
  wire [0:0]\sig_next_strt_offset_reg[0] ;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_wr_fifo;

  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sig_cmd_fifo_data_out),
        .I3(Q[2]),
        .O(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ));
  LUT6 #(
    .INIT(64'h000F000F0000EA00)) 
    \FSM_sequential_sig_cmdcntl_sm_state[2]_i_1 
       (.I0(out[15]),
        .I1(sig_need_cmd_flush),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [2]),
        .I5(Q[2]),
        .O(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ));
  LUT6 #(
    .INIT(64'hAAAA002000000000)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_need_cmd_flush),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_fifo_data_out),
        .I4(lsig_cmd_fetch_pause),
        .I5(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1 
       (.I0(p_9_out),
        .I1(sig_curr_eof_reg_reg),
        .I2(sig_curr_eof_reg_reg_0),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(sig_cmd_fifo_data_out));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_next_strt_offset[0]_i_1 
       (.I0(out[0]),
        .I1(\sig_next_strt_offset_reg[0] ),
        .O(D));
  LUT4 #(
    .INIT(16'h0888)) 
    sig_sm_ld_dre_cmd_i_1
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ),
        .I1(p_7_out),
        .I2(Q[1]),
        .I3(sig_need_cmd_flush),
        .O(sig_sm_ld_dre_cmd_ns));
  LUT4 #(
    .INIT(16'h0010)) 
    sig_sm_pop_cmd_fifo_i_2
       (.I0(out[15]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 [2]),
        .O(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module zynq_blk_axi_dma_0_0_dynshreg_f__parameterized2
   (sig_eop_sent,
    sig_m_valid_out_reg,
    out,
    \sig_mssa_index_reg_out_reg[0] ,
    sig_m_valid_dup_reg,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    DI,
    p_0_out,
    \sig_strb_reg_out_reg[7] ,
    din,
    sig_eop_sent_reg_reg,
    sig_eop_sent_reg_reg_0,
    Q,
    lsig_absorb2tlast,
    sig_eop_sent_reg_reg_1,
    sig_strm_tlast,
    sig_eop_sent_reg_reg_2,
    \sig_data_reg_out_reg[63] ,
    \sig_data_reg_out_reg[63]_0 ,
    slice_insert_valid,
    \INFERRED_GEN.data_reg[15][0]_srl16_0 ,
    \INFERRED_GEN.data_reg[15][0]_srl16_1 ,
    sig_clr_dbc_reg,
    \sig_byte_cntr[3]_i_10_0 ,
    \sig_byte_cntr[3]_i_6 ,
    in,
    m_axi_s2mm_aclk);
  output sig_eop_sent;
  output sig_m_valid_out_reg;
  output [10:0]out;
  output \sig_mssa_index_reg_out_reg[0] ;
  output [0:0]sig_m_valid_dup_reg;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  output [0:0]DI;
  output [0:0]p_0_out;
  output \sig_strb_reg_out_reg[7] ;
  output [0:0]din;
  input sig_eop_sent_reg_reg;
  input sig_eop_sent_reg_reg_0;
  input [4:0]Q;
  input lsig_absorb2tlast;
  input sig_eop_sent_reg_reg_1;
  input sig_strm_tlast;
  input [2:0]sig_eop_sent_reg_reg_2;
  input \sig_data_reg_out_reg[63] ;
  input \sig_data_reg_out_reg[63]_0 ;
  input slice_insert_valid;
  input \INFERRED_GEN.data_reg[15][0]_srl16_0 ;
  input \INFERRED_GEN.data_reg[15][0]_srl16_1 ;
  input sig_clr_dbc_reg;
  input [4:0]\sig_byte_cntr[3]_i_10_0 ;
  input \sig_byte_cntr[3]_i_6 ;
  input [0:13]in;
  input m_axi_s2mm_aclk;

  wire [0:0]DI;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire \INFERRED_GEN.data_reg[15][0]_srl16_0 ;
  wire \INFERRED_GEN.data_reg[15][0]_srl16_1 ;
  wire [4:0]Q;
  wire [0:0]din;
  wire [0:13]in;
  wire lsig_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire [10:0]out;
  wire [0:0]p_0_out;
  wire [4:0]\sig_byte_cntr[3]_i_10_0 ;
  wire \sig_byte_cntr[3]_i_14_n_0 ;
  wire \sig_byte_cntr[3]_i_6 ;
  wire sig_clr_dbc_reg;
  wire \sig_data_reg_out_reg[63] ;
  wire \sig_data_reg_out_reg[63]_0 ;
  wire sig_eop_sent;
  wire sig_eop_sent_reg_reg;
  wire sig_eop_sent_reg_reg_0;
  wire sig_eop_sent_reg_reg_1;
  wire [2:0]sig_eop_sent_reg_reg_2;
  wire [0:0]sig_m_valid_dup_reg;
  wire sig_m_valid_out_reg;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire sig_s_ready_dup_i_3_n_0;
  wire \sig_strb_reg_out_reg[7] ;
  wire sig_strm_tlast;
  wire [11:8]sig_tstrb_fifo_data_out;
  wire sig_wr_fifo;
  wire slice_insert_valid;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][10]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][11]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][12]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][13]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[15][13]_srl16_i_1 
       (.I0(slice_insert_valid),
        .I1(\INFERRED_GEN.data_reg[15][0]_srl16_0 ),
        .I2(\INFERRED_GEN.data_reg[15][0]_srl16_1 ),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(sig_tstrb_fifo_data_out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(sig_tstrb_fifo_data_out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(sig_tstrb_fifo_data_out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][7]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][8]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][9]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[4]));
  LUT6 #(
    .INIT(64'h8C8CCC8C0C0C0C0C)) 
    \sig_btt_cntr[13]_i_5__0 
       (.I0(\sig_mssa_index_reg_out_reg[0] ),
        .I1(sig_eop_sent_reg_reg_1),
        .I2(sig_strm_tlast),
        .I3(sig_eop_sent_reg_reg_2[2]),
        .I4(out[8]),
        .I5(sig_tstrb_fifo_data_out[11]),
        .O(sig_m_valid_out_reg));
  LUT6 #(
    .INIT(64'h40440000F0FF4044)) 
    \sig_btt_cntr[13]_i_6 
       (.I0(sig_tstrb_fifo_data_out[8]),
        .I1(sig_eop_sent_reg_reg_2[0]),
        .I2(sig_eop_sent_reg_reg_2[2]),
        .I3(out[8]),
        .I4(sig_eop_sent_reg_reg_2[1]),
        .I5(sig_tstrb_fifo_data_out[9]),
        .O(\sig_mssa_index_reg_out_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \sig_byte_cntr[3]_i_10 
       (.I0(\sig_byte_cntr[3]_i_14_n_0 ),
        .I1(out[6]),
        .I2(\sig_byte_cntr[3]_i_10_0 [3]),
        .I3(out[5]),
        .I4(\sig_byte_cntr[3]_i_10_0 [2]),
        .I5(\sig_byte_cntr[3]_i_6 ),
        .O(p_0_out));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sig_byte_cntr[3]_i_14 
       (.I0(out[7]),
        .I1(\sig_byte_cntr[3]_i_10_0 [4]),
        .I2(\sig_byte_cntr[3]_i_10_0 [0]),
        .I3(out[0]),
        .I4(\sig_byte_cntr[3]_i_10_0 [1]),
        .I5(out[4]),
        .O(\sig_byte_cntr[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8FFF)) 
    \sig_byte_cntr[3]_i_16 
       (.I0(out[7]),
        .I1(\sig_byte_cntr[3]_i_10_0 [4]),
        .I2(out[0]),
        .I3(\sig_byte_cntr[3]_i_10_0 [0]),
        .O(\sig_strb_reg_out_reg[7] ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[3]_i_2 
       (.I0(p_0_out),
        .I1(sig_eop_sent_reg_reg),
        .I2(sig_clr_dbc_reg),
        .O(DI));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[63]_i_1__1 
       (.I0(\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .I1(\sig_data_reg_out_reg[63] ),
        .O(sig_m_valid_dup_reg));
  LUT6 #(
    .INIT(64'h888888888888F888)) 
    sig_eop_sent_reg_i_1
       (.I0(sig_eop_sent_reg_reg),
        .I1(sig_eop_sent_reg_reg_0),
        .I2(sig_m_valid_out_reg),
        .I3(out[9]),
        .I4(Q[4]),
        .I5(lsig_absorb2tlast),
        .O(sig_eop_sent));
  LUT3 #(
    .INIT(8'hAE)) 
    sig_s_ready_dup_i_2__0
       (.I0(lsig_absorb2tlast),
        .I1(sig_s_ready_dup_i_3_n_0),
        .I2(\sig_data_reg_out_reg[63]_0 ),
        .O(\GEN_INDET_BTT.lsig_absorb2tlast_reg ));
  LUT6 #(
    .INIT(64'h5555FFFFDF55FFFF)) 
    sig_s_ready_dup_i_3
       (.I0(sig_tstrb_fifo_data_out[11]),
        .I1(out[8]),
        .I2(sig_eop_sent_reg_reg_2[2]),
        .I3(sig_strm_tlast),
        .I4(sig_eop_sent_reg_reg_1),
        .I5(\sig_mssa_index_reg_out_reg[0] ),
        .O(sig_s_ready_dup_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_11 
       (.I0(out[0]),
        .I1(\sig_byte_cntr[3]_i_10_0 [0]),
        .O(din));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module zynq_blk_axi_dma_0_0_dynshreg_f__parameterized3
   (p_0_in,
    out,
    p_22_out,
    \sig_next_addr_reg_reg[0] ,
    \sig_next_addr_reg_reg[0]_0 ,
    in,
    Q,
    m_axi_s2mm_aclk);
  output p_0_in;
  output [42:0]out;
  input p_22_out;
  input \sig_next_addr_reg_reg[0] ;
  input \sig_next_addr_reg_reg[0]_0 ;
  input [40:0]in;
  input [1:0]Q;
  input m_axi_s2mm_aclk;

  wire [1:0]Q;
  wire [40:0]in;
  wire m_axi_s2mm_aclk;
  wire [42:0]out;
  wire p_0_in;
  wire p_22_out;
  wire \sig_next_addr_reg_reg[0] ;
  wire \sig_next_addr_reg_reg[0]_0 ;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[39]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(1'b1),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(1'b1),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1 
       (.I0(p_22_out),
        .I1(\sig_next_addr_reg_reg[0] ),
        .I2(\sig_next_addr_reg_reg[0]_0 ),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[40]),
        .Q(out[42]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(out[42]),
        .O(p_0_in));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module zynq_blk_axi_dma_0_0_dynshreg_f__parameterized4
   (D,
    out,
    \sig_xfer_len_reg_reg[1] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    \sig_xfer_addr_reg_reg[2] ,
    p_11_out,
    sig_next_sequential_reg_reg,
    sig_next_sequential_reg_reg_0,
    \sig_dbeat_cntr_reg[0] ,
    Q,
    sig_last_dbeat_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_single_dbeat_reg,
    sig_last_dbeat_reg_0,
    sig_single_dbeat_reg_0,
    sig_next_calc_error_reg_reg,
    sig_next_calc_error_reg_reg_0,
    m_axi_s2mm_aclk);
  output [0:0]D;
  output [11:0]out;
  output \sig_xfer_len_reg_reg[1] ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output [0:0]\sig_xfer_addr_reg_reg[2] ;
  input p_11_out;
  input sig_next_sequential_reg_reg;
  input sig_next_sequential_reg_reg_0;
  input \sig_dbeat_cntr_reg[0] ;
  input [0:0]Q;
  input sig_last_dbeat_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_single_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input sig_single_dbeat_reg_0;
  input [12:0]sig_next_calc_error_reg_reg;
  input [1:0]sig_next_calc_error_reg_reg_0;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire [11:0]out;
  wire p_11_out;
  wire [7:7]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire \sig_dbeat_cntr_reg[0] ;
  wire sig_last_dbeat_i_4_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire [12:0]sig_next_calc_error_reg_reg;
  wire [1:0]sig_next_calc_error_reg_reg_0;
  wire sig_next_sequential_reg_reg;
  wire sig_next_sequential_reg_reg_0;
  wire sig_single_dbeat_reg;
  wire sig_single_dbeat_reg_0;
  wire sig_wr_fifo;
  wire [0:0]\sig_xfer_addr_reg_reg[2] ;
  wire \sig_xfer_len_reg_reg[1] ;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[12]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[11]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[9]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[8]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[7]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[6]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[5]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[4]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[3]),
        .Q(sig_cmd_fifo_data_out));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[10]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1 
       (.I0(p_11_out),
        .I1(sig_next_sequential_reg_reg),
        .I2(sig_next_sequential_reg_reg_0),
        .O(sig_wr_fifo));
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_cmd_fifo_data_out),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(Q),
        .O(D));
  LUT6 #(
    .INIT(64'h50FC50CC500C50CC)) 
    sig_last_dbeat_i_1
       (.I0(\sig_xfer_len_reg_reg[1] ),
        .I1(sig_last_dbeat_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(\sig_dbeat_cntr_reg[0] ),
        .I4(sig_single_dbeat_reg),
        .I5(sig_last_dbeat_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_2
       (.I0(sig_last_dbeat_i_4_n_0),
        .I1(out[3]),
        .I2(out[5]),
        .I3(out[7]),
        .O(\sig_xfer_len_reg_reg[1] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_4
       (.I0(sig_cmd_fifo_data_out),
        .I1(out[8]),
        .I2(out[6]),
        .I3(out[4]),
        .O(sig_last_dbeat_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_next_strt_strb_reg[3]_i_1 
       (.I0(out[2]),
        .O(\sig_xfer_addr_reg_reg[2] ));
  LUT5 #(
    .INIT(32'h4C404040)) 
    sig_single_dbeat_i_1
       (.I0(\sig_xfer_len_reg_reg[1] ),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(\sig_dbeat_cntr_reg[0] ),
        .I3(sig_single_dbeat_reg),
        .I4(sig_single_dbeat_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module zynq_blk_axi_dma_0_0_srl_fifo_f
   (D,
    E,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    m_axi_s2mm_bready,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    p_2_out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    SR,
    m_axi_s2mm_aclk,
    Q,
    out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_inhibit_rdy_n,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ,
    sig_coelsc_reg_empty,
    m_axi_s2mm_bready_0,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_s2mm_bresp);
  output [2:0]D;
  output [0:0]E;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  output m_axi_s2mm_bready;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output p_2_out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [3:0]Q;
  input out;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_inhibit_rdy_n;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input sig_coelsc_reg_empty;
  input m_axi_s2mm_bready_0;
  input [2:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire [2:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire m_axi_s2mm_bready_0;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire p_2_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;

  zynq_blk_axi_dma_0_0_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bready_0(m_axi_s2mm_bready_0),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .p_2_out(p_2_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module zynq_blk_axi_dma_0_0_srl_fifo_f__parameterized0
   (FIFO_Full_reg,
    FIFO_Full_reg_0,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    E,
    D,
    \INFERRED_GEN.cnt_i_reg[3] ,
    p_4_out,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    p_0_in,
    SR,
    m_axi_s2mm_aclk,
    \INFERRED_GEN.cnt_i_reg[3]_1 ,
    Q,
    sig_coelsc_reg_empty,
    sig_data2wsc_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \sig_wdc_statcnt_reg[3] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in);
  output FIFO_Full_reg;
  output FIFO_Full_reg_0;
  output [16:0]out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output [0:0]E;
  output [2:0]D;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output p_4_out;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  output p_0_in;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input \INFERRED_GEN.cnt_i_reg[3]_1 ;
  input [0:0]Q;
  input sig_coelsc_reg_empty;
  input sig_data2wsc_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [3:0]\sig_wdc_statcnt_reg[3] ;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [16:0]in;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_1 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [16:0]in;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire p_0_in;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire [3:0]\sig_wdc_statcnt_reg[3] ;

  zynq_blk_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .\INFERRED_GEN.cnt_i_reg[3]_1 (\INFERRED_GEN.cnt_i_reg[3]_1 ),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_4_out(p_4_out),
        .sel(FIFO_Full_reg_0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .\sig_wdc_statcnt_reg[3] (\sig_wdc_statcnt_reg[3] ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module zynq_blk_axi_dma_0_0_srl_fifo_f__parameterized1
   (FIFO_Full_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    D,
    out,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    sig_sm_ld_dre_cmd_ns,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    SR,
    m_axi_s2mm_aclk,
    sig_sm_pop_cmd_fifo,
    p_9_out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_need_cmd_flush,
    sig_sm_ld_dre_cmd,
    lsig_cmd_fetch_pause,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    \sig_next_strt_offset_reg[0] ,
    Q,
    p_7_out,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    in);
  output FIFO_Full_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output [0:0]D;
  output [14:0]out;
  output [2:0]\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  output sig_sm_ld_dre_cmd_ns;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_sm_pop_cmd_fifo;
  input p_9_out;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_need_cmd_flush;
  input sig_sm_ld_dre_cmd;
  input lsig_cmd_fetch_pause;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  input [0:0]\sig_next_strt_offset_reg[0] ;
  input [2:0]Q;
  input p_7_out;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input [16:0]in;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire [2:0]\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [16:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire [14:0]out;
  wire p_7_out;
  wire p_9_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_need_cmd_flush;
  wire [0:0]\sig_next_strt_offset_reg[0] ;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;

  zynq_blk_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.D(D),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .SR(SR),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .p_9_out(p_9_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .\sig_next_strt_offset_reg[0] (\sig_next_strt_offset_reg[0] ),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module zynq_blk_axi_dma_0_0_srl_fifo_f__parameterized2
   (FIFO_Full_reg,
    SS,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    \INFERRED_GEN.cnt_i_reg[4] ,
    sig_m_valid_out_reg,
    din,
    Q,
    out,
    sig_btt_eq_0_reg,
    sig_btt_cntr0,
    sig_eop_sent,
    \sig_mssa_index_reg_out_reg[0] ,
    sig_m_valid_dup_reg,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    ld_btt_cntr_reg1_reg,
    DI,
    p_0_out,
    \sig_strb_reg_out_reg[7] ,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    lsig_absorb2tlast,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    sig_strm_tlast,
    \gen_wr_a.gen_word_narrow.mem_reg_1_0 ,
    sig_eop_sent_reg_reg,
    sig_btt_eq_0,
    E,
    sig_btt_eq_0_reg_0,
    sig_btt_eq_0_reg_1,
    sig_btt_eq_0_reg_2,
    sig_eop_sent_reg_reg_0,
    sig_eop_sent_reg_reg_1,
    \sig_data_reg_out_reg[63] ,
    \sig_data_reg_out_reg[63]_0 ,
    \INFERRED_GEN.cnt_i_reg[1] ,
    slice_insert_valid,
    sig_eop_sent_reg,
    ld_btt_cntr_reg1,
    sig_sm_ld_dre_cmd,
    sig_cmd_full,
    CO,
    sig_valid_fifo_ld12_out,
    sig_clr_dbc_reg,
    \sig_byte_cntr[3]_i_10 ,
    \sig_byte_cntr[3]_i_6 ,
    in);
  output FIFO_Full_reg;
  output [0:0]SS;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output sig_m_valid_out_reg;
  output [1:0]din;
  output [0:0]Q;
  output [9:0]out;
  output sig_btt_eq_0_reg;
  output sig_btt_cntr0;
  output sig_eop_sent;
  output \sig_mssa_index_reg_out_reg[0] ;
  output [0:0]sig_m_valid_dup_reg;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  output ld_btt_cntr_reg1_reg;
  output [0:0]DI;
  output [0:0]p_0_out;
  output \sig_strb_reg_out_reg[7] ;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input lsig_absorb2tlast;
  input \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  input sig_strm_tlast;
  input \gen_wr_a.gen_word_narrow.mem_reg_1_0 ;
  input sig_eop_sent_reg_reg;
  input sig_btt_eq_0;
  input [0:0]E;
  input sig_btt_eq_0_reg_0;
  input sig_btt_eq_0_reg_1;
  input sig_btt_eq_0_reg_2;
  input sig_eop_sent_reg_reg_0;
  input [2:0]sig_eop_sent_reg_reg_1;
  input \sig_data_reg_out_reg[63] ;
  input \sig_data_reg_out_reg[63]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input slice_insert_valid;
  input sig_eop_sent_reg;
  input ld_btt_cntr_reg1;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_full;
  input [0:0]CO;
  input sig_valid_fifo_ld12_out;
  input sig_clr_dbc_reg;
  input [4:0]\sig_byte_cntr[3]_i_10 ;
  input \sig_byte_cntr[3]_i_6 ;
  input [0:13]in;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [1:0]din;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_0 ;
  wire [0:13]in;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_reg;
  wire lsig_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire [9:0]out;
  wire [0:0]p_0_out;
  wire sig_btt_cntr0;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_reg;
  wire sig_btt_eq_0_reg_0;
  wire sig_btt_eq_0_reg_1;
  wire sig_btt_eq_0_reg_2;
  wire [4:0]\sig_byte_cntr[3]_i_10 ;
  wire \sig_byte_cntr[3]_i_6 ;
  wire sig_clr_dbc_reg;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire \sig_data_reg_out_reg[63] ;
  wire \sig_data_reg_out_reg[63]_0 ;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg_reg;
  wire sig_eop_sent_reg_reg_0;
  wire [2:0]sig_eop_sent_reg_reg_1;
  wire [0:0]sig_m_valid_dup_reg;
  wire sig_m_valid_out_reg;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire sig_sm_ld_dre_cmd;
  wire \sig_strb_reg_out_reg[7] ;
  wire sig_strm_tlast;
  wire sig_valid_fifo_ld12_out;
  wire slice_insert_valid;

  zynq_blk_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.CO(CO),
        .DI(DI),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q(Q),
        .SS(SS),
        .din(din),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_0 (\gen_wr_a.gen_word_narrow.mem_reg_1_0 ),
        .in(in),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg1_reg(ld_btt_cntr_reg1_reg),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_out(p_0_out),
        .sig_btt_cntr0(sig_btt_cntr0),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_btt_eq_0_reg(sig_btt_eq_0_reg),
        .sig_btt_eq_0_reg_0(sig_btt_eq_0_reg_0),
        .sig_btt_eq_0_reg_1(sig_btt_eq_0_reg_1),
        .sig_btt_eq_0_reg_2(sig_btt_eq_0_reg_2),
        .\sig_byte_cntr[3]_i_10 (\sig_byte_cntr[3]_i_10 ),
        .\sig_byte_cntr[3]_i_6 (\sig_byte_cntr[3]_i_6 ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .\sig_data_reg_out_reg[63] (\sig_data_reg_out_reg[63] ),
        .\sig_data_reg_out_reg[63]_0 (\sig_data_reg_out_reg[63]_0 ),
        .sig_eop_sent(sig_eop_sent),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg),
        .sig_eop_sent_reg_reg_0(sig_eop_sent_reg_reg_0),
        .sig_eop_sent_reg_reg_1(sig_eop_sent_reg_reg_1),
        .sig_m_valid_dup_reg(sig_m_valid_dup_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .\sig_mssa_index_reg_out_reg[0] (\sig_mssa_index_reg_out_reg[0] ),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .\sig_strb_reg_out_reg[7] (\sig_strb_reg_out_reg[7] ),
        .sig_strm_tlast(sig_strm_tlast),
        .sig_valid_fifo_ld12_out(sig_valid_fifo_ld12_out),
        .slice_insert_valid(slice_insert_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module zynq_blk_axi_dma_0_0_srl_fifo_f__parameterized3
   (FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    sig_push_addr_reg1_out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    p_0_in,
    out,
    SR,
    m_axi_s2mm_aclk,
    sig_addr_reg_empty,
    sig_halt_reg,
    p_22_out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    in);
  output FIFO_Full_reg;
  output sig_inhibit_rdy_n_reg;
  output sig_push_addr_reg1_out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output p_0_in;
  output [42:0]out;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_addr_reg_empty;
  input sig_halt_reg;
  input p_22_out;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [40:0]in;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SR;
  wire [40:0]in;
  wire m_axi_s2mm_aclk;
  wire [42:0]out;
  wire p_0_in;
  wire p_22_out;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_push_addr_reg1_out;

  zynq_blk_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .SR(SR),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_22_out(p_22_out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module zynq_blk_axi_dma_0_0_srl_fifo_f__parameterized4
   (FIFO_Full_reg,
    sig_first_dbeat_reg,
    sig_last_dbeat_reg,
    FIFO_Full_reg_0,
    D,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    \sig_addr_posted_cntr_reg[0] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2,
    \sig_xfer_addr_reg_reg[2] ,
    out,
    SR,
    m_axi_s2mm_aclk,
    sig_single_dbeat_reg,
    sig_first_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_11_out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    Q,
    \sig_dbeat_cntr_reg[6] ,
    sig_ld_new_cmd_reg,
    sig_next_cmd_cmplt_reg_reg,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_dqual_reg_empty_reg,
    sig_last_dbeat_reg_0,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_wdc_status_going_full,
    sig_dqual_reg_empty_reg_0,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_addr_posted_cntr,
    sig_last_mmap_dbeat_reg,
    sig_halt_reg,
    sig_dqual_reg_full,
    sig_m_valid_dup_i_2,
    sig_last_dbeat_reg_1,
    sig_single_dbeat_reg_0,
    sig_next_calc_error_reg_reg);
  output FIFO_Full_reg;
  output sig_first_dbeat_reg;
  output sig_last_dbeat_reg;
  output FIFO_Full_reg_0;
  output [7:0]D;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output \sig_addr_posted_cntr_reg[0] ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2;
  output [0:0]\sig_xfer_addr_reg_reg[2] ;
  output [5:0]out;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_single_dbeat_reg;
  input sig_first_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_11_out;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[6] ;
  input sig_ld_new_cmd_reg;
  input sig_next_cmd_cmplt_reg_reg;
  input \sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_dqual_reg_empty_reg;
  input sig_last_dbeat_reg_0;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_wdc_status_going_full;
  input sig_dqual_reg_empty_reg_0;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input [2:0]sig_addr_posted_cntr;
  input sig_last_mmap_dbeat_reg;
  input sig_halt_reg;
  input sig_dqual_reg_full;
  input sig_m_valid_dup_i_2;
  input sig_last_dbeat_reg_1;
  input sig_single_dbeat_reg_0;
  input [12:0]sig_next_calc_error_reg_reg;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire p_11_out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_m_valid_dup_i_2;
  wire [12:0]sig_next_calc_error_reg_reg;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_single_dbeat_reg;
  wire sig_single_dbeat_reg_0;
  wire sig_stat2wsc_status_ready;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire [0:0]\sig_xfer_addr_reg_reg[2] ;

  zynq_blk_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_11_out(p_11_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_reg(sig_halt_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_1),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_m_valid_dup_i_2(sig_m_valid_dup_i_2),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_single_dbeat_reg(sig_single_dbeat_reg),
        .sig_single_dbeat_reg_0(sig_single_dbeat_reg_0),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .\sig_xfer_addr_reg_reg[2] (\sig_xfer_addr_reg_reg[2] ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module zynq_blk_axi_dma_0_0_srl_fifo_rbu_f
   (D,
    E,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    m_axi_s2mm_bready,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    p_2_out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    SR,
    m_axi_s2mm_aclk,
    Q,
    out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_inhibit_rdy_n,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ,
    sig_coelsc_reg_empty,
    m_axi_s2mm_bready_0,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_s2mm_bresp);
  output [2:0]D;
  output [0:0]E;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  output m_axi_s2mm_bready;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output p_2_out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [3:0]Q;
  input out;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_inhibit_rdy_n;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input sig_coelsc_reg_empty;
  input m_axi_s2mm_bready_0;
  input [2:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]m_axi_s2mm_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire [2:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire m_axi_s2mm_bready_0;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire p_2_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;

  zynq_blk_axi_dma_0_0_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .\INFERRED_GEN.cnt_i_reg[3]_1 (\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .Q({\INFERRED_GEN.cnt_i_reg[3] ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_wr_fifo(sig_wr_fifo));
  zynq_blk_axi_dma_0_0_dynshreg_f DYNSHREG_F_I
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .p_2_out(p_2_out),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE #(
    .INIT(1'b0)) 
    FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hF4)) 
    m_axi_s2mm_bready_INST_0
       (.I0(FIFO_Full_reg_n_0),
        .I1(sig_inhibit_rdy_n),
        .I2(m_axi_s2mm_bready_0),
        .O(m_axi_s2mm_bready));
  LUT6 #(
    .INIT(64'hFF8F00F000F0FF0F)) 
    \sig_addr_posted_cntr[1]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(out),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAADAAAAAAAAA55A5)) 
    \sig_addr_posted_cntr[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(out),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0F700FF00FF00EF0)) 
    \sig_addr_posted_cntr[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(out),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFF0080EEFE1101)) 
    \sig_addr_posted_cntr[3]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(out),
        .I3(sig_wr_fifo),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module zynq_blk_axi_dma_0_0_srl_fifo_rbu_f__parameterized0
   (FIFO_Full_reg_0,
    sel,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    E,
    D,
    \INFERRED_GEN.cnt_i_reg[3] ,
    p_4_out,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    p_0_in,
    SR,
    m_axi_s2mm_aclk,
    \INFERRED_GEN.cnt_i_reg[3]_1 ,
    Q,
    sig_coelsc_reg_empty,
    sig_data2wsc_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \sig_wdc_statcnt_reg[3] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in);
  output FIFO_Full_reg_0;
  output sel;
  output [16:0]out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output [0:0]E;
  output [2:0]D;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output p_4_out;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  output p_0_in;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input \INFERRED_GEN.cnt_i_reg[3]_1 ;
  input [0:0]Q;
  input sig_coelsc_reg_empty;
  input sig_data2wsc_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [3:0]\sig_wdc_statcnt_reg[3] ;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [16:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_1 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire [16:0]in;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire p_0_in;
  wire p_4_out;
  wire sel;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_rd_empty;
  wire [3:0]\sig_wdc_statcnt_reg[3] ;

  zynq_blk_axi_dma_0_0_cntr_incr_decr_addn_f_1 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(sel),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (Q),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_1 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .\INFERRED_GEN.cnt_i_reg[3]_2 (\INFERRED_GEN.cnt_i_reg[3]_1 ),
        .Q({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out[0]),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid));
  zynq_blk_axi_dma_0_0_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.D(D),
        .E(E),
        .FIFO_Full_reg(sel),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (FIFO_Full_reg_0),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .\sig_wdc_statcnt_reg[2] ({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .\sig_wdc_statcnt_reg[3] (\sig_wdc_statcnt_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module zynq_blk_axi_dma_0_0_srl_fifo_rbu_f__parameterized1
   (FIFO_Full_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    D,
    out,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    sig_sm_ld_dre_cmd_ns,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    SR,
    m_axi_s2mm_aclk,
    sig_sm_pop_cmd_fifo,
    p_9_out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_need_cmd_flush,
    sig_sm_ld_dre_cmd,
    lsig_cmd_fetch_pause,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    \sig_next_strt_offset_reg[0] ,
    Q,
    p_7_out,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    in);
  output FIFO_Full_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output [0:0]D;
  output [14:0]out;
  output [2:0]\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  output sig_sm_ld_dre_cmd_ns;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_sm_pop_cmd_fifo;
  input p_9_out;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_need_cmd_flush;
  input sig_sm_ld_dre_cmd;
  input lsig_cmd_fetch_pause;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  input [0:0]\sig_next_strt_offset_reg[0] ;
  input [2:0]Q;
  input p_7_out;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input [16:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [0:0]D;
  wire DYNSHREG_F_I_n_21;
  wire FIFO_Full_reg_0;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire [2:0]\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire [16:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire [14:0]out;
  wire p_7_out;
  wire p_9_out;
  wire [23:23]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_need_cmd_flush;
  wire [0:0]\sig_next_strt_offset_reg[0] ;
  wire sig_rd_empty;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;

  zynq_blk_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3 CNTR_INCR_DECR_ADDN_F_I
       (.\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (Q),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg [1:0]),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 (DYNSHREG_F_I_n_21),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_cmd_fifo_data_out),
        .p_7_out(p_7_out),
        .p_9_out(p_9_out),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo));
  zynq_blk_axi_dma_0_0_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.D(D),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (DYNSHREG_F_I_n_21),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 ({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg [2]),
        .Q(Q),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out,out}),
        .p_7_out(p_7_out),
        .p_9_out(p_9_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_curr_eof_reg_reg(FIFO_Full_reg_0),
        .sig_curr_eof_reg_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .\sig_next_strt_offset_reg[0] (\sig_next_strt_offset_reg[0] ),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns));
  FDRE #(
    .INIT(1'b0)) 
    FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module zynq_blk_axi_dma_0_0_srl_fifo_rbu_f__parameterized2
   (FIFO_Full_reg_0,
    SS,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    \INFERRED_GEN.cnt_i_reg[4] ,
    sig_m_valid_out_reg,
    din,
    Q,
    out,
    sig_btt_eq_0_reg,
    sig_btt_cntr0,
    sig_eop_sent,
    \sig_mssa_index_reg_out_reg[0] ,
    sig_m_valid_dup_reg,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    ld_btt_cntr_reg1_reg,
    DI,
    p_0_out,
    \sig_strb_reg_out_reg[7] ,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    lsig_absorb2tlast,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    sig_strm_tlast,
    \gen_wr_a.gen_word_narrow.mem_reg_1_0 ,
    sig_eop_sent_reg_reg,
    sig_btt_eq_0,
    E,
    sig_btt_eq_0_reg_0,
    sig_btt_eq_0_reg_1,
    sig_btt_eq_0_reg_2,
    sig_eop_sent_reg_reg_0,
    sig_eop_sent_reg_reg_1,
    \sig_data_reg_out_reg[63] ,
    \sig_data_reg_out_reg[63]_0 ,
    \INFERRED_GEN.cnt_i_reg[1] ,
    slice_insert_valid,
    sig_eop_sent_reg,
    ld_btt_cntr_reg1,
    sig_sm_ld_dre_cmd,
    sig_cmd_full,
    CO,
    sig_valid_fifo_ld12_out,
    sig_clr_dbc_reg,
    \sig_byte_cntr[3]_i_10 ,
    \sig_byte_cntr[3]_i_6 ,
    in);
  output FIFO_Full_reg_0;
  output [0:0]SS;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output sig_m_valid_out_reg;
  output [1:0]din;
  output [0:0]Q;
  output [9:0]out;
  output sig_btt_eq_0_reg;
  output sig_btt_cntr0;
  output sig_eop_sent;
  output \sig_mssa_index_reg_out_reg[0] ;
  output [0:0]sig_m_valid_dup_reg;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  output ld_btt_cntr_reg1_reg;
  output [0:0]DI;
  output [0:0]p_0_out;
  output \sig_strb_reg_out_reg[7] ;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input lsig_absorb2tlast;
  input \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  input sig_strm_tlast;
  input \gen_wr_a.gen_word_narrow.mem_reg_1_0 ;
  input sig_eop_sent_reg_reg;
  input sig_btt_eq_0;
  input [0:0]E;
  input sig_btt_eq_0_reg_0;
  input sig_btt_eq_0_reg_1;
  input sig_btt_eq_0_reg_2;
  input sig_eop_sent_reg_reg_0;
  input [2:0]sig_eop_sent_reg_reg_1;
  input \sig_data_reg_out_reg[63] ;
  input \sig_data_reg_out_reg[63]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input slice_insert_valid;
  input sig_eop_sent_reg;
  input ld_btt_cntr_reg1;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_full;
  input [0:0]CO;
  input sig_valid_fifo_ld12_out;
  input sig_clr_dbc_reg;
  input [4:0]\sig_byte_cntr[3]_i_10 ;
  input \sig_byte_cntr[3]_i_6 ;
  input [0:13]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire CNTR_INCR_DECR_ADDN_F_I_n_6;
  wire CNTR_INCR_DECR_ADDN_F_I_n_7;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [1:0]din;
  wire fifo_full_p1;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_0 ;
  wire [0:13]in;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_reg;
  wire lsig_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire [9:0]out;
  wire [0:0]p_0_out;
  wire sig_btt_cntr0;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_reg;
  wire sig_btt_eq_0_reg_0;
  wire sig_btt_eq_0_reg_1;
  wire sig_btt_eq_0_reg_2;
  wire [4:0]\sig_byte_cntr[3]_i_10 ;
  wire \sig_byte_cntr[3]_i_6 ;
  wire sig_clr_dbc_reg;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire \sig_data_reg_out_reg[63] ;
  wire \sig_data_reg_out_reg[63]_0 ;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg_reg;
  wire sig_eop_sent_reg_reg_0;
  wire [2:0]sig_eop_sent_reg_reg_1;
  wire [0:0]sig_m_valid_dup_reg;
  wire sig_m_valid_out_reg;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire sig_sm_ld_dre_cmd;
  wire \sig_strb_reg_out_reg[7] ;
  wire sig_strm_tlast;
  wire [12:12]sig_tstrb_fifo_data_out;
  wire sig_valid_fifo_ld12_out;
  wire slice_insert_valid;

  zynq_blk_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1 CNTR_INCR_DECR_ADDN_F_I
       (.CO(CO),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[4]_0 (\INFERRED_GEN.cnt_i_reg[4] ),
        .\INFERRED_GEN.cnt_i_reg[4]_1 (sig_eop_sent_reg_reg_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5,CNTR_INCR_DECR_ADDN_F_I_n_6,CNTR_INCR_DECR_ADDN_F_I_n_7}),
        .SS(SS),
        .din(din[1]),
        .fifo_full_p1(fifo_full_p1),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_0 (\gen_wr_a.gen_word_narrow.mem_reg_1_0 ),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg1_reg(ld_btt_cntr_reg1_reg),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({out[9],sig_tstrb_fifo_data_out}),
        .sig_btt_cntr0(sig_btt_cntr0),
        .\sig_btt_cntr_dup_reg[0] (sig_m_valid_out_reg),
        .\sig_btt_cntr_dup_reg[0]_0 (sig_eop_sent_reg_reg),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_btt_eq_0_reg(sig_btt_eq_0_reg),
        .sig_btt_eq_0_reg_0(sig_btt_eq_0_reg_0),
        .sig_btt_eq_0_reg_1(sig_btt_eq_0_reg_1),
        .sig_btt_eq_0_reg_2(sig_btt_eq_0_reg_2),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_strm_tlast(sig_strm_tlast),
        .sig_valid_fifo_ld12_out(sig_valid_fifo_ld12_out),
        .slice_insert_valid(slice_insert_valid));
  zynq_blk_axi_dma_0_0_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.DI(DI),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .\INFERRED_GEN.data_reg[15][0]_srl16_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.data_reg[15][0]_srl16_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5,CNTR_INCR_DECR_ADDN_F_I_n_6,CNTR_INCR_DECR_ADDN_F_I_n_7}),
        .din(din[0]),
        .in(in),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({out[9],sig_tstrb_fifo_data_out,out[8:0]}),
        .p_0_out(p_0_out),
        .\sig_byte_cntr[3]_i_10_0 (\sig_byte_cntr[3]_i_10 ),
        .\sig_byte_cntr[3]_i_6 (\sig_byte_cntr[3]_i_6 ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .\sig_data_reg_out_reg[63] (\sig_data_reg_out_reg[63] ),
        .\sig_data_reg_out_reg[63]_0 (\sig_data_reg_out_reg[63]_0 ),
        .sig_eop_sent(sig_eop_sent),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg_0),
        .sig_eop_sent_reg_reg_0(sig_eop_sent_reg_reg),
        .sig_eop_sent_reg_reg_1(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .sig_eop_sent_reg_reg_2(sig_eop_sent_reg_reg_1),
        .sig_m_valid_dup_reg(sig_m_valid_dup_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .\sig_mssa_index_reg_out_reg[0] (\sig_mssa_index_reg_out_reg[0] ),
        .\sig_strb_reg_out_reg[7] (\sig_strb_reg_out_reg[7] ),
        .sig_strm_tlast(sig_strm_tlast),
        .slice_insert_valid(slice_insert_valid));
  FDRE #(
    .INIT(1'b0)) 
    FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module zynq_blk_axi_dma_0_0_srl_fifo_rbu_f__parameterized3
   (FIFO_Full_reg_0,
    sig_inhibit_rdy_n_reg,
    sig_push_addr_reg1_out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    p_0_in,
    out,
    SR,
    m_axi_s2mm_aclk,
    sig_addr_reg_empty,
    sig_halt_reg,
    p_22_out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    in);
  output FIFO_Full_reg_0;
  output sig_inhibit_rdy_n_reg;
  output sig_push_addr_reg1_out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output p_0_in;
  output [42:0]out;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_addr_reg_empty;
  input sig_halt_reg;
  input p_22_out;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [40:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire [40:0]in;
  wire m_axi_s2mm_aclk;
  wire [42:0]out;
  wire p_0_in;
  wire p_22_out;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_push_addr_reg1_out;

  zynq_blk_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_2 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_22_out(p_22_out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  zynq_blk_axi_dma_0_0_dynshreg_f__parameterized3 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_22_out(p_22_out),
        .\sig_next_addr_reg_reg[0] (FIFO_Full_reg_0),
        .\sig_next_addr_reg_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module zynq_blk_axi_dma_0_0_srl_fifo_rbu_f__parameterized4
   (FIFO_Full_reg_0,
    sig_first_dbeat_reg,
    sig_last_dbeat_reg,
    FIFO_Full_reg_1,
    D,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    \sig_addr_posted_cntr_reg[0] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2,
    \sig_xfer_addr_reg_reg[2] ,
    out,
    SR,
    m_axi_s2mm_aclk,
    sig_single_dbeat_reg,
    sig_first_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_11_out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    Q,
    \sig_dbeat_cntr_reg[6] ,
    sig_ld_new_cmd_reg,
    sig_next_cmd_cmplt_reg_reg,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_dqual_reg_empty_reg,
    sig_last_dbeat_reg_0,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_wdc_status_going_full,
    sig_dqual_reg_empty_reg_0,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_addr_posted_cntr,
    sig_last_mmap_dbeat_reg,
    sig_halt_reg,
    sig_dqual_reg_full,
    sig_m_valid_dup_i_2,
    sig_last_dbeat_reg_1,
    sig_single_dbeat_reg_0,
    sig_next_calc_error_reg_reg);
  output FIFO_Full_reg_0;
  output sig_first_dbeat_reg;
  output sig_last_dbeat_reg;
  output FIFO_Full_reg_1;
  output [7:0]D;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output \sig_addr_posted_cntr_reg[0] ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2;
  output [0:0]\sig_xfer_addr_reg_reg[2] ;
  output [5:0]out;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_single_dbeat_reg;
  input sig_first_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_11_out;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[6] ;
  input sig_ld_new_cmd_reg;
  input sig_next_cmd_cmplt_reg_reg;
  input \sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_dqual_reg_empty_reg;
  input sig_last_dbeat_reg_0;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_wdc_status_going_full;
  input sig_dqual_reg_empty_reg_0;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input [2:0]sig_addr_posted_cntr;
  input sig_last_mmap_dbeat_reg;
  input sig_halt_reg;
  input sig_dqual_reg_full;
  input sig_m_valid_dup_i_2;
  input sig_last_dbeat_reg_1;
  input sig_single_dbeat_reg_0;
  input [12:0]sig_next_calc_error_reg_reg;

  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [7:0]D;
  wire DYNSHREG_F_I_n_13;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire p_11_out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire [13:8]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_m_valid_dup_i_2;
  wire [12:0]sig_next_calc_error_reg_reg;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_single_dbeat_reg;
  wire sig_single_dbeat_reg_0;
  wire sig_stat2wsc_status_ready;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire [0:0]\sig_xfer_addr_reg_reg[2] ;

  zynq_blk_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7:1]),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_cmd_fifo_data_out),
        .p_11_out(p_11_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0),
        .\sig_dbeat_cntr_reg[0] (sig_single_dbeat_reg),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .\sig_dbeat_cntr_reg[7] (Q),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_last_dbeat_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(DYNSHREG_F_I_n_13),
        .sig_halt_reg(sig_halt_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_m_valid_dup_i_2_0(sig_m_valid_dup_i_2),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  zynq_blk_axi_dma_0_0_dynshreg_f__parameterized4 DYNSHREG_F_I
       (.D(D[0]),
        .Q(Q[0]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({out[5:3],sig_cmd_fifo_data_out,out[2:0]}),
        .p_11_out(p_11_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2),
        .\sig_dbeat_cntr_reg[0] (sig_last_dbeat_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg_1),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_0({CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .sig_next_sequential_reg_reg(FIFO_Full_reg_0),
        .sig_next_sequential_reg_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_single_dbeat_reg(sig_single_dbeat_reg),
        .sig_single_dbeat_reg_0(sig_single_dbeat_reg_0),
        .\sig_xfer_addr_reg_reg[2] (\sig_xfer_addr_reg_reg[2] ),
        .\sig_xfer_len_reg_reg[1] (DYNSHREG_F_I_n_13));
  FDRE #(
    .INIT(1'b0)) 
    FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_addr_reg[31]_i_2 
       (.I0(FIFO_Full_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .O(FIFO_Full_reg_1));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module zynq_blk_axi_dma_0_0_sync_fifo_fg
   (dout,
    empty,
    sig_child_qual_first_of_2_reg,
    DI,
    D,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    O,
    CO,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ,
    SR,
    m_axi_s2mm_aclk,
    wr_en,
    din,
    rd_en,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_adjusted_addr_incr,
    full,
    \sig_byte_cntr_reg[9] ,
    sig_eop_halt_xfer,
    S,
    \sig_child_addr_cntr_lsh_reg[7] ,
    sig_child_addr_cntr_lsh_reg,
    lopt);
  output [11:0]dout;
  output empty;
  output sig_child_qual_first_of_2_reg;
  output [1:0]DI;
  output [6:0]D;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output [2:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input wr_en;
  input [11:0]din;
  input rd_en;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input [9:0]sig_adjusted_addr_incr;
  input full;
  input [0:0]\sig_byte_cntr_reg[9] ;
  input sig_eop_halt_xfer;
  input [3:0]S;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input [2:0]sig_child_addr_cntr_lsh_reg;
  input lopt;

  wire [0:0]CO;
  wire [6:0]D;
  wire [1:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [11:0]din;
  wire [11:0]dout;
  wire empty;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [2:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire lopt;
  wire m_axi_s2mm_aclk;
  wire p_2_in;
  wire rd_en;
  wire [9:0]sig_adjusted_addr_incr;
  wire [0:0]\sig_byte_cntr_reg[9] ;
  wire \sig_child_addr_cntr_lsh[0]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_6_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_5_n_0 ;
  wire [2:0]sig_child_addr_cntr_lsh_reg;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_eop_halt_xfer;
  wire \sig_xfer_len_reg[6]_i_2_n_0 ;
  wire wr_en;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_15_n_0 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ;
  wire [2:0]\NLW_sig_child_addr_cntr_lsh_reg[0]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_sig_child_addr_cntr_lsh_reg[4]_i_1_CO_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_injectdbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_injectsbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rst_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sleep_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    sig_byte_change_minus1_carry_i_1
       (.I0(dout[2]),
        .I1(sig_child_addr_cntr_lsh_reg[2]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    sig_byte_change_minus1_carry_i_2
       (.I0(dout[1]),
        .I1(sig_child_addr_cntr_lsh_reg[1]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    sig_byte_change_minus1_carry_i_3
       (.I0(dout[0]),
        .I1(sig_child_addr_cntr_lsh_reg[0]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_3 
       (.I0(dout[3]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_4 
       (.I0(dout[2]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_5 
       (.I0(dout[1]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_6 
       (.I0(dout[0]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_2 
       (.I0(dout[7]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_3 
       (.I0(dout[6]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_4 
       (.I0(dout[5]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_5 
       (.I0(dout[4]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[8]_i_2 
       (.I0(dout[9]),
        .I1(sig_csm_pop_child_cmd),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[8]_i_3 
       (.I0(dout[8]),
        .I1(sig_csm_pop_child_cmd),
        .O(DI[0]));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ,\NLW_sig_child_addr_cntr_lsh_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\sig_child_addr_cntr_lsh[0]_i_3_n_0 ,\sig_child_addr_cntr_lsh[0]_i_4_n_0 ,\sig_child_addr_cntr_lsh[0]_i_5_n_0 ,\sig_child_addr_cntr_lsh[0]_i_6_n_0 }),
        .O(O),
        .S(S));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[4]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ),
        .CO({CO,\NLW_sig_child_addr_cntr_lsh_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\sig_child_addr_cntr_lsh[4]_i_2_n_0 ,\sig_child_addr_cntr_lsh[4]_i_3_n_0 ,\sig_child_addr_cntr_lsh[4]_i_4_n_0 ,\sig_child_addr_cntr_lsh[4]_i_5_n_0 }),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .S(\sig_child_addr_cntr_lsh_reg[7] ));
  LUT3 #(
    .INIT(8'h2F)) 
    sig_xfer_is_seq_reg_i_1
       (.I0(sig_child_qual_first_of_2),
        .I1(dout[11]),
        .I2(dout[10]),
        .O(sig_child_qual_first_of_2_reg));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \sig_xfer_len_reg[0]_i_1 
       (.I0(sig_adjusted_addr_incr[3]),
        .I1(sig_adjusted_addr_incr[0]),
        .I2(sig_adjusted_addr_incr[1]),
        .I3(sig_adjusted_addr_incr[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \sig_xfer_len_reg[1]_i_1 
       (.I0(sig_adjusted_addr_incr[3]),
        .I1(sig_adjusted_addr_incr[0]),
        .I2(sig_adjusted_addr_incr[1]),
        .I3(sig_adjusted_addr_incr[2]),
        .I4(sig_adjusted_addr_incr[4]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \sig_xfer_len_reg[2]_i_1 
       (.I0(sig_adjusted_addr_incr[3]),
        .I1(sig_adjusted_addr_incr[0]),
        .I2(sig_adjusted_addr_incr[1]),
        .I3(sig_adjusted_addr_incr[2]),
        .I4(sig_adjusted_addr_incr[4]),
        .I5(sig_adjusted_addr_incr[5]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sig_xfer_len_reg[3]_i_1 
       (.I0(sig_adjusted_addr_incr[6]),
        .I1(\sig_xfer_len_reg[6]_i_2_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \sig_xfer_len_reg[4]_i_1 
       (.I0(sig_adjusted_addr_incr[7]),
        .I1(\sig_xfer_len_reg[6]_i_2_n_0 ),
        .I2(sig_adjusted_addr_incr[6]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \sig_xfer_len_reg[5]_i_1 
       (.I0(sig_adjusted_addr_incr[8]),
        .I1(sig_adjusted_addr_incr[6]),
        .I2(\sig_xfer_len_reg[6]_i_2_n_0 ),
        .I3(sig_adjusted_addr_incr[7]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \sig_xfer_len_reg[6]_i_1 
       (.I0(sig_adjusted_addr_incr[8]),
        .I1(sig_adjusted_addr_incr[6]),
        .I2(\sig_xfer_len_reg[6]_i_2_n_0 ),
        .I3(sig_adjusted_addr_incr[7]),
        .I4(sig_adjusted_addr_incr[9]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_xfer_len_reg[6]_i_2 
       (.I0(sig_adjusted_addr_incr[5]),
        .I1(sig_adjusted_addr_incr[4]),
        .I2(sig_adjusted_addr_incr[2]),
        .I3(sig_adjusted_addr_incr[1]),
        .I4(sig_adjusted_addr_incr[0]),
        .I5(sig_adjusted_addr_incr[3]),
        .O(\sig_xfer_len_reg[6]_i_2_n_0 ));
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "12" *) 
  (* READ_MODE = "fwft" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "12" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  zynq_blk_axi_dma_0_0_xpm_fifo_sync \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(p_2_in),
        .injectdbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_injectdbiterr_UNCONNECTED ),
        .injectsbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_injectsbiterr_UNCONNECTED ),
        .lopt(lopt),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rst_UNCONNECTED ),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sleep_UNCONNECTED ),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(m_axi_s2mm_aclk),
        .wr_data_count({\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 }),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_13 
       (.I0(full),
        .I1(p_2_in),
        .I2(\sig_byte_cntr_reg[9] ),
        .I3(sig_eop_halt_xfer),
        .I4(\xpm_fifo_instance.xpm_fifo_sync_inst_i_15_n_0 ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_15 
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ),
        .I1(\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ),
        .I2(\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ),
        .I3(\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ),
        .I4(\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_15_n_0 ));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module zynq_blk_axi_dma_0_0_sync_fifo_fg__parameterized0
   (full,
    dout,
    empty,
    D,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    SR,
    m_axi_s2mm_aclk,
    sig_good_strm_dbeat1_out,
    din,
    rd_en,
    out,
    Q,
    lopt,
    pwropt);
  output full;
  output [73:0]dout;
  output empty;
  output [3:0]D;
  output [3:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_good_strm_dbeat1_out;
  input [73:0]din;
  input rd_en;
  input out;
  input [3:0]Q;
  input lopt;
  input pwropt;

  wire [3:0]D;
  wire [3:0]Q;
  wire [73:0]din;
  wire [73:0]dout;
  wire empty;
  wire full;
  wire [3:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire lopt;
  wire m_axi_s2mm_aclk;
  wire out;
  wire pwropt;
  wire rd_en;
  wire \sig_data_reg_out[65]_i_2_n_0 ;
  wire \sig_data_reg_out[67]_i_3_n_0 ;
  wire \sig_data_skid_reg[64]_i_2_n_0 ;
  wire \sig_data_skid_reg[65]_i_2_n_0 ;
  wire \sig_data_skid_reg[66]_i_2_n_0 ;
  wire \sig_data_skid_reg[67]_i_2_n_0 ;
  wire sig_good_strm_dbeat1_out;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_injectdbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_injectsbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rst_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sleep_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;
  wire [9:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h4041FFFF40410000)) 
    \sig_data_reg_out[64]_i_1 
       (.I0(\sig_data_skid_reg[64]_i_2_n_0 ),
        .I1(dout[66]),
        .I2(dout[65]),
        .I3(dout[67]),
        .I4(out),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \sig_data_reg_out[65]_i_1 
       (.I0(\sig_data_reg_out[65]_i_2_n_0 ),
        .I1(dout[64]),
        .I2(dout[65]),
        .I3(\sig_data_skid_reg[66]_i_2_n_0 ),
        .I4(out),
        .I5(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h800F)) 
    \sig_data_reg_out[65]_i_2 
       (.I0(dout[66]),
        .I1(dout[69]),
        .I2(dout[67]),
        .I3(dout[68]),
        .O(\sig_data_reg_out[65]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \sig_data_reg_out[66]_i_1 
       (.I0(\sig_data_skid_reg[66]_i_2_n_0 ),
        .I1(dout[67]),
        .I2(\sig_data_skid_reg[67]_i_2_n_0 ),
        .I3(out),
        .I4(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \sig_data_reg_out[67]_i_2 
       (.I0(\sig_data_skid_reg[67]_i_2_n_0 ),
        .I1(dout[69]),
        .I2(dout[71]),
        .I3(\sig_data_reg_out[67]_i_3_n_0 ),
        .I4(out),
        .I5(Q[3]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h7F)) 
    \sig_data_reg_out[67]_i_3 
       (.I0(dout[67]),
        .I1(dout[68]),
        .I2(dout[70]),
        .O(\sig_data_reg_out[67]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0089)) 
    \sig_data_skid_reg[64]_i_1 
       (.I0(dout[66]),
        .I1(dout[65]),
        .I2(dout[67]),
        .I3(\sig_data_skid_reg[64]_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [0]));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFBFFB)) 
    \sig_data_skid_reg[64]_i_2 
       (.I0(dout[71]),
        .I1(dout[64]),
        .I2(dout[68]),
        .I3(dout[67]),
        .I4(dout[70]),
        .I5(dout[69]),
        .O(\sig_data_skid_reg[64]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8008000800080008)) 
    \sig_data_skid_reg[65]_i_1 
       (.I0(\sig_data_skid_reg[65]_i_2_n_0 ),
        .I1(\sig_data_skid_reg[66]_i_2_n_0 ),
        .I2(dout[68]),
        .I3(dout[67]),
        .I4(dout[69]),
        .I5(dout[66]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_data_skid_reg[65]_i_2 
       (.I0(dout[64]),
        .I1(dout[65]),
        .O(\sig_data_skid_reg[65]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \sig_data_skid_reg[66]_i_1 
       (.I0(dout[67]),
        .I1(dout[65]),
        .I2(dout[64]),
        .I3(dout[66]),
        .I4(\sig_data_skid_reg[66]_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [2]));
  LUT4 #(
    .INIT(16'h00D1)) 
    \sig_data_skid_reg[66]_i_2 
       (.I0(dout[70]),
        .I1(dout[69]),
        .I2(dout[68]),
        .I3(dout[71]),
        .O(\sig_data_skid_reg[66]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sig_data_skid_reg[67]_i_1 
       (.I0(dout[67]),
        .I1(dout[68]),
        .I2(dout[70]),
        .I3(dout[69]),
        .I4(dout[71]),
        .I5(\sig_data_skid_reg[67]_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    \sig_data_skid_reg[67]_i_2 
       (.I0(dout[65]),
        .I1(dout[64]),
        .I2(dout[66]),
        .O(\sig_data_skid_reg[67]_i_2_n_0 ));
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "512" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "74" *) 
  (* READ_MODE = "fwft" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "74" *) 
  (* WR_DATA_COUNT_WIDTH = "10" *) 
  (* XPM_MODULE = "TRUE" *) 
  zynq_blk_axi_dma_0_0_xpm_fifo_sync__parameterized1 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_injectdbiterr_UNCONNECTED ),
        .injectsbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_injectsbiterr_UNCONNECTED ),
        .lopt(lopt),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .pwropt(pwropt),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rst_UNCONNECTED ),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sleep_UNCONNECTED ),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(m_axi_s2mm_aclk),
        .wr_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED [9:0]),
        .wr_en(sig_good_strm_dbeat1_out),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized1
   (D,
    count_value_i,
    \count_value_i_reg[1]_0 ,
    Q,
    \grdc.rd_data_count_i_reg[2] ,
    \count_value_i_reg[1]_1 ,
    ram_empty_i,
    \count_value_i_reg[1]_2 ,
    rd_en,
    wr_clk);
  output [1:0]D;
  output [1:0]count_value_i;
  output \count_value_i_reg[1]_0 ;
  input [2:0]Q;
  input [2:0]\grdc.rd_data_count_i_reg[2] ;
  input [0:0]\count_value_i_reg[1]_1 ;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[1]_2 ;
  input rd_en;
  input wr_clk;

  wire [1:0]D;
  wire [2:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire [0:0]\count_value_i_reg[1]_1 ;
  wire [1:0]\count_value_i_reg[1]_2 ;
  wire [2:0]\grdc.rd_data_count_i_reg[2] ;
  wire \gwdc.wr_data_count_i[2]_i_2_n_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT6 #(
    .INIT(64'h0609060A0A050005)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_1 ),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[1]_2 [0]),
        .I5(\count_value_i_reg[1]_2 [1]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h22222202)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\count_value_i_reg[1]_1 ),
        .I2(ram_empty_i),
        .I3(\count_value_i_reg[1]_2 [0]),
        .I4(\count_value_i_reg[1]_2 [1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[1]_2 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_2 [1]),
        .I4(ram_empty_i),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(\grdc.rd_data_count_i_reg[2] [0]),
        .I2(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h65A69A599A5965A6)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\grdc.rd_data_count_i_reg[2] [1]),
        .I3(count_value_i[1]),
        .I4(Q[2]),
        .I5(\grdc.rd_data_count_i_reg[2] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h9696009696FF9696)) 
    \gwdc.wr_data_count_i[2]_i_2 
       (.I0(count_value_i[1]),
        .I1(\grdc.rd_data_count_i_reg[2] [1]),
        .I2(Q[1]),
        .I3(count_value_i[0]),
        .I4(\grdc.rd_data_count_i_reg[2] [0]),
        .I5(Q[0]),
        .O(\gwdc.wr_data_count_i[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4DFFFF4D004D4D00)) 
    \gwdc.wr_data_count_i[4]_i_3 
       (.I0(count_value_i[1]),
        .I1(\grdc.rd_data_count_i_reg[2] [1]),
        .I2(Q[1]),
        .I3(\grdc.rd_data_count_i_reg[2] [2]),
        .I4(Q[2]),
        .I5(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .O(\count_value_i_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized2
   (D,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    E,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[1]_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] ,
    \count_value_i_reg[4]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0 ,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [0:0]D;
  output [4:0]Q;
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  output [0:0]E;
  output \count_value_i_reg[0]_0 ;
  output [0:0]\count_value_i_reg[1]_0 ;
  input [3:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] ;
  input [1:0]\count_value_i_reg[4]_0 ;
  input rd_en;
  input ram_empty_i;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0 ;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [1:0]\count_value_i_reg[4]_0 ;
  wire [3:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \count_value_i[1]_i_1__2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(rd_en),
        .I4(Q[0]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[1]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(\count_value_i_reg[4]_0 [0]),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  LUT6 #(
    .INIT(64'hFFF6FFFFFFFFFFF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .I4(Q[3]),
        .I5(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [3]),
        .O(\count_value_i_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00FB)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized2_4
   (D,
    \count_value_i_reg[3]_0 ,
    ram_empty_i0,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[4]_0 ,
    Q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    \grdc.rd_data_count_i_reg[4] ,
    count_value_i,
    \count_value_i_reg[4]_1 ,
    wr_clk);
  output [2:0]D;
  output [3:0]\count_value_i_reg[3]_0 ;
  output ram_empty_i0;
  output \count_value_i_reg[1]_0 ;
  output [2:0]\count_value_i_reg[4]_0 ;
  input [4:0]Q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ;
  input ram_empty_i;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input \grdc.rd_data_count_i_reg[4] ;
  input [1:0]count_value_i;
  input [0:0]\count_value_i_reg[4]_1 ;
  input wr_clk;

  wire [4:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire [3:0]\count_value_i_reg[3]_0 ;
  wire [2:0]\count_value_i_reg[4]_0 ;
  wire [0:0]\count_value_i_reg[4]_1 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ;
  wire \grdc.rd_data_count_i_reg[4] ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count_value_i[2]_i_1__3 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(\count_value_i_reg[3]_0 [3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(\count_value_i_reg[3]_0 [0]),
        .I3(\count_value_i_reg[3]_0 [2]),
        .I4(\count_value_i_reg[3]_0 [3]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [0]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [1]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(\count_value_i_reg[3]_0 [2]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [3]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7DFFFF7D)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[3]_0 [0]),
        .I4(Q[0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ),
        .O(\count_value_i_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h88CF88CC)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\count_value_i_reg[1]_0 ),
        .I1(ram_empty_i),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ),
        .I3(ram_wr_en_pf),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .O(ram_empty_i0));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(Q[2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2 
       (.I0(\count_value_i_reg[3]_0 [3]),
        .I1(Q[3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9696699696699696)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(Q[1]),
        .I2(count_value_i[1]),
        .I3(count_value_i[0]),
        .I4(Q[0]),
        .I5(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i_reg[4]_0 [0]));
  LUT5 #(
    .INIT(32'h96966996)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\grdc.rd_data_count_i_reg[4] ),
        .I1(\count_value_i_reg[3]_0 [3]),
        .I2(Q[3]),
        .I3(\count_value_i_reg[3]_0 [2]),
        .I4(Q[2]),
        .O(\count_value_i_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h4BB4D22D2DD24BB4)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[4] ),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(Q[4]),
        .I4(\count_value_i_reg[3]_0 [3]),
        .I5(Q[3]),
        .O(\count_value_i_reg[4]_0 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(Q[2]),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized3
   (\count_value_i_reg[3]_0 ,
    \count_value_i_reg[2]_0 ,
    Q,
    rd_en,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output \count_value_i_reg[3]_0 ;
  input \count_value_i_reg[2]_0 ;
  input [3:0]Q;
  input rd_en;
  input [1:0]\count_value_i_reg[1]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg[3]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \count_value_i[1]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(\count_value_i_reg[1]_0 [0]),
        .I4(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[3]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[3]),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(Q[0]),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .O(\count_value_i_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized3_5
   (D,
    Q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output [1:0]D;
  output [3:0]Q;
  input [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire ram_wr_en_pf;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized6
   (Q,
    E,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    D,
    \count_value_i_reg[8]_0 ,
    \count_value_i_reg[8]_1 ,
    \count_value_i_reg[9]_0 ,
    rd_en,
    ram_empty_i,
    S,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9] ,
    DI,
    \gwdc.wr_data_count_i_reg[3] ,
    \grdc.rd_data_count_i_reg[9] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ,
    \grdc.rd_data_count_i_reg[9]_0 ,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output [9:0]Q;
  output [0:0]E;
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  output [8:0]D;
  output [9:0]\count_value_i_reg[8]_0 ;
  output [8:0]\count_value_i_reg[8]_1 ;
  input [1:0]\count_value_i_reg[9]_0 ;
  input rd_en;
  input ram_empty_i;
  input [1:0]S;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9] ;
  input [1:0]DI;
  input [2:0]\gwdc.wr_data_count_i_reg[3] ;
  input [0:0]\grdc.rd_data_count_i_reg[9] ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  input [6:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ;
  input [7:0]\grdc.rd_data_count_i_reg[9]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [0:0]E;
  wire [9:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire \count_value_i[5]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire \count_value_i[7]_i_1__3_n_0 ;
  wire \count_value_i[8]_i_1__3_n_0 ;
  wire \count_value_i[9]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[9]_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[9]_0 [0]),
        .I2(\count_value_i_reg[9]_0 [1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h66666A66)) 
    \count_value_i[1]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[9]_0 [1]),
        .I4(\count_value_i_reg[9]_0 [0]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[0]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I4(Q[1]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1__3 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \count_value_i[5]_i_1__3 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__2_n_0 ),
        .I4(Q[3]),
        .O(\count_value_i[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__3 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\count_value_i[6]_i_2__2_n_0 ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDDFFFFFFFF)) 
    \count_value_i[6]_i_2__2 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\count_value_i_reg[9]_0 [1]),
        .I4(\count_value_i_reg[9]_0 [0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[7]_i_1__3 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\count_value_i[9]_i_2__0_n_0 ),
        .I3(Q[5]),
        .O(\count_value_i[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[8]_i_1__3 
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2__0_n_0 ),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(\count_value_i[8]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \count_value_i[9]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[9]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__3_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[8]_i_1__3_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[9]_0 [1]),
        .I3(\count_value_i_reg[9]_0 [0]),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  LUT4 #(
    .INIT(16'h00FB)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[9]_0 [0]),
        .I1(\count_value_i_reg[9]_0 [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized6_8
   (ram_empty_i0,
    \count_value_i_reg[8]_0 ,
    Q,
    S,
    \count_value_i_reg[8]_1 ,
    \count_value_i_reg[1]_0 ,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    CO,
    \grdc.rd_data_count_i_reg[9] ,
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2 ,
    \gwdc.wr_data_count_i_reg[3] ,
    \count_value_i_reg[9]_0 ,
    E,
    wr_clk);
  output ram_empty_i0;
  output [0:0]\count_value_i_reg[8]_0 ;
  output [8:0]Q;
  output [0:0]S;
  output [0:0]\count_value_i_reg[8]_1 ;
  output [0:0]\count_value_i_reg[1]_0 ;
  input ram_empty_i;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input [0:0]CO;
  input [9:0]\grdc.rd_data_count_i_reg[9] ;
  input [2:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2 ;
  input [0:0]\gwdc.wr_data_count_i_reg[3] ;
  input [0:0]\count_value_i_reg[9]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]CO;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]S;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[8]_i_1_n_0 ;
  wire \count_value_i[9]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[8]_0 ;
  wire [0:0]\count_value_i_reg[9]_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire [2:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2 ;
  wire [9:0]\grdc.rd_data_count_i_reg[9] ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire wr_clk;
  wire [3:0]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .I3(Q[1]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\count_value_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2_n_0 ),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \count_value_i[6]_i_1 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2_n_0 ),
        .I2(Q[5]),
        .O(\count_value_i[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[7]_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2_n_0 ),
        .I3(Q[6]),
        .O(\count_value_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[8]_i_1 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\count_value_i[9]_i_2_n_0 ),
        .I3(Q[5]),
        .I4(Q[7]),
        .O(\count_value_i[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \count_value_i[9]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10 
       (.I0(Q[8]),
        .I1(\grdc.rd_data_count_i_reg[9] [8]),
        .I2(\grdc.rd_data_count_i_reg[9] [6]),
        .I3(Q[6]),
        .I4(\grdc.rd_data_count_i_reg[9] [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[9] [5]),
        .I2(\grdc.rd_data_count_i_reg[9] [3]),
        .I3(Q[3]),
        .I4(\grdc.rd_data_count_i_reg[9] [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[9] [1]),
        .I2(\grdc.rd_data_count_i_reg[9] [2]),
        .I3(Q[2]),
        .I4(\grdc.rd_data_count_i_reg[9] [0]),
        .I5(Q[0]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5 
       (.CI(1'b0),
        .CO({\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_CO_UNCONNECTED [3],\count_value_i_reg[8]_0 ,\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0 }));
  LUT5 #(
    .INIT(32'hCF44CC44)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\count_value_i_reg[8]_0 ),
        .I1(ram_empty_i),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .I4(CO),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2 [0]),
        .I2(Q[7]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_i_2 [1]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_2 [2]),
        .I5(Q[8]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized7
   (Q,
    CO,
    \count_value_i_reg[2]_0 ,
    ram_empty_i,
    rd_en,
    \count_value_i_reg[1]_0 ,
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ,
    S,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [2:0]Q;
  output [0:0]CO;
  input \count_value_i_reg[2]_0 ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\count_value_i_reg[1]_0 ;
  input [5:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ;
  input [0:0]S;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]CO;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]S;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire \count_value_i[7]_i_1__2_n_0 ;
  wire \count_value_i[8]_i_1__2_n_0 ;
  wire \count_value_i[8]_i_2__1_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ;
  wire [5:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;
  wire [3:0]\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(rd_en),
        .I4(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[3]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \count_value_i[4]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg_n_0_[4] ),
        .I2(\count_value_i_reg_n_0_[3] ),
        .I3(\count_value_i[6]_i_2__1_n_0 ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDDFFFFFFFF)) 
    \count_value_i[6]_i_2__1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_0 [1]),
        .I4(\count_value_i_reg[1]_0 [0]),
        .I5(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[7]_i_1__2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg_n_0_[5] ),
        .I2(\count_value_i[8]_i_2__1_n_0 ),
        .I3(Q[0]),
        .O(\count_value_i[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[8]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\count_value_i[8]_i_2__1_n_0 ),
        .I3(\count_value_i_reg_n_0_[5] ),
        .I4(Q[1]),
        .O(\count_value_i[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \count_value_i[8]_i_2__1 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg[2]_0 ),
        .I4(\count_value_i_reg_n_0_[0] ),
        .I5(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[8]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[8]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [5]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [3]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [4]),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_5 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [2]),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [0]),
        .I5(\count_value_i_reg_n_0_[0] ),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \gen_pntr_flags_cc.ram_empty_i_reg_i_2 
       (.CI(1'b0),
        .CO({\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_CO_UNCONNECTED [3],CO,\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,S,\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ,\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized7_9
   (d_out_reg,
    CO,
    Q,
    \count_value_i_reg[8]_0 ,
    S,
    rst_d1,
    rst,
    almost_full,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ,
    \count_value_i_reg[2]_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[6]_0 ,
    wr_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9] ,
    E,
    wr_clk,
    lopt);
  output d_out_reg;
  output [0:0]CO;
  output [6:0]Q;
  output [0:0]\count_value_i_reg[8]_0 ;
  output [1:0]S;
  input rst_d1;
  input rst;
  input almost_full;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  input \count_value_i_reg[2]_0 ;
  input [0:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input \count_value_i_reg[6]_0 ;
  input wr_en;
  input [8:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9] ;
  input [0:0]E;
  input wr_clk;
  input lopt;

  wire [0:0]CO;
  wire [0:0]E;
  wire [6:0]\^Q ;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[8] ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ;
  wire [8:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9] ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [3:0]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(\^Q [0]),
        .I1(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1__0 
       (.I0(\^Q [1]),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\^Q [0]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[3]_i_1__0 
       (.I0(\^Q [2]),
        .I1(\^Q [0]),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\^Q [1]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \count_value_i[4]_i_1__0 
       (.I0(\^Q [1]),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\^Q [0]),
        .I4(\^Q [2]),
        .I5(\^Q [3]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1 
       (.I0(\^Q [4]),
        .I1(\^Q [1]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(\^Q [2]),
        .I4(\^Q [3]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__0 
       (.I0(\^Q [5]),
        .I1(\^Q [3]),
        .I2(\^Q [2]),
        .I3(\count_value_i[6]_i_2_n_0 ),
        .I4(\^Q [1]),
        .I5(\^Q [4]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(rst_d1),
        .I2(\count_value_i_reg[0]_0 ),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(wr_en),
        .I5(\^Q [0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[7]_i_1__0 
       (.I0(\^Q [6]),
        .I1(\^Q [4]),
        .I2(\count_value_i[8]_i_2_n_0 ),
        .I3(\^Q [5]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[8]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[8] ),
        .I1(\^Q [5]),
        .I2(\count_value_i[8]_i_2_n_0 ),
        .I3(\^Q [4]),
        .I4(\^Q [6]),
        .O(\count_value_i[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \count_value_i[8]_i_2 
       (.I0(\^Q [3]),
        .I1(\^Q [2]),
        .I2(\^Q [0]),
        .I3(\count_value_i_reg[2]_0 ),
        .I4(\count_value_i_reg_n_0_[0] ),
        .I5(\^Q [1]),
        .O(\count_value_i[8]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\^Q [0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(\^Q [1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(\^Q [2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\^Q [3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(\^Q [4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(\^Q [5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(\^Q [6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[8]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[8] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(\count_value_i_reg_n_0_[8] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9] [8]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9] [7]),
        .I3(\^Q [6]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9] [6]),
        .I5(\^Q [5]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(\^Q [2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9] [3]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9] [4]),
        .I3(\^Q [3]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9] [5]),
        .I5(\^Q [4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9 
       (.I0(\^Q [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9] [1]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9] [0]),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9] [2]),
        .I5(\^Q [1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_CO_UNCONNECTED [3],CO,\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 }));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
(* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) (* EN_DVLD = "1'b1" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b1" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "0" *) 
(* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "16" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "192" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "5" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) 
(* READ_DATA_WIDTH = "12" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "12" *) (* WR_DATA_COUNT_WIDTH = "5" *) (* WR_DC_WIDTH_EXT = "5" *) 
(* WR_DEPTH_LOG = "4" *) (* WR_PNTR_WIDTH = "4" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "4" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module zynq_blk_axi_dma_0_0_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr,
    lopt);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [11:0]din;
  output full;
  output full_n;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [11:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;
  input lopt;

  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid_fwft1;
  wire [11:0]din;
  wire [11:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_4 ;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire lopt;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire rdp_inst_n_1;
  wire rdp_inst_n_6;
  wire rdp_inst_n_8;
  wire rdpp1_inst_n_0;
  wire rst_d1_inst_n_10;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire [3:0]wr_pntr_ext;
  wire wrp_inst_n_8;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_clkb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_ena_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_injectdbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_injectdbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_injectsbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_injectsbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_regcea_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_rsta_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sleep_UNCONNECTED ;
  wire [11:0]\NLW_gen_sdpram.xpm_memory_base_inst_dinb_UNCONNECTED ;
  wire [11:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;
  wire [0:0]\NLW_gen_sdpram.xpm_memory_base_inst_web_UNCONNECTED ;
  wire \NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0_UNCONNECTED ;
  wire \NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]_UNCONNECTED ;
  wire [0:0]NLW_rdp_inst_D_UNCONNECTED;
  wire [0:0]\NLW_rdp_inst_count_value_i_reg[1]_0_UNCONNECTED ;
  wire [1:0]\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_UNCONNECTED ;
  wire \NLW_rst_d1_inst_FSM_sequential_gen_fwft.curr_fwft_state_reg[0]_UNCONNECTED ;
  wire NLW_rst_d1_inst_almost_full_UNCONNECTED;
  wire \NLW_rst_d1_inst_gen_fwft.empty_fwft_i_reg_UNCONNECTED ;
  wire \NLW_rst_d1_inst_gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_UNCONNECTED ;
  wire \NLW_rst_d1_inst_gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0_UNCONNECTED ;
  wire \NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0_UNCONNECTED ;
  wire \NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_UNCONNECTED ;
  wire \NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg_UNCONNECTED ;
  wire NLW_rst_d1_inst_overflow_i0_UNCONNECTED;
  wire NLW_rst_d1_inst_prog_full_UNCONNECTED;
  wire NLW_rst_d1_inst_ram_empty_i_UNCONNECTED;
  wire NLW_rst_d1_inst_ram_rd_en_pf_q_UNCONNECTED;
  wire NLW_rst_d1_inst_ram_wr_en_pf_q_UNCONNECTED;
  wire NLW_rst_d1_inst_rd_en_UNCONNECTED;
  wire NLW_rst_d1_inst_rst_UNCONNECTED;
  wire NLW_rst_d1_inst_rst_d1_UNCONNECTED;
  wire NLW_rst_d1_inst_wr_rst_busy_UNCONNECTED;
  wire NLW_rst_d1_inst_write_only_UNCONNECTED;
  wire [0:0]NLW_rst_d1_inst_D_UNCONNECTED;
  wire [1:0]\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_UNCONNECTED ;
  wire [0:0]\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0_UNCONNECTED ;
  wire [0:0]\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1_UNCONNECTED ;
  wire \NLW_wrp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_UNCONNECTED ;
  wire \NLW_wrp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]_UNCONNECTED ;
  wire [2:0]NLW_wrp_inst_D_UNCONNECTED;
  wire \NLW_wrpp1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]_UNCONNECTED ;
  wire [1:0]NLW_wrpp1_inst_D_UNCONNECTED;
  wire [3:0]\NLW_wrpp1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_UNCONNECTED ;
  wire NLW_xpm_fifo_rst_inst_full_UNCONNECTED;
  wire \NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_UNCONNECTED ;
  wire \NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_UNCONNECTED ;
  wire \NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_UNCONNECTED ;
  wire \NLW_xpm_fifo_rst_inst_guf.underflow_i_reg_UNCONNECTED ;
  wire NLW_xpm_fifo_rst_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_rd_en_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_read_only_q_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_rst_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_rst_d1_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_underflow_i0_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_wr_en_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_write_only_q_UNCONNECTED;
  wire [0:0]NLW_xpm_fifo_rst_inst_SR_UNCONNECTED;
  wire [1:0]\NLW_xpm_fifo_rst_inst_grdc.rd_data_count_i_reg[1]_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h7883)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(ram_empty_i),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h6E)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'hAF80)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized1 \gen_fwft.rdpp1_inst 
       (.D({\grdc.diff_wr_rd_pntr_rdc [2],\gen_fwft.rdpp1_inst_n_1 }),
        .Q(wr_pntr_ext[2:0]),
        .count_value_i(count_value_i),
        .\count_value_i_reg[1]_0 (\gen_fwft.rdpp1_inst_n_4 ),
        .\count_value_i_reg[1]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_2 (curr_fwft_state),
        .\grdc.rd_data_count_i_reg[2] (rd_pntr_ext[2:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_10),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "12" *) 
  (* BYTE_WRITE_WIDTH_B = "12" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "192" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "12" *) 
  (* P_MIN_WIDTH_DATA_A = "12" *) 
  (* P_MIN_WIDTH_DATA_B = "12" *) 
  (* P_MIN_WIDTH_DATA_ECC = "12" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "12" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "12" *) 
  (* P_WIDTH_COL_WRITE_B = "12" *) 
  (* READ_DATA_WIDTH_A = "12" *) 
  (* READ_DATA_WIDTH_B = "12" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "12" *) 
  (* WRITE_DATA_WIDTH_B = "12" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  zynq_blk_axi_dma_0_0_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(\NLW_gen_sdpram.xpm_memory_base_inst_clkb_UNCONNECTED ),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb(\NLW_gen_sdpram.xpm_memory_base_inst_dinb_UNCONNECTED [11:0]),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [11:0]),
        .doutb(dout),
        .ena(\NLW_gen_sdpram.xpm_memory_base_inst_ena_UNCONNECTED ),
        .enb(ram_rd_en_pf),
        .injectdbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_injectdbiterra_UNCONNECTED ),
        .injectdbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_injectdbiterrb_UNCONNECTED ),
        .injectsbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_injectsbiterra_UNCONNECTED ),
        .injectsbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_injectsbiterrb_UNCONNECTED ),
        .regcea(\NLW_gen_sdpram.xpm_memory_base_inst_regcea_UNCONNECTED ),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(\NLW_gen_sdpram.xpm_memory_base_inst_rsta_UNCONNECTED ),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(\NLW_gen_sdpram.xpm_memory_base_inst_sleep_UNCONNECTED ),
        .wea(ram_wr_en_pf),
        .web(\NLW_gen_sdpram.xpm_memory_base_inst_web_UNCONNECTED [0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.rdpp1_inst_n_1 ),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized2 rdp_inst
       (.D(NLW_rdp_inst_D_UNCONNECTED[0]),
        .E(ram_rd_en_pf),
        .Q({rdp_inst_n_1,rd_pntr_ext}),
        .\count_value_i_reg[0]_0 (rdp_inst_n_8),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (\NLW_rdp_inst_count_value_i_reg[1]_0_UNCONNECTED [0]),
        .\count_value_i_reg[4]_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ({wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5}),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_6),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] (\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_UNCONNECTED [1:0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0 (\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0_UNCONNECTED ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] (\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]_UNCONNECTED ),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized3 rdpp1_inst
       (.E(ram_rd_en_pf),
        .Q(wr_pntr_ext),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .\count_value_i_reg[2]_0 (rdp_inst_n_6),
        .\count_value_i_reg[3]_0 (rdpp1_inst_n_0),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  zynq_blk_axi_dma_0_0_xpm_fifo_reg_bit rst_d1_inst
       (.D(NLW_rst_d1_inst_D_UNCONNECTED[0]),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] (\NLW_rst_d1_inst_FSM_sequential_gen_fwft.curr_fwft_state_reg[0]_UNCONNECTED ),
        .Q(xpm_fifo_rst_inst_n_1),
        .almost_full(NLW_rst_d1_inst_almost_full_UNCONNECTED),
        .\gen_fwft.empty_fwft_i_reg (\NLW_rst_d1_inst_gen_fwft.empty_fwft_i_reg_UNCONNECTED ),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (\NLW_rst_d1_inst_gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_UNCONNECTED ),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (\NLW_rst_d1_inst_gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0_UNCONNECTED ),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 (rdp_inst_n_8),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rst_d1_inst_n_10),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (wrp_inst_n_8),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_UNCONNECTED [1:0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 (\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0_UNCONNECTED ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] (rdp_inst_n_6),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 (\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0_UNCONNECTED [0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 (\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1_UNCONNECTED [0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_UNCONNECTED ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg (\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg_UNCONNECTED ),
        .\gof.overflow_i_reg (full),
        .lopt(lopt),
        .overflow_i0(NLW_rst_d1_inst_overflow_i0_UNCONNECTED),
        .prog_full(NLW_rst_d1_inst_prog_full_UNCONNECTED),
        .ram_empty_i(NLW_rst_d1_inst_ram_empty_i_UNCONNECTED),
        .ram_rd_en_pf_q(NLW_rst_d1_inst_ram_rd_en_pf_q_UNCONNECTED),
        .ram_wr_en_pf(ram_wr_en_pf),
        .ram_wr_en_pf_q(NLW_rst_d1_inst_ram_wr_en_pf_q_UNCONNECTED),
        .rd_en(NLW_rst_d1_inst_rd_en_UNCONNECTED),
        .rst(NLW_rst_d1_inst_rst_UNCONNECTED),
        .rst_d1(NLW_rst_d1_inst_rst_d1_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_rst_d1_inst_wr_rst_busy_UNCONNECTED),
        .write_only(NLW_rst_d1_inst_write_only_UNCONNECTED));
  zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized2_4 wrp_inst
       (.D(NLW_wrp_inst_D_UNCONNECTED[2:0]),
        .Q({rdp_inst_n_1,rd_pntr_ext}),
        .count_value_i(count_value_i),
        .\count_value_i_reg[1]_0 (wrp_inst_n_8),
        .\count_value_i_reg[3]_0 (wr_pntr_ext),
        .\count_value_i_reg[4]_0 ({\grdc.diff_wr_rd_pntr_rdc [4:3],\grdc.diff_wr_rd_pntr_rdc [1]}),
        .\count_value_i_reg[4]_1 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdpp1_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] (\NLW_wrp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_UNCONNECTED ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 (rdp_inst_n_6),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] (\NLW_wrp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]_UNCONNECTED ),
        .\grdc.rd_data_count_i_reg[4] (\gen_fwft.rdpp1_inst_n_4 ),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized3_5 wrpp1_inst
       (.D(NLW_wrpp1_inst_D_UNCONNECTED[1:0]),
        .Q({wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] (\NLW_wrpp1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]_UNCONNECTED ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] (\NLW_wrpp1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_UNCONNECTED [3:0]),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  zynq_blk_axi_dma_0_0_xpm_fifo_rst xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .SR(NLW_xpm_fifo_rst_inst_SR_UNCONNECTED[0]),
        .full(NLW_xpm_fifo_rst_inst_full_UNCONNECTED),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_UNCONNECTED ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg (\NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_UNCONNECTED ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg (\NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_UNCONNECTED ),
        .\grdc.rd_data_count_i_reg[1] (\NLW_xpm_fifo_rst_inst_grdc.rd_data_count_i_reg[1]_UNCONNECTED [1:0]),
        .\guf.underflow_i_reg (\NLW_xpm_fifo_rst_inst_guf.underflow_i_reg_UNCONNECTED ),
        .lopt(lopt),
        .prog_empty(NLW_xpm_fifo_rst_inst_prog_empty_UNCONNECTED),
        .rd_en(NLW_xpm_fifo_rst_inst_rd_en_UNCONNECTED),
        .read_only_q(NLW_xpm_fifo_rst_inst_read_only_q_UNCONNECTED),
        .rst(NLW_xpm_fifo_rst_inst_rst_UNCONNECTED),
        .rst_d1(NLW_xpm_fifo_rst_inst_rst_d1_UNCONNECTED),
        .underflow_i0(NLW_xpm_fifo_rst_inst_underflow_i0_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_en(NLW_xpm_fifo_rst_inst_wr_en_UNCONNECTED),
        .write_only_q(NLW_xpm_fifo_rst_inst_write_only_q_UNCONNECTED));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
(* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) (* EN_DVLD = "1'b1" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b1" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "2" *) 
(* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "512" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "37888" *) (* FIFO_WRITE_DEPTH = "512" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "507" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "507" *) (* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "10" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "9" *) 
(* READ_DATA_WIDTH = "74" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "74" *) (* WR_DATA_COUNT_WIDTH = "10" *) (* WR_DC_WIDTH_EXT = "10" *) 
(* WR_DEPTH_LOG = "9" *) (* WR_PNTR_WIDTH = "9" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "7" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module zynq_blk_axi_dma_0_0_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr,
    lopt,
    pwropt);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [73:0]din;
  output full;
  output full_n;
  output prog_full;
  output [9:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [73:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;
  input lopt;
  input pwropt;

  wire [1:0]curr_fwft_state;
  wire data_valid_fwft1;
  wire [73:0]din;
  wire [73:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.ram_regout_en ;
  wire going_empty1;
  wire going_full1;
  wire leaving_empty0;
  wire lopt;
  wire [1:0]next_fwft_state__0;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [8:0]rd_pntr_ext;
  wire rdp_inst_n_11;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rst_d1;
  wire rst_d1_inst_n_4;
  wire rst_d1_inst_n_7;
  wire wr_clk;
  wire wr_en;
  wire [8:0]wr_pntr_ext;
  wire wrp_inst_n_11;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_clkb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_injectdbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_injectdbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_injectsbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_injectsbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_regcea_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_rsta_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sleep_UNCONNECTED ;
  wire [73:0]\NLW_gen_sdpram.xpm_memory_base_inst_dinb_UNCONNECTED ;
  wire [73:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;
  wire [0:0]\NLW_gen_sdpram.xpm_memory_base_inst_wea_UNCONNECTED ;
  wire [0:0]\NLW_gen_sdpram.xpm_memory_base_inst_web_UNCONNECTED ;
  wire [8:0]NLW_rdp_inst_D_UNCONNECTED;
  wire [1:0]NLW_rdp_inst_DI_UNCONNECTED;
  wire [9:9]NLW_rdp_inst_Q_UNCONNECTED;
  wire [1:0]NLW_rdp_inst_S_UNCONNECTED;
  wire [9:0]\NLW_rdp_inst_count_value_i_reg[8]_0_UNCONNECTED ;
  wire [8:0]\NLW_rdp_inst_count_value_i_reg[8]_1_UNCONNECTED ;
  wire [0:0]\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_UNCONNECTED ;
  wire [6:0]\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_UNCONNECTED ;
  wire [0:0]\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]_UNCONNECTED ;
  wire [0:0]\NLW_rdp_inst_grdc.rd_data_count_i_reg[9]_UNCONNECTED ;
  wire [7:0]\NLW_rdp_inst_grdc.rd_data_count_i_reg[9]_0_UNCONNECTED ;
  wire [2:0]\NLW_rdp_inst_gwdc.wr_data_count_i_reg[3]_UNCONNECTED ;
  wire NLW_rst_d1_inst_d_out_reg_1_UNCONNECTED;
  wire \NLW_rst_d1_inst_gen_fwft.empty_fwft_i_reg_0_UNCONNECTED ;
  wire \NLW_rst_d1_inst_gen_pntr_flags_cc.ram_empty_i_reg_UNCONNECTED ;
  wire \NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0_UNCONNECTED ;
  wire \NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_UNCONNECTED ;
  wire \NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg_UNCONNECTED ;
  wire NLW_rst_d1_inst_prog_full_UNCONNECTED;
  wire NLW_rst_d1_inst_ram_empty_i_UNCONNECTED;
  wire NLW_rst_d1_inst_ram_rd_en_pf_q_UNCONNECTED;
  wire NLW_rst_d1_inst_ram_wr_en_pf_q_UNCONNECTED;
  wire NLW_rst_d1_inst_rd_en_UNCONNECTED;
  wire NLW_rst_d1_inst_rst_UNCONNECTED;
  wire NLW_rst_d1_inst_wr_rst_busy_UNCONNECTED;
  wire [0:0]\NLW_rst_d1_inst_gen_fwft.empty_fwft_i_reg_UNCONNECTED ;
  wire [0:0]\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_UNCONNECTED ;
  wire [1:0]\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_UNCONNECTED ;
  wire [0:0]\NLW_wrp_inst_count_value_i_reg[1]_0_UNCONNECTED ;
  wire [0:0]\NLW_wrp_inst_count_value_i_reg[8]_1_UNCONNECTED ;
  wire [9:9]\NLW_wrp_inst_grdc.rd_data_count_i_reg[9]_UNCONNECTED ;
  wire [0:0]\NLW_wrp_inst_gwdc.wr_data_count_i_reg[3]_UNCONNECTED ;
  wire NLW_wrpp1_inst_almost_full_UNCONNECTED;
  wire NLW_wrpp1_inst_d_out_reg_UNCONNECTED;
  wire \NLW_wrpp1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_UNCONNECTED ;
  wire NLW_wrpp1_inst_lopt_UNCONNECTED;
  wire NLW_wrpp1_inst_rst_UNCONNECTED;
  wire [6:0]NLW_wrpp1_inst_Q_UNCONNECTED;
  wire [1:0]NLW_wrpp1_inst_S_UNCONNECTED;
  wire [0:0]\NLW_wrpp1_inst_count_value_i_reg[8]_0_UNCONNECTED ;
  wire [0:0]\NLW_wrpp1_inst_gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_UNCONNECTED ;
  wire \NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_UNCONNECTED ;
  wire \NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_UNCONNECTED ;
  wire \NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_UNCONNECTED ;
  wire \NLW_xpm_fifo_rst_inst_guf.underflow_i_reg_UNCONNECTED ;
  wire NLW_xpm_fifo_rst_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_rd_en_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_read_only_q_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_rst_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_underflow_i0_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_write_only_q_UNCONNECTED;
  wire [0:0]NLW_xpm_fifo_rst_inst_SR_UNCONNECTED;
  wire [1:0]\NLW_xpm_fifo_rst_inst_grdc.rd_data_count_i_reg[6]_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h7883)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(ram_empty_i),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h6E)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'hAF80)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_7),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "9" *) 
  (* ADDR_WIDTH_B = "9" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "74" *) 
  (* BYTE_WRITE_WIDTH_B = "74" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "73" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "74" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "37888" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "512" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "74" *) 
  (* P_MIN_WIDTH_DATA_A = "74" *) 
  (* P_MIN_WIDTH_DATA_B = "74" *) 
  (* P_MIN_WIDTH_DATA_ECC = "74" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "74" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "9" *) 
  (* P_WIDTH_ADDR_READ_B = "9" *) 
  (* P_WIDTH_ADDR_WRITE_A = "9" *) 
  (* P_WIDTH_ADDR_WRITE_B = "9" *) 
  (* P_WIDTH_COL_WRITE_A = "74" *) 
  (* P_WIDTH_COL_WRITE_B = "74" *) 
  (* READ_DATA_WIDTH_A = "74" *) 
  (* READ_DATA_WIDTH_B = "74" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "74" *) 
  (* WRITE_DATA_WIDTH_B = "74" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  zynq_blk_axi_dma_0_0_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(\NLW_gen_sdpram.xpm_memory_base_inst_clkb_UNCONNECTED ),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb(\NLW_gen_sdpram.xpm_memory_base_inst_dinb_UNCONNECTED [73:0]),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [73:0]),
        .doutb(dout),
        .ena(ram_wr_en_pf),
        .enb(ram_rd_en_pf),
        .injectdbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_injectdbiterra_UNCONNECTED ),
        .injectdbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_injectdbiterrb_UNCONNECTED ),
        .injectsbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_injectsbiterra_UNCONNECTED ),
        .injectsbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_injectsbiterrb_UNCONNECTED ),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .regcea(\NLW_gen_sdpram.xpm_memory_base_inst_regcea_UNCONNECTED ),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(\NLW_gen_sdpram.xpm_memory_base_inst_rsta_UNCONNECTED ),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(\NLW_gen_sdpram.xpm_memory_base_inst_sleep_UNCONNECTED ),
        .wea(\NLW_gen_sdpram.xpm_memory_base_inst_wea_UNCONNECTED [0]),
        .web(\NLW_gen_sdpram.xpm_memory_base_inst_web_UNCONNECTED [0]));
  LUT3 #(
    .INIT(8'h4A)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .O(\gen_fwft.ram_regout_en ));
  zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized6 rdp_inst
       (.D(NLW_rdp_inst_D_UNCONNECTED[8:0]),
        .DI(NLW_rdp_inst_DI_UNCONNECTED[1:0]),
        .E(ram_rd_en_pf),
        .Q({NLW_rdp_inst_Q_UNCONNECTED[9],rd_pntr_ext}),
        .S(NLW_rdp_inst_S_UNCONNECTED[1:0]),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[8]_0 (\NLW_rdp_inst_count_value_i_reg[8]_0_UNCONNECTED [9:0]),
        .\count_value_i_reg[8]_1 (\NLW_rdp_inst_count_value_i_reg[8]_1_UNCONNECTED [8:0]),
        .\count_value_i_reg[9]_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_11),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] (\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_UNCONNECTED [0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] (\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_UNCONNECTED [6:0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9] (\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]_UNCONNECTED [0]),
        .\grdc.rd_data_count_i_reg[9] (\NLW_rdp_inst_grdc.rd_data_count_i_reg[9]_UNCONNECTED [0]),
        .\grdc.rd_data_count_i_reg[9]_0 (\NLW_rdp_inst_grdc.rd_data_count_i_reg[9]_0_UNCONNECTED [7:0]),
        .\gwdc.wr_data_count_i_reg[3] (\NLW_rdp_inst_gwdc.wr_data_count_i_reg[3]_UNCONNECTED [2:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized7 rdpp1_inst
       (.CO(going_empty1),
        .E(ram_rd_en_pf),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2}),
        .S(wrp_inst_n_11),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .\count_value_i_reg[2]_0 (rdp_inst_n_11),
        .\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 (wr_pntr_ext[5:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  zynq_blk_axi_dma_0_0_xpm_fifo_reg_bit_7 rst_d1_inst
       (.CO(going_full1),
        .Q(xpm_fifo_rst_inst_n_1),
        .d_out_reg_0(rst_d1_inst_n_4),
        .d_out_reg_1(NLW_rst_d1_inst_d_out_reg_1_UNCONNECTED),
        .\gen_fwft.empty_fwft_i_reg (\NLW_rst_d1_inst_gen_fwft.empty_fwft_i_reg_UNCONNECTED [0]),
        .\gen_fwft.empty_fwft_i_reg_0 (\NLW_rst_d1_inst_gen_fwft.empty_fwft_i_reg_0_UNCONNECTED ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rst_d1_inst_n_7),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (rdp_inst_n_11),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 (leaving_empty0),
        .\gen_pntr_flags_cc.ram_empty_i_reg (\NLW_rst_d1_inst_gen_pntr_flags_cc.ram_empty_i_reg_UNCONNECTED ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] (\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_UNCONNECTED [0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_UNCONNECTED [1:0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 (\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0_UNCONNECTED ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_UNCONNECTED ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg (\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg_UNCONNECTED ),
        .lopt(lopt),
        .prog_full(NLW_rst_d1_inst_prog_full_UNCONNECTED),
        .ram_empty_i(NLW_rst_d1_inst_ram_empty_i_UNCONNECTED),
        .ram_rd_en_pf_q(NLW_rst_d1_inst_ram_rd_en_pf_q_UNCONNECTED),
        .ram_wr_en_pf_q(NLW_rst_d1_inst_ram_wr_en_pf_q_UNCONNECTED),
        .rd_en(NLW_rst_d1_inst_rd_en_UNCONNECTED),
        .rst(NLW_rst_d1_inst_rst_UNCONNECTED),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_rst_d1_inst_wr_rst_busy_UNCONNECTED));
  zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized6_8 wrp_inst
       (.CO(going_empty1),
        .E(ram_wr_en_pf),
        .Q(wr_pntr_ext),
        .S(wrp_inst_n_11),
        .\count_value_i_reg[1]_0 (\NLW_wrp_inst_count_value_i_reg[1]_0_UNCONNECTED [0]),
        .\count_value_i_reg[8]_0 (leaving_empty0),
        .\count_value_i_reg[8]_1 (\NLW_wrp_inst_count_value_i_reg[8]_1_UNCONNECTED [0]),
        .\count_value_i_reg[9]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_11),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 (rst_d1_inst_n_4),
        .\gen_pntr_flags_cc.ram_empty_i_reg_i_2 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2}),
        .\grdc.rd_data_count_i_reg[9] ({\NLW_wrp_inst_grdc.rd_data_count_i_reg[9]_UNCONNECTED [9],rd_pntr_ext}),
        .\gwdc.wr_data_count_i_reg[3] (\NLW_wrp_inst_gwdc.wr_data_count_i_reg[3]_UNCONNECTED [0]),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .wr_clk(wr_clk));
  zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized7_9 wrpp1_inst
       (.CO(going_full1),
        .E(ram_wr_en_pf),
        .Q(NLW_wrpp1_inst_Q_UNCONNECTED[6:0]),
        .S(NLW_wrpp1_inst_S_UNCONNECTED[1:0]),
        .almost_full(NLW_wrpp1_inst_almost_full_UNCONNECTED),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[2]_0 (rst_d1_inst_n_4),
        .\count_value_i_reg[6]_0 (full),
        .\count_value_i_reg[8]_0 (\NLW_wrpp1_inst_count_value_i_reg[8]_0_UNCONNECTED [0]),
        .d_out_reg(NLW_wrpp1_inst_d_out_reg_UNCONNECTED),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (\NLW_wrpp1_inst_gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_UNCONNECTED [0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] (\NLW_wrpp1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_UNCONNECTED ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9] (rd_pntr_ext),
        .lopt(NLW_wrpp1_inst_lopt_UNCONNECTED),
        .rst(NLW_wrpp1_inst_rst_UNCONNECTED),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  zynq_blk_axi_dma_0_0_xpm_fifo_rst_10 xpm_fifo_rst_inst
       (.E(ram_wr_en_pf),
        .Q(xpm_fifo_rst_inst_n_1),
        .SR(NLW_xpm_fifo_rst_inst_SR_UNCONNECTED[0]),
        .\count_value_i_reg[8] (full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_UNCONNECTED ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg (\NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_UNCONNECTED ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg (\NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_UNCONNECTED ),
        .\grdc.rd_data_count_i_reg[6] (\NLW_xpm_fifo_rst_inst_grdc.rd_data_count_i_reg[6]_UNCONNECTED [1:0]),
        .\guf.underflow_i_reg (\NLW_xpm_fifo_rst_inst_guf.underflow_i_reg_UNCONNECTED ),
        .lopt(lopt),
        .prog_empty(NLW_xpm_fifo_rst_inst_prog_empty_UNCONNECTED),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .rd_en(NLW_xpm_fifo_rst_inst_rd_en_UNCONNECTED),
        .read_only_q(NLW_xpm_fifo_rst_inst_read_only_q_UNCONNECTED),
        .rst(NLW_xpm_fifo_rst_inst_rst_UNCONNECTED),
        .rst_d1(rst_d1),
        .underflow_i0(NLW_xpm_fifo_rst_inst_underflow_i0_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_only_q(NLW_xpm_fifo_rst_inst_write_only_q_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module zynq_blk_axi_dma_0_0_xpm_fifo_reg_bit
   (rst_d1,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    overflow_i0,
    write_only,
    ram_wr_en_pf,
    D,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ,
    wr_rst_busy,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ,
    \gen_fwft.empty_fwft_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    wr_clk,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ,
    rst,
    almost_full,
    wr_en,
    \gof.overflow_i_reg ,
    ram_empty_i,
    rd_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ,
    ram_rd_en_pf_q,
    ram_wr_en_pf_q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    prog_full,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    lopt);
  output rst_d1;
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  output overflow_i0;
  output write_only;
  output ram_wr_en_pf;
  output [0:0]D;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ;
  output wr_rst_busy;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  output \gen_fwft.empty_fwft_i_reg ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [0:0]Q;
  input wr_clk;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  input rst;
  input almost_full;
  input wr_en;
  input \gof.overflow_i_reg ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ;
  input ram_rd_en_pf_q;
  input ram_wr_en_pf_q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  input prog_full;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input lopt;

  wire [0:0]Q;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ;
  wire \gof.overflow_i_reg ;
  wire lopt;
  wire ram_afull_i;
  wire ram_wr_en_pf;
  wire \^rst_d1 ;
  wire wr_clk;
  wire wr_en;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(\^rst_d1 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FF08CC08)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ),
        .I3(\gof.overflow_i_reg ),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I5(ram_afull_i),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  (* OPT_MODIFIED = "RETARGET " *) 
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(\^rst_d1 ),
        .I1(Q),
        .I2(lopt),
        .O(ram_afull_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\^rst_d1 ),
        .I2(Q),
        .I3(\gof.overflow_i_reg ),
        .O(ram_wr_en_pf));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module zynq_blk_axi_dma_0_0_xpm_fifo_reg_bit_7
   (rst_d1,
    wr_rst_busy,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    d_out_reg_0,
    \gen_fwft.empty_fwft_i_reg ,
    \gen_fwft.empty_fwft_i_reg_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    d_out_reg_1,
    Q,
    wr_clk,
    rst,
    ram_rd_en_pf_q,
    ram_wr_en_pf_q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    prog_full,
    ram_empty_i,
    rd_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ,
    CO,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ,
    wr_en,
    lopt);
  output rst_d1;
  output wr_rst_busy;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  output d_out_reg_0;
  output [0:0]\gen_fwft.empty_fwft_i_reg ;
  output \gen_fwft.empty_fwft_i_reg_0 ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output d_out_reg_1;
  input [0:0]Q;
  input wr_clk;
  input rst;
  input ram_rd_en_pf_q;
  input ram_wr_en_pf_q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  input prog_full;
  input ram_empty_i;
  input rd_en;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  input [0:0]CO;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  input wr_en;
  input lopt;

  wire [0:0]CO;
  wire [0:0]Q;
  wire d_out_reg_0;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  wire lopt;
  wire ram_afull_i;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F020FF20)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(CO),
        .I1(d_out_reg_0),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ),
        .I5(ram_afull_i),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(rst_d1),
        .I1(Q),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I3(wr_en),
        .O(d_out_reg_0));
  (* OPT_MODIFIED = "RETARGET " *) 
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(rst_d1),
        .I1(Q),
        .I2(lopt),
        .O(ram_afull_i));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module zynq_blk_axi_dma_0_0_xpm_fifo_rst
   (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ,
    SR,
    underflow_i0,
    rst,
    full,
    rst_d1,
    wr_en,
    read_only_q,
    prog_empty,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ,
    write_only_q,
    \grdc.rd_data_count_i_reg[1] ,
    rd_en,
    \guf.underflow_i_reg ,
    wr_clk,
    lopt);
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [0:0]Q;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  output [0:0]SR;
  output underflow_i0;
  input rst;
  input full;
  input rst_d1;
  input wr_en;
  input read_only_q;
  input prog_empty;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  input write_only_q;
  input [1:0]\grdc.rd_data_count_i_reg[1] ;
  input rd_en;
  input \guf.underflow_i_reg ;
  input wr_clk;
  input lopt;

  wire [0:0]Q;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire lopt;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst_i;
  wire wr_clk;

  (* OPT_MODIFIED = "RETARGET " *) 
  LUT2 #(
    .INIT(4'hD)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(lopt),
        .I1(p_0_in),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module zynq_blk_axi_dma_0_0_xpm_fifo_rst_10
   (E,
    Q,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ,
    SR,
    underflow_i0,
    rst,
    wr_en,
    \count_value_i_reg[8] ,
    rst_d1,
    read_only_q,
    prog_empty,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ,
    write_only_q,
    \grdc.rd_data_count_i_reg[6] ,
    rd_en,
    \guf.underflow_i_reg ,
    wr_clk,
    lopt,
    pwropt,
    pwropt_1);
  output [0:0]E;
  output [0:0]Q;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  output [0:0]SR;
  output underflow_i0;
  input rst;
  input wr_en;
  input \count_value_i_reg[8] ;
  input rst_d1;
  input read_only_q;
  input prog_empty;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  input write_only_q;
  input [1:0]\grdc.rd_data_count_i_reg[6] ;
  input rd_en;
  input \guf.underflow_i_reg ;
  input wr_clk;
  input lopt;
  output pwropt;
  output pwropt_1;

  wire [0:0]E;
  wire [0:0]Q;
  wire \count_value_i_reg[8] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire lopt;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  assign pwropt = \gen_rst_cc.fifo_wr_rst_cc [1];
  assign pwropt_1 = rst_i;
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT2 #(
    .INIT(4'hD)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(lopt),
        .I1(p_0_in),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[8] ),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
(* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "0" *) (* FIFO_WRITE_DEPTH = "16" *) 
(* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "12" *) (* READ_MODE = "fwft" *) 
(* USE_ADV_FEATURES = "1F1F" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "12" *) 
(* WR_DATA_COUNT_WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
module zynq_blk_axi_dma_0_0_xpm_fifo_sync
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr,
    lopt);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [11:0]din;
  output full;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [11:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;
  input lopt;

  wire [11:0]din;
  wire [11:0]dout;
  wire empty;
  wire full;
  wire lopt;
  wire rd_en;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_injectdbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_injectsbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_clk_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rst_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sleep_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;

  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "192" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "12" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "12" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "4" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  zynq_blk_axi_dma_0_0_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(NLW_xpm_fifo_base_inst_injectdbiterr_UNCONNECTED),
        .injectsbiterr(NLW_xpm_fifo_base_inst_injectsbiterr_UNCONNECTED),
        .lopt(lopt),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(NLW_xpm_fifo_base_inst_rd_clk_UNCONNECTED),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(NLW_xpm_fifo_base_inst_rst_UNCONNECTED),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(NLW_xpm_fifo_base_inst_sleep_UNCONNECTED),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
(* FIFO_MEMORY_TYPE = "block" *) (* FIFO_READ_LATENCY = "0" *) (* FIFO_WRITE_DEPTH = "512" *) 
(* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "2" *) (* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "74" *) (* READ_MODE = "fwft" *) 
(* USE_ADV_FEATURES = "1F1F" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "74" *) 
(* WR_DATA_COUNT_WIDTH = "10" *) (* XPM_MODULE = "TRUE" *) 
module zynq_blk_axi_dma_0_0_xpm_fifo_sync__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr,
    lopt,
    pwropt);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [73:0]din;
  output full;
  output prog_full;
  output [9:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [73:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;
  input lopt;
  input pwropt;

  wire [73:0]din;
  wire [73:0]dout;
  wire empty;
  wire full;
  wire lopt;
  wire pwropt;
  wire rd_en;
  wire wr_clk;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_injectdbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_injectsbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_clk_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rst_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sleep_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [9:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "512" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "37888" *) 
  (* FIFO_WRITE_DEPTH = "512" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "507" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "507" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "10" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "9" *) 
  (* READ_DATA_WIDTH = "74" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "74" *) 
  (* WR_DATA_COUNT_WIDTH = "10" *) 
  (* WR_DC_WIDTH_EXT = "10" *) 
  (* WR_DEPTH_LOG = "9" *) 
  (* WR_PNTR_WIDTH = "9" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "7" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  zynq_blk_axi_dma_0_0_xpm_fifo_base__parameterized0 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(NLW_xpm_fifo_base_inst_injectdbiterr_UNCONNECTED),
        .injectsbiterr(NLW_xpm_fifo_base_inst_injectsbiterr_UNCONNECTED),
        .lopt(lopt),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .pwropt(pwropt),
        .rd_clk(NLW_xpm_fifo_base_inst_rd_clk_UNCONNECTED),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(NLW_xpm_fifo_base_inst_rst_UNCONNECTED),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(NLW_xpm_fifo_base_inst_sleep_UNCONNECTED),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[9:0]),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "12" *) (* BYTE_WRITE_WIDTH_B = "12" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "192" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "16" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "12" *) 
(* P_MIN_WIDTH_DATA_A = "12" *) (* P_MIN_WIDTH_DATA_B = "12" *) (* P_MIN_WIDTH_DATA_ECC = "12" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "12" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) (* P_WIDTH_ADDR_READ_B = "4" *) 
(* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) (* P_WIDTH_COL_WRITE_A = "12" *) 
(* P_WIDTH_COL_WRITE_B = "12" *) (* READ_DATA_WIDTH_A = "12" *) (* READ_DATA_WIDTH_B = "12" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "12" *) (* WRITE_DATA_WIDTH_B = "12" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) 
module zynq_blk_axi_dma_0_0_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [11:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [11:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [11:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [11:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire [11:0]dina;
  wire [11:0]doutb;
  wire enb;
  wire [11:0]\gen_rd_b.doutb_reg0 ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[0] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[10] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[11] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[1] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[2] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[3] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[4] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[5] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[6] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[7] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[8] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[9] ;
  wire regceb;
  wire rstb;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED ;

  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .Q(doutb[9]),
        .R(rstb));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_UNIQ_BASE_ \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M_HD2 \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[7:6]),
        .DIB(dina[9:8]),
        .DIC(dina[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [7:6]),
        .DOB(\gen_rd_b.doutb_reg0 [9:8]),
        .DOC(\gen_rd_b.doutb_reg0 [11:10]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "9" *) (* ADDR_WIDTH_B = "9" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "74" *) (* BYTE_WRITE_WIDTH_B = "74" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "2" *) 
(* MEMORY_SIZE = "37888" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "512" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) (* P_MIN_WIDTH_DATA = "74" *) 
(* P_MIN_WIDTH_DATA_A = "74" *) (* P_MIN_WIDTH_DATA_B = "74" *) (* P_MIN_WIDTH_DATA_ECC = "74" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "74" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "no" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "9" *) (* P_WIDTH_ADDR_READ_B = "9" *) 
(* P_WIDTH_ADDR_WRITE_A = "9" *) (* P_WIDTH_ADDR_WRITE_B = "9" *) (* P_WIDTH_COL_WRITE_A = "74" *) 
(* P_WIDTH_COL_WRITE_B = "74" *) (* READ_DATA_WIDTH_A = "74" *) (* READ_DATA_WIDTH_B = "74" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "74" *) (* WRITE_DATA_WIDTH_B = "74" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) 
module zynq_blk_axi_dma_0_0_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb,
    pwropt,
    pwropt_1,
    pwropt_2);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [8:0]addra;
  input [73:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [73:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [8:0]addrb;
  input [73:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [73:0]doutb;
  output sbiterrb;
  output dbiterrb;
  input pwropt;
  input pwropt_1;
  input pwropt_2;

  wire [8:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire [73:0]dina;
  wire [73:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_REGCEAREGCE_cooolgate_en_sig_8 ;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire regceb;
  wire rstb;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire [15:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* POWER_OPTED_CE = "REGCEB=AUG" *) 
  (* RTL_RAM_BITS = "37888" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "71" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0 
       (.ADDRARDADDR({1'b1,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ),
        .DIADI(dina[31:0]),
        .DIBDI(dina[63:32]),
        .DIPADIP(dina[67:64]),
        .DIPBDIP(dina[71:68]),
        .DOADO(doutb[31:0]),
        .DOBDO(doutb[63:32]),
        .DOPADOP(doutb[67:64]),
        .DOPBDOP(doutb[71:68]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(ena),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({ena,ena,ena,ena,ena,ena,ena,ena}));
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "73" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "73" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* POWER_OPTED_CE = "REGCEAREGCE=AUG:REGCEB=AUG" *) 
  (* RTL_RAM_BITS = "37888" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "72" *) 
  (* bram_slice_end = "73" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "73" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1 
       (.ADDRARDADDR({addrb,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,dina[73:72]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED [15:2],doutb[73:72]}),
        .DOBDO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(enb),
        .ENBWREN(ena),
        .REGCEAREGCE(\gen_wr_a.gen_word_narrow.mem_reg_1_REGCEAREGCE_cooolgate_en_sig_8 ),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({ena,ena,ena,ena}));
  LUT4 #(
    .INIT(16'hf100)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1_REGCEAREGCE_cooolgate_en_gate_13 
       (.I0(pwropt_2),
        .I1(pwropt_1),
        .I2(pwropt),
        .I3(regceb),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1_REGCEAREGCE_cooolgate_en_sig_8 ));
endmodule

(* CHECK_LICENSE_TYPE = "zynq_blk_axi_gpio_0_0,axi_gpio,{}" *) (* X_CORE_INFO = "axi_gpio,Vivado 2018.3" *) (* downgradeipidentifiedwarnings = "yes" *) 
module zynq_blk_axi_gpio_0_0
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    gpio_io_i,
    gpio_io_o,
    gpio_io_t);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [8:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [8:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO TRI_I" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME GPIO, BOARD.ASSOCIATED_PARAM GPIO_BOARD_INTERFACE" *) input [1:0]gpio_io_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO TRI_O" *) output [1:0]gpio_io_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO TRI_T" *) output [1:0]gpio_io_t;

  wire [1:0]gpio_io_i;
  wire [1:0]gpio_io_o;
  wire [1:0]gpio_io_t;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire NLW_U0_ip2intc_irpt_UNCONNECTED;
  wire [0:0]NLW_U0_gpio2_io_i_UNCONNECTED;
  wire [0:0]NLW_U0_gpio2_io_o_UNCONNECTED;
  wire [0:0]NLW_U0_gpio2_io_t_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_araddr_UNCONNECTED;
  wire [8:0]NLW_U0_s_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [31:2]NLW_U0_s_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_wstrb_UNCONNECTED;

  (* C_ALL_INPUTS = "0" *) 
  (* C_ALL_INPUTS_2 = "0" *) 
  (* C_ALL_OUTPUTS = "0" *) 
  (* C_ALL_OUTPUTS_2 = "0" *) 
  (* C_DOUT_DEFAULT = "0" *) 
  (* C_DOUT_DEFAULT_2 = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_GPIO2_WIDTH = "1" *) 
  (* C_GPIO_WIDTH = "2" *) 
  (* C_INTERRUPT_PRESENT = "0" *) 
  (* C_IS_DUAL = "0" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TRI_DEFAULT = "-1" *) 
  (* C_TRI_DEFAULT_2 = "-1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  zynq_blk_axi_gpio_0_0_axi_gpio U0
       (.gpio2_io_i(NLW_U0_gpio2_io_i_UNCONNECTED[0]),
        .gpio2_io_o(NLW_U0_gpio2_io_o_UNCONNECTED[0]),
        .gpio2_io_t(NLW_U0_gpio2_io_t_UNCONNECTED[0]),
        .gpio_io_i(gpio_io_i),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .ip2intc_irpt(NLW_U0_ip2intc_irpt_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],NLW_U0_s_axi_araddr_UNCONNECTED[7:4],s_axi_araddr[3:2],NLW_U0_s_axi_araddr_UNCONNECTED[1:0]}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(NLW_U0_s_axi_awaddr_UNCONNECTED[8:0]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata({NLW_U0_s_axi_wdata_UNCONNECTED[31:2],s_axi_wdata[1:0]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(NLW_U0_s_axi_wstrb_UNCONNECTED[3:0]),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "GPIO_Core" *) 
module zynq_blk_axi_gpio_0_0_GPIO_Core
   (reg1,
    GPIO_xferAck_i,
    gpio_xferAck_Reg,
    reg2,
    gpio_io_o,
    \Not_Dual.gpio_OE_reg[1]_0 ,
    \Not_Dual.gpio_OE_reg[0]_0 ,
    ip2bus_wrack_i,
    ip2bus_rdack_i,
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[30]_0 ,
    s_axi_aclk,
    bus2ip_reset,
    Q,
    gpio_reg_en,
    bus2ip_rnw,
    bus2ip_cs,
    gpio_io_i,
    s_axi_wdata,
    \Not_Dual.gpio_Data_Out_reg[0]_0 ,
    \Not_Dual.gpio_OE_reg[0]_1 );
  output [1:0]reg1;
  output GPIO_xferAck_i;
  output gpio_xferAck_Reg;
  output [1:0]reg2;
  output [1:0]gpio_io_o;
  output \Not_Dual.gpio_OE_reg[1]_0 ;
  output \Not_Dual.gpio_OE_reg[0]_0 ;
  output ip2bus_wrack_i;
  output ip2bus_rdack_i;
  input \Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[30]_0 ;
  input s_axi_aclk;
  input bus2ip_reset;
  input [1:0]Q;
  input gpio_reg_en;
  input bus2ip_rnw;
  input bus2ip_cs;
  input [1:0]gpio_io_i;
  input [1:0]s_axi_wdata;
  input \Not_Dual.gpio_Data_Out_reg[0]_0 ;
  input \Not_Dual.gpio_OE_reg[0]_1 ;

  wire GPIO_xferAck_i;
  wire \Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1[30]_i_1_n_0 ;
  wire \Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[30]_0 ;
  wire \Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg2[30]_i_1_n_0 ;
  wire \Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].reg1[31]_i_2_n_0 ;
  wire \Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].reg2[31]_i_1_n_0 ;
  wire \Not_Dual.gpio_Data_Out[0]_i_1_n_0 ;
  wire \Not_Dual.gpio_Data_Out[1]_i_1_n_0 ;
  wire \Not_Dual.gpio_Data_Out_reg[0]_0 ;
  wire \Not_Dual.gpio_OE[0]_i_1_n_0 ;
  wire \Not_Dual.gpio_OE[1]_i_1_n_0 ;
  wire \Not_Dual.gpio_OE_reg[0]_0 ;
  wire \Not_Dual.gpio_OE_reg[0]_1 ;
  wire \Not_Dual.gpio_OE_reg[1]_0 ;
  wire [1:0]Q;
  wire bus2ip_cs;
  wire bus2ip_reset;
  wire bus2ip_rnw;
  wire [0:1]gpio_Data_In;
  wire [1:0]gpio_io_i;
  wire [0:1]gpio_io_i_d2;
  wire [1:0]gpio_io_o;
  wire gpio_reg_en;
  wire gpio_xferAck_Reg;
  wire iGPIO_xferAck;
  wire ip2bus_rdack_i;
  wire ip2bus_wrack_i;
  wire [1:0]reg1;
  wire [1:0]reg2;
  wire s_axi_aclk;
  wire [1:0]s_axi_wdata;

  LUT6 #(
    .INIT(64'h22CE222222C22222)) 
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1[30]_i_1 
       (.I0(gpio_io_o[1]),
        .I1(\Not_Dual.gpio_OE_reg[0]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(gpio_reg_en),
        .I5(gpio_Data_In[0]),
        .O(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1[30]_i_1_n_0 ),
        .Q(reg1[1]),
        .R(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h22CE222222C22222)) 
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg2[30]_i_1 
       (.I0(reg2[1]),
        .I1(\Not_Dual.gpio_OE_reg[0]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(gpio_reg_en),
        .I5(gpio_Data_In[0]),
        .O(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg2[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg2_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg2[30]_i_1_n_0 ),
        .Q(reg2[1]),
        .R(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h22CE222222C22222)) 
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].reg1[31]_i_2 
       (.I0(gpio_io_o[0]),
        .I1(\Not_Dual.gpio_OE_reg[1]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(gpio_reg_en),
        .I5(gpio_Data_In[1]),
        .O(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].reg1[31]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].reg1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].reg1[31]_i_2_n_0 ),
        .Q(reg1[0]),
        .R(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h22CE222222C22222)) 
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].reg2[31]_i_1 
       (.I0(reg2[0]),
        .I1(\Not_Dual.gpio_OE_reg[1]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(gpio_reg_en),
        .I5(gpio_Data_In[1]),
        .O(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].reg2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].reg2_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].reg2[31]_i_1_n_0 ),
        .Q(reg2[0]),
        .R(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[30]_0 ));
  zynq_blk_axi_gpio_0_0_cdc_sync \Not_Dual.INPUT_DOUBLE_REGS3 
       (.gpio_io_i(gpio_io_i),
        .s_axi_aclk(s_axi_aclk),
        .scndry_vect_out({gpio_io_i_d2[0],gpio_io_i_d2[1]}));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_In_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[0]),
        .Q(gpio_Data_In[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_In_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[1]),
        .Q(gpio_Data_In[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \Not_Dual.gpio_Data_Out[0]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(bus2ip_cs),
        .I2(Q[1]),
        .I3(s_axi_wdata[0]),
        .I4(\Not_Dual.gpio_Data_Out_reg[0]_0 ),
        .I5(gpio_io_o[1]),
        .O(\Not_Dual.gpio_Data_Out[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40FF4000)) 
    \Not_Dual.gpio_Data_Out[1]_i_1 
       (.I0(Q[1]),
        .I1(bus2ip_cs),
        .I2(s_axi_wdata[0]),
        .I3(\Not_Dual.gpio_Data_Out_reg[0]_0 ),
        .I4(gpio_io_o[0]),
        .O(\Not_Dual.gpio_Data_Out[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.gpio_Data_Out[0]_i_1_n_0 ),
        .Q(gpio_io_o[1]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.gpio_Data_Out[1]_i_1_n_0 ),
        .Q(gpio_io_o[0]),
        .R(bus2ip_reset));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \Not_Dual.gpio_OE[0]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(bus2ip_cs),
        .I2(Q[1]),
        .I3(s_axi_wdata[0]),
        .I4(\Not_Dual.gpio_OE_reg[0]_1 ),
        .I5(\Not_Dual.gpio_OE_reg[0]_0 ),
        .O(\Not_Dual.gpio_OE[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40FF4000)) 
    \Not_Dual.gpio_OE[1]_i_1 
       (.I0(Q[1]),
        .I1(bus2ip_cs),
        .I2(s_axi_wdata[0]),
        .I3(\Not_Dual.gpio_OE_reg[0]_1 ),
        .I4(\Not_Dual.gpio_OE_reg[1]_0 ),
        .O(\Not_Dual.gpio_OE[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.gpio_OE[0]_i_1_n_0 ),
        .Q(\Not_Dual.gpio_OE_reg[0]_0 ),
        .S(bus2ip_reset));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.gpio_OE[1]_i_1_n_0 ),
        .Q(\Not_Dual.gpio_OE_reg[1]_0 ),
        .S(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    gpio_xferAck_Reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_xferAck_i),
        .Q(gpio_xferAck_Reg),
        .R(bus2ip_reset));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h04)) 
    iGPIO_xferAck_i_1
       (.I0(gpio_xferAck_Reg),
        .I1(bus2ip_cs),
        .I2(GPIO_xferAck_i),
        .O(iGPIO_xferAck));
  FDRE #(
    .INIT(1'b0)) 
    iGPIO_xferAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(iGPIO_xferAck),
        .Q(GPIO_xferAck_i),
        .R(bus2ip_reset));
  LUT2 #(
    .INIT(4'h8)) 
    ip2bus_rdack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_rdack_i));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ip2bus_wrack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_wrack_i));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module zynq_blk_axi_gpio_0_0_address_decoder
   (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    rst_reg,
    rst_reg_0,
    gpio_reg_en,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    bus2ip_rnw_i_reg,
    D,
    Q,
    s_axi_aclk,
    \Not_Dual.gpio_OE_reg[0] ,
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[30] ,
    \Not_Dual.gpio_OE_reg[0]_0 ,
    s_axi_aresetn,
    GPIO_xferAck_i,
    gpio_xferAck_Reg,
    ip2bus_rdack_i_D1,
    s_axi_arready,
    s_axi_arready_0,
    ip2bus_wrack_i_D1,
    s_axi_wready,
    reg2,
    reg1);
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output rst_reg;
  output rst_reg_0;
  output gpio_reg_en;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output bus2ip_rnw_i_reg;
  output [2:0]D;
  input Q;
  input s_axi_aclk;
  input \Not_Dual.gpio_OE_reg[0] ;
  input \Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[30] ;
  input [2:0]\Not_Dual.gpio_OE_reg[0]_0 ;
  input s_axi_aresetn;
  input GPIO_xferAck_i;
  input gpio_xferAck_Reg;
  input ip2bus_rdack_i_D1;
  input s_axi_arready;
  input [3:0]s_axi_arready_0;
  input ip2bus_wrack_i_D1;
  input s_axi_wready;
  input [1:0]reg2;
  input [1:0]reg1;

  wire Bus_RNW_reg;
  wire Bus_RNW_reg_i_1_n_0;
  wire [2:0]D;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  wire GPIO_xferAck_i;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire \Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[30] ;
  wire \Not_Dual.gpio_OE_reg[0] ;
  wire [2:0]\Not_Dual.gpio_OE_reg[0]_0 ;
  wire Q;
  wire bus2ip_rnw_i_reg;
  wire ce_expnd_i_0;
  wire ce_expnd_i_1;
  wire ce_expnd_i_2;
  wire ce_expnd_i_3;
  wire cs_ce_clr;
  wire gpio_reg_en;
  wire gpio_xferAck_Reg;
  wire \ip2bus_data_i_D1[30]_i_2_n_0 ;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire [1:0]reg1;
  wire [1:0]reg2;
  wire rst_reg;
  wire rst_reg_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire [3:0]s_axi_arready_0;
  wire s_axi_wready;

  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[30] ),
        .I1(Q),
        .I2(Bus_RNW_reg),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Bus_RNW_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(Bus_RNW_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1 
       (.I0(\Not_Dual.gpio_OE_reg[0]_0 [0]),
        .I1(\Not_Dual.gpio_OE_reg[0]_0 [1]),
        .O(ce_expnd_i_3));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_3),
        .Q(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1 
       (.I0(\Not_Dual.gpio_OE_reg[0]_0 [0]),
        .I1(\Not_Dual.gpio_OE_reg[0]_0 [1]),
        .O(ce_expnd_i_2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_2),
        .Q(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i[2]_i_1 
       (.I0(\Not_Dual.gpio_OE_reg[0]_0 [1]),
        .I1(\Not_Dual.gpio_OE_reg[0]_0 [0]),
        .O(ce_expnd_i_1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_1),
        .Q(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .R(cs_ce_clr));
  LUT3 #(
    .INIT(8'hEF)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1 
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(ip2bus_rdack_i_D1_reg),
        .I2(s_axi_aresetn),
        .O(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_2 
       (.I0(\Not_Dual.gpio_OE_reg[0]_0 [1]),
        .I1(\Not_Dual.gpio_OE_reg[0]_0 [0]),
        .O(ce_expnd_i_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_0),
        .Q(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .R(cs_ce_clr));
  LUT5 #(
    .INIT(32'h000000E0)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(Q),
        .I2(s_axi_aresetn),
        .I3(ip2bus_rdack_i_D1_reg),
        .I4(ip2bus_wrack_i_D1_reg),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ),
        .Q(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].reg1[31]_i_1 
       (.I0(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[30] ),
        .I1(GPIO_xferAck_i),
        .I2(gpio_xferAck_Reg),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .O(bus2ip_rnw_i_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].reg1[31]_i_3 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\Not_Dual.gpio_OE_reg[0]_0 [2]),
        .O(gpio_reg_en));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \Not_Dual.gpio_Data_Out[0]_i_2 
       (.I0(\Not_Dual.gpio_OE_reg[0] ),
        .I1(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[30] ),
        .I2(\Not_Dual.gpio_OE_reg[0]_0 [2]),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I4(\Not_Dual.gpio_OE_reg[0]_0 [0]),
        .I5(\Not_Dual.gpio_OE_reg[0]_0 [1]),
        .O(rst_reg_0));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \Not_Dual.gpio_OE[0]_i_2 
       (.I0(\Not_Dual.gpio_OE_reg[0] ),
        .I1(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[30] ),
        .I2(\Not_Dual.gpio_OE_reg[0]_0 [2]),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I4(\Not_Dual.gpio_OE_reg[0]_0 [1]),
        .I5(\Not_Dual.gpio_OE_reg[0]_0 [0]),
        .O(rst_reg));
  LUT5 #(
    .INIT(32'h00000400)) 
    \ip2bus_data_i_D1[0]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I3(Bus_RNW_reg),
        .I4(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h000F0AC000000000)) 
    \ip2bus_data_i_D1[30]_i_1 
       (.I0(reg2[1]),
        .I1(reg1[1]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .I5(\ip2bus_data_i_D1[30]_i_2_n_0 ),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \ip2bus_data_i_D1[30]_i_2 
       (.I0(Bus_RNW_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .O(\ip2bus_data_i_D1[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000F0AC000000000)) 
    \ip2bus_data_i_D1[31]_i_1 
       (.I0(reg2[0]),
        .I1(reg1[0]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .I5(\ip2bus_data_i_D1[30]_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_arready_INST_0
       (.I0(ip2bus_rdack_i_D1),
        .I1(s_axi_arready),
        .I2(s_axi_arready_0[2]),
        .I3(s_axi_arready_0[1]),
        .I4(s_axi_arready_0[3]),
        .I5(s_axi_arready_0[0]),
        .O(ip2bus_rdack_i_D1_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_wready_INST_0
       (.I0(ip2bus_wrack_i_D1),
        .I1(s_axi_wready),
        .I2(s_axi_arready_0[2]),
        .I3(s_axi_arready_0[1]),
        .I4(s_axi_arready_0[3]),
        .I5(s_axi_arready_0[0]),
        .O(ip2bus_wrack_i_D1_reg));
endmodule

(* C_ALL_INPUTS = "0" *) (* C_ALL_INPUTS_2 = "0" *) (* C_ALL_OUTPUTS = "0" *) 
(* C_ALL_OUTPUTS_2 = "0" *) (* C_DOUT_DEFAULT = "0" *) (* C_DOUT_DEFAULT_2 = "0" *) 
(* C_FAMILY = "zynq" *) (* C_GPIO2_WIDTH = "1" *) (* C_GPIO_WIDTH = "2" *) 
(* C_INTERRUPT_PRESENT = "0" *) (* C_IS_DUAL = "0" *) (* C_S_AXI_ADDR_WIDTH = "9" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_TRI_DEFAULT = "-1" *) (* C_TRI_DEFAULT_2 = "-1" *) 
(* ORIG_REF_NAME = "axi_gpio" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_group = "LOGICORE" *) 
module zynq_blk_axi_gpio_0_0_axi_gpio
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    ip2intc_irpt,
    gpio_io_i,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_i,
    gpio2_io_o,
    gpio2_io_t);
  (* sigis = "Clk" *) input s_axi_aclk;
  (* sigis = "Rst" *) input s_axi_aresetn;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  (* sigis = "INTR_LEVEL_HIGH" *) output ip2intc_irpt;
  input [1:0]gpio_io_i;
  output [1:0]gpio_io_o;
  output [1:0]gpio_io_t;
  input [0:0]gpio2_io_i;
  output [0:0]gpio2_io_o;
  output [0:0]gpio2_io_t;

  wire AXI_LITE_IPIF_I_n_12;
  wire AXI_LITE_IPIF_I_n_5;
  wire AXI_LITE_IPIF_I_n_8;
  wire GPIO_xferAck_i;
  wire [5:6]bus2ip_addr;
  wire bus2ip_cs;
  wire bus2ip_reset;
  wire bus2ip_rnw;
  wire [1:0]gpio_io_i;
  wire [1:0]gpio_io_o;
  wire [1:0]gpio_io_t;
  wire gpio_reg_en;
  wire gpio_xferAck_Reg;
  wire [0:31]ip2bus_data;
  wire [0:31]ip2bus_data_i_D1;
  wire ip2bus_rdack_i;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i;
  wire ip2bus_wrack_i_D1;
  wire [30:31]reg1;
  wire [30:31]reg2;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [30:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [2:0]NLW_AXI_LITE_IPIF_I_s_axi_awaddr_UNCONNECTED;

  assign s_axi_awready = s_axi_wready;
  assign s_axi_rdata[31] = \^s_axi_rdata [30];
  assign s_axi_rdata[30] = \^s_axi_rdata [30];
  assign s_axi_rdata[29] = \^s_axi_rdata [30];
  assign s_axi_rdata[28] = \^s_axi_rdata [30];
  assign s_axi_rdata[27] = \^s_axi_rdata [30];
  assign s_axi_rdata[26] = \^s_axi_rdata [30];
  assign s_axi_rdata[25] = \^s_axi_rdata [30];
  assign s_axi_rdata[24] = \^s_axi_rdata [30];
  assign s_axi_rdata[23] = \^s_axi_rdata [30];
  assign s_axi_rdata[22] = \^s_axi_rdata [30];
  assign s_axi_rdata[21] = \^s_axi_rdata [30];
  assign s_axi_rdata[20] = \^s_axi_rdata [30];
  assign s_axi_rdata[19] = \^s_axi_rdata [30];
  assign s_axi_rdata[18] = \^s_axi_rdata [30];
  assign s_axi_rdata[17] = \^s_axi_rdata [30];
  assign s_axi_rdata[16] = \^s_axi_rdata [30];
  assign s_axi_rdata[15] = \^s_axi_rdata [30];
  assign s_axi_rdata[14] = \^s_axi_rdata [30];
  assign s_axi_rdata[13] = \^s_axi_rdata [30];
  assign s_axi_rdata[12] = \^s_axi_rdata [30];
  assign s_axi_rdata[11] = \^s_axi_rdata [30];
  assign s_axi_rdata[10] = \^s_axi_rdata [30];
  assign s_axi_rdata[9] = \^s_axi_rdata [30];
  assign s_axi_rdata[8] = \^s_axi_rdata [30];
  assign s_axi_rdata[7] = \^s_axi_rdata [30];
  assign s_axi_rdata[6] = \^s_axi_rdata [30];
  assign s_axi_rdata[5] = \^s_axi_rdata [30];
  assign s_axi_rdata[4] = \^s_axi_rdata [30];
  assign s_axi_rdata[3] = \^s_axi_rdata [30];
  assign s_axi_rdata[2] = \^s_axi_rdata [30];
  assign s_axi_rdata[1:0] = \^s_axi_rdata [1:0];
  zynq_blk_axi_gpio_0_0_axi_lite_ipif AXI_LITE_IPIF_I
       (.D({ip2bus_data[0],ip2bus_data[30],ip2bus_data[31]}),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .Q({bus2ip_addr[5],bus2ip_addr[6]}),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_rnw(bus2ip_rnw),
        .bus2ip_rnw_i_reg(AXI_LITE_IPIF_I_n_12),
        .gpio_reg_en(gpio_reg_en),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(s_axi_arready),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(s_axi_wready),
        .reg1({reg1[30],reg1[31]}),
        .reg2({reg2[30],reg2[31]}),
        .rst_reg(AXI_LITE_IPIF_I_n_5),
        .rst_reg_0(AXI_LITE_IPIF_I_n_8),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],s_axi_araddr[3:2]}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(NLW_AXI_LITE_IPIF_I_s_axi_awaddr_UNCONNECTED[2:0]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid),
        .s_axi_rdata({\^s_axi_rdata [30],\^s_axi_rdata [1:0]}),
        .\s_axi_rdata_i_reg[31] ({ip2bus_data_i_D1[0],ip2bus_data_i_D1[30],ip2bus_data_i_D1[31]}),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid),
        .s_axi_wvalid(s_axi_wvalid));
  zynq_blk_axi_gpio_0_0_GPIO_Core gpio_core_1
       (.GPIO_xferAck_i(GPIO_xferAck_i),
        .\Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[30]_0 (AXI_LITE_IPIF_I_n_12),
        .\Not_Dual.gpio_Data_Out_reg[0]_0 (AXI_LITE_IPIF_I_n_8),
        .\Not_Dual.gpio_OE_reg[0]_0 (gpio_io_t[1]),
        .\Not_Dual.gpio_OE_reg[0]_1 (AXI_LITE_IPIF_I_n_5),
        .\Not_Dual.gpio_OE_reg[1]_0 (gpio_io_t[0]),
        .Q({bus2ip_addr[5],bus2ip_addr[6]}),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_rnw(bus2ip_rnw),
        .gpio_io_i(gpio_io_i),
        .gpio_io_o(gpio_io_o),
        .gpio_reg_en(gpio_reg_en),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i(ip2bus_rdack_i),
        .ip2bus_wrack_i(ip2bus_wrack_i),
        .reg1({reg1[30],reg1[31]}),
        .reg2({reg2[30],reg2[31]}),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[1:0]));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[0]),
        .Q(ip2bus_data_i_D1[0]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[30]),
        .Q(ip2bus_data_i_D1[30]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[31]),
        .Q(ip2bus_data_i_D1[31]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_rdack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_rdack_i),
        .Q(ip2bus_rdack_i_D1),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_wrack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_wrack_i),
        .Q(ip2bus_wrack_i_D1),
        .R(bus2ip_reset));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module zynq_blk_axi_gpio_0_0_axi_lite_ipif
   (bus2ip_reset,
    bus2ip_rnw,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    bus2ip_cs,
    rst_reg,
    Q,
    rst_reg_0,
    gpio_reg_en,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    bus2ip_rnw_i_reg,
    s_axi_rdata,
    D,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_wvalid,
    GPIO_xferAck_i,
    gpio_xferAck_Reg,
    \s_axi_rdata_i_reg[31] ,
    reg2,
    reg1,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_araddr,
    s_axi_awaddr);
  output bus2ip_reset;
  output bus2ip_rnw;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output bus2ip_cs;
  output rst_reg;
  output [1:0]Q;
  output rst_reg_0;
  output gpio_reg_en;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output bus2ip_rnw_i_reg;
  output [2:0]s_axi_rdata;
  output [2:0]D;
  input s_axi_aclk;
  input s_axi_arvalid;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input GPIO_xferAck_i;
  input gpio_xferAck_Reg;
  input [2:0]\s_axi_rdata_i_reg[31] ;
  input [1:0]reg2;
  input [1:0]reg1;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;

  wire [2:0]D;
  wire GPIO_xferAck_i;
  wire [1:0]Q;
  wire bus2ip_cs;
  wire bus2ip_reset;
  wire bus2ip_rnw;
  wire bus2ip_rnw_i_reg;
  wire gpio_reg_en;
  wire gpio_xferAck_Reg;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire [1:0]reg1;
  wire [1:0]reg2;
  wire rst_reg;
  wire rst_reg_0;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [2:0]s_axi_rdata;
  wire [2:0]\s_axi_rdata_i_reg[31] ;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire s_axi_wvalid;
  wire [2:0]NLW_I_SLAVE_ATTACHMENT_s_axi_awaddr_UNCONNECTED;

  zynq_blk_axi_gpio_0_0_slave_attachment I_SLAVE_ATTACHMENT
       (.D(D),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] (bus2ip_cs),
        .Q(Q),
        .SR(bus2ip_reset),
        .bus2ip_rnw_i_reg_0(bus2ip_rnw),
        .bus2ip_rnw_i_reg_1(bus2ip_rnw_i_reg),
        .gpio_reg_en(gpio_reg_en),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(ip2bus_rdack_i_D1_reg),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(ip2bus_wrack_i_D1_reg),
        .reg1(reg1),
        .reg2(reg2),
        .rst_reg_0(rst_reg),
        .rst_reg_1(rst_reg_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(NLW_I_SLAVE_ATTACHMENT_s_axi_awaddr_UNCONNECTED[2:0]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i_reg[31]_0 (\s_axi_rdata_i_reg[31] ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg_0(s_axi_rvalid_i_reg),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_blk_axi_gpio_0_0_cdc_sync
   (scndry_vect_out,
    gpio_io_i,
    s_axi_aclk);
  output [1:0]scndry_vect_out;
  input [1:0]gpio_io_i;
  input s_axi_aclk;

  wire [1:0]gpio_io_i;
  wire s_axi_aclk;
  wire s_level_out_bus_d1_cdc_to_0;
  wire s_level_out_bus_d1_cdc_to_1;
  wire s_level_out_bus_d2_0;
  wire s_level_out_bus_d2_1;
  wire s_level_out_bus_d3_0;
  wire s_level_out_bus_d3_1;
  wire [1:0]scndry_vect_out;

  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_0),
        .Q(s_level_out_bus_d2_0),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_1),
        .Q(s_level_out_bus_d2_1),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_0),
        .Q(s_level_out_bus_d3_0),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_1),
        .Q(s_level_out_bus_d3_1),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_0),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_1),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[0]),
        .Q(s_level_out_bus_d1_cdc_to_0),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[1]),
        .Q(s_level_out_bus_d1_cdc_to_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module zynq_blk_axi_gpio_0_0_slave_attachment
   (SR,
    bus2ip_rnw_i_reg_0,
    s_axi_rvalid_i_reg_0,
    s_axi_bvalid_i_reg_0,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    rst_reg_0,
    Q,
    rst_reg_1,
    gpio_reg_en,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    bus2ip_rnw_i_reg_1,
    s_axi_rdata,
    D,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_wvalid,
    GPIO_xferAck_i,
    gpio_xferAck_Reg,
    \s_axi_rdata_i_reg[31]_0 ,
    reg2,
    reg1,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_araddr,
    s_axi_awaddr);
  output [0:0]SR;
  output bus2ip_rnw_i_reg_0;
  output s_axi_rvalid_i_reg_0;
  output s_axi_bvalid_i_reg_0;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  output rst_reg_0;
  output [1:0]Q;
  output rst_reg_1;
  output gpio_reg_en;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output bus2ip_rnw_i_reg_1;
  output [2:0]s_axi_rdata;
  output [2:0]D;
  input s_axi_aclk;
  input s_axi_arvalid;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input GPIO_xferAck_i;
  input gpio_xferAck_Reg;
  input [2:0]\s_axi_rdata_i_reg[31]_0 ;
  input [1:0]reg2;
  input [1:0]reg1;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;

  wire [2:0]D;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire GPIO_xferAck_i;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]bus2ip_addr;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire bus2ip_rnw_i_reg_0;
  wire bus2ip_rnw_i_reg_1;
  wire clear;
  wire gpio_reg_en;
  wire gpio_xferAck_Reg;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire is_read_i_1_n_0;
  wire is_read_reg_n_0;
  wire is_write_i_1_n_0;
  wire is_write_i_2_n_0;
  wire is_write_reg_n_0;
  wire p_0_in;
  wire [1:0]p_0_out;
  wire p_5_in;
  wire [3:0]plusOp;
  wire [1:0]reg1;
  wire [1:0]reg2;
  wire rst_reg_0;
  wire rst_reg_1;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bresp_i;
  wire s_axi_bvalid_i_i_1_n_0;
  wire s_axi_bvalid_i_reg_0;
  wire [2:0]s_axi_rdata;
  wire \s_axi_rdata_i[0]_i_1_n_0 ;
  wire \s_axi_rdata_i[1]_i_1_n_0 ;
  wire \s_axi_rdata_i[31]_i_1_n_0 ;
  wire [2:0]\s_axi_rdata_i_reg[31]_0 ;
  wire s_axi_rready;
  wire s_axi_rresp_i;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_rvalid_i_reg_0;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire [1:0]state;
  wire state1__2;

  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_awvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(state1__2),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(ip2bus_rdack_i_D1_reg),
        .I3(s_axi_rresp_i),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_arvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(ip2bus_wrack_i_D1_reg),
        .I5(s_axi_bresp_i),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(s_axi_bresp_i),
        .I2(s_axi_rresp_i),
        .I3(ip2bus_rdack_i_D1_reg),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(state1__2),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_rvalid_i_reg_0),
        .O(state1__2));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(s_axi_rresp_i),
        .R(SR));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(s_axi_bresp_i),
        .R(SR));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .O(plusOp[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .O(plusOp[3]));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .R(clear));
  zynq_blk_axi_gpio_0_0_address_decoder I_DECODER
       (.D(D),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .\Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[30] (bus2ip_rnw_i_reg_0),
        .\Not_Dual.gpio_OE_reg[0] (SR),
        .\Not_Dual.gpio_OE_reg[0]_0 ({bus2ip_addr,Q}),
        .Q(start2),
        .bus2ip_rnw_i_reg(bus2ip_rnw_i_reg_1),
        .gpio_reg_en(gpio_reg_en),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(ip2bus_rdack_i_D1_reg),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(ip2bus_wrack_i_D1_reg),
        .reg1(reg1),
        .reg2(reg2),
        .rst_reg(rst_reg_0),
        .rst_reg_0(rst_reg_1),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(is_read_reg_n_0),
        .s_axi_arready_0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ),
        .s_axi_wready(is_write_reg_n_0));
  LUT5 #(
    .INIT(32'h000000EA)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_wvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(s_axi_araddr[0]),
        .Q(Q[0]),
        .R(SR));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(s_axi_araddr[1]),
        .Q(Q[1]),
        .R(SR));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(s_axi_araddr[2]),
        .Q(bus2ip_addr),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(s_axi_arvalid),
        .Q(bus2ip_rnw_i_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(state1__2),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(is_read_reg_n_0),
        .O(is_read_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    is_write_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_arvalid),
        .I2(s_axi_awvalid),
        .I3(s_axi_wvalid),
        .I4(is_write_i_2_n_0),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFEAEAEAAAAAAAAA)) 
    is_write_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_bready),
        .I2(s_axi_bvalid_i_reg_0),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(is_write_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    rst_i_1
       (.I0(s_axi_aresetn),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(SR),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_bvalid_i_i_1
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid_i_reg_0),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_i_reg_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rdata_i[0]_i_1 
       (.I0(\s_axi_rdata_i_reg[31]_0 [0]),
        .I1(s_axi_rresp_i),
        .I2(s_axi_rdata[0]),
        .O(\s_axi_rdata_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rdata_i[1]_i_1 
       (.I0(\s_axi_rdata_i_reg[31]_0 [1]),
        .I1(s_axi_rresp_i),
        .I2(s_axi_rdata[1]),
        .O(\s_axi_rdata_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rdata_i[31]_i_1 
       (.I0(\s_axi_rdata_i_reg[31]_0 [2]),
        .I1(s_axi_rresp_i),
        .I2(s_axi_rdata[2]),
        .O(\s_axi_rdata_i[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_axi_rdata_i[0]_i_1_n_0 ),
        .Q(s_axi_rdata[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_axi_rdata_i[1]_i_1_n_0 ),
        .Q(s_axi_rdata[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_axi_rdata_i[31]_i_1_n_0 ),
        .Q(s_axi_rdata[2]),
        .R(SR));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_rvalid_i_i_1
       (.I0(ip2bus_rdack_i_D1_reg),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_i_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h000000F8)) 
    start2_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(start2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(SR));
  LUT5 #(
    .INIT(32'h77FC44FC)) 
    \state[0]_i_1 
       (.I0(state1__2),
        .I1(state[0]),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(ip2bus_wrack_i_D1_reg),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'h55FFFF0C5500FF0C)) 
    \state[1]_i_1 
       (.I0(state1__2),
        .I1(p_5_in),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .I5(ip2bus_rdack_i_D1_reg),
        .O(p_0_out[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \state[1]_i_2 
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .O(p_5_in));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(state[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(state[1]),
        .R(SR));
endmodule

(* CHECK_LICENSE_TYPE = "zynq_blk_axis_data_fifo_0_0,axis_data_fifo_v2_0_0_top,{}" *) (* X_CORE_INFO = "axis_data_fifo_v2_0_0_top,Vivado 2018.3" *) (* downgradeipidentifiedwarnings = "yes" *) 
module zynq_blk_axis_data_fifo_0_0
   (s_axis_aresetn,
    s_axis_aclk,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tkeep,
    s_axis_tlast,
    m_axis_aclk,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tkeep,
    m_axis_tlast,
    pwropt);
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_RSTIF RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT" *) input s_axis_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_CLKIF CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_CLKIF, ASSOCIATED_BUSIF S_AXIS, FREQ_HZ 350000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, ASSOCIATED_RESET s_axis_aresetn, INSERT_VIP 0, ASSOCIATED_CLKEN s_axis_aclken" *) input s_axis_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) input s_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output s_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) input [63:0]s_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TKEEP" *) input [7:0]s_axis_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 350000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) input s_axis_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 M_CLKIF CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_CLKIF, ASSOCIATED_BUSIF M_AXIS, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN zynq_blk_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input m_axis_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) output m_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input m_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) output [63:0]m_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TKEEP" *) output [7:0]m_axis_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN zynq_blk_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) output m_axis_tlast;
  input pwropt;

  wire m_axis_aclk;
  wire [63:0]m_axis_tdata;
  wire [7:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire pwropt;
  wire s_axis_aclk;
  wire s_axis_aresetn;
  wire [63:0]s_axis_tdata;
  wire [7:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire NLW_inst_almost_empty_UNCONNECTED;
  wire NLW_inst_almost_full_UNCONNECTED;
  wire NLW_inst_dbiterr_UNCONNECTED;
  wire NLW_inst_injectdbiterr_UNCONNECTED;
  wire NLW_inst_injectsbiterr_UNCONNECTED;
  wire NLW_inst_m_axis_aclken_UNCONNECTED;
  wire NLW_inst_prog_empty_UNCONNECTED;
  wire NLW_inst_prog_full_UNCONNECTED;
  wire NLW_inst_s_axis_aclken_UNCONNECTED;
  wire NLW_inst_sbiterr_UNCONNECTED;
  wire [31:0]NLW_inst_axis_rd_data_count_UNCONNECTED;
  wire [31:0]NLW_inst_axis_wr_data_count_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_tid_UNCONNECTED;
  wire [7:0]NLW_inst_m_axis_tstrb_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_tuser_UNCONNECTED;

  (* C_ACLKEN_CONV_MODE = "0" *) 
  (* C_AXIS_SIGNAL_SET = "32'b00000000000000000000000000011011" *) 
  (* C_AXIS_TDATA_WIDTH = "64" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "1" *) 
  (* C_ECC_MODE = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FIFO_DEPTH = "2048" *) 
  (* C_FIFO_MEMORY_TYPE = "auto" *) 
  (* C_FIFO_MODE = "1" *) 
  (* C_IS_ACLK_ASYNC = "1" *) 
  (* C_PROG_EMPTY_THRESH = "5" *) 
  (* C_PROG_FULL_THRESH = "11" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_USE_ADV_FEATURES = "825241648" *) 
  (* G_INDX_SS_TDATA = "1" *) 
  (* G_INDX_SS_TDEST = "6" *) 
  (* G_INDX_SS_TID = "5" *) 
  (* G_INDX_SS_TKEEP = "3" *) 
  (* G_INDX_SS_TLAST = "4" *) 
  (* G_INDX_SS_TREADY = "0" *) 
  (* G_INDX_SS_TSTRB = "2" *) 
  (* G_INDX_SS_TUSER = "7" *) 
  (* G_MASK_SS_TDATA = "2" *) 
  (* G_MASK_SS_TDEST = "64" *) 
  (* G_MASK_SS_TID = "32" *) 
  (* G_MASK_SS_TKEEP = "8" *) 
  (* G_MASK_SS_TLAST = "16" *) 
  (* G_MASK_SS_TREADY = "1" *) 
  (* G_MASK_SS_TSTRB = "4" *) 
  (* G_MASK_SS_TUSER = "128" *) 
  (* G_TASK_SEVERITY_ERR = "2" *) 
  (* G_TASK_SEVERITY_INFO = "0" *) 
  (* G_TASK_SEVERITY_WARNING = "1" *) 
  (* LP_CDC_SYNC_STAGES = "2" *) 
  (* LP_CLOCKING_MODE = "independent_clock" *) 
  (* LP_ECC_MODE = "no_ecc" *) 
  (* LP_FIFO_DEPTH = "2048" *) 
  (* LP_FIFO_MEMORY_TYPE = "auto" *) 
  (* LP_M_ACLKEN_CAN_TOGGLE = "0" *) 
  (* LP_PACKET_FIFO = "false" *) 
  (* LP_PROG_EMPTY_THRESH = "5" *) 
  (* LP_PROG_FULL_THRESH = "11" *) 
  (* LP_RD_DATA_COUNT_WIDTH = "12" *) 
  (* LP_RELATED_CLOCKS = "0" *) 
  (* LP_S_ACLKEN_CAN_TOGGLE = "0" *) 
  (* LP_TDATA_WIDTH = "64" *) 
  (* LP_TDEST_WIDTH = "1" *) 
  (* LP_TID_WIDTH = "1" *) 
  (* LP_TUSER_WIDTH = "1" *) 
  (* LP_USE_ADV_FEATURES = "825241648" *) 
  (* LP_WR_DATA_COUNT_WIDTH = "12" *) 
  zynq_blk_axis_data_fifo_0_0_axis_data_fifo_v2_0_0_top inst
       (.almost_empty(NLW_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_inst_almost_full_UNCONNECTED),
        .axis_rd_data_count(NLW_inst_axis_rd_data_count_UNCONNECTED[31:0]),
        .axis_wr_data_count(NLW_inst_axis_wr_data_count_UNCONNECTED[31:0]),
        .dbiterr(NLW_inst_dbiterr_UNCONNECTED),
        .injectdbiterr(NLW_inst_injectdbiterr_UNCONNECTED),
        .injectsbiterr(NLW_inst_injectsbiterr_UNCONNECTED),
        .m_axis_aclk(m_axis_aclk),
        .m_axis_aclken(NLW_inst_m_axis_aclken_UNCONNECTED),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(NLW_inst_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_inst_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tstrb(NLW_inst_m_axis_tstrb_UNCONNECTED[7:0]),
        .m_axis_tuser(NLW_inst_m_axis_tuser_UNCONNECTED[0]),
        .m_axis_tvalid(m_axis_tvalid),
        .prog_empty(NLW_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_inst_prog_full_UNCONNECTED),
        .pwropt(pwropt),
        .s_axis_aclk(s_axis_aclk),
        .s_axis_aclken(NLW_inst_s_axis_aclken_UNCONNECTED),
        .s_axis_aresetn(s_axis_aresetn),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tstrb({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .s_axis_tuser(1'b0),
        .s_axis_tvalid(s_axis_tvalid),
        .sbiterr(NLW_inst_sbiterr_UNCONNECTED));
endmodule

(* C_ACLKEN_CONV_MODE = "0" *) (* C_AXIS_SIGNAL_SET = "32'b00000000000000000000000000011011" *) (* C_AXIS_TDATA_WIDTH = "64" *) 
(* C_AXIS_TDEST_WIDTH = "1" *) (* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TUSER_WIDTH = "1" *) 
(* C_ECC_MODE = "0" *) (* C_FAMILY = "zynq" *) (* C_FIFO_DEPTH = "2048" *) 
(* C_FIFO_MEMORY_TYPE = "auto" *) (* C_FIFO_MODE = "1" *) (* C_IS_ACLK_ASYNC = "1" *) 
(* C_PROG_EMPTY_THRESH = "5" *) (* C_PROG_FULL_THRESH = "11" *) (* C_SYNCHRONIZER_STAGE = "2" *) 
(* C_USE_ADV_FEATURES = "825241648" *) (* G_INDX_SS_TDATA = "1" *) (* G_INDX_SS_TDEST = "6" *) 
(* G_INDX_SS_TID = "5" *) (* G_INDX_SS_TKEEP = "3" *) (* G_INDX_SS_TLAST = "4" *) 
(* G_INDX_SS_TREADY = "0" *) (* G_INDX_SS_TSTRB = "2" *) (* G_INDX_SS_TUSER = "7" *) 
(* G_MASK_SS_TDATA = "2" *) (* G_MASK_SS_TDEST = "64" *) (* G_MASK_SS_TID = "32" *) 
(* G_MASK_SS_TKEEP = "8" *) (* G_MASK_SS_TLAST = "16" *) (* G_MASK_SS_TREADY = "1" *) 
(* G_MASK_SS_TSTRB = "4" *) (* G_MASK_SS_TUSER = "128" *) (* G_TASK_SEVERITY_ERR = "2" *) 
(* G_TASK_SEVERITY_INFO = "0" *) (* G_TASK_SEVERITY_WARNING = "1" *) (* LP_CDC_SYNC_STAGES = "2" *) 
(* LP_CLOCKING_MODE = "independent_clock" *) (* LP_ECC_MODE = "no_ecc" *) (* LP_FIFO_DEPTH = "2048" *) 
(* LP_FIFO_MEMORY_TYPE = "auto" *) (* LP_M_ACLKEN_CAN_TOGGLE = "0" *) (* LP_PACKET_FIFO = "false" *) 
(* LP_PROG_EMPTY_THRESH = "5" *) (* LP_PROG_FULL_THRESH = "11" *) (* LP_RD_DATA_COUNT_WIDTH = "12" *) 
(* LP_RELATED_CLOCKS = "0" *) (* LP_S_ACLKEN_CAN_TOGGLE = "0" *) (* LP_TDATA_WIDTH = "64" *) 
(* LP_TDEST_WIDTH = "1" *) (* LP_TID_WIDTH = "1" *) (* LP_TUSER_WIDTH = "1" *) 
(* LP_USE_ADV_FEATURES = "825241648" *) (* LP_WR_DATA_COUNT_WIDTH = "12" *) (* ORIG_REF_NAME = "axis_data_fifo_v2_0_0_top" *) 
module zynq_blk_axis_data_fifo_0_0_axis_data_fifo_v2_0_0_top
   (s_axis_aclk,
    s_axis_aresetn,
    s_axis_aclken,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    almost_full,
    prog_full,
    axis_wr_data_count,
    injectsbiterr,
    injectdbiterr,
    m_axis_aclk,
    m_axis_aclken,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    almost_empty,
    prog_empty,
    axis_rd_data_count,
    sbiterr,
    dbiterr,
    pwropt);
  input s_axis_aclk;
  input s_axis_aresetn;
  input s_axis_aclken;
  input s_axis_tvalid;
  output s_axis_tready;
  input [63:0]s_axis_tdata;
  input [7:0]s_axis_tstrb;
  input [7:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tuser;
  output almost_full;
  output prog_full;
  output [31:0]axis_wr_data_count;
  input injectsbiterr;
  input injectdbiterr;
  input m_axis_aclk;
  input m_axis_aclken;
  output m_axis_tvalid;
  input m_axis_tready;
  output [63:0]m_axis_tdata;
  output [7:0]m_axis_tstrb;
  output [7:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tuser;
  output almost_empty;
  output prog_empty;
  output [31:0]axis_rd_data_count;
  output sbiterr;
  output dbiterr;
  input pwropt;

  wire m_axis_aclk;
  wire [63:0]m_axis_tdata;
  wire [7:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire pwropt;
  wire s_axis_aclk;
  wire s_axis_aresetn;
  wire [63:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [7:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [7:0]s_axis_tstrb;
  wire [0:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire \NLW_gen_fifo.xpm_fifo_axis_inst_almost_empty_axis_UNCONNECTED ;
  wire \NLW_gen_fifo.xpm_fifo_axis_inst_almost_full_axis_UNCONNECTED ;
  wire \NLW_gen_fifo.xpm_fifo_axis_inst_dbiterr_axis_UNCONNECTED ;
  wire \NLW_gen_fifo.xpm_fifo_axis_inst_injectdbiterr_axis_UNCONNECTED ;
  wire \NLW_gen_fifo.xpm_fifo_axis_inst_injectsbiterr_axis_UNCONNECTED ;
  wire \NLW_gen_fifo.xpm_fifo_axis_inst_prog_empty_axis_UNCONNECTED ;
  wire \NLW_gen_fifo.xpm_fifo_axis_inst_prog_full_axis_UNCONNECTED ;
  wire \NLW_gen_fifo.xpm_fifo_axis_inst_sbiterr_axis_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED ;
  wire [7:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED ;
  wire [11:0]\NLW_gen_fifo.xpm_fifo_axis_inst_rd_data_count_axis_UNCONNECTED ;
  wire [11:0]\NLW_gen_fifo.xpm_fifo_axis_inst_wr_data_count_axis_UNCONNECTED ;

  (* AXIS_DATA_WIDTH = "84" *) 
  (* AXIS_FINAL_DATA_WIDTH = "84" *) 
  (* CDC_SYNC_STAGES = "2" *) 
  (* CLOCKING_MODE = "independent_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_AXIS = "16'b0001000000000000" *) 
  (* EN_ADV_FEATURE_AXIS_INT = "16'b0001000000000000" *) 
  (* EN_ALMOST_EMPTY_INT = "1'b0" *) 
  (* EN_ALMOST_FULL_INT = "1'b0" *) 
  (* EN_DATA_VALID_INT = "1'b1" *) 
  (* FIFO_DEPTH = "2048" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* LOG_DEPTH_AXIS = "11" *) 
  (* PACKET_FIFO = "false" *) 
  (* PKT_SIZE_LT8 = "1'b0" *) 
  (* PROG_EMPTY_THRESH = "5" *) 
  (* PROG_FULL_THRESH = "11" *) 
  (* P_COMMON_CLOCK = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_PKT_MODE = "0" *) 
  (* RD_DATA_COUNT_WIDTH = "12" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* TDATA_OFFSET = "64" *) 
  (* TDATA_WIDTH = "64" *) 
  (* TDEST_OFFSET = "82" *) 
  (* TDEST_WIDTH = "1" *) 
  (* TID_OFFSET = "81" *) 
  (* TID_WIDTH = "1" *) 
  (* TKEEP_OFFSET = "80" *) 
  (* TSTRB_OFFSET = "72" *) 
  (* TUSER_MAX_WIDTH = "4013" *) 
  (* TUSER_OFFSET = "83" *) 
  (* TUSER_WIDTH = "1" *) 
  (* USE_ADV_FEATURES = "825241648" *) 
  (* USE_ADV_FEATURES_INT = "825241648" *) 
  (* WR_DATA_COUNT_WIDTH = "12" *) 
  (* XPM_MODULE = "TRUE" *) 
  zynq_blk_axis_data_fifo_0_0_xpm_fifo_axis \gen_fifo.xpm_fifo_axis_inst 
       (.almost_empty_axis(\NLW_gen_fifo.xpm_fifo_axis_inst_almost_empty_axis_UNCONNECTED ),
        .almost_full_axis(\NLW_gen_fifo.xpm_fifo_axis_inst_almost_full_axis_UNCONNECTED ),
        .dbiterr_axis(\NLW_gen_fifo.xpm_fifo_axis_inst_dbiterr_axis_UNCONNECTED ),
        .injectdbiterr_axis(\NLW_gen_fifo.xpm_fifo_axis_inst_injectdbiterr_axis_UNCONNECTED ),
        .injectsbiterr_axis(\NLW_gen_fifo.xpm_fifo_axis_inst_injectsbiterr_axis_UNCONNECTED ),
        .m_aclk(m_axis_aclk),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED [0]),
        .m_axis_tid(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED [0]),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tstrb(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED [7:0]),
        .m_axis_tuser(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED [0]),
        .m_axis_tvalid(m_axis_tvalid),
        .prog_empty_axis(\NLW_gen_fifo.xpm_fifo_axis_inst_prog_empty_axis_UNCONNECTED ),
        .prog_full_axis(\NLW_gen_fifo.xpm_fifo_axis_inst_prog_full_axis_UNCONNECTED ),
        .pwropt(pwropt),
        .rd_data_count_axis(\NLW_gen_fifo.xpm_fifo_axis_inst_rd_data_count_axis_UNCONNECTED [11:0]),
        .s_aclk(s_axis_aclk),
        .s_aresetn(s_axis_aresetn),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tdest(s_axis_tdest),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tstrb(s_axis_tstrb),
        .s_axis_tuser(s_axis_tuser),
        .s_axis_tvalid(s_axis_tvalid),
        .sbiterr_axis(\NLW_gen_fifo.xpm_fifo_axis_inst_sbiterr_axis_UNCONNECTED ),
        .wr_data_count_axis(\NLW_gen_fifo.xpm_fifo_axis_inst_wr_data_count_axis_UNCONNECTED [11:0]));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "11" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module zynq_blk_axis_data_fifo_0_0_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [10:0]src_in_bin;
  input dest_clk;
  output [10:0]dest_out_bin;

  wire [10:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [10:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [10:0]\dest_graysync_ff[1] ;
  wire [9:0]\^dest_out_bin ;
  wire [9:0]gray_enc;
  wire src_clk;
  wire [10:0]src_in_bin;

  assign dest_out_bin[10] = \dest_graysync_ff[1] [10];
  assign dest_out_bin[9:0] = \^dest_out_bin [9:0];
  initial assign \dest_graysync_ff_reg[0][0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[0][10] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[10]),
        .Q(\dest_graysync_ff[0] [10]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[0][1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[0][2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[0][3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[0][4] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[0][5] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[0][6] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[0][7] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[0][8] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[0][9] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[9]),
        .Q(\dest_graysync_ff[0] [9]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[1][0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[1][10] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [10]),
        .Q(\dest_graysync_ff[1] [10]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[1][1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[1][2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[1][3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[1][4] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[1][5] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[1][6] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[1][7] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[1][8] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[1][9] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [9]),
        .Q(\dest_graysync_ff[1] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\^dest_out_bin [5]),
        .I4(\dest_graysync_ff[1] [3]),
        .I5(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\^dest_out_bin [5]),
        .I3(\dest_graysync_ff[1] [4]),
        .I4(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\^dest_out_bin [5]),
        .I3(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\^dest_out_bin [5]),
        .I2(\dest_graysync_ff[1] [4]),
        .O(\^dest_out_bin [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\^dest_out_bin [5]),
        .O(\^dest_out_bin [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[1] [5]),
        .I1(\dest_graysync_ff[1] [7]),
        .I2(\dest_graysync_ff[1] [9]),
        .I3(\dest_graysync_ff[1] [10]),
        .I4(\dest_graysync_ff[1] [8]),
        .I5(\dest_graysync_ff[1] [6]),
        .O(\^dest_out_bin [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[1] [6]),
        .I1(\dest_graysync_ff[1] [8]),
        .I2(\dest_graysync_ff[1] [10]),
        .I3(\dest_graysync_ff[1] [9]),
        .I4(\dest_graysync_ff[1] [7]),
        .O(\^dest_out_bin [6]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[7]_INST_0 
       (.I0(\dest_graysync_ff[1] [7]),
        .I1(\dest_graysync_ff[1] [9]),
        .I2(\dest_graysync_ff[1] [10]),
        .I3(\dest_graysync_ff[1] [8]),
        .O(\^dest_out_bin [7]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[8]_INST_0 
       (.I0(\dest_graysync_ff[1] [8]),
        .I1(\dest_graysync_ff[1] [10]),
        .I2(\dest_graysync_ff[1] [9]),
        .O(\^dest_out_bin [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[9]_INST_0 
       (.I0(\dest_graysync_ff[1] [9]),
        .I1(\dest_graysync_ff[1] [10]),
        .O(\^dest_out_bin [9]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[8]_i_1 
       (.I0(src_in_bin[9]),
        .I1(src_in_bin[8]),
        .O(gray_enc[8]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[9]_i_1 
       (.I0(src_in_bin[10]),
        .I1(src_in_bin[9]),
        .O(gray_enc[9]));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[10] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[10]),
        .Q(async_path[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[8]),
        .Q(async_path[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[9] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[9]),
        .Q(async_path[9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "11" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module zynq_blk_axis_data_fifo_0_0_xpm_cdc_gray__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [10:0]src_in_bin;
  input dest_clk;
  output [10:0]dest_out_bin;

  wire [10:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [10:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [10:0]\dest_graysync_ff[1] ;
  wire [9:0]\^dest_out_bin ;
  wire [9:0]gray_enc;
  wire src_clk;
  wire [10:0]src_in_bin;

  assign dest_out_bin[10] = \dest_graysync_ff[1] [10];
  assign dest_out_bin[9:0] = \^dest_out_bin [9:0];
  initial assign \dest_graysync_ff_reg[0][0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[0][10] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[10]),
        .Q(\dest_graysync_ff[0] [10]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[0][1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[0][2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[0][3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[0][4] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[0][5] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[0][6] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[0][7] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[0][8] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[0][9] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[9]),
        .Q(\dest_graysync_ff[0] [9]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[1][0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[1][10] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [10]),
        .Q(\dest_graysync_ff[1] [10]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[1][1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[1][2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[1][3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[1][4] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[1][5] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[1][6] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[1][7] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[1][8] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  initial assign \dest_graysync_ff_reg[1][9] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \dest_graysync_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [9]),
        .Q(\dest_graysync_ff[1] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\^dest_out_bin [5]),
        .I4(\dest_graysync_ff[1] [3]),
        .I5(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\^dest_out_bin [5]),
        .I3(\dest_graysync_ff[1] [4]),
        .I4(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\^dest_out_bin [5]),
        .I3(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\^dest_out_bin [5]),
        .I2(\dest_graysync_ff[1] [4]),
        .O(\^dest_out_bin [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\^dest_out_bin [5]),
        .O(\^dest_out_bin [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[1] [5]),
        .I1(\dest_graysync_ff[1] [7]),
        .I2(\dest_graysync_ff[1] [9]),
        .I3(\dest_graysync_ff[1] [10]),
        .I4(\dest_graysync_ff[1] [8]),
        .I5(\dest_graysync_ff[1] [6]),
        .O(\^dest_out_bin [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[1] [6]),
        .I1(\dest_graysync_ff[1] [8]),
        .I2(\dest_graysync_ff[1] [10]),
        .I3(\dest_graysync_ff[1] [9]),
        .I4(\dest_graysync_ff[1] [7]),
        .O(\^dest_out_bin [6]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[7]_INST_0 
       (.I0(\dest_graysync_ff[1] [7]),
        .I1(\dest_graysync_ff[1] [9]),
        .I2(\dest_graysync_ff[1] [10]),
        .I3(\dest_graysync_ff[1] [8]),
        .O(\^dest_out_bin [7]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[8]_INST_0 
       (.I0(\dest_graysync_ff[1] [8]),
        .I1(\dest_graysync_ff[1] [10]),
        .I2(\dest_graysync_ff[1] [9]),
        .O(\^dest_out_bin [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[9]_INST_0 
       (.I0(\dest_graysync_ff[1] [9]),
        .I1(\dest_graysync_ff[1] [10]),
        .O(\^dest_out_bin [9]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[8]_i_1 
       (.I0(src_in_bin[9]),
        .I1(src_in_bin[8]),
        .O(gray_enc[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[9]_i_1 
       (.I0(src_in_bin[10]),
        .I1(src_in_bin[9]),
        .O(gray_enc[9]));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[10] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[10]),
        .Q(async_path[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[8]),
        .Q(async_path[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[9] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[9]),
        .Q(async_path[9]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module zynq_blk_axis_data_fifo_0_0_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  initial assign \syncstages_ff_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  initial assign \syncstages_ff_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module zynq_blk_axis_data_fifo_0_0_xpm_cdc_sync_rst__3
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  initial assign \syncstages_ff_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  initial assign \syncstages_ff_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module zynq_blk_axis_data_fifo_0_0_xpm_cdc_sync_rst__4
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  initial assign \syncstages_ff_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  initial assign \syncstages_ff_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_blk_axis_data_fifo_0_0_xpm_counter_updn__parameterized0
   (Q,
    src_in_bin,
    E,
    S,
    \src_gray_ff_reg[11] ,
    \src_gray_ff_reg[11]_0 ,
    ram_empty_i,
    rd_en,
    \count_value_i_reg[0]_0 ,
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_0 ,
    \count_value_i_reg[11]_0 ,
    rd_clk);
  output [11:0]Q;
  output [11:0]src_in_bin;
  output [0:0]E;
  input [2:0]S;
  input [3:0]\src_gray_ff_reg[11] ;
  input [3:0]\src_gray_ff_reg[11]_0 ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\count_value_i_reg[0]_0 ;
  input [0:0]\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_0 ;
  input \count_value_i_reg[11]_0 ;
  input rd_clk;

  wire [0:0]E;
  wire [11:0]\^Q ;
  wire \count_value_i[3]_i_2__3_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[11]_0 ;
  wire \count_value_i_reg[11]_i_1__0_n_4 ;
  wire \count_value_i_reg[11]_i_1__0_n_5 ;
  wire \count_value_i_reg[11]_i_1__0_n_6 ;
  wire \count_value_i_reg[11]_i_1__0_n_7 ;
  wire \count_value_i_reg[3]_i_1__3_n_0 ;
  wire \count_value_i_reg[3]_i_1__3_n_4 ;
  wire \count_value_i_reg[3]_i_1__3_n_5 ;
  wire \count_value_i_reg[3]_i_1__3_n_6 ;
  wire \count_value_i_reg[3]_i_1__3_n_7 ;
  wire \count_value_i_reg[7]_i_1__3_n_0 ;
  wire \count_value_i_reg[7]_i_1__3_n_4 ;
  wire \count_value_i_reg[7]_i_1__3_n_5 ;
  wire \count_value_i_reg[7]_i_1__3_n_6 ;
  wire \count_value_i_reg[7]_i_1__3_n_7 ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [3:0]\NLW_count_value_i_reg[11]_i_1__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_value_i_reg[3]_i_1__3_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_value_i_reg[7]_i_1__3_CO_UNCONNECTED ;

  assign Q[10:0] = \^Q [10:0];
  LUT5 #(
    .INIT(32'hABAA5455)) 
    \count_value_i[3]_i_2__3 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(\^Q [0]),
        .O(\count_value_i[3]_i_2__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__3_n_7 ),
        .Q(\^Q [0]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__0_n_5 ),
        .Q(\^Q [10]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__0_n_4 ),
        .Q(\^Q [11]),
        .R(\count_value_i_reg[11]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_value_i_reg[11]_i_1__0 
       (.CI(\count_value_i_reg[7]_i_1__3_n_0 ),
        .CO(\NLW_count_value_i_reg[11]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[11]_i_1__0_n_4 ,\count_value_i_reg[11]_i_1__0_n_5 ,\count_value_i_reg[11]_i_1__0_n_6 ,\count_value_i_reg[11]_i_1__0_n_7 }),
        .S(\^Q [11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__3_n_6 ),
        .Q(\^Q [1]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__3_n_5 ),
        .Q(\^Q [2]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__3_n_4 ),
        .Q(\^Q [3]),
        .R(\count_value_i_reg[11]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_value_i_reg[3]_i_1__3 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1__3_n_0 ,\NLW_count_value_i_reg[3]_i_1__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\^Q [0]}),
        .O({\count_value_i_reg[3]_i_1__3_n_4 ,\count_value_i_reg[3]_i_1__3_n_5 ,\count_value_i_reg[3]_i_1__3_n_6 ,\count_value_i_reg[3]_i_1__3_n_7 }),
        .S({\^Q [3:1],\count_value_i[3]_i_2__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__3_n_7 ),
        .Q(\^Q [4]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__3_n_6 ),
        .Q(\^Q [5]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__3_n_5 ),
        .Q(\^Q [6]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__3_n_4 ),
        .Q(\^Q [7]),
        .R(\count_value_i_reg[11]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_value_i_reg[7]_i_1__3 
       (.CI(\count_value_i_reg[3]_i_1__3_n_0 ),
        .CO({\count_value_i_reg[7]_i_1__3_n_0 ,\NLW_count_value_i_reg[7]_i_1__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1__3_n_4 ,\count_value_i_reg[7]_i_1__3_n_5 ,\count_value_i_reg[7]_i_1__3_n_6 ,\count_value_i_reg[7]_i_1__3_n_7 }),
        .S(\^Q [7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__0_n_7 ),
        .Q(\^Q [8]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__0_n_6 ),
        .Q(\^Q [9]),
        .R(\count_value_i_reg[11]_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_blk_axis_data_fifo_0_0_xpm_counter_updn__parameterized0_1
   (Q,
    \count_value_i_reg[3]_0 ,
    wrst_busy,
    E,
    wr_clk);
  output [11:0]Q;
  input [0:0]\count_value_i_reg[3]_0 ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [11:0]\^Q ;
  wire \count_value_i_reg[11]_i_1_n_4 ;
  wire \count_value_i_reg[11]_i_1_n_5 ;
  wire \count_value_i_reg[11]_i_1_n_6 ;
  wire \count_value_i_reg[11]_i_1_n_7 ;
  wire [0:0]\count_value_i_reg[3]_0 ;
  wire \count_value_i_reg[3]_i_1__1_n_0 ;
  wire \count_value_i_reg[3]_i_1__1_n_4 ;
  wire \count_value_i_reg[3]_i_1__1_n_5 ;
  wire \count_value_i_reg[3]_i_1__1_n_6 ;
  wire \count_value_i_reg[3]_i_1__1_n_7 ;
  wire \count_value_i_reg[7]_i_1__1_n_0 ;
  wire \count_value_i_reg[7]_i_1__1_n_4 ;
  wire \count_value_i_reg[7]_i_1__1_n_5 ;
  wire \count_value_i_reg[7]_i_1__1_n_6 ;
  wire \count_value_i_reg[7]_i_1__1_n_7 ;
  wire wr_clk;
  wire wrst_busy;
  wire [3:0]\NLW_count_value_i_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_value_i_reg[3]_i_1__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_value_i_reg[7]_i_1__1_CO_UNCONNECTED ;

  assign Q[10:0] = \^Q [10:0];
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__1_n_7 ),
        .Q(\^Q [0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1_n_5 ),
        .Q(\^Q [10]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1_n_4 ),
        .Q(\^Q [11]),
        .R(wrst_busy));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_value_i_reg[11]_i_1 
       (.CI(\count_value_i_reg[7]_i_1__1_n_0 ),
        .CO(\NLW_count_value_i_reg[11]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[11]_i_1_n_4 ,\count_value_i_reg[11]_i_1_n_5 ,\count_value_i_reg[11]_i_1_n_6 ,\count_value_i_reg[11]_i_1_n_7 }),
        .S(\^Q [11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__1_n_6 ),
        .Q(\^Q [1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__1_n_5 ),
        .Q(\^Q [2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__1_n_4 ),
        .Q(\^Q [3]),
        .R(wrst_busy));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_value_i_reg[3]_i_1__1 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1__1_n_0 ,\NLW_count_value_i_reg[3]_i_1__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\^Q [0]}),
        .O({\count_value_i_reg[3]_i_1__1_n_4 ,\count_value_i_reg[3]_i_1__1_n_5 ,\count_value_i_reg[3]_i_1__1_n_6 ,\count_value_i_reg[3]_i_1__1_n_7 }),
        .S({\^Q [3:1],\count_value_i_reg[3]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__1_n_7 ),
        .Q(\^Q [4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__1_n_6 ),
        .Q(\^Q [5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__1_n_5 ),
        .Q(\^Q [6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__1_n_4 ),
        .Q(\^Q [7]),
        .R(wrst_busy));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_value_i_reg[7]_i_1__1 
       (.CI(\count_value_i_reg[3]_i_1__1_n_0 ),
        .CO({\count_value_i_reg[7]_i_1__1_n_0 ,\NLW_count_value_i_reg[7]_i_1__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1__1_n_4 ,\count_value_i_reg[7]_i_1__1_n_5 ,\count_value_i_reg[7]_i_1__1_n_6 ,\count_value_i_reg[7]_i_1__1_n_7 }),
        .S(\^Q [7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1_n_7 ),
        .Q(\^Q [8]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1_n_6 ),
        .Q(\^Q [9]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_blk_axis_data_fifo_0_0_xpm_counter_updn__parameterized1
   (Q,
    ram_empty_i,
    rd_en,
    \count_value_i_reg[3]_0 ,
    \count_value_i_reg[0]_0 ,
    E,
    rd_clk);
  output [10:0]Q;
  input ram_empty_i;
  input rd_en;
  input [1:0]\count_value_i_reg[3]_0 ;
  input \count_value_i_reg[0]_0 ;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [10:0]Q;
  wire \count_value_i[3]_i_2__2_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[10]_i_1__1_n_5 ;
  wire \count_value_i_reg[10]_i_1__1_n_6 ;
  wire \count_value_i_reg[10]_i_1__1_n_7 ;
  wire [1:0]\count_value_i_reg[3]_0 ;
  wire \count_value_i_reg[3]_i_1__2_n_0 ;
  wire \count_value_i_reg[3]_i_1__2_n_4 ;
  wire \count_value_i_reg[3]_i_1__2_n_5 ;
  wire \count_value_i_reg[3]_i_1__2_n_6 ;
  wire \count_value_i_reg[3]_i_1__2_n_7 ;
  wire \count_value_i_reg[7]_i_1__2_n_0 ;
  wire \count_value_i_reg[7]_i_1__2_n_4 ;
  wire \count_value_i_reg[7]_i_1__2_n_5 ;
  wire \count_value_i_reg[7]_i_1__2_n_6 ;
  wire \count_value_i_reg[7]_i_1__2_n_7 ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [3:0]\NLW_count_value_i_reg[10]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_value_i_reg[10]_i_1__1_O_UNCONNECTED ;
  wire [2:0]\NLW_count_value_i_reg[3]_i_1__2_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_value_i_reg[7]_i_1__2_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hABAA5455)) 
    \count_value_i[3]_i_2__2 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[3]_0 [0]),
        .I3(\count_value_i_reg[3]_0 [1]),
        .I4(Q[0]),
        .O(\count_value_i[3]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__2_n_7 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[10]_i_1__1_n_5 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_value_i_reg[10]_i_1__1 
       (.CI(\count_value_i_reg[7]_i_1__2_n_0 ),
        .CO(\NLW_count_value_i_reg[10]_i_1__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_value_i_reg[10]_i_1__1_O_UNCONNECTED [3],\count_value_i_reg[10]_i_1__1_n_5 ,\count_value_i_reg[10]_i_1__1_n_6 ,\count_value_i_reg[10]_i_1__1_n_7 }),
        .S({1'b0,Q[10:8]}));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__2_n_6 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__2_n_5 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__2_n_4 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_value_i_reg[3]_i_1__2 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1__2_n_0 ,\NLW_count_value_i_reg[3]_i_1__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O({\count_value_i_reg[3]_i_1__2_n_4 ,\count_value_i_reg[3]_i_1__2_n_5 ,\count_value_i_reg[3]_i_1__2_n_6 ,\count_value_i_reg[3]_i_1__2_n_7 }),
        .S({Q[3:1],\count_value_i[3]_i_2__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__2_n_7 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__2_n_6 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__2_n_5 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__2_n_4 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_value_i_reg[7]_i_1__2 
       (.CI(\count_value_i_reg[3]_i_1__2_n_0 ),
        .CO({\count_value_i_reg[7]_i_1__2_n_0 ,\NLW_count_value_i_reg[7]_i_1__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1__2_n_4 ,\count_value_i_reg[7]_i_1__2_n_5 ,\count_value_i_reg[7]_i_1__2_n_6 ,\count_value_i_reg[7]_i_1__2_n_7 }),
        .S(Q[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[10]_i_1__1_n_7 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[10]_i_1__1_n_6 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_blk_axis_data_fifo_0_0_xpm_counter_updn__parameterized1_2
   (Q,
    \count_value_i_reg[3]_0 ,
    wrst_busy,
    E,
    wr_clk);
  output [10:0]Q;
  input [0:0]\count_value_i_reg[3]_0 ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [10:0]Q;
  wire \count_value_i_reg[10]_i_1__0_n_5 ;
  wire \count_value_i_reg[10]_i_1__0_n_6 ;
  wire \count_value_i_reg[10]_i_1__0_n_7 ;
  wire [0:0]\count_value_i_reg[3]_0 ;
  wire \count_value_i_reg[3]_i_1__0_n_0 ;
  wire \count_value_i_reg[3]_i_1__0_n_4 ;
  wire \count_value_i_reg[3]_i_1__0_n_5 ;
  wire \count_value_i_reg[3]_i_1__0_n_6 ;
  wire \count_value_i_reg[3]_i_1__0_n_7 ;
  wire \count_value_i_reg[7]_i_1__0_n_0 ;
  wire \count_value_i_reg[7]_i_1__0_n_4 ;
  wire \count_value_i_reg[7]_i_1__0_n_5 ;
  wire \count_value_i_reg[7]_i_1__0_n_6 ;
  wire \count_value_i_reg[7]_i_1__0_n_7 ;
  wire wr_clk;
  wire wrst_busy;
  wire [3:0]\NLW_count_value_i_reg[10]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_value_i_reg[10]_i_1__0_O_UNCONNECTED ;
  wire [2:0]\NLW_count_value_i_reg[3]_i_1__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_value_i_reg[7]_i_1__0_CO_UNCONNECTED ;

  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__0_n_7 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[10]_i_1__0_n_5 ),
        .Q(Q[10]),
        .R(wrst_busy));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_value_i_reg[10]_i_1__0 
       (.CI(\count_value_i_reg[7]_i_1__0_n_0 ),
        .CO(\NLW_count_value_i_reg[10]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_value_i_reg[10]_i_1__0_O_UNCONNECTED [3],\count_value_i_reg[10]_i_1__0_n_5 ,\count_value_i_reg[10]_i_1__0_n_6 ,\count_value_i_reg[10]_i_1__0_n_7 }),
        .S({1'b0,Q[10:8]}));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__0_n_6 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__0_n_5 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__0_n_4 ),
        .Q(Q[3]),
        .R(wrst_busy));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_value_i_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1__0_n_0 ,\NLW_count_value_i_reg[3]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O({\count_value_i_reg[3]_i_1__0_n_4 ,\count_value_i_reg[3]_i_1__0_n_5 ,\count_value_i_reg[3]_i_1__0_n_6 ,\count_value_i_reg[3]_i_1__0_n_7 }),
        .S({Q[3:1],\count_value_i_reg[3]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__0_n_7 ),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__0_n_6 ),
        .Q(Q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__0_n_5 ),
        .Q(Q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__0_n_4 ),
        .Q(Q[7]),
        .R(wrst_busy));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_value_i_reg[7]_i_1__0 
       (.CI(\count_value_i_reg[3]_i_1__0_n_0 ),
        .CO({\count_value_i_reg[7]_i_1__0_n_0 ,\NLW_count_value_i_reg[7]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1__0_n_4 ,\count_value_i_reg[7]_i_1__0_n_5 ,\count_value_i_reg[7]_i_1__0_n_6 ,\count_value_i_reg[7]_i_1__0_n_7 }),
        .S(Q[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[10]_i_1__0_n_7 ),
        .Q(Q[8]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[10]_i_1__0_n_6 ),
        .Q(Q[9]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_blk_axis_data_fifo_0_0_xpm_counter_updn__parameterized2
   (Q,
    S,
    wrst_busy,
    E,
    wr_clk);
  output [10:0]Q;
  input [0:0]S;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]S;
  wire \count_value_i_reg[10]_i_1_n_5 ;
  wire \count_value_i_reg[10]_i_1_n_6 ;
  wire \count_value_i_reg[10]_i_1_n_7 ;
  wire \count_value_i_reg[3]_i_1_n_0 ;
  wire \count_value_i_reg[3]_i_1_n_4 ;
  wire \count_value_i_reg[3]_i_1_n_5 ;
  wire \count_value_i_reg[3]_i_1_n_6 ;
  wire \count_value_i_reg[3]_i_1_n_7 ;
  wire \count_value_i_reg[7]_i_1_n_0 ;
  wire \count_value_i_reg[7]_i_1_n_4 ;
  wire \count_value_i_reg[7]_i_1_n_5 ;
  wire \count_value_i_reg[7]_i_1_n_6 ;
  wire \count_value_i_reg[7]_i_1_n_7 ;
  wire wr_clk;
  wire wrst_busy;
  wire [3:0]\NLW_count_value_i_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_value_i_reg[10]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_count_value_i_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_value_i_reg[7]_i_1_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_7 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[10]_i_1_n_5 ),
        .Q(Q[10]),
        .R(wrst_busy));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_value_i_reg[10]_i_1 
       (.CI(\count_value_i_reg[7]_i_1_n_0 ),
        .CO(\NLW_count_value_i_reg[10]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_value_i_reg[10]_i_1_O_UNCONNECTED [3],\count_value_i_reg[10]_i_1_n_5 ,\count_value_i_reg[10]_i_1_n_6 ,\count_value_i_reg[10]_i_1_n_7 }),
        .S({1'b0,Q[10:8]}));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_6 ),
        .Q(Q[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_5 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_4 ),
        .Q(Q[3]),
        .R(wrst_busy));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_value_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1_n_0 ,\NLW_count_value_i_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O({\count_value_i_reg[3]_i_1_n_4 ,\count_value_i_reg[3]_i_1_n_5 ,\count_value_i_reg[3]_i_1_n_6 ,\count_value_i_reg[3]_i_1_n_7 }),
        .S({Q[3:1],S}));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_7 ),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_6 ),
        .Q(Q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_5 ),
        .Q(Q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_4 ),
        .Q(Q[7]),
        .R(wrst_busy));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \count_value_i_reg[7]_i_1 
       (.CI(\count_value_i_reg[3]_i_1_n_0 ),
        .CO({\count_value_i_reg[7]_i_1_n_0 ,\NLW_count_value_i_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1_n_4 ,\count_value_i_reg[7]_i_1_n_5 ,\count_value_i_reg[7]_i_1_n_6 ,\count_value_i_reg[7]_i_1_n_7 }),
        .S(Q[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[10]_i_1_n_7 ),
        .Q(Q[8]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[10]_i_1_n_6 ),
        .Q(Q[9]),
        .R(wrst_busy));
endmodule

(* AXIS_DATA_WIDTH = "84" *) (* AXIS_FINAL_DATA_WIDTH = "84" *) (* CDC_SYNC_STAGES = "2" *) 
(* CLOCKING_MODE = "independent_clock" *) (* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_AXIS = "16'b0001000000000000" *) 
(* EN_ADV_FEATURE_AXIS_INT = "16'b0001000000000000" *) (* EN_ALMOST_EMPTY_INT = "1'b0" *) (* EN_ALMOST_FULL_INT = "1'b0" *) 
(* EN_DATA_VALID_INT = "1'b1" *) (* FIFO_DEPTH = "2048" *) (* FIFO_MEMORY_TYPE = "auto" *) 
(* LOG_DEPTH_AXIS = "11" *) (* ORIG_REF_NAME = "xpm_fifo_axis" *) (* PACKET_FIFO = "false" *) 
(* PKT_SIZE_LT8 = "1'b0" *) (* PROG_EMPTY_THRESH = "5" *) (* PROG_FULL_THRESH = "11" *) 
(* P_COMMON_CLOCK = "0" *) (* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "0" *) 
(* P_PKT_MODE = "0" *) (* RD_DATA_COUNT_WIDTH = "12" *) (* RELATED_CLOCKS = "0" *) 
(* TDATA_OFFSET = "64" *) (* TDATA_WIDTH = "64" *) (* TDEST_OFFSET = "82" *) 
(* TDEST_WIDTH = "1" *) (* TID_OFFSET = "81" *) (* TID_WIDTH = "1" *) 
(* TKEEP_OFFSET = "80" *) (* TSTRB_OFFSET = "72" *) (* TUSER_MAX_WIDTH = "4013" *) 
(* TUSER_OFFSET = "83" *) (* TUSER_WIDTH = "1" *) (* USE_ADV_FEATURES = "825241648" *) 
(* USE_ADV_FEATURES_INT = "825241648" *) (* WR_DATA_COUNT_WIDTH = "12" *) (* XPM_MODULE = "TRUE" *) 
module zynq_blk_axis_data_fifo_0_0_xpm_fifo_axis
   (s_aresetn,
    s_aclk,
    m_aclk,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    prog_full_axis,
    wr_data_count_axis,
    almost_full_axis,
    prog_empty_axis,
    rd_data_count_axis,
    almost_empty_axis,
    injectsbiterr_axis,
    injectdbiterr_axis,
    sbiterr_axis,
    dbiterr_axis,
    pwropt);
  input s_aresetn;
  input s_aclk;
  input m_aclk;
  input s_axis_tvalid;
  output s_axis_tready;
  input [63:0]s_axis_tdata;
  input [7:0]s_axis_tstrb;
  input [7:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [63:0]m_axis_tdata;
  output [7:0]m_axis_tstrb;
  output [7:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tuser;
  output prog_full_axis;
  output [11:0]wr_data_count_axis;
  output almost_full_axis;
  output prog_empty_axis;
  output [11:0]rd_data_count_axis;
  output almost_empty_axis;
  input injectsbiterr_axis;
  input injectdbiterr_axis;
  output sbiterr_axis;
  output dbiterr_axis;
  input pwropt;

  wire \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ;
  wire m_aclk;
  wire [63:0]m_axis_tdata;
  wire [7:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire pwropt;
  wire rst_axis;
  wire s_aclk;
  wire s_aresetn;
  wire [63:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [7:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [7:0]s_axis_tstrb;
  wire [0:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire xpm_fifo_base_inst_i_1_n_0;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_injectdbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_injectsbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sleep_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [82:64]NLW_xpm_fifo_base_inst_dout_UNCONNECTED;
  wire [11:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [11:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  zynq_blk_axis_data_fifo_0_0_xpm_cdc_sync_rst__3 \gaxis_rst_sync.xpm_cdc_sync_rst_inst 
       (.dest_clk(s_aclk),
        .dest_rst(rst_axis),
        .src_rst(\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1 
       (.I0(s_aresetn),
        .O(\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ));
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001000000000000" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b0" *) 
  (* EN_PE = "1'b0" *) 
  (* EN_PF = "1'b0" *) 
  (* EN_RDC = "1'b0" *) 
  (* EN_UF = "1'b0" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b0" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "2048" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "172032" *) 
  (* FIFO_WRITE_DEPTH = "2048" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "3" *) 
  (* PE_THRESH_MAX = "2043" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "9" *) 
  (* PF_THRESH_MAX = "2043" *) 
  (* PF_THRESH_MIN = "7" *) 
  (* PROG_EMPTY_THRESH = "5" *) 
  (* PROG_FULL_THRESH = "11" *) 
  (* RD_DATA_COUNT_WIDTH = "12" *) 
  (* RD_DC_WIDTH_EXT = "12" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "11" *) 
  (* READ_DATA_WIDTH = "84" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "825241648" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "84" *) 
  (* WR_DATA_COUNT_WIDTH = "12" *) 
  (* WR_DC_WIDTH_EXT = "12" *) 
  (* WR_DEPTH_LOG = "11" *) 
  (* WR_PNTR_WIDTH = "11" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "7" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  zynq_blk_axis_data_fifo_0_0_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(m_axis_tvalid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din({s_axis_tlast,s_axis_tuser,s_axis_tdest,s_axis_tid,s_axis_tkeep,s_axis_tstrb,s_axis_tdata}),
        .dout({m_axis_tlast,NLW_xpm_fifo_base_inst_dout_UNCONNECTED[82:80],m_axis_tkeep,NLW_xpm_fifo_base_inst_dout_UNCONNECTED[71:64],m_axis_tdata}),
        .empty(NLW_xpm_fifo_base_inst_empty_UNCONNECTED),
        .full(NLW_xpm_fifo_base_inst_full_UNCONNECTED),
        .full_n(s_axis_tready),
        .injectdbiterr(NLW_xpm_fifo_base_inst_injectdbiterr_UNCONNECTED),
        .injectsbiterr(NLW_xpm_fifo_base_inst_injectsbiterr_UNCONNECTED),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .pwropt(pwropt),
        .rd_clk(m_aclk),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[11:0]),
        .rd_en(xpm_fifo_base_inst_i_1_n_0),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst_axis),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(NLW_xpm_fifo_base_inst_sleep_UNCONNECTED),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(s_aclk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[11:0]),
        .wr_en(s_axis_tvalid),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    xpm_fifo_base_inst_i_1
       (.I0(m_axis_tvalid),
        .I1(m_axis_tready),
        .O(xpm_fifo_base_inst_i_1_n_0));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "0" *) (* DOUT_RESET_VALUE = "" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0001000000000000" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b1" *) 
(* EN_OF = "1'b0" *) (* EN_PE = "1'b0" *) (* EN_PF = "1'b0" *) 
(* EN_RDC = "1'b0" *) (* EN_UF = "1'b0" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b0" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "0" *) 
(* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "2048" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "172032" *) (* FIFO_WRITE_DEPTH = "2048" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "3" *) 
(* PE_THRESH_MAX = "2043" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "9" *) 
(* PF_THRESH_MAX = "2043" *) (* PF_THRESH_MIN = "7" *) (* PROG_EMPTY_THRESH = "5" *) 
(* PROG_FULL_THRESH = "11" *) (* RD_DATA_COUNT_WIDTH = "12" *) (* RD_DC_WIDTH_EXT = "12" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "11" *) 
(* READ_DATA_WIDTH = "84" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "825241648" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "84" *) (* WR_DATA_COUNT_WIDTH = "12" *) (* WR_DC_WIDTH_EXT = "12" *) 
(* WR_DEPTH_LOG = "11" *) (* WR_PNTR_WIDTH = "11" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "7" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module zynq_blk_axis_data_fifo_0_0_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr,
    pwropt);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [83:0]din;
  output full;
  output full_n;
  output prog_full;
  output [11:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [83:0]dout;
  output empty;
  output prog_empty;
  output [11:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;
  input pwropt;

  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [83:0]din;
  wire [83:0]dout;
  wire full_n;
  wire \gen_cdc_pntr.rpw_gray_reg_n_0 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_1 ;
  wire \gen_fwft.empty_fwft_i_reg_n_0 ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_n_0 ;
  wire [1:0]next_fwft_state__0;
  wire pwropt;
  wire pwropt_1;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_i;
  wire rd_clk;
  wire rd_en;
  wire [10:0]rd_pntr_ext;
  wire [10:0]rd_pntr_wr_cdc;
  wire rdp_inst_n_24;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_10;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rdpp1_inst_n_7;
  wire rdpp1_inst_n_8;
  wire rdpp1_inst_n_9;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire rst_d1_inst_n_2;
  wire rst_d1_inst_n_3;
  wire wr_clk;
  wire wr_en;
  wire [11:0]wr_pntr_ext;
  wire [10:0]wr_pntr_rd_cdc;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_10;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire wrpp1_inst_n_7;
  wire wrpp1_inst_n_8;
  wire wrpp1_inst_n_9;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_10;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrpp2_inst_n_4;
  wire wrpp2_inst_n_5;
  wire wrpp2_inst_n_6;
  wire wrpp2_inst_n_7;
  wire wrpp2_inst_n_8;
  wire wrpp2_inst_n_9;
  wire wrst_busy;
  wire xpm_fifo_rst_inst_n_0;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_injectdbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_injectdbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_injectsbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_injectsbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_regcea_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_rsta_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sleep_UNCONNECTED ;
  wire [83:0]\NLW_gen_sdpram.xpm_memory_base_inst_dinb_UNCONNECTED ;
  wire [83:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;
  wire [82:64]\NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED ;
  wire [0:0]\NLW_gen_sdpram.xpm_memory_base_inst_wea_UNCONNECTED ;
  wire [0:0]\NLW_gen_sdpram.xpm_memory_base_inst_web_UNCONNECTED ;
  wire [11:11]NLW_rdp_inst_Q_UNCONNECTED;
  wire [2:0]NLW_rdp_inst_S_UNCONNECTED;
  wire [0:0]\NLW_rdp_inst_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_0_UNCONNECTED ;
  wire [3:0]\NLW_rdp_inst_src_gray_ff_reg[11]_UNCONNECTED ;
  wire [3:0]\NLW_rdp_inst_src_gray_ff_reg[11]_0_UNCONNECTED ;
  wire [11:0]NLW_rdp_inst_src_in_bin_UNCONNECTED;
  wire [11:11]NLW_wrp_inst_Q_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_0));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_0));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "11" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  zynq_blk_axis_data_fifo_0_0_xpm_cdc_gray \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  zynq_blk_axis_data_fifo_0_0_xpm_fifo_reg_vec \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .E(ram_wr_en_i),
        .Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3,wrpp2_inst_n_4,wrpp2_inst_n_5,wrpp2_inst_n_6,wrpp2_inst_n_7,wrpp2_inst_n_8,wrpp2_inst_n_9,wrpp2_inst_n_10}),
        .d_out_reg(\gen_cdc_pntr.rpw_gray_reg_n_1 ),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_2_0 ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7,wrpp1_inst_n_8,wrpp1_inst_n_9,wrpp1_inst_n_10}),
        .rst(rst),
        .rst_d1(rst_d1),
        .\syncstages_ff_reg[1] (\gen_cdc_pntr.rpw_gray_reg_n_0 ),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  zynq_blk_axis_data_fifo_0_0_xpm_fifo_reg_vec_0 \gen_cdc_pntr.wpr_gray_reg 
       (.D(wr_pntr_rd_cdc),
        .Q(curr_fwft_state),
        .\gen_pf_ic_rc.ram_empty_i_reg_i_2_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9,rdpp1_inst_n_10}),
        .\gen_pf_ic_rc.ram_empty_i_reg_i_3_0 (rd_pntr_ext),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[0]_0 (xpm_fifo_rst_inst_n_0));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "11" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  zynq_blk_axis_data_fifo_0_0_xpm_cdc_gray__2 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[10:0]));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .S(xpm_fifo_rst_inst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h3575)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_0 ),
        .Q(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_1 ),
        .Q(full_n),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_0));
  (* ADDR_WIDTH_A = "11" *) 
  (* ADDR_WIDTH_B = "11" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "84" *) 
  (* BYTE_WRITE_WIDTH_B = "84" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "83" *) 
  (* \MEM.ADDRESS_SPACE_END  = "2047" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "84" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "172032" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "2048" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "84" *) 
  (* P_MIN_WIDTH_DATA_A = "84" *) 
  (* P_MIN_WIDTH_DATA_B = "84" *) 
  (* P_MIN_WIDTH_DATA_ECC = "84" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "84" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "11" *) 
  (* P_WIDTH_ADDR_READ_B = "11" *) 
  (* P_WIDTH_ADDR_WRITE_A = "11" *) 
  (* P_WIDTH_ADDR_WRITE_B = "11" *) 
  (* P_WIDTH_COL_WRITE_A = "84" *) 
  (* P_WIDTH_COL_WRITE_B = "84" *) 
  (* READ_DATA_WIDTH_A = "84" *) 
  (* READ_DATA_WIDTH_B = "84" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "84" *) 
  (* WRITE_DATA_WIDTH_B = "84" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  zynq_blk_axis_data_fifo_0_0_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[10:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb(\NLW_gen_sdpram.xpm_memory_base_inst_dinb_UNCONNECTED [83:0]),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [83:0]),
        .doutb({dout[83],\NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED [82:80],dout[79:72],\NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED [71:64],dout[63:0]}),
        .ena(ram_wr_en_i),
        .enb(rdp_inst_n_24),
        .injectdbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_injectdbiterra_UNCONNECTED ),
        .injectdbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_injectdbiterrb_UNCONNECTED ),
        .injectsbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_injectsbiterra_UNCONNECTED ),
        .injectsbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_injectsbiterrb_UNCONNECTED ),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .regcea(\NLW_gen_sdpram.xpm_memory_base_inst_regcea_UNCONNECTED ),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(\NLW_gen_sdpram.xpm_memory_base_inst_rsta_UNCONNECTED ),
        .rstb(xpm_fifo_rst_inst_n_0),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(\NLW_gen_sdpram.xpm_memory_base_inst_sleep_UNCONNECTED ),
        .wea(\NLW_gen_sdpram.xpm_memory_base_inst_wea_UNCONNECTED [0]),
        .web(\NLW_gen_sdpram.xpm_memory_base_inst_web_UNCONNECTED [0]));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  zynq_blk_axis_data_fifo_0_0_xpm_counter_updn__parameterized0 rdp_inst
       (.E(rdp_inst_n_24),
        .Q({NLW_rdp_inst_Q_UNCONNECTED[11],rd_pntr_ext}),
        .S(NLW_rdp_inst_S_UNCONNECTED[2:0]),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[11]_0 (xpm_fifo_rst_inst_n_0),
        .\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_0 (\NLW_rdp_inst_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_0_UNCONNECTED [0]),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\src_gray_ff_reg[11] (\NLW_rdp_inst_src_gray_ff_reg[11]_UNCONNECTED [3:0]),
        .\src_gray_ff_reg[11]_0 (\NLW_rdp_inst_src_gray_ff_reg[11]_0_UNCONNECTED [3:0]),
        .src_in_bin(NLW_rdp_inst_src_in_bin_UNCONNECTED[11:0]));
  zynq_blk_axis_data_fifo_0_0_xpm_counter_updn__parameterized1 rdpp1_inst
       (.E(rdp_inst_n_24),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9,rdpp1_inst_n_10}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_0),
        .\count_value_i_reg[3]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  zynq_blk_axis_data_fifo_0_0_xpm_fifo_reg_bit rst_d1_inst
       (.Q(wrpp2_inst_n_10),
        .S(rst_d1_inst_n_1),
        .\count_value_i_reg[3] (\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .\count_value_i_reg[3]_0 (wrpp1_inst_n_10),
        .\count_value_i_reg[3]_1 (wr_pntr_ext[0]),
        .d_out_reg_0(rst_d1_inst_n_2),
        .d_out_reg_1(rst_d1_inst_n_3),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  zynq_blk_axis_data_fifo_0_0_xpm_counter_updn__parameterized0_1 wrp_inst
       (.E(ram_wr_en_i),
        .Q({NLW_wrp_inst_Q_UNCONNECTED[11],wr_pntr_ext[10:0]}),
        .\count_value_i_reg[3]_0 (rst_d1_inst_n_3),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  zynq_blk_axis_data_fifo_0_0_xpm_counter_updn__parameterized1_2 wrpp1_inst
       (.E(ram_wr_en_i),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7,wrpp1_inst_n_8,wrpp1_inst_n_9,wrpp1_inst_n_10}),
        .\count_value_i_reg[3]_0 (rst_d1_inst_n_2),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  zynq_blk_axis_data_fifo_0_0_xpm_counter_updn__parameterized2 wrpp2_inst
       (.E(ram_wr_en_i),
        .Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3,wrpp2_inst_n_4,wrpp2_inst_n_5,wrpp2_inst_n_6,wrpp2_inst_n_7,wrpp2_inst_n_8,wrpp2_inst_n_9,wrpp2_inst_n_10}),
        .S(rst_d1_inst_n_1),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  zynq_blk_axis_data_fifo_0_0_xpm_fifo_rst xpm_fifo_rst_inst
       (.E(ram_wr_en_i),
        .\count_value_i_reg[10] (\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .\gen_rst_ic.fifo_rd_rst_ic_reg_0 (xpm_fifo_rst_inst_n_0),
        .pwropt(pwropt_1),
        .rd_clk(rd_clk),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module zynq_blk_axis_data_fifo_0_0_xpm_fifo_reg_bit
   (rst_d1,
    S,
    d_out_reg_0,
    d_out_reg_1,
    wrst_busy,
    wr_clk,
    \count_value_i_reg[3] ,
    wr_en,
    Q,
    \count_value_i_reg[3]_0 ,
    \count_value_i_reg[3]_1 );
  output rst_d1;
  output [0:0]S;
  output [0:0]d_out_reg_0;
  output [0:0]d_out_reg_1;
  input wrst_busy;
  input wr_clk;
  input \count_value_i_reg[3] ;
  input wr_en;
  input [0:0]Q;
  input [0:0]\count_value_i_reg[3]_0 ;
  input [0:0]\count_value_i_reg[3]_1 ;

  wire [0:0]Q;
  wire [0:0]S;
  wire \count_value_i_reg[3] ;
  wire [0:0]\count_value_i_reg[3]_0 ;
  wire [0:0]\count_value_i_reg[3]_1 ;
  wire [0:0]d_out_reg_0;
  wire [0:0]d_out_reg_1;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'hFEFF0100)) 
    \count_value_i[3]_i_2 
       (.I0(rst_d1),
        .I1(wrst_busy),
        .I2(\count_value_i_reg[3] ),
        .I3(wr_en),
        .I4(Q),
        .O(S));
  LUT5 #(
    .INIT(32'hFEFF0100)) 
    \count_value_i[3]_i_2__0 
       (.I0(rst_d1),
        .I1(wrst_busy),
        .I2(\count_value_i_reg[3] ),
        .I3(wr_en),
        .I4(\count_value_i_reg[3]_0 ),
        .O(d_out_reg_0));
  LUT5 #(
    .INIT(32'hFEFF0100)) 
    \count_value_i[3]_i_2__1 
       (.I0(rst_d1),
        .I1(wrst_busy),
        .I2(\count_value_i_reg[3] ),
        .I3(wr_en),
        .I4(\count_value_i_reg[3]_1 ),
        .O(d_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module zynq_blk_axis_data_fifo_0_0_xpm_fifo_reg_vec
   (\syncstages_ff_reg[1] ,
    d_out_reg,
    Q,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_2_0 ,
    E,
    rst,
    rst_d1,
    wrst_busy,
    D,
    wr_clk);
  output \syncstages_ff_reg[1] ;
  output d_out_reg;
  input [10:0]Q;
  input [10:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_2_0 ;
  input [0:0]E;
  input rst;
  input rst_d1;
  input wrst_busy;
  input [10:0]D;
  input wr_clk;

  wire [10:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire d_out_reg;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_10_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_11_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_4_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_5_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_6_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_7_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_8_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_9_n_0 ;
  wire [10:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_2_0 ;
  wire going_full0;
  wire leaving_full;
  wire \reg_out_i_reg_n_0_[0] ;
  wire \reg_out_i_reg_n_0_[10] ;
  wire \reg_out_i_reg_n_0_[1] ;
  wire \reg_out_i_reg_n_0_[2] ;
  wire \reg_out_i_reg_n_0_[3] ;
  wire \reg_out_i_reg_n_0_[4] ;
  wire \reg_out_i_reg_n_0_[5] ;
  wire \reg_out_i_reg_n_0_[6] ;
  wire \reg_out_i_reg_n_0_[7] ;
  wire \reg_out_i_reg_n_0_[8] ;
  wire \reg_out_i_reg_n_0_[9] ;
  wire rst;
  wire rst_d1;
  wire \syncstages_ff_reg[1] ;
  wire wr_clk;
  wire wrst_busy;
  wire [2:0]\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hF800F8F8)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(E),
        .I1(going_full0),
        .I2(leaving_full),
        .I3(rst),
        .I4(rst_d1),
        .O(\syncstages_ff_reg[1] ));
  LUT5 #(
    .INIT(32'h222F2F2F)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_1 
       (.I0(rst_d1),
        .I1(rst),
        .I2(leaving_full),
        .I3(going_full0),
        .I4(E),
        .O(d_out_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_10 
       (.I0(\reg_out_i_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\reg_out_i_reg_n_0_[5] ),
        .I4(Q[4]),
        .I5(\reg_out_i_reg_n_0_[4] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_11 
       (.I0(\reg_out_i_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\reg_out_i_reg_n_0_[2] ),
        .I4(Q[1]),
        .I5(\reg_out_i_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_4 
       (.I0(\reg_out_i_reg_n_0_[9] ),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_2_0 [9]),
        .I2(\reg_out_i_reg_n_0_[10] ),
        .I3(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_2_0 [10]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_5 
       (.I0(\reg_out_i_reg_n_0_[6] ),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_2_0 [6]),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_2_0 [8]),
        .I3(\reg_out_i_reg_n_0_[8] ),
        .I4(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_2_0 [7]),
        .I5(\reg_out_i_reg_n_0_[7] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_6 
       (.I0(\reg_out_i_reg_n_0_[3] ),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_2_0 [3]),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_2_0 [5]),
        .I3(\reg_out_i_reg_n_0_[5] ),
        .I4(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_2_0 [4]),
        .I5(\reg_out_i_reg_n_0_[4] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_7 
       (.I0(\reg_out_i_reg_n_0_[0] ),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_2_0 [0]),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_2_0 [2]),
        .I3(\reg_out_i_reg_n_0_[2] ),
        .I4(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_2_0 [1]),
        .I5(\reg_out_i_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_8 
       (.I0(\reg_out_i_reg_n_0_[9] ),
        .I1(Q[9]),
        .I2(\reg_out_i_reg_n_0_[10] ),
        .I3(Q[10]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_9 
       (.I0(\reg_out_i_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(\reg_out_i_reg_n_0_[8] ),
        .I4(Q[7]),
        .I5(\reg_out_i_reg_n_0_[7] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_9_n_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_2 
       (.CI(1'b0),
        .CO({leaving_full,\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_4_n_0 ,\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_5_n_0 ,\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_6_n_0 ,\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_7_n_0 }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_3 
       (.CI(1'b0),
        .CO({going_full0,\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_8_n_0 ,\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_9_n_0 ,\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_10_n_0 ,\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\reg_out_i_reg_n_0_[0] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\reg_out_i_reg_n_0_[10] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\reg_out_i_reg_n_0_[1] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\reg_out_i_reg_n_0_[2] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\reg_out_i_reg_n_0_[3] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\reg_out_i_reg_n_0_[4] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\reg_out_i_reg_n_0_[5] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\reg_out_i_reg_n_0_[6] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\reg_out_i_reg_n_0_[7] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\reg_out_i_reg_n_0_[8] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\reg_out_i_reg_n_0_[9] ),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module zynq_blk_axis_data_fifo_0_0_xpm_fifo_reg_vec_0
   (ram_empty_i0,
    Q,
    rd_en,
    ram_empty_i,
    \gen_pf_ic_rc.ram_empty_i_reg_i_2_0 ,
    \gen_pf_ic_rc.ram_empty_i_reg_i_3_0 ,
    \reg_out_i_reg[0]_0 ,
    D,
    rd_clk);
  output ram_empty_i0;
  input [1:0]Q;
  input rd_en;
  input ram_empty_i;
  input [10:0]\gen_pf_ic_rc.ram_empty_i_reg_i_2_0 ;
  input [10:0]\gen_pf_ic_rc.ram_empty_i_reg_i_3_0 ;
  input \reg_out_i_reg[0]_0 ;
  input [10:0]D;
  input rd_clk;

  wire [10:0]D;
  wire [1:0]Q;
  wire \gen_pf_ic_rc.ram_empty_i_i_10_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_11_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_4_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_5_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_6_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_7_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_8_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_9_n_0 ;
  wire [10:0]\gen_pf_ic_rc.ram_empty_i_reg_i_2_0 ;
  wire [10:0]\gen_pf_ic_rc.ram_empty_i_reg_i_3_0 ;
  wire going_empty0;
  wire leaving_empty;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire rd_en;
  wire [10:0]reg_out_i;
  wire \reg_out_i_reg[0]_0 ;
  wire [2:0]\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF00FD0000)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(going_empty0),
        .I5(leaving_empty),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_10 
       (.I0(reg_out_i[3]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_i_3_0 [3]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg_i_3_0 [5]),
        .I3(reg_out_i[5]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg_i_3_0 [4]),
        .I5(reg_out_i[4]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_11 
       (.I0(reg_out_i[0]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_i_3_0 [0]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg_i_3_0 [2]),
        .I3(reg_out_i[2]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg_i_3_0 [1]),
        .I5(reg_out_i[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.ram_empty_i_i_4 
       (.I0(reg_out_i[9]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_i_2_0 [9]),
        .I2(reg_out_i[10]),
        .I3(\gen_pf_ic_rc.ram_empty_i_reg_i_2_0 [10]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_5 
       (.I0(reg_out_i[6]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_i_2_0 [6]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg_i_2_0 [8]),
        .I3(reg_out_i[8]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg_i_2_0 [7]),
        .I5(reg_out_i[7]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_6 
       (.I0(reg_out_i[3]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_i_2_0 [3]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg_i_2_0 [5]),
        .I3(reg_out_i[5]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg_i_2_0 [4]),
        .I5(reg_out_i[4]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_7 
       (.I0(reg_out_i[0]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_i_2_0 [0]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg_i_2_0 [2]),
        .I3(reg_out_i[2]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg_i_2_0 [1]),
        .I5(reg_out_i[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.ram_empty_i_i_8 
       (.I0(reg_out_i[9]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_i_3_0 [9]),
        .I2(reg_out_i[10]),
        .I3(\gen_pf_ic_rc.ram_empty_i_reg_i_3_0 [10]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_9 
       (.I0(reg_out_i[6]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_i_3_0 [6]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg_i_3_0 [8]),
        .I3(reg_out_i[8]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg_i_3_0 [7]),
        .I5(reg_out_i[7]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_9_n_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \gen_pf_ic_rc.ram_empty_i_reg_i_2 
       (.CI(1'b0),
        .CO({going_empty0,\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gen_pf_ic_rc.ram_empty_i_i_4_n_0 ,\gen_pf_ic_rc.ram_empty_i_i_5_n_0 ,\gen_pf_ic_rc.ram_empty_i_i_6_n_0 ,\gen_pf_ic_rc.ram_empty_i_i_7_n_0 }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \gen_pf_ic_rc.ram_empty_i_reg_i_3 
       (.CI(1'b0),
        .CO({leaving_empty,\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\gen_pf_ic_rc.ram_empty_i_i_8_n_0 ,\gen_pf_ic_rc.ram_empty_i_i_9_n_0 ,\gen_pf_ic_rc.ram_empty_i_i_10_n_0 ,\gen_pf_ic_rc.ram_empty_i_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(reg_out_i[0]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[10] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(reg_out_i[10]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(reg_out_i[1]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(reg_out_i[2]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(reg_out_i[3]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(reg_out_i[4]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(reg_out_i[5]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(reg_out_i[6]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(reg_out_i[7]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(reg_out_i[8]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(reg_out_i[9]),
        .R(\reg_out_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module zynq_blk_axis_data_fifo_0_0_xpm_fifo_rst
   (\gen_rst_ic.fifo_rd_rst_ic_reg_0 ,
    wrst_busy,
    E,
    rd_clk,
    wr_clk,
    wr_en,
    \count_value_i_reg[10] ,
    rst_d1,
    rst,
    pwropt);
  output \gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  output wrst_busy;
  output [0:0]E;
  input rd_clk;
  input wr_clk;
  input wr_en;
  input \count_value_i_reg[10] ;
  input rst_d1;
  input rst;
  output pwropt;

  wire \/i__n_0 ;
  wire [0:0]E;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  wire \count_value_i_reg[10] ;
  wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  wire \gen_rst_ic.rst_seq_reentered ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rd_clk;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  assign pwropt = \gen_rst_ic.fifo_rd_rst_i ;
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \/i_ 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\gen_rst_ic.rst_seq_reentered ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\/i__n_0 ));
  LUT5 #(
    .INIT(32'hF0F40044)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I3(rst),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEAEEEAFFFFEEEA)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44F44444)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I2(rst),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \__2/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst_i),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I4(\/i__n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  zynq_blk_axis_data_fifo_0_0_xpm_cdc_sync_rst \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ));
  LUT4 #(
    .INIT(16'h000E)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\gen_rst_ic.rst_seq_reentered ),
        .I2(rst),
        .I3(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFEFC)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst_i),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  zynq_blk_axis_data_fifo_0_0_xpm_cdc_sync_rst__4 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[10] ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ADDR_WIDTH_A = "11" *) (* ADDR_WIDTH_B = "11" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "84" *) (* BYTE_WRITE_WIDTH_B = "84" *) (* CLOCKING_MODE = "1" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "172032" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "2048" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "84" *) 
(* P_MIN_WIDTH_DATA_A = "84" *) (* P_MIN_WIDTH_DATA_B = "84" *) (* P_MIN_WIDTH_DATA_ECC = "84" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "84" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "11" *) (* P_WIDTH_ADDR_READ_B = "11" *) 
(* P_WIDTH_ADDR_WRITE_A = "11" *) (* P_WIDTH_ADDR_WRITE_B = "11" *) (* P_WIDTH_COL_WRITE_A = "84" *) 
(* P_WIDTH_COL_WRITE_B = "84" *) (* READ_DATA_WIDTH_A = "84" *) (* READ_DATA_WIDTH_B = "84" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "84" *) (* WRITE_DATA_WIDTH_B = "84" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) 
module zynq_blk_axis_data_fifo_0_0_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb,
    pwropt,
    pwropt_1);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [83:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [83:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [83:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [83:0]doutb;
  output sbiterrb;
  output dbiterrb;
  input pwropt;
  input pwropt_1;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [83:0]dina;
  wire [83:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_REGCEB_cooolgate_en_sig_3 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_REGCEB_cooolgate_en_sig_4 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2_REGCEB_cooolgate_en_sig_5 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3_REGCEB_cooolgate_en_sig_6 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4_REGCEB_cooolgate_en_sig_7 ;
  wire pwropt;
  wire pwropt_1;
  wire regceb;
  wire rstb;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOADO_UNCONNECTED ;
  wire [31:10]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "17" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "17" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET " *) 
  (* POWER_OPTED_CE = "REGCEB=AUG" *) 
  (* RTL_RAM_BITS = "172032" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,dina[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOBDO_UNCONNECTED [31:16],doutb[15:0]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPBDOP_UNCONNECTED [3:2],doutb[17:16]}),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\gen_wr_a.gen_word_narrow.mem_reg_0_REGCEB_cooolgate_en_sig_3 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hd0)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_REGCEB_cooolgate_en_gate_3 
       (.I0(pwropt_1),
        .I1(pwropt),
        .I2(regceb),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_REGCEB_cooolgate_en_sig_3 ));
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTA.DATA_LSB  = "18" *) 
  (* \MEM.PORTA.DATA_MSB  = "35" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_LSB  = "18" *) 
  (* \MEM.PORTB.DATA_MSB  = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET " *) 
  (* POWER_OPTED_CE = "REGCEB=AUG" *) 
  (* RTL_RAM_BITS = "172032" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "35" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[33:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,dina[35:34]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED [31:16],doutb[33:18]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED [3:2],doutb[35:34]}),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\gen_wr_a.gen_word_narrow.mem_reg_1_REGCEB_cooolgate_en_sig_4 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hd0)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1_REGCEB_cooolgate_en_gate_5 
       (.I0(pwropt_1),
        .I1(pwropt),
        .I2(regceb),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1_REGCEB_cooolgate_en_sig_4 ));
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTA.DATA_LSB  = "36" *) 
  (* \MEM.PORTA.DATA_MSB  = "53" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_LSB  = "36" *) 
  (* \MEM.PORTB.DATA_MSB  = "53" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET " *) 
  (* POWER_OPTED_CE = "REGCEB=AUG" *) 
  (* RTL_RAM_BITS = "172032" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "36" *) 
  (* bram_slice_end = "53" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "53" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[51:36]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,dina[53:52]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOBDO_UNCONNECTED [31:16],doutb[51:36]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPBDOP_UNCONNECTED [3:2],doutb[53:52]}),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\gen_wr_a.gen_word_narrow.mem_reg_2_REGCEB_cooolgate_en_sig_5 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hd0)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2_REGCEB_cooolgate_en_gate_7 
       (.I0(pwropt_1),
        .I1(pwropt),
        .I2(regceb),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_2_REGCEB_cooolgate_en_sig_5 ));
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTA.DATA_LSB  = "54" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_LSB  = "54" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET SWEEP " *) 
  (* POWER_OPTED_CE = "REGCEB=AUG" *) 
  (* RTL_RAM_BITS = "172032" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "54" *) 
  (* bram_slice_end = "71" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[69:54]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,dina[71:70]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOBDO_UNCONNECTED [31:10],doutb[63:54]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\gen_wr_a.gen_word_narrow.mem_reg_3_REGCEB_cooolgate_en_sig_6 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hd0)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3_REGCEB_cooolgate_en_gate_9 
       (.I0(pwropt_1),
        .I1(pwropt),
        .I2(regceb),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3_REGCEB_cooolgate_en_sig_6 ));
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "83" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "83" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET SWEEP " *) 
  (* POWER_OPTED_CE = "REGCEB=AUG" *) 
  (* RTL_RAM_BITS = "172032" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "72" *) 
  (* bram_slice_end = "83" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "83" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_a.gen_word_narrow.mem_reg_4 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[83:72]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOBDO_UNCONNECTED [31:12],doutb[83],\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOBDO_UNCONNECTED [10:8],doutb[79:72]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\gen_wr_a.gen_word_narrow.mem_reg_4_REGCEB_cooolgate_en_sig_7 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hd0)) 
    \gen_wr_a.gen_word_narrow.mem_reg_4_REGCEB_cooolgate_en_gate_11 
       (.I0(pwropt_1),
        .I1(pwropt),
        .I2(regceb),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_4_REGCEB_cooolgate_en_sig_7 ));
endmodule

module zynq_blk_clk_wiz_0_0
   (clk_out1,
    resetn,
    clk_in1);
  output clk_out1;
  input resetn;
  input clk_in1;

  wire clk_in1;
  wire clk_out1;
  wire resetn;

  zynq_blk_clk_wiz_0_0_zynq_blk_clk_wiz_0_0_clk_wiz inst
       (.clk_in1(clk_in1),
        .clk_out1(clk_out1),
        .resetn(resetn));
endmodule

(* ORIG_REF_NAME = "zynq_blk_clk_wiz_0_0_clk_wiz" *) 
module zynq_blk_clk_wiz_0_0_zynq_blk_clk_wiz_0_0_clk_wiz
   (clk_out1,
    resetn,
    clk_in1);
  output clk_out1;
  input resetn;
  input clk_in1;

  wire clk_in1;
  wire clk_in1_zynq_blk_clk_wiz_0_0;
  wire clk_out1;
  wire clk_out1_zynq_blk_clk_wiz_0_0;
  wire clkfbout_buf_zynq_blk_clk_wiz_0_0;
  wire clkfbout_zynq_blk_clk_wiz_0_0;
  wire resetn;
  wire NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED;
  wire NLW_mmcm_adv_inst_DRDY_UNCONNECTED;
  wire NLW_mmcm_adv_inst_LOCKED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_PSDONE_UNCONNECTED;
  wire [15:0]NLW_mmcm_adv_inst_DO_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG clkf_buf
       (.I(clkfbout_zynq_blk_clk_wiz_0_0),
        .O(clkfbout_buf_zynq_blk_clk_wiz_0_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    clkin1_ibufg
       (.I(clk_in1),
        .O(clk_in1_zynq_blk_clk_wiz_0_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "BUFG_OPT " *) 
  BUFG clkout1_buf
       (.I(clk_out1_zynq_blk_clk_wiz_0_0),
        .O(clk_out1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "RETARGET BUFG_OPT " *) 
  MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(20.125000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(20.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(2.875000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(1),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("ZHOLD"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b1),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    mmcm_adv_inst
       (.CLKFBIN(clkfbout_buf_zynq_blk_clk_wiz_0_0),
        .CLKFBOUT(clkfbout_zynq_blk_clk_wiz_0_0),
        .CLKFBOUTB(NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(clk_in1_zynq_blk_clk_wiz_0_0),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(clk_out1_zynq_blk_clk_wiz_0_0),
        .CLKOUT0B(NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED),
        .CLKOUT1B(NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED),
        .CLKOUT2B(NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_mmcm_adv_inst_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_mmcm_adv_inst_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(NLW_mmcm_adv_inst_LOCKED_UNCONNECTED),
        .PSCLK(1'b0),
        .PSDONE(NLW_mmcm_adv_inst_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(resetn));
endmodule

(* CHECK_LICENSE_TYPE = "zynq_blk_proc_sys_reset_0_0,proc_sys_reset,{}" *) (* X_CORE_INFO = "proc_sys_reset,Vivado 2018.3" *) (* downgradeipidentifiedwarnings = "yes" *) 
module zynq_blk_proc_rst_clk2_0
   (slowest_sync_clk,
    ext_reset_in,
    aux_reset_in,
    mb_debug_sys_rst,
    dcm_locked,
    mb_reset,
    bus_struct_reset,
    peripheral_reset,
    interconnect_aresetn,
    peripheral_aresetn);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clock CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clock, ASSOCIATED_RESET mb_reset:bus_struct_reset:interconnect_aresetn:peripheral_aresetn:peripheral_reset, FREQ_HZ 350000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input slowest_sync_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ext_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ext_reset, BOARD.ASSOCIATED_PARAM RESET_BOARD_INTERFACE, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ext_reset_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 aux_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aux_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input aux_reset_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 dbg_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dbg_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input mb_debug_sys_rst;
  input dcm_locked;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 mb_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME mb_rst, POLARITY ACTIVE_HIGH, TYPE PROCESSOR, INSERT_VIP 0" *) output mb_reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 bus_struct_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME bus_struct_reset, POLARITY ACTIVE_HIGH, TYPE INTERCONNECT, INSERT_VIP 0" *) output [0:0]bus_struct_reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 peripheral_high_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME peripheral_high_rst, POLARITY ACTIVE_HIGH, TYPE PERIPHERAL, INSERT_VIP 0" *) output [0:0]peripheral_reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 interconnect_low_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interconnect_low_rst, POLARITY ACTIVE_LOW, TYPE INTERCONNECT, INSERT_VIP 0" *) output [0:0]interconnect_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 peripheral_low_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME peripheral_low_rst, POLARITY ACTIVE_LOW, TYPE PERIPHERAL, INSERT_VIP 0" *) output [0:0]peripheral_aresetn;

  wire ext_reset_in;
  wire [0:0]peripheral_aresetn;
  wire slowest_sync_clk;
  wire NLW_U0_aux_reset_in_UNCONNECTED;
  wire NLW_U0_dcm_locked_UNCONNECTED;
  wire NLW_U0_mb_debug_sys_rst_UNCONNECTED;
  wire NLW_U0_mb_reset_UNCONNECTED;
  wire [0:0]NLW_U0_bus_struct_reset_UNCONNECTED;
  wire [0:0]NLW_U0_interconnect_aresetn_UNCONNECTED;
  wire [0:0]NLW_U0_peripheral_reset_UNCONNECTED;

  (* C_AUX_RESET_HIGH = "1'b0" *) 
  (* C_AUX_RST_WIDTH = "4" *) 
  (* C_EXT_RESET_HIGH = "1'b0" *) 
  (* C_EXT_RST_WIDTH = "4" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_NUM_BUS_RST = "1" *) 
  (* C_NUM_INTERCONNECT_ARESETN = "1" *) 
  (* C_NUM_PERP_ARESETN = "1" *) 
  (* C_NUM_PERP_RST = "1" *) 
  zynq_blk_proc_rst_clk2_0__proc_sys_reset U0
       (.aux_reset_in(NLW_U0_aux_reset_in_UNCONNECTED),
        .bus_struct_reset(NLW_U0_bus_struct_reset_UNCONNECTED[0]),
        .dcm_locked(NLW_U0_dcm_locked_UNCONNECTED),
        .ext_reset_in(ext_reset_in),
        .interconnect_aresetn(NLW_U0_interconnect_aresetn_UNCONNECTED[0]),
        .mb_debug_sys_rst(NLW_U0_mb_debug_sys_rst_UNCONNECTED),
        .mb_reset(NLW_U0_mb_reset_UNCONNECTED),
        .peripheral_aresetn(peripheral_aresetn),
        .peripheral_reset(NLW_U0_peripheral_reset_UNCONNECTED[0]),
        .slowest_sync_clk(slowest_sync_clk));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_blk_proc_rst_clk2_0__cdc_sync
   (lpf_asr_reg,
    scndry_out,
    lpf_asr,
    p_1_in,
    p_2_in,
    asr_lpf,
    aux_reset_in,
    slowest_sync_clk);
  output lpf_asr_reg;
  output scndry_out;
  input lpf_asr;
  input p_1_in;
  input p_2_in;
  input [0:0]asr_lpf;
  input aux_reset_in;
  input slowest_sync_clk;

  wire [0:0]asr_lpf;
  wire lpf_asr;
  wire lpf_asr_reg;
  wire p_1_in;
  wire p_2_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire slowest_sync_clk;

  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAAAAA8)) 
    lpf_asr_i_1
       (.I0(lpf_asr),
        .I1(p_1_in),
        .I2(p_2_in),
        .I3(scndry_out),
        .I4(asr_lpf),
        .O(lpf_asr_reg));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_blk_proc_rst_clk2_0__cdc_sync_0
   (lpf_exr_reg,
    scndry_out,
    lpf_exr,
    p_3_out,
    mb_debug_sys_rst,
    ext_reset_in,
    slowest_sync_clk);
  output lpf_exr_reg;
  output scndry_out;
  input lpf_exr;
  input [2:0]p_3_out;
  input mb_debug_sys_rst;
  input ext_reset_in;
  input slowest_sync_clk;

  wire exr_d1;
  wire ext_reset_in;
  wire lpf_exr;
  wire lpf_exr_reg;
  wire [2:0]p_3_out;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire slowest_sync_clk;

  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(exr_d1),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 
       (.I0(ext_reset_in),
        .O(exr_d1));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAAAAA8)) 
    lpf_exr_i_1
       (.I0(lpf_exr),
        .I1(p_3_out[1]),
        .I2(p_3_out[2]),
        .I3(scndry_out),
        .I4(p_3_out[0]),
        .O(lpf_exr_reg));
endmodule

(* ORIG_REF_NAME = "lpf" *) 
module zynq_blk_proc_rst_clk2_0__lpf
   (lpf_int,
    slowest_sync_clk,
    dcm_locked,
    mb_debug_sys_rst,
    ext_reset_in,
    aux_reset_in);
  output lpf_int;
  input slowest_sync_clk;
  input dcm_locked;
  input mb_debug_sys_rst;
  input ext_reset_in;
  input aux_reset_in;

  wire \ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ;
  wire \ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ;
  wire Q;
  wire [0:0]asr_lpf;
  wire ext_reset_in;
  wire lpf_asr;
  wire lpf_exr;
  wire lpf_int;
  wire lpf_int0__0;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in1_in;
  wire [3:0]p_3_out;
  wire slowest_sync_clk;
  wire \NLW_ACTIVE_LOW_AUX.ACT_LO_AUX_aux_reset_in_UNCONNECTED ;
  wire \NLW_ACTIVE_LOW_EXT.ACT_LO_EXT_mb_debug_sys_rst_UNCONNECTED ;

  zynq_blk_proc_rst_clk2_0__cdc_sync \ACTIVE_LOW_AUX.ACT_LO_AUX 
       (.asr_lpf(asr_lpf),
        .aux_reset_in(\NLW_ACTIVE_LOW_AUX.ACT_LO_AUX_aux_reset_in_UNCONNECTED ),
        .lpf_asr(lpf_asr),
        .lpf_asr_reg(\ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .scndry_out(p_3_in1_in),
        .slowest_sync_clk(slowest_sync_clk));
  zynq_blk_proc_rst_clk2_0__cdc_sync_0 \ACTIVE_LOW_EXT.ACT_LO_EXT 
       (.ext_reset_in(ext_reset_in),
        .lpf_exr(lpf_exr),
        .lpf_exr_reg(\ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ),
        .mb_debug_sys_rst(\NLW_ACTIVE_LOW_EXT.ACT_LO_EXT_mb_debug_sys_rst_UNCONNECTED ),
        .p_3_out(p_3_out[2:0]),
        .scndry_out(p_3_out[3]),
        .slowest_sync_clk(slowest_sync_clk));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[1].asr_lpf_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_in1_in),
        .Q(p_2_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[2].asr_lpf_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_2_in),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[3].asr_lpf_reg[3] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(asr_lpf),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[1].exr_lpf_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[3]),
        .Q(p_3_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[2].exr_lpf_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[2]),
        .Q(p_3_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[3].exr_lpf_reg[3] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[1]),
        .Q(p_3_out[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "SRL16" *) 
  (* srl_name = "U0/\EXT_LPF/POR_SRL_I " *) 
  SRL16E #(
    .INIT(16'hFFFF)) 
    POR_SRL_I
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(slowest_sync_clk),
        .D(1'b0),
        .Q(Q));
  FDRE #(
    .INIT(1'b0)) 
    lpf_asr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ),
        .Q(lpf_asr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    lpf_exr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ),
        .Q(lpf_exr),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT3 #(
    .INIT(8'hFE)) 
    lpf_int0
       (.I0(lpf_exr),
        .I1(lpf_asr),
        .I2(Q),
        .O(lpf_int0__0));
  FDRE #(
    .INIT(1'b0)) 
    lpf_int_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(lpf_int0__0),
        .Q(lpf_int),
        .R(1'b0));
endmodule

(* C_AUX_RESET_HIGH = "1'b0" *) (* C_AUX_RST_WIDTH = "4" *) (* C_EXT_RESET_HIGH = "1'b0" *) 
(* C_EXT_RST_WIDTH = "4" *) (* C_FAMILY = "zynq" *) (* C_NUM_BUS_RST = "1" *) 
(* C_NUM_INTERCONNECT_ARESETN = "1" *) (* C_NUM_PERP_ARESETN = "1" *) (* C_NUM_PERP_RST = "1" *) 
(* ORIG_REF_NAME = "proc_sys_reset" *) 
module zynq_blk_proc_rst_clk2_0__proc_sys_reset
   (slowest_sync_clk,
    ext_reset_in,
    aux_reset_in,
    mb_debug_sys_rst,
    dcm_locked,
    mb_reset,
    bus_struct_reset,
    peripheral_reset,
    interconnect_aresetn,
    peripheral_aresetn);
  input slowest_sync_clk;
  input ext_reset_in;
  input aux_reset_in;
  input mb_debug_sys_rst;
  input dcm_locked;
  output mb_reset;
  output [0:0]bus_struct_reset;
  output [0:0]peripheral_reset;
  output [0:0]interconnect_aresetn;
  output [0:0]peripheral_aresetn;

  wire SEQ_n_4;
  wire ext_reset_in;
  wire lpf_int;
  wire [0:0]peripheral_aresetn;
  wire slowest_sync_clk;
  wire NLW_EXT_LPF_aux_reset_in_UNCONNECTED;
  wire NLW_EXT_LPF_dcm_locked_UNCONNECTED;
  wire NLW_EXT_LPF_mb_debug_sys_rst_UNCONNECTED;
  wire NLW_SEQ_Bsr_out_UNCONNECTED;
  wire NLW_SEQ_MB_out_UNCONNECTED;
  wire NLW_SEQ_Pr_out_UNCONNECTED;
  wire NLW_SEQ_bsr_reg_0_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(SEQ_n_4),
        .Q(peripheral_aresetn),
        .R(1'b0));
  zynq_blk_proc_rst_clk2_0__lpf EXT_LPF
       (.aux_reset_in(NLW_EXT_LPF_aux_reset_in_UNCONNECTED),
        .dcm_locked(NLW_EXT_LPF_dcm_locked_UNCONNECTED),
        .ext_reset_in(ext_reset_in),
        .lpf_int(lpf_int),
        .mb_debug_sys_rst(NLW_EXT_LPF_mb_debug_sys_rst_UNCONNECTED),
        .slowest_sync_clk(slowest_sync_clk));
  zynq_blk_proc_rst_clk2_0__sequence_psr SEQ
       (.Bsr_out(NLW_SEQ_Bsr_out_UNCONNECTED),
        .MB_out(NLW_SEQ_MB_out_UNCONNECTED),
        .Pr_out(NLW_SEQ_Pr_out_UNCONNECTED),
        .bsr_reg_0(NLW_SEQ_bsr_reg_0_UNCONNECTED),
        .lpf_int(lpf_int),
        .pr_reg_0(SEQ_n_4),
        .slowest_sync_clk(slowest_sync_clk));
endmodule

(* ORIG_REF_NAME = "sequence_psr" *) 
module zynq_blk_proc_rst_clk2_0__sequence_psr
   (MB_out,
    Bsr_out,
    Pr_out,
    bsr_reg_0,
    pr_reg_0,
    lpf_int,
    slowest_sync_clk);
  output MB_out;
  output Bsr_out;
  output Pr_out;
  output bsr_reg_0;
  output pr_reg_0;
  input lpf_int;
  input slowest_sync_clk;

  wire Core_i_1_n_0;
  wire \^MB_out ;
  wire \^Pr_out ;
  wire \core_dec[0]_i_1_n_0 ;
  wire \core_dec[2]_i_1_n_0 ;
  wire \core_dec_reg_n_0_[0] ;
  wire \core_dec_reg_n_0_[1] ;
  wire from_sys_i_1_n_0;
  wire lpf_int;
  wire p_0_in;
  wire [2:0]p_3_out;
  wire pr_dec0__0;
  wire \pr_dec_reg_n_0_[0] ;
  wire \pr_dec_reg_n_0_[2] ;
  wire pr_i_1_n_0;
  wire pr_reg_0;
  wire seq_clr;
  wire [5:0]seq_cnt;
  wire seq_cnt_en;
  wire slowest_sync_clk;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1 
       (.I0(\^Pr_out ),
        .O(pr_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Core_i_1
       (.I0(\^MB_out ),
        .I1(p_0_in),
        .O(Core_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    Core_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(Core_i_1_n_0),
        .Q(\^MB_out ),
        .S(lpf_int));
  zynq_blk_proc_rst_clk2_0__upcnt_n SEQ_COUNTER
       (.Q(seq_cnt),
        .seq_clr(seq_clr),
        .seq_cnt_en(seq_cnt_en),
        .slowest_sync_clk(slowest_sync_clk));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h9000)) 
    \core_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(seq_cnt[4]),
        .I2(seq_cnt[3]),
        .I3(seq_cnt[5]),
        .O(\core_dec[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \core_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\core_dec_reg_n_0_[0] ),
        .O(\core_dec[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\core_dec[0]_i_1_n_0 ),
        .Q(\core_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(pr_dec0__0),
        .Q(\core_dec_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\core_dec[2]_i_1_n_0 ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    from_sys_i_1
       (.I0(\^MB_out ),
        .I1(seq_cnt_en),
        .O(from_sys_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    from_sys_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(from_sys_i_1_n_0),
        .Q(seq_cnt_en),
        .S(lpf_int));
  LUT4 #(
    .INIT(16'h0018)) 
    pr_dec0
       (.I0(seq_cnt_en),
        .I1(seq_cnt[0]),
        .I2(seq_cnt[2]),
        .I3(seq_cnt[1]),
        .O(pr_dec0__0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0480)) 
    \pr_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(seq_cnt[3]),
        .I2(seq_cnt[5]),
        .I3(seq_cnt[4]),
        .O(p_3_out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \pr_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\pr_dec_reg_n_0_[0] ),
        .O(p_3_out[2]));
  FDRE #(
    .INIT(1'b0)) 
    \pr_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[0]),
        .Q(\pr_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pr_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[2]),
        .Q(\pr_dec_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    pr_i_1
       (.I0(\^Pr_out ),
        .I1(\pr_dec_reg_n_0_[2] ),
        .O(pr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    pr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(pr_i_1_n_0),
        .Q(\^Pr_out ),
        .S(lpf_int));
  FDRE #(
    .INIT(1'b0)) 
    seq_clr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(seq_clr),
        .R(lpf_int));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module zynq_blk_proc_rst_clk2_0__upcnt_n
   (Q,
    seq_clr,
    seq_cnt_en,
    slowest_sync_clk);
  output [5:0]Q;
  input seq_clr;
  input seq_cnt_en;
  input slowest_sync_clk;

  wire [5:0]Q;
  wire clear;
  wire [5:0]q_int0;
  wire seq_clr;
  wire seq_cnt_en;
  wire slowest_sync_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \q_int[0]_i_1 
       (.I0(Q[0]),
        .O(q_int0[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q_int[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(q_int0[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \q_int[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(q_int0[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \q_int[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(q_int0[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \q_int[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(q_int0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \q_int[5]_i_1 
       (.I0(seq_clr),
        .O(clear));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \q_int[5]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(q_int0[5]));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[0] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[0]),
        .Q(Q[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[1] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[1]),
        .Q(Q[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[2] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[2]),
        .Q(Q[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[3] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[3]),
        .Q(Q[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[4] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[4]),
        .Q(Q[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[5] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[5]),
        .Q(Q[5]),
        .R(clear));
endmodule

(* CHECK_LICENSE_TYPE = "zynq_blk_processing_system7_0_0,processing_system7_v5_5_processing_system7,{}" *) (* X_CORE_INFO = "processing_system7_v5_5_processing_system7,Vivado 2018.3" *) (* downgradeipidentifiedwarnings = "yes" *) 
module zynq_blk_processing_system7_0_0
   (M_AXI_GP0_ARVALID,
    M_AXI_GP0_AWVALID,
    M_AXI_GP0_BREADY,
    M_AXI_GP0_RREADY,
    M_AXI_GP0_WLAST,
    M_AXI_GP0_WVALID,
    M_AXI_GP0_ARID,
    M_AXI_GP0_AWID,
    M_AXI_GP0_WID,
    M_AXI_GP0_ARBURST,
    M_AXI_GP0_ARLOCK,
    M_AXI_GP0_ARSIZE,
    M_AXI_GP0_AWBURST,
    M_AXI_GP0_AWLOCK,
    M_AXI_GP0_AWSIZE,
    M_AXI_GP0_ARPROT,
    M_AXI_GP0_AWPROT,
    M_AXI_GP0_ARADDR,
    M_AXI_GP0_AWADDR,
    M_AXI_GP0_WDATA,
    M_AXI_GP0_ARCACHE,
    M_AXI_GP0_ARLEN,
    M_AXI_GP0_ARQOS,
    M_AXI_GP0_AWCACHE,
    M_AXI_GP0_AWLEN,
    M_AXI_GP0_AWQOS,
    M_AXI_GP0_WSTRB,
    M_AXI_GP0_ACLK,
    M_AXI_GP0_ARREADY,
    M_AXI_GP0_AWREADY,
    M_AXI_GP0_BVALID,
    M_AXI_GP0_RLAST,
    M_AXI_GP0_RVALID,
    M_AXI_GP0_WREADY,
    M_AXI_GP0_BID,
    M_AXI_GP0_RID,
    M_AXI_GP0_BRESP,
    M_AXI_GP0_RRESP,
    M_AXI_GP0_RDATA,
    S_AXI_HP0_ARREADY,
    S_AXI_HP0_AWREADY,
    S_AXI_HP0_BVALID,
    S_AXI_HP0_RLAST,
    S_AXI_HP0_RVALID,
    S_AXI_HP0_WREADY,
    S_AXI_HP0_BRESP,
    S_AXI_HP0_RRESP,
    S_AXI_HP0_BID,
    S_AXI_HP0_RID,
    S_AXI_HP0_RDATA,
    S_AXI_HP0_RCOUNT,
    S_AXI_HP0_WCOUNT,
    S_AXI_HP0_RACOUNT,
    S_AXI_HP0_WACOUNT,
    S_AXI_HP0_ACLK,
    S_AXI_HP0_ARVALID,
    S_AXI_HP0_AWVALID,
    S_AXI_HP0_BREADY,
    S_AXI_HP0_RDISSUECAP1_EN,
    S_AXI_HP0_RREADY,
    S_AXI_HP0_WLAST,
    S_AXI_HP0_WRISSUECAP1_EN,
    S_AXI_HP0_WVALID,
    S_AXI_HP0_ARBURST,
    S_AXI_HP0_ARLOCK,
    S_AXI_HP0_ARSIZE,
    S_AXI_HP0_AWBURST,
    S_AXI_HP0_AWLOCK,
    S_AXI_HP0_AWSIZE,
    S_AXI_HP0_ARPROT,
    S_AXI_HP0_AWPROT,
    S_AXI_HP0_ARADDR,
    S_AXI_HP0_AWADDR,
    S_AXI_HP0_ARCACHE,
    S_AXI_HP0_ARLEN,
    S_AXI_HP0_ARQOS,
    S_AXI_HP0_AWCACHE,
    S_AXI_HP0_AWLEN,
    S_AXI_HP0_AWQOS,
    S_AXI_HP0_ARID,
    S_AXI_HP0_AWID,
    S_AXI_HP0_WID,
    S_AXI_HP0_WDATA,
    S_AXI_HP0_WSTRB,
    IRQ_F2P,
    FCLK_CLK0,
    FCLK_RESET0_N,
    MIO,
    DDR_CAS_n,
    DDR_CKE,
    DDR_Clk_n,
    DDR_Clk,
    DDR_CS_n,
    DDR_DRSTB,
    DDR_ODT,
    DDR_RAS_n,
    DDR_WEB,
    DDR_BankAddr,
    DDR_Addr,
    DDR_VRN,
    DDR_VRP,
    DDR_DM,
    DDR_DQ,
    DDR_DQS_n,
    DDR_DQS,
    PS_SRSTB,
    PS_CLK,
    PS_PORB);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARVALID" *) output M_AXI_GP0_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWVALID" *) output M_AXI_GP0_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BREADY" *) output M_AXI_GP0_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RREADY" *) output M_AXI_GP0_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WLAST" *) output M_AXI_GP0_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WVALID" *) output M_AXI_GP0_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARID" *) output [11:0]M_AXI_GP0_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWID" *) output [11:0]M_AXI_GP0_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WID" *) output [11:0]M_AXI_GP0_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARBURST" *) output [1:0]M_AXI_GP0_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARLOCK" *) output [1:0]M_AXI_GP0_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARSIZE" *) output [2:0]M_AXI_GP0_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWBURST" *) output [1:0]M_AXI_GP0_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWLOCK" *) output [1:0]M_AXI_GP0_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWSIZE" *) output [2:0]M_AXI_GP0_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARPROT" *) output [2:0]M_AXI_GP0_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWPROT" *) output [2:0]M_AXI_GP0_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARADDR" *) output [31:0]M_AXI_GP0_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWADDR" *) output [31:0]M_AXI_GP0_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WDATA" *) output [31:0]M_AXI_GP0_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARCACHE" *) output [3:0]M_AXI_GP0_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARLEN" *) output [3:0]M_AXI_GP0_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARQOS" *) output [3:0]M_AXI_GP0_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWCACHE" *) output [3:0]M_AXI_GP0_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWLEN" *) output [3:0]M_AXI_GP0_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWQOS" *) output [3:0]M_AXI_GP0_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WSTRB" *) output [3:0]M_AXI_GP0_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 M_AXI_GP0_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXI_GP0_ACLK, ASSOCIATED_BUSIF M_AXI_GP0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN zynq_blk_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input M_AXI_GP0_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARREADY" *) input M_AXI_GP0_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWREADY" *) input M_AXI_GP0_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BVALID" *) input M_AXI_GP0_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RLAST" *) input M_AXI_GP0_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RVALID" *) input M_AXI_GP0_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WREADY" *) input M_AXI_GP0_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BID" *) input [11:0]M_AXI_GP0_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RID" *) input [11:0]M_AXI_GP0_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BRESP" *) input [1:0]M_AXI_GP0_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RRESP" *) input [1:0]M_AXI_GP0_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXI_GP0, SUPPORTS_NARROW_BURST 0, NUM_WRITE_OUTSTANDING 8, NUM_READ_OUTSTANDING 8, DATA_WIDTH 32, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 12, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN zynq_blk_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [31:0]M_AXI_GP0_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 ARREADY" *) output S_AXI_HP0_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 AWREADY" *) output S_AXI_HP0_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 BVALID" *) output S_AXI_HP0_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 RLAST" *) output S_AXI_HP0_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 RVALID" *) output S_AXI_HP0_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 WREADY" *) output S_AXI_HP0_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 BRESP" *) output [1:0]S_AXI_HP0_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 RRESP" *) output [1:0]S_AXI_HP0_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 BID" *) output [5:0]S_AXI_HP0_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 RID" *) output [5:0]S_AXI_HP0_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 RDATA" *) output [63:0]S_AXI_HP0_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:hpstatusctrl:1.0 S_AXI_HP0_FIFO_CTRL RCOUNT" *) output [7:0]S_AXI_HP0_RCOUNT;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:hpstatusctrl:1.0 S_AXI_HP0_FIFO_CTRL WCOUNT" *) output [7:0]S_AXI_HP0_WCOUNT;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:hpstatusctrl:1.0 S_AXI_HP0_FIFO_CTRL RACOUNT" *) output [2:0]S_AXI_HP0_RACOUNT;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:hpstatusctrl:1.0 S_AXI_HP0_FIFO_CTRL WACOUNT" *) output [5:0]S_AXI_HP0_WACOUNT;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_HP0_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_HP0_ACLK, ASSOCIATED_BUSIF S_AXI_HP0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN zynq_blk_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input S_AXI_HP0_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 ARVALID" *) input S_AXI_HP0_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 AWVALID" *) input S_AXI_HP0_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 BREADY" *) input S_AXI_HP0_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:hpstatusctrl:1.0 S_AXI_HP0_FIFO_CTRL RDISSUECAPEN" *) input S_AXI_HP0_RDISSUECAP1_EN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 RREADY" *) input S_AXI_HP0_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 WLAST" *) input S_AXI_HP0_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:hpstatusctrl:1.0 S_AXI_HP0_FIFO_CTRL WRISSUECAPEN" *) input S_AXI_HP0_WRISSUECAP1_EN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 WVALID" *) input S_AXI_HP0_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 ARBURST" *) input [1:0]S_AXI_HP0_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 ARLOCK" *) input [1:0]S_AXI_HP0_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 ARSIZE" *) input [2:0]S_AXI_HP0_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 AWBURST" *) input [1:0]S_AXI_HP0_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 AWLOCK" *) input [1:0]S_AXI_HP0_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 AWSIZE" *) input [2:0]S_AXI_HP0_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 ARPROT" *) input [2:0]S_AXI_HP0_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 AWPROT" *) input [2:0]S_AXI_HP0_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 ARADDR" *) input [31:0]S_AXI_HP0_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 AWADDR" *) input [31:0]S_AXI_HP0_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 ARCACHE" *) input [3:0]S_AXI_HP0_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 ARLEN" *) input [3:0]S_AXI_HP0_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 ARQOS" *) input [3:0]S_AXI_HP0_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 AWCACHE" *) input [3:0]S_AXI_HP0_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 AWLEN" *) input [3:0]S_AXI_HP0_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 AWQOS" *) input [3:0]S_AXI_HP0_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 ARID" *) input [5:0]S_AXI_HP0_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 AWID" *) input [5:0]S_AXI_HP0_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 WID" *) input [5:0]S_AXI_HP0_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 WDATA" *) input [63:0]S_AXI_HP0_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_HP0 WSTRB" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_HP0, NUM_WRITE_OUTSTANDING 8, NUM_READ_OUTSTANDING 8, DATA_WIDTH 64, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 6, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN zynq_blk_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [7:0]S_AXI_HP0_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 IRQ_F2P INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME IRQ_F2P, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) input [0:0]IRQ_F2P;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 FCLK_CLK0 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME FCLK_CLK0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN zynq_blk_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output FCLK_CLK0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 FCLK_RESET0_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME FCLK_RESET0_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output FCLK_RESET0_N;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO MIO" *) inout [53:0]MIO;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CAS_N" *) inout DDR_CAS_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CKE" *) inout DDR_CKE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CK_N" *) inout DDR_Clk_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CK_P" *) inout DDR_Clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CS_N" *) inout DDR_CS_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR RESET_N" *) inout DDR_DRSTB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR ODT" *) inout DDR_ODT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR RAS_N" *) inout DDR_RAS_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR WE_N" *) inout DDR_WEB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR BA" *) inout [2:0]DDR_BankAddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR ADDR" *) inout [14:0]DDR_Addr;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRN" *) inout DDR_VRN;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRP" *) inout DDR_VRP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DM" *) inout [3:0]DDR_DM;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQ" *) inout [31:0]DDR_DQ;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQS_N" *) inout [3:0]DDR_DQS_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQS_P" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME DDR, CAN_DEBUG false, TIMEPERIOD_PS 1250, MEMORY_TYPE COMPONENTS, DATA_WIDTH 8, CS_ENABLED true, DATA_MASK_ENABLED true, SLOT Single, MEM_ADDR_MAP ROW_COLUMN_BANK, BURST_LENGTH 8, AXI_ARBITRATION_SCHEME TDM, CAS_LATENCY 11, CAS_WRITE_LATENCY 11" *) inout [3:0]DDR_DQS;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_SRSTB" *) inout PS_SRSTB;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_CLK" *) inout PS_CLK;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_PORB" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME FIXED_IO, CAN_DEBUG false" *) inout PS_PORB;

  wire [14:0]DDR_Addr;
  wire [2:0]DDR_BankAddr;
  wire DDR_CAS_n;
  wire DDR_CKE;
  wire DDR_CS_n;
  wire DDR_Clk;
  wire DDR_Clk_n;
  wire [3:0]DDR_DM;
  wire [31:0]DDR_DQ;
  wire [3:0]DDR_DQS;
  wire [3:0]DDR_DQS_n;
  wire DDR_DRSTB;
  wire DDR_ODT;
  wire DDR_RAS_n;
  wire DDR_VRN;
  wire DDR_VRP;
  wire DDR_WEB;
  wire FCLK_CLK0;
  wire FCLK_RESET0_N;
  wire [0:0]IRQ_F2P;
  wire [53:0]MIO;
  wire M_AXI_GP0_ACLK;
  wire [31:0]M_AXI_GP0_ARADDR;
  wire [1:0]M_AXI_GP0_ARBURST;
  wire [11:0]M_AXI_GP0_ARID;
  wire [3:0]M_AXI_GP0_ARLEN;
  wire M_AXI_GP0_ARREADY;
  wire [2:0]M_AXI_GP0_ARSIZE;
  wire M_AXI_GP0_ARVALID;
  wire [31:0]M_AXI_GP0_AWADDR;
  wire [1:0]M_AXI_GP0_AWBURST;
  wire [11:0]M_AXI_GP0_AWID;
  wire [3:0]M_AXI_GP0_AWLEN;
  wire M_AXI_GP0_AWREADY;
  wire [2:0]M_AXI_GP0_AWSIZE;
  wire M_AXI_GP0_AWVALID;
  wire [11:0]M_AXI_GP0_BID;
  wire M_AXI_GP0_BREADY;
  wire [1:0]M_AXI_GP0_BRESP;
  wire M_AXI_GP0_BVALID;
  wire [31:0]M_AXI_GP0_RDATA;
  wire [11:0]M_AXI_GP0_RID;
  wire M_AXI_GP0_RLAST;
  wire M_AXI_GP0_RREADY;
  wire [1:0]M_AXI_GP0_RRESP;
  wire M_AXI_GP0_RVALID;
  wire [31:0]M_AXI_GP0_WDATA;
  wire M_AXI_GP0_WREADY;
  wire [3:0]M_AXI_GP0_WSTRB;
  wire M_AXI_GP0_WVALID;
  wire PS_CLK;
  wire PS_PORB;
  wire PS_SRSTB;
  wire S_AXI_HP0_ACLK;
  wire [31:0]S_AXI_HP0_ARADDR;
  wire [1:0]S_AXI_HP0_ARBURST;
  wire [3:0]S_AXI_HP0_ARCACHE;
  wire [5:0]S_AXI_HP0_ARID;
  wire [3:0]S_AXI_HP0_ARLEN;
  wire [1:0]S_AXI_HP0_ARLOCK;
  wire [2:0]S_AXI_HP0_ARPROT;
  wire [3:0]S_AXI_HP0_ARQOS;
  wire [2:0]S_AXI_HP0_ARSIZE;
  wire S_AXI_HP0_ARVALID;
  wire [31:0]S_AXI_HP0_AWADDR;
  wire [1:0]S_AXI_HP0_AWBURST;
  wire [3:0]S_AXI_HP0_AWCACHE;
  wire [5:0]S_AXI_HP0_AWID;
  wire [3:0]S_AXI_HP0_AWLEN;
  wire [1:0]S_AXI_HP0_AWLOCK;
  wire [2:0]S_AXI_HP0_AWPROT;
  wire [3:0]S_AXI_HP0_AWQOS;
  wire S_AXI_HP0_AWREADY;
  wire [2:0]S_AXI_HP0_AWSIZE;
  wire S_AXI_HP0_AWVALID;
  wire S_AXI_HP0_BREADY;
  wire [1:0]S_AXI_HP0_BRESP;
  wire S_AXI_HP0_BVALID;
  wire S_AXI_HP0_RDISSUECAP1_EN;
  wire S_AXI_HP0_RREADY;
  wire [63:0]S_AXI_HP0_WDATA;
  wire [5:0]S_AXI_HP0_WID;
  wire S_AXI_HP0_WLAST;
  wire S_AXI_HP0_WREADY;
  wire S_AXI_HP0_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP0_WSTRB;
  wire S_AXI_HP0_WVALID;
  wire NLW_inst_CAN0_PHY_TX_UNCONNECTED;
  wire NLW_inst_CAN1_PHY_TX_UNCONNECTED;
  wire NLW_inst_DMA0_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA0_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA0_RSTN_UNCONNECTED;
  wire NLW_inst_DMA1_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA1_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA1_RSTN_UNCONNECTED;
  wire NLW_inst_DMA2_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA2_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA2_RSTN_UNCONNECTED;
  wire NLW_inst_DMA3_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA3_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA3_RSTN_UNCONNECTED;
  wire NLW_inst_ENET0_GMII_COL_UNCONNECTED;
  wire NLW_inst_ENET0_GMII_CRS_UNCONNECTED;
  wire NLW_inst_ENET0_GMII_RX_DV_UNCONNECTED;
  wire NLW_inst_ENET0_GMII_RX_ER_UNCONNECTED;
  wire NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED;
  wire NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_MDC_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_O_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_T_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED;
  wire NLW_inst_ENET0_SOF_RX_UNCONNECTED;
  wire NLW_inst_ENET0_SOF_TX_UNCONNECTED;
  wire NLW_inst_ENET1_GMII_COL_UNCONNECTED;
  wire NLW_inst_ENET1_GMII_CRS_UNCONNECTED;
  wire NLW_inst_ENET1_GMII_RX_DV_UNCONNECTED;
  wire NLW_inst_ENET1_GMII_RX_ER_UNCONNECTED;
  wire NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED;
  wire NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_MDC_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_O_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_T_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED;
  wire NLW_inst_ENET1_SOF_RX_UNCONNECTED;
  wire NLW_inst_ENET1_SOF_TX_UNCONNECTED;
  wire NLW_inst_EVENT_EVENTO_UNCONNECTED;
  wire NLW_inst_FCLK_CLK1_UNCONNECTED;
  wire NLW_inst_FCLK_CLK2_UNCONNECTED;
  wire NLW_inst_FCLK_CLK3_UNCONNECTED;
  wire NLW_inst_FCLK_CLKTRIG0_N_UNCONNECTED;
  wire NLW_inst_FCLK_CLKTRIG1_N_UNCONNECTED;
  wire NLW_inst_FCLK_CLKTRIG2_N_UNCONNECTED;
  wire NLW_inst_FCLK_CLKTRIG3_N_UNCONNECTED;
  wire NLW_inst_FCLK_RESET1_N_UNCONNECTED;
  wire NLW_inst_FCLK_RESET2_N_UNCONNECTED;
  wire NLW_inst_FCLK_RESET3_N_UNCONNECTED;
  wire NLW_inst_FTMD_TRACEIN_VALID_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED;
  wire NLW_inst_I2C0_SCL_O_UNCONNECTED;
  wire NLW_inst_I2C0_SCL_T_UNCONNECTED;
  wire NLW_inst_I2C0_SDA_O_UNCONNECTED;
  wire NLW_inst_I2C0_SDA_T_UNCONNECTED;
  wire NLW_inst_I2C1_SCL_O_UNCONNECTED;
  wire NLW_inst_I2C1_SCL_T_UNCONNECTED;
  wire NLW_inst_I2C1_SDA_O_UNCONNECTED;
  wire NLW_inst_I2C1_SDA_T_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CAN0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CAN1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CTI_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_GPIO_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_I2C0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_I2C1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_QSPI_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SMC_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SPI0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SPI1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_UART0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_UART1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_USB0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_USB1_UNCONNECTED;
  wire NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED;
  wire NLW_inst_M_AXI_GP0_WLAST_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED;
  wire NLW_inst_PJTAG_TDO_UNCONNECTED;
  wire NLW_inst_SDIO0_BUSPOW_UNCONNECTED;
  wire NLW_inst_SDIO0_CLK_UNCONNECTED;
  wire NLW_inst_SDIO0_CMD_O_UNCONNECTED;
  wire NLW_inst_SDIO0_CMD_T_UNCONNECTED;
  wire NLW_inst_SDIO0_LED_UNCONNECTED;
  wire NLW_inst_SDIO1_BUSPOW_UNCONNECTED;
  wire NLW_inst_SDIO1_CLK_UNCONNECTED;
  wire NLW_inst_SDIO1_CMD_O_UNCONNECTED;
  wire NLW_inst_SDIO1_CMD_T_UNCONNECTED;
  wire NLW_inst_SDIO1_LED_UNCONNECTED;
  wire NLW_inst_SPI0_MISO_O_UNCONNECTED;
  wire NLW_inst_SPI0_MISO_T_UNCONNECTED;
  wire NLW_inst_SPI0_MOSI_O_UNCONNECTED;
  wire NLW_inst_SPI0_MOSI_T_UNCONNECTED;
  wire NLW_inst_SPI0_SCLK_O_UNCONNECTED;
  wire NLW_inst_SPI0_SCLK_T_UNCONNECTED;
  wire NLW_inst_SPI0_SS1_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS2_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS_T_UNCONNECTED;
  wire NLW_inst_SPI1_MISO_O_UNCONNECTED;
  wire NLW_inst_SPI1_MISO_T_UNCONNECTED;
  wire NLW_inst_SPI1_MOSI_O_UNCONNECTED;
  wire NLW_inst_SPI1_MOSI_T_UNCONNECTED;
  wire NLW_inst_SPI1_SCLK_O_UNCONNECTED;
  wire NLW_inst_SPI1_SCLK_T_UNCONNECTED;
  wire NLW_inst_SPI1_SS1_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS2_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS_T_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED;
  wire NLW_inst_TRACE_CLK_OUT_UNCONNECTED;
  wire NLW_inst_TRACE_CTL_UNCONNECTED;
  wire NLW_inst_TTC0_WAVE0_OUT_UNCONNECTED;
  wire NLW_inst_TTC0_WAVE1_OUT_UNCONNECTED;
  wire NLW_inst_TTC0_WAVE2_OUT_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED;
  wire NLW_inst_UART0_DTRN_UNCONNECTED;
  wire NLW_inst_UART0_RTSN_UNCONNECTED;
  wire NLW_inst_UART0_TX_UNCONNECTED;
  wire NLW_inst_UART1_DTRN_UNCONNECTED;
  wire NLW_inst_UART1_RTSN_UNCONNECTED;
  wire NLW_inst_UART1_TX_UNCONNECTED;
  wire NLW_inst_USB0_VBUS_PWRSELECT_UNCONNECTED;
  wire NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED;
  wire NLW_inst_WDT_RST_OUT_UNCONNECTED;
  wire [1:0]NLW_inst_DMA0_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA1_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA2_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA3_DATYPE_UNCONNECTED;
  wire [7:0]NLW_inst_ENET0_GMII_RXD_UNCONNECTED;
  wire [7:0]NLW_inst_ENET0_GMII_TXD_UNCONNECTED;
  wire [7:0]NLW_inst_ENET1_GMII_RXD_UNCONNECTED;
  wire [7:0]NLW_inst_ENET1_GMII_TXD_UNCONNECTED;
  wire [1:0]NLW_inst_EVENT_STANDBYWFE_UNCONNECTED;
  wire [1:0]NLW_inst_EVENT_STANDBYWFI_UNCONNECTED;
  wire [3:0]NLW_inst_FTMD_TRACEIN_ATID_UNCONNECTED;
  wire [31:0]NLW_inst_FTMD_TRACEIN_DATA_UNCONNECTED;
  wire [31:0]NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED;
  wire [63:0]NLW_inst_GPIO_O_UNCONNECTED;
  wire [63:0]NLW_inst_GPIO_T_UNCONNECTED;
  wire [15:12]NLW_inst_M_AXI_GP0_ARADDR_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP0_ARCACHE_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP0_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP0_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP0_ARQOS_UNCONNECTED;
  wire [2:2]NLW_inst_M_AXI_GP0_ARSIZE_UNCONNECTED;
  wire [15:12]NLW_inst_M_AXI_GP0_AWADDR_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP0_AWCACHE_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP0_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP0_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP0_AWQOS_UNCONNECTED;
  wire [2:2]NLW_inst_M_AXI_GP0_AWSIZE_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP0_WID_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_ARID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_AWID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_WID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED;
  wire [2:0]NLW_inst_SDIO0_BUSVOLT_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO0_DATA_O_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO0_DATA_T_UNCONNECTED;
  wire [2:0]NLW_inst_SDIO1_BUSVOLT_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO1_DATA_O_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO1_DATA_T_UNCONNECTED;
  wire [2:2]NLW_inst_S_AXI_ACP_ARSIZE_UNCONNECTED;
  wire [2:2]NLW_inst_S_AXI_ACP_AWSIZE_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_ACP_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_ACP_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED;
  wire [2:2]NLW_inst_S_AXI_GP0_ARSIZE_UNCONNECTED;
  wire [2:2]NLW_inst_S_AXI_GP0_AWSIZE_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP0_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP0_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED;
  wire [2:2]NLW_inst_S_AXI_GP1_ARSIZE_UNCONNECTED;
  wire [2:2]NLW_inst_S_AXI_GP1_AWSIZE_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP1_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP1_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED;
  wire [2:2]NLW_inst_S_AXI_HP0_ARSIZE_UNCONNECTED;
  wire [2:2]NLW_inst_S_AXI_HP0_AWSIZE_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_BID_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED;
  wire [2:2]NLW_inst_S_AXI_HP1_ARSIZE_UNCONNECTED;
  wire [2:2]NLW_inst_S_AXI_HP1_AWSIZE_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED;
  wire [2:2]NLW_inst_S_AXI_HP2_ARSIZE_UNCONNECTED;
  wire [2:2]NLW_inst_S_AXI_HP2_AWSIZE_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED;
  wire [2:2]NLW_inst_S_AXI_HP3_ARSIZE_UNCONNECTED;
  wire [2:2]NLW_inst_S_AXI_HP3_AWSIZE_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED;
  wire [1:0]NLW_inst_TRACE_DATA_UNCONNECTED;
  wire [1:0]NLW_inst_USB0_PORT_INDCTL_UNCONNECTED;
  wire [1:0]NLW_inst_USB1_PORT_INDCTL_UNCONNECTED;

  (* C_DM_WIDTH = "4" *) 
  (* C_DQS_WIDTH = "4" *) 
  (* C_DQ_WIDTH = "32" *) 
  (* C_EMIO_GPIO_WIDTH = "64" *) 
  (* C_EN_EMIO_ENET0 = "0" *) 
  (* C_EN_EMIO_ENET1 = "0" *) 
  (* C_EN_EMIO_PJTAG = "0" *) 
  (* C_EN_EMIO_TRACE = "0" *) 
  (* C_FCLK_CLK0_BUF = "TRUE" *) 
  (* C_FCLK_CLK1_BUF = "FALSE" *) 
  (* C_FCLK_CLK2_BUF = "FALSE" *) 
  (* C_FCLK_CLK3_BUF = "FALSE" *) 
  (* C_GP0_EN_MODIFIABLE_TXN = "1" *) 
  (* C_GP1_EN_MODIFIABLE_TXN = "1" *) 
  (* C_INCLUDE_ACP_TRANS_CHECK = "0" *) 
  (* C_INCLUDE_TRACE_BUFFER = "0" *) 
  (* C_IRQ_F2P_MODE = "DIRECT" *) 
  (* C_MIO_PRIMITIVE = "54" *) 
  (* C_M_AXI_GP0_ENABLE_STATIC_REMAP = "0" *) 
  (* C_M_AXI_GP0_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP0_THREAD_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP1_ENABLE_STATIC_REMAP = "0" *) 
  (* C_M_AXI_GP1_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP1_THREAD_ID_WIDTH = "12" *) 
  (* C_NUM_F2P_INTR_INPUTS = "1" *) 
  (* C_PACKAGE_NAME = "clg484" *) 
  (* C_PS7_SI_REV = "PRODUCTION" *) 
  (* C_S_AXI_ACP_ARUSER_VAL = "31" *) 
  (* C_S_AXI_ACP_AWUSER_VAL = "31" *) 
  (* C_S_AXI_ACP_ID_WIDTH = "3" *) 
  (* C_S_AXI_GP0_ID_WIDTH = "6" *) 
  (* C_S_AXI_GP1_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP0_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP0_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP1_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP1_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP2_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP2_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP3_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP3_ID_WIDTH = "6" *) 
  (* C_TRACE_BUFFER_CLOCK_DELAY = "12" *) 
  (* C_TRACE_BUFFER_FIFO_SIZE = "128" *) 
  (* C_TRACE_INTERNAL_WIDTH = "2" *) 
  (* C_TRACE_PIPELINE_WIDTH = "8" *) 
  (* C_USE_AXI_NONSECURE = "0" *) 
  (* C_USE_DEFAULT_ACP_USER_VAL = "0" *) 
  (* C_USE_M_AXI_GP0 = "1" *) 
  (* C_USE_M_AXI_GP1 = "0" *) 
  (* C_USE_S_AXI_ACP = "0" *) 
  (* C_USE_S_AXI_GP0 = "0" *) 
  (* C_USE_S_AXI_GP1 = "0" *) 
  (* C_USE_S_AXI_HP0 = "1" *) 
  (* C_USE_S_AXI_HP1 = "0" *) 
  (* C_USE_S_AXI_HP2 = "0" *) 
  (* C_USE_S_AXI_HP3 = "0" *) 
  (* HW_HANDOFF = "zynq_blk_processing_system7_0_0.hwdef" *) 
  (* POWER = "<PROCESSOR name={system} numA9Cores={2} clockFreq={666.666666} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={32} clockFreq={533.333333} readRate={0.5} writeRate={0.5} /><IO interface={UART} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={100.000000} usageRate={0.5} /><IO interface={GigE} ioStandard={LVCMOS18} bidis={14} ioBank={Vcco_p1} clockFreq={125.000000} usageRate={0.5} /><PLL domain={Processor} vco={1333.333} /><PLL domain={Memory} vco={1066.667} /><PLL domain={IO} vco={1000.000} /><AXI interface={S_AXI_HP0} dataWidth={64} clockFreq={100} usageRate={0.5} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={100} usageRate={0.5} />/>" *) 
  (* USE_TRACE_DATA_EDGE_DETECTOR = "0" *) 
  zynq_blk_processing_system7_0_0_processing_system7_v5_5_processing_system7 inst
       (.CAN0_PHY_RX(1'b0),
        .CAN0_PHY_TX(NLW_inst_CAN0_PHY_TX_UNCONNECTED),
        .CAN1_PHY_RX(1'b0),
        .CAN1_PHY_TX(NLW_inst_CAN1_PHY_TX_UNCONNECTED),
        .Core0_nFIQ(1'b0),
        .Core0_nIRQ(1'b0),
        .Core1_nFIQ(1'b0),
        .Core1_nIRQ(1'b0),
        .DDR_ARB({1'b0,1'b0,1'b0,1'b0}),
        .DDR_Addr(DDR_Addr),
        .DDR_BankAddr(DDR_BankAddr),
        .DDR_CAS_n(DDR_CAS_n),
        .DDR_CKE(DDR_CKE),
        .DDR_CS_n(DDR_CS_n),
        .DDR_Clk(DDR_Clk),
        .DDR_Clk_n(DDR_Clk_n),
        .DDR_DM(DDR_DM),
        .DDR_DQ(DDR_DQ),
        .DDR_DQS(DDR_DQS),
        .DDR_DQS_n(DDR_DQS_n),
        .DDR_DRSTB(DDR_DRSTB),
        .DDR_ODT(DDR_ODT),
        .DDR_RAS_n(DDR_RAS_n),
        .DDR_VRN(DDR_VRN),
        .DDR_VRP(DDR_VRP),
        .DDR_WEB(DDR_WEB),
        .DMA0_ACLK(1'b0),
        .DMA0_DAREADY(1'b0),
        .DMA0_DATYPE(NLW_inst_DMA0_DATYPE_UNCONNECTED[1:0]),
        .DMA0_DAVALID(NLW_inst_DMA0_DAVALID_UNCONNECTED),
        .DMA0_DRLAST(1'b0),
        .DMA0_DRREADY(NLW_inst_DMA0_DRREADY_UNCONNECTED),
        .DMA0_DRTYPE({1'b0,1'b0}),
        .DMA0_DRVALID(1'b0),
        .DMA0_RSTN(NLW_inst_DMA0_RSTN_UNCONNECTED),
        .DMA1_ACLK(1'b0),
        .DMA1_DAREADY(1'b0),
        .DMA1_DATYPE(NLW_inst_DMA1_DATYPE_UNCONNECTED[1:0]),
        .DMA1_DAVALID(NLW_inst_DMA1_DAVALID_UNCONNECTED),
        .DMA1_DRLAST(1'b0),
        .DMA1_DRREADY(NLW_inst_DMA1_DRREADY_UNCONNECTED),
        .DMA1_DRTYPE({1'b0,1'b0}),
        .DMA1_DRVALID(1'b0),
        .DMA1_RSTN(NLW_inst_DMA1_RSTN_UNCONNECTED),
        .DMA2_ACLK(1'b0),
        .DMA2_DAREADY(1'b0),
        .DMA2_DATYPE(NLW_inst_DMA2_DATYPE_UNCONNECTED[1:0]),
        .DMA2_DAVALID(NLW_inst_DMA2_DAVALID_UNCONNECTED),
        .DMA2_DRLAST(1'b0),
        .DMA2_DRREADY(NLW_inst_DMA2_DRREADY_UNCONNECTED),
        .DMA2_DRTYPE({1'b0,1'b0}),
        .DMA2_DRVALID(1'b0),
        .DMA2_RSTN(NLW_inst_DMA2_RSTN_UNCONNECTED),
        .DMA3_ACLK(1'b0),
        .DMA3_DAREADY(1'b0),
        .DMA3_DATYPE(NLW_inst_DMA3_DATYPE_UNCONNECTED[1:0]),
        .DMA3_DAVALID(NLW_inst_DMA3_DAVALID_UNCONNECTED),
        .DMA3_DRLAST(1'b0),
        .DMA3_DRREADY(NLW_inst_DMA3_DRREADY_UNCONNECTED),
        .DMA3_DRTYPE({1'b0,1'b0}),
        .DMA3_DRVALID(1'b0),
        .DMA3_RSTN(NLW_inst_DMA3_RSTN_UNCONNECTED),
        .ENET0_EXT_INTIN(1'b0),
        .ENET0_GMII_COL(NLW_inst_ENET0_GMII_COL_UNCONNECTED),
        .ENET0_GMII_CRS(NLW_inst_ENET0_GMII_CRS_UNCONNECTED),
        .ENET0_GMII_RXD(NLW_inst_ENET0_GMII_RXD_UNCONNECTED[7:0]),
        .ENET0_GMII_RX_CLK(1'b0),
        .ENET0_GMII_RX_DV(NLW_inst_ENET0_GMII_RX_DV_UNCONNECTED),
        .ENET0_GMII_RX_ER(NLW_inst_ENET0_GMII_RX_ER_UNCONNECTED),
        .ENET0_GMII_TXD(NLW_inst_ENET0_GMII_TXD_UNCONNECTED[7:0]),
        .ENET0_GMII_TX_CLK(1'b0),
        .ENET0_GMII_TX_EN(NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED),
        .ENET0_GMII_TX_ER(NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED),
        .ENET0_MDIO_I(1'b0),
        .ENET0_MDIO_MDC(NLW_inst_ENET0_MDIO_MDC_UNCONNECTED),
        .ENET0_MDIO_O(NLW_inst_ENET0_MDIO_O_UNCONNECTED),
        .ENET0_MDIO_T(NLW_inst_ENET0_MDIO_T_UNCONNECTED),
        .ENET0_PTP_DELAY_REQ_RX(NLW_inst_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED),
        .ENET0_PTP_DELAY_REQ_TX(NLW_inst_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED),
        .ENET0_PTP_PDELAY_REQ_RX(NLW_inst_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED),
        .ENET0_PTP_PDELAY_REQ_TX(NLW_inst_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED),
        .ENET0_PTP_PDELAY_RESP_RX(NLW_inst_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED),
        .ENET0_PTP_PDELAY_RESP_TX(NLW_inst_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED),
        .ENET0_PTP_SYNC_FRAME_RX(NLW_inst_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED),
        .ENET0_PTP_SYNC_FRAME_TX(NLW_inst_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED),
        .ENET0_SOF_RX(NLW_inst_ENET0_SOF_RX_UNCONNECTED),
        .ENET0_SOF_TX(NLW_inst_ENET0_SOF_TX_UNCONNECTED),
        .ENET1_EXT_INTIN(1'b0),
        .ENET1_GMII_COL(NLW_inst_ENET1_GMII_COL_UNCONNECTED),
        .ENET1_GMII_CRS(NLW_inst_ENET1_GMII_CRS_UNCONNECTED),
        .ENET1_GMII_RXD(NLW_inst_ENET1_GMII_RXD_UNCONNECTED[7:0]),
        .ENET1_GMII_RX_CLK(1'b0),
        .ENET1_GMII_RX_DV(NLW_inst_ENET1_GMII_RX_DV_UNCONNECTED),
        .ENET1_GMII_RX_ER(NLW_inst_ENET1_GMII_RX_ER_UNCONNECTED),
        .ENET1_GMII_TXD(NLW_inst_ENET1_GMII_TXD_UNCONNECTED[7:0]),
        .ENET1_GMII_TX_CLK(1'b0),
        .ENET1_GMII_TX_EN(NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED),
        .ENET1_GMII_TX_ER(NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED),
        .ENET1_MDIO_I(1'b0),
        .ENET1_MDIO_MDC(NLW_inst_ENET1_MDIO_MDC_UNCONNECTED),
        .ENET1_MDIO_O(NLW_inst_ENET1_MDIO_O_UNCONNECTED),
        .ENET1_MDIO_T(NLW_inst_ENET1_MDIO_T_UNCONNECTED),
        .ENET1_PTP_DELAY_REQ_RX(NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED),
        .ENET1_PTP_DELAY_REQ_TX(NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED),
        .ENET1_PTP_PDELAY_REQ_RX(NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED),
        .ENET1_PTP_PDELAY_REQ_TX(NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED),
        .ENET1_PTP_PDELAY_RESP_RX(NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED),
        .ENET1_PTP_PDELAY_RESP_TX(NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED),
        .ENET1_PTP_SYNC_FRAME_RX(NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED),
        .ENET1_PTP_SYNC_FRAME_TX(NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED),
        .ENET1_SOF_RX(NLW_inst_ENET1_SOF_RX_UNCONNECTED),
        .ENET1_SOF_TX(NLW_inst_ENET1_SOF_TX_UNCONNECTED),
        .EVENT_EVENTI(1'b0),
        .EVENT_EVENTO(NLW_inst_EVENT_EVENTO_UNCONNECTED),
        .EVENT_STANDBYWFE(NLW_inst_EVENT_STANDBYWFE_UNCONNECTED[1:0]),
        .EVENT_STANDBYWFI(NLW_inst_EVENT_STANDBYWFI_UNCONNECTED[1:0]),
        .FCLK_CLK0(FCLK_CLK0),
        .FCLK_CLK1(NLW_inst_FCLK_CLK1_UNCONNECTED),
        .FCLK_CLK2(NLW_inst_FCLK_CLK2_UNCONNECTED),
        .FCLK_CLK3(NLW_inst_FCLK_CLK3_UNCONNECTED),
        .FCLK_CLKTRIG0_N(NLW_inst_FCLK_CLKTRIG0_N_UNCONNECTED),
        .FCLK_CLKTRIG1_N(NLW_inst_FCLK_CLKTRIG1_N_UNCONNECTED),
        .FCLK_CLKTRIG2_N(NLW_inst_FCLK_CLKTRIG2_N_UNCONNECTED),
        .FCLK_CLKTRIG3_N(NLW_inst_FCLK_CLKTRIG3_N_UNCONNECTED),
        .FCLK_RESET0_N(FCLK_RESET0_N),
        .FCLK_RESET1_N(NLW_inst_FCLK_RESET1_N_UNCONNECTED),
        .FCLK_RESET2_N(NLW_inst_FCLK_RESET2_N_UNCONNECTED),
        .FCLK_RESET3_N(NLW_inst_FCLK_RESET3_N_UNCONNECTED),
        .FPGA_IDLE_N(1'b0),
        .FTMD_TRACEIN_ATID(NLW_inst_FTMD_TRACEIN_ATID_UNCONNECTED[3:0]),
        .FTMD_TRACEIN_CLK(1'b0),
        .FTMD_TRACEIN_DATA(NLW_inst_FTMD_TRACEIN_DATA_UNCONNECTED[31:0]),
        .FTMD_TRACEIN_VALID(NLW_inst_FTMD_TRACEIN_VALID_UNCONNECTED),
        .FTMT_F2P_DEBUG({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMT_F2P_TRIGACK_0(NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED),
        .FTMT_F2P_TRIGACK_1(NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED),
        .FTMT_F2P_TRIGACK_2(NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED),
        .FTMT_F2P_TRIGACK_3(NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED),
        .FTMT_F2P_TRIG_0(1'b0),
        .FTMT_F2P_TRIG_1(1'b0),
        .FTMT_F2P_TRIG_2(1'b0),
        .FTMT_F2P_TRIG_3(1'b0),
        .FTMT_P2F_DEBUG(NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED[31:0]),
        .FTMT_P2F_TRIGACK_0(1'b0),
        .FTMT_P2F_TRIGACK_1(1'b0),
        .FTMT_P2F_TRIGACK_2(1'b0),
        .FTMT_P2F_TRIGACK_3(1'b0),
        .FTMT_P2F_TRIG_0(NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED),
        .FTMT_P2F_TRIG_1(NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED),
        .FTMT_P2F_TRIG_2(NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED),
        .FTMT_P2F_TRIG_3(NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED),
        .GPIO_I({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GPIO_O(NLW_inst_GPIO_O_UNCONNECTED[63:0]),
        .GPIO_T(NLW_inst_GPIO_T_UNCONNECTED[63:0]),
        .I2C0_SCL_I(1'b0),
        .I2C0_SCL_O(NLW_inst_I2C0_SCL_O_UNCONNECTED),
        .I2C0_SCL_T(NLW_inst_I2C0_SCL_T_UNCONNECTED),
        .I2C0_SDA_I(1'b0),
        .I2C0_SDA_O(NLW_inst_I2C0_SDA_O_UNCONNECTED),
        .I2C0_SDA_T(NLW_inst_I2C0_SDA_T_UNCONNECTED),
        .I2C1_SCL_I(1'b0),
        .I2C1_SCL_O(NLW_inst_I2C1_SCL_O_UNCONNECTED),
        .I2C1_SCL_T(NLW_inst_I2C1_SCL_T_UNCONNECTED),
        .I2C1_SDA_I(1'b0),
        .I2C1_SDA_O(NLW_inst_I2C1_SDA_O_UNCONNECTED),
        .I2C1_SDA_T(NLW_inst_I2C1_SDA_T_UNCONNECTED),
        .IRQ_F2P(IRQ_F2P),
        .IRQ_P2F_CAN0(NLW_inst_IRQ_P2F_CAN0_UNCONNECTED),
        .IRQ_P2F_CAN1(NLW_inst_IRQ_P2F_CAN1_UNCONNECTED),
        .IRQ_P2F_CTI(NLW_inst_IRQ_P2F_CTI_UNCONNECTED),
        .IRQ_P2F_DMAC0(NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED),
        .IRQ_P2F_DMAC1(NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED),
        .IRQ_P2F_DMAC2(NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED),
        .IRQ_P2F_DMAC3(NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED),
        .IRQ_P2F_DMAC4(NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED),
        .IRQ_P2F_DMAC5(NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED),
        .IRQ_P2F_DMAC6(NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED),
        .IRQ_P2F_DMAC7(NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED),
        .IRQ_P2F_DMAC_ABORT(NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED),
        .IRQ_P2F_ENET0(NLW_inst_IRQ_P2F_ENET0_UNCONNECTED),
        .IRQ_P2F_ENET1(NLW_inst_IRQ_P2F_ENET1_UNCONNECTED),
        .IRQ_P2F_ENET_WAKE0(NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED),
        .IRQ_P2F_ENET_WAKE1(NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED),
        .IRQ_P2F_GPIO(NLW_inst_IRQ_P2F_GPIO_UNCONNECTED),
        .IRQ_P2F_I2C0(NLW_inst_IRQ_P2F_I2C0_UNCONNECTED),
        .IRQ_P2F_I2C1(NLW_inst_IRQ_P2F_I2C1_UNCONNECTED),
        .IRQ_P2F_QSPI(NLW_inst_IRQ_P2F_QSPI_UNCONNECTED),
        .IRQ_P2F_SDIO0(NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED),
        .IRQ_P2F_SDIO1(NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED),
        .IRQ_P2F_SMC(NLW_inst_IRQ_P2F_SMC_UNCONNECTED),
        .IRQ_P2F_SPI0(NLW_inst_IRQ_P2F_SPI0_UNCONNECTED),
        .IRQ_P2F_SPI1(NLW_inst_IRQ_P2F_SPI1_UNCONNECTED),
        .IRQ_P2F_UART0(NLW_inst_IRQ_P2F_UART0_UNCONNECTED),
        .IRQ_P2F_UART1(NLW_inst_IRQ_P2F_UART1_UNCONNECTED),
        .IRQ_P2F_USB0(NLW_inst_IRQ_P2F_USB0_UNCONNECTED),
        .IRQ_P2F_USB1(NLW_inst_IRQ_P2F_USB1_UNCONNECTED),
        .MIO(MIO),
        .M_AXI_GP0_ACLK(M_AXI_GP0_ACLK),
        .M_AXI_GP0_ARADDR({M_AXI_GP0_ARADDR[31:16],NLW_inst_M_AXI_GP0_ARADDR_UNCONNECTED[15:12],M_AXI_GP0_ARADDR[11:0]}),
        .M_AXI_GP0_ARBURST(M_AXI_GP0_ARBURST),
        .M_AXI_GP0_ARCACHE(NLW_inst_M_AXI_GP0_ARCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP0_ARESETN(NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED),
        .M_AXI_GP0_ARID(M_AXI_GP0_ARID),
        .M_AXI_GP0_ARLEN(M_AXI_GP0_ARLEN),
        .M_AXI_GP0_ARLOCK(NLW_inst_M_AXI_GP0_ARLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP0_ARPROT(NLW_inst_M_AXI_GP0_ARPROT_UNCONNECTED[2:0]),
        .M_AXI_GP0_ARQOS(NLW_inst_M_AXI_GP0_ARQOS_UNCONNECTED[3:0]),
        .M_AXI_GP0_ARREADY(M_AXI_GP0_ARREADY),
        .M_AXI_GP0_ARSIZE({NLW_inst_M_AXI_GP0_ARSIZE_UNCONNECTED[2],M_AXI_GP0_ARSIZE[1:0]}),
        .M_AXI_GP0_ARVALID(M_AXI_GP0_ARVALID),
        .M_AXI_GP0_AWADDR({M_AXI_GP0_AWADDR[31:16],NLW_inst_M_AXI_GP0_AWADDR_UNCONNECTED[15:12],M_AXI_GP0_AWADDR[11:0]}),
        .M_AXI_GP0_AWBURST(M_AXI_GP0_AWBURST),
        .M_AXI_GP0_AWCACHE(NLW_inst_M_AXI_GP0_AWCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP0_AWID(M_AXI_GP0_AWID),
        .M_AXI_GP0_AWLEN(M_AXI_GP0_AWLEN),
        .M_AXI_GP0_AWLOCK(NLW_inst_M_AXI_GP0_AWLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP0_AWPROT(NLW_inst_M_AXI_GP0_AWPROT_UNCONNECTED[2:0]),
        .M_AXI_GP0_AWQOS(NLW_inst_M_AXI_GP0_AWQOS_UNCONNECTED[3:0]),
        .M_AXI_GP0_AWREADY(M_AXI_GP0_AWREADY),
        .M_AXI_GP0_AWSIZE({NLW_inst_M_AXI_GP0_AWSIZE_UNCONNECTED[2],M_AXI_GP0_AWSIZE[1:0]}),
        .M_AXI_GP0_AWVALID(M_AXI_GP0_AWVALID),
        .M_AXI_GP0_BID(M_AXI_GP0_BID),
        .M_AXI_GP0_BREADY(M_AXI_GP0_BREADY),
        .M_AXI_GP0_BRESP(M_AXI_GP0_BRESP),
        .M_AXI_GP0_BVALID(M_AXI_GP0_BVALID),
        .M_AXI_GP0_RDATA(M_AXI_GP0_RDATA),
        .M_AXI_GP0_RID(M_AXI_GP0_RID),
        .M_AXI_GP0_RLAST(M_AXI_GP0_RLAST),
        .M_AXI_GP0_RREADY(M_AXI_GP0_RREADY),
        .M_AXI_GP0_RRESP(M_AXI_GP0_RRESP),
        .M_AXI_GP0_RVALID(M_AXI_GP0_RVALID),
        .M_AXI_GP0_WDATA(M_AXI_GP0_WDATA),
        .M_AXI_GP0_WID(NLW_inst_M_AXI_GP0_WID_UNCONNECTED[11:0]),
        .M_AXI_GP0_WLAST(NLW_inst_M_AXI_GP0_WLAST_UNCONNECTED),
        .M_AXI_GP0_WREADY(M_AXI_GP0_WREADY),
        .M_AXI_GP0_WSTRB(M_AXI_GP0_WSTRB),
        .M_AXI_GP0_WVALID(M_AXI_GP0_WVALID),
        .M_AXI_GP1_ACLK(1'b0),
        .M_AXI_GP1_ARADDR(NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED[31:0]),
        .M_AXI_GP1_ARBURST(NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED[1:0]),
        .M_AXI_GP1_ARCACHE(NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARESETN(NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED),
        .M_AXI_GP1_ARID(NLW_inst_M_AXI_GP1_ARID_UNCONNECTED[11:0]),
        .M_AXI_GP1_ARLEN(NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARLOCK(NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP1_ARPROT(NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED[2:0]),
        .M_AXI_GP1_ARQOS(NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARREADY(1'b0),
        .M_AXI_GP1_ARSIZE(NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED[2:0]),
        .M_AXI_GP1_ARVALID(NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED),
        .M_AXI_GP1_AWADDR(NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED[31:0]),
        .M_AXI_GP1_AWBURST(NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED[1:0]),
        .M_AXI_GP1_AWCACHE(NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWID(NLW_inst_M_AXI_GP1_AWID_UNCONNECTED[11:0]),
        .M_AXI_GP1_AWLEN(NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWLOCK(NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP1_AWPROT(NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED[2:0]),
        .M_AXI_GP1_AWQOS(NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWREADY(1'b0),
        .M_AXI_GP1_AWSIZE(NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED[2:0]),
        .M_AXI_GP1_AWVALID(NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED),
        .M_AXI_GP1_BID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_BREADY(NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED),
        .M_AXI_GP1_BRESP({1'b0,1'b0}),
        .M_AXI_GP1_BVALID(1'b0),
        .M_AXI_GP1_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_RID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_RLAST(1'b0),
        .M_AXI_GP1_RREADY(NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED),
        .M_AXI_GP1_RRESP({1'b0,1'b0}),
        .M_AXI_GP1_RVALID(1'b0),
        .M_AXI_GP1_WDATA(NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED[31:0]),
        .M_AXI_GP1_WID(NLW_inst_M_AXI_GP1_WID_UNCONNECTED[11:0]),
        .M_AXI_GP1_WLAST(NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED),
        .M_AXI_GP1_WREADY(1'b0),
        .M_AXI_GP1_WSTRB(NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED[3:0]),
        .M_AXI_GP1_WVALID(NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED),
        .PJTAG_TCK(1'b0),
        .PJTAG_TDI(1'b0),
        .PJTAG_TDO(NLW_inst_PJTAG_TDO_UNCONNECTED),
        .PJTAG_TMS(1'b0),
        .PS_CLK(PS_CLK),
        .PS_PORB(PS_PORB),
        .PS_SRSTB(PS_SRSTB),
        .SDIO0_BUSPOW(NLW_inst_SDIO0_BUSPOW_UNCONNECTED),
        .SDIO0_BUSVOLT(NLW_inst_SDIO0_BUSVOLT_UNCONNECTED[2:0]),
        .SDIO0_CDN(1'b0),
        .SDIO0_CLK(NLW_inst_SDIO0_CLK_UNCONNECTED),
        .SDIO0_CLK_FB(1'b0),
        .SDIO0_CMD_I(1'b0),
        .SDIO0_CMD_O(NLW_inst_SDIO0_CMD_O_UNCONNECTED),
        .SDIO0_CMD_T(NLW_inst_SDIO0_CMD_T_UNCONNECTED),
        .SDIO0_DATA_I({1'b0,1'b0,1'b0,1'b0}),
        .SDIO0_DATA_O(NLW_inst_SDIO0_DATA_O_UNCONNECTED[3:0]),
        .SDIO0_DATA_T(NLW_inst_SDIO0_DATA_T_UNCONNECTED[3:0]),
        .SDIO0_LED(NLW_inst_SDIO0_LED_UNCONNECTED),
        .SDIO0_WP(1'b0),
        .SDIO1_BUSPOW(NLW_inst_SDIO1_BUSPOW_UNCONNECTED),
        .SDIO1_BUSVOLT(NLW_inst_SDIO1_BUSVOLT_UNCONNECTED[2:0]),
        .SDIO1_CDN(1'b0),
        .SDIO1_CLK(NLW_inst_SDIO1_CLK_UNCONNECTED),
        .SDIO1_CLK_FB(1'b0),
        .SDIO1_CMD_I(1'b0),
        .SDIO1_CMD_O(NLW_inst_SDIO1_CMD_O_UNCONNECTED),
        .SDIO1_CMD_T(NLW_inst_SDIO1_CMD_T_UNCONNECTED),
        .SDIO1_DATA_I({1'b0,1'b0,1'b0,1'b0}),
        .SDIO1_DATA_O(NLW_inst_SDIO1_DATA_O_UNCONNECTED[3:0]),
        .SDIO1_DATA_T(NLW_inst_SDIO1_DATA_T_UNCONNECTED[3:0]),
        .SDIO1_LED(NLW_inst_SDIO1_LED_UNCONNECTED),
        .SDIO1_WP(1'b0),
        .SPI0_MISO_I(1'b0),
        .SPI0_MISO_O(NLW_inst_SPI0_MISO_O_UNCONNECTED),
        .SPI0_MISO_T(NLW_inst_SPI0_MISO_T_UNCONNECTED),
        .SPI0_MOSI_I(1'b0),
        .SPI0_MOSI_O(NLW_inst_SPI0_MOSI_O_UNCONNECTED),
        .SPI0_MOSI_T(NLW_inst_SPI0_MOSI_T_UNCONNECTED),
        .SPI0_SCLK_I(1'b0),
        .SPI0_SCLK_O(NLW_inst_SPI0_SCLK_O_UNCONNECTED),
        .SPI0_SCLK_T(NLW_inst_SPI0_SCLK_T_UNCONNECTED),
        .SPI0_SS1_O(NLW_inst_SPI0_SS1_O_UNCONNECTED),
        .SPI0_SS2_O(NLW_inst_SPI0_SS2_O_UNCONNECTED),
        .SPI0_SS_I(1'b0),
        .SPI0_SS_O(NLW_inst_SPI0_SS_O_UNCONNECTED),
        .SPI0_SS_T(NLW_inst_SPI0_SS_T_UNCONNECTED),
        .SPI1_MISO_I(1'b0),
        .SPI1_MISO_O(NLW_inst_SPI1_MISO_O_UNCONNECTED),
        .SPI1_MISO_T(NLW_inst_SPI1_MISO_T_UNCONNECTED),
        .SPI1_MOSI_I(1'b0),
        .SPI1_MOSI_O(NLW_inst_SPI1_MOSI_O_UNCONNECTED),
        .SPI1_MOSI_T(NLW_inst_SPI1_MOSI_T_UNCONNECTED),
        .SPI1_SCLK_I(1'b0),
        .SPI1_SCLK_O(NLW_inst_SPI1_SCLK_O_UNCONNECTED),
        .SPI1_SCLK_T(NLW_inst_SPI1_SCLK_T_UNCONNECTED),
        .SPI1_SS1_O(NLW_inst_SPI1_SS1_O_UNCONNECTED),
        .SPI1_SS2_O(NLW_inst_SPI1_SS2_O_UNCONNECTED),
        .SPI1_SS_I(1'b0),
        .SPI1_SS_O(NLW_inst_SPI1_SS_O_UNCONNECTED),
        .SPI1_SS_T(NLW_inst_SPI1_SS_T_UNCONNECTED),
        .SRAM_INTIN(1'b0),
        .S_AXI_ACP_ACLK(1'b0),
        .S_AXI_ACP_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARBURST({1'b0,1'b0}),
        .S_AXI_ACP_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARESETN(NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED),
        .S_AXI_ACP_ARID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARLOCK({1'b0,1'b0}),
        .S_AXI_ACP_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARREADY(NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED),
        .S_AXI_ACP_ARSIZE({NLW_inst_S_AXI_ACP_ARSIZE_UNCONNECTED[2],1'b0,1'b0}),
        .S_AXI_ACP_ARUSER({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARVALID(1'b0),
        .S_AXI_ACP_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWBURST({1'b0,1'b0}),
        .S_AXI_ACP_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWLOCK({1'b0,1'b0}),
        .S_AXI_ACP_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWREADY(NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED),
        .S_AXI_ACP_AWSIZE({NLW_inst_S_AXI_ACP_AWSIZE_UNCONNECTED[2],1'b0,1'b0}),
        .S_AXI_ACP_AWUSER({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWVALID(1'b0),
        .S_AXI_ACP_BID(NLW_inst_S_AXI_ACP_BID_UNCONNECTED[2:0]),
        .S_AXI_ACP_BREADY(1'b0),
        .S_AXI_ACP_BRESP(NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED[1:0]),
        .S_AXI_ACP_BVALID(NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED),
        .S_AXI_ACP_RDATA(NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED[63:0]),
        .S_AXI_ACP_RID(NLW_inst_S_AXI_ACP_RID_UNCONNECTED[2:0]),
        .S_AXI_ACP_RLAST(NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED),
        .S_AXI_ACP_RREADY(1'b0),
        .S_AXI_ACP_RRESP(NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED[1:0]),
        .S_AXI_ACP_RVALID(NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED),
        .S_AXI_ACP_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WLAST(1'b0),
        .S_AXI_ACP_WREADY(NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED),
        .S_AXI_ACP_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WVALID(1'b0),
        .S_AXI_GP0_ACLK(1'b0),
        .S_AXI_GP0_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARBURST({1'b0,1'b0}),
        .S_AXI_GP0_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARESETN(NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED),
        .S_AXI_GP0_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARLOCK({1'b0,1'b0}),
        .S_AXI_GP0_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARREADY(NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED),
        .S_AXI_GP0_ARSIZE({NLW_inst_S_AXI_GP0_ARSIZE_UNCONNECTED[2],1'b0,1'b0}),
        .S_AXI_GP0_ARVALID(1'b0),
        .S_AXI_GP0_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWBURST({1'b0,1'b0}),
        .S_AXI_GP0_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWLOCK({1'b0,1'b0}),
        .S_AXI_GP0_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWREADY(NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED),
        .S_AXI_GP0_AWSIZE({NLW_inst_S_AXI_GP0_AWSIZE_UNCONNECTED[2],1'b0,1'b0}),
        .S_AXI_GP0_AWVALID(1'b0),
        .S_AXI_GP0_BID(NLW_inst_S_AXI_GP0_BID_UNCONNECTED[5:0]),
        .S_AXI_GP0_BREADY(1'b0),
        .S_AXI_GP0_BRESP(NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED[1:0]),
        .S_AXI_GP0_BVALID(NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED),
        .S_AXI_GP0_RDATA(NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED[31:0]),
        .S_AXI_GP0_RID(NLW_inst_S_AXI_GP0_RID_UNCONNECTED[5:0]),
        .S_AXI_GP0_RLAST(NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED),
        .S_AXI_GP0_RREADY(1'b0),
        .S_AXI_GP0_RRESP(NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED[1:0]),
        .S_AXI_GP0_RVALID(NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED),
        .S_AXI_GP0_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WLAST(1'b0),
        .S_AXI_GP0_WREADY(NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED),
        .S_AXI_GP0_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WVALID(1'b0),
        .S_AXI_GP1_ACLK(1'b0),
        .S_AXI_GP1_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARBURST({1'b0,1'b0}),
        .S_AXI_GP1_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARESETN(NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED),
        .S_AXI_GP1_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARLOCK({1'b0,1'b0}),
        .S_AXI_GP1_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARREADY(NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED),
        .S_AXI_GP1_ARSIZE({NLW_inst_S_AXI_GP1_ARSIZE_UNCONNECTED[2],1'b0,1'b0}),
        .S_AXI_GP1_ARVALID(1'b0),
        .S_AXI_GP1_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWBURST({1'b0,1'b0}),
        .S_AXI_GP1_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWLOCK({1'b0,1'b0}),
        .S_AXI_GP1_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWREADY(NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED),
        .S_AXI_GP1_AWSIZE({NLW_inst_S_AXI_GP1_AWSIZE_UNCONNECTED[2],1'b0,1'b0}),
        .S_AXI_GP1_AWVALID(1'b0),
        .S_AXI_GP1_BID(NLW_inst_S_AXI_GP1_BID_UNCONNECTED[5:0]),
        .S_AXI_GP1_BREADY(1'b0),
        .S_AXI_GP1_BRESP(NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED[1:0]),
        .S_AXI_GP1_BVALID(NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED),
        .S_AXI_GP1_RDATA(NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED[31:0]),
        .S_AXI_GP1_RID(NLW_inst_S_AXI_GP1_RID_UNCONNECTED[5:0]),
        .S_AXI_GP1_RLAST(NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED),
        .S_AXI_GP1_RREADY(1'b0),
        .S_AXI_GP1_RRESP(NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED[1:0]),
        .S_AXI_GP1_RVALID(NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED),
        .S_AXI_GP1_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WLAST(1'b0),
        .S_AXI_GP1_WREADY(NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED),
        .S_AXI_GP1_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WVALID(1'b0),
        .S_AXI_HP0_ACLK(S_AXI_HP0_ACLK),
        .S_AXI_HP0_ARADDR(S_AXI_HP0_ARADDR),
        .S_AXI_HP0_ARBURST(S_AXI_HP0_ARBURST),
        .S_AXI_HP0_ARCACHE(S_AXI_HP0_ARCACHE),
        .S_AXI_HP0_ARESETN(NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED),
        .S_AXI_HP0_ARID(S_AXI_HP0_ARID),
        .S_AXI_HP0_ARLEN(S_AXI_HP0_ARLEN),
        .S_AXI_HP0_ARLOCK(S_AXI_HP0_ARLOCK),
        .S_AXI_HP0_ARPROT(S_AXI_HP0_ARPROT),
        .S_AXI_HP0_ARQOS(S_AXI_HP0_ARQOS),
        .S_AXI_HP0_ARREADY(NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED),
        .S_AXI_HP0_ARSIZE({NLW_inst_S_AXI_HP0_ARSIZE_UNCONNECTED[2],S_AXI_HP0_ARSIZE[1:0]}),
        .S_AXI_HP0_ARVALID(S_AXI_HP0_ARVALID),
        .S_AXI_HP0_AWADDR(S_AXI_HP0_AWADDR),
        .S_AXI_HP0_AWBURST(S_AXI_HP0_AWBURST),
        .S_AXI_HP0_AWCACHE(S_AXI_HP0_AWCACHE),
        .S_AXI_HP0_AWID(S_AXI_HP0_AWID),
        .S_AXI_HP0_AWLEN(S_AXI_HP0_AWLEN),
        .S_AXI_HP0_AWLOCK(S_AXI_HP0_AWLOCK),
        .S_AXI_HP0_AWPROT(S_AXI_HP0_AWPROT),
        .S_AXI_HP0_AWQOS(S_AXI_HP0_AWQOS),
        .S_AXI_HP0_AWREADY(S_AXI_HP0_AWREADY),
        .S_AXI_HP0_AWSIZE({NLW_inst_S_AXI_HP0_AWSIZE_UNCONNECTED[2],S_AXI_HP0_AWSIZE[1:0]}),
        .S_AXI_HP0_AWVALID(S_AXI_HP0_AWVALID),
        .S_AXI_HP0_BID(NLW_inst_S_AXI_HP0_BID_UNCONNECTED[5:0]),
        .S_AXI_HP0_BREADY(S_AXI_HP0_BREADY),
        .S_AXI_HP0_BRESP(S_AXI_HP0_BRESP),
        .S_AXI_HP0_BVALID(S_AXI_HP0_BVALID),
        .S_AXI_HP0_RACOUNT(NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP0_RCOUNT(NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP0_RDATA(NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP0_RDISSUECAP1_EN(S_AXI_HP0_RDISSUECAP1_EN),
        .S_AXI_HP0_RID(NLW_inst_S_AXI_HP0_RID_UNCONNECTED[5:0]),
        .S_AXI_HP0_RLAST(NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED),
        .S_AXI_HP0_RREADY(S_AXI_HP0_RREADY),
        .S_AXI_HP0_RRESP(NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP0_RVALID(NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED),
        .S_AXI_HP0_WACOUNT(NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP0_WCOUNT(NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP0_WDATA(S_AXI_HP0_WDATA),
        .S_AXI_HP0_WID(S_AXI_HP0_WID),
        .S_AXI_HP0_WLAST(S_AXI_HP0_WLAST),
        .S_AXI_HP0_WREADY(S_AXI_HP0_WREADY),
        .S_AXI_HP0_WRISSUECAP1_EN(S_AXI_HP0_WRISSUECAP1_EN),
        .S_AXI_HP0_WSTRB(S_AXI_HP0_WSTRB),
        .S_AXI_HP0_WVALID(S_AXI_HP0_WVALID),
        .S_AXI_HP1_ACLK(1'b0),
        .S_AXI_HP1_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARBURST({1'b0,1'b0}),
        .S_AXI_HP1_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARESETN(NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED),
        .S_AXI_HP1_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP1_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARREADY(NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED),
        .S_AXI_HP1_ARSIZE({NLW_inst_S_AXI_HP1_ARSIZE_UNCONNECTED[2],1'b0,1'b0}),
        .S_AXI_HP1_ARVALID(1'b0),
        .S_AXI_HP1_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWBURST({1'b0,1'b0}),
        .S_AXI_HP1_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP1_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWREADY(NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED),
        .S_AXI_HP1_AWSIZE({NLW_inst_S_AXI_HP1_AWSIZE_UNCONNECTED[2],1'b0,1'b0}),
        .S_AXI_HP1_AWVALID(1'b0),
        .S_AXI_HP1_BID(NLW_inst_S_AXI_HP1_BID_UNCONNECTED[5:0]),
        .S_AXI_HP1_BREADY(1'b0),
        .S_AXI_HP1_BRESP(NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP1_BVALID(NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED),
        .S_AXI_HP1_RACOUNT(NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP1_RCOUNT(NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP1_RDATA(NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP1_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP1_RID(NLW_inst_S_AXI_HP1_RID_UNCONNECTED[5:0]),
        .S_AXI_HP1_RLAST(NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED),
        .S_AXI_HP1_RREADY(1'b0),
        .S_AXI_HP1_RRESP(NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP1_RVALID(NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED),
        .S_AXI_HP1_WACOUNT(NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP1_WCOUNT(NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP1_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WLAST(1'b0),
        .S_AXI_HP1_WREADY(NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED),
        .S_AXI_HP1_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP1_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WVALID(1'b0),
        .S_AXI_HP2_ACLK(1'b0),
        .S_AXI_HP2_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARBURST({1'b0,1'b0}),
        .S_AXI_HP2_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARESETN(NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED),
        .S_AXI_HP2_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP2_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARREADY(NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED),
        .S_AXI_HP2_ARSIZE({NLW_inst_S_AXI_HP2_ARSIZE_UNCONNECTED[2],1'b0,1'b0}),
        .S_AXI_HP2_ARVALID(1'b0),
        .S_AXI_HP2_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWBURST({1'b0,1'b0}),
        .S_AXI_HP2_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP2_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWREADY(NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED),
        .S_AXI_HP2_AWSIZE({NLW_inst_S_AXI_HP2_AWSIZE_UNCONNECTED[2],1'b0,1'b0}),
        .S_AXI_HP2_AWVALID(1'b0),
        .S_AXI_HP2_BID(NLW_inst_S_AXI_HP2_BID_UNCONNECTED[5:0]),
        .S_AXI_HP2_BREADY(1'b0),
        .S_AXI_HP2_BRESP(NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP2_BVALID(NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED),
        .S_AXI_HP2_RACOUNT(NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP2_RCOUNT(NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP2_RDATA(NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP2_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP2_RID(NLW_inst_S_AXI_HP2_RID_UNCONNECTED[5:0]),
        .S_AXI_HP2_RLAST(NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED),
        .S_AXI_HP2_RREADY(1'b0),
        .S_AXI_HP2_RRESP(NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP2_RVALID(NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED),
        .S_AXI_HP2_WACOUNT(NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP2_WCOUNT(NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP2_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WLAST(1'b0),
        .S_AXI_HP2_WREADY(NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED),
        .S_AXI_HP2_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP2_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WVALID(1'b0),
        .S_AXI_HP3_ACLK(1'b0),
        .S_AXI_HP3_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARBURST({1'b0,1'b0}),
        .S_AXI_HP3_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARESETN(NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED),
        .S_AXI_HP3_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP3_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARREADY(NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED),
        .S_AXI_HP3_ARSIZE({NLW_inst_S_AXI_HP3_ARSIZE_UNCONNECTED[2],1'b0,1'b0}),
        .S_AXI_HP3_ARVALID(1'b0),
        .S_AXI_HP3_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWBURST({1'b0,1'b0}),
        .S_AXI_HP3_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP3_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWREADY(NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED),
        .S_AXI_HP3_AWSIZE({NLW_inst_S_AXI_HP3_AWSIZE_UNCONNECTED[2],1'b0,1'b0}),
        .S_AXI_HP3_AWVALID(1'b0),
        .S_AXI_HP3_BID(NLW_inst_S_AXI_HP3_BID_UNCONNECTED[5:0]),
        .S_AXI_HP3_BREADY(1'b0),
        .S_AXI_HP3_BRESP(NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP3_BVALID(NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED),
        .S_AXI_HP3_RACOUNT(NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP3_RCOUNT(NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP3_RDATA(NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP3_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP3_RID(NLW_inst_S_AXI_HP3_RID_UNCONNECTED[5:0]),
        .S_AXI_HP3_RLAST(NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED),
        .S_AXI_HP3_RREADY(1'b0),
        .S_AXI_HP3_RRESP(NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP3_RVALID(NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED),
        .S_AXI_HP3_WACOUNT(NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP3_WCOUNT(NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP3_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WLAST(1'b0),
        .S_AXI_HP3_WREADY(NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED),
        .S_AXI_HP3_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP3_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WVALID(1'b0),
        .TRACE_CLK(1'b0),
        .TRACE_CLK_OUT(NLW_inst_TRACE_CLK_OUT_UNCONNECTED),
        .TRACE_CTL(NLW_inst_TRACE_CTL_UNCONNECTED),
        .TRACE_DATA(NLW_inst_TRACE_DATA_UNCONNECTED[1:0]),
        .TTC0_CLK0_IN(1'b0),
        .TTC0_CLK1_IN(1'b0),
        .TTC0_CLK2_IN(1'b0),
        .TTC0_WAVE0_OUT(NLW_inst_TTC0_WAVE0_OUT_UNCONNECTED),
        .TTC0_WAVE1_OUT(NLW_inst_TTC0_WAVE1_OUT_UNCONNECTED),
        .TTC0_WAVE2_OUT(NLW_inst_TTC0_WAVE2_OUT_UNCONNECTED),
        .TTC1_CLK0_IN(1'b0),
        .TTC1_CLK1_IN(1'b0),
        .TTC1_CLK2_IN(1'b0),
        .TTC1_WAVE0_OUT(NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED),
        .TTC1_WAVE1_OUT(NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED),
        .TTC1_WAVE2_OUT(NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED),
        .UART0_CTSN(1'b0),
        .UART0_DCDN(1'b0),
        .UART0_DSRN(1'b0),
        .UART0_DTRN(NLW_inst_UART0_DTRN_UNCONNECTED),
        .UART0_RIN(1'b0),
        .UART0_RTSN(NLW_inst_UART0_RTSN_UNCONNECTED),
        .UART0_RX(1'b1),
        .UART0_TX(NLW_inst_UART0_TX_UNCONNECTED),
        .UART1_CTSN(1'b0),
        .UART1_DCDN(1'b0),
        .UART1_DSRN(1'b0),
        .UART1_DTRN(NLW_inst_UART1_DTRN_UNCONNECTED),
        .UART1_RIN(1'b0),
        .UART1_RTSN(NLW_inst_UART1_RTSN_UNCONNECTED),
        .UART1_RX(1'b1),
        .UART1_TX(NLW_inst_UART1_TX_UNCONNECTED),
        .USB0_PORT_INDCTL(NLW_inst_USB0_PORT_INDCTL_UNCONNECTED[1:0]),
        .USB0_VBUS_PWRFAULT(1'b0),
        .USB0_VBUS_PWRSELECT(NLW_inst_USB0_VBUS_PWRSELECT_UNCONNECTED),
        .USB1_PORT_INDCTL(NLW_inst_USB1_PORT_INDCTL_UNCONNECTED[1:0]),
        .USB1_VBUS_PWRFAULT(1'b0),
        .USB1_VBUS_PWRSELECT(NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED),
        .WDT_CLK_IN(1'b0),
        .WDT_RST_OUT(NLW_inst_WDT_RST_OUT_UNCONNECTED));
endmodule

(* C_DM_WIDTH = "4" *) (* C_DQS_WIDTH = "4" *) (* C_DQ_WIDTH = "32" *) 
(* C_EMIO_GPIO_WIDTH = "64" *) (* C_EN_EMIO_ENET0 = "0" *) (* C_EN_EMIO_ENET1 = "0" *) 
(* C_EN_EMIO_PJTAG = "0" *) (* C_EN_EMIO_TRACE = "0" *) (* C_FCLK_CLK0_BUF = "TRUE" *) 
(* C_FCLK_CLK1_BUF = "FALSE" *) (* C_FCLK_CLK2_BUF = "FALSE" *) (* C_FCLK_CLK3_BUF = "FALSE" *) 
(* C_GP0_EN_MODIFIABLE_TXN = "1" *) (* C_GP1_EN_MODIFIABLE_TXN = "1" *) (* C_INCLUDE_ACP_TRANS_CHECK = "0" *) 
(* C_INCLUDE_TRACE_BUFFER = "0" *) (* C_IRQ_F2P_MODE = "DIRECT" *) (* C_MIO_PRIMITIVE = "54" *) 
(* C_M_AXI_GP0_ENABLE_STATIC_REMAP = "0" *) (* C_M_AXI_GP0_ID_WIDTH = "12" *) (* C_M_AXI_GP0_THREAD_ID_WIDTH = "12" *) 
(* C_M_AXI_GP1_ENABLE_STATIC_REMAP = "0" *) (* C_M_AXI_GP1_ID_WIDTH = "12" *) (* C_M_AXI_GP1_THREAD_ID_WIDTH = "12" *) 
(* C_NUM_F2P_INTR_INPUTS = "1" *) (* C_PACKAGE_NAME = "clg484" *) (* C_PS7_SI_REV = "PRODUCTION" *) 
(* C_S_AXI_ACP_ARUSER_VAL = "31" *) (* C_S_AXI_ACP_AWUSER_VAL = "31" *) (* C_S_AXI_ACP_ID_WIDTH = "3" *) 
(* C_S_AXI_GP0_ID_WIDTH = "6" *) (* C_S_AXI_GP1_ID_WIDTH = "6" *) (* C_S_AXI_HP0_DATA_WIDTH = "64" *) 
(* C_S_AXI_HP0_ID_WIDTH = "6" *) (* C_S_AXI_HP1_DATA_WIDTH = "64" *) (* C_S_AXI_HP1_ID_WIDTH = "6" *) 
(* C_S_AXI_HP2_DATA_WIDTH = "64" *) (* C_S_AXI_HP2_ID_WIDTH = "6" *) (* C_S_AXI_HP3_DATA_WIDTH = "64" *) 
(* C_S_AXI_HP3_ID_WIDTH = "6" *) (* C_TRACE_BUFFER_CLOCK_DELAY = "12" *) (* C_TRACE_BUFFER_FIFO_SIZE = "128" *) 
(* C_TRACE_INTERNAL_WIDTH = "2" *) (* C_TRACE_PIPELINE_WIDTH = "8" *) (* C_USE_AXI_NONSECURE = "0" *) 
(* C_USE_DEFAULT_ACP_USER_VAL = "0" *) (* C_USE_M_AXI_GP0 = "1" *) (* C_USE_M_AXI_GP1 = "0" *) 
(* C_USE_S_AXI_ACP = "0" *) (* C_USE_S_AXI_GP0 = "0" *) (* C_USE_S_AXI_GP1 = "0" *) 
(* C_USE_S_AXI_HP0 = "1" *) (* C_USE_S_AXI_HP1 = "0" *) (* C_USE_S_AXI_HP2 = "0" *) 
(* C_USE_S_AXI_HP3 = "0" *) (* HW_HANDOFF = "zynq_blk_processing_system7_0_0.hwdef" *) (* ORIG_REF_NAME = "processing_system7_v5_5_processing_system7" *) 
(* POWER = "<PROCESSOR name={system} numA9Cores={2} clockFreq={666.666666} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={32} clockFreq={533.333333} readRate={0.5} writeRate={0.5} /><IO interface={UART} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={100.000000} usageRate={0.5} /><IO interface={GigE} ioStandard={LVCMOS18} bidis={14} ioBank={Vcco_p1} clockFreq={125.000000} usageRate={0.5} /><PLL domain={Processor} vco={1333.333} /><PLL domain={Memory} vco={1066.667} /><PLL domain={IO} vco={1000.000} /><AXI interface={S_AXI_HP0} dataWidth={64} clockFreq={100} usageRate={0.5} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={100} usageRate={0.5} />/>" *) (* USE_TRACE_DATA_EDGE_DETECTOR = "0" *) 
module zynq_blk_processing_system7_0_0_processing_system7_v5_5_processing_system7
   (CAN0_PHY_TX,
    CAN0_PHY_RX,
    CAN1_PHY_TX,
    CAN1_PHY_RX,
    ENET0_GMII_TX_EN,
    ENET0_GMII_TX_ER,
    ENET0_MDIO_MDC,
    ENET0_MDIO_O,
    ENET0_MDIO_T,
    ENET0_PTP_DELAY_REQ_RX,
    ENET0_PTP_DELAY_REQ_TX,
    ENET0_PTP_PDELAY_REQ_RX,
    ENET0_PTP_PDELAY_REQ_TX,
    ENET0_PTP_PDELAY_RESP_RX,
    ENET0_PTP_PDELAY_RESP_TX,
    ENET0_PTP_SYNC_FRAME_RX,
    ENET0_PTP_SYNC_FRAME_TX,
    ENET0_SOF_RX,
    ENET0_SOF_TX,
    ENET0_GMII_TXD,
    ENET0_GMII_COL,
    ENET0_GMII_CRS,
    ENET0_GMII_RX_CLK,
    ENET0_GMII_RX_DV,
    ENET0_GMII_RX_ER,
    ENET0_GMII_TX_CLK,
    ENET0_MDIO_I,
    ENET0_EXT_INTIN,
    ENET0_GMII_RXD,
    ENET1_GMII_TX_EN,
    ENET1_GMII_TX_ER,
    ENET1_MDIO_MDC,
    ENET1_MDIO_O,
    ENET1_MDIO_T,
    ENET1_PTP_DELAY_REQ_RX,
    ENET1_PTP_DELAY_REQ_TX,
    ENET1_PTP_PDELAY_REQ_RX,
    ENET1_PTP_PDELAY_REQ_TX,
    ENET1_PTP_PDELAY_RESP_RX,
    ENET1_PTP_PDELAY_RESP_TX,
    ENET1_PTP_SYNC_FRAME_RX,
    ENET1_PTP_SYNC_FRAME_TX,
    ENET1_SOF_RX,
    ENET1_SOF_TX,
    ENET1_GMII_TXD,
    ENET1_GMII_COL,
    ENET1_GMII_CRS,
    ENET1_GMII_RX_CLK,
    ENET1_GMII_RX_DV,
    ENET1_GMII_RX_ER,
    ENET1_GMII_TX_CLK,
    ENET1_MDIO_I,
    ENET1_EXT_INTIN,
    ENET1_GMII_RXD,
    GPIO_I,
    GPIO_O,
    GPIO_T,
    I2C0_SDA_I,
    I2C0_SDA_O,
    I2C0_SDA_T,
    I2C0_SCL_I,
    I2C0_SCL_O,
    I2C0_SCL_T,
    I2C1_SDA_I,
    I2C1_SDA_O,
    I2C1_SDA_T,
    I2C1_SCL_I,
    I2C1_SCL_O,
    I2C1_SCL_T,
    PJTAG_TCK,
    PJTAG_TMS,
    PJTAG_TDI,
    PJTAG_TDO,
    SDIO0_CLK,
    SDIO0_CLK_FB,
    SDIO0_CMD_O,
    SDIO0_CMD_I,
    SDIO0_CMD_T,
    SDIO0_DATA_I,
    SDIO0_DATA_O,
    SDIO0_DATA_T,
    SDIO0_LED,
    SDIO0_CDN,
    SDIO0_WP,
    SDIO0_BUSPOW,
    SDIO0_BUSVOLT,
    SDIO1_CLK,
    SDIO1_CLK_FB,
    SDIO1_CMD_O,
    SDIO1_CMD_I,
    SDIO1_CMD_T,
    SDIO1_DATA_I,
    SDIO1_DATA_O,
    SDIO1_DATA_T,
    SDIO1_LED,
    SDIO1_CDN,
    SDIO1_WP,
    SDIO1_BUSPOW,
    SDIO1_BUSVOLT,
    SPI0_SCLK_I,
    SPI0_SCLK_O,
    SPI0_SCLK_T,
    SPI0_MOSI_I,
    SPI0_MOSI_O,
    SPI0_MOSI_T,
    SPI0_MISO_I,
    SPI0_MISO_O,
    SPI0_MISO_T,
    SPI0_SS_I,
    SPI0_SS_O,
    SPI0_SS1_O,
    SPI0_SS2_O,
    SPI0_SS_T,
    SPI1_SCLK_I,
    SPI1_SCLK_O,
    SPI1_SCLK_T,
    SPI1_MOSI_I,
    SPI1_MOSI_O,
    SPI1_MOSI_T,
    SPI1_MISO_I,
    SPI1_MISO_O,
    SPI1_MISO_T,
    SPI1_SS_I,
    SPI1_SS_O,
    SPI1_SS1_O,
    SPI1_SS2_O,
    SPI1_SS_T,
    UART0_DTRN,
    UART0_RTSN,
    UART0_TX,
    UART0_CTSN,
    UART0_DCDN,
    UART0_DSRN,
    UART0_RIN,
    UART0_RX,
    UART1_DTRN,
    UART1_RTSN,
    UART1_TX,
    UART1_CTSN,
    UART1_DCDN,
    UART1_DSRN,
    UART1_RIN,
    UART1_RX,
    TTC0_WAVE0_OUT,
    TTC0_WAVE1_OUT,
    TTC0_WAVE2_OUT,
    TTC0_CLK0_IN,
    TTC0_CLK1_IN,
    TTC0_CLK2_IN,
    TTC1_WAVE0_OUT,
    TTC1_WAVE1_OUT,
    TTC1_WAVE2_OUT,
    TTC1_CLK0_IN,
    TTC1_CLK1_IN,
    TTC1_CLK2_IN,
    WDT_CLK_IN,
    WDT_RST_OUT,
    TRACE_CLK,
    TRACE_CTL,
    TRACE_DATA,
    TRACE_CLK_OUT,
    USB0_PORT_INDCTL,
    USB0_VBUS_PWRSELECT,
    USB0_VBUS_PWRFAULT,
    USB1_PORT_INDCTL,
    USB1_VBUS_PWRSELECT,
    USB1_VBUS_PWRFAULT,
    SRAM_INTIN,
    M_AXI_GP0_ARESETN,
    M_AXI_GP0_ARVALID,
    M_AXI_GP0_AWVALID,
    M_AXI_GP0_BREADY,
    M_AXI_GP0_RREADY,
    M_AXI_GP0_WLAST,
    M_AXI_GP0_WVALID,
    M_AXI_GP0_ARID,
    M_AXI_GP0_AWID,
    M_AXI_GP0_WID,
    M_AXI_GP0_ARBURST,
    M_AXI_GP0_ARLOCK,
    M_AXI_GP0_ARSIZE,
    M_AXI_GP0_AWBURST,
    M_AXI_GP0_AWLOCK,
    M_AXI_GP0_AWSIZE,
    M_AXI_GP0_ARPROT,
    M_AXI_GP0_AWPROT,
    M_AXI_GP0_ARADDR,
    M_AXI_GP0_AWADDR,
    M_AXI_GP0_WDATA,
    M_AXI_GP0_ARCACHE,
    M_AXI_GP0_ARLEN,
    M_AXI_GP0_ARQOS,
    M_AXI_GP0_AWCACHE,
    M_AXI_GP0_AWLEN,
    M_AXI_GP0_AWQOS,
    M_AXI_GP0_WSTRB,
    M_AXI_GP0_ACLK,
    M_AXI_GP0_ARREADY,
    M_AXI_GP0_AWREADY,
    M_AXI_GP0_BVALID,
    M_AXI_GP0_RLAST,
    M_AXI_GP0_RVALID,
    M_AXI_GP0_WREADY,
    M_AXI_GP0_BID,
    M_AXI_GP0_RID,
    M_AXI_GP0_BRESP,
    M_AXI_GP0_RRESP,
    M_AXI_GP0_RDATA,
    M_AXI_GP1_ARESETN,
    M_AXI_GP1_ARVALID,
    M_AXI_GP1_AWVALID,
    M_AXI_GP1_BREADY,
    M_AXI_GP1_RREADY,
    M_AXI_GP1_WLAST,
    M_AXI_GP1_WVALID,
    M_AXI_GP1_ARID,
    M_AXI_GP1_AWID,
    M_AXI_GP1_WID,
    M_AXI_GP1_ARBURST,
    M_AXI_GP1_ARLOCK,
    M_AXI_GP1_ARSIZE,
    M_AXI_GP1_AWBURST,
    M_AXI_GP1_AWLOCK,
    M_AXI_GP1_AWSIZE,
    M_AXI_GP1_ARPROT,
    M_AXI_GP1_AWPROT,
    M_AXI_GP1_ARADDR,
    M_AXI_GP1_AWADDR,
    M_AXI_GP1_WDATA,
    M_AXI_GP1_ARCACHE,
    M_AXI_GP1_ARLEN,
    M_AXI_GP1_ARQOS,
    M_AXI_GP1_AWCACHE,
    M_AXI_GP1_AWLEN,
    M_AXI_GP1_AWQOS,
    M_AXI_GP1_WSTRB,
    M_AXI_GP1_ACLK,
    M_AXI_GP1_ARREADY,
    M_AXI_GP1_AWREADY,
    M_AXI_GP1_BVALID,
    M_AXI_GP1_RLAST,
    M_AXI_GP1_RVALID,
    M_AXI_GP1_WREADY,
    M_AXI_GP1_BID,
    M_AXI_GP1_RID,
    M_AXI_GP1_BRESP,
    M_AXI_GP1_RRESP,
    M_AXI_GP1_RDATA,
    S_AXI_GP0_ARESETN,
    S_AXI_GP0_ARREADY,
    S_AXI_GP0_AWREADY,
    S_AXI_GP0_BVALID,
    S_AXI_GP0_RLAST,
    S_AXI_GP0_RVALID,
    S_AXI_GP0_WREADY,
    S_AXI_GP0_BRESP,
    S_AXI_GP0_RRESP,
    S_AXI_GP0_RDATA,
    S_AXI_GP0_BID,
    S_AXI_GP0_RID,
    S_AXI_GP0_ACLK,
    S_AXI_GP0_ARVALID,
    S_AXI_GP0_AWVALID,
    S_AXI_GP0_BREADY,
    S_AXI_GP0_RREADY,
    S_AXI_GP0_WLAST,
    S_AXI_GP0_WVALID,
    S_AXI_GP0_ARBURST,
    S_AXI_GP0_ARLOCK,
    S_AXI_GP0_ARSIZE,
    S_AXI_GP0_AWBURST,
    S_AXI_GP0_AWLOCK,
    S_AXI_GP0_AWSIZE,
    S_AXI_GP0_ARPROT,
    S_AXI_GP0_AWPROT,
    S_AXI_GP0_ARADDR,
    S_AXI_GP0_AWADDR,
    S_AXI_GP0_WDATA,
    S_AXI_GP0_ARCACHE,
    S_AXI_GP0_ARLEN,
    S_AXI_GP0_ARQOS,
    S_AXI_GP0_AWCACHE,
    S_AXI_GP0_AWLEN,
    S_AXI_GP0_AWQOS,
    S_AXI_GP0_WSTRB,
    S_AXI_GP0_ARID,
    S_AXI_GP0_AWID,
    S_AXI_GP0_WID,
    S_AXI_GP1_ARESETN,
    S_AXI_GP1_ARREADY,
    S_AXI_GP1_AWREADY,
    S_AXI_GP1_BVALID,
    S_AXI_GP1_RLAST,
    S_AXI_GP1_RVALID,
    S_AXI_GP1_WREADY,
    S_AXI_GP1_BRESP,
    S_AXI_GP1_RRESP,
    S_AXI_GP1_RDATA,
    S_AXI_GP1_BID,
    S_AXI_GP1_RID,
    S_AXI_GP1_ACLK,
    S_AXI_GP1_ARVALID,
    S_AXI_GP1_AWVALID,
    S_AXI_GP1_BREADY,
    S_AXI_GP1_RREADY,
    S_AXI_GP1_WLAST,
    S_AXI_GP1_WVALID,
    S_AXI_GP1_ARBURST,
    S_AXI_GP1_ARLOCK,
    S_AXI_GP1_ARSIZE,
    S_AXI_GP1_AWBURST,
    S_AXI_GP1_AWLOCK,
    S_AXI_GP1_AWSIZE,
    S_AXI_GP1_ARPROT,
    S_AXI_GP1_AWPROT,
    S_AXI_GP1_ARADDR,
    S_AXI_GP1_AWADDR,
    S_AXI_GP1_WDATA,
    S_AXI_GP1_ARCACHE,
    S_AXI_GP1_ARLEN,
    S_AXI_GP1_ARQOS,
    S_AXI_GP1_AWCACHE,
    S_AXI_GP1_AWLEN,
    S_AXI_GP1_AWQOS,
    S_AXI_GP1_WSTRB,
    S_AXI_GP1_ARID,
    S_AXI_GP1_AWID,
    S_AXI_GP1_WID,
    S_AXI_ACP_ARESETN,
    S_AXI_ACP_ARREADY,
    S_AXI_ACP_AWREADY,
    S_AXI_ACP_BVALID,
    S_AXI_ACP_RLAST,
    S_AXI_ACP_RVALID,
    S_AXI_ACP_WREADY,
    S_AXI_ACP_BRESP,
    S_AXI_ACP_RRESP,
    S_AXI_ACP_BID,
    S_AXI_ACP_RID,
    S_AXI_ACP_RDATA,
    S_AXI_ACP_ACLK,
    S_AXI_ACP_ARVALID,
    S_AXI_ACP_AWVALID,
    S_AXI_ACP_BREADY,
    S_AXI_ACP_RREADY,
    S_AXI_ACP_WLAST,
    S_AXI_ACP_WVALID,
    S_AXI_ACP_ARID,
    S_AXI_ACP_ARPROT,
    S_AXI_ACP_AWID,
    S_AXI_ACP_AWPROT,
    S_AXI_ACP_WID,
    S_AXI_ACP_ARADDR,
    S_AXI_ACP_AWADDR,
    S_AXI_ACP_ARCACHE,
    S_AXI_ACP_ARLEN,
    S_AXI_ACP_ARQOS,
    S_AXI_ACP_AWCACHE,
    S_AXI_ACP_AWLEN,
    S_AXI_ACP_AWQOS,
    S_AXI_ACP_ARBURST,
    S_AXI_ACP_ARLOCK,
    S_AXI_ACP_ARSIZE,
    S_AXI_ACP_AWBURST,
    S_AXI_ACP_AWLOCK,
    S_AXI_ACP_AWSIZE,
    S_AXI_ACP_ARUSER,
    S_AXI_ACP_AWUSER,
    S_AXI_ACP_WDATA,
    S_AXI_ACP_WSTRB,
    S_AXI_HP0_ARESETN,
    S_AXI_HP0_ARREADY,
    S_AXI_HP0_AWREADY,
    S_AXI_HP0_BVALID,
    S_AXI_HP0_RLAST,
    S_AXI_HP0_RVALID,
    S_AXI_HP0_WREADY,
    S_AXI_HP0_BRESP,
    S_AXI_HP0_RRESP,
    S_AXI_HP0_BID,
    S_AXI_HP0_RID,
    S_AXI_HP0_RDATA,
    S_AXI_HP0_RCOUNT,
    S_AXI_HP0_WCOUNT,
    S_AXI_HP0_RACOUNT,
    S_AXI_HP0_WACOUNT,
    S_AXI_HP0_ACLK,
    S_AXI_HP0_ARVALID,
    S_AXI_HP0_AWVALID,
    S_AXI_HP0_BREADY,
    S_AXI_HP0_RDISSUECAP1_EN,
    S_AXI_HP0_RREADY,
    S_AXI_HP0_WLAST,
    S_AXI_HP0_WRISSUECAP1_EN,
    S_AXI_HP0_WVALID,
    S_AXI_HP0_ARBURST,
    S_AXI_HP0_ARLOCK,
    S_AXI_HP0_ARSIZE,
    S_AXI_HP0_AWBURST,
    S_AXI_HP0_AWLOCK,
    S_AXI_HP0_AWSIZE,
    S_AXI_HP0_ARPROT,
    S_AXI_HP0_AWPROT,
    S_AXI_HP0_ARADDR,
    S_AXI_HP0_AWADDR,
    S_AXI_HP0_ARCACHE,
    S_AXI_HP0_ARLEN,
    S_AXI_HP0_ARQOS,
    S_AXI_HP0_AWCACHE,
    S_AXI_HP0_AWLEN,
    S_AXI_HP0_AWQOS,
    S_AXI_HP0_ARID,
    S_AXI_HP0_AWID,
    S_AXI_HP0_WID,
    S_AXI_HP0_WDATA,
    S_AXI_HP0_WSTRB,
    S_AXI_HP1_ARESETN,
    S_AXI_HP1_ARREADY,
    S_AXI_HP1_AWREADY,
    S_AXI_HP1_BVALID,
    S_AXI_HP1_RLAST,
    S_AXI_HP1_RVALID,
    S_AXI_HP1_WREADY,
    S_AXI_HP1_BRESP,
    S_AXI_HP1_RRESP,
    S_AXI_HP1_BID,
    S_AXI_HP1_RID,
    S_AXI_HP1_RDATA,
    S_AXI_HP1_RCOUNT,
    S_AXI_HP1_WCOUNT,
    S_AXI_HP1_RACOUNT,
    S_AXI_HP1_WACOUNT,
    S_AXI_HP1_ACLK,
    S_AXI_HP1_ARVALID,
    S_AXI_HP1_AWVALID,
    S_AXI_HP1_BREADY,
    S_AXI_HP1_RDISSUECAP1_EN,
    S_AXI_HP1_RREADY,
    S_AXI_HP1_WLAST,
    S_AXI_HP1_WRISSUECAP1_EN,
    S_AXI_HP1_WVALID,
    S_AXI_HP1_ARBURST,
    S_AXI_HP1_ARLOCK,
    S_AXI_HP1_ARSIZE,
    S_AXI_HP1_AWBURST,
    S_AXI_HP1_AWLOCK,
    S_AXI_HP1_AWSIZE,
    S_AXI_HP1_ARPROT,
    S_AXI_HP1_AWPROT,
    S_AXI_HP1_ARADDR,
    S_AXI_HP1_AWADDR,
    S_AXI_HP1_ARCACHE,
    S_AXI_HP1_ARLEN,
    S_AXI_HP1_ARQOS,
    S_AXI_HP1_AWCACHE,
    S_AXI_HP1_AWLEN,
    S_AXI_HP1_AWQOS,
    S_AXI_HP1_ARID,
    S_AXI_HP1_AWID,
    S_AXI_HP1_WID,
    S_AXI_HP1_WDATA,
    S_AXI_HP1_WSTRB,
    S_AXI_HP2_ARESETN,
    S_AXI_HP2_ARREADY,
    S_AXI_HP2_AWREADY,
    S_AXI_HP2_BVALID,
    S_AXI_HP2_RLAST,
    S_AXI_HP2_RVALID,
    S_AXI_HP2_WREADY,
    S_AXI_HP2_BRESP,
    S_AXI_HP2_RRESP,
    S_AXI_HP2_BID,
    S_AXI_HP2_RID,
    S_AXI_HP2_RDATA,
    S_AXI_HP2_RCOUNT,
    S_AXI_HP2_WCOUNT,
    S_AXI_HP2_RACOUNT,
    S_AXI_HP2_WACOUNT,
    S_AXI_HP2_ACLK,
    S_AXI_HP2_ARVALID,
    S_AXI_HP2_AWVALID,
    S_AXI_HP2_BREADY,
    S_AXI_HP2_RDISSUECAP1_EN,
    S_AXI_HP2_RREADY,
    S_AXI_HP2_WLAST,
    S_AXI_HP2_WRISSUECAP1_EN,
    S_AXI_HP2_WVALID,
    S_AXI_HP2_ARBURST,
    S_AXI_HP2_ARLOCK,
    S_AXI_HP2_ARSIZE,
    S_AXI_HP2_AWBURST,
    S_AXI_HP2_AWLOCK,
    S_AXI_HP2_AWSIZE,
    S_AXI_HP2_ARPROT,
    S_AXI_HP2_AWPROT,
    S_AXI_HP2_ARADDR,
    S_AXI_HP2_AWADDR,
    S_AXI_HP2_ARCACHE,
    S_AXI_HP2_ARLEN,
    S_AXI_HP2_ARQOS,
    S_AXI_HP2_AWCACHE,
    S_AXI_HP2_AWLEN,
    S_AXI_HP2_AWQOS,
    S_AXI_HP2_ARID,
    S_AXI_HP2_AWID,
    S_AXI_HP2_WID,
    S_AXI_HP2_WDATA,
    S_AXI_HP2_WSTRB,
    S_AXI_HP3_ARESETN,
    S_AXI_HP3_ARREADY,
    S_AXI_HP3_AWREADY,
    S_AXI_HP3_BVALID,
    S_AXI_HP3_RLAST,
    S_AXI_HP3_RVALID,
    S_AXI_HP3_WREADY,
    S_AXI_HP3_BRESP,
    S_AXI_HP3_RRESP,
    S_AXI_HP3_BID,
    S_AXI_HP3_RID,
    S_AXI_HP3_RDATA,
    S_AXI_HP3_RCOUNT,
    S_AXI_HP3_WCOUNT,
    S_AXI_HP3_RACOUNT,
    S_AXI_HP3_WACOUNT,
    S_AXI_HP3_ACLK,
    S_AXI_HP3_ARVALID,
    S_AXI_HP3_AWVALID,
    S_AXI_HP3_BREADY,
    S_AXI_HP3_RDISSUECAP1_EN,
    S_AXI_HP3_RREADY,
    S_AXI_HP3_WLAST,
    S_AXI_HP3_WRISSUECAP1_EN,
    S_AXI_HP3_WVALID,
    S_AXI_HP3_ARBURST,
    S_AXI_HP3_ARLOCK,
    S_AXI_HP3_ARSIZE,
    S_AXI_HP3_AWBURST,
    S_AXI_HP3_AWLOCK,
    S_AXI_HP3_AWSIZE,
    S_AXI_HP3_ARPROT,
    S_AXI_HP3_AWPROT,
    S_AXI_HP3_ARADDR,
    S_AXI_HP3_AWADDR,
    S_AXI_HP3_ARCACHE,
    S_AXI_HP3_ARLEN,
    S_AXI_HP3_ARQOS,
    S_AXI_HP3_AWCACHE,
    S_AXI_HP3_AWLEN,
    S_AXI_HP3_AWQOS,
    S_AXI_HP3_ARID,
    S_AXI_HP3_AWID,
    S_AXI_HP3_WID,
    S_AXI_HP3_WDATA,
    S_AXI_HP3_WSTRB,
    IRQ_P2F_DMAC_ABORT,
    IRQ_P2F_DMAC0,
    IRQ_P2F_DMAC1,
    IRQ_P2F_DMAC2,
    IRQ_P2F_DMAC3,
    IRQ_P2F_DMAC4,
    IRQ_P2F_DMAC5,
    IRQ_P2F_DMAC6,
    IRQ_P2F_DMAC7,
    IRQ_P2F_SMC,
    IRQ_P2F_QSPI,
    IRQ_P2F_CTI,
    IRQ_P2F_GPIO,
    IRQ_P2F_USB0,
    IRQ_P2F_ENET0,
    IRQ_P2F_ENET_WAKE0,
    IRQ_P2F_SDIO0,
    IRQ_P2F_I2C0,
    IRQ_P2F_SPI0,
    IRQ_P2F_UART0,
    IRQ_P2F_CAN0,
    IRQ_P2F_USB1,
    IRQ_P2F_ENET1,
    IRQ_P2F_ENET_WAKE1,
    IRQ_P2F_SDIO1,
    IRQ_P2F_I2C1,
    IRQ_P2F_SPI1,
    IRQ_P2F_UART1,
    IRQ_P2F_CAN1,
    IRQ_F2P,
    Core0_nFIQ,
    Core0_nIRQ,
    Core1_nFIQ,
    Core1_nIRQ,
    DMA0_DATYPE,
    DMA0_DAVALID,
    DMA0_DRREADY,
    DMA0_RSTN,
    DMA1_DATYPE,
    DMA1_DAVALID,
    DMA1_DRREADY,
    DMA1_RSTN,
    DMA2_DATYPE,
    DMA2_DAVALID,
    DMA2_DRREADY,
    DMA2_RSTN,
    DMA3_DATYPE,
    DMA3_DAVALID,
    DMA3_DRREADY,
    DMA3_RSTN,
    DMA0_ACLK,
    DMA0_DAREADY,
    DMA0_DRLAST,
    DMA0_DRVALID,
    DMA1_ACLK,
    DMA1_DAREADY,
    DMA1_DRLAST,
    DMA1_DRVALID,
    DMA2_ACLK,
    DMA2_DAREADY,
    DMA2_DRLAST,
    DMA2_DRVALID,
    DMA3_ACLK,
    DMA3_DAREADY,
    DMA3_DRLAST,
    DMA3_DRVALID,
    DMA0_DRTYPE,
    DMA1_DRTYPE,
    DMA2_DRTYPE,
    DMA3_DRTYPE,
    FCLK_CLK3,
    FCLK_CLK2,
    FCLK_CLK1,
    FCLK_CLK0,
    FCLK_CLKTRIG3_N,
    FCLK_CLKTRIG2_N,
    FCLK_CLKTRIG1_N,
    FCLK_CLKTRIG0_N,
    FCLK_RESET3_N,
    FCLK_RESET2_N,
    FCLK_RESET1_N,
    FCLK_RESET0_N,
    FTMD_TRACEIN_DATA,
    FTMD_TRACEIN_VALID,
    FTMD_TRACEIN_CLK,
    FTMD_TRACEIN_ATID,
    FTMT_F2P_TRIG_0,
    FTMT_F2P_TRIGACK_0,
    FTMT_F2P_TRIG_1,
    FTMT_F2P_TRIGACK_1,
    FTMT_F2P_TRIG_2,
    FTMT_F2P_TRIGACK_2,
    FTMT_F2P_TRIG_3,
    FTMT_F2P_TRIGACK_3,
    FTMT_F2P_DEBUG,
    FTMT_P2F_TRIGACK_0,
    FTMT_P2F_TRIG_0,
    FTMT_P2F_TRIGACK_1,
    FTMT_P2F_TRIG_1,
    FTMT_P2F_TRIGACK_2,
    FTMT_P2F_TRIG_2,
    FTMT_P2F_TRIGACK_3,
    FTMT_P2F_TRIG_3,
    FTMT_P2F_DEBUG,
    FPGA_IDLE_N,
    EVENT_EVENTO,
    EVENT_STANDBYWFE,
    EVENT_STANDBYWFI,
    EVENT_EVENTI,
    DDR_ARB,
    MIO,
    DDR_CAS_n,
    DDR_CKE,
    DDR_Clk_n,
    DDR_Clk,
    DDR_CS_n,
    DDR_DRSTB,
    DDR_ODT,
    DDR_RAS_n,
    DDR_WEB,
    DDR_BankAddr,
    DDR_Addr,
    DDR_VRN,
    DDR_VRP,
    DDR_DM,
    DDR_DQ,
    DDR_DQS_n,
    DDR_DQS,
    PS_SRSTB,
    PS_CLK,
    PS_PORB);
  output CAN0_PHY_TX;
  input CAN0_PHY_RX;
  output CAN1_PHY_TX;
  input CAN1_PHY_RX;
  output ENET0_GMII_TX_EN;
  output ENET0_GMII_TX_ER;
  output ENET0_MDIO_MDC;
  output ENET0_MDIO_O;
  output ENET0_MDIO_T;
  output ENET0_PTP_DELAY_REQ_RX;
  output ENET0_PTP_DELAY_REQ_TX;
  output ENET0_PTP_PDELAY_REQ_RX;
  output ENET0_PTP_PDELAY_REQ_TX;
  output ENET0_PTP_PDELAY_RESP_RX;
  output ENET0_PTP_PDELAY_RESP_TX;
  output ENET0_PTP_SYNC_FRAME_RX;
  output ENET0_PTP_SYNC_FRAME_TX;
  output ENET0_SOF_RX;
  output ENET0_SOF_TX;
  output [7:0]ENET0_GMII_TXD;
  input ENET0_GMII_COL;
  input ENET0_GMII_CRS;
  input ENET0_GMII_RX_CLK;
  input ENET0_GMII_RX_DV;
  input ENET0_GMII_RX_ER;
  input ENET0_GMII_TX_CLK;
  input ENET0_MDIO_I;
  input ENET0_EXT_INTIN;
  input [7:0]ENET0_GMII_RXD;
  output ENET1_GMII_TX_EN;
  output ENET1_GMII_TX_ER;
  output ENET1_MDIO_MDC;
  output ENET1_MDIO_O;
  output ENET1_MDIO_T;
  output ENET1_PTP_DELAY_REQ_RX;
  output ENET1_PTP_DELAY_REQ_TX;
  output ENET1_PTP_PDELAY_REQ_RX;
  output ENET1_PTP_PDELAY_REQ_TX;
  output ENET1_PTP_PDELAY_RESP_RX;
  output ENET1_PTP_PDELAY_RESP_TX;
  output ENET1_PTP_SYNC_FRAME_RX;
  output ENET1_PTP_SYNC_FRAME_TX;
  output ENET1_SOF_RX;
  output ENET1_SOF_TX;
  output [7:0]ENET1_GMII_TXD;
  input ENET1_GMII_COL;
  input ENET1_GMII_CRS;
  input ENET1_GMII_RX_CLK;
  input ENET1_GMII_RX_DV;
  input ENET1_GMII_RX_ER;
  input ENET1_GMII_TX_CLK;
  input ENET1_MDIO_I;
  input ENET1_EXT_INTIN;
  input [7:0]ENET1_GMII_RXD;
  input [63:0]GPIO_I;
  output [63:0]GPIO_O;
  output [63:0]GPIO_T;
  input I2C0_SDA_I;
  output I2C0_SDA_O;
  output I2C0_SDA_T;
  input I2C0_SCL_I;
  output I2C0_SCL_O;
  output I2C0_SCL_T;
  input I2C1_SDA_I;
  output I2C1_SDA_O;
  output I2C1_SDA_T;
  input I2C1_SCL_I;
  output I2C1_SCL_O;
  output I2C1_SCL_T;
  input PJTAG_TCK;
  input PJTAG_TMS;
  input PJTAG_TDI;
  output PJTAG_TDO;
  output SDIO0_CLK;
  input SDIO0_CLK_FB;
  output SDIO0_CMD_O;
  input SDIO0_CMD_I;
  output SDIO0_CMD_T;
  input [3:0]SDIO0_DATA_I;
  output [3:0]SDIO0_DATA_O;
  output [3:0]SDIO0_DATA_T;
  output SDIO0_LED;
  input SDIO0_CDN;
  input SDIO0_WP;
  output SDIO0_BUSPOW;
  output [2:0]SDIO0_BUSVOLT;
  output SDIO1_CLK;
  input SDIO1_CLK_FB;
  output SDIO1_CMD_O;
  input SDIO1_CMD_I;
  output SDIO1_CMD_T;
  input [3:0]SDIO1_DATA_I;
  output [3:0]SDIO1_DATA_O;
  output [3:0]SDIO1_DATA_T;
  output SDIO1_LED;
  input SDIO1_CDN;
  input SDIO1_WP;
  output SDIO1_BUSPOW;
  output [2:0]SDIO1_BUSVOLT;
  input SPI0_SCLK_I;
  output SPI0_SCLK_O;
  output SPI0_SCLK_T;
  input SPI0_MOSI_I;
  output SPI0_MOSI_O;
  output SPI0_MOSI_T;
  input SPI0_MISO_I;
  output SPI0_MISO_O;
  output SPI0_MISO_T;
  input SPI0_SS_I;
  output SPI0_SS_O;
  output SPI0_SS1_O;
  output SPI0_SS2_O;
  output SPI0_SS_T;
  input SPI1_SCLK_I;
  output SPI1_SCLK_O;
  output SPI1_SCLK_T;
  input SPI1_MOSI_I;
  output SPI1_MOSI_O;
  output SPI1_MOSI_T;
  input SPI1_MISO_I;
  output SPI1_MISO_O;
  output SPI1_MISO_T;
  input SPI1_SS_I;
  output SPI1_SS_O;
  output SPI1_SS1_O;
  output SPI1_SS2_O;
  output SPI1_SS_T;
  output UART0_DTRN;
  output UART0_RTSN;
  output UART0_TX;
  input UART0_CTSN;
  input UART0_DCDN;
  input UART0_DSRN;
  input UART0_RIN;
  input UART0_RX;
  output UART1_DTRN;
  output UART1_RTSN;
  output UART1_TX;
  input UART1_CTSN;
  input UART1_DCDN;
  input UART1_DSRN;
  input UART1_RIN;
  input UART1_RX;
  output TTC0_WAVE0_OUT;
  output TTC0_WAVE1_OUT;
  output TTC0_WAVE2_OUT;
  input TTC0_CLK0_IN;
  input TTC0_CLK1_IN;
  input TTC0_CLK2_IN;
  output TTC1_WAVE0_OUT;
  output TTC1_WAVE1_OUT;
  output TTC1_WAVE2_OUT;
  input TTC1_CLK0_IN;
  input TTC1_CLK1_IN;
  input TTC1_CLK2_IN;
  input WDT_CLK_IN;
  output WDT_RST_OUT;
  input TRACE_CLK;
  output TRACE_CTL;
  output [1:0]TRACE_DATA;
  output TRACE_CLK_OUT;
  output [1:0]USB0_PORT_INDCTL;
  output USB0_VBUS_PWRSELECT;
  input USB0_VBUS_PWRFAULT;
  output [1:0]USB1_PORT_INDCTL;
  output USB1_VBUS_PWRSELECT;
  input USB1_VBUS_PWRFAULT;
  input SRAM_INTIN;
  output M_AXI_GP0_ARESETN;
  output M_AXI_GP0_ARVALID;
  output M_AXI_GP0_AWVALID;
  output M_AXI_GP0_BREADY;
  output M_AXI_GP0_RREADY;
  output M_AXI_GP0_WLAST;
  output M_AXI_GP0_WVALID;
  output [11:0]M_AXI_GP0_ARID;
  output [11:0]M_AXI_GP0_AWID;
  output [11:0]M_AXI_GP0_WID;
  output [1:0]M_AXI_GP0_ARBURST;
  output [1:0]M_AXI_GP0_ARLOCK;
  output [2:0]M_AXI_GP0_ARSIZE;
  output [1:0]M_AXI_GP0_AWBURST;
  output [1:0]M_AXI_GP0_AWLOCK;
  output [2:0]M_AXI_GP0_AWSIZE;
  output [2:0]M_AXI_GP0_ARPROT;
  output [2:0]M_AXI_GP0_AWPROT;
  output [31:0]M_AXI_GP0_ARADDR;
  output [31:0]M_AXI_GP0_AWADDR;
  output [31:0]M_AXI_GP0_WDATA;
  output [3:0]M_AXI_GP0_ARCACHE;
  output [3:0]M_AXI_GP0_ARLEN;
  output [3:0]M_AXI_GP0_ARQOS;
  output [3:0]M_AXI_GP0_AWCACHE;
  output [3:0]M_AXI_GP0_AWLEN;
  output [3:0]M_AXI_GP0_AWQOS;
  output [3:0]M_AXI_GP0_WSTRB;
  input M_AXI_GP0_ACLK;
  input M_AXI_GP0_ARREADY;
  input M_AXI_GP0_AWREADY;
  input M_AXI_GP0_BVALID;
  input M_AXI_GP0_RLAST;
  input M_AXI_GP0_RVALID;
  input M_AXI_GP0_WREADY;
  input [11:0]M_AXI_GP0_BID;
  input [11:0]M_AXI_GP0_RID;
  input [1:0]M_AXI_GP0_BRESP;
  input [1:0]M_AXI_GP0_RRESP;
  input [31:0]M_AXI_GP0_RDATA;
  output M_AXI_GP1_ARESETN;
  output M_AXI_GP1_ARVALID;
  output M_AXI_GP1_AWVALID;
  output M_AXI_GP1_BREADY;
  output M_AXI_GP1_RREADY;
  output M_AXI_GP1_WLAST;
  output M_AXI_GP1_WVALID;
  output [11:0]M_AXI_GP1_ARID;
  output [11:0]M_AXI_GP1_AWID;
  output [11:0]M_AXI_GP1_WID;
  output [1:0]M_AXI_GP1_ARBURST;
  output [1:0]M_AXI_GP1_ARLOCK;
  output [2:0]M_AXI_GP1_ARSIZE;
  output [1:0]M_AXI_GP1_AWBURST;
  output [1:0]M_AXI_GP1_AWLOCK;
  output [2:0]M_AXI_GP1_AWSIZE;
  output [2:0]M_AXI_GP1_ARPROT;
  output [2:0]M_AXI_GP1_AWPROT;
  output [31:0]M_AXI_GP1_ARADDR;
  output [31:0]M_AXI_GP1_AWADDR;
  output [31:0]M_AXI_GP1_WDATA;
  output [3:0]M_AXI_GP1_ARCACHE;
  output [3:0]M_AXI_GP1_ARLEN;
  output [3:0]M_AXI_GP1_ARQOS;
  output [3:0]M_AXI_GP1_AWCACHE;
  output [3:0]M_AXI_GP1_AWLEN;
  output [3:0]M_AXI_GP1_AWQOS;
  output [3:0]M_AXI_GP1_WSTRB;
  input M_AXI_GP1_ACLK;
  input M_AXI_GP1_ARREADY;
  input M_AXI_GP1_AWREADY;
  input M_AXI_GP1_BVALID;
  input M_AXI_GP1_RLAST;
  input M_AXI_GP1_RVALID;
  input M_AXI_GP1_WREADY;
  input [11:0]M_AXI_GP1_BID;
  input [11:0]M_AXI_GP1_RID;
  input [1:0]M_AXI_GP1_BRESP;
  input [1:0]M_AXI_GP1_RRESP;
  input [31:0]M_AXI_GP1_RDATA;
  output S_AXI_GP0_ARESETN;
  output S_AXI_GP0_ARREADY;
  output S_AXI_GP0_AWREADY;
  output S_AXI_GP0_BVALID;
  output S_AXI_GP0_RLAST;
  output S_AXI_GP0_RVALID;
  output S_AXI_GP0_WREADY;
  output [1:0]S_AXI_GP0_BRESP;
  output [1:0]S_AXI_GP0_RRESP;
  output [31:0]S_AXI_GP0_RDATA;
  output [5:0]S_AXI_GP0_BID;
  output [5:0]S_AXI_GP0_RID;
  input S_AXI_GP0_ACLK;
  input S_AXI_GP0_ARVALID;
  input S_AXI_GP0_AWVALID;
  input S_AXI_GP0_BREADY;
  input S_AXI_GP0_RREADY;
  input S_AXI_GP0_WLAST;
  input S_AXI_GP0_WVALID;
  input [1:0]S_AXI_GP0_ARBURST;
  input [1:0]S_AXI_GP0_ARLOCK;
  input [2:0]S_AXI_GP0_ARSIZE;
  input [1:0]S_AXI_GP0_AWBURST;
  input [1:0]S_AXI_GP0_AWLOCK;
  input [2:0]S_AXI_GP0_AWSIZE;
  input [2:0]S_AXI_GP0_ARPROT;
  input [2:0]S_AXI_GP0_AWPROT;
  input [31:0]S_AXI_GP0_ARADDR;
  input [31:0]S_AXI_GP0_AWADDR;
  input [31:0]S_AXI_GP0_WDATA;
  input [3:0]S_AXI_GP0_ARCACHE;
  input [3:0]S_AXI_GP0_ARLEN;
  input [3:0]S_AXI_GP0_ARQOS;
  input [3:0]S_AXI_GP0_AWCACHE;
  input [3:0]S_AXI_GP0_AWLEN;
  input [3:0]S_AXI_GP0_AWQOS;
  input [3:0]S_AXI_GP0_WSTRB;
  input [5:0]S_AXI_GP0_ARID;
  input [5:0]S_AXI_GP0_AWID;
  input [5:0]S_AXI_GP0_WID;
  output S_AXI_GP1_ARESETN;
  output S_AXI_GP1_ARREADY;
  output S_AXI_GP1_AWREADY;
  output S_AXI_GP1_BVALID;
  output S_AXI_GP1_RLAST;
  output S_AXI_GP1_RVALID;
  output S_AXI_GP1_WREADY;
  output [1:0]S_AXI_GP1_BRESP;
  output [1:0]S_AXI_GP1_RRESP;
  output [31:0]S_AXI_GP1_RDATA;
  output [5:0]S_AXI_GP1_BID;
  output [5:0]S_AXI_GP1_RID;
  input S_AXI_GP1_ACLK;
  input S_AXI_GP1_ARVALID;
  input S_AXI_GP1_AWVALID;
  input S_AXI_GP1_BREADY;
  input S_AXI_GP1_RREADY;
  input S_AXI_GP1_WLAST;
  input S_AXI_GP1_WVALID;
  input [1:0]S_AXI_GP1_ARBURST;
  input [1:0]S_AXI_GP1_ARLOCK;
  input [2:0]S_AXI_GP1_ARSIZE;
  input [1:0]S_AXI_GP1_AWBURST;
  input [1:0]S_AXI_GP1_AWLOCK;
  input [2:0]S_AXI_GP1_AWSIZE;
  input [2:0]S_AXI_GP1_ARPROT;
  input [2:0]S_AXI_GP1_AWPROT;
  input [31:0]S_AXI_GP1_ARADDR;
  input [31:0]S_AXI_GP1_AWADDR;
  input [31:0]S_AXI_GP1_WDATA;
  input [3:0]S_AXI_GP1_ARCACHE;
  input [3:0]S_AXI_GP1_ARLEN;
  input [3:0]S_AXI_GP1_ARQOS;
  input [3:0]S_AXI_GP1_AWCACHE;
  input [3:0]S_AXI_GP1_AWLEN;
  input [3:0]S_AXI_GP1_AWQOS;
  input [3:0]S_AXI_GP1_WSTRB;
  input [5:0]S_AXI_GP1_ARID;
  input [5:0]S_AXI_GP1_AWID;
  input [5:0]S_AXI_GP1_WID;
  output S_AXI_ACP_ARESETN;
  output S_AXI_ACP_ARREADY;
  output S_AXI_ACP_AWREADY;
  output S_AXI_ACP_BVALID;
  output S_AXI_ACP_RLAST;
  output S_AXI_ACP_RVALID;
  output S_AXI_ACP_WREADY;
  output [1:0]S_AXI_ACP_BRESP;
  output [1:0]S_AXI_ACP_RRESP;
  output [2:0]S_AXI_ACP_BID;
  output [2:0]S_AXI_ACP_RID;
  output [63:0]S_AXI_ACP_RDATA;
  input S_AXI_ACP_ACLK;
  input S_AXI_ACP_ARVALID;
  input S_AXI_ACP_AWVALID;
  input S_AXI_ACP_BREADY;
  input S_AXI_ACP_RREADY;
  input S_AXI_ACP_WLAST;
  input S_AXI_ACP_WVALID;
  input [2:0]S_AXI_ACP_ARID;
  input [2:0]S_AXI_ACP_ARPROT;
  input [2:0]S_AXI_ACP_AWID;
  input [2:0]S_AXI_ACP_AWPROT;
  input [2:0]S_AXI_ACP_WID;
  input [31:0]S_AXI_ACP_ARADDR;
  input [31:0]S_AXI_ACP_AWADDR;
  input [3:0]S_AXI_ACP_ARCACHE;
  input [3:0]S_AXI_ACP_ARLEN;
  input [3:0]S_AXI_ACP_ARQOS;
  input [3:0]S_AXI_ACP_AWCACHE;
  input [3:0]S_AXI_ACP_AWLEN;
  input [3:0]S_AXI_ACP_AWQOS;
  input [1:0]S_AXI_ACP_ARBURST;
  input [1:0]S_AXI_ACP_ARLOCK;
  input [2:0]S_AXI_ACP_ARSIZE;
  input [1:0]S_AXI_ACP_AWBURST;
  input [1:0]S_AXI_ACP_AWLOCK;
  input [2:0]S_AXI_ACP_AWSIZE;
  input [4:0]S_AXI_ACP_ARUSER;
  input [4:0]S_AXI_ACP_AWUSER;
  input [63:0]S_AXI_ACP_WDATA;
  input [7:0]S_AXI_ACP_WSTRB;
  output S_AXI_HP0_ARESETN;
  output S_AXI_HP0_ARREADY;
  output S_AXI_HP0_AWREADY;
  output S_AXI_HP0_BVALID;
  output S_AXI_HP0_RLAST;
  output S_AXI_HP0_RVALID;
  output S_AXI_HP0_WREADY;
  output [1:0]S_AXI_HP0_BRESP;
  output [1:0]S_AXI_HP0_RRESP;
  output [5:0]S_AXI_HP0_BID;
  output [5:0]S_AXI_HP0_RID;
  output [63:0]S_AXI_HP0_RDATA;
  output [7:0]S_AXI_HP0_RCOUNT;
  output [7:0]S_AXI_HP0_WCOUNT;
  output [2:0]S_AXI_HP0_RACOUNT;
  output [5:0]S_AXI_HP0_WACOUNT;
  input S_AXI_HP0_ACLK;
  input S_AXI_HP0_ARVALID;
  input S_AXI_HP0_AWVALID;
  input S_AXI_HP0_BREADY;
  input S_AXI_HP0_RDISSUECAP1_EN;
  input S_AXI_HP0_RREADY;
  input S_AXI_HP0_WLAST;
  input S_AXI_HP0_WRISSUECAP1_EN;
  input S_AXI_HP0_WVALID;
  input [1:0]S_AXI_HP0_ARBURST;
  input [1:0]S_AXI_HP0_ARLOCK;
  input [2:0]S_AXI_HP0_ARSIZE;
  input [1:0]S_AXI_HP0_AWBURST;
  input [1:0]S_AXI_HP0_AWLOCK;
  input [2:0]S_AXI_HP0_AWSIZE;
  input [2:0]S_AXI_HP0_ARPROT;
  input [2:0]S_AXI_HP0_AWPROT;
  input [31:0]S_AXI_HP0_ARADDR;
  input [31:0]S_AXI_HP0_AWADDR;
  input [3:0]S_AXI_HP0_ARCACHE;
  input [3:0]S_AXI_HP0_ARLEN;
  input [3:0]S_AXI_HP0_ARQOS;
  input [3:0]S_AXI_HP0_AWCACHE;
  input [3:0]S_AXI_HP0_AWLEN;
  input [3:0]S_AXI_HP0_AWQOS;
  input [5:0]S_AXI_HP0_ARID;
  input [5:0]S_AXI_HP0_AWID;
  input [5:0]S_AXI_HP0_WID;
  input [63:0]S_AXI_HP0_WDATA;
  input [7:0]S_AXI_HP0_WSTRB;
  output S_AXI_HP1_ARESETN;
  output S_AXI_HP1_ARREADY;
  output S_AXI_HP1_AWREADY;
  output S_AXI_HP1_BVALID;
  output S_AXI_HP1_RLAST;
  output S_AXI_HP1_RVALID;
  output S_AXI_HP1_WREADY;
  output [1:0]S_AXI_HP1_BRESP;
  output [1:0]S_AXI_HP1_RRESP;
  output [5:0]S_AXI_HP1_BID;
  output [5:0]S_AXI_HP1_RID;
  output [63:0]S_AXI_HP1_RDATA;
  output [7:0]S_AXI_HP1_RCOUNT;
  output [7:0]S_AXI_HP1_WCOUNT;
  output [2:0]S_AXI_HP1_RACOUNT;
  output [5:0]S_AXI_HP1_WACOUNT;
  input S_AXI_HP1_ACLK;
  input S_AXI_HP1_ARVALID;
  input S_AXI_HP1_AWVALID;
  input S_AXI_HP1_BREADY;
  input S_AXI_HP1_RDISSUECAP1_EN;
  input S_AXI_HP1_RREADY;
  input S_AXI_HP1_WLAST;
  input S_AXI_HP1_WRISSUECAP1_EN;
  input S_AXI_HP1_WVALID;
  input [1:0]S_AXI_HP1_ARBURST;
  input [1:0]S_AXI_HP1_ARLOCK;
  input [2:0]S_AXI_HP1_ARSIZE;
  input [1:0]S_AXI_HP1_AWBURST;
  input [1:0]S_AXI_HP1_AWLOCK;
  input [2:0]S_AXI_HP1_AWSIZE;
  input [2:0]S_AXI_HP1_ARPROT;
  input [2:0]S_AXI_HP1_AWPROT;
  input [31:0]S_AXI_HP1_ARADDR;
  input [31:0]S_AXI_HP1_AWADDR;
  input [3:0]S_AXI_HP1_ARCACHE;
  input [3:0]S_AXI_HP1_ARLEN;
  input [3:0]S_AXI_HP1_ARQOS;
  input [3:0]S_AXI_HP1_AWCACHE;
  input [3:0]S_AXI_HP1_AWLEN;
  input [3:0]S_AXI_HP1_AWQOS;
  input [5:0]S_AXI_HP1_ARID;
  input [5:0]S_AXI_HP1_AWID;
  input [5:0]S_AXI_HP1_WID;
  input [63:0]S_AXI_HP1_WDATA;
  input [7:0]S_AXI_HP1_WSTRB;
  output S_AXI_HP2_ARESETN;
  output S_AXI_HP2_ARREADY;
  output S_AXI_HP2_AWREADY;
  output S_AXI_HP2_BVALID;
  output S_AXI_HP2_RLAST;
  output S_AXI_HP2_RVALID;
  output S_AXI_HP2_WREADY;
  output [1:0]S_AXI_HP2_BRESP;
  output [1:0]S_AXI_HP2_RRESP;
  output [5:0]S_AXI_HP2_BID;
  output [5:0]S_AXI_HP2_RID;
  output [63:0]S_AXI_HP2_RDATA;
  output [7:0]S_AXI_HP2_RCOUNT;
  output [7:0]S_AXI_HP2_WCOUNT;
  output [2:0]S_AXI_HP2_RACOUNT;
  output [5:0]S_AXI_HP2_WACOUNT;
  input S_AXI_HP2_ACLK;
  input S_AXI_HP2_ARVALID;
  input S_AXI_HP2_AWVALID;
  input S_AXI_HP2_BREADY;
  input S_AXI_HP2_RDISSUECAP1_EN;
  input S_AXI_HP2_RREADY;
  input S_AXI_HP2_WLAST;
  input S_AXI_HP2_WRISSUECAP1_EN;
  input S_AXI_HP2_WVALID;
  input [1:0]S_AXI_HP2_ARBURST;
  input [1:0]S_AXI_HP2_ARLOCK;
  input [2:0]S_AXI_HP2_ARSIZE;
  input [1:0]S_AXI_HP2_AWBURST;
  input [1:0]S_AXI_HP2_AWLOCK;
  input [2:0]S_AXI_HP2_AWSIZE;
  input [2:0]S_AXI_HP2_ARPROT;
  input [2:0]S_AXI_HP2_AWPROT;
  input [31:0]S_AXI_HP2_ARADDR;
  input [31:0]S_AXI_HP2_AWADDR;
  input [3:0]S_AXI_HP2_ARCACHE;
  input [3:0]S_AXI_HP2_ARLEN;
  input [3:0]S_AXI_HP2_ARQOS;
  input [3:0]S_AXI_HP2_AWCACHE;
  input [3:0]S_AXI_HP2_AWLEN;
  input [3:0]S_AXI_HP2_AWQOS;
  input [5:0]S_AXI_HP2_ARID;
  input [5:0]S_AXI_HP2_AWID;
  input [5:0]S_AXI_HP2_WID;
  input [63:0]S_AXI_HP2_WDATA;
  input [7:0]S_AXI_HP2_WSTRB;
  output S_AXI_HP3_ARESETN;
  output S_AXI_HP3_ARREADY;
  output S_AXI_HP3_AWREADY;
  output S_AXI_HP3_BVALID;
  output S_AXI_HP3_RLAST;
  output S_AXI_HP3_RVALID;
  output S_AXI_HP3_WREADY;
  output [1:0]S_AXI_HP3_BRESP;
  output [1:0]S_AXI_HP3_RRESP;
  output [5:0]S_AXI_HP3_BID;
  output [5:0]S_AXI_HP3_RID;
  output [63:0]S_AXI_HP3_RDATA;
  output [7:0]S_AXI_HP3_RCOUNT;
  output [7:0]S_AXI_HP3_WCOUNT;
  output [2:0]S_AXI_HP3_RACOUNT;
  output [5:0]S_AXI_HP3_WACOUNT;
  input S_AXI_HP3_ACLK;
  input S_AXI_HP3_ARVALID;
  input S_AXI_HP3_AWVALID;
  input S_AXI_HP3_BREADY;
  input S_AXI_HP3_RDISSUECAP1_EN;
  input S_AXI_HP3_RREADY;
  input S_AXI_HP3_WLAST;
  input S_AXI_HP3_WRISSUECAP1_EN;
  input S_AXI_HP3_WVALID;
  input [1:0]S_AXI_HP3_ARBURST;
  input [1:0]S_AXI_HP3_ARLOCK;
  input [2:0]S_AXI_HP3_ARSIZE;
  input [1:0]S_AXI_HP3_AWBURST;
  input [1:0]S_AXI_HP3_AWLOCK;
  input [2:0]S_AXI_HP3_AWSIZE;
  input [2:0]S_AXI_HP3_ARPROT;
  input [2:0]S_AXI_HP3_AWPROT;
  input [31:0]S_AXI_HP3_ARADDR;
  input [31:0]S_AXI_HP3_AWADDR;
  input [3:0]S_AXI_HP3_ARCACHE;
  input [3:0]S_AXI_HP3_ARLEN;
  input [3:0]S_AXI_HP3_ARQOS;
  input [3:0]S_AXI_HP3_AWCACHE;
  input [3:0]S_AXI_HP3_AWLEN;
  input [3:0]S_AXI_HP3_AWQOS;
  input [5:0]S_AXI_HP3_ARID;
  input [5:0]S_AXI_HP3_AWID;
  input [5:0]S_AXI_HP3_WID;
  input [63:0]S_AXI_HP3_WDATA;
  input [7:0]S_AXI_HP3_WSTRB;
  output IRQ_P2F_DMAC_ABORT;
  output IRQ_P2F_DMAC0;
  output IRQ_P2F_DMAC1;
  output IRQ_P2F_DMAC2;
  output IRQ_P2F_DMAC3;
  output IRQ_P2F_DMAC4;
  output IRQ_P2F_DMAC5;
  output IRQ_P2F_DMAC6;
  output IRQ_P2F_DMAC7;
  output IRQ_P2F_SMC;
  output IRQ_P2F_QSPI;
  output IRQ_P2F_CTI;
  output IRQ_P2F_GPIO;
  output IRQ_P2F_USB0;
  output IRQ_P2F_ENET0;
  output IRQ_P2F_ENET_WAKE0;
  output IRQ_P2F_SDIO0;
  output IRQ_P2F_I2C0;
  output IRQ_P2F_SPI0;
  output IRQ_P2F_UART0;
  output IRQ_P2F_CAN0;
  output IRQ_P2F_USB1;
  output IRQ_P2F_ENET1;
  output IRQ_P2F_ENET_WAKE1;
  output IRQ_P2F_SDIO1;
  output IRQ_P2F_I2C1;
  output IRQ_P2F_SPI1;
  output IRQ_P2F_UART1;
  output IRQ_P2F_CAN1;
  input [0:0]IRQ_F2P;
  input Core0_nFIQ;
  input Core0_nIRQ;
  input Core1_nFIQ;
  input Core1_nIRQ;
  output [1:0]DMA0_DATYPE;
  output DMA0_DAVALID;
  output DMA0_DRREADY;
  output DMA0_RSTN;
  output [1:0]DMA1_DATYPE;
  output DMA1_DAVALID;
  output DMA1_DRREADY;
  output DMA1_RSTN;
  output [1:0]DMA2_DATYPE;
  output DMA2_DAVALID;
  output DMA2_DRREADY;
  output DMA2_RSTN;
  output [1:0]DMA3_DATYPE;
  output DMA3_DAVALID;
  output DMA3_DRREADY;
  output DMA3_RSTN;
  input DMA0_ACLK;
  input DMA0_DAREADY;
  input DMA0_DRLAST;
  input DMA0_DRVALID;
  input DMA1_ACLK;
  input DMA1_DAREADY;
  input DMA1_DRLAST;
  input DMA1_DRVALID;
  input DMA2_ACLK;
  input DMA2_DAREADY;
  input DMA2_DRLAST;
  input DMA2_DRVALID;
  input DMA3_ACLK;
  input DMA3_DAREADY;
  input DMA3_DRLAST;
  input DMA3_DRVALID;
  input [1:0]DMA0_DRTYPE;
  input [1:0]DMA1_DRTYPE;
  input [1:0]DMA2_DRTYPE;
  input [1:0]DMA3_DRTYPE;
  output FCLK_CLK3;
  output FCLK_CLK2;
  output FCLK_CLK1;
  output FCLK_CLK0;
  input FCLK_CLKTRIG3_N;
  input FCLK_CLKTRIG2_N;
  input FCLK_CLKTRIG1_N;
  input FCLK_CLKTRIG0_N;
  output FCLK_RESET3_N;
  output FCLK_RESET2_N;
  output FCLK_RESET1_N;
  output FCLK_RESET0_N;
  input [31:0]FTMD_TRACEIN_DATA;
  input FTMD_TRACEIN_VALID;
  input FTMD_TRACEIN_CLK;
  input [3:0]FTMD_TRACEIN_ATID;
  input FTMT_F2P_TRIG_0;
  output FTMT_F2P_TRIGACK_0;
  input FTMT_F2P_TRIG_1;
  output FTMT_F2P_TRIGACK_1;
  input FTMT_F2P_TRIG_2;
  output FTMT_F2P_TRIGACK_2;
  input FTMT_F2P_TRIG_3;
  output FTMT_F2P_TRIGACK_3;
  input [31:0]FTMT_F2P_DEBUG;
  input FTMT_P2F_TRIGACK_0;
  output FTMT_P2F_TRIG_0;
  input FTMT_P2F_TRIGACK_1;
  output FTMT_P2F_TRIG_1;
  input FTMT_P2F_TRIGACK_2;
  output FTMT_P2F_TRIG_2;
  input FTMT_P2F_TRIGACK_3;
  output FTMT_P2F_TRIG_3;
  output [31:0]FTMT_P2F_DEBUG;
  input FPGA_IDLE_N;
  output EVENT_EVENTO;
  output [1:0]EVENT_STANDBYWFE;
  output [1:0]EVENT_STANDBYWFI;
  input EVENT_EVENTI;
  input [3:0]DDR_ARB;
  inout [53:0]MIO;
  inout DDR_CAS_n;
  inout DDR_CKE;
  inout DDR_Clk_n;
  inout DDR_Clk;
  inout DDR_CS_n;
  inout DDR_DRSTB;
  inout DDR_ODT;
  inout DDR_RAS_n;
  inout DDR_WEB;
  inout [2:0]DDR_BankAddr;
  inout [14:0]DDR_Addr;
  inout DDR_VRN;
  inout DDR_VRP;
  inout [3:0]DDR_DM;
  inout [31:0]DDR_DQ;
  inout [3:0]DDR_DQS_n;
  inout [3:0]DDR_DQS;
  inout PS_SRSTB;
  inout PS_CLK;
  inout PS_PORB;

  wire CAN0_PHY_RX;
  wire CAN1_PHY_RX;
  wire Core0_nFIQ;
  wire Core0_nIRQ;
  wire Core1_nFIQ;
  wire Core1_nIRQ;
  wire [3:0]DDR_ARB;
  wire [14:0]DDR_Addr;
  wire [2:0]DDR_BankAddr;
  wire DDR_CAS_n;
  wire DDR_CKE;
  wire DDR_CS_n;
  wire DDR_Clk;
  wire DDR_Clk_n;
  wire [3:0]DDR_DM;
  wire [31:0]DDR_DQ;
  wire [3:0]DDR_DQS;
  wire [3:0]DDR_DQS_n;
  wire DDR_DRSTB;
  wire DDR_ODT;
  wire DDR_RAS_n;
  wire DDR_VRN;
  wire DDR_VRP;
  wire DDR_WEB;
  wire DMA0_ACLK;
  wire DMA0_DAREADY;
  wire DMA0_DRLAST;
  wire [1:0]DMA0_DRTYPE;
  wire DMA0_DRVALID;
  wire DMA1_ACLK;
  wire DMA1_DAREADY;
  wire DMA1_DRLAST;
  wire [1:0]DMA1_DRTYPE;
  wire DMA1_DRVALID;
  wire DMA2_ACLK;
  wire DMA2_DAREADY;
  wire DMA2_DRLAST;
  wire [1:0]DMA2_DRTYPE;
  wire DMA2_DRVALID;
  wire DMA3_ACLK;
  wire DMA3_DAREADY;
  wire DMA3_DRLAST;
  wire [1:0]DMA3_DRTYPE;
  wire DMA3_DRVALID;
  wire ENET0_EXT_INTIN;
  wire ENET0_GMII_RX_CLK;
  wire ENET0_GMII_TX_CLK;
  wire ENET0_MDIO_I;
  wire ENET1_EXT_INTIN;
  wire ENET1_GMII_RX_CLK;
  wire ENET1_GMII_TX_CLK;
  wire ENET1_MDIO_I;
  wire EVENT_EVENTI;
  wire FCLK_CLK0;
  wire [0:0]FCLK_CLK_unbuffered;
  wire FCLK_RESET0_N;
  wire FPGA_IDLE_N;
  wire FTMD_TRACEIN_CLK;
  wire [31:0]FTMT_F2P_DEBUG;
  wire FTMT_F2P_TRIG_0;
  wire FTMT_F2P_TRIG_1;
  wire FTMT_F2P_TRIG_2;
  wire FTMT_F2P_TRIG_3;
  wire FTMT_P2F_TRIGACK_0;
  wire FTMT_P2F_TRIGACK_1;
  wire FTMT_P2F_TRIGACK_2;
  wire FTMT_P2F_TRIGACK_3;
  wire [63:0]GPIO_I;
  wire I2C0_SCL_I;
  wire I2C0_SDA_I;
  wire I2C1_SCL_I;
  wire I2C1_SDA_I;
  wire [0:0]IRQ_F2P;
  wire [53:0]MIO;
  wire M_AXI_GP0_ACLK;
  wire [31:0]M_AXI_GP0_ARADDR;
  wire [1:0]M_AXI_GP0_ARBURST;
  wire [11:0]M_AXI_GP0_ARID;
  wire [3:0]M_AXI_GP0_ARLEN;
  wire M_AXI_GP0_ARREADY;
  wire [2:0]M_AXI_GP0_ARSIZE;
  wire M_AXI_GP0_ARVALID;
  wire [31:0]M_AXI_GP0_AWADDR;
  wire [1:0]M_AXI_GP0_AWBURST;
  wire [11:0]M_AXI_GP0_AWID;
  wire [3:0]M_AXI_GP0_AWLEN;
  wire M_AXI_GP0_AWREADY;
  wire [2:0]M_AXI_GP0_AWSIZE;
  wire M_AXI_GP0_AWVALID;
  wire [11:0]M_AXI_GP0_BID;
  wire M_AXI_GP0_BREADY;
  wire [1:0]M_AXI_GP0_BRESP;
  wire M_AXI_GP0_BVALID;
  wire [31:0]M_AXI_GP0_RDATA;
  wire [11:0]M_AXI_GP0_RID;
  wire M_AXI_GP0_RLAST;
  wire M_AXI_GP0_RREADY;
  wire [1:0]M_AXI_GP0_RRESP;
  wire M_AXI_GP0_RVALID;
  wire [31:0]M_AXI_GP0_WDATA;
  wire M_AXI_GP0_WREADY;
  wire [3:0]M_AXI_GP0_WSTRB;
  wire M_AXI_GP0_WVALID;
  wire M_AXI_GP1_ACLK;
  wire M_AXI_GP1_ARREADY;
  wire M_AXI_GP1_AWREADY;
  wire [11:0]M_AXI_GP1_BID;
  wire [1:0]M_AXI_GP1_BRESP;
  wire M_AXI_GP1_BVALID;
  wire [31:0]M_AXI_GP1_RDATA;
  wire [11:0]M_AXI_GP1_RID;
  wire M_AXI_GP1_RLAST;
  wire [1:0]M_AXI_GP1_RRESP;
  wire M_AXI_GP1_RVALID;
  wire M_AXI_GP1_WREADY;
  wire PJTAG_TCK;
  wire PJTAG_TDI;
  wire PJTAG_TMS;
  wire PS_CLK;
  wire PS_PORB;
  wire PS_SRSTB;
  wire SDIO0_CDN;
  wire SDIO0_CLK_FB;
  wire SDIO0_CMD_I;
  wire [3:0]SDIO0_DATA_I;
  wire SDIO0_WP;
  wire SDIO1_CDN;
  wire SDIO1_CLK_FB;
  wire SDIO1_CMD_I;
  wire [3:0]SDIO1_DATA_I;
  wire SDIO1_WP;
  wire SPI0_MISO_I;
  wire SPI0_MOSI_I;
  wire SPI0_SCLK_I;
  wire SPI0_SS_I;
  wire SPI1_MISO_I;
  wire SPI1_MOSI_I;
  wire SPI1_SCLK_I;
  wire SPI1_SS_I;
  wire SRAM_INTIN;
  wire S_AXI_ACP_ACLK;
  wire [31:0]S_AXI_ACP_ARADDR;
  wire [1:0]S_AXI_ACP_ARBURST;
  wire [3:0]S_AXI_ACP_ARCACHE;
  wire [2:0]S_AXI_ACP_ARID;
  wire [3:0]S_AXI_ACP_ARLEN;
  wire [1:0]S_AXI_ACP_ARLOCK;
  wire [2:0]S_AXI_ACP_ARPROT;
  wire [3:0]S_AXI_ACP_ARQOS;
  wire [2:0]S_AXI_ACP_ARSIZE;
  wire [4:0]S_AXI_ACP_ARUSER;
  wire S_AXI_ACP_ARVALID;
  wire [31:0]S_AXI_ACP_AWADDR;
  wire [1:0]S_AXI_ACP_AWBURST;
  wire [3:0]S_AXI_ACP_AWCACHE;
  wire [2:0]S_AXI_ACP_AWID;
  wire [3:0]S_AXI_ACP_AWLEN;
  wire [1:0]S_AXI_ACP_AWLOCK;
  wire [2:0]S_AXI_ACP_AWPROT;
  wire [3:0]S_AXI_ACP_AWQOS;
  wire [2:0]S_AXI_ACP_AWSIZE;
  wire [4:0]S_AXI_ACP_AWUSER;
  wire S_AXI_ACP_AWVALID;
  wire S_AXI_ACP_BREADY;
  wire S_AXI_ACP_RREADY;
  wire [63:0]S_AXI_ACP_WDATA;
  wire [2:0]S_AXI_ACP_WID;
  wire S_AXI_ACP_WLAST;
  wire [7:0]S_AXI_ACP_WSTRB;
  wire S_AXI_ACP_WVALID;
  wire S_AXI_GP0_ACLK;
  wire [31:0]S_AXI_GP0_ARADDR;
  wire [1:0]S_AXI_GP0_ARBURST;
  wire [3:0]S_AXI_GP0_ARCACHE;
  wire [5:0]S_AXI_GP0_ARID;
  wire [3:0]S_AXI_GP0_ARLEN;
  wire [1:0]S_AXI_GP0_ARLOCK;
  wire [2:0]S_AXI_GP0_ARPROT;
  wire [3:0]S_AXI_GP0_ARQOS;
  wire [2:0]S_AXI_GP0_ARSIZE;
  wire S_AXI_GP0_ARVALID;
  wire [31:0]S_AXI_GP0_AWADDR;
  wire [1:0]S_AXI_GP0_AWBURST;
  wire [3:0]S_AXI_GP0_AWCACHE;
  wire [5:0]S_AXI_GP0_AWID;
  wire [3:0]S_AXI_GP0_AWLEN;
  wire [1:0]S_AXI_GP0_AWLOCK;
  wire [2:0]S_AXI_GP0_AWPROT;
  wire [3:0]S_AXI_GP0_AWQOS;
  wire [2:0]S_AXI_GP0_AWSIZE;
  wire S_AXI_GP0_AWVALID;
  wire S_AXI_GP0_BREADY;
  wire S_AXI_GP0_RREADY;
  wire [31:0]S_AXI_GP0_WDATA;
  wire [5:0]S_AXI_GP0_WID;
  wire S_AXI_GP0_WLAST;
  wire [3:0]S_AXI_GP0_WSTRB;
  wire S_AXI_GP0_WVALID;
  wire S_AXI_GP1_ACLK;
  wire [31:0]S_AXI_GP1_ARADDR;
  wire [1:0]S_AXI_GP1_ARBURST;
  wire [3:0]S_AXI_GP1_ARCACHE;
  wire [5:0]S_AXI_GP1_ARID;
  wire [3:0]S_AXI_GP1_ARLEN;
  wire [1:0]S_AXI_GP1_ARLOCK;
  wire [2:0]S_AXI_GP1_ARPROT;
  wire [3:0]S_AXI_GP1_ARQOS;
  wire [2:0]S_AXI_GP1_ARSIZE;
  wire S_AXI_GP1_ARVALID;
  wire [31:0]S_AXI_GP1_AWADDR;
  wire [1:0]S_AXI_GP1_AWBURST;
  wire [3:0]S_AXI_GP1_AWCACHE;
  wire [5:0]S_AXI_GP1_AWID;
  wire [3:0]S_AXI_GP1_AWLEN;
  wire [1:0]S_AXI_GP1_AWLOCK;
  wire [2:0]S_AXI_GP1_AWPROT;
  wire [3:0]S_AXI_GP1_AWQOS;
  wire [2:0]S_AXI_GP1_AWSIZE;
  wire S_AXI_GP1_AWVALID;
  wire S_AXI_GP1_BREADY;
  wire S_AXI_GP1_RREADY;
  wire [31:0]S_AXI_GP1_WDATA;
  wire [5:0]S_AXI_GP1_WID;
  wire S_AXI_GP1_WLAST;
  wire [3:0]S_AXI_GP1_WSTRB;
  wire S_AXI_GP1_WVALID;
  wire S_AXI_HP0_ACLK;
  wire [31:0]S_AXI_HP0_ARADDR;
  wire [1:0]S_AXI_HP0_ARBURST;
  wire [3:0]S_AXI_HP0_ARCACHE;
  wire [5:0]S_AXI_HP0_ARID;
  wire [3:0]S_AXI_HP0_ARLEN;
  wire [1:0]S_AXI_HP0_ARLOCK;
  wire [2:0]S_AXI_HP0_ARPROT;
  wire [3:0]S_AXI_HP0_ARQOS;
  wire [2:0]S_AXI_HP0_ARSIZE;
  wire S_AXI_HP0_ARVALID;
  wire [31:0]S_AXI_HP0_AWADDR;
  wire [1:0]S_AXI_HP0_AWBURST;
  wire [3:0]S_AXI_HP0_AWCACHE;
  wire [5:0]S_AXI_HP0_AWID;
  wire [3:0]S_AXI_HP0_AWLEN;
  wire [1:0]S_AXI_HP0_AWLOCK;
  wire [2:0]S_AXI_HP0_AWPROT;
  wire [3:0]S_AXI_HP0_AWQOS;
  wire S_AXI_HP0_AWREADY;
  wire [2:0]S_AXI_HP0_AWSIZE;
  wire S_AXI_HP0_AWVALID;
  wire S_AXI_HP0_BREADY;
  wire [1:0]S_AXI_HP0_BRESP;
  wire S_AXI_HP0_BVALID;
  wire S_AXI_HP0_RDISSUECAP1_EN;
  wire S_AXI_HP0_RREADY;
  wire [63:0]S_AXI_HP0_WDATA;
  wire [5:0]S_AXI_HP0_WID;
  wire S_AXI_HP0_WLAST;
  wire S_AXI_HP0_WREADY;
  wire S_AXI_HP0_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP0_WSTRB;
  wire S_AXI_HP0_WVALID;
  wire S_AXI_HP1_ACLK;
  wire [31:0]S_AXI_HP1_ARADDR;
  wire [1:0]S_AXI_HP1_ARBURST;
  wire [3:0]S_AXI_HP1_ARCACHE;
  wire [5:0]S_AXI_HP1_ARID;
  wire [3:0]S_AXI_HP1_ARLEN;
  wire [1:0]S_AXI_HP1_ARLOCK;
  wire [2:0]S_AXI_HP1_ARPROT;
  wire [3:0]S_AXI_HP1_ARQOS;
  wire [2:0]S_AXI_HP1_ARSIZE;
  wire S_AXI_HP1_ARVALID;
  wire [31:0]S_AXI_HP1_AWADDR;
  wire [1:0]S_AXI_HP1_AWBURST;
  wire [3:0]S_AXI_HP1_AWCACHE;
  wire [5:0]S_AXI_HP1_AWID;
  wire [3:0]S_AXI_HP1_AWLEN;
  wire [1:0]S_AXI_HP1_AWLOCK;
  wire [2:0]S_AXI_HP1_AWPROT;
  wire [3:0]S_AXI_HP1_AWQOS;
  wire [2:0]S_AXI_HP1_AWSIZE;
  wire S_AXI_HP1_AWVALID;
  wire S_AXI_HP1_BREADY;
  wire S_AXI_HP1_RDISSUECAP1_EN;
  wire S_AXI_HP1_RREADY;
  wire [63:0]S_AXI_HP1_WDATA;
  wire [5:0]S_AXI_HP1_WID;
  wire S_AXI_HP1_WLAST;
  wire S_AXI_HP1_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP1_WSTRB;
  wire S_AXI_HP1_WVALID;
  wire S_AXI_HP2_ACLK;
  wire [31:0]S_AXI_HP2_ARADDR;
  wire [1:0]S_AXI_HP2_ARBURST;
  wire [3:0]S_AXI_HP2_ARCACHE;
  wire [5:0]S_AXI_HP2_ARID;
  wire [3:0]S_AXI_HP2_ARLEN;
  wire [1:0]S_AXI_HP2_ARLOCK;
  wire [2:0]S_AXI_HP2_ARPROT;
  wire [3:0]S_AXI_HP2_ARQOS;
  wire [2:0]S_AXI_HP2_ARSIZE;
  wire S_AXI_HP2_ARVALID;
  wire [31:0]S_AXI_HP2_AWADDR;
  wire [1:0]S_AXI_HP2_AWBURST;
  wire [3:0]S_AXI_HP2_AWCACHE;
  wire [5:0]S_AXI_HP2_AWID;
  wire [3:0]S_AXI_HP2_AWLEN;
  wire [1:0]S_AXI_HP2_AWLOCK;
  wire [2:0]S_AXI_HP2_AWPROT;
  wire [3:0]S_AXI_HP2_AWQOS;
  wire [2:0]S_AXI_HP2_AWSIZE;
  wire S_AXI_HP2_AWVALID;
  wire S_AXI_HP2_BREADY;
  wire S_AXI_HP2_RDISSUECAP1_EN;
  wire S_AXI_HP2_RREADY;
  wire [63:0]S_AXI_HP2_WDATA;
  wire [5:0]S_AXI_HP2_WID;
  wire S_AXI_HP2_WLAST;
  wire S_AXI_HP2_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP2_WSTRB;
  wire S_AXI_HP2_WVALID;
  wire S_AXI_HP3_ACLK;
  wire [31:0]S_AXI_HP3_ARADDR;
  wire [1:0]S_AXI_HP3_ARBURST;
  wire [3:0]S_AXI_HP3_ARCACHE;
  wire [5:0]S_AXI_HP3_ARID;
  wire [3:0]S_AXI_HP3_ARLEN;
  wire [1:0]S_AXI_HP3_ARLOCK;
  wire [2:0]S_AXI_HP3_ARPROT;
  wire [3:0]S_AXI_HP3_ARQOS;
  wire [2:0]S_AXI_HP3_ARSIZE;
  wire S_AXI_HP3_ARVALID;
  wire [31:0]S_AXI_HP3_AWADDR;
  wire [1:0]S_AXI_HP3_AWBURST;
  wire [3:0]S_AXI_HP3_AWCACHE;
  wire [5:0]S_AXI_HP3_AWID;
  wire [3:0]S_AXI_HP3_AWLEN;
  wire [1:0]S_AXI_HP3_AWLOCK;
  wire [2:0]S_AXI_HP3_AWPROT;
  wire [3:0]S_AXI_HP3_AWQOS;
  wire [2:0]S_AXI_HP3_AWSIZE;
  wire S_AXI_HP3_AWVALID;
  wire S_AXI_HP3_BREADY;
  wire S_AXI_HP3_RDISSUECAP1_EN;
  wire S_AXI_HP3_RREADY;
  wire [63:0]S_AXI_HP3_WDATA;
  wire [5:0]S_AXI_HP3_WID;
  wire S_AXI_HP3_WLAST;
  wire S_AXI_HP3_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP3_WSTRB;
  wire S_AXI_HP3_WVALID;
  wire TRACE_CLK;
  wire TTC0_CLK0_IN;
  wire TTC0_CLK1_IN;
  wire TTC0_CLK2_IN;
  wire TTC1_CLK0_IN;
  wire TTC1_CLK1_IN;
  wire TTC1_CLK2_IN;
  wire UART0_CTSN;
  wire UART0_DCDN;
  wire UART0_DSRN;
  wire UART0_RIN;
  wire UART0_RX;
  wire UART1_CTSN;
  wire UART1_DCDN;
  wire UART1_DSRN;
  wire UART1_RIN;
  wire UART1_RX;
  wire USB0_VBUS_PWRFAULT;
  wire USB1_VBUS_PWRFAULT;
  wire WDT_CLK_IN;
  wire [14:0]buffered_DDR_Addr;
  wire [2:0]buffered_DDR_BankAddr;
  wire buffered_DDR_CAS_n;
  wire buffered_DDR_CKE;
  wire buffered_DDR_CS_n;
  wire buffered_DDR_Clk;
  wire buffered_DDR_Clk_n;
  wire [3:0]buffered_DDR_DM;
  wire [31:0]buffered_DDR_DQ;
  wire [3:0]buffered_DDR_DQS;
  wire [3:0]buffered_DDR_DQS_n;
  wire buffered_DDR_DRSTB;
  wire buffered_DDR_ODT;
  wire buffered_DDR_RAS_n;
  wire buffered_DDR_VRN;
  wire buffered_DDR_VRP;
  wire buffered_DDR_WEB;
  wire [53:0]buffered_MIO;
  wire buffered_PS_CLK;
  wire buffered_PS_PORB;
  wire buffered_PS_SRSTB;
  wire NLW_PS7_i_DMA0DAVALID_UNCONNECTED;
  wire NLW_PS7_i_DMA0DRREADY_UNCONNECTED;
  wire NLW_PS7_i_DMA0RSTN_UNCONNECTED;
  wire NLW_PS7_i_DMA1DAVALID_UNCONNECTED;
  wire NLW_PS7_i_DMA1DRREADY_UNCONNECTED;
  wire NLW_PS7_i_DMA1RSTN_UNCONNECTED;
  wire NLW_PS7_i_DMA2DAVALID_UNCONNECTED;
  wire NLW_PS7_i_DMA2DRREADY_UNCONNECTED;
  wire NLW_PS7_i_DMA2RSTN_UNCONNECTED;
  wire NLW_PS7_i_DMA3DAVALID_UNCONNECTED;
  wire NLW_PS7_i_DMA3DRREADY_UNCONNECTED;
  wire NLW_PS7_i_DMA3RSTN_UNCONNECTED;
  wire NLW_PS7_i_EMIOCAN0PHYTX_UNCONNECTED;
  wire NLW_PS7_i_EMIOCAN1PHYTX_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET0MDIOMDC_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET0MDIOO_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET0MDIOTN_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET0PTPDELAYREQRX_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET0PTPDELAYREQTX_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET0PTPPDELAYREQRX_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET0PTPPDELAYREQTX_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET0PTPPDELAYRESPRX_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET0PTPPDELAYRESPTX_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET0PTPSYNCFRAMERX_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET0PTPSYNCFRAMETX_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET0SOFRX_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET0SOFTX_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1MDIOMDC_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1MDIOO_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1MDIOTN_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1PTPDELAYREQRX_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1PTPDELAYREQTX_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1PTPPDELAYREQRX_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1PTPPDELAYREQTX_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1PTPPDELAYRESPRX_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1PTPPDELAYRESPTX_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1PTPSYNCFRAMERX_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1PTPSYNCFRAMETX_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1SOFRX_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1SOFTX_UNCONNECTED;
  wire NLW_PS7_i_EMIOI2C0SCLO_UNCONNECTED;
  wire NLW_PS7_i_EMIOI2C0SCLTN_UNCONNECTED;
  wire NLW_PS7_i_EMIOI2C0SDAO_UNCONNECTED;
  wire NLW_PS7_i_EMIOI2C0SDATN_UNCONNECTED;
  wire NLW_PS7_i_EMIOI2C1SCLO_UNCONNECTED;
  wire NLW_PS7_i_EMIOI2C1SCLTN_UNCONNECTED;
  wire NLW_PS7_i_EMIOI2C1SDAO_UNCONNECTED;
  wire NLW_PS7_i_EMIOI2C1SDATN_UNCONNECTED;
  wire NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED;
  wire NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED;
  wire NLW_PS7_i_EMIOSDIO0BUSPOW_UNCONNECTED;
  wire NLW_PS7_i_EMIOSDIO0CLK_UNCONNECTED;
  wire NLW_PS7_i_EMIOSDIO0CMDO_UNCONNECTED;
  wire NLW_PS7_i_EMIOSDIO0CMDTN_UNCONNECTED;
  wire NLW_PS7_i_EMIOSDIO0LED_UNCONNECTED;
  wire NLW_PS7_i_EMIOSDIO1BUSPOW_UNCONNECTED;
  wire NLW_PS7_i_EMIOSDIO1CLK_UNCONNECTED;
  wire NLW_PS7_i_EMIOSDIO1CMDO_UNCONNECTED;
  wire NLW_PS7_i_EMIOSDIO1CMDTN_UNCONNECTED;
  wire NLW_PS7_i_EMIOSDIO1LED_UNCONNECTED;
  wire NLW_PS7_i_EMIOSPI0MO_UNCONNECTED;
  wire NLW_PS7_i_EMIOSPI0MOTN_UNCONNECTED;
  wire NLW_PS7_i_EMIOSPI0SCLKO_UNCONNECTED;
  wire NLW_PS7_i_EMIOSPI0SCLKTN_UNCONNECTED;
  wire NLW_PS7_i_EMIOSPI0SO_UNCONNECTED;
  wire NLW_PS7_i_EMIOSPI0SSNTN_UNCONNECTED;
  wire NLW_PS7_i_EMIOSPI0STN_UNCONNECTED;
  wire NLW_PS7_i_EMIOSPI1MO_UNCONNECTED;
  wire NLW_PS7_i_EMIOSPI1MOTN_UNCONNECTED;
  wire NLW_PS7_i_EMIOSPI1SCLKO_UNCONNECTED;
  wire NLW_PS7_i_EMIOSPI1SCLKTN_UNCONNECTED;
  wire NLW_PS7_i_EMIOSPI1SO_UNCONNECTED;
  wire NLW_PS7_i_EMIOSPI1SSNTN_UNCONNECTED;
  wire NLW_PS7_i_EMIOSPI1STN_UNCONNECTED;
  wire NLW_PS7_i_EMIOTRACECTL_UNCONNECTED;
  wire NLW_PS7_i_EMIOUART0DTRN_UNCONNECTED;
  wire NLW_PS7_i_EMIOUART0RTSN_UNCONNECTED;
  wire NLW_PS7_i_EMIOUART0TX_UNCONNECTED;
  wire NLW_PS7_i_EMIOUART1DTRN_UNCONNECTED;
  wire NLW_PS7_i_EMIOUART1RTSN_UNCONNECTED;
  wire NLW_PS7_i_EMIOUART1TX_UNCONNECTED;
  wire NLW_PS7_i_EMIOUSB0VBUSPWRSELECT_UNCONNECTED;
  wire NLW_PS7_i_EMIOUSB1VBUSPWRSELECT_UNCONNECTED;
  wire NLW_PS7_i_EMIOWDTRSTO_UNCONNECTED;
  wire NLW_PS7_i_EVENTEVENTO_UNCONNECTED;
  wire NLW_PS7_i_MAXIGP0ARESETN_UNCONNECTED;
  wire NLW_PS7_i_MAXIGP0WLAST_UNCONNECTED;
  wire NLW_PS7_i_MAXIGP1ARESETN_UNCONNECTED;
  wire NLW_PS7_i_MAXIGP1ARVALID_UNCONNECTED;
  wire NLW_PS7_i_MAXIGP1AWVALID_UNCONNECTED;
  wire NLW_PS7_i_MAXIGP1BREADY_UNCONNECTED;
  wire NLW_PS7_i_MAXIGP1RREADY_UNCONNECTED;
  wire NLW_PS7_i_MAXIGP1WLAST_UNCONNECTED;
  wire NLW_PS7_i_MAXIGP1WVALID_UNCONNECTED;
  wire NLW_PS7_i_SAXIACPARESETN_UNCONNECTED;
  wire NLW_PS7_i_SAXIACPARREADY_UNCONNECTED;
  wire NLW_PS7_i_SAXIACPAWREADY_UNCONNECTED;
  wire NLW_PS7_i_SAXIACPBVALID_UNCONNECTED;
  wire NLW_PS7_i_SAXIACPRLAST_UNCONNECTED;
  wire NLW_PS7_i_SAXIACPRVALID_UNCONNECTED;
  wire NLW_PS7_i_SAXIACPWREADY_UNCONNECTED;
  wire NLW_PS7_i_SAXIGP0ARESETN_UNCONNECTED;
  wire NLW_PS7_i_SAXIGP0ARREADY_UNCONNECTED;
  wire NLW_PS7_i_SAXIGP0AWREADY_UNCONNECTED;
  wire NLW_PS7_i_SAXIGP0BVALID_UNCONNECTED;
  wire NLW_PS7_i_SAXIGP0RLAST_UNCONNECTED;
  wire NLW_PS7_i_SAXIGP0RVALID_UNCONNECTED;
  wire NLW_PS7_i_SAXIGP0WREADY_UNCONNECTED;
  wire NLW_PS7_i_SAXIGP1ARESETN_UNCONNECTED;
  wire NLW_PS7_i_SAXIGP1ARREADY_UNCONNECTED;
  wire NLW_PS7_i_SAXIGP1AWREADY_UNCONNECTED;
  wire NLW_PS7_i_SAXIGP1BVALID_UNCONNECTED;
  wire NLW_PS7_i_SAXIGP1RLAST_UNCONNECTED;
  wire NLW_PS7_i_SAXIGP1RVALID_UNCONNECTED;
  wire NLW_PS7_i_SAXIGP1WREADY_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP0ARESETN_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP0ARREADY_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP0RLAST_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP0RVALID_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP1ARESETN_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP1ARREADY_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP1AWREADY_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP1BVALID_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP1RLAST_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP1RVALID_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP1WREADY_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP2ARESETN_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP2ARREADY_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP2AWREADY_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP2BVALID_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP2RLAST_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP2RVALID_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP2WREADY_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP3ARESETN_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP3ARREADY_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP3AWREADY_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP3BVALID_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP3RLAST_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP3RVALID_UNCONNECTED;
  wire NLW_PS7_i_SAXIHP3WREADY_UNCONNECTED;
  wire [1:0]NLW_PS7_i_DMA0DATYPE_UNCONNECTED;
  wire [1:0]NLW_PS7_i_DMA1DATYPE_UNCONNECTED;
  wire [1:0]NLW_PS7_i_DMA2DATYPE_UNCONNECTED;
  wire [1:0]NLW_PS7_i_DMA3DATYPE_UNCONNECTED;
  wire [7:0]NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED;
  wire [7:0]NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED;
  wire [63:0]NLW_PS7_i_EMIOGPIOO_UNCONNECTED;
  wire [63:0]NLW_PS7_i_EMIOGPIOTN_UNCONNECTED;
  wire [2:0]NLW_PS7_i_EMIOSDIO0BUSVOLT_UNCONNECTED;
  wire [3:0]NLW_PS7_i_EMIOSDIO0DATAO_UNCONNECTED;
  wire [3:0]NLW_PS7_i_EMIOSDIO0DATATN_UNCONNECTED;
  wire [2:0]NLW_PS7_i_EMIOSDIO1BUSVOLT_UNCONNECTED;
  wire [3:0]NLW_PS7_i_EMIOSDIO1DATAO_UNCONNECTED;
  wire [3:0]NLW_PS7_i_EMIOSDIO1DATATN_UNCONNECTED;
  wire [2:0]NLW_PS7_i_EMIOSPI0SSON_UNCONNECTED;
  wire [2:0]NLW_PS7_i_EMIOSPI1SSON_UNCONNECTED;
  wire [31:0]NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED;
  wire [2:0]NLW_PS7_i_EMIOTTC0WAVEO_UNCONNECTED;
  wire [2:0]NLW_PS7_i_EMIOTTC1WAVEO_UNCONNECTED;
  wire [1:0]NLW_PS7_i_EMIOUSB0PORTINDCTL_UNCONNECTED;
  wire [1:0]NLW_PS7_i_EMIOUSB1PORTINDCTL_UNCONNECTED;
  wire [1:0]NLW_PS7_i_EVENTSTANDBYWFE_UNCONNECTED;
  wire [1:0]NLW_PS7_i_EVENTSTANDBYWFI_UNCONNECTED;
  wire [3:1]NLW_PS7_i_FCLKCLK_UNCONNECTED;
  wire [3:1]NLW_PS7_i_FCLKRESETN_UNCONNECTED;
  wire [3:0]NLW_PS7_i_FTMTF2PTRIGACK_UNCONNECTED;
  wire [31:0]NLW_PS7_i_FTMTP2FDEBUG_UNCONNECTED;
  wire [3:0]NLW_PS7_i_FTMTP2FTRIG_UNCONNECTED;
  wire [28:0]NLW_PS7_i_IRQP2F_UNCONNECTED;
  wire [15:12]NLW_PS7_i_MAXIGP0ARADDR_UNCONNECTED;
  wire [3:0]NLW_PS7_i_MAXIGP0ARCACHE_UNCONNECTED;
  wire [1:0]NLW_PS7_i_MAXIGP0ARLOCK_UNCONNECTED;
  wire [2:0]NLW_PS7_i_MAXIGP0ARPROT_UNCONNECTED;
  wire [3:0]NLW_PS7_i_MAXIGP0ARQOS_UNCONNECTED;
  wire [15:12]NLW_PS7_i_MAXIGP0AWADDR_UNCONNECTED;
  wire [3:0]NLW_PS7_i_MAXIGP0AWCACHE_UNCONNECTED;
  wire [1:0]NLW_PS7_i_MAXIGP0AWLOCK_UNCONNECTED;
  wire [2:0]NLW_PS7_i_MAXIGP0AWPROT_UNCONNECTED;
  wire [3:0]NLW_PS7_i_MAXIGP0AWQOS_UNCONNECTED;
  wire [11:0]NLW_PS7_i_MAXIGP0WID_UNCONNECTED;
  wire [31:0]NLW_PS7_i_MAXIGP1ARADDR_UNCONNECTED;
  wire [1:0]NLW_PS7_i_MAXIGP1ARBURST_UNCONNECTED;
  wire [3:0]NLW_PS7_i_MAXIGP1ARCACHE_UNCONNECTED;
  wire [11:0]NLW_PS7_i_MAXIGP1ARID_UNCONNECTED;
  wire [3:0]NLW_PS7_i_MAXIGP1ARLEN_UNCONNECTED;
  wire [1:0]NLW_PS7_i_MAXIGP1ARLOCK_UNCONNECTED;
  wire [2:0]NLW_PS7_i_MAXIGP1ARPROT_UNCONNECTED;
  wire [3:0]NLW_PS7_i_MAXIGP1ARQOS_UNCONNECTED;
  wire [1:0]NLW_PS7_i_MAXIGP1ARSIZE_UNCONNECTED;
  wire [31:0]NLW_PS7_i_MAXIGP1AWADDR_UNCONNECTED;
  wire [1:0]NLW_PS7_i_MAXIGP1AWBURST_UNCONNECTED;
  wire [3:0]NLW_PS7_i_MAXIGP1AWCACHE_UNCONNECTED;
  wire [11:0]NLW_PS7_i_MAXIGP1AWID_UNCONNECTED;
  wire [3:0]NLW_PS7_i_MAXIGP1AWLEN_UNCONNECTED;
  wire [1:0]NLW_PS7_i_MAXIGP1AWLOCK_UNCONNECTED;
  wire [2:0]NLW_PS7_i_MAXIGP1AWPROT_UNCONNECTED;
  wire [3:0]NLW_PS7_i_MAXIGP1AWQOS_UNCONNECTED;
  wire [1:0]NLW_PS7_i_MAXIGP1AWSIZE_UNCONNECTED;
  wire [31:0]NLW_PS7_i_MAXIGP1WDATA_UNCONNECTED;
  wire [11:0]NLW_PS7_i_MAXIGP1WID_UNCONNECTED;
  wire [3:0]NLW_PS7_i_MAXIGP1WSTRB_UNCONNECTED;
  wire [2:0]NLW_PS7_i_SAXIACPBID_UNCONNECTED;
  wire [1:0]NLW_PS7_i_SAXIACPBRESP_UNCONNECTED;
  wire [63:0]NLW_PS7_i_SAXIACPRDATA_UNCONNECTED;
  wire [2:0]NLW_PS7_i_SAXIACPRID_UNCONNECTED;
  wire [1:0]NLW_PS7_i_SAXIACPRRESP_UNCONNECTED;
  wire [5:0]NLW_PS7_i_SAXIGP0BID_UNCONNECTED;
  wire [1:0]NLW_PS7_i_SAXIGP0BRESP_UNCONNECTED;
  wire [31:0]NLW_PS7_i_SAXIGP0RDATA_UNCONNECTED;
  wire [5:0]NLW_PS7_i_SAXIGP0RID_UNCONNECTED;
  wire [1:0]NLW_PS7_i_SAXIGP0RRESP_UNCONNECTED;
  wire [5:0]NLW_PS7_i_SAXIGP1BID_UNCONNECTED;
  wire [1:0]NLW_PS7_i_SAXIGP1BRESP_UNCONNECTED;
  wire [31:0]NLW_PS7_i_SAXIGP1RDATA_UNCONNECTED;
  wire [5:0]NLW_PS7_i_SAXIGP1RID_UNCONNECTED;
  wire [1:0]NLW_PS7_i_SAXIGP1RRESP_UNCONNECTED;
  wire [5:0]NLW_PS7_i_SAXIHP0BID_UNCONNECTED;
  wire [2:0]NLW_PS7_i_SAXIHP0RACOUNT_UNCONNECTED;
  wire [7:0]NLW_PS7_i_SAXIHP0RCOUNT_UNCONNECTED;
  wire [63:0]NLW_PS7_i_SAXIHP0RDATA_UNCONNECTED;
  wire [5:0]NLW_PS7_i_SAXIHP0RID_UNCONNECTED;
  wire [1:0]NLW_PS7_i_SAXIHP0RRESP_UNCONNECTED;
  wire [5:0]NLW_PS7_i_SAXIHP0WACOUNT_UNCONNECTED;
  wire [7:0]NLW_PS7_i_SAXIHP0WCOUNT_UNCONNECTED;
  wire [5:0]NLW_PS7_i_SAXIHP1BID_UNCONNECTED;
  wire [1:0]NLW_PS7_i_SAXIHP1BRESP_UNCONNECTED;
  wire [2:0]NLW_PS7_i_SAXIHP1RACOUNT_UNCONNECTED;
  wire [7:0]NLW_PS7_i_SAXIHP1RCOUNT_UNCONNECTED;
  wire [63:0]NLW_PS7_i_SAXIHP1RDATA_UNCONNECTED;
  wire [5:0]NLW_PS7_i_SAXIHP1RID_UNCONNECTED;
  wire [1:0]NLW_PS7_i_SAXIHP1RRESP_UNCONNECTED;
  wire [5:0]NLW_PS7_i_SAXIHP1WACOUNT_UNCONNECTED;
  wire [7:0]NLW_PS7_i_SAXIHP1WCOUNT_UNCONNECTED;
  wire [5:0]NLW_PS7_i_SAXIHP2BID_UNCONNECTED;
  wire [1:0]NLW_PS7_i_SAXIHP2BRESP_UNCONNECTED;
  wire [2:0]NLW_PS7_i_SAXIHP2RACOUNT_UNCONNECTED;
  wire [7:0]NLW_PS7_i_SAXIHP2RCOUNT_UNCONNECTED;
  wire [63:0]NLW_PS7_i_SAXIHP2RDATA_UNCONNECTED;
  wire [5:0]NLW_PS7_i_SAXIHP2RID_UNCONNECTED;
  wire [1:0]NLW_PS7_i_SAXIHP2RRESP_UNCONNECTED;
  wire [5:0]NLW_PS7_i_SAXIHP2WACOUNT_UNCONNECTED;
  wire [7:0]NLW_PS7_i_SAXIHP2WCOUNT_UNCONNECTED;
  wire [5:0]NLW_PS7_i_SAXIHP3BID_UNCONNECTED;
  wire [1:0]NLW_PS7_i_SAXIHP3BRESP_UNCONNECTED;
  wire [2:0]NLW_PS7_i_SAXIHP3RACOUNT_UNCONNECTED;
  wire [7:0]NLW_PS7_i_SAXIHP3RCOUNT_UNCONNECTED;
  wire [63:0]NLW_PS7_i_SAXIHP3RDATA_UNCONNECTED;
  wire [5:0]NLW_PS7_i_SAXIHP3RID_UNCONNECTED;
  wire [1:0]NLW_PS7_i_SAXIHP3RRESP_UNCONNECTED;
  wire [5:0]NLW_PS7_i_SAXIHP3WACOUNT_UNCONNECTED;
  wire [7:0]NLW_PS7_i_SAXIHP3WCOUNT_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_CAS_n_BIBUF
       (.IO(buffered_DDR_CAS_n),
        .PAD(DDR_CAS_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_CKE_BIBUF
       (.IO(buffered_DDR_CKE),
        .PAD(DDR_CKE));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_CS_n_BIBUF
       (.IO(buffered_DDR_CS_n),
        .PAD(DDR_CS_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_Clk_BIBUF
       (.IO(buffered_DDR_Clk),
        .PAD(DDR_Clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_Clk_n_BIBUF
       (.IO(buffered_DDR_Clk_n),
        .PAD(DDR_Clk_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_DRSTB_BIBUF
       (.IO(buffered_DDR_DRSTB),
        .PAD(DDR_DRSTB));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_ODT_BIBUF
       (.IO(buffered_DDR_ODT),
        .PAD(DDR_ODT));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_RAS_n_BIBUF
       (.IO(buffered_DDR_RAS_n),
        .PAD(DDR_RAS_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_VRN_BIBUF
       (.IO(buffered_DDR_VRN),
        .PAD(DDR_VRN));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_VRP_BIBUF
       (.IO(buffered_DDR_VRP),
        .PAD(DDR_VRP));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_WEB_BIBUF
       (.IO(buffered_DDR_WEB),
        .PAD(DDR_WEB));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "SWEEP " *) 
  PS7 PS7_i
       (.DDRA(buffered_DDR_Addr),
        .DDRARB(DDR_ARB),
        .DDRBA(buffered_DDR_BankAddr),
        .DDRCASB(buffered_DDR_CAS_n),
        .DDRCKE(buffered_DDR_CKE),
        .DDRCKN(buffered_DDR_Clk_n),
        .DDRCKP(buffered_DDR_Clk),
        .DDRCSB(buffered_DDR_CS_n),
        .DDRDM(buffered_DDR_DM),
        .DDRDQ(buffered_DDR_DQ),
        .DDRDQSN(buffered_DDR_DQS_n),
        .DDRDQSP(buffered_DDR_DQS),
        .DDRDRSTB(buffered_DDR_DRSTB),
        .DDRODT(buffered_DDR_ODT),
        .DDRRASB(buffered_DDR_RAS_n),
        .DDRVRN(buffered_DDR_VRN),
        .DDRVRP(buffered_DDR_VRP),
        .DDRWEB(buffered_DDR_WEB),
        .DMA0ACLK(DMA0_ACLK),
        .DMA0DAREADY(DMA0_DAREADY),
        .DMA0DATYPE(NLW_PS7_i_DMA0DATYPE_UNCONNECTED[1:0]),
        .DMA0DAVALID(NLW_PS7_i_DMA0DAVALID_UNCONNECTED),
        .DMA0DRLAST(DMA0_DRLAST),
        .DMA0DRREADY(NLW_PS7_i_DMA0DRREADY_UNCONNECTED),
        .DMA0DRTYPE(DMA0_DRTYPE),
        .DMA0DRVALID(DMA0_DRVALID),
        .DMA0RSTN(NLW_PS7_i_DMA0RSTN_UNCONNECTED),
        .DMA1ACLK(DMA1_ACLK),
        .DMA1DAREADY(DMA1_DAREADY),
        .DMA1DATYPE(NLW_PS7_i_DMA1DATYPE_UNCONNECTED[1:0]),
        .DMA1DAVALID(NLW_PS7_i_DMA1DAVALID_UNCONNECTED),
        .DMA1DRLAST(DMA1_DRLAST),
        .DMA1DRREADY(NLW_PS7_i_DMA1DRREADY_UNCONNECTED),
        .DMA1DRTYPE(DMA1_DRTYPE),
        .DMA1DRVALID(DMA1_DRVALID),
        .DMA1RSTN(NLW_PS7_i_DMA1RSTN_UNCONNECTED),
        .DMA2ACLK(DMA2_ACLK),
        .DMA2DAREADY(DMA2_DAREADY),
        .DMA2DATYPE(NLW_PS7_i_DMA2DATYPE_UNCONNECTED[1:0]),
        .DMA2DAVALID(NLW_PS7_i_DMA2DAVALID_UNCONNECTED),
        .DMA2DRLAST(DMA2_DRLAST),
        .DMA2DRREADY(NLW_PS7_i_DMA2DRREADY_UNCONNECTED),
        .DMA2DRTYPE(DMA2_DRTYPE),
        .DMA2DRVALID(DMA2_DRVALID),
        .DMA2RSTN(NLW_PS7_i_DMA2RSTN_UNCONNECTED),
        .DMA3ACLK(DMA3_ACLK),
        .DMA3DAREADY(DMA3_DAREADY),
        .DMA3DATYPE(NLW_PS7_i_DMA3DATYPE_UNCONNECTED[1:0]),
        .DMA3DAVALID(NLW_PS7_i_DMA3DAVALID_UNCONNECTED),
        .DMA3DRLAST(DMA3_DRLAST),
        .DMA3DRREADY(NLW_PS7_i_DMA3DRREADY_UNCONNECTED),
        .DMA3DRTYPE(DMA3_DRTYPE),
        .DMA3DRVALID(DMA3_DRVALID),
        .DMA3RSTN(NLW_PS7_i_DMA3RSTN_UNCONNECTED),
        .EMIOCAN0PHYRX(CAN0_PHY_RX),
        .EMIOCAN0PHYTX(NLW_PS7_i_EMIOCAN0PHYTX_UNCONNECTED),
        .EMIOCAN1PHYRX(CAN1_PHY_RX),
        .EMIOCAN1PHYTX(NLW_PS7_i_EMIOCAN1PHYTX_UNCONNECTED),
        .EMIOENET0EXTINTIN(ENET0_EXT_INTIN),
        .EMIOENET0GMIICOL(1'b0),
        .EMIOENET0GMIICRS(1'b0),
        .EMIOENET0GMIIRXCLK(ENET0_GMII_RX_CLK),
        .EMIOENET0GMIIRXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET0GMIIRXDV(1'b0),
        .EMIOENET0GMIIRXER(1'b0),
        .EMIOENET0GMIITXCLK(ENET0_GMII_TX_CLK),
        .EMIOENET0GMIITXD(NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED[7:0]),
        .EMIOENET0GMIITXEN(NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED),
        .EMIOENET0GMIITXER(NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED),
        .EMIOENET0MDIOI(ENET0_MDIO_I),
        .EMIOENET0MDIOMDC(NLW_PS7_i_EMIOENET0MDIOMDC_UNCONNECTED),
        .EMIOENET0MDIOO(NLW_PS7_i_EMIOENET0MDIOO_UNCONNECTED),
        .EMIOENET0MDIOTN(NLW_PS7_i_EMIOENET0MDIOTN_UNCONNECTED),
        .EMIOENET0PTPDELAYREQRX(NLW_PS7_i_EMIOENET0PTPDELAYREQRX_UNCONNECTED),
        .EMIOENET0PTPDELAYREQTX(NLW_PS7_i_EMIOENET0PTPDELAYREQTX_UNCONNECTED),
        .EMIOENET0PTPPDELAYREQRX(NLW_PS7_i_EMIOENET0PTPPDELAYREQRX_UNCONNECTED),
        .EMIOENET0PTPPDELAYREQTX(NLW_PS7_i_EMIOENET0PTPPDELAYREQTX_UNCONNECTED),
        .EMIOENET0PTPPDELAYRESPRX(NLW_PS7_i_EMIOENET0PTPPDELAYRESPRX_UNCONNECTED),
        .EMIOENET0PTPPDELAYRESPTX(NLW_PS7_i_EMIOENET0PTPPDELAYRESPTX_UNCONNECTED),
        .EMIOENET0PTPSYNCFRAMERX(NLW_PS7_i_EMIOENET0PTPSYNCFRAMERX_UNCONNECTED),
        .EMIOENET0PTPSYNCFRAMETX(NLW_PS7_i_EMIOENET0PTPSYNCFRAMETX_UNCONNECTED),
        .EMIOENET0SOFRX(NLW_PS7_i_EMIOENET0SOFRX_UNCONNECTED),
        .EMIOENET0SOFTX(NLW_PS7_i_EMIOENET0SOFTX_UNCONNECTED),
        .EMIOENET1EXTINTIN(ENET1_EXT_INTIN),
        .EMIOENET1GMIICOL(1'b0),
        .EMIOENET1GMIICRS(1'b0),
        .EMIOENET1GMIIRXCLK(ENET1_GMII_RX_CLK),
        .EMIOENET1GMIIRXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET1GMIIRXDV(1'b0),
        .EMIOENET1GMIIRXER(1'b0),
        .EMIOENET1GMIITXCLK(ENET1_GMII_TX_CLK),
        .EMIOENET1GMIITXD(NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED[7:0]),
        .EMIOENET1GMIITXEN(NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED),
        .EMIOENET1GMIITXER(NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED),
        .EMIOENET1MDIOI(ENET1_MDIO_I),
        .EMIOENET1MDIOMDC(NLW_PS7_i_EMIOENET1MDIOMDC_UNCONNECTED),
        .EMIOENET1MDIOO(NLW_PS7_i_EMIOENET1MDIOO_UNCONNECTED),
        .EMIOENET1MDIOTN(NLW_PS7_i_EMIOENET1MDIOTN_UNCONNECTED),
        .EMIOENET1PTPDELAYREQRX(NLW_PS7_i_EMIOENET1PTPDELAYREQRX_UNCONNECTED),
        .EMIOENET1PTPDELAYREQTX(NLW_PS7_i_EMIOENET1PTPDELAYREQTX_UNCONNECTED),
        .EMIOENET1PTPPDELAYREQRX(NLW_PS7_i_EMIOENET1PTPPDELAYREQRX_UNCONNECTED),
        .EMIOENET1PTPPDELAYREQTX(NLW_PS7_i_EMIOENET1PTPPDELAYREQTX_UNCONNECTED),
        .EMIOENET1PTPPDELAYRESPRX(NLW_PS7_i_EMIOENET1PTPPDELAYRESPRX_UNCONNECTED),
        .EMIOENET1PTPPDELAYRESPTX(NLW_PS7_i_EMIOENET1PTPPDELAYRESPTX_UNCONNECTED),
        .EMIOENET1PTPSYNCFRAMERX(NLW_PS7_i_EMIOENET1PTPSYNCFRAMERX_UNCONNECTED),
        .EMIOENET1PTPSYNCFRAMETX(NLW_PS7_i_EMIOENET1PTPSYNCFRAMETX_UNCONNECTED),
        .EMIOENET1SOFRX(NLW_PS7_i_EMIOENET1SOFRX_UNCONNECTED),
        .EMIOENET1SOFTX(NLW_PS7_i_EMIOENET1SOFTX_UNCONNECTED),
        .EMIOGPIOI(GPIO_I),
        .EMIOGPIOO(NLW_PS7_i_EMIOGPIOO_UNCONNECTED[63:0]),
        .EMIOGPIOTN(NLW_PS7_i_EMIOGPIOTN_UNCONNECTED[63:0]),
        .EMIOI2C0SCLI(I2C0_SCL_I),
        .EMIOI2C0SCLO(NLW_PS7_i_EMIOI2C0SCLO_UNCONNECTED),
        .EMIOI2C0SCLTN(NLW_PS7_i_EMIOI2C0SCLTN_UNCONNECTED),
        .EMIOI2C0SDAI(I2C0_SDA_I),
        .EMIOI2C0SDAO(NLW_PS7_i_EMIOI2C0SDAO_UNCONNECTED),
        .EMIOI2C0SDATN(NLW_PS7_i_EMIOI2C0SDATN_UNCONNECTED),
        .EMIOI2C1SCLI(I2C1_SCL_I),
        .EMIOI2C1SCLO(NLW_PS7_i_EMIOI2C1SCLO_UNCONNECTED),
        .EMIOI2C1SCLTN(NLW_PS7_i_EMIOI2C1SCLTN_UNCONNECTED),
        .EMIOI2C1SDAI(I2C1_SDA_I),
        .EMIOI2C1SDAO(NLW_PS7_i_EMIOI2C1SDAO_UNCONNECTED),
        .EMIOI2C1SDATN(NLW_PS7_i_EMIOI2C1SDATN_UNCONNECTED),
        .EMIOPJTAGTCK(PJTAG_TCK),
        .EMIOPJTAGTDI(PJTAG_TDI),
        .EMIOPJTAGTDO(NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED),
        .EMIOPJTAGTDTN(NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED),
        .EMIOPJTAGTMS(PJTAG_TMS),
        .EMIOSDIO0BUSPOW(NLW_PS7_i_EMIOSDIO0BUSPOW_UNCONNECTED),
        .EMIOSDIO0BUSVOLT(NLW_PS7_i_EMIOSDIO0BUSVOLT_UNCONNECTED[2:0]),
        .EMIOSDIO0CDN(SDIO0_CDN),
        .EMIOSDIO0CLK(NLW_PS7_i_EMIOSDIO0CLK_UNCONNECTED),
        .EMIOSDIO0CLKFB(SDIO0_CLK_FB),
        .EMIOSDIO0CMDI(SDIO0_CMD_I),
        .EMIOSDIO0CMDO(NLW_PS7_i_EMIOSDIO0CMDO_UNCONNECTED),
        .EMIOSDIO0CMDTN(NLW_PS7_i_EMIOSDIO0CMDTN_UNCONNECTED),
        .EMIOSDIO0DATAI(SDIO0_DATA_I),
        .EMIOSDIO0DATAO(NLW_PS7_i_EMIOSDIO0DATAO_UNCONNECTED[3:0]),
        .EMIOSDIO0DATATN(NLW_PS7_i_EMIOSDIO0DATATN_UNCONNECTED[3:0]),
        .EMIOSDIO0LED(NLW_PS7_i_EMIOSDIO0LED_UNCONNECTED),
        .EMIOSDIO0WP(SDIO0_WP),
        .EMIOSDIO1BUSPOW(NLW_PS7_i_EMIOSDIO1BUSPOW_UNCONNECTED),
        .EMIOSDIO1BUSVOLT(NLW_PS7_i_EMIOSDIO1BUSVOLT_UNCONNECTED[2:0]),
        .EMIOSDIO1CDN(SDIO1_CDN),
        .EMIOSDIO1CLK(NLW_PS7_i_EMIOSDIO1CLK_UNCONNECTED),
        .EMIOSDIO1CLKFB(SDIO1_CLK_FB),
        .EMIOSDIO1CMDI(SDIO1_CMD_I),
        .EMIOSDIO1CMDO(NLW_PS7_i_EMIOSDIO1CMDO_UNCONNECTED),
        .EMIOSDIO1CMDTN(NLW_PS7_i_EMIOSDIO1CMDTN_UNCONNECTED),
        .EMIOSDIO1DATAI(SDIO1_DATA_I),
        .EMIOSDIO1DATAO(NLW_PS7_i_EMIOSDIO1DATAO_UNCONNECTED[3:0]),
        .EMIOSDIO1DATATN(NLW_PS7_i_EMIOSDIO1DATATN_UNCONNECTED[3:0]),
        .EMIOSDIO1LED(NLW_PS7_i_EMIOSDIO1LED_UNCONNECTED),
        .EMIOSDIO1WP(SDIO1_WP),
        .EMIOSPI0MI(SPI0_MISO_I),
        .EMIOSPI0MO(NLW_PS7_i_EMIOSPI0MO_UNCONNECTED),
        .EMIOSPI0MOTN(NLW_PS7_i_EMIOSPI0MOTN_UNCONNECTED),
        .EMIOSPI0SCLKI(SPI0_SCLK_I),
        .EMIOSPI0SCLKO(NLW_PS7_i_EMIOSPI0SCLKO_UNCONNECTED),
        .EMIOSPI0SCLKTN(NLW_PS7_i_EMIOSPI0SCLKTN_UNCONNECTED),
        .EMIOSPI0SI(SPI0_MOSI_I),
        .EMIOSPI0SO(NLW_PS7_i_EMIOSPI0SO_UNCONNECTED),
        .EMIOSPI0SSIN(SPI0_SS_I),
        .EMIOSPI0SSNTN(NLW_PS7_i_EMIOSPI0SSNTN_UNCONNECTED),
        .EMIOSPI0SSON(NLW_PS7_i_EMIOSPI0SSON_UNCONNECTED[2:0]),
        .EMIOSPI0STN(NLW_PS7_i_EMIOSPI0STN_UNCONNECTED),
        .EMIOSPI1MI(SPI1_MISO_I),
        .EMIOSPI1MO(NLW_PS7_i_EMIOSPI1MO_UNCONNECTED),
        .EMIOSPI1MOTN(NLW_PS7_i_EMIOSPI1MOTN_UNCONNECTED),
        .EMIOSPI1SCLKI(SPI1_SCLK_I),
        .EMIOSPI1SCLKO(NLW_PS7_i_EMIOSPI1SCLKO_UNCONNECTED),
        .EMIOSPI1SCLKTN(NLW_PS7_i_EMIOSPI1SCLKTN_UNCONNECTED),
        .EMIOSPI1SI(SPI1_MOSI_I),
        .EMIOSPI1SO(NLW_PS7_i_EMIOSPI1SO_UNCONNECTED),
        .EMIOSPI1SSIN(SPI1_SS_I),
        .EMIOSPI1SSNTN(NLW_PS7_i_EMIOSPI1SSNTN_UNCONNECTED),
        .EMIOSPI1SSON(NLW_PS7_i_EMIOSPI1SSON_UNCONNECTED[2:0]),
        .EMIOSPI1STN(NLW_PS7_i_EMIOSPI1STN_UNCONNECTED),
        .EMIOSRAMINTIN(SRAM_INTIN),
        .EMIOTRACECLK(TRACE_CLK),
        .EMIOTRACECTL(NLW_PS7_i_EMIOTRACECTL_UNCONNECTED),
        .EMIOTRACEDATA(NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED[31:0]),
        .EMIOTTC0CLKI({TTC0_CLK2_IN,TTC0_CLK1_IN,TTC0_CLK0_IN}),
        .EMIOTTC0WAVEO(NLW_PS7_i_EMIOTTC0WAVEO_UNCONNECTED[2:0]),
        .EMIOTTC1CLKI({TTC1_CLK2_IN,TTC1_CLK1_IN,TTC1_CLK0_IN}),
        .EMIOTTC1WAVEO(NLW_PS7_i_EMIOTTC1WAVEO_UNCONNECTED[2:0]),
        .EMIOUART0CTSN(UART0_CTSN),
        .EMIOUART0DCDN(UART0_DCDN),
        .EMIOUART0DSRN(UART0_DSRN),
        .EMIOUART0DTRN(NLW_PS7_i_EMIOUART0DTRN_UNCONNECTED),
        .EMIOUART0RIN(UART0_RIN),
        .EMIOUART0RTSN(NLW_PS7_i_EMIOUART0RTSN_UNCONNECTED),
        .EMIOUART0RX(UART0_RX),
        .EMIOUART0TX(NLW_PS7_i_EMIOUART0TX_UNCONNECTED),
        .EMIOUART1CTSN(UART1_CTSN),
        .EMIOUART1DCDN(UART1_DCDN),
        .EMIOUART1DSRN(UART1_DSRN),
        .EMIOUART1DTRN(NLW_PS7_i_EMIOUART1DTRN_UNCONNECTED),
        .EMIOUART1RIN(UART1_RIN),
        .EMIOUART1RTSN(NLW_PS7_i_EMIOUART1RTSN_UNCONNECTED),
        .EMIOUART1RX(UART1_RX),
        .EMIOUART1TX(NLW_PS7_i_EMIOUART1TX_UNCONNECTED),
        .EMIOUSB0PORTINDCTL(NLW_PS7_i_EMIOUSB0PORTINDCTL_UNCONNECTED[1:0]),
        .EMIOUSB0VBUSPWRFAULT(USB0_VBUS_PWRFAULT),
        .EMIOUSB0VBUSPWRSELECT(NLW_PS7_i_EMIOUSB0VBUSPWRSELECT_UNCONNECTED),
        .EMIOUSB1PORTINDCTL(NLW_PS7_i_EMIOUSB1PORTINDCTL_UNCONNECTED[1:0]),
        .EMIOUSB1VBUSPWRFAULT(USB1_VBUS_PWRFAULT),
        .EMIOUSB1VBUSPWRSELECT(NLW_PS7_i_EMIOUSB1VBUSPWRSELECT_UNCONNECTED),
        .EMIOWDTCLKI(WDT_CLK_IN),
        .EMIOWDTRSTO(NLW_PS7_i_EMIOWDTRSTO_UNCONNECTED),
        .EVENTEVENTI(EVENT_EVENTI),
        .EVENTEVENTO(NLW_PS7_i_EVENTEVENTO_UNCONNECTED),
        .EVENTSTANDBYWFE(NLW_PS7_i_EVENTSTANDBYWFE_UNCONNECTED[1:0]),
        .EVENTSTANDBYWFI(NLW_PS7_i_EVENTSTANDBYWFI_UNCONNECTED[1:0]),
        .FCLKCLK({NLW_PS7_i_FCLKCLK_UNCONNECTED[3:1],FCLK_CLK_unbuffered}),
        .FCLKCLKTRIGN({1'b0,1'b0,1'b0,1'b0}),
        .FCLKRESETN({NLW_PS7_i_FCLKRESETN_UNCONNECTED[3:1],FCLK_RESET0_N}),
        .FPGAIDLEN(FPGA_IDLE_N),
        .FTMDTRACEINATID({1'b0,1'b0,1'b0,1'b0}),
        .FTMDTRACEINCLOCK(FTMD_TRACEIN_CLK),
        .FTMDTRACEINDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMDTRACEINVALID(1'b0),
        .FTMTF2PDEBUG(FTMT_F2P_DEBUG),
        .FTMTF2PTRIG({FTMT_F2P_TRIG_3,FTMT_F2P_TRIG_2,FTMT_F2P_TRIG_1,FTMT_F2P_TRIG_0}),
        .FTMTF2PTRIGACK(NLW_PS7_i_FTMTF2PTRIGACK_UNCONNECTED[3:0]),
        .FTMTP2FDEBUG(NLW_PS7_i_FTMTP2FDEBUG_UNCONNECTED[31:0]),
        .FTMTP2FTRIG(NLW_PS7_i_FTMTP2FTRIG_UNCONNECTED[3:0]),
        .FTMTP2FTRIGACK({FTMT_P2F_TRIGACK_3,FTMT_P2F_TRIGACK_2,FTMT_P2F_TRIGACK_1,FTMT_P2F_TRIGACK_0}),
        .IRQF2P({Core1_nFIQ,Core0_nFIQ,Core1_nIRQ,Core0_nIRQ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,IRQ_F2P}),
        .IRQP2F(NLW_PS7_i_IRQP2F_UNCONNECTED[28:0]),
        .MAXIGP0ACLK(M_AXI_GP0_ACLK),
        .MAXIGP0ARADDR({M_AXI_GP0_ARADDR[31:16],NLW_PS7_i_MAXIGP0ARADDR_UNCONNECTED[15:12],M_AXI_GP0_ARADDR[11:0]}),
        .MAXIGP0ARBURST(M_AXI_GP0_ARBURST),
        .MAXIGP0ARCACHE(NLW_PS7_i_MAXIGP0ARCACHE_UNCONNECTED[3:0]),
        .MAXIGP0ARESETN(NLW_PS7_i_MAXIGP0ARESETN_UNCONNECTED),
        .MAXIGP0ARID(M_AXI_GP0_ARID),
        .MAXIGP0ARLEN(M_AXI_GP0_ARLEN),
        .MAXIGP0ARLOCK(NLW_PS7_i_MAXIGP0ARLOCK_UNCONNECTED[1:0]),
        .MAXIGP0ARPROT(NLW_PS7_i_MAXIGP0ARPROT_UNCONNECTED[2:0]),
        .MAXIGP0ARQOS(NLW_PS7_i_MAXIGP0ARQOS_UNCONNECTED[3:0]),
        .MAXIGP0ARREADY(M_AXI_GP0_ARREADY),
        .MAXIGP0ARSIZE(M_AXI_GP0_ARSIZE[1:0]),
        .MAXIGP0ARVALID(M_AXI_GP0_ARVALID),
        .MAXIGP0AWADDR({M_AXI_GP0_AWADDR[31:16],NLW_PS7_i_MAXIGP0AWADDR_UNCONNECTED[15:12],M_AXI_GP0_AWADDR[11:0]}),
        .MAXIGP0AWBURST(M_AXI_GP0_AWBURST),
        .MAXIGP0AWCACHE(NLW_PS7_i_MAXIGP0AWCACHE_UNCONNECTED[3:0]),
        .MAXIGP0AWID(M_AXI_GP0_AWID),
        .MAXIGP0AWLEN(M_AXI_GP0_AWLEN),
        .MAXIGP0AWLOCK(NLW_PS7_i_MAXIGP0AWLOCK_UNCONNECTED[1:0]),
        .MAXIGP0AWPROT(NLW_PS7_i_MAXIGP0AWPROT_UNCONNECTED[2:0]),
        .MAXIGP0AWQOS(NLW_PS7_i_MAXIGP0AWQOS_UNCONNECTED[3:0]),
        .MAXIGP0AWREADY(M_AXI_GP0_AWREADY),
        .MAXIGP0AWSIZE(M_AXI_GP0_AWSIZE[1:0]),
        .MAXIGP0AWVALID(M_AXI_GP0_AWVALID),
        .MAXIGP0BID(M_AXI_GP0_BID),
        .MAXIGP0BREADY(M_AXI_GP0_BREADY),
        .MAXIGP0BRESP(M_AXI_GP0_BRESP),
        .MAXIGP0BVALID(M_AXI_GP0_BVALID),
        .MAXIGP0RDATA(M_AXI_GP0_RDATA),
        .MAXIGP0RID(M_AXI_GP0_RID),
        .MAXIGP0RLAST(M_AXI_GP0_RLAST),
        .MAXIGP0RREADY(M_AXI_GP0_RREADY),
        .MAXIGP0RRESP(M_AXI_GP0_RRESP),
        .MAXIGP0RVALID(M_AXI_GP0_RVALID),
        .MAXIGP0WDATA(M_AXI_GP0_WDATA),
        .MAXIGP0WID(NLW_PS7_i_MAXIGP0WID_UNCONNECTED[11:0]),
        .MAXIGP0WLAST(NLW_PS7_i_MAXIGP0WLAST_UNCONNECTED),
        .MAXIGP0WREADY(M_AXI_GP0_WREADY),
        .MAXIGP0WSTRB(M_AXI_GP0_WSTRB),
        .MAXIGP0WVALID(M_AXI_GP0_WVALID),
        .MAXIGP1ACLK(M_AXI_GP1_ACLK),
        .MAXIGP1ARADDR(NLW_PS7_i_MAXIGP1ARADDR_UNCONNECTED[31:0]),
        .MAXIGP1ARBURST(NLW_PS7_i_MAXIGP1ARBURST_UNCONNECTED[1:0]),
        .MAXIGP1ARCACHE(NLW_PS7_i_MAXIGP1ARCACHE_UNCONNECTED[3:0]),
        .MAXIGP1ARESETN(NLW_PS7_i_MAXIGP1ARESETN_UNCONNECTED),
        .MAXIGP1ARID(NLW_PS7_i_MAXIGP1ARID_UNCONNECTED[11:0]),
        .MAXIGP1ARLEN(NLW_PS7_i_MAXIGP1ARLEN_UNCONNECTED[3:0]),
        .MAXIGP1ARLOCK(NLW_PS7_i_MAXIGP1ARLOCK_UNCONNECTED[1:0]),
        .MAXIGP1ARPROT(NLW_PS7_i_MAXIGP1ARPROT_UNCONNECTED[2:0]),
        .MAXIGP1ARQOS(NLW_PS7_i_MAXIGP1ARQOS_UNCONNECTED[3:0]),
        .MAXIGP1ARREADY(M_AXI_GP1_ARREADY),
        .MAXIGP1ARSIZE(NLW_PS7_i_MAXIGP1ARSIZE_UNCONNECTED[1:0]),
        .MAXIGP1ARVALID(NLW_PS7_i_MAXIGP1ARVALID_UNCONNECTED),
        .MAXIGP1AWADDR(NLW_PS7_i_MAXIGP1AWADDR_UNCONNECTED[31:0]),
        .MAXIGP1AWBURST(NLW_PS7_i_MAXIGP1AWBURST_UNCONNECTED[1:0]),
        .MAXIGP1AWCACHE(NLW_PS7_i_MAXIGP1AWCACHE_UNCONNECTED[3:0]),
        .MAXIGP1AWID(NLW_PS7_i_MAXIGP1AWID_UNCONNECTED[11:0]),
        .MAXIGP1AWLEN(NLW_PS7_i_MAXIGP1AWLEN_UNCONNECTED[3:0]),
        .MAXIGP1AWLOCK(NLW_PS7_i_MAXIGP1AWLOCK_UNCONNECTED[1:0]),
        .MAXIGP1AWPROT(NLW_PS7_i_MAXIGP1AWPROT_UNCONNECTED[2:0]),
        .MAXIGP1AWQOS(NLW_PS7_i_MAXIGP1AWQOS_UNCONNECTED[3:0]),
        .MAXIGP1AWREADY(M_AXI_GP1_AWREADY),
        .MAXIGP1AWSIZE(NLW_PS7_i_MAXIGP1AWSIZE_UNCONNECTED[1:0]),
        .MAXIGP1AWVALID(NLW_PS7_i_MAXIGP1AWVALID_UNCONNECTED),
        .MAXIGP1BID(M_AXI_GP1_BID),
        .MAXIGP1BREADY(NLW_PS7_i_MAXIGP1BREADY_UNCONNECTED),
        .MAXIGP1BRESP(M_AXI_GP1_BRESP),
        .MAXIGP1BVALID(M_AXI_GP1_BVALID),
        .MAXIGP1RDATA(M_AXI_GP1_RDATA),
        .MAXIGP1RID(M_AXI_GP1_RID),
        .MAXIGP1RLAST(M_AXI_GP1_RLAST),
        .MAXIGP1RREADY(NLW_PS7_i_MAXIGP1RREADY_UNCONNECTED),
        .MAXIGP1RRESP(M_AXI_GP1_RRESP),
        .MAXIGP1RVALID(M_AXI_GP1_RVALID),
        .MAXIGP1WDATA(NLW_PS7_i_MAXIGP1WDATA_UNCONNECTED[31:0]),
        .MAXIGP1WID(NLW_PS7_i_MAXIGP1WID_UNCONNECTED[11:0]),
        .MAXIGP1WLAST(NLW_PS7_i_MAXIGP1WLAST_UNCONNECTED),
        .MAXIGP1WREADY(M_AXI_GP1_WREADY),
        .MAXIGP1WSTRB(NLW_PS7_i_MAXIGP1WSTRB_UNCONNECTED[3:0]),
        .MAXIGP1WVALID(NLW_PS7_i_MAXIGP1WVALID_UNCONNECTED),
        .MIO(buffered_MIO),
        .PSCLK(buffered_PS_CLK),
        .PSPORB(buffered_PS_PORB),
        .PSSRSTB(buffered_PS_SRSTB),
        .SAXIACPACLK(S_AXI_ACP_ACLK),
        .SAXIACPARADDR(S_AXI_ACP_ARADDR),
        .SAXIACPARBURST(S_AXI_ACP_ARBURST),
        .SAXIACPARCACHE(S_AXI_ACP_ARCACHE),
        .SAXIACPARESETN(NLW_PS7_i_SAXIACPARESETN_UNCONNECTED),
        .SAXIACPARID(S_AXI_ACP_ARID),
        .SAXIACPARLEN(S_AXI_ACP_ARLEN),
        .SAXIACPARLOCK(S_AXI_ACP_ARLOCK),
        .SAXIACPARPROT(S_AXI_ACP_ARPROT),
        .SAXIACPARQOS(S_AXI_ACP_ARQOS),
        .SAXIACPARREADY(NLW_PS7_i_SAXIACPARREADY_UNCONNECTED),
        .SAXIACPARSIZE(S_AXI_ACP_ARSIZE[1:0]),
        .SAXIACPARUSER(S_AXI_ACP_ARUSER),
        .SAXIACPARVALID(S_AXI_ACP_ARVALID),
        .SAXIACPAWADDR(S_AXI_ACP_AWADDR),
        .SAXIACPAWBURST(S_AXI_ACP_AWBURST),
        .SAXIACPAWCACHE(S_AXI_ACP_AWCACHE),
        .SAXIACPAWID(S_AXI_ACP_AWID),
        .SAXIACPAWLEN(S_AXI_ACP_AWLEN),
        .SAXIACPAWLOCK(S_AXI_ACP_AWLOCK),
        .SAXIACPAWPROT(S_AXI_ACP_AWPROT),
        .SAXIACPAWQOS(S_AXI_ACP_AWQOS),
        .SAXIACPAWREADY(NLW_PS7_i_SAXIACPAWREADY_UNCONNECTED),
        .SAXIACPAWSIZE(S_AXI_ACP_AWSIZE[1:0]),
        .SAXIACPAWUSER(S_AXI_ACP_AWUSER),
        .SAXIACPAWVALID(S_AXI_ACP_AWVALID),
        .SAXIACPBID(NLW_PS7_i_SAXIACPBID_UNCONNECTED[2:0]),
        .SAXIACPBREADY(S_AXI_ACP_BREADY),
        .SAXIACPBRESP(NLW_PS7_i_SAXIACPBRESP_UNCONNECTED[1:0]),
        .SAXIACPBVALID(NLW_PS7_i_SAXIACPBVALID_UNCONNECTED),
        .SAXIACPRDATA(NLW_PS7_i_SAXIACPRDATA_UNCONNECTED[63:0]),
        .SAXIACPRID(NLW_PS7_i_SAXIACPRID_UNCONNECTED[2:0]),
        .SAXIACPRLAST(NLW_PS7_i_SAXIACPRLAST_UNCONNECTED),
        .SAXIACPRREADY(S_AXI_ACP_RREADY),
        .SAXIACPRRESP(NLW_PS7_i_SAXIACPRRESP_UNCONNECTED[1:0]),
        .SAXIACPRVALID(NLW_PS7_i_SAXIACPRVALID_UNCONNECTED),
        .SAXIACPWDATA(S_AXI_ACP_WDATA),
        .SAXIACPWID(S_AXI_ACP_WID),
        .SAXIACPWLAST(S_AXI_ACP_WLAST),
        .SAXIACPWREADY(NLW_PS7_i_SAXIACPWREADY_UNCONNECTED),
        .SAXIACPWSTRB(S_AXI_ACP_WSTRB),
        .SAXIACPWVALID(S_AXI_ACP_WVALID),
        .SAXIGP0ACLK(S_AXI_GP0_ACLK),
        .SAXIGP0ARADDR(S_AXI_GP0_ARADDR),
        .SAXIGP0ARBURST(S_AXI_GP0_ARBURST),
        .SAXIGP0ARCACHE(S_AXI_GP0_ARCACHE),
        .SAXIGP0ARESETN(NLW_PS7_i_SAXIGP0ARESETN_UNCONNECTED),
        .SAXIGP0ARID(S_AXI_GP0_ARID),
        .SAXIGP0ARLEN(S_AXI_GP0_ARLEN),
        .SAXIGP0ARLOCK(S_AXI_GP0_ARLOCK),
        .SAXIGP0ARPROT(S_AXI_GP0_ARPROT),
        .SAXIGP0ARQOS(S_AXI_GP0_ARQOS),
        .SAXIGP0ARREADY(NLW_PS7_i_SAXIGP0ARREADY_UNCONNECTED),
        .SAXIGP0ARSIZE(S_AXI_GP0_ARSIZE[1:0]),
        .SAXIGP0ARVALID(S_AXI_GP0_ARVALID),
        .SAXIGP0AWADDR(S_AXI_GP0_AWADDR),
        .SAXIGP0AWBURST(S_AXI_GP0_AWBURST),
        .SAXIGP0AWCACHE(S_AXI_GP0_AWCACHE),
        .SAXIGP0AWID(S_AXI_GP0_AWID),
        .SAXIGP0AWLEN(S_AXI_GP0_AWLEN),
        .SAXIGP0AWLOCK(S_AXI_GP0_AWLOCK),
        .SAXIGP0AWPROT(S_AXI_GP0_AWPROT),
        .SAXIGP0AWQOS(S_AXI_GP0_AWQOS),
        .SAXIGP0AWREADY(NLW_PS7_i_SAXIGP0AWREADY_UNCONNECTED),
        .SAXIGP0AWSIZE(S_AXI_GP0_AWSIZE[1:0]),
        .SAXIGP0AWVALID(S_AXI_GP0_AWVALID),
        .SAXIGP0BID(NLW_PS7_i_SAXIGP0BID_UNCONNECTED[5:0]),
        .SAXIGP0BREADY(S_AXI_GP0_BREADY),
        .SAXIGP0BRESP(NLW_PS7_i_SAXIGP0BRESP_UNCONNECTED[1:0]),
        .SAXIGP0BVALID(NLW_PS7_i_SAXIGP0BVALID_UNCONNECTED),
        .SAXIGP0RDATA(NLW_PS7_i_SAXIGP0RDATA_UNCONNECTED[31:0]),
        .SAXIGP0RID(NLW_PS7_i_SAXIGP0RID_UNCONNECTED[5:0]),
        .SAXIGP0RLAST(NLW_PS7_i_SAXIGP0RLAST_UNCONNECTED),
        .SAXIGP0RREADY(S_AXI_GP0_RREADY),
        .SAXIGP0RRESP(NLW_PS7_i_SAXIGP0RRESP_UNCONNECTED[1:0]),
        .SAXIGP0RVALID(NLW_PS7_i_SAXIGP0RVALID_UNCONNECTED),
        .SAXIGP0WDATA(S_AXI_GP0_WDATA),
        .SAXIGP0WID(S_AXI_GP0_WID),
        .SAXIGP0WLAST(S_AXI_GP0_WLAST),
        .SAXIGP0WREADY(NLW_PS7_i_SAXIGP0WREADY_UNCONNECTED),
        .SAXIGP0WSTRB(S_AXI_GP0_WSTRB),
        .SAXIGP0WVALID(S_AXI_GP0_WVALID),
        .SAXIGP1ACLK(S_AXI_GP1_ACLK),
        .SAXIGP1ARADDR(S_AXI_GP1_ARADDR),
        .SAXIGP1ARBURST(S_AXI_GP1_ARBURST),
        .SAXIGP1ARCACHE(S_AXI_GP1_ARCACHE),
        .SAXIGP1ARESETN(NLW_PS7_i_SAXIGP1ARESETN_UNCONNECTED),
        .SAXIGP1ARID(S_AXI_GP1_ARID),
        .SAXIGP1ARLEN(S_AXI_GP1_ARLEN),
        .SAXIGP1ARLOCK(S_AXI_GP1_ARLOCK),
        .SAXIGP1ARPROT(S_AXI_GP1_ARPROT),
        .SAXIGP1ARQOS(S_AXI_GP1_ARQOS),
        .SAXIGP1ARREADY(NLW_PS7_i_SAXIGP1ARREADY_UNCONNECTED),
        .SAXIGP1ARSIZE(S_AXI_GP1_ARSIZE[1:0]),
        .SAXIGP1ARVALID(S_AXI_GP1_ARVALID),
        .SAXIGP1AWADDR(S_AXI_GP1_AWADDR),
        .SAXIGP1AWBURST(S_AXI_GP1_AWBURST),
        .SAXIGP1AWCACHE(S_AXI_GP1_AWCACHE),
        .SAXIGP1AWID(S_AXI_GP1_AWID),
        .SAXIGP1AWLEN(S_AXI_GP1_AWLEN),
        .SAXIGP1AWLOCK(S_AXI_GP1_AWLOCK),
        .SAXIGP1AWPROT(S_AXI_GP1_AWPROT),
        .SAXIGP1AWQOS(S_AXI_GP1_AWQOS),
        .SAXIGP1AWREADY(NLW_PS7_i_SAXIGP1AWREADY_UNCONNECTED),
        .SAXIGP1AWSIZE(S_AXI_GP1_AWSIZE[1:0]),
        .SAXIGP1AWVALID(S_AXI_GP1_AWVALID),
        .SAXIGP1BID(NLW_PS7_i_SAXIGP1BID_UNCONNECTED[5:0]),
        .SAXIGP1BREADY(S_AXI_GP1_BREADY),
        .SAXIGP1BRESP(NLW_PS7_i_SAXIGP1BRESP_UNCONNECTED[1:0]),
        .SAXIGP1BVALID(NLW_PS7_i_SAXIGP1BVALID_UNCONNECTED),
        .SAXIGP1RDATA(NLW_PS7_i_SAXIGP1RDATA_UNCONNECTED[31:0]),
        .SAXIGP1RID(NLW_PS7_i_SAXIGP1RID_UNCONNECTED[5:0]),
        .SAXIGP1RLAST(NLW_PS7_i_SAXIGP1RLAST_UNCONNECTED),
        .SAXIGP1RREADY(S_AXI_GP1_RREADY),
        .SAXIGP1RRESP(NLW_PS7_i_SAXIGP1RRESP_UNCONNECTED[1:0]),
        .SAXIGP1RVALID(NLW_PS7_i_SAXIGP1RVALID_UNCONNECTED),
        .SAXIGP1WDATA(S_AXI_GP1_WDATA),
        .SAXIGP1WID(S_AXI_GP1_WID),
        .SAXIGP1WLAST(S_AXI_GP1_WLAST),
        .SAXIGP1WREADY(NLW_PS7_i_SAXIGP1WREADY_UNCONNECTED),
        .SAXIGP1WSTRB(S_AXI_GP1_WSTRB),
        .SAXIGP1WVALID(S_AXI_GP1_WVALID),
        .SAXIHP0ACLK(S_AXI_HP0_ACLK),
        .SAXIHP0ARADDR(S_AXI_HP0_ARADDR),
        .SAXIHP0ARBURST(S_AXI_HP0_ARBURST),
        .SAXIHP0ARCACHE(S_AXI_HP0_ARCACHE),
        .SAXIHP0ARESETN(NLW_PS7_i_SAXIHP0ARESETN_UNCONNECTED),
        .SAXIHP0ARID(S_AXI_HP0_ARID),
        .SAXIHP0ARLEN(S_AXI_HP0_ARLEN),
        .SAXIHP0ARLOCK(S_AXI_HP0_ARLOCK),
        .SAXIHP0ARPROT(S_AXI_HP0_ARPROT),
        .SAXIHP0ARQOS(S_AXI_HP0_ARQOS),
        .SAXIHP0ARREADY(NLW_PS7_i_SAXIHP0ARREADY_UNCONNECTED),
        .SAXIHP0ARSIZE(S_AXI_HP0_ARSIZE[1:0]),
        .SAXIHP0ARVALID(S_AXI_HP0_ARVALID),
        .SAXIHP0AWADDR(S_AXI_HP0_AWADDR),
        .SAXIHP0AWBURST(S_AXI_HP0_AWBURST),
        .SAXIHP0AWCACHE(S_AXI_HP0_AWCACHE),
        .SAXIHP0AWID(S_AXI_HP0_AWID),
        .SAXIHP0AWLEN(S_AXI_HP0_AWLEN),
        .SAXIHP0AWLOCK(S_AXI_HP0_AWLOCK),
        .SAXIHP0AWPROT(S_AXI_HP0_AWPROT),
        .SAXIHP0AWQOS(S_AXI_HP0_AWQOS),
        .SAXIHP0AWREADY(S_AXI_HP0_AWREADY),
        .SAXIHP0AWSIZE(S_AXI_HP0_AWSIZE[1:0]),
        .SAXIHP0AWVALID(S_AXI_HP0_AWVALID),
        .SAXIHP0BID(NLW_PS7_i_SAXIHP0BID_UNCONNECTED[5:0]),
        .SAXIHP0BREADY(S_AXI_HP0_BREADY),
        .SAXIHP0BRESP(S_AXI_HP0_BRESP),
        .SAXIHP0BVALID(S_AXI_HP0_BVALID),
        .SAXIHP0RACOUNT(NLW_PS7_i_SAXIHP0RACOUNT_UNCONNECTED[2:0]),
        .SAXIHP0RCOUNT(NLW_PS7_i_SAXIHP0RCOUNT_UNCONNECTED[7:0]),
        .SAXIHP0RDATA(NLW_PS7_i_SAXIHP0RDATA_UNCONNECTED[63:0]),
        .SAXIHP0RDISSUECAP1EN(S_AXI_HP0_RDISSUECAP1_EN),
        .SAXIHP0RID(NLW_PS7_i_SAXIHP0RID_UNCONNECTED[5:0]),
        .SAXIHP0RLAST(NLW_PS7_i_SAXIHP0RLAST_UNCONNECTED),
        .SAXIHP0RREADY(S_AXI_HP0_RREADY),
        .SAXIHP0RRESP(NLW_PS7_i_SAXIHP0RRESP_UNCONNECTED[1:0]),
        .SAXIHP0RVALID(NLW_PS7_i_SAXIHP0RVALID_UNCONNECTED),
        .SAXIHP0WACOUNT(NLW_PS7_i_SAXIHP0WACOUNT_UNCONNECTED[5:0]),
        .SAXIHP0WCOUNT(NLW_PS7_i_SAXIHP0WCOUNT_UNCONNECTED[7:0]),
        .SAXIHP0WDATA(S_AXI_HP0_WDATA),
        .SAXIHP0WID(S_AXI_HP0_WID),
        .SAXIHP0WLAST(S_AXI_HP0_WLAST),
        .SAXIHP0WREADY(S_AXI_HP0_WREADY),
        .SAXIHP0WRISSUECAP1EN(S_AXI_HP0_WRISSUECAP1_EN),
        .SAXIHP0WSTRB(S_AXI_HP0_WSTRB),
        .SAXIHP0WVALID(S_AXI_HP0_WVALID),
        .SAXIHP1ACLK(S_AXI_HP1_ACLK),
        .SAXIHP1ARADDR(S_AXI_HP1_ARADDR),
        .SAXIHP1ARBURST(S_AXI_HP1_ARBURST),
        .SAXIHP1ARCACHE(S_AXI_HP1_ARCACHE),
        .SAXIHP1ARESETN(NLW_PS7_i_SAXIHP1ARESETN_UNCONNECTED),
        .SAXIHP1ARID(S_AXI_HP1_ARID),
        .SAXIHP1ARLEN(S_AXI_HP1_ARLEN),
        .SAXIHP1ARLOCK(S_AXI_HP1_ARLOCK),
        .SAXIHP1ARPROT(S_AXI_HP1_ARPROT),
        .SAXIHP1ARQOS(S_AXI_HP1_ARQOS),
        .SAXIHP1ARREADY(NLW_PS7_i_SAXIHP1ARREADY_UNCONNECTED),
        .SAXIHP1ARSIZE(S_AXI_HP1_ARSIZE[1:0]),
        .SAXIHP1ARVALID(S_AXI_HP1_ARVALID),
        .SAXIHP1AWADDR(S_AXI_HP1_AWADDR),
        .SAXIHP1AWBURST(S_AXI_HP1_AWBURST),
        .SAXIHP1AWCACHE(S_AXI_HP1_AWCACHE),
        .SAXIHP1AWID(S_AXI_HP1_AWID),
        .SAXIHP1AWLEN(S_AXI_HP1_AWLEN),
        .SAXIHP1AWLOCK(S_AXI_HP1_AWLOCK),
        .SAXIHP1AWPROT(S_AXI_HP1_AWPROT),
        .SAXIHP1AWQOS(S_AXI_HP1_AWQOS),
        .SAXIHP1AWREADY(NLW_PS7_i_SAXIHP1AWREADY_UNCONNECTED),
        .SAXIHP1AWSIZE(S_AXI_HP1_AWSIZE[1:0]),
        .SAXIHP1AWVALID(S_AXI_HP1_AWVALID),
        .SAXIHP1BID(NLW_PS7_i_SAXIHP1BID_UNCONNECTED[5:0]),
        .SAXIHP1BREADY(S_AXI_HP1_BREADY),
        .SAXIHP1BRESP(NLW_PS7_i_SAXIHP1BRESP_UNCONNECTED[1:0]),
        .SAXIHP1BVALID(NLW_PS7_i_SAXIHP1BVALID_UNCONNECTED),
        .SAXIHP1RACOUNT(NLW_PS7_i_SAXIHP1RACOUNT_UNCONNECTED[2:0]),
        .SAXIHP1RCOUNT(NLW_PS7_i_SAXIHP1RCOUNT_UNCONNECTED[7:0]),
        .SAXIHP1RDATA(NLW_PS7_i_SAXIHP1RDATA_UNCONNECTED[63:0]),
        .SAXIHP1RDISSUECAP1EN(S_AXI_HP1_RDISSUECAP1_EN),
        .SAXIHP1RID(NLW_PS7_i_SAXIHP1RID_UNCONNECTED[5:0]),
        .SAXIHP1RLAST(NLW_PS7_i_SAXIHP1RLAST_UNCONNECTED),
        .SAXIHP1RREADY(S_AXI_HP1_RREADY),
        .SAXIHP1RRESP(NLW_PS7_i_SAXIHP1RRESP_UNCONNECTED[1:0]),
        .SAXIHP1RVALID(NLW_PS7_i_SAXIHP1RVALID_UNCONNECTED),
        .SAXIHP1WACOUNT(NLW_PS7_i_SAXIHP1WACOUNT_UNCONNECTED[5:0]),
        .SAXIHP1WCOUNT(NLW_PS7_i_SAXIHP1WCOUNT_UNCONNECTED[7:0]),
        .SAXIHP1WDATA(S_AXI_HP1_WDATA),
        .SAXIHP1WID(S_AXI_HP1_WID),
        .SAXIHP1WLAST(S_AXI_HP1_WLAST),
        .SAXIHP1WREADY(NLW_PS7_i_SAXIHP1WREADY_UNCONNECTED),
        .SAXIHP1WRISSUECAP1EN(S_AXI_HP1_WRISSUECAP1_EN),
        .SAXIHP1WSTRB(S_AXI_HP1_WSTRB),
        .SAXIHP1WVALID(S_AXI_HP1_WVALID),
        .SAXIHP2ACLK(S_AXI_HP2_ACLK),
        .SAXIHP2ARADDR(S_AXI_HP2_ARADDR),
        .SAXIHP2ARBURST(S_AXI_HP2_ARBURST),
        .SAXIHP2ARCACHE(S_AXI_HP2_ARCACHE),
        .SAXIHP2ARESETN(NLW_PS7_i_SAXIHP2ARESETN_UNCONNECTED),
        .SAXIHP2ARID(S_AXI_HP2_ARID),
        .SAXIHP2ARLEN(S_AXI_HP2_ARLEN),
        .SAXIHP2ARLOCK(S_AXI_HP2_ARLOCK),
        .SAXIHP2ARPROT(S_AXI_HP2_ARPROT),
        .SAXIHP2ARQOS(S_AXI_HP2_ARQOS),
        .SAXIHP2ARREADY(NLW_PS7_i_SAXIHP2ARREADY_UNCONNECTED),
        .SAXIHP2ARSIZE(S_AXI_HP2_ARSIZE[1:0]),
        .SAXIHP2ARVALID(S_AXI_HP2_ARVALID),
        .SAXIHP2AWADDR(S_AXI_HP2_AWADDR),
        .SAXIHP2AWBURST(S_AXI_HP2_AWBURST),
        .SAXIHP2AWCACHE(S_AXI_HP2_AWCACHE),
        .SAXIHP2AWID(S_AXI_HP2_AWID),
        .SAXIHP2AWLEN(S_AXI_HP2_AWLEN),
        .SAXIHP2AWLOCK(S_AXI_HP2_AWLOCK),
        .SAXIHP2AWPROT(S_AXI_HP2_AWPROT),
        .SAXIHP2AWQOS(S_AXI_HP2_AWQOS),
        .SAXIHP2AWREADY(NLW_PS7_i_SAXIHP2AWREADY_UNCONNECTED),
        .SAXIHP2AWSIZE(S_AXI_HP2_AWSIZE[1:0]),
        .SAXIHP2AWVALID(S_AXI_HP2_AWVALID),
        .SAXIHP2BID(NLW_PS7_i_SAXIHP2BID_UNCONNECTED[5:0]),
        .SAXIHP2BREADY(S_AXI_HP2_BREADY),
        .SAXIHP2BRESP(NLW_PS7_i_SAXIHP2BRESP_UNCONNECTED[1:0]),
        .SAXIHP2BVALID(NLW_PS7_i_SAXIHP2BVALID_UNCONNECTED),
        .SAXIHP2RACOUNT(NLW_PS7_i_SAXIHP2RACOUNT_UNCONNECTED[2:0]),
        .SAXIHP2RCOUNT(NLW_PS7_i_SAXIHP2RCOUNT_UNCONNECTED[7:0]),
        .SAXIHP2RDATA(NLW_PS7_i_SAXIHP2RDATA_UNCONNECTED[63:0]),
        .SAXIHP2RDISSUECAP1EN(S_AXI_HP2_RDISSUECAP1_EN),
        .SAXIHP2RID(NLW_PS7_i_SAXIHP2RID_UNCONNECTED[5:0]),
        .SAXIHP2RLAST(NLW_PS7_i_SAXIHP2RLAST_UNCONNECTED),
        .SAXIHP2RREADY(S_AXI_HP2_RREADY),
        .SAXIHP2RRESP(NLW_PS7_i_SAXIHP2RRESP_UNCONNECTED[1:0]),
        .SAXIHP2RVALID(NLW_PS7_i_SAXIHP2RVALID_UNCONNECTED),
        .SAXIHP2WACOUNT(NLW_PS7_i_SAXIHP2WACOUNT_UNCONNECTED[5:0]),
        .SAXIHP2WCOUNT(NLW_PS7_i_SAXIHP2WCOUNT_UNCONNECTED[7:0]),
        .SAXIHP2WDATA(S_AXI_HP2_WDATA),
        .SAXIHP2WID(S_AXI_HP2_WID),
        .SAXIHP2WLAST(S_AXI_HP2_WLAST),
        .SAXIHP2WREADY(NLW_PS7_i_SAXIHP2WREADY_UNCONNECTED),
        .SAXIHP2WRISSUECAP1EN(S_AXI_HP2_WRISSUECAP1_EN),
        .SAXIHP2WSTRB(S_AXI_HP2_WSTRB),
        .SAXIHP2WVALID(S_AXI_HP2_WVALID),
        .SAXIHP3ACLK(S_AXI_HP3_ACLK),
        .SAXIHP3ARADDR(S_AXI_HP3_ARADDR),
        .SAXIHP3ARBURST(S_AXI_HP3_ARBURST),
        .SAXIHP3ARCACHE(S_AXI_HP3_ARCACHE),
        .SAXIHP3ARESETN(NLW_PS7_i_SAXIHP3ARESETN_UNCONNECTED),
        .SAXIHP3ARID(S_AXI_HP3_ARID),
        .SAXIHP3ARLEN(S_AXI_HP3_ARLEN),
        .SAXIHP3ARLOCK(S_AXI_HP3_ARLOCK),
        .SAXIHP3ARPROT(S_AXI_HP3_ARPROT),
        .SAXIHP3ARQOS(S_AXI_HP3_ARQOS),
        .SAXIHP3ARREADY(NLW_PS7_i_SAXIHP3ARREADY_UNCONNECTED),
        .SAXIHP3ARSIZE(S_AXI_HP3_ARSIZE[1:0]),
        .SAXIHP3ARVALID(S_AXI_HP3_ARVALID),
        .SAXIHP3AWADDR(S_AXI_HP3_AWADDR),
        .SAXIHP3AWBURST(S_AXI_HP3_AWBURST),
        .SAXIHP3AWCACHE(S_AXI_HP3_AWCACHE),
        .SAXIHP3AWID(S_AXI_HP3_AWID),
        .SAXIHP3AWLEN(S_AXI_HP3_AWLEN),
        .SAXIHP3AWLOCK(S_AXI_HP3_AWLOCK),
        .SAXIHP3AWPROT(S_AXI_HP3_AWPROT),
        .SAXIHP3AWQOS(S_AXI_HP3_AWQOS),
        .SAXIHP3AWREADY(NLW_PS7_i_SAXIHP3AWREADY_UNCONNECTED),
        .SAXIHP3AWSIZE(S_AXI_HP3_AWSIZE[1:0]),
        .SAXIHP3AWVALID(S_AXI_HP3_AWVALID),
        .SAXIHP3BID(NLW_PS7_i_SAXIHP3BID_UNCONNECTED[5:0]),
        .SAXIHP3BREADY(S_AXI_HP3_BREADY),
        .SAXIHP3BRESP(NLW_PS7_i_SAXIHP3BRESP_UNCONNECTED[1:0]),
        .SAXIHP3BVALID(NLW_PS7_i_SAXIHP3BVALID_UNCONNECTED),
        .SAXIHP3RACOUNT(NLW_PS7_i_SAXIHP3RACOUNT_UNCONNECTED[2:0]),
        .SAXIHP3RCOUNT(NLW_PS7_i_SAXIHP3RCOUNT_UNCONNECTED[7:0]),
        .SAXIHP3RDATA(NLW_PS7_i_SAXIHP3RDATA_UNCONNECTED[63:0]),
        .SAXIHP3RDISSUECAP1EN(S_AXI_HP3_RDISSUECAP1_EN),
        .SAXIHP3RID(NLW_PS7_i_SAXIHP3RID_UNCONNECTED[5:0]),
        .SAXIHP3RLAST(NLW_PS7_i_SAXIHP3RLAST_UNCONNECTED),
        .SAXIHP3RREADY(S_AXI_HP3_RREADY),
        .SAXIHP3RRESP(NLW_PS7_i_SAXIHP3RRESP_UNCONNECTED[1:0]),
        .SAXIHP3RVALID(NLW_PS7_i_SAXIHP3RVALID_UNCONNECTED),
        .SAXIHP3WACOUNT(NLW_PS7_i_SAXIHP3WACOUNT_UNCONNECTED[5:0]),
        .SAXIHP3WCOUNT(NLW_PS7_i_SAXIHP3WCOUNT_UNCONNECTED[7:0]),
        .SAXIHP3WDATA(S_AXI_HP3_WDATA),
        .SAXIHP3WID(S_AXI_HP3_WID),
        .SAXIHP3WLAST(S_AXI_HP3_WLAST),
        .SAXIHP3WREADY(NLW_PS7_i_SAXIHP3WREADY_UNCONNECTED),
        .SAXIHP3WRISSUECAP1EN(S_AXI_HP3_WRISSUECAP1_EN),
        .SAXIHP3WSTRB(S_AXI_HP3_WSTRB),
        .SAXIHP3WVALID(S_AXI_HP3_WVALID));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF PS_CLK_BIBUF
       (.IO(buffered_PS_CLK),
        .PAD(PS_CLK));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF PS_PORB_BIBUF
       (.IO(buffered_PS_PORB),
        .PAD(PS_PORB));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF PS_SRSTB_BIBUF
       (.IO(buffered_PS_SRSTB),
        .PAD(PS_SRSTB));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \buffer_fclk_clk_0.FCLK_CLK_0_BUFG 
       (.I(FCLK_CLK_unbuffered),
        .O(FCLK_CLK0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[0].MIO_BIBUF 
       (.IO(buffered_MIO[0]),
        .PAD(MIO[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[10].MIO_BIBUF 
       (.IO(buffered_MIO[10]),
        .PAD(MIO[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[11].MIO_BIBUF 
       (.IO(buffered_MIO[11]),
        .PAD(MIO[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[12].MIO_BIBUF 
       (.IO(buffered_MIO[12]),
        .PAD(MIO[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[13].MIO_BIBUF 
       (.IO(buffered_MIO[13]),
        .PAD(MIO[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[14].MIO_BIBUF 
       (.IO(buffered_MIO[14]),
        .PAD(MIO[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[15].MIO_BIBUF 
       (.IO(buffered_MIO[15]),
        .PAD(MIO[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[16].MIO_BIBUF 
       (.IO(buffered_MIO[16]),
        .PAD(MIO[16]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[17].MIO_BIBUF 
       (.IO(buffered_MIO[17]),
        .PAD(MIO[17]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[18].MIO_BIBUF 
       (.IO(buffered_MIO[18]),
        .PAD(MIO[18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[19].MIO_BIBUF 
       (.IO(buffered_MIO[19]),
        .PAD(MIO[19]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[1].MIO_BIBUF 
       (.IO(buffered_MIO[1]),
        .PAD(MIO[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[20].MIO_BIBUF 
       (.IO(buffered_MIO[20]),
        .PAD(MIO[20]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[21].MIO_BIBUF 
       (.IO(buffered_MIO[21]),
        .PAD(MIO[21]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[22].MIO_BIBUF 
       (.IO(buffered_MIO[22]),
        .PAD(MIO[22]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[23].MIO_BIBUF 
       (.IO(buffered_MIO[23]),
        .PAD(MIO[23]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[24].MIO_BIBUF 
       (.IO(buffered_MIO[24]),
        .PAD(MIO[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[25].MIO_BIBUF 
       (.IO(buffered_MIO[25]),
        .PAD(MIO[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[26].MIO_BIBUF 
       (.IO(buffered_MIO[26]),
        .PAD(MIO[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[27].MIO_BIBUF 
       (.IO(buffered_MIO[27]),
        .PAD(MIO[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[28].MIO_BIBUF 
       (.IO(buffered_MIO[28]),
        .PAD(MIO[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[29].MIO_BIBUF 
       (.IO(buffered_MIO[29]),
        .PAD(MIO[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[2].MIO_BIBUF 
       (.IO(buffered_MIO[2]),
        .PAD(MIO[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[30].MIO_BIBUF 
       (.IO(buffered_MIO[30]),
        .PAD(MIO[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[31].MIO_BIBUF 
       (.IO(buffered_MIO[31]),
        .PAD(MIO[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[32].MIO_BIBUF 
       (.IO(buffered_MIO[32]),
        .PAD(MIO[32]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[33].MIO_BIBUF 
       (.IO(buffered_MIO[33]),
        .PAD(MIO[33]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[34].MIO_BIBUF 
       (.IO(buffered_MIO[34]),
        .PAD(MIO[34]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[35].MIO_BIBUF 
       (.IO(buffered_MIO[35]),
        .PAD(MIO[35]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[36].MIO_BIBUF 
       (.IO(buffered_MIO[36]),
        .PAD(MIO[36]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[37].MIO_BIBUF 
       (.IO(buffered_MIO[37]),
        .PAD(MIO[37]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[38].MIO_BIBUF 
       (.IO(buffered_MIO[38]),
        .PAD(MIO[38]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[39].MIO_BIBUF 
       (.IO(buffered_MIO[39]),
        .PAD(MIO[39]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[3].MIO_BIBUF 
       (.IO(buffered_MIO[3]),
        .PAD(MIO[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[40].MIO_BIBUF 
       (.IO(buffered_MIO[40]),
        .PAD(MIO[40]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[41].MIO_BIBUF 
       (.IO(buffered_MIO[41]),
        .PAD(MIO[41]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[42].MIO_BIBUF 
       (.IO(buffered_MIO[42]),
        .PAD(MIO[42]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[43].MIO_BIBUF 
       (.IO(buffered_MIO[43]),
        .PAD(MIO[43]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[44].MIO_BIBUF 
       (.IO(buffered_MIO[44]),
        .PAD(MIO[44]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[45].MIO_BIBUF 
       (.IO(buffered_MIO[45]),
        .PAD(MIO[45]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[46].MIO_BIBUF 
       (.IO(buffered_MIO[46]),
        .PAD(MIO[46]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[47].MIO_BIBUF 
       (.IO(buffered_MIO[47]),
        .PAD(MIO[47]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[48].MIO_BIBUF 
       (.IO(buffered_MIO[48]),
        .PAD(MIO[48]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[49].MIO_BIBUF 
       (.IO(buffered_MIO[49]),
        .PAD(MIO[49]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[4].MIO_BIBUF 
       (.IO(buffered_MIO[4]),
        .PAD(MIO[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[50].MIO_BIBUF 
       (.IO(buffered_MIO[50]),
        .PAD(MIO[50]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[51].MIO_BIBUF 
       (.IO(buffered_MIO[51]),
        .PAD(MIO[51]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[52].MIO_BIBUF 
       (.IO(buffered_MIO[52]),
        .PAD(MIO[52]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[53].MIO_BIBUF 
       (.IO(buffered_MIO[53]),
        .PAD(MIO[53]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[5].MIO_BIBUF 
       (.IO(buffered_MIO[5]),
        .PAD(MIO[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[6].MIO_BIBUF 
       (.IO(buffered_MIO[6]),
        .PAD(MIO[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[7].MIO_BIBUF 
       (.IO(buffered_MIO[7]),
        .PAD(MIO[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[8].MIO_BIBUF 
       (.IO(buffered_MIO[8]),
        .PAD(MIO[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[9].MIO_BIBUF 
       (.IO(buffered_MIO[9]),
        .PAD(MIO[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk14[0].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[0]),
        .PAD(DDR_BankAddr[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk14[1].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[1]),
        .PAD(DDR_BankAddr[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk14[2].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[2]),
        .PAD(DDR_BankAddr[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[0].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[0]),
        .PAD(DDR_Addr[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[10].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[10]),
        .PAD(DDR_Addr[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[11].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[11]),
        .PAD(DDR_Addr[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[12].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[12]),
        .PAD(DDR_Addr[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[13].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[13]),
        .PAD(DDR_Addr[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[14].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[14]),
        .PAD(DDR_Addr[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[1].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[1]),
        .PAD(DDR_Addr[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[2].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[2]),
        .PAD(DDR_Addr[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[3].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[3]),
        .PAD(DDR_Addr[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[4].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[4]),
        .PAD(DDR_Addr[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[5].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[5]),
        .PAD(DDR_Addr[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[6].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[6]),
        .PAD(DDR_Addr[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[7].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[7]),
        .PAD(DDR_Addr[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[8].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[8]),
        .PAD(DDR_Addr[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[9].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[9]),
        .PAD(DDR_Addr[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk16[0].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[0]),
        .PAD(DDR_DM[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk16[1].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[1]),
        .PAD(DDR_DM[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk16[2].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[2]),
        .PAD(DDR_DM[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk16[3].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[3]),
        .PAD(DDR_DM[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[0].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[0]),
        .PAD(DDR_DQ[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[10].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[10]),
        .PAD(DDR_DQ[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[11].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[11]),
        .PAD(DDR_DQ[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[12].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[12]),
        .PAD(DDR_DQ[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[13].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[13]),
        .PAD(DDR_DQ[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[14].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[14]),
        .PAD(DDR_DQ[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[15].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[15]),
        .PAD(DDR_DQ[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[16].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[16]),
        .PAD(DDR_DQ[16]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[17].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[17]),
        .PAD(DDR_DQ[17]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[18].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[18]),
        .PAD(DDR_DQ[18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[19].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[19]),
        .PAD(DDR_DQ[19]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[1].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[1]),
        .PAD(DDR_DQ[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[20].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[20]),
        .PAD(DDR_DQ[20]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[21].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[21]),
        .PAD(DDR_DQ[21]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[22].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[22]),
        .PAD(DDR_DQ[22]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[23].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[23]),
        .PAD(DDR_DQ[23]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[24].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[24]),
        .PAD(DDR_DQ[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[25].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[25]),
        .PAD(DDR_DQ[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[26].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[26]),
        .PAD(DDR_DQ[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[27].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[27]),
        .PAD(DDR_DQ[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[28].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[28]),
        .PAD(DDR_DQ[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[29].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[29]),
        .PAD(DDR_DQ[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[2].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[2]),
        .PAD(DDR_DQ[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[30].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[30]),
        .PAD(DDR_DQ[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[31].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[31]),
        .PAD(DDR_DQ[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[3].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[3]),
        .PAD(DDR_DQ[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[4].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[4]),
        .PAD(DDR_DQ[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[5].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[5]),
        .PAD(DDR_DQ[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[6].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[6]),
        .PAD(DDR_DQ[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[7].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[7]),
        .PAD(DDR_DQ[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[8].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[8]),
        .PAD(DDR_DQ[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[9].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[9]),
        .PAD(DDR_DQ[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk18[0].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[0]),
        .PAD(DDR_DQS_n[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk18[1].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[1]),
        .PAD(DDR_DQS_n[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk18[2].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[2]),
        .PAD(DDR_DQS_n[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk18[3].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[3]),
        .PAD(DDR_DQS_n[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk19[0].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[0]),
        .PAD(DDR_DQS[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk19[1].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[1]),
        .PAD(DDR_DQS[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk19[2].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[2]),
        .PAD(DDR_DQS[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk19[3].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[3]),
        .PAD(DDR_DQS[3]));
endmodule

module zynq_blk_ps7_0_axi_periph_2
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arready,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awready,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wready,
    M00_AXI_wvalid,
    M01_ACLK,
    M01_ARESETN,
    M01_AXI_araddr,
    M01_AXI_arready,
    M01_AXI_arvalid,
    M01_AXI_awaddr,
    M01_AXI_awready,
    M01_AXI_awvalid,
    M01_AXI_bready,
    M01_AXI_bresp,
    M01_AXI_bvalid,
    M01_AXI_rdata,
    M01_AXI_rready,
    M01_AXI_rresp,
    M01_AXI_rvalid,
    M01_AXI_wdata,
    M01_AXI_wready,
    M01_AXI_wstrb,
    M01_AXI_wvalid,
    M02_ACLK,
    M02_ARESETN,
    M02_AXI_araddr,
    M02_AXI_arprot,
    M02_AXI_arready,
    M02_AXI_arvalid,
    M02_AXI_awaddr,
    M02_AXI_awprot,
    M02_AXI_awready,
    M02_AXI_awvalid,
    M02_AXI_bready,
    M02_AXI_bresp,
    M02_AXI_bvalid,
    M02_AXI_rdata,
    M02_AXI_rready,
    M02_AXI_rresp,
    M02_AXI_rvalid,
    M02_AXI_wdata,
    M02_AXI_wready,
    M02_AXI_wstrb,
    M02_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arid,
    S00_AXI_arlen,
    S00_AXI_arlock,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awid,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awvalid,
    S00_AXI_bid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rid,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wid,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid);
  input ACLK;
  input ARESETN;
  input M00_ACLK;
  input M00_ARESETN;
  output [31:0]M00_AXI_araddr;
  input [0:0]M00_AXI_arready;
  output [0:0]M00_AXI_arvalid;
  output [31:0]M00_AXI_awaddr;
  input [0:0]M00_AXI_awready;
  output [0:0]M00_AXI_awvalid;
  output [0:0]M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input [0:0]M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  output [0:0]M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input [0:0]M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  input [0:0]M00_AXI_wready;
  output [0:0]M00_AXI_wvalid;
  input M01_ACLK;
  input M01_ARESETN;
  output [31:0]M01_AXI_araddr;
  input M01_AXI_arready;
  output M01_AXI_arvalid;
  output [31:0]M01_AXI_awaddr;
  input M01_AXI_awready;
  output M01_AXI_awvalid;
  output M01_AXI_bready;
  input [1:0]M01_AXI_bresp;
  input M01_AXI_bvalid;
  input [31:0]M01_AXI_rdata;
  output M01_AXI_rready;
  input [1:0]M01_AXI_rresp;
  input M01_AXI_rvalid;
  output [31:0]M01_AXI_wdata;
  input M01_AXI_wready;
  output [3:0]M01_AXI_wstrb;
  output M01_AXI_wvalid;
  input M02_ACLK;
  input M02_ARESETN;
  output [31:0]M02_AXI_araddr;
  output [2:0]M02_AXI_arprot;
  input M02_AXI_arready;
  output M02_AXI_arvalid;
  output [31:0]M02_AXI_awaddr;
  output [2:0]M02_AXI_awprot;
  input M02_AXI_awready;
  output M02_AXI_awvalid;
  output M02_AXI_bready;
  input [1:0]M02_AXI_bresp;
  input M02_AXI_bvalid;
  input [31:0]M02_AXI_rdata;
  output M02_AXI_rready;
  input [1:0]M02_AXI_rresp;
  input M02_AXI_rvalid;
  output [31:0]M02_AXI_wdata;
  input M02_AXI_wready;
  output [3:0]M02_AXI_wstrb;
  output M02_AXI_wvalid;
  input S00_ACLK;
  input S00_ARESETN;
  input [31:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [11:0]S00_AXI_arid;
  input [3:0]S00_AXI_arlen;
  input [1:0]S00_AXI_arlock;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  output S00_AXI_arready;
  input [2:0]S00_AXI_arsize;
  input S00_AXI_arvalid;
  input [31:0]S00_AXI_awaddr;
  input [1:0]S00_AXI_awburst;
  input [3:0]S00_AXI_awcache;
  input [11:0]S00_AXI_awid;
  input [3:0]S00_AXI_awlen;
  input [1:0]S00_AXI_awlock;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  output S00_AXI_awready;
  input [2:0]S00_AXI_awsize;
  input S00_AXI_awvalid;
  output [11:0]S00_AXI_bid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  output [11:0]S00_AXI_rid;
  output S00_AXI_rlast;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  input [11:0]S00_AXI_wid;
  input S00_AXI_wlast;
  output S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;

  wire ACLK;
  wire ARESETN;
  wire [31:0]M00_AXI_araddr;
  wire [0:0]M00_AXI_arready;
  wire [0:0]M00_AXI_arvalid;
  wire [31:0]M00_AXI_awaddr;
  wire [0:0]M00_AXI_awready;
  wire [0:0]M00_AXI_awvalid;
  wire [0:0]M00_AXI_bready;
  wire [0:0]M00_AXI_bvalid;
  wire [31:0]M00_AXI_rdata;
  wire [0:0]M00_AXI_rready;
  wire [0:0]M00_AXI_rvalid;
  wire [31:0]M00_AXI_wdata;
  wire [0:0]M00_AXI_wready;
  wire [0:0]M00_AXI_wvalid;
  wire [31:0]M01_AXI_araddr;
  wire M01_AXI_arready;
  wire M01_AXI_arvalid;
  wire M01_AXI_awready;
  wire M01_AXI_awvalid;
  wire M01_AXI_bready;
  wire M01_AXI_bvalid;
  wire [31:0]M01_AXI_rdata;
  wire M01_AXI_rready;
  wire M01_AXI_rvalid;
  wire [31:0]M01_AXI_wdata;
  wire M01_AXI_wready;
  wire M01_AXI_wvalid;
  wire [31:0]M02_AXI_araddr;
  wire M02_AXI_arready;
  wire M02_AXI_arvalid;
  wire [31:0]M02_AXI_awaddr;
  wire M02_AXI_awready;
  wire M02_AXI_awvalid;
  wire M02_AXI_bready;
  wire M02_AXI_bvalid;
  wire [31:0]M02_AXI_rdata;
  wire M02_AXI_rready;
  wire M02_AXI_rvalid;
  wire [31:0]M02_AXI_wdata;
  wire M02_AXI_wready;
  wire [3:0]M02_AXI_wstrb;
  wire M02_AXI_wvalid;
  wire S00_ACLK;
  wire S00_ARESETN;
  wire [31:0]S00_AXI_araddr;
  wire [1:0]S00_AXI_arburst;
  wire [11:0]S00_AXI_arid;
  wire [3:0]S00_AXI_arlen;
  wire S00_AXI_arready;
  wire [2:0]S00_AXI_arsize;
  wire S00_AXI_arvalid;
  wire [31:0]S00_AXI_awaddr;
  wire [1:0]S00_AXI_awburst;
  wire [11:0]S00_AXI_awid;
  wire [3:0]S00_AXI_awlen;
  wire S00_AXI_awready;
  wire [2:0]S00_AXI_awsize;
  wire S00_AXI_awvalid;
  wire [11:0]S00_AXI_bid;
  wire S00_AXI_bready;
  wire [1:0]S00_AXI_bresp;
  wire S00_AXI_bvalid;
  wire [31:0]S00_AXI_rdata;
  wire [11:0]S00_AXI_rid;
  wire S00_AXI_rlast;
  wire S00_AXI_rready;
  wire [1:0]S00_AXI_rresp;
  wire S00_AXI_rvalid;
  wire [31:0]S00_AXI_wdata;
  wire S00_AXI_wready;
  wire [3:0]S00_AXI_wstrb;
  wire S00_AXI_wvalid;
  wire [31:0]s00_couplers_to_xbar_ARADDR;
  wire s00_couplers_to_xbar_ARREADY;
  wire s00_couplers_to_xbar_ARVALID;
  wire [31:0]s00_couplers_to_xbar_AWADDR;
  wire s00_couplers_to_xbar_AWREADY;
  wire s00_couplers_to_xbar_AWVALID;
  wire s00_couplers_to_xbar_BREADY;
  wire [1:0]s00_couplers_to_xbar_BRESP;
  wire s00_couplers_to_xbar_BVALID;
  wire [31:0]s00_couplers_to_xbar_RDATA;
  wire s00_couplers_to_xbar_RREADY;
  wire [1:0]s00_couplers_to_xbar_RRESP;
  wire s00_couplers_to_xbar_RVALID;
  wire [31:0]s00_couplers_to_xbar_WDATA;
  wire s00_couplers_to_xbar_WREADY;
  wire [3:0]s00_couplers_to_xbar_WSTRB;
  wire s00_couplers_to_xbar_WVALID;
  wire NLW_s00_couplers_S00_AXI_wlast_UNCONNECTED;
  wire [15:12]NLW_s00_couplers_S00_AXI_araddr_UNCONNECTED;
  wire [3:0]NLW_s00_couplers_S00_AXI_arcache_UNCONNECTED;
  wire [1:0]NLW_s00_couplers_S00_AXI_arlock_UNCONNECTED;
  wire [2:0]NLW_s00_couplers_S00_AXI_arprot_UNCONNECTED;
  wire [3:0]NLW_s00_couplers_S00_AXI_arqos_UNCONNECTED;
  wire [2:2]NLW_s00_couplers_S00_AXI_arsize_UNCONNECTED;
  wire [15:12]NLW_s00_couplers_S00_AXI_awaddr_UNCONNECTED;
  wire [3:0]NLW_s00_couplers_S00_AXI_awcache_UNCONNECTED;
  wire [1:0]NLW_s00_couplers_S00_AXI_awlock_UNCONNECTED;
  wire [2:0]NLW_s00_couplers_S00_AXI_awprot_UNCONNECTED;
  wire [3:0]NLW_s00_couplers_S00_AXI_awqos_UNCONNECTED;
  wire [2:2]NLW_s00_couplers_S00_AXI_awsize_UNCONNECTED;
  wire [11:0]NLW_s00_couplers_S00_AXI_wid_UNCONNECTED;
  wire [15:10]NLW_s00_couplers_m_axi_araddr_UNCONNECTED;
  wire [2:0]NLW_s00_couplers_m_axi_arprot_UNCONNECTED;
  wire [15:10]NLW_s00_couplers_m_axi_awaddr_UNCONNECTED;
  wire [2:0]NLW_s00_couplers_m_axi_awprot_UNCONNECTED;
  wire [95:10]NLW_xbar_m_axi_araddr_UNCONNECTED;
  wire [8:0]NLW_xbar_m_axi_arprot_UNCONNECTED;
  wire [95:0]NLW_xbar_m_axi_awaddr_UNCONNECTED;
  wire [8:0]NLW_xbar_m_axi_awprot_UNCONNECTED;
  wire [5:0]NLW_xbar_m_axi_bresp_UNCONNECTED;
  wire [5:0]NLW_xbar_m_axi_rresp_UNCONNECTED;
  wire [63:34]NLW_xbar_m_axi_wdata_UNCONNECTED;
  wire [7:0]NLW_xbar_m_axi_wstrb_UNCONNECTED;
  wire [15:10]NLW_xbar_s_axi_araddr_UNCONNECTED;
  wire [2:0]NLW_xbar_s_axi_arprot_UNCONNECTED;
  wire [15:10]NLW_xbar_s_axi_awaddr_UNCONNECTED;
  wire [2:0]NLW_xbar_s_axi_awprot_UNCONNECTED;

  s00_couplers_imp_2VIQFJ s00_couplers
       (.S00_ACLK(S00_ACLK),
        .S00_ARESETN(S00_ARESETN),
        .S00_AXI_araddr({S00_AXI_araddr[31:16],NLW_s00_couplers_S00_AXI_araddr_UNCONNECTED[15:12],S00_AXI_araddr[11:0]}),
        .S00_AXI_arburst(S00_AXI_arburst),
        .S00_AXI_arcache(NLW_s00_couplers_S00_AXI_arcache_UNCONNECTED[3:0]),
        .S00_AXI_arid(S00_AXI_arid),
        .S00_AXI_arlen(S00_AXI_arlen),
        .S00_AXI_arlock(NLW_s00_couplers_S00_AXI_arlock_UNCONNECTED[1:0]),
        .S00_AXI_arprot(NLW_s00_couplers_S00_AXI_arprot_UNCONNECTED[2:0]),
        .S00_AXI_arqos(NLW_s00_couplers_S00_AXI_arqos_UNCONNECTED[3:0]),
        .S00_AXI_arready(S00_AXI_arready),
        .S00_AXI_arsize({NLW_s00_couplers_S00_AXI_arsize_UNCONNECTED[2],S00_AXI_arsize[1:0]}),
        .S00_AXI_arvalid(S00_AXI_arvalid),
        .S00_AXI_awaddr({S00_AXI_awaddr[31:16],NLW_s00_couplers_S00_AXI_awaddr_UNCONNECTED[15:12],S00_AXI_awaddr[11:0]}),
        .S00_AXI_awburst(S00_AXI_awburst),
        .S00_AXI_awcache(NLW_s00_couplers_S00_AXI_awcache_UNCONNECTED[3:0]),
        .S00_AXI_awid(S00_AXI_awid),
        .S00_AXI_awlen(S00_AXI_awlen),
        .S00_AXI_awlock(NLW_s00_couplers_S00_AXI_awlock_UNCONNECTED[1:0]),
        .S00_AXI_awprot(NLW_s00_couplers_S00_AXI_awprot_UNCONNECTED[2:0]),
        .S00_AXI_awqos(NLW_s00_couplers_S00_AXI_awqos_UNCONNECTED[3:0]),
        .S00_AXI_awready(S00_AXI_awready),
        .S00_AXI_awsize({NLW_s00_couplers_S00_AXI_awsize_UNCONNECTED[2],S00_AXI_awsize[1:0]}),
        .S00_AXI_awvalid(S00_AXI_awvalid),
        .S00_AXI_bid(S00_AXI_bid),
        .S00_AXI_bready(S00_AXI_bready),
        .S00_AXI_bresp(S00_AXI_bresp),
        .S00_AXI_bvalid(S00_AXI_bvalid),
        .S00_AXI_rdata(S00_AXI_rdata),
        .S00_AXI_rid(S00_AXI_rid),
        .S00_AXI_rlast(S00_AXI_rlast),
        .S00_AXI_rready(S00_AXI_rready),
        .S00_AXI_rresp(S00_AXI_rresp),
        .S00_AXI_rvalid(S00_AXI_rvalid),
        .S00_AXI_wdata(S00_AXI_wdata),
        .S00_AXI_wid(NLW_s00_couplers_S00_AXI_wid_UNCONNECTED[11:0]),
        .S00_AXI_wlast(NLW_s00_couplers_S00_AXI_wlast_UNCONNECTED),
        .S00_AXI_wready(S00_AXI_wready),
        .S00_AXI_wstrb(S00_AXI_wstrb),
        .S00_AXI_wvalid(S00_AXI_wvalid),
        .m_axi_araddr({s00_couplers_to_xbar_ARADDR[31:16],NLW_s00_couplers_m_axi_araddr_UNCONNECTED[15:10],s00_couplers_to_xbar_ARADDR[9:0]}),
        .m_axi_arprot(NLW_s00_couplers_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arvalid(s00_couplers_to_xbar_ARVALID),
        .m_axi_awaddr({s00_couplers_to_xbar_AWADDR[31:16],NLW_s00_couplers_m_axi_awaddr_UNCONNECTED[15:10],s00_couplers_to_xbar_AWADDR[9:0]}),
        .m_axi_awprot(NLW_s00_couplers_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awvalid(s00_couplers_to_xbar_AWVALID),
        .m_axi_bready(s00_couplers_to_xbar_BREADY),
        .m_axi_rready(s00_couplers_to_xbar_RREADY),
        .m_axi_wdata(s00_couplers_to_xbar_WDATA),
        .m_axi_wstrb(s00_couplers_to_xbar_WSTRB),
        .m_axi_wvalid(s00_couplers_to_xbar_WVALID),
        .s_axi_arready(s00_couplers_to_xbar_ARREADY),
        .s_axi_awready(s00_couplers_to_xbar_AWREADY),
        .s_axi_bresp(s00_couplers_to_xbar_BRESP),
        .s_axi_bvalid(s00_couplers_to_xbar_BVALID),
        .s_axi_rdata(s00_couplers_to_xbar_RDATA),
        .s_axi_rresp(s00_couplers_to_xbar_RRESP),
        .s_axi_rvalid(s00_couplers_to_xbar_RVALID),
        .s_axi_wready(s00_couplers_to_xbar_WREADY));
  (* X_CORE_INFO = "axi_crossbar_v2_1_19_axi_crossbar,Vivado 2018.3" *) 
  zynq_blk_xbar_0 xbar
       (.aclk(ACLK),
        .aresetn(ARESETN),
        .m_axi_araddr({NLW_xbar_m_axi_araddr_UNCONNECTED[95:68],M02_AXI_araddr[3:2],NLW_xbar_m_axi_araddr_UNCONNECTED[65:41],M01_AXI_araddr[8],NLW_xbar_m_axi_araddr_UNCONNECTED[39:36],M01_AXI_araddr[3:2],NLW_xbar_m_axi_araddr_UNCONNECTED[33:10],M00_AXI_araddr[9:0]}),
        .m_axi_arprot(NLW_xbar_m_axi_arprot_UNCONNECTED[8:0]),
        .m_axi_arready({M02_AXI_arready,M01_AXI_arready,M00_AXI_arready}),
        .m_axi_arvalid({M02_AXI_arvalid,M01_AXI_arvalid,M00_AXI_arvalid}),
        .m_axi_awaddr({NLW_xbar_m_axi_awaddr_UNCONNECTED[95:68],M02_AXI_awaddr[3:2],NLW_xbar_m_axi_awaddr_UNCONNECTED[65:7],M00_AXI_awaddr[6:2],NLW_xbar_m_axi_awaddr_UNCONNECTED[1:0]}),
        .m_axi_awprot(NLW_xbar_m_axi_awprot_UNCONNECTED[8:0]),
        .m_axi_awready({M02_AXI_awready,M01_AXI_awready,M00_AXI_awready}),
        .m_axi_awvalid({M02_AXI_awvalid,M01_AXI_awvalid,M00_AXI_awvalid}),
        .m_axi_bready({M02_AXI_bready,M01_AXI_bready,M00_AXI_bready}),
        .m_axi_bresp(NLW_xbar_m_axi_bresp_UNCONNECTED[5:0]),
        .m_axi_bvalid({M02_AXI_bvalid,M01_AXI_bvalid,M00_AXI_bvalid}),
        .m_axi_rdata({M02_AXI_rdata,M01_AXI_rdata,M00_AXI_rdata}),
        .m_axi_rready({M02_AXI_rready,M01_AXI_rready,M00_AXI_rready}),
        .m_axi_rresp(NLW_xbar_m_axi_rresp_UNCONNECTED[5:0]),
        .m_axi_rvalid({M02_AXI_rvalid,M01_AXI_rvalid,M00_AXI_rvalid}),
        .m_axi_wdata({M02_AXI_wdata,NLW_xbar_m_axi_wdata_UNCONNECTED[63:34],M01_AXI_wdata[1:0],M00_AXI_wdata}),
        .m_axi_wready({M02_AXI_wready,M01_AXI_wready,M00_AXI_wready}),
        .m_axi_wstrb({M02_AXI_wstrb,NLW_xbar_m_axi_wstrb_UNCONNECTED[7:0]}),
        .m_axi_wvalid({M02_AXI_wvalid,M01_AXI_wvalid,M00_AXI_wvalid}),
        .s_axi_araddr({s00_couplers_to_xbar_ARADDR[31:16],NLW_xbar_s_axi_araddr_UNCONNECTED[15:10],s00_couplers_to_xbar_ARADDR[9:0]}),
        .s_axi_arprot(NLW_xbar_s_axi_arprot_UNCONNECTED[2:0]),
        .s_axi_arready(s00_couplers_to_xbar_ARREADY),
        .s_axi_arvalid(s00_couplers_to_xbar_ARVALID),
        .s_axi_awaddr({s00_couplers_to_xbar_AWADDR[31:16],NLW_xbar_s_axi_awaddr_UNCONNECTED[15:10],s00_couplers_to_xbar_AWADDR[9:0]}),
        .s_axi_awprot(NLW_xbar_s_axi_awprot_UNCONNECTED[2:0]),
        .s_axi_awready(s00_couplers_to_xbar_AWREADY),
        .s_axi_awvalid(s00_couplers_to_xbar_AWVALID),
        .s_axi_bready(s00_couplers_to_xbar_BREADY),
        .s_axi_bresp(s00_couplers_to_xbar_BRESP),
        .s_axi_bvalid(s00_couplers_to_xbar_BVALID),
        .s_axi_rdata(s00_couplers_to_xbar_RDATA),
        .s_axi_rready(s00_couplers_to_xbar_RREADY),
        .s_axi_rresp(s00_couplers_to_xbar_RRESP),
        .s_axi_rvalid(s00_couplers_to_xbar_RVALID),
        .s_axi_wdata(s00_couplers_to_xbar_WDATA),
        .s_axi_wready(s00_couplers_to_xbar_WREADY),
        .s_axi_wstrb(s00_couplers_to_xbar_WSTRB),
        .s_axi_wvalid(s00_couplers_to_xbar_WVALID));
endmodule

(* CHECK_LICENSE_TYPE = "zynq_blk_rst_ps7_0_100M_0,proc_sys_reset,{}" *) (* X_CORE_INFO = "proc_sys_reset,Vivado 2018.3" *) (* downgradeipidentifiedwarnings = "yes" *) 
module zynq_blk_rst_ps7_0_100M_1_0
   (slowest_sync_clk,
    ext_reset_in,
    aux_reset_in,
    mb_debug_sys_rst,
    dcm_locked,
    mb_reset,
    bus_struct_reset,
    peripheral_reset,
    interconnect_aresetn,
    peripheral_aresetn);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clock CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clock, ASSOCIATED_RESET mb_reset:bus_struct_reset:interconnect_aresetn:peripheral_aresetn:peripheral_reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN zynq_blk_slowest_sync_clk, INSERT_VIP 0" *) input slowest_sync_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ext_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ext_reset, BOARD.ASSOCIATED_PARAM RESET_BOARD_INTERFACE, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ext_reset_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 aux_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aux_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input aux_reset_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 dbg_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dbg_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input mb_debug_sys_rst;
  input dcm_locked;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 mb_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME mb_rst, POLARITY ACTIVE_HIGH, TYPE PROCESSOR, INSERT_VIP 0" *) output mb_reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 bus_struct_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME bus_struct_reset, POLARITY ACTIVE_HIGH, TYPE INTERCONNECT, INSERT_VIP 0" *) output [0:0]bus_struct_reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 peripheral_high_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME peripheral_high_rst, POLARITY ACTIVE_HIGH, TYPE PERIPHERAL, INSERT_VIP 0" *) output [0:0]peripheral_reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 interconnect_low_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interconnect_low_rst, POLARITY ACTIVE_LOW, TYPE INTERCONNECT, INSERT_VIP 0" *) output [0:0]interconnect_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 peripheral_low_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME peripheral_low_rst, POLARITY ACTIVE_LOW, TYPE PERIPHERAL, INSERT_VIP 0" *) output [0:0]peripheral_aresetn;

  wire ext_reset_in;
  wire [0:0]interconnect_aresetn;
  wire [0:0]peripheral_aresetn;
  wire slowest_sync_clk;
  wire NLW_U0_aux_reset_in_UNCONNECTED;
  wire NLW_U0_dcm_locked_UNCONNECTED;
  wire NLW_U0_mb_debug_sys_rst_UNCONNECTED;
  wire NLW_U0_mb_reset_UNCONNECTED;
  wire [0:0]NLW_U0_bus_struct_reset_UNCONNECTED;
  wire [0:0]NLW_U0_peripheral_reset_UNCONNECTED;

  (* C_AUX_RESET_HIGH = "1'b0" *) 
  (* C_AUX_RST_WIDTH = "4" *) 
  (* C_EXT_RESET_HIGH = "1'b0" *) 
  (* C_EXT_RST_WIDTH = "4" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_NUM_BUS_RST = "1" *) 
  (* C_NUM_INTERCONNECT_ARESETN = "1" *) 
  (* C_NUM_PERP_ARESETN = "1" *) 
  (* C_NUM_PERP_RST = "1" *) 
  zynq_blk_rst_ps7_0_100M_1_0__proc_sys_reset U0
       (.aux_reset_in(NLW_U0_aux_reset_in_UNCONNECTED),
        .bus_struct_reset(NLW_U0_bus_struct_reset_UNCONNECTED[0]),
        .dcm_locked(NLW_U0_dcm_locked_UNCONNECTED),
        .ext_reset_in(ext_reset_in),
        .interconnect_aresetn(interconnect_aresetn),
        .mb_debug_sys_rst(NLW_U0_mb_debug_sys_rst_UNCONNECTED),
        .mb_reset(NLW_U0_mb_reset_UNCONNECTED),
        .peripheral_aresetn(peripheral_aresetn),
        .peripheral_reset(NLW_U0_peripheral_reset_UNCONNECTED[0]),
        .slowest_sync_clk(slowest_sync_clk));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_blk_rst_ps7_0_100M_1_0__cdc_sync
   (lpf_asr_reg,
    scndry_out,
    lpf_asr,
    p_1_in,
    p_2_in,
    asr_lpf,
    aux_reset_in,
    slowest_sync_clk);
  output lpf_asr_reg;
  output scndry_out;
  input lpf_asr;
  input p_1_in;
  input p_2_in;
  input [0:0]asr_lpf;
  input aux_reset_in;
  input slowest_sync_clk;

  wire [0:0]asr_lpf;
  wire lpf_asr;
  wire lpf_asr_reg;
  wire p_1_in;
  wire p_2_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire slowest_sync_clk;

  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAAAAA8)) 
    lpf_asr_i_1
       (.I0(lpf_asr),
        .I1(p_1_in),
        .I2(p_2_in),
        .I3(scndry_out),
        .I4(asr_lpf),
        .O(lpf_asr_reg));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_blk_rst_ps7_0_100M_1_0__cdc_sync_0
   (lpf_exr_reg,
    scndry_out,
    lpf_exr,
    p_3_out,
    mb_debug_sys_rst,
    ext_reset_in,
    slowest_sync_clk);
  output lpf_exr_reg;
  output scndry_out;
  input lpf_exr;
  input [2:0]p_3_out;
  input mb_debug_sys_rst;
  input ext_reset_in;
  input slowest_sync_clk;

  wire exr_d1;
  wire ext_reset_in;
  wire lpf_exr;
  wire lpf_exr_reg;
  wire [2:0]p_3_out;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire slowest_sync_clk;

  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(exr_d1),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 
       (.I0(ext_reset_in),
        .O(exr_d1));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAAAAA8)) 
    lpf_exr_i_1
       (.I0(lpf_exr),
        .I1(p_3_out[1]),
        .I2(p_3_out[2]),
        .I3(scndry_out),
        .I4(p_3_out[0]),
        .O(lpf_exr_reg));
endmodule

(* ORIG_REF_NAME = "lpf" *) 
module zynq_blk_rst_ps7_0_100M_1_0__lpf
   (lpf_int,
    slowest_sync_clk,
    dcm_locked,
    mb_debug_sys_rst,
    ext_reset_in,
    aux_reset_in);
  output lpf_int;
  input slowest_sync_clk;
  input dcm_locked;
  input mb_debug_sys_rst;
  input ext_reset_in;
  input aux_reset_in;

  wire \ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ;
  wire \ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ;
  wire Q;
  wire [0:0]asr_lpf;
  wire ext_reset_in;
  wire lpf_asr;
  wire lpf_exr;
  wire lpf_int;
  wire lpf_int0__0;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in1_in;
  wire [3:0]p_3_out;
  wire slowest_sync_clk;
  wire \NLW_ACTIVE_LOW_AUX.ACT_LO_AUX_aux_reset_in_UNCONNECTED ;
  wire \NLW_ACTIVE_LOW_EXT.ACT_LO_EXT_mb_debug_sys_rst_UNCONNECTED ;

  zynq_blk_rst_ps7_0_100M_1_0__cdc_sync \ACTIVE_LOW_AUX.ACT_LO_AUX 
       (.asr_lpf(asr_lpf),
        .aux_reset_in(\NLW_ACTIVE_LOW_AUX.ACT_LO_AUX_aux_reset_in_UNCONNECTED ),
        .lpf_asr(lpf_asr),
        .lpf_asr_reg(\ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .scndry_out(p_3_in1_in),
        .slowest_sync_clk(slowest_sync_clk));
  zynq_blk_rst_ps7_0_100M_1_0__cdc_sync_0 \ACTIVE_LOW_EXT.ACT_LO_EXT 
       (.ext_reset_in(ext_reset_in),
        .lpf_exr(lpf_exr),
        .lpf_exr_reg(\ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ),
        .mb_debug_sys_rst(\NLW_ACTIVE_LOW_EXT.ACT_LO_EXT_mb_debug_sys_rst_UNCONNECTED ),
        .p_3_out(p_3_out[2:0]),
        .scndry_out(p_3_out[3]),
        .slowest_sync_clk(slowest_sync_clk));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[1].asr_lpf_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_in1_in),
        .Q(p_2_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[2].asr_lpf_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_2_in),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[3].asr_lpf_reg[3] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(asr_lpf),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[1].exr_lpf_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[3]),
        .Q(p_3_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[2].exr_lpf_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[2]),
        .Q(p_3_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[3].exr_lpf_reg[3] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[1]),
        .Q(p_3_out[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "SRL16" *) 
  (* srl_name = "U0/\EXT_LPF/POR_SRL_I " *) 
  SRL16E #(
    .INIT(16'hFFFF)) 
    POR_SRL_I
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(slowest_sync_clk),
        .D(1'b0),
        .Q(Q));
  FDRE #(
    .INIT(1'b0)) 
    lpf_asr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ),
        .Q(lpf_asr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    lpf_exr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ),
        .Q(lpf_exr),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT3 #(
    .INIT(8'hFE)) 
    lpf_int0
       (.I0(lpf_exr),
        .I1(lpf_asr),
        .I2(Q),
        .O(lpf_int0__0));
  FDRE #(
    .INIT(1'b0)) 
    lpf_int_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(lpf_int0__0),
        .Q(lpf_int),
        .R(1'b0));
endmodule

(* C_AUX_RESET_HIGH = "1'b0" *) (* C_AUX_RST_WIDTH = "4" *) (* C_EXT_RESET_HIGH = "1'b0" *) 
(* C_EXT_RST_WIDTH = "4" *) (* C_FAMILY = "zynq" *) (* C_NUM_BUS_RST = "1" *) 
(* C_NUM_INTERCONNECT_ARESETN = "1" *) (* C_NUM_PERP_ARESETN = "1" *) (* C_NUM_PERP_RST = "1" *) 
(* ORIG_REF_NAME = "proc_sys_reset" *) 
module zynq_blk_rst_ps7_0_100M_1_0__proc_sys_reset
   (slowest_sync_clk,
    ext_reset_in,
    aux_reset_in,
    mb_debug_sys_rst,
    dcm_locked,
    mb_reset,
    bus_struct_reset,
    peripheral_reset,
    interconnect_aresetn,
    peripheral_aresetn);
  input slowest_sync_clk;
  input ext_reset_in;
  input aux_reset_in;
  input mb_debug_sys_rst;
  input dcm_locked;
  output mb_reset;
  output [0:0]bus_struct_reset;
  output [0:0]peripheral_reset;
  output [0:0]interconnect_aresetn;
  output [0:0]peripheral_aresetn;

  wire SEQ_n_3;
  wire SEQ_n_4;
  wire ext_reset_in;
  wire [0:0]interconnect_aresetn;
  wire lpf_int;
  wire [0:0]peripheral_aresetn;
  wire slowest_sync_clk;
  wire NLW_EXT_LPF_aux_reset_in_UNCONNECTED;
  wire NLW_EXT_LPF_dcm_locked_UNCONNECTED;
  wire NLW_EXT_LPF_mb_debug_sys_rst_UNCONNECTED;
  wire NLW_SEQ_Bsr_out_UNCONNECTED;
  wire NLW_SEQ_MB_out_UNCONNECTED;
  wire NLW_SEQ_Pr_out_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(SEQ_n_3),
        .Q(interconnect_aresetn),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(SEQ_n_4),
        .Q(peripheral_aresetn),
        .R(1'b0));
  zynq_blk_rst_ps7_0_100M_1_0__lpf EXT_LPF
       (.aux_reset_in(NLW_EXT_LPF_aux_reset_in_UNCONNECTED),
        .dcm_locked(NLW_EXT_LPF_dcm_locked_UNCONNECTED),
        .ext_reset_in(ext_reset_in),
        .lpf_int(lpf_int),
        .mb_debug_sys_rst(NLW_EXT_LPF_mb_debug_sys_rst_UNCONNECTED),
        .slowest_sync_clk(slowest_sync_clk));
  zynq_blk_rst_ps7_0_100M_1_0__sequence_psr SEQ
       (.Bsr_out(NLW_SEQ_Bsr_out_UNCONNECTED),
        .MB_out(NLW_SEQ_MB_out_UNCONNECTED),
        .Pr_out(NLW_SEQ_Pr_out_UNCONNECTED),
        .bsr_reg_0(SEQ_n_3),
        .lpf_int(lpf_int),
        .pr_reg_0(SEQ_n_4),
        .slowest_sync_clk(slowest_sync_clk));
endmodule

(* ORIG_REF_NAME = "sequence_psr" *) 
module zynq_blk_rst_ps7_0_100M_1_0__sequence_psr
   (MB_out,
    Bsr_out,
    Pr_out,
    bsr_reg_0,
    pr_reg_0,
    lpf_int,
    slowest_sync_clk);
  output MB_out;
  output Bsr_out;
  output Pr_out;
  output bsr_reg_0;
  output pr_reg_0;
  input lpf_int;
  input slowest_sync_clk;

  wire \^Bsr_out ;
  wire Core_i_1_n_0;
  wire \^MB_out ;
  wire \^Pr_out ;
  wire \bsr_dec_reg_n_0_[0] ;
  wire \bsr_dec_reg_n_0_[2] ;
  wire bsr_i_1_n_0;
  wire bsr_reg_0;
  wire \core_dec[0]_i_1_n_0 ;
  wire \core_dec[2]_i_1_n_0 ;
  wire \core_dec_reg_n_0_[0] ;
  wire \core_dec_reg_n_0_[1] ;
  wire from_sys_i_1_n_0;
  wire lpf_int;
  wire p_0_in;
  wire [2:0]p_3_out;
  wire [2:0]p_5_out;
  wire pr_dec0__0;
  wire \pr_dec_reg_n_0_[0] ;
  wire \pr_dec_reg_n_0_[2] ;
  wire pr_i_1_n_0;
  wire pr_reg_0;
  wire seq_clr;
  wire [5:0]seq_cnt;
  wire seq_cnt_en;
  wire slowest_sync_clk;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_i_1 
       (.I0(\^Bsr_out ),
        .O(bsr_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1 
       (.I0(\^Pr_out ),
        .O(pr_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Core_i_1
       (.I0(\^MB_out ),
        .I1(p_0_in),
        .O(Core_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    Core_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(Core_i_1_n_0),
        .Q(\^MB_out ),
        .S(lpf_int));
  zynq_blk_rst_ps7_0_100M_1_0__upcnt_n SEQ_COUNTER
       (.Q(seq_cnt),
        .seq_clr(seq_clr),
        .seq_cnt_en(seq_cnt_en),
        .slowest_sync_clk(slowest_sync_clk));
  LUT4 #(
    .INIT(16'h0090)) 
    \bsr_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(seq_cnt[4]),
        .I2(seq_cnt[3]),
        .I3(seq_cnt[5]),
        .O(p_5_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bsr_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\bsr_dec_reg_n_0_[0] ),
        .O(p_5_out[2]));
  FDRE #(
    .INIT(1'b0)) 
    \bsr_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_5_out[0]),
        .Q(\bsr_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bsr_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_5_out[2]),
        .Q(\bsr_dec_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    bsr_i_1
       (.I0(\^Bsr_out ),
        .I1(\bsr_dec_reg_n_0_[2] ),
        .O(bsr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    bsr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(bsr_i_1_n_0),
        .Q(\^Bsr_out ),
        .S(lpf_int));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h9000)) 
    \core_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(seq_cnt[4]),
        .I2(seq_cnt[3]),
        .I3(seq_cnt[5]),
        .O(\core_dec[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \core_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\core_dec_reg_n_0_[0] ),
        .O(\core_dec[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\core_dec[0]_i_1_n_0 ),
        .Q(\core_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(pr_dec0__0),
        .Q(\core_dec_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\core_dec[2]_i_1_n_0 ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    from_sys_i_1
       (.I0(\^MB_out ),
        .I1(seq_cnt_en),
        .O(from_sys_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    from_sys_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(from_sys_i_1_n_0),
        .Q(seq_cnt_en),
        .S(lpf_int));
  LUT4 #(
    .INIT(16'h0018)) 
    pr_dec0
       (.I0(seq_cnt_en),
        .I1(seq_cnt[0]),
        .I2(seq_cnt[2]),
        .I3(seq_cnt[1]),
        .O(pr_dec0__0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0480)) 
    \pr_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(seq_cnt[3]),
        .I2(seq_cnt[5]),
        .I3(seq_cnt[4]),
        .O(p_3_out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \pr_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\pr_dec_reg_n_0_[0] ),
        .O(p_3_out[2]));
  FDRE #(
    .INIT(1'b0)) 
    \pr_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[0]),
        .Q(\pr_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pr_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[2]),
        .Q(\pr_dec_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    pr_i_1
       (.I0(\^Pr_out ),
        .I1(\pr_dec_reg_n_0_[2] ),
        .O(pr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    pr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(pr_i_1_n_0),
        .Q(\^Pr_out ),
        .S(lpf_int));
  FDRE #(
    .INIT(1'b0)) 
    seq_clr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(seq_clr),
        .R(lpf_int));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module zynq_blk_rst_ps7_0_100M_1_0__upcnt_n
   (Q,
    seq_clr,
    seq_cnt_en,
    slowest_sync_clk);
  output [5:0]Q;
  input seq_clr;
  input seq_cnt_en;
  input slowest_sync_clk;

  wire [5:0]Q;
  wire clear;
  wire [5:0]q_int0;
  wire seq_clr;
  wire seq_cnt_en;
  wire slowest_sync_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \q_int[0]_i_1 
       (.I0(Q[0]),
        .O(q_int0[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q_int[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(q_int0[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \q_int[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(q_int0[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \q_int[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(q_int0[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \q_int[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(q_int0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \q_int[5]_i_1 
       (.I0(seq_clr),
        .O(clear));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \q_int[5]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(q_int0[5]));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[0] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[0]),
        .Q(Q[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[1] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[1]),
        .Q(Q[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[2] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[2]),
        .Q(Q[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[3] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[3]),
        .Q(Q[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[4] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[4]),
        .Q(Q[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[5] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[5]),
        .Q(Q[5]),
        .R(clear));
endmodule

(* CHECK_LICENSE_TYPE = "zynq_blk_smartconnect_0_0,bd_39ac,{}" *) (* X_CORE_INFO = "bd_39ac,Vivado 2018.3" *) (* downgradeipidentifiedwarnings = "yes" *) 
module zynq_blk_smartconnect_0_0
   (aclk,
    aclk1,
    aresetn,
    S00_AXI_awaddr,
    S00_AXI_awlen,
    S00_AXI_awsize,
    S00_AXI_awburst,
    S00_AXI_awlock,
    S00_AXI_awcache,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awvalid,
    S00_AXI_awready,
    S00_AXI_wdata,
    S00_AXI_wstrb,
    S00_AXI_wlast,
    S00_AXI_wvalid,
    S00_AXI_wready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_bready,
    M00_AXI_awaddr,
    M00_AXI_awlen,
    M00_AXI_awsize,
    M00_AXI_awburst,
    M00_AXI_awlock,
    M00_AXI_awcache,
    M00_AXI_awprot,
    M00_AXI_awqos,
    M00_AXI_awvalid,
    M00_AXI_awready,
    M00_AXI_wdata,
    M00_AXI_wstrb,
    M00_AXI_wlast,
    M00_AXI_wvalid,
    M00_AXI_wready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_bready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.aclk, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN zynq_blk_processing_system7_0_0_FCLK_CLK0, ASSOCIATED_BUSIF M00_AXI:S00_AXI, INSERT_VIP 0, ASSOCIATED_CLKEN s_sc_aclken" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.aclk1 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.aclk1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN zynq_blk_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0, ASSOCIATED_CLKEN s_sc_aclken" *) input aclk1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [31:0]S00_AXI_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWLEN" *) input [7:0]S00_AXI_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWSIZE" *) input [2:0]S00_AXI_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWBURST" *) input [1:0]S00_AXI_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWLOCK" *) input [0:0]S00_AXI_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWCACHE" *) input [3:0]S00_AXI_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]S00_AXI_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWQOS" *) input [3:0]S00_AXI_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input S00_AXI_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output S00_AXI_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [63:0]S00_AXI_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [7:0]S00_AXI_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WLAST" *) input S00_AXI_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input S00_AXI_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output S00_AXI_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]S00_AXI_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output S00_AXI_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 64, PHASE 0.000, CLK_DOMAIN zynq_blk_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input S00_AXI_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWADDR" *) output [31:0]M00_AXI_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWLEN" *) output [3:0]M00_AXI_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWSIZE" *) output [2:0]M00_AXI_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWBURST" *) output [1:0]M00_AXI_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWLOCK" *) output [1:0]M00_AXI_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWCACHE" *) output [3:0]M00_AXI_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWPROT" *) output [2:0]M00_AXI_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWQOS" *) output [3:0]M00_AXI_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWVALID" *) output M00_AXI_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWREADY" *) input M00_AXI_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WDATA" *) output [63:0]M00_AXI_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WSTRB" *) output [7:0]M00_AXI_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WLAST" *) output M00_AXI_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WVALID" *) output M00_AXI_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WREADY" *) input M00_AXI_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BRESP" *) input [1:0]M00_AXI_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BVALID" *) input M00_AXI_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M00_AXI, DATA_WIDTH 64, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN zynq_blk_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output M00_AXI_bready;

  wire [31:0]M00_AXI_awaddr;
  wire [1:0]M00_AXI_awburst;
  wire [3:0]M00_AXI_awcache;
  wire [3:0]M00_AXI_awlen;
  wire [1:0]M00_AXI_awlock;
  wire [2:0]M00_AXI_awprot;
  wire [3:0]M00_AXI_awqos;
  wire M00_AXI_awready;
  wire [2:0]M00_AXI_awsize;
  wire M00_AXI_awvalid;
  wire M00_AXI_bready;
  wire [1:0]M00_AXI_bresp;
  wire M00_AXI_bvalid;
  wire [63:0]M00_AXI_wdata;
  wire M00_AXI_wlast;
  wire M00_AXI_wready;
  wire [7:0]M00_AXI_wstrb;
  wire M00_AXI_wvalid;
  wire [31:0]S00_AXI_awaddr;
  wire [1:0]S00_AXI_awburst;
  wire [3:0]S00_AXI_awcache;
  wire [7:0]S00_AXI_awlen;
  wire S00_AXI_awready;
  wire [2:0]S00_AXI_awsize;
  wire S00_AXI_awvalid;
  wire S00_AXI_bready;
  wire [1:0]S00_AXI_bresp;
  wire S00_AXI_bvalid;
  wire [63:0]S00_AXI_wdata;
  wire S00_AXI_wlast;
  wire S00_AXI_wready;
  wire [7:0]S00_AXI_wstrb;
  wire S00_AXI_wvalid;
  wire aclk;
  wire aresetn;
  wire NLW_inst_aclk1_UNCONNECTED;
  wire [2:2]NLW_inst_M00_AXI_awsize_UNCONNECTED;
  wire [1:1]NLW_inst_S00_AXI_awburst_UNCONNECTED;
  wire [3:2]NLW_inst_S00_AXI_awcache_UNCONNECTED;
  wire [7:7]NLW_inst_S00_AXI_awlen_UNCONNECTED;
  wire [0:0]NLW_inst_S00_AXI_awlock_UNCONNECTED;
  wire [2:0]NLW_inst_S00_AXI_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_S00_AXI_awqos_UNCONNECTED;
  wire [2:2]NLW_inst_S00_AXI_awsize_UNCONNECTED;

  (* HW_HANDOFF = "zynq_blk_smartconnect_0_0.hwdef" *) 
  zynq_blk_smartconnect_0_0_bd_39ac inst
       (.M00_AXI_awaddr(M00_AXI_awaddr),
        .M00_AXI_awburst(M00_AXI_awburst),
        .M00_AXI_awcache(M00_AXI_awcache),
        .M00_AXI_awlen(M00_AXI_awlen),
        .M00_AXI_awlock(M00_AXI_awlock),
        .M00_AXI_awprot(M00_AXI_awprot),
        .M00_AXI_awqos(M00_AXI_awqos),
        .M00_AXI_awready(M00_AXI_awready),
        .M00_AXI_awsize({NLW_inst_M00_AXI_awsize_UNCONNECTED[2],M00_AXI_awsize[1:0]}),
        .M00_AXI_awvalid(M00_AXI_awvalid),
        .M00_AXI_bready(M00_AXI_bready),
        .M00_AXI_bresp(M00_AXI_bresp),
        .M00_AXI_bvalid(M00_AXI_bvalid),
        .M00_AXI_wdata(M00_AXI_wdata),
        .M00_AXI_wlast(M00_AXI_wlast),
        .M00_AXI_wready(M00_AXI_wready),
        .M00_AXI_wstrb(M00_AXI_wstrb),
        .M00_AXI_wvalid(M00_AXI_wvalid),
        .S00_AXI_awaddr(S00_AXI_awaddr),
        .S00_AXI_awburst({NLW_inst_S00_AXI_awburst_UNCONNECTED[1],S00_AXI_awburst[0]}),
        .S00_AXI_awcache({NLW_inst_S00_AXI_awcache_UNCONNECTED[3:2],S00_AXI_awcache[1:0]}),
        .S00_AXI_awlen({NLW_inst_S00_AXI_awlen_UNCONNECTED[7],S00_AXI_awlen[6:0]}),
        .S00_AXI_awlock(NLW_inst_S00_AXI_awlock_UNCONNECTED[0]),
        .S00_AXI_awprot(NLW_inst_S00_AXI_awprot_UNCONNECTED[2:0]),
        .S00_AXI_awqos(NLW_inst_S00_AXI_awqos_UNCONNECTED[3:0]),
        .S00_AXI_awready(S00_AXI_awready),
        .S00_AXI_awsize({NLW_inst_S00_AXI_awsize_UNCONNECTED[2],S00_AXI_awsize[1:0]}),
        .S00_AXI_awvalid(S00_AXI_awvalid),
        .S00_AXI_bready(S00_AXI_bready),
        .S00_AXI_bresp(S00_AXI_bresp),
        .S00_AXI_bvalid(S00_AXI_bvalid),
        .S00_AXI_wdata(S00_AXI_wdata),
        .S00_AXI_wlast(S00_AXI_wlast),
        .S00_AXI_wready(S00_AXI_wready),
        .S00_AXI_wstrb(S00_AXI_wstrb),
        .S00_AXI_wvalid(S00_AXI_wvalid),
        .aclk(aclk),
        .aclk1(NLW_inst_aclk1_UNCONNECTED),
        .aresetn(aresetn));
endmodule

(* HW_HANDOFF = "zynq_blk_smartconnect_0_0.hwdef" *) (* ORIG_REF_NAME = "bd_39ac" *) 
module zynq_blk_smartconnect_0_0_bd_39ac
   (M00_AXI_awaddr,
    M00_AXI_awburst,
    M00_AXI_awcache,
    M00_AXI_awlen,
    M00_AXI_awlock,
    M00_AXI_awprot,
    M00_AXI_awqos,
    M00_AXI_awready,
    M00_AXI_awsize,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_wdata,
    M00_AXI_wlast,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awvalid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_wdata,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid,
    aclk,
    aclk1,
    aresetn);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M00_AXI, ADDR_WIDTH 32, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN zynq_blk_processing_system7_0_0_FCLK_CLK0, DATA_WIDTH 64, FREQ_HZ 100000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 0, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 0, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 16, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 1, PHASE 0.000, PROTOCOL AXI3, READ_WRITE_MODE WRITE_ONLY, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0" *) output [31:0]M00_AXI_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWBURST" *) output [1:0]M00_AXI_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWCACHE" *) output [3:0]M00_AXI_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWLEN" *) output [3:0]M00_AXI_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWLOCK" *) output [1:0]M00_AXI_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWPROT" *) output [2:0]M00_AXI_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWQOS" *) output [3:0]M00_AXI_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWREADY" *) input M00_AXI_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWSIZE" *) output [2:0]M00_AXI_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWVALID" *) output M00_AXI_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BREADY" *) output M00_AXI_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BRESP" *) input [1:0]M00_AXI_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BVALID" *) input M00_AXI_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WDATA" *) output [63:0]M00_AXI_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WLAST" *) output M00_AXI_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WREADY" *) input M00_AXI_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WSTRB" *) output [7:0]M00_AXI_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WVALID" *) output M00_AXI_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, ADDR_WIDTH 32, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN zynq_blk_processing_system7_0_0_FCLK_CLK0, DATA_WIDTH 64, FREQ_HZ 100000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 0, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 0, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 64, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 1, PHASE 0.000, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0" *) input [31:0]S00_AXI_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWBURST" *) input [1:0]S00_AXI_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWCACHE" *) input [3:0]S00_AXI_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWLEN" *) input [7:0]S00_AXI_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWLOCK" *) input [0:0]S00_AXI_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]S00_AXI_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWQOS" *) input [3:0]S00_AXI_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output S00_AXI_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWSIZE" *) input [2:0]S00_AXI_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input S00_AXI_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 64, PHASE 0.000, CLK_DOMAIN zynq_blk_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input S00_AXI_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]S00_AXI_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output S00_AXI_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [63:0]S00_AXI_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WLAST" *) input S00_AXI_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output S00_AXI_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [7:0]S00_AXI_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input S00_AXI_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clock CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clock, ASSOCIATED_RESET mb_reset:bus_struct_reset:interconnect_aresetn:peripheral_aresetn:peripheral_reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN zynq_blk_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.ACLK1 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.ACLK1, ASSOCIATED_CLKEN s_sc_aclken, CLK_DOMAIN zynq_blk_processing_system7_0_0_FCLK_CLK0, FREQ_HZ 100000000, INSERT_VIP 0, PHASE 0.000" *) input aclk1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 aux_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aux_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input aresetn;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]M00_AXI_awaddr;
  wire [3:0]M00_AXI_awcache;
  wire [3:0]M00_AXI_awlen;
  wire [2:0]M00_AXI_awprot;
  wire [3:0]M00_AXI_awqos;
  wire M00_AXI_awready;
  wire [2:0]M00_AXI_awsize;
  wire M00_AXI_awvalid;
  wire M00_AXI_bready;
  wire [1:0]M00_AXI_bresp;
  wire M00_AXI_bvalid;
  wire [63:0]M00_AXI_wdata;
  wire M00_AXI_wlast;
  wire M00_AXI_wready;
  wire [7:0]M00_AXI_wstrb;
  wire M00_AXI_wvalid;
  wire [31:0]S00_AXI_awaddr;
  wire [1:0]S00_AXI_awburst;
  wire [3:0]S00_AXI_awcache;
  wire [7:0]S00_AXI_awlen;
  wire S00_AXI_awready;
  wire [2:0]S00_AXI_awsize;
  wire S00_AXI_awvalid;
  wire S00_AXI_bready;
  wire [1:0]S00_AXI_bresp;
  wire S00_AXI_bvalid;
  wire [63:0]S00_AXI_wdata;
  wire S00_AXI_wlast;
  wire S00_AXI_wready;
  wire [7:0]S00_AXI_wstrb;
  wire S00_AXI_wvalid;
  wire aclk;
  wire aresetn;
  wire [31:0]m00_sc2axi_M_AXI_AWADDR;
  wire [3:0]m00_sc2axi_M_AXI_AWCACHE;
  wire [1:0]m00_sc2axi_M_AXI_AWID;
  wire [7:0]m00_sc2axi_M_AXI_AWLEN;
  wire [2:0]m00_sc2axi_M_AXI_AWPROT;
  wire [3:0]m00_sc2axi_M_AXI_AWQOS;
  wire m00_sc2axi_M_AXI_AWREADY;
  wire [146:136]m00_sc2axi_M_AXI_AWUSER;
  wire m00_sc2axi_M_AXI_AWVALID;
  wire [1:0]m00_sc2axi_M_AXI_BID;
  wire m00_sc2axi_M_AXI_BREADY;
  wire [1:0]m00_sc2axi_M_AXI_BRESP;
  wire m00_sc2axi_M_AXI_BVALID;
  wire [63:0]m00_sc2axi_M_AXI_WDATA;
  wire m00_sc2axi_M_AXI_WREADY;
  wire [7:0]m00_sc2axi_M_AXI_WSTRB;
  wire m00_sc2axi_M_AXI_WVALID;
  wire m_sc_resetn_1;
  wire s00_entry_pipeline_m_axi_AWREADY;
  wire [185:182]s00_entry_pipeline_m_axi_AWUSER;
  wire s00_entry_pipeline_m_axi_AWVALID;
  wire [1:0]s00_entry_pipeline_m_axi_BRESP;
  wire s00_entry_pipeline_m_axi_BVALID;
  wire s00_entry_pipeline_m_axi_WREADY;
  wire [77:64]s00_entry_pipeline_m_axi_WUSER;
  wire s00_entry_pipeline_m_axi_WVALID;
  wire [31:0]s00_mmu_M_AXI_AWADDR;
  wire [3:0]s00_mmu_M_AXI_AWCACHE;
  wire [3:0]s00_mmu_M_AXI_AWLEN;
  wire s00_mmu_M_AXI_AWLOCK;
  wire [2:0]s00_mmu_M_AXI_AWPROT;
  wire [3:0]s00_mmu_M_AXI_AWQOS;
  wire [146:136]s00_mmu_M_AXI_AWUSER;
  wire s00_mmu_M_AXI_BREADY;
  wire [63:0]s00_mmu_M_AXI_WDATA;
  wire s00_mmu_M_AXI_WLAST;
  wire [7:0]s00_mmu_M_AXI_WSTRB;
  wire [1:1]NLW_s00_entry_pipeline_S00_AXI_awburst_UNCONNECTED;
  wire [3:2]NLW_s00_entry_pipeline_S00_AXI_awcache_UNCONNECTED;
  wire [7:7]NLW_s00_entry_pipeline_S00_AXI_awlen_UNCONNECTED;
  wire [0:0]NLW_s00_entry_pipeline_S00_AXI_awlock_UNCONNECTED;
  wire [2:0]NLW_s00_entry_pipeline_S00_AXI_awprot_UNCONNECTED;
  wire [3:0]NLW_s00_entry_pipeline_S00_AXI_awqos_UNCONNECTED;
  wire [2:2]NLW_s00_entry_pipeline_S00_AXI_awsize_UNCONNECTED;
  wire [11:11]NLW_s00_entry_pipeline_S_SC_AW_payld_UNCONNECTED;
  wire [10:0]NLW_s00_entry_pipeline_S_SC_W_payld_UNCONNECTED;
  wire [11:11]NLW_s00_nodes_S_SC_AW_payld_UNCONNECTED;
  wire [10:0]NLW_s00_nodes_S_SC_W_payld_UNCONNECTED;

  assign M00_AXI_awburst[1] = \<const0> ;
  assign M00_AXI_awburst[0] = \<const1> ;
  assign M00_AXI_awlock[1] = \<const0> ;
  assign M00_AXI_awlock[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  zynq_blk_smartconnect_0_0_clk_map_imp_KR31NY clk_map
       (.aclk(aclk),
        .aresetn(aresetn),
        .interconnect_aresetn(m_sc_resetn_1));
  zynq_blk_smartconnect_0_0_m00_exit_pipeline_imp_1DHYTBP m00_exit_pipeline
       (.M00_AXI_awaddr(M00_AXI_awaddr),
        .M00_AXI_awcache(M00_AXI_awcache),
        .M00_AXI_awlen(M00_AXI_awlen),
        .M00_AXI_awprot(M00_AXI_awprot),
        .M00_AXI_awqos(M00_AXI_awqos),
        .M00_AXI_awready(M00_AXI_awready),
        .M00_AXI_awsize(M00_AXI_awsize[1:0]),
        .M00_AXI_awvalid(M00_AXI_awvalid),
        .M00_AXI_bready(M00_AXI_bready),
        .M00_AXI_bresp(M00_AXI_bresp),
        .M00_AXI_bvalid(M00_AXI_bvalid),
        .M00_AXI_wdata(M00_AXI_wdata),
        .M00_AXI_wlast(M00_AXI_wlast),
        .M00_AXI_wready(M00_AXI_wready),
        .M00_AXI_wstrb(M00_AXI_wstrb),
        .M00_AXI_wvalid(M00_AXI_wvalid),
        .M_SC_AW_payld({m00_sc2axi_M_AXI_AWCACHE,m00_sc2axi_M_AXI_AWQOS,m00_sc2axi_M_AXI_AWPROT,m00_sc2axi_M_AXI_AWADDR,m00_sc2axi_M_AXI_AWID,m00_sc2axi_M_AXI_AWUSER,m00_sc2axi_M_AXI_AWLEN}),
        .M_SC_AW_recv(m00_sc2axi_M_AXI_AWREADY),
        .M_SC_AW_send(m00_sc2axi_M_AXI_AWVALID),
        .M_SC_W_payld({m00_sc2axi_M_AXI_WDATA[63:56],m00_sc2axi_M_AXI_WSTRB[7],m00_sc2axi_M_AXI_WDATA[55:48],m00_sc2axi_M_AXI_WSTRB[6],m00_sc2axi_M_AXI_WDATA[47:40],m00_sc2axi_M_AXI_WSTRB[5],m00_sc2axi_M_AXI_WDATA[39:32],m00_sc2axi_M_AXI_WSTRB[4],m00_sc2axi_M_AXI_WDATA[31:24],m00_sc2axi_M_AXI_WSTRB[3],m00_sc2axi_M_AXI_WDATA[23:16],m00_sc2axi_M_AXI_WSTRB[2],m00_sc2axi_M_AXI_WDATA[15:8],m00_sc2axi_M_AXI_WSTRB[1],m00_sc2axi_M_AXI_WDATA[7:0],m00_sc2axi_M_AXI_WSTRB[0]}),
        .M_SC_W_recv(m00_sc2axi_M_AXI_WREADY),
        .M_SC_W_send(m00_sc2axi_M_AXI_WVALID),
        .S_SC_B_payld({m00_sc2axi_M_AXI_BRESP,m00_sc2axi_M_AXI_BID}),
        .S_SC_B_recv(m00_sc2axi_M_AXI_BREADY),
        .S_SC_B_send(m00_sc2axi_M_AXI_BVALID),
        .aclk(aclk),
        .interconnect_aresetn(m_sc_resetn_1));
  zynq_blk_smartconnect_0_0_s00_entry_pipeline_imp_DOF75I s00_entry_pipeline
       (.M_SC_B_payld(s00_entry_pipeline_m_axi_BRESP),
        .M_SC_B_recv(s00_mmu_M_AXI_BREADY),
        .M_SC_B_send(s00_entry_pipeline_m_axi_BVALID),
        .S00_AXI_awaddr(S00_AXI_awaddr),
        .S00_AXI_awburst({NLW_s00_entry_pipeline_S00_AXI_awburst_UNCONNECTED[1],S00_AXI_awburst[0]}),
        .S00_AXI_awcache({NLW_s00_entry_pipeline_S00_AXI_awcache_UNCONNECTED[3:2],S00_AXI_awcache[1:0]}),
        .S00_AXI_awlen({NLW_s00_entry_pipeline_S00_AXI_awlen_UNCONNECTED[7],S00_AXI_awlen[6:0]}),
        .S00_AXI_awlock(NLW_s00_entry_pipeline_S00_AXI_awlock_UNCONNECTED[0]),
        .S00_AXI_awprot(NLW_s00_entry_pipeline_S00_AXI_awprot_UNCONNECTED[2:0]),
        .S00_AXI_awqos(NLW_s00_entry_pipeline_S00_AXI_awqos_UNCONNECTED[3:0]),
        .S00_AXI_awready(S00_AXI_awready),
        .S00_AXI_awsize({NLW_s00_entry_pipeline_S00_AXI_awsize_UNCONNECTED[2],S00_AXI_awsize[1:0]}),
        .S00_AXI_awvalid(S00_AXI_awvalid),
        .S00_AXI_bready(S00_AXI_bready),
        .S00_AXI_bresp(S00_AXI_bresp),
        .S00_AXI_bvalid(S00_AXI_bvalid),
        .S00_AXI_wdata(S00_AXI_wdata),
        .S00_AXI_wlast(S00_AXI_wlast),
        .S00_AXI_wready(S00_AXI_wready),
        .S00_AXI_wstrb(S00_AXI_wstrb),
        .S00_AXI_wvalid(S00_AXI_wvalid),
        .S_SC_AW_payld({s00_mmu_M_AXI_AWCACHE,s00_mmu_M_AXI_AWQOS,s00_mmu_M_AXI_AWPROT,s00_mmu_M_AXI_AWLOCK,s00_mmu_M_AXI_AWADDR,s00_entry_pipeline_m_axi_AWUSER[185:183],NLW_s00_entry_pipeline_S_SC_AW_payld_UNCONNECTED[11],s00_mmu_M_AXI_AWUSER[146:143],s00_mmu_M_AXI_AWLEN,s00_mmu_M_AXI_AWUSER[138:136]}),
        .S_SC_AW_recv(s00_entry_pipeline_m_axi_AWREADY),
        .S_SC_AW_send(s00_entry_pipeline_m_axi_AWVALID),
        .S_SC_W_payld({s00_mmu_M_AXI_WDATA[63:56],s00_mmu_M_AXI_WSTRB[7],s00_mmu_M_AXI_WDATA[55:48],s00_mmu_M_AXI_WSTRB[6],s00_mmu_M_AXI_WDATA[47:40],s00_mmu_M_AXI_WSTRB[5],s00_mmu_M_AXI_WDATA[39:32],s00_mmu_M_AXI_WSTRB[4],s00_mmu_M_AXI_WDATA[31:24],s00_mmu_M_AXI_WSTRB[3],s00_mmu_M_AXI_WDATA[23:16],s00_mmu_M_AXI_WSTRB[2],s00_mmu_M_AXI_WDATA[15:8],s00_mmu_M_AXI_WSTRB[1],s00_mmu_M_AXI_WDATA[7:0],s00_mmu_M_AXI_WSTRB[0],s00_mmu_M_AXI_WLAST,s00_entry_pipeline_m_axi_WUSER[77:75],NLW_s00_entry_pipeline_S_SC_W_payld_UNCONNECTED[10:0]}),
        .S_SC_W_recv(s00_entry_pipeline_m_axi_WREADY),
        .S_SC_W_send(s00_entry_pipeline_m_axi_WVALID),
        .aclk(aclk),
        .interconnect_aresetn(m_sc_resetn_1));
  zynq_blk_smartconnect_0_0_s00_nodes_imp_A9657W s00_nodes
       (.M_SC_AW_payld({m00_sc2axi_M_AXI_AWCACHE,m00_sc2axi_M_AXI_AWQOS,m00_sc2axi_M_AXI_AWPROT,m00_sc2axi_M_AXI_AWADDR,m00_sc2axi_M_AXI_AWID,m00_sc2axi_M_AXI_AWUSER,m00_sc2axi_M_AXI_AWLEN}),
        .M_SC_AW_recv(m00_sc2axi_M_AXI_AWREADY),
        .M_SC_AW_send(m00_sc2axi_M_AXI_AWVALID),
        .M_SC_B_payld(s00_entry_pipeline_m_axi_BRESP),
        .M_SC_B_recv(s00_mmu_M_AXI_BREADY),
        .M_SC_B_send(s00_entry_pipeline_m_axi_BVALID),
        .M_SC_W_payld({m00_sc2axi_M_AXI_WDATA[63:56],m00_sc2axi_M_AXI_WSTRB[7],m00_sc2axi_M_AXI_WDATA[55:48],m00_sc2axi_M_AXI_WSTRB[6],m00_sc2axi_M_AXI_WDATA[47:40],m00_sc2axi_M_AXI_WSTRB[5],m00_sc2axi_M_AXI_WDATA[39:32],m00_sc2axi_M_AXI_WSTRB[4],m00_sc2axi_M_AXI_WDATA[31:24],m00_sc2axi_M_AXI_WSTRB[3],m00_sc2axi_M_AXI_WDATA[23:16],m00_sc2axi_M_AXI_WSTRB[2],m00_sc2axi_M_AXI_WDATA[15:8],m00_sc2axi_M_AXI_WSTRB[1],m00_sc2axi_M_AXI_WDATA[7:0],m00_sc2axi_M_AXI_WSTRB[0]}),
        .M_SC_W_recv(m00_sc2axi_M_AXI_WREADY),
        .M_SC_W_send(m00_sc2axi_M_AXI_WVALID),
        .S_SC_AW_payld({s00_mmu_M_AXI_AWCACHE,s00_mmu_M_AXI_AWQOS,s00_mmu_M_AXI_AWPROT,s00_mmu_M_AXI_AWLOCK,s00_mmu_M_AXI_AWADDR,s00_entry_pipeline_m_axi_AWUSER[185:183],NLW_s00_nodes_S_SC_AW_payld_UNCONNECTED[11],s00_mmu_M_AXI_AWUSER[146:143],s00_mmu_M_AXI_AWLEN,s00_mmu_M_AXI_AWUSER[138:136]}),
        .S_SC_AW_recv(s00_entry_pipeline_m_axi_AWREADY),
        .S_SC_AW_send(s00_entry_pipeline_m_axi_AWVALID),
        .S_SC_B_payld({m00_sc2axi_M_AXI_BRESP,m00_sc2axi_M_AXI_BID}),
        .S_SC_B_recv(m00_sc2axi_M_AXI_BREADY),
        .S_SC_B_send(m00_sc2axi_M_AXI_BVALID),
        .S_SC_W_payld({s00_mmu_M_AXI_WDATA[63:56],s00_mmu_M_AXI_WSTRB[7],s00_mmu_M_AXI_WDATA[55:48],s00_mmu_M_AXI_WSTRB[6],s00_mmu_M_AXI_WDATA[47:40],s00_mmu_M_AXI_WSTRB[5],s00_mmu_M_AXI_WDATA[39:32],s00_mmu_M_AXI_WSTRB[4],s00_mmu_M_AXI_WDATA[31:24],s00_mmu_M_AXI_WSTRB[3],s00_mmu_M_AXI_WDATA[23:16],s00_mmu_M_AXI_WSTRB[2],s00_mmu_M_AXI_WDATA[15:8],s00_mmu_M_AXI_WSTRB[1],s00_mmu_M_AXI_WDATA[7:0],s00_mmu_M_AXI_WSTRB[0],s00_mmu_M_AXI_WLAST,s00_entry_pipeline_m_axi_WUSER[77:75],NLW_s00_nodes_S_SC_W_payld_UNCONNECTED[10:0]}),
        .S_SC_W_recv(s00_entry_pipeline_m_axi_WREADY),
        .S_SC_W_send(s00_entry_pipeline_m_axi_WVALID),
        .aclk(aclk),
        .interconnect_aresetn(m_sc_resetn_1));
endmodule

(* ORIG_REF_NAME = "bd_39ac_m00e_0" *) 
module zynq_blk_smartconnect_0_0_bd_39ac_m00e_0
   (M_SC_AW_recv,
    M_SC_W_recv,
    S_SC_B_payld,
    S_SC_B_send,
    M00_AXI_awaddr,
    M00_AXI_awlen,
    M00_AXI_awsize,
    M00_AXI_awcache,
    M00_AXI_awprot,
    M00_AXI_awqos,
    M00_AXI_awvalid,
    M00_AXI_wdata,
    M00_AXI_wstrb,
    M00_AXI_wlast,
    M00_AXI_wvalid,
    M00_AXI_bready,
    aclk,
    interconnect_aresetn,
    M_SC_AW_payld,
    M_SC_AW_send,
    M_SC_W_payld,
    M_SC_W_send,
    S_SC_B_recv,
    M00_AXI_awready,
    M00_AXI_wready,
    M00_AXI_bresp,
    M00_AXI_bvalid);
  output M_SC_AW_recv;
  output M_SC_W_recv;
  output [3:0]S_SC_B_payld;
  output S_SC_B_send;
  output [31:0]M00_AXI_awaddr;
  output [3:0]M00_AXI_awlen;
  output [1:0]M00_AXI_awsize;
  output [3:0]M00_AXI_awcache;
  output [2:0]M00_AXI_awprot;
  output [3:0]M00_AXI_awqos;
  output M00_AXI_awvalid;
  output [63:0]M00_AXI_wdata;
  output [7:0]M00_AXI_wstrb;
  output M00_AXI_wlast;
  output M00_AXI_wvalid;
  output M00_AXI_bready;
  input aclk;
  input [0:0]interconnect_aresetn;
  input [63:0]M_SC_AW_payld;
  input M_SC_AW_send;
  input [71:0]M_SC_W_payld;
  input M_SC_W_send;
  input S_SC_B_recv;
  input M00_AXI_awready;
  input M00_AXI_wready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;

  wire [31:0]M00_AXI_awaddr;
  wire [3:0]M00_AXI_awcache;
  wire [3:0]M00_AXI_awlen;
  wire [2:0]M00_AXI_awprot;
  wire [3:0]M00_AXI_awqos;
  wire M00_AXI_awready;
  wire [1:0]M00_AXI_awsize;
  wire M00_AXI_awvalid;
  wire M00_AXI_bready;
  wire [1:0]M00_AXI_bresp;
  wire M00_AXI_bvalid;
  wire [63:0]M00_AXI_wdata;
  wire M00_AXI_wlast;
  wire M00_AXI_wready;
  wire [7:0]M00_AXI_wstrb;
  wire M00_AXI_wvalid;
  wire [63:0]M_SC_AW_payld;
  wire M_SC_AW_recv;
  wire M_SC_AW_send;
  wire [71:0]M_SC_W_payld;
  wire M_SC_W_recv;
  wire M_SC_W_send;
  wire [3:0]S_SC_B_payld;
  wire S_SC_B_recv;
  wire S_SC_B_send;
  wire aclk;
  wire [0:0]interconnect_aresetn;
  wire NLW_inst_aclken_UNCONNECTED;
  wire NLW_inst_m_axi_arready_UNCONNECTED;
  wire NLW_inst_m_axi_arvalid_UNCONNECTED;
  wire NLW_inst_m_axi_rlast_UNCONNECTED;
  wire NLW_inst_m_axi_rready_UNCONNECTED;
  wire NLW_inst_m_axi_rvalid_UNCONNECTED;
  wire NLW_inst_s_axi_arready_UNCONNECTED;
  wire NLW_inst_s_axi_arvalid_UNCONNECTED;
  wire NLW_inst_s_axi_rlast_UNCONNECTED;
  wire NLW_inst_s_axi_rready_UNCONNECTED;
  wire NLW_inst_s_axi_rvalid_UNCONNECTED;
  wire NLW_inst_s_axi_wlast_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_arid_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arlen_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arqos_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aruser_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_awburst_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_awid_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_awlock_UNCONNECTED;
  wire [2:2]NLW_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_awuser_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bid_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_buser_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_rid_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ruser_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_wid_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_wuser_UNCONNECTED;
  wire [31:0]NLW_inst_s_axi_araddr_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_arcache_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_arid_UNCONNECTED;
  wire [7:0]NLW_inst_s_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_inst_s_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_arqos_UNCONNECTED;
  wire [1023:0]NLW_inst_s_axi_aruser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_awlock_UNCONNECTED;
  wire [1023:0]NLW_inst_s_axi_awuser_UNCONNECTED;
  wire [1023:0]NLW_inst_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_inst_s_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_UNCONNECTED;
  wire [1023:0]NLW_inst_s_axi_ruser_UNCONNECTED;
  wire [1023:0]NLW_inst_s_axi_wuser_UNCONNECTED;

  (* C_ADDR_WIDTH = "32" *) 
  (* C_ENABLE_PIPELINING = "1'b1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_LOCK = "0" *) 
  (* C_IS_CASCADED = "0" *) 
  (* C_MAX_RUSER_BITS_PER_BYTE = "0" *) 
  (* C_MAX_WUSER_BITS_PER_BYTE = "0" *) 
  (* C_MEP_IDENTIFIER_WIDTH = "2" *) 
  (* C_M_ARUSER_WIDTH = "0" *) 
  (* C_M_AWUSER_WIDTH = "0" *) 
  (* C_M_BUSER_WIDTH = "0" *) 
  (* C_M_ID_WIDTH = "0" *) 
  (* C_M_LIMIT_READ_LENGTH = "16" *) 
  (* C_M_LIMIT_WRITE_LENGTH = "16" *) 
  (* C_M_PROTOCOL = "1" *) 
  (* C_M_RUSER_BITS_PER_BYTE = "0" *) 
  (* C_M_RUSER_WIDTH = "0" *) 
  (* C_M_WUSER_BITS_PER_BYTE = "0" *) 
  (* C_M_WUSER_WIDTH = "0" *) 
  (* C_NUM_MSC = "1" *) 
  (* C_NUM_READ_OUTSTANDING = "2" *) 
  (* C_NUM_WRITE_OUTSTANDING = "16" *) 
  (* C_RDATA_WIDTH = "64" *) 
  (* C_READ_ACCEPTANCE = "32" *) 
  (* C_SINGLE_ISSUING = "0" *) 
  (* C_SSC_ROUTE_ARRAY = "4'b0100" *) 
  (* C_SSC_ROUTE_WIDTH = "1" *) 
  (* C_S_ID_WIDTH = "2" *) 
  (* C_WDATA_WIDTH = "64" *) 
  (* C_WRITE_ACCEPTANCE = "32" *) 
  (* P_BYPASS = "0" *) 
  (* P_FULLY_PIPELINED = "2" *) 
  (* P_NUM_READ_OUTSTANDING = "16" *) 
  (* P_NUM_WRITE_OUTSTANDING = "16" *) 
  (* P_ZERO_LATENCY = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  zynq_blk_smartconnect_0_0_sc_exit_v1_0_8_top inst
       (.aclk(aclk),
        .aclken(NLW_inst_aclken_UNCONNECTED),
        .aresetn(interconnect_aresetn),
        .m_axi_araddr(NLW_inst_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_inst_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_inst_m_axi_arlen_UNCONNECTED[3:0]),
        .m_axi_arlock(NLW_inst_m_axi_arlock_UNCONNECTED[1:0]),
        .m_axi_arprot(NLW_inst_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(NLW_inst_m_axi_arready_UNCONNECTED),
        .m_axi_arsize(NLW_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_inst_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(M00_AXI_awaddr),
        .m_axi_awburst(NLW_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(M00_AXI_awcache),
        .m_axi_awid(NLW_inst_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(M00_AXI_awlen),
        .m_axi_awlock(NLW_inst_m_axi_awlock_UNCONNECTED[1:0]),
        .m_axi_awprot(M00_AXI_awprot),
        .m_axi_awqos(M00_AXI_awqos),
        .m_axi_awready(M00_AXI_awready),
        .m_axi_awsize({NLW_inst_m_axi_awsize_UNCONNECTED[2],M00_AXI_awsize}),
        .m_axi_awuser(NLW_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(M00_AXI_awvalid),
        .m_axi_bid(NLW_inst_m_axi_bid_UNCONNECTED[0]),
        .m_axi_bready(M00_AXI_bready),
        .m_axi_bresp(M00_AXI_bresp),
        .m_axi_buser(NLW_inst_m_axi_buser_UNCONNECTED[0]),
        .m_axi_bvalid(M00_AXI_bvalid),
        .m_axi_rdata(NLW_inst_m_axi_rdata_UNCONNECTED[63:0]),
        .m_axi_rid(NLW_inst_m_axi_rid_UNCONNECTED[0]),
        .m_axi_rlast(NLW_inst_m_axi_rlast_UNCONNECTED),
        .m_axi_rready(NLW_inst_m_axi_rready_UNCONNECTED),
        .m_axi_rresp(NLW_inst_m_axi_rresp_UNCONNECTED[1:0]),
        .m_axi_ruser(NLW_inst_m_axi_ruser_UNCONNECTED[0]),
        .m_axi_rvalid(NLW_inst_m_axi_rvalid_UNCONNECTED),
        .m_axi_wdata(M00_AXI_wdata),
        .m_axi_wid(NLW_inst_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(M00_AXI_wlast),
        .m_axi_wready(M00_AXI_wready),
        .m_axi_wstrb(M00_AXI_wstrb),
        .m_axi_wuser(NLW_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(M00_AXI_wvalid),
        .s_axi_araddr(NLW_inst_s_axi_araddr_UNCONNECTED[31:0]),
        .s_axi_arcache(NLW_inst_s_axi_arcache_UNCONNECTED[3:0]),
        .s_axi_arid(NLW_inst_s_axi_arid_UNCONNECTED[1:0]),
        .s_axi_arlen(NLW_inst_s_axi_arlen_UNCONNECTED[7:0]),
        .s_axi_arlock(NLW_inst_s_axi_arlock_UNCONNECTED[0]),
        .s_axi_arprot(NLW_inst_s_axi_arprot_UNCONNECTED[2:0]),
        .s_axi_arqos(NLW_inst_s_axi_arqos_UNCONNECTED[3:0]),
        .s_axi_arready(NLW_inst_s_axi_arready_UNCONNECTED),
        .s_axi_aruser(NLW_inst_s_axi_aruser_UNCONNECTED[1023:0]),
        .s_axi_arvalid(NLW_inst_s_axi_arvalid_UNCONNECTED),
        .s_axi_awaddr(M_SC_AW_payld[52:21]),
        .s_axi_awcache(M_SC_AW_payld[63:60]),
        .s_axi_awid(M_SC_AW_payld[20:19]),
        .s_axi_awlen(M_SC_AW_payld[7:0]),
        .s_axi_awlock(NLW_inst_s_axi_awlock_UNCONNECTED[0]),
        .s_axi_awprot(M_SC_AW_payld[55:53]),
        .s_axi_awqos(M_SC_AW_payld[59:56]),
        .s_axi_awready(M_SC_AW_recv),
        .s_axi_awuser({NLW_inst_s_axi_awuser_UNCONNECTED[1023:147],M_SC_AW_payld[18:8],NLW_inst_s_axi_awuser_UNCONNECTED[135:0]}),
        .s_axi_awvalid(M_SC_AW_send),
        .s_axi_bid(S_SC_B_payld[1:0]),
        .s_axi_bready(S_SC_B_recv),
        .s_axi_bresp(S_SC_B_payld[3:2]),
        .s_axi_buser(NLW_inst_s_axi_buser_UNCONNECTED[1023:0]),
        .s_axi_bvalid(S_SC_B_send),
        .s_axi_rdata(NLW_inst_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_inst_s_axi_rid_UNCONNECTED[1:0]),
        .s_axi_rlast(NLW_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(NLW_inst_s_axi_rready_UNCONNECTED),
        .s_axi_rresp(NLW_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_inst_s_axi_ruser_UNCONNECTED[1023:0]),
        .s_axi_rvalid(NLW_inst_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({M_SC_W_payld[71:64],M_SC_W_payld[62:55],M_SC_W_payld[53:46],M_SC_W_payld[44:37],M_SC_W_payld[35:28],M_SC_W_payld[26:19],M_SC_W_payld[17:10],M_SC_W_payld[8:1]}),
        .s_axi_wlast(NLW_inst_s_axi_wlast_UNCONNECTED),
        .s_axi_wready(M_SC_W_recv),
        .s_axi_wstrb({M_SC_W_payld[63],M_SC_W_payld[54],M_SC_W_payld[45],M_SC_W_payld[36],M_SC_W_payld[27],M_SC_W_payld[18],M_SC_W_payld[9],M_SC_W_payld[0]}),
        .s_axi_wuser(NLW_inst_s_axi_wuser_UNCONNECTED[1023:0]),
        .s_axi_wvalid(M_SC_W_send));
endmodule

(* ORIG_REF_NAME = "bd_39ac_psr_aclk_0" *) 
module zynq_blk_smartconnect_0_0_bd_39ac_psr_aclk_0
   (interconnect_aresetn,
    aclk,
    aresetn);
  output [0:0]interconnect_aresetn;
  input aclk;
  input aresetn;

  wire aclk;
  wire aresetn;
  wire [0:0]interconnect_aresetn;

  zynq_blk_smartconnect_0_0_proc_sys_reset U0
       (.aclk(aclk),
        .aresetn(aresetn),
        .interconnect_aresetn(interconnect_aresetn));
endmodule

(* ORIG_REF_NAME = "bd_39ac_s00mmu_0" *) 
module zynq_blk_smartconnect_0_0_bd_39ac_s00mmu_0
   (S00_AXI_awready,
    S00_AXI_wready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S_SC_AW_payld,
    m_axi_awvalid,
    S_SC_W_payld,
    m_axi_wvalid,
    M_SC_B_recv,
    aclk,
    interconnect_aresetn,
    S00_AXI_awaddr,
    S00_AXI_awlen,
    S00_AXI_awsize,
    S00_AXI_awburst,
    S00_AXI_awlock,
    S00_AXI_awcache,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awvalid,
    S00_AXI_wdata,
    S00_AXI_wstrb,
    S00_AXI_wlast,
    S00_AXI_wvalid,
    S00_AXI_bready,
    s_axi_awready,
    s_axi_wready,
    M_SC_B_payld,
    M_SC_B_send);
  output S00_AXI_awready;
  output S00_AXI_wready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [54:0]S_SC_AW_payld;
  output m_axi_awvalid;
  output [72:0]S_SC_W_payld;
  output m_axi_wvalid;
  output [0:0]M_SC_B_recv;
  input aclk;
  input [0:0]interconnect_aresetn;
  input [31:0]S00_AXI_awaddr;
  input [7:0]S00_AXI_awlen;
  input [2:0]S00_AXI_awsize;
  input [1:0]S00_AXI_awburst;
  input [0:0]S00_AXI_awlock;
  input [3:0]S00_AXI_awcache;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  input S00_AXI_awvalid;
  input [63:0]S00_AXI_wdata;
  input [7:0]S00_AXI_wstrb;
  input S00_AXI_wlast;
  input S00_AXI_wvalid;
  input S00_AXI_bready;
  input s_axi_awready;
  input s_axi_wready;
  input [1:0]M_SC_B_payld;
  input [0:0]M_SC_B_send;

  wire [1:0]M_SC_B_payld;
  wire [0:0]M_SC_B_recv;
  wire [0:0]M_SC_B_send;
  wire [31:0]S00_AXI_awaddr;
  wire [1:0]S00_AXI_awburst;
  wire [3:0]S00_AXI_awcache;
  wire [7:0]S00_AXI_awlen;
  wire S00_AXI_awready;
  wire [2:0]S00_AXI_awsize;
  wire S00_AXI_awvalid;
  wire S00_AXI_bready;
  wire [1:0]S00_AXI_bresp;
  wire S00_AXI_bvalid;
  wire [63:0]S00_AXI_wdata;
  wire S00_AXI_wlast;
  wire S00_AXI_wready;
  wire [7:0]S00_AXI_wstrb;
  wire S00_AXI_wvalid;
  wire [54:0]S_SC_AW_payld;
  wire [72:0]S_SC_W_payld;
  wire aclk;
  wire [0:0]interconnect_aresetn;
  wire m_axi_awvalid;
  wire m_axi_wvalid;
  wire s_axi_awready;
  wire s_axi_wready;
  wire NLW_inst_aclken_UNCONNECTED;
  wire NLW_inst_m_axi_arready_UNCONNECTED;
  wire NLW_inst_m_axi_arvalid_UNCONNECTED;
  wire NLW_inst_m_axi_rlast_UNCONNECTED;
  wire NLW_inst_m_axi_rready_UNCONNECTED;
  wire NLW_inst_m_axi_rvalid_UNCONNECTED;
  wire NLW_inst_s_axi_arready_UNCONNECTED;
  wire NLW_inst_s_axi_arvalid_UNCONNECTED;
  wire NLW_inst_s_axi_rlast_UNCONNECTED;
  wire NLW_inst_s_axi_rready_UNCONNECTED;
  wire NLW_inst_s_axi_rvalid_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arqos_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_arsize_UNCONNECTED;
  wire [1023:0]NLW_inst_m_axi_aruser_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_awburst_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_awid_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_awlen_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_awsize_UNCONNECTED;
  wire [1023:0]NLW_inst_m_axi_awuser_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bid_UNCONNECTED;
  wire [1023:0]NLW_inst_m_axi_buser_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_rid_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_rresp_UNCONNECTED;
  wire [1023:0]NLW_inst_m_axi_ruser_UNCONNECTED;
  wire [1023:0]NLW_inst_m_axi_wuser_UNCONNECTED;
  wire [31:0]NLW_inst_s_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_arid_UNCONNECTED;
  wire [7:0]NLW_inst_s_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_inst_s_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_arqos_UNCONNECTED;
  wire [2:0]NLW_inst_s_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_aruser_UNCONNECTED;
  wire [1:1]NLW_inst_s_axi_awburst_UNCONNECTED;
  wire [3:2]NLW_inst_s_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_awid_UNCONNECTED;
  wire [7:7]NLW_inst_s_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_inst_s_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_awqos_UNCONNECTED;
  wire [2:2]NLW_inst_s_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_awuser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_bid_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_inst_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_ruser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_wid_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_wuser_UNCONNECTED;

  (* C_ADDR_WIDTH = "32" *) 
  (* C_ENABLE_PIPELINING = "1'b1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_ID_WIDTH = "0" *) 
  (* C_IS_CASCADED = "0" *) 
  (* C_MSC_ROUTE_ARRAY = "1'b1" *) 
  (* C_MSC_ROUTE_WIDTH = "1" *) 
  (* C_NUM_MSC = "1" *) 
  (* C_NUM_READ_OUTSTANDING = "2" *) 
  (* C_NUM_SEG = "1" *) 
  (* C_NUM_WRITE_OUTSTANDING = "16" *) 
  (* C_RDATA_WIDTH = "64" *) 
  (* C_READ_ACCEPTANCE = "32" *) 
  (* C_SEG_BASE_ADDR_ARRAY = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_SEG_SECURE_READ_ARRAY = "1'b0" *) 
  (* C_SEG_SECURE_WRITE_ARRAY = "1'b0" *) 
  (* C_SEG_SEP_ROUTE_ARRAY = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_SEG_SIZE_ARRAY = "30" *) 
  (* C_SEG_SUPPORTS_READ_ARRAY = "1'b1" *) 
  (* C_SEG_SUPPORTS_WRITE_ARRAY = "1'b1" *) 
  (* C_SINGLE_ISSUING = "0" *) 
  (* C_SUPPORTS_NARROW = "0" *) 
  (* C_SUPPORTS_READ_DECERR = "1" *) 
  (* C_SUPPORTS_WRAP = "1" *) 
  (* C_SUPPORTS_WRITE_DECERR = "1" *) 
  (* C_S_ARUSER_WIDTH = "0" *) 
  (* C_S_AWUSER_WIDTH = "0" *) 
  (* C_S_BUSER_WIDTH = "0" *) 
  (* C_S_PROTOCOL = "0" *) 
  (* C_S_RUSER_WIDTH = "0" *) 
  (* C_S_WUSER_WIDTH = "0" *) 
  (* C_WDATA_WIDTH = "64" *) 
  (* C_WRITE_ACCEPTANCE = "32" *) 
  (* P_AXI3 = "1" *) 
  (* P_AXI4 = "0" *) 
  (* P_AXILITE = "2" *) 
  (* P_BYPASS = "0" *) 
  (* P_DECERR = "2'b11" *) 
  (* P_FIXED = "2'b00" *) 
  (* P_FULLY_PIPELINED = "2" *) 
  (* P_INCR = "2'b01" *) 
  (* P_NUM_MSC_LOG = "1" *) 
  (* P_NUM_SEG_LOG = "1" *) 
  (* P_R_DWBYTES = "8" *) 
  (* P_R_DWSIZE = "3" *) 
  (* P_R_QUEUE_SIZE = "4" *) 
  (* P_WRAP = "2'b10" *) 
  (* P_W_DWBYTES = "8" *) 
  (* P_W_DWSIZE = "3" *) 
  (* P_W_QUEUE_SIZE = "4" *) 
  (* P_ZERO_LATENCY = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  zynq_blk_smartconnect_0_0_sc_mmu_v1_0_7_top inst
       (.aclk(aclk),
        .aclken(NLW_inst_aclken_UNCONNECTED),
        .aresetn(interconnect_aresetn),
        .m_axi_araddr(NLW_inst_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_inst_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_inst_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_inst_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(NLW_inst_m_axi_arready_UNCONNECTED),
        .m_axi_arsize(NLW_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_inst_m_axi_aruser_UNCONNECTED[1023:0]),
        .m_axi_arvalid(NLW_inst_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(S_SC_AW_payld[42:11]),
        .m_axi_awburst(NLW_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(S_SC_AW_payld[54:51]),
        .m_axi_awid(NLW_inst_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen({NLW_inst_m_axi_awlen_UNCONNECTED[7:4],S_SC_AW_payld[6:3]}),
        .m_axi_awlock(S_SC_AW_payld[43]),
        .m_axi_awprot(S_SC_AW_payld[46:44]),
        .m_axi_awqos(S_SC_AW_payld[50:47]),
        .m_axi_awready(s_axi_awready),
        .m_axi_awsize(NLW_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser({NLW_inst_m_axi_awuser_UNCONNECTED[1023:147],S_SC_AW_payld[10:7],NLW_inst_m_axi_awuser_UNCONNECTED[142:139],S_SC_AW_payld[2:0],NLW_inst_m_axi_awuser_UNCONNECTED[135:0]}),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(NLW_inst_m_axi_bid_UNCONNECTED[0]),
        .m_axi_bready(M_SC_B_recv),
        .m_axi_bresp(M_SC_B_payld),
        .m_axi_buser(NLW_inst_m_axi_buser_UNCONNECTED[1023:0]),
        .m_axi_bvalid(M_SC_B_send),
        .m_axi_rdata(NLW_inst_m_axi_rdata_UNCONNECTED[63:0]),
        .m_axi_rid(NLW_inst_m_axi_rid_UNCONNECTED[0]),
        .m_axi_rlast(NLW_inst_m_axi_rlast_UNCONNECTED),
        .m_axi_rready(NLW_inst_m_axi_rready_UNCONNECTED),
        .m_axi_rresp(NLW_inst_m_axi_rresp_UNCONNECTED[1:0]),
        .m_axi_ruser(NLW_inst_m_axi_ruser_UNCONNECTED[1023:0]),
        .m_axi_rvalid(NLW_inst_m_axi_rvalid_UNCONNECTED),
        .m_axi_wdata({S_SC_W_payld[72:65],S_SC_W_payld[63:56],S_SC_W_payld[54:47],S_SC_W_payld[45:38],S_SC_W_payld[36:29],S_SC_W_payld[27:20],S_SC_W_payld[18:11],S_SC_W_payld[9:2]}),
        .m_axi_wlast(S_SC_W_payld[0]),
        .m_axi_wready(s_axi_wready),
        .m_axi_wstrb({S_SC_W_payld[64],S_SC_W_payld[55],S_SC_W_payld[46],S_SC_W_payld[37],S_SC_W_payld[28],S_SC_W_payld[19],S_SC_W_payld[10],S_SC_W_payld[1]}),
        .m_axi_wuser(NLW_inst_m_axi_wuser_UNCONNECTED[1023:0]),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_araddr(NLW_inst_s_axi_araddr_UNCONNECTED[31:0]),
        .s_axi_arburst(NLW_inst_s_axi_arburst_UNCONNECTED[1:0]),
        .s_axi_arcache(NLW_inst_s_axi_arcache_UNCONNECTED[3:0]),
        .s_axi_arid(NLW_inst_s_axi_arid_UNCONNECTED[0]),
        .s_axi_arlen(NLW_inst_s_axi_arlen_UNCONNECTED[7:0]),
        .s_axi_arlock(NLW_inst_s_axi_arlock_UNCONNECTED[0]),
        .s_axi_arprot(NLW_inst_s_axi_arprot_UNCONNECTED[2:0]),
        .s_axi_arqos(NLW_inst_s_axi_arqos_UNCONNECTED[3:0]),
        .s_axi_arready(NLW_inst_s_axi_arready_UNCONNECTED),
        .s_axi_arsize(NLW_inst_s_axi_arsize_UNCONNECTED[2:0]),
        .s_axi_aruser(NLW_inst_s_axi_aruser_UNCONNECTED[0]),
        .s_axi_arvalid(NLW_inst_s_axi_arvalid_UNCONNECTED),
        .s_axi_awaddr(S00_AXI_awaddr),
        .s_axi_awburst({NLW_inst_s_axi_awburst_UNCONNECTED[1],S00_AXI_awburst[0]}),
        .s_axi_awcache({NLW_inst_s_axi_awcache_UNCONNECTED[3:2],S00_AXI_awcache[1:0]}),
        .s_axi_awid(NLW_inst_s_axi_awid_UNCONNECTED[0]),
        .s_axi_awlen({NLW_inst_s_axi_awlen_UNCONNECTED[7],S00_AXI_awlen[6:0]}),
        .s_axi_awlock(NLW_inst_s_axi_awlock_UNCONNECTED[0]),
        .s_axi_awprot(NLW_inst_s_axi_awprot_UNCONNECTED[2:0]),
        .s_axi_awqos(NLW_inst_s_axi_awqos_UNCONNECTED[3:0]),
        .s_axi_awready(S00_AXI_awready),
        .s_axi_awsize({NLW_inst_s_axi_awsize_UNCONNECTED[2],S00_AXI_awsize[1:0]}),
        .s_axi_awuser(NLW_inst_s_axi_awuser_UNCONNECTED[0]),
        .s_axi_awvalid(S00_AXI_awvalid),
        .s_axi_bid(NLW_inst_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(S00_AXI_bready),
        .s_axi_bresp(S00_AXI_bresp),
        .s_axi_buser(NLW_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(S00_AXI_bvalid),
        .s_axi_rdata(NLW_inst_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_inst_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(NLW_inst_s_axi_rready_UNCONNECTED),
        .s_axi_rresp(NLW_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_inst_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata(S00_AXI_wdata),
        .s_axi_wid(NLW_inst_s_axi_wid_UNCONNECTED[0]),
        .s_axi_wlast(S00_AXI_wlast),
        .s_axi_wready(S00_AXI_wready),
        .s_axi_wstrb(S00_AXI_wstrb),
        .s_axi_wuser(NLW_inst_s_axi_wuser_UNCONNECTED[0]),
        .s_axi_wvalid(S00_AXI_wvalid));
endmodule

(* ORIG_REF_NAME = "bd_39ac_s00sic_0" *) 
module zynq_blk_smartconnect_0_0_bd_39ac_s00sic_0
   (s_axi_awready,
    s_axi_wready,
    S_SC_AW_payld,
    S_SC_AW_send,
    S_SC_W_payld,
    S_SC_W_send,
    aclk,
    interconnect_aresetn,
    \gen_pipelined.mesg_reg_reg[13] ,
    m_axi_awvalid,
    \gen_pipelined.mesg_reg_reg[0] ,
    m_axi_wvalid,
    S_SC_AW_recv,
    S_SC_W_recv);
  output s_axi_awready;
  output s_axi_wready;
  output [3:0]S_SC_AW_payld;
  output [0:0]S_SC_AW_send;
  output [13:0]S_SC_W_payld;
  output [0:0]S_SC_W_send;
  input aclk;
  input [0:0]interconnect_aresetn;
  input [10:0]\gen_pipelined.mesg_reg_reg[13] ;
  input m_axi_awvalid;
  input [0:0]\gen_pipelined.mesg_reg_reg[0] ;
  input m_axi_wvalid;
  input [0:0]S_SC_AW_recv;
  input [0:0]S_SC_W_recv;

  wire [3:0]S_SC_AW_payld;
  wire [0:0]S_SC_AW_recv;
  wire [0:0]S_SC_AW_send;
  wire [13:0]S_SC_W_payld;
  wire [0:0]S_SC_W_recv;
  wire [0:0]S_SC_W_send;
  wire aclk;
  wire [0:0]\gen_pipelined.mesg_reg_reg[0] ;
  wire [10:0]\gen_pipelined.mesg_reg_reg[13] ;
  wire [0:0]interconnect_aresetn;
  wire m_axi_awvalid;
  wire m_axi_wvalid;
  wire s_axi_awready;
  wire s_axi_wready;
  wire NLW_inst_aclken_UNCONNECTED;
  wire NLW_inst_m_axi_arready_UNCONNECTED;
  wire NLW_inst_m_axi_arvalid_UNCONNECTED;
  wire NLW_inst_m_axi_bready_UNCONNECTED;
  wire NLW_inst_m_axi_bvalid_UNCONNECTED;
  wire NLW_inst_m_axi_rlast_UNCONNECTED;
  wire NLW_inst_m_axi_rready_UNCONNECTED;
  wire NLW_inst_m_axi_rvalid_UNCONNECTED;
  wire NLW_inst_m_axi_wlast_UNCONNECTED;
  wire NLW_inst_s_axi_arready_UNCONNECTED;
  wire NLW_inst_s_axi_arvalid_UNCONNECTED;
  wire NLW_inst_s_axi_bready_UNCONNECTED;
  wire NLW_inst_s_axi_bvalid_UNCONNECTED;
  wire NLW_inst_s_axi_rlast_UNCONNECTED;
  wire NLW_inst_s_axi_rready_UNCONNECTED;
  wire NLW_inst_s_axi_rvalid_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_araddr_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arcache_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arqos_UNCONNECTED;
  wire [1023:0]NLW_inst_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_awaddr_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_awcache_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_awqos_UNCONNECTED;
  wire [1023:0]NLW_inst_m_axi_awuser_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bid_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bresp_UNCONNECTED;
  wire [1023:0]NLW_inst_m_axi_buser_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_rid_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_rresp_UNCONNECTED;
  wire [1023:0]NLW_inst_m_axi_ruser_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_wdata_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_wstrb_UNCONNECTED;
  wire [1023:0]NLW_inst_m_axi_wuser_UNCONNECTED;
  wire [31:0]NLW_inst_s_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_arcache_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_arid_UNCONNECTED;
  wire [7:0]NLW_inst_s_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_inst_s_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_arqos_UNCONNECTED;
  wire [2:0]NLW_inst_s_axi_arsize_UNCONNECTED;
  wire [1023:0]NLW_inst_s_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_inst_s_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_awcache_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_awid_UNCONNECTED;
  wire [7:4]NLW_inst_s_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_inst_s_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_awqos_UNCONNECTED;
  wire [2:0]NLW_inst_s_axi_awsize_UNCONNECTED;
  wire [1023:0]NLW_inst_s_axi_awuser_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_bresp_UNCONNECTED;
  wire [1023:0]NLW_inst_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_inst_s_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_UNCONNECTED;
  wire [1023:0]NLW_inst_s_axi_ruser_UNCONNECTED;
  wire [63:0]NLW_inst_s_axi_wdata_UNCONNECTED;
  wire [7:0]NLW_inst_s_axi_wstrb_UNCONNECTED;
  wire [1023:0]NLW_inst_s_axi_wuser_UNCONNECTED;

  (* C_ADDR_WIDTH = "32" *) 
  (* C_ENABLE_PIPELINING = "1'b1" *) 
  (* C_HAS_BURST = "0" *) 
  (* C_ID_WIDTH = "2" *) 
  (* C_IS_CASCADED = "0" *) 
  (* C_LIMIT_READ_LENGTH = "0" *) 
  (* C_LIMIT_WRITE_LENGTH = "0" *) 
  (* C_MAX_RUSER_BITS_PER_BYTE = "0" *) 
  (* C_MAX_WUSER_BITS_PER_BYTE = "0" *) 
  (* C_MEP_IDENTIFIER_WIDTH = "2" *) 
  (* C_MSC_RDATA_WIDTH_ARRAY = "64" *) 
  (* C_MSC_WDATA_WIDTH_ARRAY = "64" *) 
  (* C_NUM_MSC = "1" *) 
  (* C_NUM_READ_OUTSTANDING = "2" *) 
  (* C_NUM_READ_THREADS = "1" *) 
  (* C_NUM_SEG = "1" *) 
  (* C_NUM_WRITE_OUTSTANDING = "16" *) 
  (* C_NUM_WRITE_THREADS = "1" *) 
  (* C_RDATA_WIDTH = "64" *) 
  (* C_READ_ACCEPTANCE = "32" *) 
  (* C_READ_WATERMARK = "0" *) 
  (* C_SEP_PROTOCOL_ARRAY = "1" *) 
  (* C_SEP_RDATA_WIDTH_ARRAY = "64" *) 
  (* C_SEP_WDATA_WIDTH_ARRAY = "64" *) 
  (* C_SINGLE_ISSUING = "0" *) 
  (* C_SUPPORTS_NARROW = "0" *) 
  (* C_S_RUSER_BITS_PER_BYTE = "0" *) 
  (* C_S_WUSER_BITS_PER_BYTE = "0" *) 
  (* C_WDATA_WIDTH = "64" *) 
  (* C_WRITE_ACCEPTANCE = "32" *) 
  (* C_WRITE_WATERMARK = "0" *) 
  (* P_EXOK = "2'b01" *) 
  (* P_FULLY_PIPELINED = "2" *) 
  (* P_ID_WIDTH = "2" *) 
  (* P_MAX_RUSER_BITS_PER_BYTE = "1" *) 
  (* P_MAX_WUSER_BITS_PER_BYTE = "1" *) 
  (* P_NUM_READ_OUTSTANDING = "16" *) 
  (* P_NUM_WRITE_OUTSTANDING = "16" *) 
  (* P_R_DWBYTES = "8" *) 
  (* P_R_DWSIZE = "3" *) 
  (* P_S_RUSER_BITS_PER_BYTE = "1" *) 
  (* P_S_WUSER_BITS_PER_BYTE = "1" *) 
  (* P_W_DWBYTES = "8" *) 
  (* P_W_DWSIZE = "3" *) 
  (* P_ZERO_LATENCY = "1" *) 
  zynq_blk_smartconnect_0_0_sc_si_converter_v1_0_7_top inst
       (.aclk(aclk),
        .aclken(NLW_inst_aclken_UNCONNECTED),
        .aresetn(interconnect_aresetn),
        .m_axi_araddr(NLW_inst_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arcache(NLW_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_inst_m_axi_arid_UNCONNECTED[1:0]),
        .m_axi_arlen(NLW_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_inst_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_inst_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(NLW_inst_m_axi_arready_UNCONNECTED),
        .m_axi_aruser(NLW_inst_m_axi_aruser_UNCONNECTED[1023:0]),
        .m_axi_arvalid(NLW_inst_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_inst_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awcache(NLW_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_inst_m_axi_awid_UNCONNECTED[1:0]),
        .m_axi_awlen(NLW_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_inst_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_inst_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(S_SC_AW_recv),
        .m_axi_awuser({NLW_inst_m_axi_awuser_UNCONNECTED[1023:186],S_SC_AW_payld[3:1],NLW_inst_m_axi_awuser_UNCONNECTED[182:0]}),
        .m_axi_awvalid(S_SC_AW_send),
        .m_axi_bid(NLW_inst_m_axi_bid_UNCONNECTED[1:0]),
        .m_axi_bready(NLW_inst_m_axi_bready_UNCONNECTED),
        .m_axi_bresp(NLW_inst_m_axi_bresp_UNCONNECTED[1:0]),
        .m_axi_buser(NLW_inst_m_axi_buser_UNCONNECTED[1023:0]),
        .m_axi_bvalid(NLW_inst_m_axi_bvalid_UNCONNECTED),
        .m_axi_rdata(NLW_inst_m_axi_rdata_UNCONNECTED[63:0]),
        .m_axi_rid(NLW_inst_m_axi_rid_UNCONNECTED[1:0]),
        .m_axi_rlast(NLW_inst_m_axi_rlast_UNCONNECTED),
        .m_axi_rready(NLW_inst_m_axi_rready_UNCONNECTED),
        .m_axi_rresp(NLW_inst_m_axi_rresp_UNCONNECTED[1:0]),
        .m_axi_ruser(NLW_inst_m_axi_ruser_UNCONNECTED[1023:0]),
        .m_axi_rvalid(NLW_inst_m_axi_rvalid_UNCONNECTED),
        .m_axi_wdata(NLW_inst_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wlast(NLW_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(S_SC_W_recv),
        .m_axi_wstrb(NLW_inst_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser({NLW_inst_m_axi_wuser_UNCONNECTED[1023:78],S_SC_W_payld[13:11],NLW_inst_m_axi_wuser_UNCONNECTED[74:0]}),
        .m_axi_wvalid(S_SC_W_send),
        .s_axi_araddr(NLW_inst_s_axi_araddr_UNCONNECTED[31:0]),
        .s_axi_arburst(NLW_inst_s_axi_arburst_UNCONNECTED[1:0]),
        .s_axi_arcache(NLW_inst_s_axi_arcache_UNCONNECTED[3:0]),
        .s_axi_arid(NLW_inst_s_axi_arid_UNCONNECTED[1:0]),
        .s_axi_arlen(NLW_inst_s_axi_arlen_UNCONNECTED[7:0]),
        .s_axi_arlock(NLW_inst_s_axi_arlock_UNCONNECTED[0]),
        .s_axi_arprot(NLW_inst_s_axi_arprot_UNCONNECTED[2:0]),
        .s_axi_arqos(NLW_inst_s_axi_arqos_UNCONNECTED[3:0]),
        .s_axi_arready(NLW_inst_s_axi_arready_UNCONNECTED),
        .s_axi_arsize(NLW_inst_s_axi_arsize_UNCONNECTED[2:0]),
        .s_axi_aruser(NLW_inst_s_axi_aruser_UNCONNECTED[1023:0]),
        .s_axi_arvalid(NLW_inst_s_axi_arvalid_UNCONNECTED),
        .s_axi_awaddr({NLW_inst_s_axi_awaddr_UNCONNECTED[31:7],\gen_pipelined.mesg_reg_reg[13] [10:7],NLW_inst_s_axi_awaddr_UNCONNECTED[2:0]}),
        .s_axi_awburst(NLW_inst_s_axi_awburst_UNCONNECTED[1:0]),
        .s_axi_awcache(NLW_inst_s_axi_awcache_UNCONNECTED[3:0]),
        .s_axi_awid(NLW_inst_s_axi_awid_UNCONNECTED[1:0]),
        .s_axi_awlen({NLW_inst_s_axi_awlen_UNCONNECTED[7:4],\gen_pipelined.mesg_reg_reg[13] [3:0]}),
        .s_axi_awlock(NLW_inst_s_axi_awlock_UNCONNECTED[0]),
        .s_axi_awprot(NLW_inst_s_axi_awprot_UNCONNECTED[2:0]),
        .s_axi_awqos(NLW_inst_s_axi_awqos_UNCONNECTED[3:0]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize(NLW_inst_s_axi_awsize_UNCONNECTED[2:0]),
        .s_axi_awuser(NLW_inst_s_axi_awuser_UNCONNECTED[1023:0]),
        .s_axi_awvalid(m_axi_awvalid),
        .s_axi_bid(NLW_inst_s_axi_bid_UNCONNECTED[1:0]),
        .s_axi_bready(NLW_inst_s_axi_bready_UNCONNECTED),
        .s_axi_bresp(NLW_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_inst_s_axi_buser_UNCONNECTED[1023:0]),
        .s_axi_bvalid(NLW_inst_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_inst_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_inst_s_axi_rid_UNCONNECTED[1:0]),
        .s_axi_rlast(NLW_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(NLW_inst_s_axi_rready_UNCONNECTED),
        .s_axi_rresp(NLW_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_inst_s_axi_ruser_UNCONNECTED[1023:0]),
        .s_axi_rvalid(NLW_inst_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata(NLW_inst_s_axi_wdata_UNCONNECTED[63:0]),
        .s_axi_wlast(\gen_pipelined.mesg_reg_reg[0] ),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(NLW_inst_s_axi_wstrb_UNCONNECTED[7:0]),
        .s_axi_wuser(NLW_inst_s_axi_wuser_UNCONNECTED[1023:0]),
        .s_axi_wvalid(m_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "bd_39ac_sawn_0" *) 
module zynq_blk_smartconnect_0_0_bd_39ac_sawn_0
   (S_SC_AW_recv,
    M_SC_AW_send,
    M_SC_AW_payld,
    aclk,
    interconnect_aresetn,
    S_SC_AW_send,
    S_SC_AW_payld,
    M_SC_AW_recv);
  output [0:0]S_SC_AW_recv;
  output M_SC_AW_send;
  output [63:0]M_SC_AW_payld;
  input aclk;
  input [0:0]interconnect_aresetn;
  input [0:0]S_SC_AW_send;
  input [58:0]S_SC_AW_payld;
  input M_SC_AW_recv;

  wire [63:0]M_SC_AW_payld;
  wire M_SC_AW_recv;
  wire M_SC_AW_send;
  wire [58:0]S_SC_AW_payld;
  wire [0:0]S_SC_AW_recv;
  wire [0:0]S_SC_AW_send;
  wire aclk;
  wire [0:0]interconnect_aresetn;
  wire NLW_inst_m_axis_arb_tready_UNCONNECTED;
  wire NLW_inst_m_axis_arb_tvalid_UNCONNECTED;
  wire NLW_inst_m_sc_aclk_UNCONNECTED;
  wire NLW_inst_m_sc_aclken_UNCONNECTED;
  wire NLW_inst_m_sc_aresetn_UNCONNECTED;
  wire NLW_inst_s_axis_arb_tready_UNCONNECTED;
  wire NLW_inst_s_axis_arb_tvalid_UNCONNECTED;
  wire NLW_inst_s_sc_aclken_UNCONNECTED;
  wire [15:0]NLW_inst_m_axis_arb_tdata_UNCONNECTED;
  wire [0:0]NLW_inst_m_sc_info_UNCONNECTED;
  wire [128:0]NLW_inst_m_sc_payld_UNCONNECTED;
  wire [0:0]NLW_inst_m_sc_req_UNCONNECTED;
  wire [15:0]NLW_inst_s_axis_arb_tdata_UNCONNECTED;
  wire [0:0]NLW_inst_s_sc_info_UNCONNECTED;
  wire [95:0]NLW_inst_s_sc_payld_UNCONNECTED;
  wire [0:0]NLW_inst_s_sc_req_UNCONNECTED;

  (* C_ACLKEN_CONVERSION = "0" *) 
  (* C_ACLK_RELATIONSHIP = "1" *) 
  (* C_ADDR_WIDTH = "32" *) 
  (* C_ARBITER_MODE = "1" *) 
  (* C_CHANNEL = "3" *) 
  (* C_DISABLE_IP = "0" *) 
  (* C_ENABLE_PIPELINING = "8'b00000001" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FIFO_IP = "0" *) 
  (* C_FIFO_OUTPUT_REG = "1" *) 
  (* C_FIFO_SIZE = "5" *) 
  (* C_FIFO_TYPE = "0" *) 
  (* C_ID_WIDTH = "2" *) 
  (* C_MAX_PAYLD_BYTES = "8" *) 
  (* C_M_NUM_BYTES_ARRAY = "8" *) 
  (* C_M_PIPELINE = "0" *) 
  (* C_M_SEND_PIPELINE = "0" *) 
  (* C_NUM_MI = "1" *) 
  (* C_NUM_OUTSTANDING = "16" *) 
  (* C_NUM_SI = "1" *) 
  (* C_PAYLD_WIDTH = "140" *) 
  (* C_SC_ROUTE_WIDTH = "1" *) 
  (* C_SYNCHRONIZATION_STAGES = "3" *) 
  (* C_S_LATENCY = "0" *) 
  (* C_S_NUM_BYTES_ARRAY = "8" *) 
  (* C_S_PIPELINE = "0" *) 
  (* C_USER_BITS_PER_BYTE = "0" *) 
  (* C_USER_WIDTH = "0" *) 
  (* LP_ACLK_RELATIONSHIP = "1" *) 
  (* LP_ARBITER_MODE = "1" *) 
  (* LP_DT_REG = "true" *) 
  (* LP_FIFO_OUTPUT_REG = "1" *) 
  (* LP_FIFO_TYPE = "0" *) 
  (* LP_LOG_MAX_DOWNSIZER_RATIO = "1" *) 
  (* LP_LOG_MAX_UPSIZER_RATIO = "1" *) 
  (* LP_LOG_NUM_MI = "1" *) 
  (* LP_LOG_NUM_SI = "1" *) 
  (* LP_MAX_DOWNSIZER_RATIO = "1" *) 
  (* LP_MAX_NUM_BYTES = "8" *) 
  (* LP_MAX_UPSIZER_RATIO = "1" *) 
  (* LP_M_MAX_NUM_BYTES = "8" *) 
  (* LP_M_MIN_NUM_BYTES = "8" *) 
  (* LP_M_STATIC_DWIDTH = "1" *) 
  (* LP_NODE_ADDR_WIDTH = "32" *) 
  (* LP_NODE_ID_WIDTH = "2" *) 
  (* LP_NODE_ROUTE_WIDTH = "1" *) 
  (* LP_NODE_USER_WIDTH = "0" *) 
  (* LP_SYNCHRONIZATION_STAGES = "2" *) 
  (* LP_S_AXIS_REG_SLICE_CONFIG = "0" *) 
  (* LP_S_MAX_NUM_BYTES = "8" *) 
  (* LP_S_MIN_NUM_BYTES = "8" *) 
  (* LP_S_PIPELINE = "0" *) 
  (* LP_S_STATIC_DWIDTH = "1" *) 
  (* LP_ZERO_ROUTE_WIDTH = "1" *) 
  (* P_NUM_OUTSTANDING = "16" *) 
  zynq_blk_smartconnect_0_0_sc_node_v1_0_10_top inst
       (.m_axis_arb_tdata(NLW_inst_m_axis_arb_tdata_UNCONNECTED[15:0]),
        .m_axis_arb_tready(NLW_inst_m_axis_arb_tready_UNCONNECTED),
        .m_axis_arb_tvalid(NLW_inst_m_axis_arb_tvalid_UNCONNECTED),
        .m_sc_aclk(NLW_inst_m_sc_aclk_UNCONNECTED),
        .m_sc_aclken(NLW_inst_m_sc_aclken_UNCONNECTED),
        .m_sc_aresetn(NLW_inst_m_sc_aresetn_UNCONNECTED),
        .m_sc_info(NLW_inst_m_sc_info_UNCONNECTED[0]),
        .m_sc_payld({M_SC_AW_payld[63:53],NLW_inst_m_sc_payld_UNCONNECTED[128],M_SC_AW_payld[52:19],NLW_inst_m_sc_payld_UNCONNECTED[93:84],M_SC_AW_payld[18:8],NLW_inst_m_sc_payld_UNCONNECTED[72:9],M_SC_AW_payld[7:0],NLW_inst_m_sc_payld_UNCONNECTED[0]}),
        .m_sc_recv(M_SC_AW_recv),
        .m_sc_req(NLW_inst_m_sc_req_UNCONNECTED[0]),
        .m_sc_send(M_SC_AW_send),
        .s_axis_arb_tdata(NLW_inst_s_axis_arb_tdata_UNCONNECTED[15:0]),
        .s_axis_arb_tready(NLW_inst_s_axis_arb_tready_UNCONNECTED),
        .s_axis_arb_tvalid(NLW_inst_s_axis_arb_tvalid_UNCONNECTED),
        .s_sc_aclk(aclk),
        .s_sc_aclken(NLW_inst_s_sc_aclken_UNCONNECTED),
        .s_sc_aresetn(interconnect_aresetn),
        .s_sc_info(NLW_inst_s_sc_info_UNCONNECTED[0]),
        .s_sc_payld({S_SC_AW_payld[58:15],NLW_inst_s_sc_payld_UNCONNECTED[95:93],S_SC_AW_payld[14:12],NLW_inst_s_sc_payld_UNCONNECTED[89:84],S_SC_AW_payld[10:0],NLW_inst_s_sc_payld_UNCONNECTED[72:0]}),
        .s_sc_recv(S_SC_AW_recv),
        .s_sc_req(NLW_inst_s_sc_req_UNCONNECTED[0]),
        .s_sc_send(S_SC_AW_send));
endmodule

(* ORIG_REF_NAME = "bd_39ac_sbn_0" *) 
module zynq_blk_smartconnect_0_0_bd_39ac_sbn_0
   (S_SC_B_recv,
    M_SC_B_send,
    M_SC_B_payld,
    aclk,
    interconnect_aresetn,
    S_SC_B_send,
    S_SC_B_payld,
    M_SC_B_recv);
  output S_SC_B_recv;
  output [0:0]M_SC_B_send;
  output [1:0]M_SC_B_payld;
  input aclk;
  input [0:0]interconnect_aresetn;
  input S_SC_B_send;
  input [3:0]S_SC_B_payld;
  input [0:0]M_SC_B_recv;

  wire [1:0]M_SC_B_payld;
  wire [0:0]M_SC_B_recv;
  wire [0:0]M_SC_B_send;
  wire [3:0]S_SC_B_payld;
  wire S_SC_B_recv;
  wire S_SC_B_send;
  wire aclk;
  wire [0:0]interconnect_aresetn;
  wire NLW_inst_m_axis_arb_tready_UNCONNECTED;
  wire NLW_inst_m_axis_arb_tvalid_UNCONNECTED;
  wire NLW_inst_m_sc_aclk_UNCONNECTED;
  wire NLW_inst_m_sc_aclken_UNCONNECTED;
  wire NLW_inst_m_sc_aresetn_UNCONNECTED;
  wire NLW_inst_s_axis_arb_tready_UNCONNECTED;
  wire NLW_inst_s_axis_arb_tvalid_UNCONNECTED;
  wire NLW_inst_s_sc_aclken_UNCONNECTED;
  wire [15:0]NLW_inst_m_axis_arb_tdata_UNCONNECTED;
  wire [0:0]NLW_inst_m_sc_info_UNCONNECTED;
  wire [3:0]NLW_inst_m_sc_payld_UNCONNECTED;
  wire [0:0]NLW_inst_m_sc_req_UNCONNECTED;
  wire [15:0]NLW_inst_s_axis_arb_tdata_UNCONNECTED;
  wire [0:0]NLW_inst_s_sc_info_UNCONNECTED;
  wire [1:0]NLW_inst_s_sc_payld_UNCONNECTED;
  wire [0:0]NLW_inst_s_sc_req_UNCONNECTED;

  (* C_ACLKEN_CONVERSION = "0" *) 
  (* C_ACLK_RELATIONSHIP = "1" *) 
  (* C_ADDR_WIDTH = "32" *) 
  (* C_ARBITER_MODE = "1" *) 
  (* C_CHANNEL = "4" *) 
  (* C_DISABLE_IP = "0" *) 
  (* C_ENABLE_PIPELINING = "8'b00000001" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FIFO_IP = "0" *) 
  (* C_FIFO_OUTPUT_REG = "1" *) 
  (* C_FIFO_SIZE = "5" *) 
  (* C_FIFO_TYPE = "0" *) 
  (* C_ID_WIDTH = "2" *) 
  (* C_MAX_PAYLD_BYTES = "8" *) 
  (* C_M_NUM_BYTES_ARRAY = "8" *) 
  (* C_M_PIPELINE = "0" *) 
  (* C_M_SEND_PIPELINE = "0" *) 
  (* C_NUM_MI = "1" *) 
  (* C_NUM_OUTSTANDING = "16" *) 
  (* C_NUM_SI = "1" *) 
  (* C_PAYLD_WIDTH = "6" *) 
  (* C_SC_ROUTE_WIDTH = "1" *) 
  (* C_SYNCHRONIZATION_STAGES = "3" *) 
  (* C_S_LATENCY = "0" *) 
  (* C_S_NUM_BYTES_ARRAY = "8" *) 
  (* C_S_PIPELINE = "0" *) 
  (* C_USER_BITS_PER_BYTE = "0" *) 
  (* C_USER_WIDTH = "0" *) 
  (* LP_ACLK_RELATIONSHIP = "1" *) 
  (* LP_ARBITER_MODE = "1" *) 
  (* LP_DT_REG = "true" *) 
  (* LP_FIFO_OUTPUT_REG = "1" *) 
  (* LP_FIFO_TYPE = "0" *) 
  (* LP_LOG_MAX_DOWNSIZER_RATIO = "1" *) 
  (* LP_LOG_MAX_UPSIZER_RATIO = "1" *) 
  (* LP_LOG_NUM_MI = "1" *) 
  (* LP_LOG_NUM_SI = "1" *) 
  (* LP_MAX_DOWNSIZER_RATIO = "1" *) 
  (* LP_MAX_NUM_BYTES = "8" *) 
  (* LP_MAX_UPSIZER_RATIO = "1" *) 
  (* LP_M_MAX_NUM_BYTES = "8" *) 
  (* LP_M_MIN_NUM_BYTES = "8" *) 
  (* LP_M_STATIC_DWIDTH = "1" *) 
  (* LP_NODE_ADDR_WIDTH = "32" *) 
  (* LP_NODE_ID_WIDTH = "2" *) 
  (* LP_NODE_ROUTE_WIDTH = "1" *) 
  (* LP_NODE_USER_WIDTH = "0" *) 
  (* LP_SYNCHRONIZATION_STAGES = "2" *) 
  (* LP_S_AXIS_REG_SLICE_CONFIG = "0" *) 
  (* LP_S_MAX_NUM_BYTES = "8" *) 
  (* LP_S_MIN_NUM_BYTES = "8" *) 
  (* LP_S_PIPELINE = "0" *) 
  (* LP_S_STATIC_DWIDTH = "1" *) 
  (* LP_ZERO_ROUTE_WIDTH = "1" *) 
  (* P_NUM_OUTSTANDING = "16" *) 
  zynq_blk_smartconnect_0_0_sc_node_v1_0_10_top__parameterized0 inst
       (.m_axis_arb_tdata(NLW_inst_m_axis_arb_tdata_UNCONNECTED[15:0]),
        .m_axis_arb_tready(NLW_inst_m_axis_arb_tready_UNCONNECTED),
        .m_axis_arb_tvalid(NLW_inst_m_axis_arb_tvalid_UNCONNECTED),
        .m_sc_aclk(NLW_inst_m_sc_aclk_UNCONNECTED),
        .m_sc_aclken(NLW_inst_m_sc_aclken_UNCONNECTED),
        .m_sc_aresetn(NLW_inst_m_sc_aresetn_UNCONNECTED),
        .m_sc_info(NLW_inst_m_sc_info_UNCONNECTED[0]),
        .m_sc_payld({M_SC_B_payld,NLW_inst_m_sc_payld_UNCONNECTED[3:0]}),
        .m_sc_recv(M_SC_B_recv),
        .m_sc_req(NLW_inst_m_sc_req_UNCONNECTED[0]),
        .m_sc_send(M_SC_B_send),
        .s_axis_arb_tdata(NLW_inst_s_axis_arb_tdata_UNCONNECTED[15:0]),
        .s_axis_arb_tready(NLW_inst_s_axis_arb_tready_UNCONNECTED),
        .s_axis_arb_tvalid(NLW_inst_s_axis_arb_tvalid_UNCONNECTED),
        .s_sc_aclk(aclk),
        .s_sc_aclken(NLW_inst_s_sc_aclken_UNCONNECTED),
        .s_sc_aresetn(interconnect_aresetn),
        .s_sc_info(NLW_inst_s_sc_info_UNCONNECTED[0]),
        .s_sc_payld({S_SC_B_payld,NLW_inst_s_sc_payld_UNCONNECTED[1:0]}),
        .s_sc_recv(S_SC_B_recv),
        .s_sc_req(NLW_inst_s_sc_req_UNCONNECTED[0]),
        .s_sc_send(S_SC_B_send));
endmodule

(* ORIG_REF_NAME = "bd_39ac_swn_0" *) 
module zynq_blk_smartconnect_0_0_bd_39ac_swn_0
   (S_SC_W_recv,
    M_SC_W_send,
    M_SC_W_payld,
    aclk,
    interconnect_aresetn,
    S_SC_W_send,
    S_SC_W_payld,
    M_SC_W_recv);
  output [0:0]S_SC_W_recv;
  output M_SC_W_send;
  output [71:0]M_SC_W_payld;
  input aclk;
  input [0:0]interconnect_aresetn;
  input [0:0]S_SC_W_send;
  input [86:0]S_SC_W_payld;
  input M_SC_W_recv;

  wire [71:0]M_SC_W_payld;
  wire M_SC_W_recv;
  wire M_SC_W_send;
  wire [86:0]S_SC_W_payld;
  wire [0:0]S_SC_W_recv;
  wire [0:0]S_SC_W_send;
  wire aclk;
  wire [0:0]interconnect_aresetn;
  wire NLW_inst_m_axis_arb_tready_UNCONNECTED;
  wire NLW_inst_m_axis_arb_tvalid_UNCONNECTED;
  wire NLW_inst_m_sc_aclk_UNCONNECTED;
  wire NLW_inst_m_sc_aclken_UNCONNECTED;
  wire NLW_inst_m_sc_aresetn_UNCONNECTED;
  wire NLW_inst_s_axis_arb_tready_UNCONNECTED;
  wire NLW_inst_s_axis_arb_tvalid_UNCONNECTED;
  wire NLW_inst_s_sc_aclken_UNCONNECTED;
  wire [15:0]NLW_inst_m_axis_arb_tdata_UNCONNECTED;
  wire [0:0]NLW_inst_m_sc_info_UNCONNECTED;
  wire [15:0]NLW_inst_m_sc_payld_UNCONNECTED;
  wire [0:0]NLW_inst_m_sc_req_UNCONNECTED;
  wire [15:0]NLW_inst_s_axis_arb_tdata_UNCONNECTED;
  wire [0:0]NLW_inst_s_sc_info_UNCONNECTED;
  wire [11:0]NLW_inst_s_sc_payld_UNCONNECTED;
  wire [0:0]NLW_inst_s_sc_req_UNCONNECTED;

  (* C_ACLKEN_CONVERSION = "0" *) 
  (* C_ACLK_RELATIONSHIP = "1" *) 
  (* C_ADDR_WIDTH = "32" *) 
  (* C_ARBITER_MODE = "1" *) 
  (* C_CHANNEL = "1" *) 
  (* C_DISABLE_IP = "0" *) 
  (* C_ENABLE_PIPELINING = "8'b00000001" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FIFO_IP = "0" *) 
  (* C_FIFO_OUTPUT_REG = "1" *) 
  (* C_FIFO_SIZE = "5" *) 
  (* C_FIFO_TYPE = "0" *) 
  (* C_ID_WIDTH = "2" *) 
  (* C_MAX_PAYLD_BYTES = "8" *) 
  (* C_M_NUM_BYTES_ARRAY = "8" *) 
  (* C_M_PIPELINE = "0" *) 
  (* C_M_SEND_PIPELINE = "0" *) 
  (* C_NUM_MI = "1" *) 
  (* C_NUM_OUTSTANDING = "16" *) 
  (* C_NUM_SI = "1" *) 
  (* C_PAYLD_WIDTH = "88" *) 
  (* C_SC_ROUTE_WIDTH = "1" *) 
  (* C_SYNCHRONIZATION_STAGES = "3" *) 
  (* C_S_LATENCY = "0" *) 
  (* C_S_NUM_BYTES_ARRAY = "8" *) 
  (* C_S_PIPELINE = "0" *) 
  (* C_USER_BITS_PER_BYTE = "0" *) 
  (* C_USER_WIDTH = "512" *) 
  (* LP_ACLK_RELATIONSHIP = "1" *) 
  (* LP_ARBITER_MODE = "2" *) 
  (* LP_DT_REG = "true" *) 
  (* LP_FIFO_OUTPUT_REG = "1" *) 
  (* LP_FIFO_TYPE = "0" *) 
  (* LP_LOG_MAX_DOWNSIZER_RATIO = "1" *) 
  (* LP_LOG_MAX_UPSIZER_RATIO = "1" *) 
  (* LP_LOG_NUM_MI = "1" *) 
  (* LP_LOG_NUM_SI = "1" *) 
  (* LP_MAX_DOWNSIZER_RATIO = "1" *) 
  (* LP_MAX_NUM_BYTES = "8" *) 
  (* LP_MAX_UPSIZER_RATIO = "1" *) 
  (* LP_M_MAX_NUM_BYTES = "8" *) 
  (* LP_M_MIN_NUM_BYTES = "8" *) 
  (* LP_M_STATIC_DWIDTH = "1" *) 
  (* LP_NODE_ADDR_WIDTH = "32" *) 
  (* LP_NODE_ID_WIDTH = "2" *) 
  (* LP_NODE_ROUTE_WIDTH = "1" *) 
  (* LP_NODE_USER_WIDTH = "1" *) 
  (* LP_SYNCHRONIZATION_STAGES = "2" *) 
  (* LP_S_AXIS_REG_SLICE_CONFIG = "0" *) 
  (* LP_S_MAX_NUM_BYTES = "8" *) 
  (* LP_S_MIN_NUM_BYTES = "8" *) 
  (* LP_S_PIPELINE = "0" *) 
  (* LP_S_STATIC_DWIDTH = "1" *) 
  (* LP_ZERO_ROUTE_WIDTH = "1" *) 
  (* P_NUM_OUTSTANDING = "16" *) 
  zynq_blk_smartconnect_0_0_sc_node_v1_0_10_top__parameterized1 inst
       (.m_axis_arb_tdata(NLW_inst_m_axis_arb_tdata_UNCONNECTED[15:0]),
        .m_axis_arb_tready(NLW_inst_m_axis_arb_tready_UNCONNECTED),
        .m_axis_arb_tvalid(NLW_inst_m_axis_arb_tvalid_UNCONNECTED),
        .m_sc_aclk(NLW_inst_m_sc_aclk_UNCONNECTED),
        .m_sc_aclken(NLW_inst_m_sc_aclken_UNCONNECTED),
        .m_sc_aresetn(NLW_inst_m_sc_aresetn_UNCONNECTED),
        .m_sc_info(NLW_inst_m_sc_info_UNCONNECTED[0]),
        .m_sc_payld({M_SC_W_payld,NLW_inst_m_sc_payld_UNCONNECTED[15:0]}),
        .m_sc_recv(M_SC_W_recv),
        .m_sc_req(NLW_inst_m_sc_req_UNCONNECTED[0]),
        .m_sc_send(M_SC_W_send),
        .s_axis_arb_tdata(NLW_inst_s_axis_arb_tdata_UNCONNECTED[15:0]),
        .s_axis_arb_tready(NLW_inst_s_axis_arb_tready_UNCONNECTED),
        .s_axis_arb_tvalid(NLW_inst_s_axis_arb_tvalid_UNCONNECTED),
        .s_sc_aclk(aclk),
        .s_sc_aclken(NLW_inst_s_sc_aclken_UNCONNECTED),
        .s_sc_aresetn(interconnect_aresetn),
        .s_sc_info(NLW_inst_s_sc_info_UNCONNECTED[0]),
        .s_sc_payld({S_SC_W_payld[86:11],NLW_inst_s_sc_payld_UNCONNECTED[11:0]}),
        .s_sc_recv(S_SC_W_recv),
        .s_sc_req(NLW_inst_s_sc_req_UNCONNECTED[0]),
        .s_sc_send(S_SC_W_send));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_blk_smartconnect_0_0_cdc_sync
   (scndry_out,
    aresetn,
    aclk);
  output scndry_out;
  input aresetn;
  input aclk;

  wire aclk;
  wire aresetn;
  wire asr_d1;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(aclk),
        .CE(1'b1),
        .D(asr_d1),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 
       (.I0(aresetn),
        .O(asr_d1));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clk_map_imp_KR31NY" *) 
module zynq_blk_smartconnect_0_0_clk_map_imp_KR31NY
   (interconnect_aresetn,
    aclk,
    aresetn);
  output [0:0]interconnect_aresetn;
  input aclk;
  input aresetn;

  wire aclk;
  wire aresetn;
  wire [0:0]interconnect_aresetn;

  zynq_blk_smartconnect_0_0_bd_39ac_psr_aclk_0 psr_aclk
       (.aclk(aclk),
        .aresetn(aresetn),
        .interconnect_aresetn(interconnect_aresetn));
endmodule

(* ORIG_REF_NAME = "lpf" *) 
module zynq_blk_smartconnect_0_0_lpf
   (lpf_int,
    aclk,
    aresetn);
  output lpf_int;
  input aclk;
  input aresetn;

  wire Q;
  wire aclk;
  wire aresetn;
  wire lpf_asr;
  wire lpf_int;
  wire lpf_int0;
  wire p_0_in;

  zynq_blk_smartconnect_0_0_cdc_sync \ACTIVE_LOW_AUX.ACT_LO_AUX 
       (.aclk(aclk),
        .aresetn(aresetn),
        .scndry_out(p_0_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "SRL16" *) 
  (* srl_name = "inst/\clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I " *) 
  SRL16E #(
    .INIT(16'hFFFF)) 
    POR_SRL_I
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b0),
        .Q(Q));
  FDRE #(
    .INIT(1'b0)) 
    lpf_asr_reg
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(lpf_asr),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    lpf_int_i_1
       (.I0(Q),
        .I1(lpf_asr),
        .O(lpf_int0));
  FDRE #(
    .INIT(1'b0)) 
    lpf_int_reg
       (.C(aclk),
        .CE(1'b1),
        .D(lpf_int0),
        .Q(lpf_int),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "m00_exit_pipeline_imp_1DHYTBP" *) 
module zynq_blk_smartconnect_0_0_m00_exit_pipeline_imp_1DHYTBP
   (M_SC_AW_recv,
    M_SC_W_recv,
    S_SC_B_payld,
    S_SC_B_send,
    M00_AXI_awaddr,
    M00_AXI_awlen,
    M00_AXI_awsize,
    M00_AXI_awcache,
    M00_AXI_awprot,
    M00_AXI_awqos,
    M00_AXI_awvalid,
    M00_AXI_wdata,
    M00_AXI_wstrb,
    M00_AXI_wlast,
    M00_AXI_wvalid,
    M00_AXI_bready,
    aclk,
    interconnect_aresetn,
    M_SC_AW_payld,
    M_SC_AW_send,
    M_SC_W_payld,
    M_SC_W_send,
    S_SC_B_recv,
    M00_AXI_awready,
    M00_AXI_wready,
    M00_AXI_bresp,
    M00_AXI_bvalid);
  output M_SC_AW_recv;
  output M_SC_W_recv;
  output [3:0]S_SC_B_payld;
  output S_SC_B_send;
  output [31:0]M00_AXI_awaddr;
  output [3:0]M00_AXI_awlen;
  output [1:0]M00_AXI_awsize;
  output [3:0]M00_AXI_awcache;
  output [2:0]M00_AXI_awprot;
  output [3:0]M00_AXI_awqos;
  output M00_AXI_awvalid;
  output [63:0]M00_AXI_wdata;
  output [7:0]M00_AXI_wstrb;
  output M00_AXI_wlast;
  output M00_AXI_wvalid;
  output M00_AXI_bready;
  input aclk;
  input [0:0]interconnect_aresetn;
  input [63:0]M_SC_AW_payld;
  input M_SC_AW_send;
  input [71:0]M_SC_W_payld;
  input M_SC_W_send;
  input S_SC_B_recv;
  input M00_AXI_awready;
  input M00_AXI_wready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;

  wire [31:0]M00_AXI_awaddr;
  wire [3:0]M00_AXI_awcache;
  wire [3:0]M00_AXI_awlen;
  wire [2:0]M00_AXI_awprot;
  wire [3:0]M00_AXI_awqos;
  wire M00_AXI_awready;
  wire [1:0]M00_AXI_awsize;
  wire M00_AXI_awvalid;
  wire M00_AXI_bready;
  wire [1:0]M00_AXI_bresp;
  wire M00_AXI_bvalid;
  wire [63:0]M00_AXI_wdata;
  wire M00_AXI_wlast;
  wire M00_AXI_wready;
  wire [7:0]M00_AXI_wstrb;
  wire M00_AXI_wvalid;
  wire [63:0]M_SC_AW_payld;
  wire M_SC_AW_recv;
  wire M_SC_AW_send;
  wire [71:0]M_SC_W_payld;
  wire M_SC_W_recv;
  wire M_SC_W_send;
  wire [3:0]S_SC_B_payld;
  wire S_SC_B_recv;
  wire S_SC_B_send;
  wire aclk;
  wire [0:0]interconnect_aresetn;

  (* X_CORE_INFO = "sc_exit_v1_0_8_top,Vivado 2018.3" *) 
  zynq_blk_smartconnect_0_0_bd_39ac_m00e_0 m00_exit
       (.M00_AXI_awaddr(M00_AXI_awaddr),
        .M00_AXI_awcache(M00_AXI_awcache),
        .M00_AXI_awlen(M00_AXI_awlen),
        .M00_AXI_awprot(M00_AXI_awprot),
        .M00_AXI_awqos(M00_AXI_awqos),
        .M00_AXI_awready(M00_AXI_awready),
        .M00_AXI_awsize(M00_AXI_awsize),
        .M00_AXI_awvalid(M00_AXI_awvalid),
        .M00_AXI_bready(M00_AXI_bready),
        .M00_AXI_bresp(M00_AXI_bresp),
        .M00_AXI_bvalid(M00_AXI_bvalid),
        .M00_AXI_wdata(M00_AXI_wdata),
        .M00_AXI_wlast(M00_AXI_wlast),
        .M00_AXI_wready(M00_AXI_wready),
        .M00_AXI_wstrb(M00_AXI_wstrb),
        .M00_AXI_wvalid(M00_AXI_wvalid),
        .M_SC_AW_payld(M_SC_AW_payld),
        .M_SC_AW_recv(M_SC_AW_recv),
        .M_SC_AW_send(M_SC_AW_send),
        .M_SC_W_payld(M_SC_W_payld),
        .M_SC_W_recv(M_SC_W_recv),
        .M_SC_W_send(M_SC_W_send),
        .S_SC_B_payld(S_SC_B_payld),
        .S_SC_B_recv(S_SC_B_recv),
        .S_SC_B_send(S_SC_B_send),
        .aclk(aclk),
        .interconnect_aresetn(interconnect_aresetn));
endmodule

(* ORIG_REF_NAME = "proc_sys_reset" *) 
module zynq_blk_smartconnect_0_0_proc_sys_reset
   (interconnect_aresetn,
    aclk,
    aresetn);
  output [0:0]interconnect_aresetn;
  input aclk;
  input aresetn;

  wire SEQ_n_0;
  wire aclk;
  wire aresetn;
  wire [0:0]interconnect_aresetn;
  wire lpf_int;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N 
       (.C(aclk),
        .CE(1'b1),
        .D(SEQ_n_0),
        .Q(interconnect_aresetn),
        .R(1'b0));
  zynq_blk_smartconnect_0_0_lpf EXT_LPF
       (.aclk(aclk),
        .aresetn(aresetn),
        .lpf_int(lpf_int));
  zynq_blk_smartconnect_0_0_sequence_psr SEQ
       (.aclk(aclk),
        .bsr_reg_0(SEQ_n_0),
        .lpf_int(lpf_int));
endmodule

(* ORIG_REF_NAME = "s00_entry_pipeline_imp_DOF75I" *) 
module zynq_blk_smartconnect_0_0_s00_entry_pipeline_imp_DOF75I
   (S00_AXI_awready,
    S00_AXI_wready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S_SC_AW_payld,
    S_SC_W_payld,
    M_SC_B_recv,
    S_SC_AW_send,
    S_SC_W_send,
    aclk,
    interconnect_aresetn,
    S00_AXI_awaddr,
    S00_AXI_awlen,
    S00_AXI_awsize,
    S00_AXI_awburst,
    S00_AXI_awlock,
    S00_AXI_awcache,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awvalid,
    S00_AXI_wdata,
    S00_AXI_wstrb,
    S00_AXI_wlast,
    S00_AXI_wvalid,
    S00_AXI_bready,
    M_SC_B_payld,
    M_SC_B_send,
    S_SC_AW_recv,
    S_SC_W_recv);
  output S00_AXI_awready;
  output S00_AXI_wready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [58:0]S_SC_AW_payld;
  output [86:0]S_SC_W_payld;
  output [0:0]M_SC_B_recv;
  output [0:0]S_SC_AW_send;
  output [0:0]S_SC_W_send;
  input aclk;
  input [0:0]interconnect_aresetn;
  input [31:0]S00_AXI_awaddr;
  input [7:0]S00_AXI_awlen;
  input [2:0]S00_AXI_awsize;
  input [1:0]S00_AXI_awburst;
  input [0:0]S00_AXI_awlock;
  input [3:0]S00_AXI_awcache;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  input S00_AXI_awvalid;
  input [63:0]S00_AXI_wdata;
  input [7:0]S00_AXI_wstrb;
  input S00_AXI_wlast;
  input S00_AXI_wvalid;
  input S00_AXI_bready;
  input [1:0]M_SC_B_payld;
  input [0:0]M_SC_B_send;
  input [0:0]S_SC_AW_recv;
  input [0:0]S_SC_W_recv;

  wire [1:0]M_SC_B_payld;
  wire [0:0]M_SC_B_recv;
  wire [0:0]M_SC_B_send;
  wire [31:0]S00_AXI_awaddr;
  wire [1:0]S00_AXI_awburst;
  wire [3:0]S00_AXI_awcache;
  wire [7:0]S00_AXI_awlen;
  wire S00_AXI_awready;
  wire [2:0]S00_AXI_awsize;
  wire S00_AXI_awvalid;
  wire S00_AXI_bready;
  wire [1:0]S00_AXI_bresp;
  wire S00_AXI_bvalid;
  wire [63:0]S00_AXI_wdata;
  wire S00_AXI_wlast;
  wire S00_AXI_wready;
  wire [7:0]S00_AXI_wstrb;
  wire S00_AXI_wvalid;
  wire [58:0]S_SC_AW_payld;
  wire [0:0]S_SC_AW_recv;
  wire [0:0]S_SC_AW_send;
  wire [86:0]S_SC_W_payld;
  wire [0:0]S_SC_W_recv;
  wire [0:0]S_SC_W_send;
  wire aclk;
  wire [0:0]interconnect_aresetn;
  wire s00_mmu_M_AXI_AWREADY;
  wire s00_mmu_M_AXI_AWVALID;
  wire s00_mmu_M_AXI_WREADY;
  wire s00_mmu_M_AXI_WVALID;
  wire [1:1]NLW_s00_mmu_S00_AXI_awburst_UNCONNECTED;
  wire [3:2]NLW_s00_mmu_S00_AXI_awcache_UNCONNECTED;
  wire [7:7]NLW_s00_mmu_S00_AXI_awlen_UNCONNECTED;
  wire [0:0]NLW_s00_mmu_S00_AXI_awlock_UNCONNECTED;
  wire [2:0]NLW_s00_mmu_S00_AXI_awprot_UNCONNECTED;
  wire [3:0]NLW_s00_mmu_S00_AXI_awqos_UNCONNECTED;
  wire [2:2]NLW_s00_mmu_S00_AXI_awsize_UNCONNECTED;
  wire [0:0]NLW_s00_si_converter_S_SC_AW_payld_UNCONNECTED;
  wire [10:0]NLW_s00_si_converter_S_SC_W_payld_UNCONNECTED;
  wire [6:4]\NLW_s00_si_converter_gen_pipelined.mesg_reg_reg[13]_UNCONNECTED ;

  (* X_CORE_INFO = "sc_mmu_v1_0_7_top,Vivado 2018.3" *) 
  zynq_blk_smartconnect_0_0_bd_39ac_s00mmu_0 s00_mmu
       (.M_SC_B_payld(M_SC_B_payld),
        .M_SC_B_recv(M_SC_B_recv),
        .M_SC_B_send(M_SC_B_send),
        .S00_AXI_awaddr(S00_AXI_awaddr),
        .S00_AXI_awburst({NLW_s00_mmu_S00_AXI_awburst_UNCONNECTED[1],S00_AXI_awburst[0]}),
        .S00_AXI_awcache({NLW_s00_mmu_S00_AXI_awcache_UNCONNECTED[3:2],S00_AXI_awcache[1:0]}),
        .S00_AXI_awlen({NLW_s00_mmu_S00_AXI_awlen_UNCONNECTED[7],S00_AXI_awlen[6:0]}),
        .S00_AXI_awlock(NLW_s00_mmu_S00_AXI_awlock_UNCONNECTED[0]),
        .S00_AXI_awprot(NLW_s00_mmu_S00_AXI_awprot_UNCONNECTED[2:0]),
        .S00_AXI_awqos(NLW_s00_mmu_S00_AXI_awqos_UNCONNECTED[3:0]),
        .S00_AXI_awready(S00_AXI_awready),
        .S00_AXI_awsize({NLW_s00_mmu_S00_AXI_awsize_UNCONNECTED[2],S00_AXI_awsize[1:0]}),
        .S00_AXI_awvalid(S00_AXI_awvalid),
        .S00_AXI_bready(S00_AXI_bready),
        .S00_AXI_bresp(S00_AXI_bresp),
        .S00_AXI_bvalid(S00_AXI_bvalid),
        .S00_AXI_wdata(S00_AXI_wdata),
        .S00_AXI_wlast(S00_AXI_wlast),
        .S00_AXI_wready(S00_AXI_wready),
        .S00_AXI_wstrb(S00_AXI_wstrb),
        .S00_AXI_wvalid(S00_AXI_wvalid),
        .S_SC_AW_payld({S_SC_AW_payld[58:15],S_SC_AW_payld[10:0]}),
        .S_SC_W_payld(S_SC_W_payld[86:14]),
        .aclk(aclk),
        .interconnect_aresetn(interconnect_aresetn),
        .m_axi_awvalid(s00_mmu_M_AXI_AWVALID),
        .m_axi_wvalid(s00_mmu_M_AXI_WVALID),
        .s_axi_awready(s00_mmu_M_AXI_AWREADY),
        .s_axi_wready(s00_mmu_M_AXI_WREADY));
  (* X_CORE_INFO = "sc_si_converter_v1_0_7_top,Vivado 2018.3" *) 
  zynq_blk_smartconnect_0_0_bd_39ac_s00sic_0 s00_si_converter
       (.S_SC_AW_payld({S_SC_AW_payld[14:12],NLW_s00_si_converter_S_SC_AW_payld_UNCONNECTED[0]}),
        .S_SC_AW_recv(S_SC_AW_recv),
        .S_SC_AW_send(S_SC_AW_send),
        .S_SC_W_payld({S_SC_W_payld[13:11],NLW_s00_si_converter_S_SC_W_payld_UNCONNECTED[10:0]}),
        .S_SC_W_recv(S_SC_W_recv),
        .S_SC_W_send(S_SC_W_send),
        .aclk(aclk),
        .\gen_pipelined.mesg_reg_reg[0] (S_SC_W_payld[14]),
        .\gen_pipelined.mesg_reg_reg[13] ({S_SC_AW_payld[21:18],\NLW_s00_si_converter_gen_pipelined.mesg_reg_reg[13]_UNCONNECTED [6:4],S_SC_AW_payld[6:3]}),
        .interconnect_aresetn(interconnect_aresetn),
        .m_axi_awvalid(s00_mmu_M_AXI_AWVALID),
        .m_axi_wvalid(s00_mmu_M_AXI_WVALID),
        .s_axi_awready(s00_mmu_M_AXI_AWREADY),
        .s_axi_wready(s00_mmu_M_AXI_WREADY));
endmodule

(* ORIG_REF_NAME = "s00_nodes_imp_A9657W" *) 
module zynq_blk_smartconnect_0_0_s00_nodes_imp_A9657W
   (S_SC_AW_recv,
    M_SC_AW_send,
    M_SC_AW_payld,
    S_SC_B_recv,
    M_SC_B_send,
    M_SC_B_payld,
    S_SC_W_recv,
    M_SC_W_send,
    M_SC_W_payld,
    aclk,
    interconnect_aresetn,
    S_SC_AW_send,
    S_SC_AW_payld,
    M_SC_AW_recv,
    S_SC_B_send,
    S_SC_B_payld,
    M_SC_B_recv,
    S_SC_W_send,
    S_SC_W_payld,
    M_SC_W_recv);
  output [0:0]S_SC_AW_recv;
  output M_SC_AW_send;
  output [63:0]M_SC_AW_payld;
  output S_SC_B_recv;
  output [0:0]M_SC_B_send;
  output [1:0]M_SC_B_payld;
  output [0:0]S_SC_W_recv;
  output M_SC_W_send;
  output [71:0]M_SC_W_payld;
  input aclk;
  input [0:0]interconnect_aresetn;
  input [0:0]S_SC_AW_send;
  input [58:0]S_SC_AW_payld;
  input M_SC_AW_recv;
  input S_SC_B_send;
  input [3:0]S_SC_B_payld;
  input [0:0]M_SC_B_recv;
  input [0:0]S_SC_W_send;
  input [86:0]S_SC_W_payld;
  input M_SC_W_recv;

  wire [63:0]M_SC_AW_payld;
  wire M_SC_AW_recv;
  wire M_SC_AW_send;
  wire [1:0]M_SC_B_payld;
  wire [0:0]M_SC_B_recv;
  wire [0:0]M_SC_B_send;
  wire [71:0]M_SC_W_payld;
  wire M_SC_W_recv;
  wire M_SC_W_send;
  wire [58:0]S_SC_AW_payld;
  wire [0:0]S_SC_AW_recv;
  wire [0:0]S_SC_AW_send;
  wire [3:0]S_SC_B_payld;
  wire S_SC_B_recv;
  wire S_SC_B_send;
  wire [86:0]S_SC_W_payld;
  wire [0:0]S_SC_W_recv;
  wire [0:0]S_SC_W_send;
  wire aclk;
  wire [0:0]interconnect_aresetn;
  wire [11:11]NLW_s00_aw_node_S_SC_AW_payld_UNCONNECTED;
  wire [10:0]NLW_s00_w_node_S_SC_W_payld_UNCONNECTED;

  (* X_CORE_INFO = "sc_node_v1_0_10_top,Vivado 2018.3" *) 
  zynq_blk_smartconnect_0_0_bd_39ac_sawn_0 s00_aw_node
       (.M_SC_AW_payld(M_SC_AW_payld),
        .M_SC_AW_recv(M_SC_AW_recv),
        .M_SC_AW_send(M_SC_AW_send),
        .S_SC_AW_payld({S_SC_AW_payld[58:12],NLW_s00_aw_node_S_SC_AW_payld_UNCONNECTED[11],S_SC_AW_payld[10:0]}),
        .S_SC_AW_recv(S_SC_AW_recv),
        .S_SC_AW_send(S_SC_AW_send),
        .aclk(aclk),
        .interconnect_aresetn(interconnect_aresetn));
  (* X_CORE_INFO = "sc_node_v1_0_10_top,Vivado 2018.3" *) 
  zynq_blk_smartconnect_0_0_bd_39ac_sbn_0 s00_b_node
       (.M_SC_B_payld(M_SC_B_payld),
        .M_SC_B_recv(M_SC_B_recv),
        .M_SC_B_send(M_SC_B_send),
        .S_SC_B_payld(S_SC_B_payld),
        .S_SC_B_recv(S_SC_B_recv),
        .S_SC_B_send(S_SC_B_send),
        .aclk(aclk),
        .interconnect_aresetn(interconnect_aresetn));
  (* X_CORE_INFO = "sc_node_v1_0_10_top,Vivado 2018.3" *) 
  zynq_blk_smartconnect_0_0_bd_39ac_swn_0 s00_w_node
       (.M_SC_W_payld(M_SC_W_payld),
        .M_SC_W_recv(M_SC_W_recv),
        .M_SC_W_send(M_SC_W_send),
        .S_SC_W_payld({S_SC_W_payld[86:11],NLW_s00_w_node_S_SC_W_payld_UNCONNECTED[10:0]}),
        .S_SC_W_recv(S_SC_W_recv),
        .S_SC_W_send(S_SC_W_send),
        .aclk(aclk),
        .interconnect_aresetn(interconnect_aresetn));
endmodule

(* ORIG_REF_NAME = "sequence_psr" *) 
module zynq_blk_smartconnect_0_0_sequence_psr
   (bsr_reg_0,
    lpf_int,
    aclk);
  output bsr_reg_0;
  input lpf_int;
  input aclk;

  wire Bsr_out;
  wire Core_i_1_n_0;
  wire MB_out;
  wire aclk;
  wire \bsr_dec_reg_n_0_[0] ;
  wire \bsr_dec_reg_n_0_[1] ;
  wire \bsr_dec_reg_n_0_[2] ;
  wire bsr_i_1_n_0;
  wire bsr_reg_0;
  wire \core_dec[0]_i_1_n_0 ;
  wire \core_dec[2]_i_1_n_0 ;
  wire \core_dec_reg_n_0_[0] ;
  wire from_sys_i_1_n_0;
  wire lpf_int;
  wire p_0_in;
  wire [2:0]p_5_out;
  wire pr_dec0__0;
  wire seq_clr;
  wire [5:0]seq_cnt;
  wire seq_cnt_en;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_i_1 
       (.I0(Bsr_out),
        .O(bsr_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Core_i_1
       (.I0(MB_out),
        .I1(p_0_in),
        .O(Core_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    Core_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Core_i_1_n_0),
        .Q(MB_out),
        .S(lpf_int));
  zynq_blk_smartconnect_0_0_upcnt_n SEQ_COUNTER
       (.Q(seq_cnt),
        .aclk(aclk),
        .seq_clr(seq_clr),
        .seq_cnt_en(seq_cnt_en));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0090)) 
    \bsr_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(seq_cnt[4]),
        .I2(seq_cnt[3]),
        .I3(seq_cnt[5]),
        .O(p_5_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bsr_dec[2]_i_1 
       (.I0(\bsr_dec_reg_n_0_[1] ),
        .I1(\bsr_dec_reg_n_0_[0] ),
        .O(p_5_out[2]));
  FDRE #(
    .INIT(1'b0)) 
    \bsr_dec_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_5_out[0]),
        .Q(\bsr_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bsr_dec_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(pr_dec0__0),
        .Q(\bsr_dec_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bsr_dec_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_5_out[2]),
        .Q(\bsr_dec_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    bsr_i_1
       (.I0(Bsr_out),
        .I1(\bsr_dec_reg_n_0_[2] ),
        .O(bsr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    bsr_reg
       (.C(aclk),
        .CE(1'b1),
        .D(bsr_i_1_n_0),
        .Q(Bsr_out),
        .S(lpf_int));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h9000)) 
    \core_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(seq_cnt[4]),
        .I2(seq_cnt[3]),
        .I3(seq_cnt[5]),
        .O(\core_dec[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \core_dec[2]_i_1 
       (.I0(\bsr_dec_reg_n_0_[1] ),
        .I1(\core_dec_reg_n_0_[0] ),
        .O(\core_dec[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\core_dec[0]_i_1_n_0 ),
        .Q(\core_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\core_dec[2]_i_1_n_0 ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    from_sys_i_1
       (.I0(MB_out),
        .I1(seq_cnt_en),
        .O(from_sys_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    from_sys_reg
       (.C(aclk),
        .CE(1'b1),
        .D(from_sys_i_1_n_0),
        .Q(seq_cnt_en),
        .S(lpf_int));
  LUT4 #(
    .INIT(16'h0018)) 
    pr_dec0
       (.I0(seq_cnt_en),
        .I1(seq_cnt[0]),
        .I2(seq_cnt[2]),
        .I3(seq_cnt[1]),
        .O(pr_dec0__0));
  FDRE #(
    .INIT(1'b0)) 
    seq_clr_reg
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(seq_clr),
        .R(lpf_int));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module zynq_blk_smartconnect_0_0_upcnt_n
   (Q,
    seq_clr,
    seq_cnt_en,
    aclk);
  output [5:0]Q;
  input seq_clr;
  input seq_cnt_en;
  input aclk;

  wire [5:0]Q;
  wire aclk;
  wire clear;
  wire [5:0]q_int0;
  wire seq_clr;
  wire seq_cnt_en;

  LUT1 #(
    .INIT(2'h1)) 
    \q_int[0]_i_1 
       (.I0(Q[0]),
        .O(q_int0[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q_int[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(q_int0[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \q_int[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(q_int0[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \q_int[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(q_int0[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \q_int[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(q_int0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \q_int[5]_i_1 
       (.I0(seq_clr),
        .O(clear));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \q_int[5]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(q_int0[5]));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[0] 
       (.C(aclk),
        .CE(seq_cnt_en),
        .D(q_int0[0]),
        .Q(Q[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[1] 
       (.C(aclk),
        .CE(seq_cnt_en),
        .D(q_int0[1]),
        .Q(Q[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[2] 
       (.C(aclk),
        .CE(seq_cnt_en),
        .D(q_int0[2]),
        .Q(Q[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[3] 
       (.C(aclk),
        .CE(seq_cnt_en),
        .D(q_int0[3]),
        .Q(Q[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[4] 
       (.C(aclk),
        .CE(seq_cnt_en),
        .D(q_int0[4]),
        .Q(Q[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[5] 
       (.C(aclk),
        .CE(seq_cnt_en),
        .D(q_int0[5]),
        .Q(Q[5]),
        .R(clear));
endmodule

(* ADDR_WIDTH_A = "5" *) (* ADDR_WIDTH_B = "5" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "158" *) (* BYTE_WRITE_WIDTH_B = "158" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "1" *) 
(* MEMORY_SIZE = "5056" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "32" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) (* P_MIN_WIDTH_DATA = "158" *) 
(* P_MIN_WIDTH_DATA_A = "158" *) (* P_MIN_WIDTH_DATA_B = "158" *) (* P_MIN_WIDTH_DATA_ECC = "158" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "158" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "5" *) (* P_WIDTH_ADDR_READ_B = "5" *) 
(* P_WIDTH_ADDR_WRITE_A = "5" *) (* P_WIDTH_ADDR_WRITE_B = "5" *) (* P_WIDTH_COL_WRITE_A = "158" *) 
(* P_WIDTH_COL_WRITE_B = "158" *) (* READ_DATA_WIDTH_A = "158" *) (* READ_DATA_WIDTH_B = "158" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "158" *) (* WRITE_DATA_WIDTH_B = "158" *) 
(* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) (* XPM_MODULE = "TRUE" *) 
module zynq_blk_smartconnect_0_0_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [4:0]addra;
  input [157:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [157:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [4:0]addrb;
  input [157:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [157:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire [4:0]addra;
  wire [4:0]addrb;
  wire clka;
  wire [157:0]dina;
  wire [157:0]doutb;
  wire enb;
  wire [157:0]\gen_rd_b.doutb_reg0 ;
  wire rstb;
  wire [0:0]wea;
  wire [0:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5_DOA_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125_DOD_UNCONNECTED ;
  wire [0:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131_DOB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143_DOB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143_DOD_UNCONNECTED ;
  wire [1:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11_DOB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11_DOD_UNCONNECTED ;
  wire [0:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77_DOA_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95_DOA_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95_DOB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101_DOD_UNCONNECTED ;

  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[100] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [100]),
        .Q(doutb[100]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[101] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [101]),
        .Q(doutb[101]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[102] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [102]),
        .Q(doutb[102]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[103] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [103]),
        .Q(doutb[103]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[104] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [104]),
        .Q(doutb[104]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[105] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [105]),
        .Q(doutb[105]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[106] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [106]),
        .Q(doutb[106]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[107] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [107]),
        .Q(doutb[107]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[108] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [108]),
        .Q(doutb[108]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[109] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [109]),
        .Q(doutb[109]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[110] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [110]),
        .Q(doutb[110]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[111] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [111]),
        .Q(doutb[111]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[112] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [112]),
        .Q(doutb[112]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[113] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [113]),
        .Q(doutb[113]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[114] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [114]),
        .Q(doutb[114]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[115] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [115]),
        .Q(doutb[115]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[116] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [116]),
        .Q(doutb[116]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[117] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [117]),
        .Q(doutb[117]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[118] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [118]),
        .Q(doutb[118]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[119] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [119]),
        .Q(doutb[119]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[120] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [120]),
        .Q(doutb[120]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[121] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [121]),
        .Q(doutb[121]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[122] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [122]),
        .Q(doutb[122]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[123] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [123]),
        .Q(doutb[123]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[124] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [124]),
        .Q(doutb[124]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[125] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [125]),
        .Q(doutb[125]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[126] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [126]),
        .Q(doutb[126]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[127] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [127]),
        .Q(doutb[127]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[129] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [129]),
        .Q(doutb[129]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[130] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [130]),
        .Q(doutb[130]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[131] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [131]),
        .Q(doutb[131]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[132] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [132]),
        .Q(doutb[132]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[133] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [133]),
        .Q(doutb[133]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[134] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [134]),
        .Q(doutb[134]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[135] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [135]),
        .Q(doutb[135]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[136] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [136]),
        .Q(doutb[136]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[137] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [137]),
        .Q(doutb[137]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[138] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [138]),
        .Q(doutb[138]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[139] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [139]),
        .Q(doutb[139]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(doutb[1]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(doutb[2]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(doutb[3]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(doutb[4]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(doutb[5]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(doutb[6]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[73] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [73]),
        .Q(doutb[73]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[74] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [74]),
        .Q(doutb[74]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[75] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [75]),
        .Q(doutb[75]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[76] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [76]),
        .Q(doutb[76]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[77] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [77]),
        .Q(doutb[77]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[78] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [78]),
        .Q(doutb[78]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[79] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [79]),
        .Q(doutb[79]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(doutb[7]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[80] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [80]),
        .Q(doutb[80]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[81] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [81]),
        .Q(doutb[81]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[82] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [82]),
        .Q(doutb[82]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[83] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [83]),
        .Q(doutb[83]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(doutb[8]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[94] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [94]),
        .Q(doutb[94]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[95] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [95]),
        .Q(doutb[95]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[96] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [96]),
        .Q(doutb[96]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[97] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [97]),
        .Q(doutb[97]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[98] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [98]),
        .Q(doutb[98]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[99] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [99]),
        .Q(doutb[99]),
        .R(rstb));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET SWEEP " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_HD3 \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({\gen_rd_b.doutb_reg0 [1],\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5_DOA_UNCONNECTED [0]}),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "102" *) 
  (* ram_slice_end = "107" *) 
  RAM32M_HD4 \gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[103:102]),
        .DIB(dina[105:104]),
        .DIC(dina[107:106]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [103:102]),
        .DOB(\gen_rd_b.doutb_reg0 [105:104]),
        .DOC(\gen_rd_b.doutb_reg0 [107:106]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "108" *) 
  (* ram_slice_end = "113" *) 
  RAM32M_HD5 \gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[109:108]),
        .DIB(dina[111:110]),
        .DIC(dina[113:112]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [109:108]),
        .DOB(\gen_rd_b.doutb_reg0 [111:110]),
        .DOC(\gen_rd_b.doutb_reg0 [113:112]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "114" *) 
  (* ram_slice_end = "119" *) 
  RAM32M_HD6 \gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[115:114]),
        .DIB(dina[117:116]),
        .DIC(dina[119:118]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [115:114]),
        .DOB(\gen_rd_b.doutb_reg0 [117:116]),
        .DOC(\gen_rd_b.doutb_reg0 [119:118]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "120" *) 
  (* ram_slice_end = "125" *) 
  RAM32M_HD7 \gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[121:120]),
        .DIB(dina[123:122]),
        .DIC(dina[125:124]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [121:120]),
        .DOB(\gen_rd_b.doutb_reg0 [123:122]),
        .DOC(\gen_rd_b.doutb_reg0 [125:124]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET SWEEP " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "131" *) 
  RAM32M_HD8 \gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[127:126]),
        .DIB(dina[129:128]),
        .DIC(dina[131:130]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [127:126]),
        .DOB({\gen_rd_b.doutb_reg0 [129],\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131_DOB_UNCONNECTED [0]}),
        .DOC(\gen_rd_b.doutb_reg0 [131:130]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "132" *) 
  (* ram_slice_end = "137" *) 
  RAM32M_HD9 \gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[133:132]),
        .DIB(dina[135:134]),
        .DIC(dina[137:136]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [133:132]),
        .DOB(\gen_rd_b.doutb_reg0 [135:134]),
        .DOC(\gen_rd_b.doutb_reg0 [137:136]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET SWEEP " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "138" *) 
  (* ram_slice_end = "143" *) 
  RAM32M_HD10 \gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[139:138]),
        .DIB(dina[141:140]),
        .DIC(dina[143:142]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [139:138]),
        .DOB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET SWEEP " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M_HD11 \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[7:6]),
        .DIB(dina[9:8]),
        .DIC(dina[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [7:6]),
        .DOB({\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11_DOB_UNCONNECTED [1],\gen_rd_b.doutb_reg0 [8]}),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET SWEEP " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "77" *) 
  RAM32M_HD12 \gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[73:72]),
        .DIB(dina[75:74]),
        .DIC(dina[77:76]),
        .DID({1'b0,1'b0}),
        .DOA({\gen_rd_b.doutb_reg0 [73],\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77_DOA_UNCONNECTED [0]}),
        .DOB(\gen_rd_b.doutb_reg0 [75:74]),
        .DOC(\gen_rd_b.doutb_reg0 [77:76]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "78" *) 
  (* ram_slice_end = "83" *) 
  RAM32M_HD13 \gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[79:78]),
        .DIB(dina[81:80]),
        .DIC(dina[83:82]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [79:78]),
        .DOB(\gen_rd_b.doutb_reg0 [81:80]),
        .DOC(\gen_rd_b.doutb_reg0 [83:82]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET SWEEP " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "90" *) 
  (* ram_slice_end = "95" *) 
  RAM32M_HD14 \gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[91:90]),
        .DIB(dina[93:92]),
        .DIC(dina[95:94]),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95_DOB_UNCONNECTED [1:0]),
        .DOC(\gen_rd_b.doutb_reg0 [95:94]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "96" *) 
  (* ram_slice_end = "101" *) 
  RAM32M_HD15 \gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[97:96]),
        .DIB(dina[99:98]),
        .DIC(dina[101:100]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [97:96]),
        .DOB(\gen_rd_b.doutb_reg0 [99:98]),
        .DOC(\gen_rd_b.doutb_reg0 [101:100]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "5" *) (* ADDR_WIDTH_B = "5" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "24" *) (* BYTE_WRITE_WIDTH_B = "24" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "1" *) 
(* MEMORY_SIZE = "768" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "32" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) (* P_MIN_WIDTH_DATA = "24" *) 
(* P_MIN_WIDTH_DATA_A = "24" *) (* P_MIN_WIDTH_DATA_B = "24" *) (* P_MIN_WIDTH_DATA_ECC = "24" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "24" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "5" *) (* P_WIDTH_ADDR_READ_B = "5" *) 
(* P_WIDTH_ADDR_WRITE_A = "5" *) (* P_WIDTH_ADDR_WRITE_B = "5" *) (* P_WIDTH_COL_WRITE_A = "24" *) 
(* P_WIDTH_COL_WRITE_B = "24" *) (* READ_DATA_WIDTH_A = "24" *) (* READ_DATA_WIDTH_B = "24" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "24" *) (* WRITE_DATA_WIDTH_B = "24" *) 
(* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) (* XPM_MODULE = "TRUE" *) 
module zynq_blk_smartconnect_0_0_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [4:0]addra;
  input [23:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [23:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [4:0]addrb;
  input [23:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [23:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire [4:0]addra;
  wire [4:0]addrb;
  wire clka;
  wire [23:0]dina;
  wire [23:0]doutb;
  wire enb;
  wire [23:0]\gen_rd_b.doutb_reg0 ;
  wire rstb;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5_DOA_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5_DOB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5_DOD_UNCONNECTED ;

  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(doutb[4]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(doutb[5]),
        .R(rstb));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET SWEEP " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_HD16 \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5_DOB_UNCONNECTED [1:0]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "5" *) (* ADDR_WIDTH_B = "5" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "106" *) (* BYTE_WRITE_WIDTH_B = "106" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "1" *) 
(* MEMORY_SIZE = "3392" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "32" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) (* P_MIN_WIDTH_DATA = "106" *) 
(* P_MIN_WIDTH_DATA_A = "106" *) (* P_MIN_WIDTH_DATA_B = "106" *) (* P_MIN_WIDTH_DATA_ECC = "106" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "106" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "5" *) (* P_WIDTH_ADDR_READ_B = "5" *) 
(* P_WIDTH_ADDR_WRITE_A = "5" *) (* P_WIDTH_ADDR_WRITE_B = "5" *) (* P_WIDTH_COL_WRITE_A = "106" *) 
(* P_WIDTH_COL_WRITE_B = "106" *) (* READ_DATA_WIDTH_A = "106" *) (* READ_DATA_WIDTH_B = "106" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "106" *) (* WRITE_DATA_WIDTH_B = "106" *) 
(* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) (* XPM_MODULE = "TRUE" *) 
module zynq_blk_smartconnect_0_0_xpm_memory_base__parameterized1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [4:0]addra;
  input [105:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [105:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [4:0]addrb;
  input [105:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [105:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire [4:0]addra;
  wire [4:0]addrb;
  wire clka;
  wire [105:0]dina;
  wire [105:0]doutb;
  wire enb;
  wire [105:0]\gen_rd_b.doutb_reg0 ;
  wire rstb;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17_DOA_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17_DOB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89_DOD_UNCONNECTED ;

  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[16] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [16]),
        .Q(doutb[16]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[17] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [17]),
        .Q(doutb[17]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[18] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [18]),
        .Q(doutb[18]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[19] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [19]),
        .Q(doutb[19]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[20] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [20]),
        .Q(doutb[20]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[21] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [21]),
        .Q(doutb[21]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[22] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [22]),
        .Q(doutb[22]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[23] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [23]),
        .Q(doutb[23]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[24] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [24]),
        .Q(doutb[24]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[25] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [25]),
        .Q(doutb[25]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[26] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [26]),
        .Q(doutb[26]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[27] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [27]),
        .Q(doutb[27]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[28] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [28]),
        .Q(doutb[28]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[29] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [29]),
        .Q(doutb[29]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[30] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [30]),
        .Q(doutb[30]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[31] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [31]),
        .Q(doutb[31]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[32] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [32]),
        .Q(doutb[32]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[33] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [33]),
        .Q(doutb[33]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[34] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [34]),
        .Q(doutb[34]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[35] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [35]),
        .Q(doutb[35]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[36] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [36]),
        .Q(doutb[36]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[37] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [37]),
        .Q(doutb[37]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[38] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [38]),
        .Q(doutb[38]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[39] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [39]),
        .Q(doutb[39]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[40] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [40]),
        .Q(doutb[40]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[41] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [41]),
        .Q(doutb[41]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[42] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [42]),
        .Q(doutb[42]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[43] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [43]),
        .Q(doutb[43]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[44] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [44]),
        .Q(doutb[44]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[45] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [45]),
        .Q(doutb[45]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[46] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [46]),
        .Q(doutb[46]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[47] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [47]),
        .Q(doutb[47]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[48] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [48]),
        .Q(doutb[48]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[49] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [49]),
        .Q(doutb[49]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[50] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [50]),
        .Q(doutb[50]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[51] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [51]),
        .Q(doutb[51]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[52] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [52]),
        .Q(doutb[52]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[53] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [53]),
        .Q(doutb[53]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[54] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [54]),
        .Q(doutb[54]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[55] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [55]),
        .Q(doutb[55]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[56] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [56]),
        .Q(doutb[56]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[57] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [57]),
        .Q(doutb[57]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[58] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [58]),
        .Q(doutb[58]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[59] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [59]),
        .Q(doutb[59]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[60] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [60]),
        .Q(doutb[60]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[61] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [61]),
        .Q(doutb[61]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[62] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [62]),
        .Q(doutb[62]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[63] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [63]),
        .Q(doutb[63]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[64] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [64]),
        .Q(doutb[64]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[65] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [65]),
        .Q(doutb[65]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[66] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [66]),
        .Q(doutb[66]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[67] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [67]),
        .Q(doutb[67]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[68] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [68]),
        .Q(doutb[68]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[69] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [69]),
        .Q(doutb[69]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[70] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [70]),
        .Q(doutb[70]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[71] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [71]),
        .Q(doutb[71]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[72] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [72]),
        .Q(doutb[72]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[73] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [73]),
        .Q(doutb[73]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[74] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [74]),
        .Q(doutb[74]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[75] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [75]),
        .Q(doutb[75]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[76] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [76]),
        .Q(doutb[76]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[77] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [77]),
        .Q(doutb[77]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[78] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [78]),
        .Q(doutb[78]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[79] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [79]),
        .Q(doutb[79]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[80] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [80]),
        .Q(doutb[80]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[81] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [81]),
        .Q(doutb[81]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[82] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [82]),
        .Q(doutb[82]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[83] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [83]),
        .Q(doutb[83]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[84] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [84]),
        .Q(doutb[84]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[85] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [85]),
        .Q(doutb[85]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[86] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [86]),
        .Q(doutb[86]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[87] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [87]),
        .Q(doutb[87]),
        .R(rstb));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET SWEEP " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M_HD17 \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[13:12]),
        .DIB(dina[15:14]),
        .DIC(dina[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17_DOB_UNCONNECTED [1:0]),
        .DOC(\gen_rd_b.doutb_reg0 [17:16]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M_HD18 \gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[19:18]),
        .DIB(dina[21:20]),
        .DIC(dina[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [19:18]),
        .DOB(\gen_rd_b.doutb_reg0 [21:20]),
        .DOC(\gen_rd_b.doutb_reg0 [23:22]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M_HD19 \gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[25:24]),
        .DIB(dina[27:26]),
        .DIC(dina[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [25:24]),
        .DOB(\gen_rd_b.doutb_reg0 [27:26]),
        .DOC(\gen_rd_b.doutb_reg0 [29:28]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M_HD20 \gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[31:30]),
        .DIB(dina[33:32]),
        .DIC(dina[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [31:30]),
        .DOB(\gen_rd_b.doutb_reg0 [33:32]),
        .DOC(\gen_rd_b.doutb_reg0 [35:34]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "41" *) 
  RAM32M_HD21 \gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[37:36]),
        .DIB(dina[39:38]),
        .DIC(dina[41:40]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [37:36]),
        .DOB(\gen_rd_b.doutb_reg0 [39:38]),
        .DOC(\gen_rd_b.doutb_reg0 [41:40]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "47" *) 
  RAM32M_HD22 \gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[43:42]),
        .DIB(dina[45:44]),
        .DIC(dina[47:46]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [43:42]),
        .DOB(\gen_rd_b.doutb_reg0 [45:44]),
        .DOC(\gen_rd_b.doutb_reg0 [47:46]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "48" *) 
  (* ram_slice_end = "53" *) 
  RAM32M_HD23 \gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[49:48]),
        .DIB(dina[51:50]),
        .DIC(dina[53:52]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [49:48]),
        .DOB(\gen_rd_b.doutb_reg0 [51:50]),
        .DOC(\gen_rd_b.doutb_reg0 [53:52]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "59" *) 
  RAM32M_HD24 \gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[55:54]),
        .DIB(dina[57:56]),
        .DIC(dina[59:58]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [55:54]),
        .DOB(\gen_rd_b.doutb_reg0 [57:56]),
        .DOC(\gen_rd_b.doutb_reg0 [59:58]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "60" *) 
  (* ram_slice_end = "65" *) 
  RAM32M_HD25 \gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[61:60]),
        .DIB(dina[63:62]),
        .DIC(dina[65:64]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [61:60]),
        .DOB(\gen_rd_b.doutb_reg0 [63:62]),
        .DOC(\gen_rd_b.doutb_reg0 [65:64]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "66" *) 
  (* ram_slice_end = "71" *) 
  RAM32M_HD26 \gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[67:66]),
        .DIB(dina[69:68]),
        .DIC(dina[71:70]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [67:66]),
        .DOB(\gen_rd_b.doutb_reg0 [69:68]),
        .DOC(\gen_rd_b.doutb_reg0 [71:70]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "77" *) 
  RAM32M_HD27 \gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[73:72]),
        .DIB(dina[75:74]),
        .DIC(dina[77:76]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [73:72]),
        .DOB(\gen_rd_b.doutb_reg0 [75:74]),
        .DOC(\gen_rd_b.doutb_reg0 [77:76]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "78" *) 
  (* ram_slice_end = "83" *) 
  RAM32M_HD28 \gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[79:78]),
        .DIB(dina[81:80]),
        .DIC(dina[83:82]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [79:78]),
        .DOB(\gen_rd_b.doutb_reg0 [81:80]),
        .DOC(\gen_rd_b.doutb_reg0 [83:82]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "RETARGET SWEEP " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "89" *) 
  RAM32M_HD29 \gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[85:84]),
        .DIB(dina[87:86]),
        .DIC(dina[89:88]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [85:84]),
        .DOB(\gen_rd_b.doutb_reg0 [87:86]),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "5" *) (* ADDR_WIDTH_B = "5" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "158" *) (* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "1" *) (* MEMORY_SIZE = "5056" *) (* MESSAGE_CONTROL = "0" *) 
(* ORIG_REF_NAME = "xpm_memory_sdpram" *) (* P_CLOCKING_MODE = "0" *) (* P_ECC_MODE = "0" *) 
(* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "1" *) (* P_WAKEUP_TIME = "0" *) 
(* P_WRITE_MODE_B = "1" *) (* READ_DATA_WIDTH_B = "158" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "158" *) (* WRITE_MODE_B = "1" *) (* XPM_MODULE = "TRUE" *) 
module zynq_blk_smartconnect_0_0_xpm_memory_sdpram
   (sleep,
    clka,
    ena,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    addrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input ena;
  input [0:0]wea;
  input [4:0]addra;
  input [157:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [4:0]addrb;
  output [157:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire [4:0]addra;
  wire [4:0]addrb;
  wire clka;
  wire [157:0]dina;
  wire [157:0]doutb;
  wire enb;
  wire rstb;
  wire [0:0]wea;
  wire NLW_xpm_memory_base_inst_clkb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_ena_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_injectdbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_injectdbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_injectsbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_injectsbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_regcea_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_regceb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_rsta_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sleep_UNCONNECTED;
  wire [157:12]NLW_xpm_memory_base_inst_dina_UNCONNECTED;
  wire [157:0]NLW_xpm_memory_base_inst_dinb_UNCONNECTED;
  wire [157:0]NLW_xpm_memory_base_inst_douta_UNCONNECTED;
  wire [157:0]NLW_xpm_memory_base_inst_doutb_UNCONNECTED;
  wire [0:0]NLW_xpm_memory_base_inst_web_UNCONNECTED;

  (* ADDR_WIDTH_A = "5" *) 
  (* ADDR_WIDTH_B = "5" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "158" *) 
  (* BYTE_WRITE_WIDTH_B = "158" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "5056" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "32" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "158" *) 
  (* P_MIN_WIDTH_DATA_A = "158" *) 
  (* P_MIN_WIDTH_DATA_B = "158" *) 
  (* P_MIN_WIDTH_DATA_ECC = "158" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "158" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "5" *) 
  (* P_WIDTH_ADDR_READ_B = "5" *) 
  (* P_WIDTH_ADDR_WRITE_A = "5" *) 
  (* P_WIDTH_ADDR_WRITE_B = "5" *) 
  (* P_WIDTH_COL_WRITE_A = "158" *) 
  (* P_WIDTH_COL_WRITE_B = "158" *) 
  (* READ_DATA_WIDTH_A = "158" *) 
  (* READ_DATA_WIDTH_B = "158" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "158" *) 
  (* WRITE_DATA_WIDTH_B = "158" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  zynq_blk_smartconnect_0_0_xpm_memory_base xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(NLW_xpm_memory_base_inst_clkb_UNCONNECTED),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina({NLW_xpm_memory_base_inst_dina_UNCONNECTED[157:144],dina[143:90],NLW_xpm_memory_base_inst_dina_UNCONNECTED[89:84],dina[83:72],NLW_xpm_memory_base_inst_dina_UNCONNECTED[71:12],dina[11:0]}),
        .dinb(NLW_xpm_memory_base_inst_dinb_UNCONNECTED[157:0]),
        .douta(NLW_xpm_memory_base_inst_douta_UNCONNECTED[157:0]),
        .doutb({NLW_xpm_memory_base_inst_doutb_UNCONNECTED[157:140],doutb[139:129],NLW_xpm_memory_base_inst_doutb_UNCONNECTED[128],doutb[127:94],NLW_xpm_memory_base_inst_doutb_UNCONNECTED[93:84],doutb[83:73],NLW_xpm_memory_base_inst_doutb_UNCONNECTED[72:9],doutb[8:1],NLW_xpm_memory_base_inst_doutb_UNCONNECTED[0]}),
        .ena(NLW_xpm_memory_base_inst_ena_UNCONNECTED),
        .enb(enb),
        .injectdbiterra(NLW_xpm_memory_base_inst_injectdbiterra_UNCONNECTED),
        .injectdbiterrb(NLW_xpm_memory_base_inst_injectdbiterrb_UNCONNECTED),
        .injectsbiterra(NLW_xpm_memory_base_inst_injectsbiterra_UNCONNECTED),
        .injectsbiterrb(NLW_xpm_memory_base_inst_injectsbiterrb_UNCONNECTED),
        .regcea(NLW_xpm_memory_base_inst_regcea_UNCONNECTED),
        .regceb(NLW_xpm_memory_base_inst_regceb_UNCONNECTED),
        .rsta(NLW_xpm_memory_base_inst_rsta_UNCONNECTED),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(NLW_xpm_memory_base_inst_sleep_UNCONNECTED),
        .wea(wea),
        .web(NLW_xpm_memory_base_inst_web_UNCONNECTED[0]));
endmodule

(* ADDR_WIDTH_A = "5" *) (* ADDR_WIDTH_B = "5" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "24" *) (* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "1" *) (* MEMORY_SIZE = "768" *) (* MESSAGE_CONTROL = "0" *) 
(* ORIG_REF_NAME = "xpm_memory_sdpram" *) (* P_CLOCKING_MODE = "0" *) (* P_ECC_MODE = "0" *) 
(* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "1" *) (* P_WAKEUP_TIME = "0" *) 
(* P_WRITE_MODE_B = "1" *) (* READ_DATA_WIDTH_B = "24" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "24" *) (* WRITE_MODE_B = "1" *) (* XPM_MODULE = "TRUE" *) 
module zynq_blk_smartconnect_0_0_xpm_memory_sdpram__parameterized0
   (sleep,
    clka,
    ena,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    addrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input ena;
  input [0:0]wea;
  input [4:0]addra;
  input [23:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [4:0]addrb;
  output [23:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire [4:0]addra;
  wire [4:0]addrb;
  wire clka;
  wire [23:0]dina;
  wire [23:0]doutb;
  wire enb;
  wire rstb;
  wire [0:0]wea;
  wire NLW_xpm_memory_base_inst_clkb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_ena_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_injectdbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_injectdbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_injectsbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_injectsbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_regcea_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_regceb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_rsta_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sleep_UNCONNECTED;
  wire [23:6]NLW_xpm_memory_base_inst_dina_UNCONNECTED;
  wire [23:0]NLW_xpm_memory_base_inst_dinb_UNCONNECTED;
  wire [23:0]NLW_xpm_memory_base_inst_douta_UNCONNECTED;
  wire [23:0]NLW_xpm_memory_base_inst_doutb_UNCONNECTED;
  wire [0:0]NLW_xpm_memory_base_inst_web_UNCONNECTED;

  (* ADDR_WIDTH_A = "5" *) 
  (* ADDR_WIDTH_B = "5" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "24" *) 
  (* BYTE_WRITE_WIDTH_B = "24" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "768" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "32" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "24" *) 
  (* P_MIN_WIDTH_DATA_A = "24" *) 
  (* P_MIN_WIDTH_DATA_B = "24" *) 
  (* P_MIN_WIDTH_DATA_ECC = "24" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "24" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "5" *) 
  (* P_WIDTH_ADDR_READ_B = "5" *) 
  (* P_WIDTH_ADDR_WRITE_A = "5" *) 
  (* P_WIDTH_ADDR_WRITE_B = "5" *) 
  (* P_WIDTH_COL_WRITE_A = "24" *) 
  (* P_WIDTH_COL_WRITE_B = "24" *) 
  (* READ_DATA_WIDTH_A = "24" *) 
  (* READ_DATA_WIDTH_B = "24" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "24" *) 
  (* WRITE_DATA_WIDTH_B = "24" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  zynq_blk_smartconnect_0_0_xpm_memory_base__parameterized0 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(NLW_xpm_memory_base_inst_clkb_UNCONNECTED),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina({NLW_xpm_memory_base_inst_dina_UNCONNECTED[23:6],dina[5:0]}),
        .dinb(NLW_xpm_memory_base_inst_dinb_UNCONNECTED[23:0]),
        .douta(NLW_xpm_memory_base_inst_douta_UNCONNECTED[23:0]),
        .doutb({NLW_xpm_memory_base_inst_doutb_UNCONNECTED[23:6],doutb[5:4],NLW_xpm_memory_base_inst_doutb_UNCONNECTED[3:0]}),
        .ena(NLW_xpm_memory_base_inst_ena_UNCONNECTED),
        .enb(enb),
        .injectdbiterra(NLW_xpm_memory_base_inst_injectdbiterra_UNCONNECTED),
        .injectdbiterrb(NLW_xpm_memory_base_inst_injectdbiterrb_UNCONNECTED),
        .injectsbiterra(NLW_xpm_memory_base_inst_injectsbiterra_UNCONNECTED),
        .injectsbiterrb(NLW_xpm_memory_base_inst_injectsbiterrb_UNCONNECTED),
        .regcea(NLW_xpm_memory_base_inst_regcea_UNCONNECTED),
        .regceb(NLW_xpm_memory_base_inst_regceb_UNCONNECTED),
        .rsta(NLW_xpm_memory_base_inst_rsta_UNCONNECTED),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(NLW_xpm_memory_base_inst_sleep_UNCONNECTED),
        .wea(wea),
        .web(NLW_xpm_memory_base_inst_web_UNCONNECTED[0]));
endmodule

(* ADDR_WIDTH_A = "5" *) (* ADDR_WIDTH_B = "5" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "106" *) (* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "1" *) (* MEMORY_SIZE = "3392" *) (* MESSAGE_CONTROL = "0" *) 
(* ORIG_REF_NAME = "xpm_memory_sdpram" *) (* P_CLOCKING_MODE = "0" *) (* P_ECC_MODE = "0" *) 
(* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "1" *) (* P_WAKEUP_TIME = "0" *) 
(* P_WRITE_MODE_B = "1" *) (* READ_DATA_WIDTH_B = "106" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "106" *) (* WRITE_MODE_B = "1" *) (* XPM_MODULE = "TRUE" *) 
module zynq_blk_smartconnect_0_0_xpm_memory_sdpram__parameterized1
   (sleep,
    clka,
    ena,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    addrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input ena;
  input [0:0]wea;
  input [4:0]addra;
  input [105:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [4:0]addrb;
  output [105:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire [4:0]addra;
  wire [4:0]addrb;
  wire clka;
  wire [105:0]dina;
  wire [105:0]doutb;
  wire enb;
  wire rstb;
  wire [0:0]wea;
  wire NLW_xpm_memory_base_inst_clkb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_ena_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_injectdbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_injectdbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_injectsbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_injectsbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_regcea_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_regceb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_rsta_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sleep_UNCONNECTED;
  wire [105:0]NLW_xpm_memory_base_inst_dina_UNCONNECTED;
  wire [105:0]NLW_xpm_memory_base_inst_dinb_UNCONNECTED;
  wire [105:0]NLW_xpm_memory_base_inst_douta_UNCONNECTED;
  wire [105:0]NLW_xpm_memory_base_inst_doutb_UNCONNECTED;
  wire [0:0]NLW_xpm_memory_base_inst_web_UNCONNECTED;

  (* ADDR_WIDTH_A = "5" *) 
  (* ADDR_WIDTH_B = "5" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "106" *) 
  (* BYTE_WRITE_WIDTH_B = "106" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "3392" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "32" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "106" *) 
  (* P_MIN_WIDTH_DATA_A = "106" *) 
  (* P_MIN_WIDTH_DATA_B = "106" *) 
  (* P_MIN_WIDTH_DATA_ECC = "106" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "106" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "5" *) 
  (* P_WIDTH_ADDR_READ_B = "5" *) 
  (* P_WIDTH_ADDR_WRITE_A = "5" *) 
  (* P_WIDTH_ADDR_WRITE_B = "5" *) 
  (* P_WIDTH_COL_WRITE_A = "106" *) 
  (* P_WIDTH_COL_WRITE_B = "106" *) 
  (* READ_DATA_WIDTH_A = "106" *) 
  (* READ_DATA_WIDTH_B = "106" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "106" *) 
  (* WRITE_DATA_WIDTH_B = "106" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  zynq_blk_smartconnect_0_0_xpm_memory_base__parameterized1 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(NLW_xpm_memory_base_inst_clkb_UNCONNECTED),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina({NLW_xpm_memory_base_inst_dina_UNCONNECTED[105:90],dina[89:12],NLW_xpm_memory_base_inst_dina_UNCONNECTED[11:0]}),
        .dinb(NLW_xpm_memory_base_inst_dinb_UNCONNECTED[105:0]),
        .douta(NLW_xpm_memory_base_inst_douta_UNCONNECTED[105:0]),
        .doutb({NLW_xpm_memory_base_inst_doutb_UNCONNECTED[105:88],doutb[87:16],NLW_xpm_memory_base_inst_doutb_UNCONNECTED[15:0]}),
        .ena(NLW_xpm_memory_base_inst_ena_UNCONNECTED),
        .enb(enb),
        .injectdbiterra(NLW_xpm_memory_base_inst_injectdbiterra_UNCONNECTED),
        .injectdbiterrb(NLW_xpm_memory_base_inst_injectdbiterrb_UNCONNECTED),
        .injectsbiterra(NLW_xpm_memory_base_inst_injectsbiterra_UNCONNECTED),
        .injectsbiterrb(NLW_xpm_memory_base_inst_injectsbiterrb_UNCONNECTED),
        .regcea(NLW_xpm_memory_base_inst_regcea_UNCONNECTED),
        .regceb(NLW_xpm_memory_base_inst_regceb_UNCONNECTED),
        .rsta(NLW_xpm_memory_base_inst_rsta_UNCONNECTED),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(NLW_xpm_memory_base_inst_sleep_UNCONNECTED),
        .wea(wea),
        .web(NLW_xpm_memory_base_inst_web_UNCONNECTED[0]));
endmodule

(* CHECK_LICENSE_TYPE = "zynq_blk_tdc_control_0_0,tdc_control,{}" *) (* X_CORE_INFO = "tdc_control,Vivado 2018.3" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* ip_definition_source = "module_ref" *) 
module zynq_blk_tdc_control_0_0
   (clk,
    rst_n,
    ValidOutStart,
    ValidOutStop,
    timestampStart,
    timestampStop,
    DLenable,
    run,
    calib_en,
    calibing_flag,
    calib_finished,
    hit_source,
    axis_tready,
    axis_tdata,
    axis_tkeep,
    axis_tlast,
    axis_tvalid,
    lopt);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF axis, FREQ_HZ 350000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input rst_n;
  input ValidOutStart;
  input ValidOutStop;
  input [31:0]timestampStart;
  input [31:0]timestampStop;
  output DLenable;
  input run;
  input calib_en;
  output calibing_flag;
  output calib_finished;
  output hit_source;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 axis TREADY" *) input axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 axis TDATA" *) output [63:0]axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 axis TKEEP" *) output [7:0]axis_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 axis TLAST" *) output axis_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 axis TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME axis, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 350000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) output axis_tvalid;
  output lopt;

  wire \^DLenable ;
  wire ValidOutStart;
  wire ValidOutStop;
  wire [63:0]axis_tdata;
  wire axis_tlast;
  wire axis_tready;
  wire axis_tvalid;
  wire calib_en;
  wire clk;
  wire lopt;
  wire rst_n;
  wire run;
  wire [31:0]timestampStart;
  wire [31:0]timestampStop;
  wire NLW_inst_calibing_flag_r_reg_0_UNCONNECTED;
  wire NLW_inst_flag_calib_init_reg_0_UNCONNECTED;
  wire NLW_inst_hit_source_UNCONNECTED;

  assign axis_tkeep[7] = \^DLenable ;
  assign axis_tkeep[6] = \^DLenable ;
  assign axis_tkeep[5] = \^DLenable ;
  assign axis_tkeep[4] = \^DLenable ;
  assign axis_tkeep[3] = \^DLenable ;
  assign axis_tkeep[2] = \^DLenable ;
  assign axis_tkeep[1] = \^DLenable ;
  assign axis_tkeep[0] = \^DLenable ;
  zynq_blk_tdc_control_0_0_tdc_control inst
       (.DLenable(\^DLenable ),
        .ValidOutStart(ValidOutStart),
        .ValidOutStop(ValidOutStop),
        .axis_tdata(axis_tdata),
        .axis_tlast(axis_tlast),
        .axis_tready(axis_tready),
        .axis_tvalid(axis_tvalid),
        .calib_en(calib_en),
        .calibing_flag_r_reg_0(NLW_inst_calibing_flag_r_reg_0_UNCONNECTED),
        .clk(clk),
        .flag_calib_init_reg_0(NLW_inst_flag_calib_init_reg_0_UNCONNECTED),
        .hit_source(NLW_inst_hit_source_UNCONNECTED),
        .lopt(lopt),
        .rst_n(rst_n),
        .run(run),
        .timestampStart(timestampStart),
        .timestampStop(timestampStop));
endmodule

(* ORIG_REF_NAME = "tdc_control" *) 
module zynq_blk_tdc_control_0_0_tdc_control
   (axis_tdata,
    flag_calib_init_reg_0,
    calibing_flag_r_reg_0,
    DLenable,
    axis_tlast,
    axis_tvalid,
    hit_source,
    clk,
    rst_n,
    ValidOutStart,
    ValidOutStop,
    calib_en,
    run,
    timestampStart,
    timestampStop,
    axis_tready,
    lopt);
  output [63:0]axis_tdata;
  output flag_calib_init_reg_0;
  output calibing_flag_r_reg_0;
  output DLenable;
  output axis_tlast;
  output axis_tvalid;
  output hit_source;
  input clk;
  input rst_n;
  input ValidOutStart;
  input ValidOutStop;
  input calib_en;
  input run;
  input [31:0]timestampStart;
  input [31:0]timestampStop;
  input axis_tready;
  output lopt;

  wire DLenable;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_2_n_0 ;
  wire \FSM_onehot_state[1]_i_3_n_0 ;
  wire \FSM_onehot_state[1]_i_4_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_2_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[4]_i_1_n_0 ;
  wire \FSM_onehot_state[5]_i_1_n_0 ;
  wire \FSM_onehot_state[5]_i_2_n_0 ;
  wire \FSM_onehot_state[5]_i_3_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[1] ;
  wire \FSM_onehot_state_reg_n_0_[2] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[4] ;
  wire \FSM_onehot_state_reg_n_0_[5] ;
  wire ValidOutStart;
  wire ValidOutStop;
  wire [63:0]axis_tdata;
  wire axis_tlast;
  wire axis_tlast_i_1_n_0;
  wire axis_tlast_i_2_n_0;
  wire axis_tlast_i_3_n_0;
  wire axis_tlast_i_4_n_0;
  wire axis_tlast_i_5_n_0;
  wire axis_tlast_i_6_n_0;
  wire axis_tlast_i_7_n_0;
  wire axis_tready;
  wire axis_tvalid;
  wire axis_tvalid_i_1_n_0;
  wire calib_en;
  wire calibing_flag_r_i_1_n_0;
  wire calibing_flag_r_i_2_n_0;
  wire calibing_flag_r_i_3_n_0;
  wire calibing_flag_r_i_4_n_0;
  wire \^calibing_flag_r_reg_0 ;
  wire clk;
  wire [15:0]cnt;
  wire \cnt[15]_i_1_n_0 ;
  wire \cnt[15]_i_4_n_0 ;
  wire \cnt[15]_i_5_n_0 ;
  wire \cnt[15]_i_6_n_0 ;
  wire \cnt[15]_i_7_n_0 ;
  wire \cnt_reg_n_0_[0] ;
  wire \cnt_reg_n_0_[10] ;
  wire \cnt_reg_n_0_[11] ;
  wire \cnt_reg_n_0_[12] ;
  wire \cnt_reg_n_0_[13] ;
  wire \cnt_reg_n_0_[14] ;
  wire \cnt_reg_n_0_[15] ;
  wire \cnt_reg_n_0_[1] ;
  wire \cnt_reg_n_0_[2] ;
  wire \cnt_reg_n_0_[3] ;
  wire \cnt_reg_n_0_[4] ;
  wire \cnt_reg_n_0_[5] ;
  wire \cnt_reg_n_0_[6] ;
  wire \cnt_reg_n_0_[7] ;
  wire \cnt_reg_n_0_[8] ;
  wire \cnt_reg_n_0_[9] ;
  wire data_timestamp_start0;
  wire \data_timestamp_start[0]_i_1_n_0 ;
  wire \data_timestamp_start[10]_i_1_n_0 ;
  wire \data_timestamp_start[11]_i_1_n_0 ;
  wire \data_timestamp_start[12]_i_1_n_0 ;
  wire \data_timestamp_start[13]_i_1_n_0 ;
  wire \data_timestamp_start[14]_i_1_n_0 ;
  wire \data_timestamp_start[15]_i_1_n_0 ;
  wire \data_timestamp_start[16]_i_1_n_0 ;
  wire \data_timestamp_start[17]_i_1_n_0 ;
  wire \data_timestamp_start[18]_i_1_n_0 ;
  wire \data_timestamp_start[19]_i_1_n_0 ;
  wire \data_timestamp_start[1]_i_1_n_0 ;
  wire \data_timestamp_start[20]_i_1_n_0 ;
  wire \data_timestamp_start[21]_i_1_n_0 ;
  wire \data_timestamp_start[22]_i_1_n_0 ;
  wire \data_timestamp_start[23]_i_1_n_0 ;
  wire \data_timestamp_start[24]_i_1_n_0 ;
  wire \data_timestamp_start[25]_i_1_n_0 ;
  wire \data_timestamp_start[26]_i_1_n_0 ;
  wire \data_timestamp_start[27]_i_1_n_0 ;
  wire \data_timestamp_start[28]_i_1_n_0 ;
  wire \data_timestamp_start[29]_i_1_n_0 ;
  wire \data_timestamp_start[2]_i_1_n_0 ;
  wire \data_timestamp_start[30]_i_1_n_0 ;
  wire \data_timestamp_start[31]_i_1_n_0 ;
  wire \data_timestamp_start[31]_i_3_n_0 ;
  wire \data_timestamp_start[31]_i_4_n_0 ;
  wire \data_timestamp_start[31]_i_5_n_0 ;
  wire \data_timestamp_start[31]_i_6_n_0 ;
  wire \data_timestamp_start[3]_i_1_n_0 ;
  wire \data_timestamp_start[4]_i_1_n_0 ;
  wire \data_timestamp_start[5]_i_1_n_0 ;
  wire \data_timestamp_start[6]_i_1_n_0 ;
  wire \data_timestamp_start[7]_i_1_n_0 ;
  wire \data_timestamp_start[8]_i_1_n_0 ;
  wire \data_timestamp_start[9]_i_1_n_0 ;
  wire data_timestamp_stop0;
  wire \data_timestamp_stop[0]_i_1_n_0 ;
  wire \data_timestamp_stop[10]_i_1_n_0 ;
  wire \data_timestamp_stop[11]_i_1_n_0 ;
  wire \data_timestamp_stop[12]_i_1_n_0 ;
  wire \data_timestamp_stop[13]_i_1_n_0 ;
  wire \data_timestamp_stop[14]_i_1_n_0 ;
  wire \data_timestamp_stop[15]_i_1_n_0 ;
  wire \data_timestamp_stop[16]_i_1_n_0 ;
  wire \data_timestamp_stop[17]_i_1_n_0 ;
  wire \data_timestamp_stop[18]_i_1_n_0 ;
  wire \data_timestamp_stop[19]_i_1_n_0 ;
  wire \data_timestamp_stop[1]_i_1_n_0 ;
  wire \data_timestamp_stop[20]_i_1_n_0 ;
  wire \data_timestamp_stop[21]_i_1_n_0 ;
  wire \data_timestamp_stop[22]_i_1_n_0 ;
  wire \data_timestamp_stop[23]_i_1_n_0 ;
  wire \data_timestamp_stop[24]_i_1_n_0 ;
  wire \data_timestamp_stop[25]_i_1_n_0 ;
  wire \data_timestamp_stop[26]_i_1_n_0 ;
  wire \data_timestamp_stop[27]_i_1_n_0 ;
  wire \data_timestamp_stop[28]_i_1_n_0 ;
  wire \data_timestamp_stop[29]_i_1_n_0 ;
  wire \data_timestamp_stop[2]_i_1_n_0 ;
  wire \data_timestamp_stop[30]_i_1_n_0 ;
  wire \data_timestamp_stop[31]_i_10_n_0 ;
  wire \data_timestamp_stop[31]_i_11_n_0 ;
  wire \data_timestamp_stop[31]_i_12_n_0 ;
  wire \data_timestamp_stop[31]_i_13_n_0 ;
  wire \data_timestamp_stop[31]_i_14_n_0 ;
  wire \data_timestamp_stop[31]_i_15_n_0 ;
  wire \data_timestamp_stop[31]_i_16_n_0 ;
  wire \data_timestamp_stop[31]_i_17_n_0 ;
  wire \data_timestamp_stop[31]_i_1_n_0 ;
  wire \data_timestamp_stop[31]_i_3_n_0 ;
  wire \data_timestamp_stop[31]_i_4_n_0 ;
  wire \data_timestamp_stop[31]_i_6_n_0 ;
  wire \data_timestamp_stop[31]_i_9_n_0 ;
  wire \data_timestamp_stop[3]_i_1_n_0 ;
  wire \data_timestamp_stop[4]_i_1_n_0 ;
  wire \data_timestamp_stop[5]_i_1_n_0 ;
  wire \data_timestamp_stop[6]_i_1_n_0 ;
  wire \data_timestamp_stop[7]_i_1_n_0 ;
  wire \data_timestamp_stop[8]_i_1_n_0 ;
  wire \data_timestamp_stop[9]_i_1_n_0 ;
  wire flag_calib_init_i_1_n_0;
  wire \^flag_calib_init_reg_0 ;
  wire [15:1]in16;
  wire [31:1]plusOp;
  wire plusOp__60_carry__0_n_0;
  wire plusOp__60_carry__1_n_0;
  wire plusOp__60_carry_n_0;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry_n_0;
  wire rst_n;
  wire run;
  wire state__2;
  wire [31:0]timeout_cnt;
  wire timeout_cnt16_out;
  wire timeout_cnt1__30;
  wire timeout_cnt25_in;
  wire \timeout_cnt[31]_i_1_n_0 ;
  wire \timeout_cnt_reg_n_0_[0] ;
  wire \timeout_cnt_reg_n_0_[10] ;
  wire \timeout_cnt_reg_n_0_[11] ;
  wire \timeout_cnt_reg_n_0_[12] ;
  wire \timeout_cnt_reg_n_0_[13] ;
  wire \timeout_cnt_reg_n_0_[14] ;
  wire \timeout_cnt_reg_n_0_[15] ;
  wire \timeout_cnt_reg_n_0_[16] ;
  wire \timeout_cnt_reg_n_0_[17] ;
  wire \timeout_cnt_reg_n_0_[18] ;
  wire \timeout_cnt_reg_n_0_[19] ;
  wire \timeout_cnt_reg_n_0_[1] ;
  wire \timeout_cnt_reg_n_0_[20] ;
  wire \timeout_cnt_reg_n_0_[21] ;
  wire \timeout_cnt_reg_n_0_[22] ;
  wire \timeout_cnt_reg_n_0_[23] ;
  wire \timeout_cnt_reg_n_0_[24] ;
  wire \timeout_cnt_reg_n_0_[25] ;
  wire \timeout_cnt_reg_n_0_[26] ;
  wire \timeout_cnt_reg_n_0_[27] ;
  wire \timeout_cnt_reg_n_0_[28] ;
  wire \timeout_cnt_reg_n_0_[29] ;
  wire \timeout_cnt_reg_n_0_[2] ;
  wire \timeout_cnt_reg_n_0_[30] ;
  wire \timeout_cnt_reg_n_0_[31] ;
  wire \timeout_cnt_reg_n_0_[3] ;
  wire \timeout_cnt_reg_n_0_[4] ;
  wire \timeout_cnt_reg_n_0_[5] ;
  wire \timeout_cnt_reg_n_0_[6] ;
  wire \timeout_cnt_reg_n_0_[7] ;
  wire \timeout_cnt_reg_n_0_[8] ;
  wire \timeout_cnt_reg_n_0_[9] ;
  wire [31:0]timestampStart;
  wire [31:0]timestampStop;
  wire [2:0]NLW_plusOp__60_carry_CO_UNCONNECTED;
  wire [2:0]NLW_plusOp__60_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_plusOp__60_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_plusOp__60_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp__60_carry__2_O_UNCONNECTED;
  wire [2:0]NLW_plusOp_carry_CO_UNCONNECTED;
  wire [2:0]NLW_plusOp_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_plusOp_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_plusOp_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_plusOp_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_plusOp_carry__4_CO_UNCONNECTED;
  wire [2:0]NLW_plusOp_carry__5_CO_UNCONNECTED;
  wire [3:0]NLW_plusOp_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__6_O_UNCONNECTED;

  assign lopt = \FSM_onehot_state_reg_n_0_[0] ;
  LUT6 #(
    .INIT(64'hA8A0FFFFA8AAA8AA)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\FSM_onehot_state[1]_i_2_n_0 ),
        .I1(\FSM_onehot_state[1]_i_3_n_0 ),
        .I2(\FSM_onehot_state[1]_i_4_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(\FSM_onehot_state[2]_i_2_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEEEFFFFFFEFEF)) 
    \FSM_onehot_state[1]_i_2 
       (.I0(\FSM_onehot_state[1]_i_3_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_state_reg_n_0_[4] ),
        .I3(run),
        .I4(\^calibing_flag_r_reg_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \FSM_onehot_state[1]_i_3 
       (.I0(ValidOutStop),
        .I1(run),
        .I2(\^calibing_flag_r_reg_0 ),
        .I3(ValidOutStart),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .O(\FSM_onehot_state[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_onehot_state[1]_i_4 
       (.I0(\FSM_onehot_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF755575557555)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(axis_tlast_i_3_n_0),
        .I1(ValidOutStart),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .I3(ValidOutStop),
        .I4(\FSM_onehot_state_reg_n_0_[1] ),
        .I5(\FSM_onehot_state[2]_i_2_n_0 ),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \FSM_onehot_state[2]_i_2 
       (.I0(\^flag_calib_init_reg_0 ),
        .I1(calib_en),
        .I2(run),
        .O(\FSM_onehot_state[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[2] ),
        .I1(ValidOutStart),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \FSM_onehot_state[4]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\^calibing_flag_r_reg_0 ),
        .I2(run),
        .O(\FSM_onehot_state[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEEA)) 
    \FSM_onehot_state[5]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(ValidOutStart),
        .I3(\data_timestamp_start[31]_i_5_n_0 ),
        .I4(timeout_cnt16_out),
        .I5(\FSM_onehot_state[5]_i_3_n_0 ),
        .O(\FSM_onehot_state[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04040400)) 
    \FSM_onehot_state[5]_i_2 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(ValidOutStop),
        .I3(run),
        .I4(\^calibing_flag_r_reg_0 ),
        .O(\FSM_onehot_state[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFCDFFF1FF01)) 
    \FSM_onehot_state[5]_i_3 
       (.I0(\FSM_onehot_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_state_reg_n_0_[4] ),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(state__2),
        .I5(\data_timestamp_start[31]_i_5_n_0 ),
        .O(\FSM_onehot_state[5]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "measwait:001000,eof:100000,store:010000,running:000100,idle:000010,iSTATE:000001" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(clk),
        .CE(\FSM_onehot_state[5]_i_1_n_0 ),
        .D(1'b0),
        .PRE(calibing_flag_r_i_2_n_0),
        .Q(\FSM_onehot_state_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "measwait:001000,eof:100000,store:010000,running:000100,idle:000010,iSTATE:000001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(clk),
        .CE(\FSM_onehot_state[5]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "measwait:001000,eof:100000,store:010000,running:000100,idle:000010,iSTATE:000001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(clk),
        .CE(\FSM_onehot_state[5]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ));
  (* FSM_ENCODED_STATES = "measwait:001000,eof:100000,store:010000,running:000100,idle:000010,iSTATE:000001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(clk),
        .CE(\FSM_onehot_state[5]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "measwait:001000,eof:100000,store:010000,running:000100,idle:000010,iSTATE:000001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(clk),
        .CE(\FSM_onehot_state[5]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(\FSM_onehot_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[4] ));
  (* FSM_ENCODED_STATES = "measwait:001000,eof:100000,store:010000,running:000100,idle:000010,iSTATE:000001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[5] 
       (.C(clk),
        .CE(\FSM_onehot_state[5]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(\FSM_onehot_state[5]_i_2_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[5] ));
  LUT1 #(
    .INIT(2'h1)) 
    \axis_tkeep[0]_INST_0 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .O(DLenable));
  LUT6 #(
    .INIT(64'hABAAABABA8AAA8A8)) 
    axis_tlast_i_1
       (.I0(axis_tlast_i_2_n_0),
        .I1(\data_timestamp_start[31]_i_6_n_0 ),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .I3(axis_tlast_i_3_n_0),
        .I4(axis_tlast_i_4_n_0),
        .I5(axis_tlast),
        .O(axis_tlast_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    axis_tlast_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .O(axis_tlast_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    axis_tlast_i_3
       (.I0(\^calibing_flag_r_reg_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[4] ),
        .O(axis_tlast_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000010)) 
    axis_tlast_i_4
       (.I0(axis_tlast_i_5_n_0),
        .I1(\cnt_reg_n_0_[8] ),
        .I2(\cnt_reg_n_0_[9] ),
        .I3(axis_tlast_i_6_n_0),
        .I4(axis_tlast_i_7_n_0),
        .O(axis_tlast_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    axis_tlast_i_5
       (.I0(\cnt_reg_n_0_[4] ),
        .I1(\cnt_reg_n_0_[5] ),
        .I2(\cnt_reg_n_0_[6] ),
        .I3(\cnt_reg_n_0_[7] ),
        .O(axis_tlast_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    axis_tlast_i_6
       (.I0(\cnt_reg_n_0_[12] ),
        .I1(\cnt_reg_n_0_[13] ),
        .I2(\cnt_reg_n_0_[15] ),
        .I3(\cnt_reg_n_0_[14] ),
        .O(axis_tlast_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    axis_tlast_i_7
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[10] ),
        .I3(\cnt_reg_n_0_[11] ),
        .I4(\cnt_reg_n_0_[3] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(axis_tlast_i_7_n_0));
  FDCE #(
    .INIT(1'b0)) 
    axis_tlast_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(axis_tlast_i_1_n_0),
        .Q(axis_tlast));
  LUT6 #(
    .INIT(64'hFFF11111FFF00000)) 
    axis_tvalid_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_state_reg_n_0_[4] ),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(axis_tready),
        .I5(axis_tvalid),
        .O(axis_tvalid_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    axis_tvalid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(axis_tvalid_i_1_n_0),
        .Q(axis_tvalid));
  LUT5 #(
    .INIT(32'hD0DFD0D0)) 
    calibing_flag_r_i_1
       (.I0(\^flag_calib_init_reg_0 ),
        .I1(calib_en),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(calibing_flag_r_i_3_n_0),
        .I4(\^calibing_flag_r_reg_0 ),
        .O(calibing_flag_r_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    calibing_flag_r_i_2
       (.I0(rst_n),
        .O(calibing_flag_r_i_2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    calibing_flag_r_i_3
       (.I0(\^calibing_flag_r_reg_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[4] ),
        .I2(calibing_flag_r_i_4_n_0),
        .O(calibing_flag_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    calibing_flag_r_i_4
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt_reg_n_0_[7] ),
        .I3(\cnt_reg_n_0_[6] ),
        .I4(\cnt[15]_i_6_n_0 ),
        .I5(axis_tlast_i_7_n_0),
        .O(calibing_flag_r_i_4_n_0));
  FDCE #(
    .INIT(1'b0)) 
    calibing_flag_r_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(calibing_flag_r_i_1_n_0),
        .Q(\^calibing_flag_r_reg_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[0]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\cnt_reg_n_0_[0] ),
        .O(cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[10]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(in16[10]),
        .O(cnt[10]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[11]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(in16[11]),
        .O(cnt[11]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[12]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(in16[12]),
        .O(cnt[12]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[13]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(in16[13]),
        .O(cnt[13]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[14]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(in16[14]),
        .O(cnt[14]));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \cnt[15]_i_1 
       (.I0(state__2),
        .I1(\FSM_onehot_state_reg_n_0_[4] ),
        .I2(\cnt[15]_i_4_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .I4(timeout_cnt16_out),
        .I5(\FSM_onehot_state[5]_i_2_n_0 ),
        .O(\cnt[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[15]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(in16[15]),
        .O(cnt[15]));
  LUT6 #(
    .INIT(64'h00000000808F8080)) 
    \cnt[15]_i_3 
       (.I0(\cnt[15]_i_5_n_0 ),
        .I1(\cnt[15]_i_6_n_0 ),
        .I2(\^calibing_flag_r_reg_0 ),
        .I3(axis_tlast_i_5_n_0),
        .I4(\cnt[15]_i_7_n_0 ),
        .I5(axis_tlast_i_7_n_0),
        .O(state__2));
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[15]_i_4 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(ValidOutStop),
        .O(\cnt[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \cnt[15]_i_5 
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt_reg_n_0_[7] ),
        .I3(\cnt_reg_n_0_[6] ),
        .O(\cnt[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \cnt[15]_i_6 
       (.I0(\cnt_reg_n_0_[13] ),
        .I1(\cnt_reg_n_0_[12] ),
        .I2(\cnt_reg_n_0_[8] ),
        .I3(\cnt_reg_n_0_[9] ),
        .I4(\cnt_reg_n_0_[15] ),
        .I5(\cnt_reg_n_0_[14] ),
        .O(\cnt[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \cnt[15]_i_7 
       (.I0(\cnt_reg_n_0_[8] ),
        .I1(\cnt_reg_n_0_[9] ),
        .I2(\cnt_reg_n_0_[14] ),
        .I3(\cnt_reg_n_0_[15] ),
        .I4(\cnt_reg_n_0_[13] ),
        .I5(\cnt_reg_n_0_[12] ),
        .O(\cnt[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(in16[1]),
        .O(cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[2]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(in16[2]),
        .O(cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[3]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(in16[3]),
        .O(cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[4]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(in16[4]),
        .O(cnt[4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[5]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(in16[5]),
        .O(cnt[5]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[6]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(in16[6]),
        .O(cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[7]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(in16[7]),
        .O(cnt[7]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[8]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(in16[8]),
        .O(cnt[8]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[9]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(in16[9]),
        .O(cnt[9]));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(cnt[0]),
        .Q(\cnt_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[10] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(cnt[10]),
        .Q(\cnt_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[11] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(cnt[11]),
        .Q(\cnt_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[12] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(cnt[12]),
        .Q(\cnt_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[13] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(cnt[13]),
        .Q(\cnt_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[14] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(cnt[14]),
        .Q(\cnt_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[15] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(cnt[15]),
        .Q(\cnt_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(cnt[1]),
        .Q(\cnt_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(cnt[2]),
        .Q(\cnt_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(cnt[3]),
        .Q(\cnt_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[4] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(cnt[4]),
        .Q(\cnt_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[5] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(cnt[5]),
        .Q(\cnt_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[6] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(cnt[6]),
        .Q(\cnt_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[7] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(cnt[7]),
        .Q(\cnt_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[8] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(cnt[8]),
        .Q(\cnt_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[9] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(cnt[9]),
        .Q(\cnt_reg_n_0_[9] ));
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[0]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[0]),
        .O(\data_timestamp_start[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[10]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[10]),
        .O(\data_timestamp_start[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[11]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[11]),
        .O(\data_timestamp_start[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[12]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[12]),
        .O(\data_timestamp_start[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[13]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[13]),
        .O(\data_timestamp_start[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[14]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[14]),
        .O(\data_timestamp_start[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[15]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[15]),
        .O(\data_timestamp_start[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[16]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[16]),
        .O(\data_timestamp_start[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[17]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[17]),
        .O(\data_timestamp_start[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[18]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[18]),
        .O(\data_timestamp_start[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[19]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[19]),
        .O(\data_timestamp_start[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[1]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[1]),
        .O(\data_timestamp_start[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[20]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[20]),
        .O(\data_timestamp_start[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[21]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[21]),
        .O(\data_timestamp_start[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[22]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[22]),
        .O(\data_timestamp_start[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[23]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[23]),
        .O(\data_timestamp_start[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[24]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[24]),
        .O(\data_timestamp_start[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[25]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[25]),
        .O(\data_timestamp_start[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[26]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[26]),
        .O(\data_timestamp_start[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[27]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[27]),
        .O(\data_timestamp_start[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[28]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[28]),
        .O(\data_timestamp_start[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[29]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[29]),
        .O(\data_timestamp_start[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[2]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[2]),
        .O(\data_timestamp_start[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[30]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[30]),
        .O(\data_timestamp_start[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888A8800000000)) 
    \data_timestamp_start[31]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[5] ),
        .I1(\data_timestamp_start[31]_i_4_n_0 ),
        .I2(\data_timestamp_start[31]_i_5_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(timeout_cnt16_out),
        .I5(rst_n),
        .O(\data_timestamp_start[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA0A00020)) 
    \data_timestamp_start[31]_i_2 
       (.I0(rst_n),
        .I1(timeout_cnt16_out),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .I3(\data_timestamp_start[31]_i_5_n_0 ),
        .I4(ValidOutStart),
        .I5(\data_timestamp_start[31]_i_6_n_0 ),
        .O(data_timestamp_start0));
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[31]_i_3 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[31]),
        .O(\data_timestamp_start[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \data_timestamp_start[31]_i_4 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .O(\data_timestamp_start[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \data_timestamp_start[31]_i_5 
       (.I0(\^calibing_flag_r_reg_0 ),
        .I1(run),
        .I2(ValidOutStop),
        .O(\data_timestamp_start[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_timestamp_start[31]_i_6 
       (.I0(\FSM_onehot_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\data_timestamp_start[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[3]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[3]),
        .O(\data_timestamp_start[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[4]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[4]),
        .O(\data_timestamp_start[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[5]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[5]),
        .O(\data_timestamp_start[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[6]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[6]),
        .O(\data_timestamp_start[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[7]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[7]),
        .O(\data_timestamp_start[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[8]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[8]),
        .O(\data_timestamp_start[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_start[9]_i_1 
       (.I0(ValidOutStart),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(timestampStart[9]),
        .O(\data_timestamp_start[9]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[0] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[0]_i_1_n_0 ),
        .Q(axis_tdata[0]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[10] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[10]_i_1_n_0 ),
        .Q(axis_tdata[10]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[11] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[11]_i_1_n_0 ),
        .Q(axis_tdata[11]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[12] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[12]_i_1_n_0 ),
        .Q(axis_tdata[12]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[13] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[13]_i_1_n_0 ),
        .Q(axis_tdata[13]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[14] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[14]_i_1_n_0 ),
        .Q(axis_tdata[14]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[15] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[15]_i_1_n_0 ),
        .Q(axis_tdata[15]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[16] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[16]_i_1_n_0 ),
        .Q(axis_tdata[16]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[17] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[17]_i_1_n_0 ),
        .Q(axis_tdata[17]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[18] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[18]_i_1_n_0 ),
        .Q(axis_tdata[18]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[19] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[19]_i_1_n_0 ),
        .Q(axis_tdata[19]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[1] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[1]_i_1_n_0 ),
        .Q(axis_tdata[1]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[20] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[20]_i_1_n_0 ),
        .Q(axis_tdata[20]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[21] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[21]_i_1_n_0 ),
        .Q(axis_tdata[21]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[22] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[22]_i_1_n_0 ),
        .Q(axis_tdata[22]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[23] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[23]_i_1_n_0 ),
        .Q(axis_tdata[23]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[24] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[24]_i_1_n_0 ),
        .Q(axis_tdata[24]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[25] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[25]_i_1_n_0 ),
        .Q(axis_tdata[25]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[26] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[26]_i_1_n_0 ),
        .Q(axis_tdata[26]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[27] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[27]_i_1_n_0 ),
        .Q(axis_tdata[27]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[28] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[28]_i_1_n_0 ),
        .Q(axis_tdata[28]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[29] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[29]_i_1_n_0 ),
        .Q(axis_tdata[29]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[2] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[2]_i_1_n_0 ),
        .Q(axis_tdata[2]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[30] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[30]_i_1_n_0 ),
        .Q(axis_tdata[30]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[31] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[31]_i_3_n_0 ),
        .Q(axis_tdata[31]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[3] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[3]_i_1_n_0 ),
        .Q(axis_tdata[3]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[4] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[4]_i_1_n_0 ),
        .Q(axis_tdata[4]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[5] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[5]_i_1_n_0 ),
        .Q(axis_tdata[5]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[6] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[6]_i_1_n_0 ),
        .Q(axis_tdata[6]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[7] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[7]_i_1_n_0 ),
        .Q(axis_tdata[7]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[8] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[8]_i_1_n_0 ),
        .Q(axis_tdata[8]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_start_reg[9] 
       (.C(clk),
        .CE(data_timestamp_start0),
        .D(\data_timestamp_start[9]_i_1_n_0 ),
        .Q(axis_tdata[9]),
        .S(\data_timestamp_start[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[0]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[0]),
        .O(\data_timestamp_stop[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[10]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[10]),
        .O(\data_timestamp_stop[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[11]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[11]),
        .O(\data_timestamp_stop[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[12]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[12]),
        .O(\data_timestamp_stop[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[13]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[13]),
        .O(\data_timestamp_stop[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[14]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[14]),
        .O(\data_timestamp_stop[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[15]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[15]),
        .O(\data_timestamp_stop[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[16]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[16]),
        .O(\data_timestamp_stop[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[17]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[17]),
        .O(\data_timestamp_stop[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[18]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[18]),
        .O(\data_timestamp_stop[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[19]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[19]),
        .O(\data_timestamp_stop[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[1]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[1]),
        .O(\data_timestamp_stop[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[20]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[20]),
        .O(\data_timestamp_stop[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[21]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[21]),
        .O(\data_timestamp_stop[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[22]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[22]),
        .O(\data_timestamp_stop[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[23]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[23]),
        .O(\data_timestamp_stop[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[24]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[24]),
        .O(\data_timestamp_stop[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[25]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[25]),
        .O(\data_timestamp_stop[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[26]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[26]),
        .O(\data_timestamp_stop[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[27]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[27]),
        .O(\data_timestamp_stop[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[28]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[28]),
        .O(\data_timestamp_stop[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[29]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[29]),
        .O(\data_timestamp_stop[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[2]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[2]),
        .O(\data_timestamp_stop[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[30]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[30]),
        .O(\data_timestamp_stop[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88A8888800000000)) 
    \data_timestamp_stop[31]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[5] ),
        .I1(\data_timestamp_stop[31]_i_4_n_0 ),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .I3(timeout_cnt16_out),
        .I4(\data_timestamp_stop[31]_i_6_n_0 ),
        .I5(rst_n),
        .O(\data_timestamp_stop[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_timestamp_stop[31]_i_10 
       (.I0(\timeout_cnt_reg_n_0_[23] ),
        .I1(\timeout_cnt_reg_n_0_[24] ),
        .O(\data_timestamp_stop[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAA0000)) 
    \data_timestamp_stop[31]_i_11 
       (.I0(\data_timestamp_stop[31]_i_14_n_0 ),
        .I1(\data_timestamp_stop[31]_i_15_n_0 ),
        .I2(\data_timestamp_stop[31]_i_16_n_0 ),
        .I3(\timeout_cnt_reg_n_0_[16] ),
        .I4(\data_timestamp_stop[31]_i_17_n_0 ),
        .I5(\timeout_cnt_reg_n_0_[22] ),
        .O(\data_timestamp_stop[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_timestamp_stop[31]_i_12 
       (.I0(\timeout_cnt_reg_n_0_[25] ),
        .I1(\timeout_cnt_reg_n_0_[26] ),
        .O(\data_timestamp_stop[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \data_timestamp_stop[31]_i_13 
       (.I0(\timeout_cnt_reg_n_0_[31] ),
        .I1(\timeout_cnt_reg_n_0_[30] ),
        .I2(\timeout_cnt_reg_n_0_[28] ),
        .I3(\timeout_cnt_reg_n_0_[29] ),
        .O(\data_timestamp_stop[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_timestamp_stop[31]_i_14 
       (.I0(\timeout_cnt_reg_n_0_[17] ),
        .I1(\timeout_cnt_reg_n_0_[18] ),
        .O(\data_timestamp_stop[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_timestamp_stop[31]_i_15 
       (.I0(\timeout_cnt_reg_n_0_[14] ),
        .I1(\timeout_cnt_reg_n_0_[15] ),
        .O(\data_timestamp_stop[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8000)) 
    \data_timestamp_stop[31]_i_16 
       (.I0(\timeout_cnt_reg_n_0_[13] ),
        .I1(\timeout_cnt_reg_n_0_[10] ),
        .I2(\timeout_cnt_reg_n_0_[9] ),
        .I3(\timeout_cnt_reg_n_0_[8] ),
        .I4(\timeout_cnt_reg_n_0_[11] ),
        .I5(\timeout_cnt_reg_n_0_[12] ),
        .O(\data_timestamp_stop[31]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[31]_i_17 
       (.I0(\timeout_cnt_reg_n_0_[21] ),
        .I1(\timeout_cnt_reg_n_0_[20] ),
        .I2(\timeout_cnt_reg_n_0_[19] ),
        .O(\data_timestamp_stop[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00020000)) 
    \data_timestamp_stop[31]_i_2 
       (.I0(rst_n),
        .I1(ValidOutStart),
        .I2(timeout_cnt1__30),
        .I3(timeout_cnt16_out),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .I5(\data_timestamp_stop[31]_i_4_n_0 ),
        .O(data_timestamp_stop0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[31]_i_3 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[31]),
        .O(\data_timestamp_stop[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFEFEFE)) 
    \data_timestamp_stop[31]_i_4 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(ValidOutStop),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .I5(ValidOutStart),
        .O(\data_timestamp_stop[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA88888000)) 
    \data_timestamp_stop[31]_i_5 
       (.I0(timeout_cnt25_in),
        .I1(\data_timestamp_stop[31]_i_9_n_0 ),
        .I2(\data_timestamp_stop[31]_i_10_n_0 ),
        .I3(\data_timestamp_stop[31]_i_11_n_0 ),
        .I4(\data_timestamp_stop[31]_i_12_n_0 ),
        .I5(\data_timestamp_stop[31]_i_13_n_0 ),
        .O(timeout_cnt16_out));
  LUT3 #(
    .INIT(8'h0E)) 
    \data_timestamp_stop[31]_i_6 
       (.I0(\^calibing_flag_r_reg_0 ),
        .I1(run),
        .I2(ValidOutStart),
        .O(\data_timestamp_stop[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_timestamp_stop[31]_i_7 
       (.I0(run),
        .I1(\^calibing_flag_r_reg_0 ),
        .O(timeout_cnt1__30));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \data_timestamp_stop[31]_i_8 
       (.I0(axis_tlast_i_7_n_0),
        .I1(\cnt_reg_n_0_[9] ),
        .I2(\cnt_reg_n_0_[8] ),
        .I3(axis_tlast_i_6_n_0),
        .I4(axis_tlast_i_5_n_0),
        .O(timeout_cnt25_in));
  LUT2 #(
    .INIT(4'h8)) 
    \data_timestamp_stop[31]_i_9 
       (.I0(\timeout_cnt_reg_n_0_[29] ),
        .I1(\timeout_cnt_reg_n_0_[27] ),
        .O(\data_timestamp_stop[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[3]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[3]),
        .O(\data_timestamp_stop[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[4]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[4]),
        .O(\data_timestamp_stop[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[5]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[5]),
        .O(\data_timestamp_stop[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[6]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[6]),
        .O(\data_timestamp_stop[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[7]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[7]),
        .O(\data_timestamp_stop[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[8]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[8]),
        .O(\data_timestamp_stop[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_timestamp_stop[9]_i_1 
       (.I0(ValidOutStop),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(timestampStop[9]),
        .O(\data_timestamp_stop[9]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[0] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[0]_i_1_n_0 ),
        .Q(axis_tdata[32]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[10] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[10]_i_1_n_0 ),
        .Q(axis_tdata[42]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[11] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[11]_i_1_n_0 ),
        .Q(axis_tdata[43]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[12] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[12]_i_1_n_0 ),
        .Q(axis_tdata[44]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[13] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[13]_i_1_n_0 ),
        .Q(axis_tdata[45]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[14] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[14]_i_1_n_0 ),
        .Q(axis_tdata[46]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[15] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[15]_i_1_n_0 ),
        .Q(axis_tdata[47]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[16] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[16]_i_1_n_0 ),
        .Q(axis_tdata[48]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[17] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[17]_i_1_n_0 ),
        .Q(axis_tdata[49]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[18] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[18]_i_1_n_0 ),
        .Q(axis_tdata[50]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[19] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[19]_i_1_n_0 ),
        .Q(axis_tdata[51]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[1] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[1]_i_1_n_0 ),
        .Q(axis_tdata[33]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[20] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[20]_i_1_n_0 ),
        .Q(axis_tdata[52]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[21] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[21]_i_1_n_0 ),
        .Q(axis_tdata[53]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[22] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[22]_i_1_n_0 ),
        .Q(axis_tdata[54]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[23] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[23]_i_1_n_0 ),
        .Q(axis_tdata[55]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[24] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[24]_i_1_n_0 ),
        .Q(axis_tdata[56]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[25] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[25]_i_1_n_0 ),
        .Q(axis_tdata[57]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[26] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[26]_i_1_n_0 ),
        .Q(axis_tdata[58]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[27] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[27]_i_1_n_0 ),
        .Q(axis_tdata[59]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[28] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[28]_i_1_n_0 ),
        .Q(axis_tdata[60]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[29] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[29]_i_1_n_0 ),
        .Q(axis_tdata[61]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[2] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[2]_i_1_n_0 ),
        .Q(axis_tdata[34]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[30] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[30]_i_1_n_0 ),
        .Q(axis_tdata[62]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[31] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[31]_i_3_n_0 ),
        .Q(axis_tdata[63]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[3] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[3]_i_1_n_0 ),
        .Q(axis_tdata[35]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[4] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[4]_i_1_n_0 ),
        .Q(axis_tdata[36]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[5] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[5]_i_1_n_0 ),
        .Q(axis_tdata[37]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[6] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[6]_i_1_n_0 ),
        .Q(axis_tdata[38]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[7] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[7]_i_1_n_0 ),
        .Q(axis_tdata[39]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[8] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[8]_i_1_n_0 ),
        .Q(axis_tdata[40]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \data_timestamp_stop_reg[9] 
       (.C(clk),
        .CE(data_timestamp_stop0),
        .D(\data_timestamp_stop[9]_i_1_n_0 ),
        .Q(axis_tdata[41]),
        .S(\data_timestamp_stop[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888F88FF00)) 
    flag_calib_init_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(\^calibing_flag_r_reg_0 ),
        .I2(calib_en),
        .I3(\^flag_calib_init_reg_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[1] ),
        .I5(calibing_flag_r_i_3_n_0),
        .O(flag_calib_init_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    flag_calib_init_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(flag_calib_init_i_1_n_0),
        .Q(\^flag_calib_init_reg_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 plusOp__60_carry
       (.CI(1'b0),
        .CO({plusOp__60_carry_n_0,NLW_plusOp__60_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in16[4:1]),
        .S({\cnt_reg_n_0_[4] ,\cnt_reg_n_0_[3] ,\cnt_reg_n_0_[2] ,\cnt_reg_n_0_[1] }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 plusOp__60_carry__0
       (.CI(plusOp__60_carry_n_0),
        .CO({plusOp__60_carry__0_n_0,NLW_plusOp__60_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in16[8:5]),
        .S({\cnt_reg_n_0_[8] ,\cnt_reg_n_0_[7] ,\cnt_reg_n_0_[6] ,\cnt_reg_n_0_[5] }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 plusOp__60_carry__1
       (.CI(plusOp__60_carry__0_n_0),
        .CO({plusOp__60_carry__1_n_0,NLW_plusOp__60_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in16[12:9]),
        .S({\cnt_reg_n_0_[12] ,\cnt_reg_n_0_[11] ,\cnt_reg_n_0_[10] ,\cnt_reg_n_0_[9] }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 plusOp__60_carry__2
       (.CI(plusOp__60_carry__1_n_0),
        .CO(NLW_plusOp__60_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp__60_carry__2_O_UNCONNECTED[3],in16[15:13]}),
        .S({1'b0,\cnt_reg_n_0_[15] ,\cnt_reg_n_0_[14] ,\cnt_reg_n_0_[13] }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,NLW_plusOp_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\timeout_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S({\timeout_cnt_reg_n_0_[4] ,\timeout_cnt_reg_n_0_[3] ,\timeout_cnt_reg_n_0_[2] ,\timeout_cnt_reg_n_0_[1] }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,NLW_plusOp_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S({\timeout_cnt_reg_n_0_[8] ,\timeout_cnt_reg_n_0_[7] ,\timeout_cnt_reg_n_0_[6] ,\timeout_cnt_reg_n_0_[5] }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,NLW_plusOp_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S({\timeout_cnt_reg_n_0_[12] ,\timeout_cnt_reg_n_0_[11] ,\timeout_cnt_reg_n_0_[10] ,\timeout_cnt_reg_n_0_[9] }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,NLW_plusOp_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S({\timeout_cnt_reg_n_0_[16] ,\timeout_cnt_reg_n_0_[15] ,\timeout_cnt_reg_n_0_[14] ,\timeout_cnt_reg_n_0_[13] }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,NLW_plusOp_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[20:17]),
        .S({\timeout_cnt_reg_n_0_[20] ,\timeout_cnt_reg_n_0_[19] ,\timeout_cnt_reg_n_0_[18] ,\timeout_cnt_reg_n_0_[17] }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,NLW_plusOp_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[24:21]),
        .S({\timeout_cnt_reg_n_0_[24] ,\timeout_cnt_reg_n_0_[23] ,\timeout_cnt_reg_n_0_[22] ,\timeout_cnt_reg_n_0_[21] }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,NLW_plusOp_carry__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[28:25]),
        .S({\timeout_cnt_reg_n_0_[28] ,\timeout_cnt_reg_n_0_[27] ,\timeout_cnt_reg_n_0_[26] ,\timeout_cnt_reg_n_0_[25] }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO(NLW_plusOp_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__6_O_UNCONNECTED[3],plusOp[31:29]}),
        .S({1'b0,\timeout_cnt_reg_n_0_[31] ,\timeout_cnt_reg_n_0_[30] ,\timeout_cnt_reg_n_0_[29] }));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \timeout_cnt[0]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\timeout_cnt_reg_n_0_[0] ),
        .O(timeout_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[10]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[10]),
        .O(timeout_cnt[10]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[11]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[11]),
        .O(timeout_cnt[11]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[12]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[12]),
        .O(timeout_cnt[12]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[13]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[13]),
        .O(timeout_cnt[13]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[14]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[14]),
        .O(timeout_cnt[14]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[15]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[15]),
        .O(timeout_cnt[15]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[16]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[16]),
        .O(timeout_cnt[16]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[17]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[17]),
        .O(timeout_cnt[17]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[18]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[18]),
        .O(timeout_cnt[18]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[19]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[19]),
        .O(timeout_cnt[19]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[1]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[1]),
        .O(timeout_cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[20]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[20]),
        .O(timeout_cnt[20]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[21]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[21]),
        .O(timeout_cnt[21]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[22]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[22]),
        .O(timeout_cnt[22]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[23]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[23]),
        .O(timeout_cnt[23]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[24]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[24]),
        .O(timeout_cnt[24]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[25]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[25]),
        .O(timeout_cnt[25]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[26]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[26]),
        .O(timeout_cnt[26]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[27]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[27]),
        .O(timeout_cnt[27]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[28]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[28]),
        .O(timeout_cnt[28]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[29]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[29]),
        .O(timeout_cnt[29]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[2]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[2]),
        .O(timeout_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[30]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[30]),
        .O(timeout_cnt[30]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \timeout_cnt[31]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_state_reg_n_0_[4] ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_state[5]_i_2_n_0 ),
        .O(\timeout_cnt[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[31]_i_2 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[31]),
        .O(timeout_cnt[31]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[3]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[3]),
        .O(timeout_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[4]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[4]),
        .O(timeout_cnt[4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[5]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[5]),
        .O(timeout_cnt[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[6]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[6]),
        .O(timeout_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[7]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[7]),
        .O(timeout_cnt[7]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[8]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[8]),
        .O(timeout_cnt[8]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \timeout_cnt[9]_i_1 
       (.I0(timeout_cnt16_out),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[9]),
        .O(timeout_cnt[9]));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[0] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[0]),
        .Q(\timeout_cnt_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[10] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[10]),
        .Q(\timeout_cnt_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[11] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[11]),
        .Q(\timeout_cnt_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[12] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[12]),
        .Q(\timeout_cnt_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[13] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[13]),
        .Q(\timeout_cnt_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[14] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[14]),
        .Q(\timeout_cnt_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[15] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[15]),
        .Q(\timeout_cnt_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[16] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[16]),
        .Q(\timeout_cnt_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[17] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[17]),
        .Q(\timeout_cnt_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[18] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[18]),
        .Q(\timeout_cnt_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[19] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[19]),
        .Q(\timeout_cnt_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[1] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[1]),
        .Q(\timeout_cnt_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[20] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[20]),
        .Q(\timeout_cnt_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[21] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[21]),
        .Q(\timeout_cnt_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[22] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[22]),
        .Q(\timeout_cnt_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[23] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[23]),
        .Q(\timeout_cnt_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[24] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[24]),
        .Q(\timeout_cnt_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[25] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[25]),
        .Q(\timeout_cnt_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[26] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[26]),
        .Q(\timeout_cnt_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[27] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[27]),
        .Q(\timeout_cnt_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[28] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[28]),
        .Q(\timeout_cnt_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[29] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[29]),
        .Q(\timeout_cnt_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[2] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[2]),
        .Q(\timeout_cnt_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[30] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[30]),
        .Q(\timeout_cnt_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[31] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[31]),
        .Q(\timeout_cnt_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[3] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[3]),
        .Q(\timeout_cnt_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[4] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[4]),
        .Q(\timeout_cnt_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[5] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[5]),
        .Q(\timeout_cnt_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[6] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[6]),
        .Q(\timeout_cnt_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[7] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[7]),
        .Q(\timeout_cnt_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[8] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[8]),
        .Q(\timeout_cnt_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \timeout_cnt_reg[9] 
       (.C(clk),
        .CE(\timeout_cnt[31]_i_1_n_0 ),
        .CLR(calibing_flag_r_i_2_n_0),
        .D(timeout_cnt[9]),
        .Q(\timeout_cnt_reg_n_0_[9] ));
endmodule

(* CHECK_LICENSE_TYPE = "zynq_blk_tdc_ctl_fromps_0_1,tdc_ctl_fromps_v1_0,{}" *) (* X_CORE_INFO = "tdc_ctl_fromps_v1_0,Vivado 2018.3" *) (* downgradeipidentifiedwarnings = "yes" *) 
module zynq_blk_tdc_ctl_fromps_0_1
   (s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready,
    tdc_run,
    tdc_clr,
    s00_axi_aclk,
    s00_axi_aresetn);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [3:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [3:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s00_axi_rready;
  output tdc_run;
  output tdc_clr;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s00_axi_aresetn;

  wire s00_axi_aclk;
  wire [3:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire tdc_clr;
  wire tdc_run;

  zynq_blk_tdc_ctl_fromps_0_1_tdc_ctl_fromps_v1_0 inst
       (.S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .S_AXI_WREADY(s00_axi_wready),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[3:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[3:2]),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .tdc_clr(tdc_clr),
        .tdc_run(tdc_run));
endmodule

(* ORIG_REF_NAME = "tdc_ctl_fromps_v1_0" *) 
module zynq_blk_tdc_ctl_fromps_0_1_tdc_ctl_fromps_v1_0
   (S_AXI_WREADY,
    S_AXI_AWREADY,
    S_AXI_ARREADY,
    tdc_clr,
    tdc_run,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_arvalid,
    s00_axi_wstrb,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_WREADY;
  output S_AXI_AWREADY;
  output S_AXI_ARREADY;
  output tdc_clr;
  output tdc_run;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input s00_axi_aclk;
  input [1:0]s00_axi_awaddr;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input s00_axi_arvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire tdc_clr;
  wire tdc_run;

  zynq_blk_tdc_ctl_fromps_0_1_tdc_ctl_fromps_v1_0_S00_AXI tdc_ctl_fromps_v1_0_S00_AXI_inst
       (.S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_WREADY(S_AXI_WREADY),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .tdc_clr(tdc_clr),
        .tdc_run(tdc_run));
endmodule

(* ORIG_REF_NAME = "tdc_ctl_fromps_v1_0_S00_AXI" *) 
module zynq_blk_tdc_ctl_fromps_0_1_tdc_ctl_fromps_v1_0_S00_AXI
   (S_AXI_WREADY,
    S_AXI_AWREADY,
    S_AXI_ARREADY,
    tdc_clr,
    tdc_run,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_arvalid,
    s00_axi_wstrb,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_WREADY;
  output S_AXI_AWREADY;
  output S_AXI_ARREADY;
  output tdc_clr;
  output tdc_run;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input s00_axi_aclk;
  input [1:0]s00_axi_awaddr;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input s00_axi_arvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire [3:2]axi_araddr;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire axi_arready0;
  wire \axi_awaddr[2]_i_1_n_0 ;
  wire \axi_awaddr[3]_i_1_n_0 ;
  wire axi_awready0;
  wire axi_awready_i_1_n_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire [1:0]p_0_in;
  wire [31:7]p_1_in;
  wire [31:0]reg_data_out;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [31:1]slv_reg0;
  wire \slv_reg0[0]_i_1_n_0 ;
  wire \slv_reg0[15]_i_1_n_0 ;
  wire \slv_reg0[23]_i_1_n_0 ;
  wire \slv_reg0[31]_i_1_n_0 ;
  wire [31:1]slv_reg1;
  wire \slv_reg1[0]_i_1_n_0 ;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire [31:0]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [31:0]slv_reg3;
  wire slv_reg_rden__0;
  wire slv_reg_wren__0;
  wire tdc_clr;
  wire tdc_run;

  LUT6 #(
    .INIT(64'hF7FFC4CCC4CCC4CC)) 
    aw_en_i_1
       (.I0(s00_axi_awvalid),
        .I1(aw_en_reg_n_0),
        .I2(S_AXI_AWREADY),
        .I3(s00_axi_wvalid),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    aw_en_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[2]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(axi_araddr[2]),
        .O(\axi_araddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[3]_i_1 
       (.I0(s00_axi_araddr[1]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(axi_araddr[3]),
        .O(\axi_araddr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(axi_araddr[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(axi_araddr[3]),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .O(axi_arready0));
  FDRE #(
    .INIT(1'b0)) 
    axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(S_AXI_ARREADY),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \axi_awaddr[2]_i_1 
       (.I0(s00_axi_awaddr[0]),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_AWREADY),
        .I3(aw_en_reg_n_0),
        .I4(s00_axi_awvalid),
        .I5(p_0_in[0]),
        .O(\axi_awaddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \axi_awaddr[3]_i_1 
       (.I0(s00_axi_awaddr[1]),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_AWREADY),
        .I3(aw_en_reg_n_0),
        .I4(s00_axi_awvalid),
        .I5(p_0_in[1]),
        .O(\axi_awaddr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[2]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[3]_i_1_n_0 ),
        .Q(p_0_in[1]),
        .R(axi_awready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    axi_awready_i_2
       (.I0(s00_axi_wvalid),
        .I1(S_AXI_AWREADY),
        .I2(aw_en_reg_n_0),
        .I3(s00_axi_awvalid),
        .O(axi_awready0));
  FDRE #(
    .INIT(1'b0)) 
    axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(S_AXI_AWREADY),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[0]_i_1 
       (.I0(tdc_clr),
        .I1(tdc_run),
        .I2(slv_reg3[0]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[0]),
        .O(reg_data_out[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[10]_i_1 
       (.I0(slv_reg1[10]),
        .I1(slv_reg0[10]),
        .I2(slv_reg3[10]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[10]),
        .O(reg_data_out[10]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[11]_i_1 
       (.I0(slv_reg1[11]),
        .I1(slv_reg0[11]),
        .I2(slv_reg3[11]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[11]),
        .O(reg_data_out[11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[12]_i_1 
       (.I0(slv_reg1[12]),
        .I1(slv_reg0[12]),
        .I2(slv_reg3[12]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[12]),
        .O(reg_data_out[12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[13]_i_1 
       (.I0(slv_reg1[13]),
        .I1(slv_reg0[13]),
        .I2(slv_reg3[13]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[13]),
        .O(reg_data_out[13]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[14]_i_1 
       (.I0(slv_reg1[14]),
        .I1(slv_reg0[14]),
        .I2(slv_reg3[14]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[14]),
        .O(reg_data_out[14]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[15]_i_1 
       (.I0(slv_reg1[15]),
        .I1(slv_reg0[15]),
        .I2(slv_reg3[15]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[15]),
        .O(reg_data_out[15]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[16]_i_1 
       (.I0(slv_reg1[16]),
        .I1(slv_reg0[16]),
        .I2(slv_reg3[16]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[16]),
        .O(reg_data_out[16]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[17]_i_1 
       (.I0(slv_reg1[17]),
        .I1(slv_reg0[17]),
        .I2(slv_reg3[17]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[17]),
        .O(reg_data_out[17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[18]_i_1 
       (.I0(slv_reg1[18]),
        .I1(slv_reg0[18]),
        .I2(slv_reg3[18]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[18]),
        .O(reg_data_out[18]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[19]_i_1 
       (.I0(slv_reg1[19]),
        .I1(slv_reg0[19]),
        .I2(slv_reg3[19]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[19]),
        .O(reg_data_out[19]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[1]_i_1 
       (.I0(slv_reg1[1]),
        .I1(slv_reg0[1]),
        .I2(slv_reg3[1]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[1]),
        .O(reg_data_out[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[20]_i_1 
       (.I0(slv_reg1[20]),
        .I1(slv_reg0[20]),
        .I2(slv_reg3[20]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[20]),
        .O(reg_data_out[20]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[21]_i_1 
       (.I0(slv_reg1[21]),
        .I1(slv_reg0[21]),
        .I2(slv_reg3[21]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[21]),
        .O(reg_data_out[21]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[22]_i_1 
       (.I0(slv_reg1[22]),
        .I1(slv_reg0[22]),
        .I2(slv_reg3[22]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[22]),
        .O(reg_data_out[22]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[23]_i_1 
       (.I0(slv_reg1[23]),
        .I1(slv_reg0[23]),
        .I2(slv_reg3[23]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[23]),
        .O(reg_data_out[23]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[24]_i_1 
       (.I0(slv_reg1[24]),
        .I1(slv_reg0[24]),
        .I2(slv_reg3[24]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[24]),
        .O(reg_data_out[24]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[25]_i_1 
       (.I0(slv_reg1[25]),
        .I1(slv_reg0[25]),
        .I2(slv_reg3[25]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[25]),
        .O(reg_data_out[25]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[26]_i_1 
       (.I0(slv_reg1[26]),
        .I1(slv_reg0[26]),
        .I2(slv_reg3[26]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[26]),
        .O(reg_data_out[26]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[27]_i_1 
       (.I0(slv_reg1[27]),
        .I1(slv_reg0[27]),
        .I2(slv_reg3[27]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[27]),
        .O(reg_data_out[27]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[28]_i_1 
       (.I0(slv_reg1[28]),
        .I1(slv_reg0[28]),
        .I2(slv_reg3[28]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[28]),
        .O(reg_data_out[28]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[29]_i_1 
       (.I0(slv_reg1[29]),
        .I1(slv_reg0[29]),
        .I2(slv_reg3[29]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[29]),
        .O(reg_data_out[29]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[2]_i_1 
       (.I0(slv_reg1[2]),
        .I1(slv_reg0[2]),
        .I2(slv_reg3[2]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[2]),
        .O(reg_data_out[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[30]_i_1 
       (.I0(slv_reg1[30]),
        .I1(slv_reg0[30]),
        .I2(slv_reg3[30]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[30]),
        .O(reg_data_out[30]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[31]_i_1 
       (.I0(slv_reg1[31]),
        .I1(slv_reg0[31]),
        .I2(slv_reg3[31]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[31]),
        .O(reg_data_out[31]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[3]_i_1 
       (.I0(slv_reg1[3]),
        .I1(slv_reg0[3]),
        .I2(slv_reg3[3]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[3]),
        .O(reg_data_out[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[4]_i_1 
       (.I0(slv_reg1[4]),
        .I1(slv_reg0[4]),
        .I2(slv_reg3[4]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[4]),
        .O(reg_data_out[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[5]_i_1 
       (.I0(slv_reg1[5]),
        .I1(slv_reg0[5]),
        .I2(slv_reg3[5]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[5]),
        .O(reg_data_out[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[6]_i_1 
       (.I0(slv_reg1[6]),
        .I1(slv_reg0[6]),
        .I2(slv_reg3[6]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[6]),
        .O(reg_data_out[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[7]_i_1 
       (.I0(slv_reg1[7]),
        .I1(slv_reg0[7]),
        .I2(slv_reg3[7]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[7]),
        .O(reg_data_out[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[8]_i_1 
       (.I0(slv_reg1[8]),
        .I1(slv_reg0[8]),
        .I2(slv_reg3[8]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[8]),
        .O(reg_data_out[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[9]_i_1 
       (.I0(slv_reg1[9]),
        .I1(slv_reg0[9]),
        .I2(slv_reg3[9]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[9]),
        .O(reg_data_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[0]),
        .Q(s00_axi_rdata[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[10]),
        .Q(s00_axi_rdata[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[11]),
        .Q(s00_axi_rdata[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[12]),
        .Q(s00_axi_rdata[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[13]),
        .Q(s00_axi_rdata[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[14]),
        .Q(s00_axi_rdata[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[15]),
        .Q(s00_axi_rdata[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[16]),
        .Q(s00_axi_rdata[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[17]),
        .Q(s00_axi_rdata[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[18]),
        .Q(s00_axi_rdata[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[19]),
        .Q(s00_axi_rdata[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[1]),
        .Q(s00_axi_rdata[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[20]),
        .Q(s00_axi_rdata[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[21]),
        .Q(s00_axi_rdata[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[22]),
        .Q(s00_axi_rdata[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[23]),
        .Q(s00_axi_rdata[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[24]),
        .Q(s00_axi_rdata[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[25]),
        .Q(s00_axi_rdata[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[26]),
        .Q(s00_axi_rdata[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[27]),
        .Q(s00_axi_rdata[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[28]),
        .Q(s00_axi_rdata[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[29]),
        .Q(s00_axi_rdata[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[2]),
        .Q(s00_axi_rdata[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[30]),
        .Q(s00_axi_rdata[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[31]),
        .Q(s00_axi_rdata[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[3]),
        .Q(s00_axi_rdata[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[4]),
        .Q(s00_axi_rdata[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[5]),
        .Q(s00_axi_rdata[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[6]),
        .Q(s00_axi_rdata[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[7]),
        .Q(s00_axi_rdata[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[8]),
        .Q(s00_axi_rdata[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[9]),
        .Q(s00_axi_rdata[9]),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(S_AXI_ARREADY),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    axi_wready_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_WREADY),
        .I3(aw_en_reg_n_0),
        .O(axi_wready0));
  FDRE #(
    .INIT(1'b0)) 
    axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(S_AXI_WREADY),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[0]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[0]),
        .O(\slv_reg0[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg0[0]_i_2 
       (.I0(S_AXI_WREADY),
        .I1(S_AXI_AWREADY),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wvalid),
        .O(slv_reg_wren__0));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[1]),
        .O(\slv_reg0[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[2]),
        .O(\slv_reg0[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[3]),
        .O(\slv_reg0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[0]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(tdc_run),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg0[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg0[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg0[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg0[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg0[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg0[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg0[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg0[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg0[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg0[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[0]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg0[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg0[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg0[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg0[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg0[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg0[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg0[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg0[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg0[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg0[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[0]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg0[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg0[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg0[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[0]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg0[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[0]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg0[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[0]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg0[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[0]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg0[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[0]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg0[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg0[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg0[9]),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg1[0]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[1]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[2]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[3]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[0]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(tdc_clr),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg1[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg1[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg1[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg1[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg1[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg1[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg1[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg1[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg1[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg1[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[0]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg1[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg1[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg1[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg1[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg1[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg1[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg1[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg1[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg1[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg1[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg1[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[0]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg1[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg1[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg1[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[0]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg1[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[0]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg1[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[0]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg1[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[0]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg1[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[0]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg1[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg1[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg1[9]),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[1]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[2]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[3]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[0]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg2[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg2[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg2[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg2[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg2[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg2[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg2[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg2[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg2[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg2[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg2[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg2[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg2[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg2[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg2[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg2[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg2[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg2[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg2[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg2[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg2[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg2[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg2[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg2[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg2[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg2[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg2[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg2[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg2[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg2[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg2[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg2[9]),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(p_1_in[15]));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(p_1_in[23]));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(p_1_in[31]));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(p_1_in[7]));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg3[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg3[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg3[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg3[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg3[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg3[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg3[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[16] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg3[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[17] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg3[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[18] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg3[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[19] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg3[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg3[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[20] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg3[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[21] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg3[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[22] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg3[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[23] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg3[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[24] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg3[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[25] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg3[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[26] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg3[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[27] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg3[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[28] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg3[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[29] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg3[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg3[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[30] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg3[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[31] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg3[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg3[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg3[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg3[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg3[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg3[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg3[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg3[9]),
        .R(axi_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    slv_reg_rden
       (.I0(s00_axi_arvalid),
        .I1(s00_axi_rvalid),
        .I2(S_AXI_ARREADY),
        .O(slv_reg_rden__0));
endmodule

(* ECO_CHECKSUM = "337df966" *) (* POWER_OPT_BRAM_CDC = "0" *) (* POWER_OPT_BRAM_SR_ADDR = "0" *) 
(* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) 
(* NotValidForBitStream *)
module zynq_blk_wrapper
   (DDR_addr,
    DDR_ba,
    DDR_cas_n,
    DDR_ck_n,
    DDR_ck_p,
    DDR_cke,
    DDR_cs_n,
    DDR_dm,
    DDR_dq,
    DDR_dqs_n,
    DDR_dqs_p,
    DDR_odt,
    DDR_ras_n,
    DDR_reset_n,
    DDR_we_n,
    FIXED_IO_ddr_vrn,
    FIXED_IO_ddr_vrp,
    FIXED_IO_mio,
    FIXED_IO_ps_clk,
    FIXED_IO_ps_porb,
    FIXED_IO_ps_srstb,
    IIC_tri_io,
    clk,
    rst_n,
    start,
    stop);
  inout [14:0]DDR_addr;
  inout [2:0]DDR_ba;
  inout DDR_cas_n;
  inout DDR_ck_n;
  inout DDR_ck_p;
  inout DDR_cke;
  inout DDR_cs_n;
  inout [3:0]DDR_dm;
  inout [31:0]DDR_dq;
  inout [3:0]DDR_dqs_n;
  inout [3:0]DDR_dqs_p;
  inout DDR_odt;
  inout DDR_ras_n;
  inout DDR_reset_n;
  inout DDR_we_n;
  inout FIXED_IO_ddr_vrn;
  inout FIXED_IO_ddr_vrp;
  inout [53:0]FIXED_IO_mio;
  inout FIXED_IO_ps_clk;
  inout FIXED_IO_ps_porb;
  inout FIXED_IO_ps_srstb;
  inout [1:0]IIC_tri_io;
  input clk;
  input rst_n;
  input start;
  input stop;

  wire [14:0]DDR_addr;
  wire [2:0]DDR_ba;
  wire DDR_cas_n;
  wire DDR_ck_n;
  wire DDR_ck_p;
  wire DDR_cke;
  wire DDR_cs_n;
  wire [3:0]DDR_dm;
  wire [31:0]DDR_dq;
  wire [3:0]DDR_dqs_n;
  wire [3:0]DDR_dqs_p;
  wire DDR_odt;
  wire DDR_ras_n;
  wire DDR_reset_n;
  wire DDR_we_n;
  wire FIXED_IO_ddr_vrn;
  wire FIXED_IO_ddr_vrp;
  wire [53:0]FIXED_IO_mio;
  wire FIXED_IO_ps_clk;
  wire FIXED_IO_ps_porb;
  wire FIXED_IO_ps_srstb;
  wire IIC_tri_i_0;
  wire IIC_tri_i_1;
  (* IBUF_LOW_PWR *) wire [1:0]IIC_tri_io;
  wire IIC_tri_o_0;
  wire IIC_tri_o_1;
  wire IIC_tri_t_0;
  wire IIC_tri_t_1;
  (* IBUF_LOW_PWR *) wire clk;
  wire rst_n;
  wire rst_n_IBUF;
  wire start;
  wire start_IBUF;
  wire stop;
  wire stop_IBUF;
PULLUP pullup_FIXED_IO_mio_16
       (.O(FIXED_IO_mio[16]));
PULLUP pullup_FIXED_IO_mio_17
       (.O(FIXED_IO_mio[17]));
PULLUP pullup_FIXED_IO_mio_18
       (.O(FIXED_IO_mio[18]));
PULLUP pullup_FIXED_IO_mio_19
       (.O(FIXED_IO_mio[19]));
PULLUP pullup_FIXED_IO_mio_20
       (.O(FIXED_IO_mio[20]));
PULLUP pullup_FIXED_IO_mio_21
       (.O(FIXED_IO_mio[21]));
PULLUP pullup_FIXED_IO_mio_22
       (.O(FIXED_IO_mio[22]));
PULLUP pullup_FIXED_IO_mio_23
       (.O(FIXED_IO_mio[23]));
PULLUP pullup_FIXED_IO_mio_24
       (.O(FIXED_IO_mio[24]));
PULLUP pullup_FIXED_IO_mio_25
       (.O(FIXED_IO_mio[25]));
PULLUP pullup_FIXED_IO_mio_26
       (.O(FIXED_IO_mio[26]));
PULLUP pullup_FIXED_IO_mio_27
       (.O(FIXED_IO_mio[27]));
PULLUP pullup_FIXED_IO_mio_48
       (.O(FIXED_IO_mio[48]));
PULLUP pullup_FIXED_IO_mio_49
       (.O(FIXED_IO_mio[49]));
PULLUP pullup_FIXED_IO_mio_52
       (.O(FIXED_IO_mio[52]));
PULLUP pullup_FIXED_IO_mio_53
       (.O(FIXED_IO_mio[53]));

initial begin
 $sdf_annotate("test_tdc_control_time_impl.sdf",,,,"tool_control");
end
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IOSTANDARD = "DEFAULT" *) 
  (* IS_CCIO = "FALSE" *) 
  IOBUF_UNIQ_BASE_ IIC_tri_iobuf_0
       (.I(IIC_tri_o_0),
        .IO(IIC_tri_io[0]),
        .O(IIC_tri_i_0),
        .T(IIC_tri_t_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IOSTANDARD = "DEFAULT" *) 
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD1 IIC_tri_iobuf_1
       (.I(IIC_tri_o_1),
        .IO(IIC_tri_io[1]),
        .O(IIC_tri_i_1),
        .T(IIC_tri_t_1));
  IBUF rst_n_IBUF_inst
       (.I(rst_n),
        .O(rst_n_IBUF));
  IBUF start_IBUF_inst
       (.I(start),
        .O(start_IBUF));
  IBUF stop_IBUF_inst
       (.I(stop),
        .O(stop_IBUF));
  (* HW_HANDOFF = "zynq_blk.hwdef" *) 
  zynq_blk zynq_blk_i
       (.DDR_addr(DDR_addr),
        .DDR_ba(DDR_ba),
        .DDR_cas_n(DDR_cas_n),
        .DDR_ck_n(DDR_ck_n),
        .DDR_ck_p(DDR_ck_p),
        .DDR_cke(DDR_cke),
        .DDR_cs_n(DDR_cs_n),
        .DDR_dm(DDR_dm),
        .DDR_dq(DDR_dq),
        .DDR_dqs_n(DDR_dqs_n),
        .DDR_dqs_p(DDR_dqs_p),
        .DDR_odt(DDR_odt),
        .DDR_ras_n(DDR_ras_n),
        .DDR_reset_n(DDR_reset_n),
        .DDR_we_n(DDR_we_n),
        .FIXED_IO_ddr_vrn(FIXED_IO_ddr_vrn),
        .FIXED_IO_ddr_vrp(FIXED_IO_ddr_vrp),
        .FIXED_IO_mio(FIXED_IO_mio),
        .FIXED_IO_ps_clk(FIXED_IO_ps_clk),
        .FIXED_IO_ps_porb(FIXED_IO_ps_porb),
        .FIXED_IO_ps_srstb(FIXED_IO_ps_srstb),
        .IIC_tri_i({IIC_tri_i_1,IIC_tri_i_0}),
        .IIC_tri_o({IIC_tri_o_1,IIC_tri_o_0}),
        .IIC_tri_t({IIC_tri_t_1,IIC_tri_t_0}),
        .clk(clk),
        .rst_n(rst_n_IBUF),
        .start(start_IBUF),
        .stop(stop_IBUF));
endmodule

(* CHECK_LICENSE_TYPE = "zynq_blk_xbar_0,axi_crossbar_v2_1_19_axi_crossbar,{}" *) (* X_CORE_INFO = "axi_crossbar_v2_1_19_axi_crossbar,Vivado 2018.3" *) (* downgradeipidentifiedwarnings = "yes" *) 
module zynq_blk_xbar_0
   (aclk,
    aresetn,
    s_axi_awaddr,
    s_axi_awprot,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arprot,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLKIF CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLKIF, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, ASSOCIATED_BUSIF M00_AXI:M01_AXI:M02_AXI:M03_AXI:M04_AXI:M05_AXI:M06_AXI:M07_AXI:M08_AXI:M09_AXI:M10_AXI:M11_AXI:M12_AXI:M13_AXI:M14_AXI:M15_AXI:S00_AXI:S01_AXI:S02_AXI:S03_AXI:S04_AXI:S05_AXI:S06_AXI:S07_AXI:S08_AXI:S09_AXI:S10_AXI:S11_AXI:S12_AXI:S13_AXI:S14_AXI:S15_AXI, ASSOCIATED_RESET ARESETN, INSERT_VIP 0" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RSTIF RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT" *) input aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [31:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input [0:0]s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output [0:0]s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input [0:0]s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output [0:0]s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output [0:0]s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input [0:0]s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [31:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input [0:0]s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output [0:0]s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output [0:0]s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [0:0]s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWADDR [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI AWADDR [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI AWADDR [31:0] [95:64]" *) output [95:0]m_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWPROT [2:0] [2:0], xilinx.com:interface:aximm:1.0 M01_AXI AWPROT [2:0] [5:3], xilinx.com:interface:aximm:1.0 M02_AXI AWPROT [2:0] [8:6]" *) output [8:0]m_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI AWVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI AWVALID [0:0] [2:2]" *) output [2:0]m_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI AWREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI AWREADY [0:0] [2:2]" *) input [2:0]m_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WDATA [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI WDATA [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI WDATA [31:0] [95:64]" *) output [95:0]m_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WSTRB [3:0] [3:0], xilinx.com:interface:aximm:1.0 M01_AXI WSTRB [3:0] [7:4], xilinx.com:interface:aximm:1.0 M02_AXI WSTRB [3:0] [11:8]" *) output [11:0]m_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI WVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI WVALID [0:0] [2:2]" *) output [2:0]m_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI WREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI WREADY [0:0] [2:2]" *) input [2:0]m_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BRESP [1:0] [1:0], xilinx.com:interface:aximm:1.0 M01_AXI BRESP [1:0] [3:2], xilinx.com:interface:aximm:1.0 M02_AXI BRESP [1:0] [5:4]" *) input [5:0]m_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI BVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI BVALID [0:0] [2:2]" *) input [2:0]m_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI BREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI BREADY [0:0] [2:2]" *) output [2:0]m_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARADDR [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI ARADDR [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI ARADDR [31:0] [95:64]" *) output [95:0]m_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARPROT [2:0] [2:0], xilinx.com:interface:aximm:1.0 M01_AXI ARPROT [2:0] [5:3], xilinx.com:interface:aximm:1.0 M02_AXI ARPROT [2:0] [8:6]" *) output [8:0]m_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI ARVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI ARVALID [0:0] [2:2]" *) output [2:0]m_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI ARREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI ARREADY [0:0] [2:2]" *) input [2:0]m_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RDATA [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI RDATA [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI RDATA [31:0] [95:64]" *) input [95:0]m_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RRESP [1:0] [1:0], xilinx.com:interface:aximm:1.0 M01_AXI RRESP [1:0] [3:2], xilinx.com:interface:aximm:1.0 M02_AXI RRESP [1:0] [5:4]" *) input [5:0]m_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI RVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI RVALID [0:0] [2:2]" *) input [2:0]m_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI RREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI RREADY [0:0] [2:2]" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M00_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, XIL_INTERFACENAME M01_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, XIL_INTERFACENAME M02_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [2:0]m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [95:0]m_axi_araddr;
  wire [2:0]m_axi_arready;
  wire [2:0]m_axi_arvalid;
  wire [95:0]m_axi_awaddr;
  wire [2:0]m_axi_awready;
  wire [2:0]m_axi_awvalid;
  wire [2:0]m_axi_bready;
  wire [2:0]m_axi_bvalid;
  wire [95:0]m_axi_rdata;
  wire [2:0]m_axi_rready;
  wire [2:0]m_axi_rvalid;
  wire [95:0]m_axi_wdata;
  wire [2:0]m_axi_wready;
  wire [11:0]m_axi_wstrb;
  wire [2:0]m_axi_wvalid;
  wire [31:0]s_axi_araddr;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [0:0]s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire [0:0]s_axi_wvalid;
  wire [95:10]NLW_inst_m_axi_araddr_UNCONNECTED;
  wire [5:0]NLW_inst_m_axi_arburst_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_arcache_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_arid_UNCONNECTED;
  wire [23:0]NLW_inst_m_axi_arlen_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_arlock_UNCONNECTED;
  wire [8:0]NLW_inst_m_axi_arprot_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_arqos_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_arregion_UNCONNECTED;
  wire [8:0]NLW_inst_m_axi_arsize_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_aruser_UNCONNECTED;
  wire [95:0]NLW_inst_m_axi_awaddr_UNCONNECTED;
  wire [5:0]NLW_inst_m_axi_awburst_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_awcache_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_awid_UNCONNECTED;
  wire [23:0]NLW_inst_m_axi_awlen_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_awlock_UNCONNECTED;
  wire [8:0]NLW_inst_m_axi_awprot_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_awqos_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_awregion_UNCONNECTED;
  wire [8:0]NLW_inst_m_axi_awsize_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_awuser_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_bid_UNCONNECTED;
  wire [5:0]NLW_inst_m_axi_bresp_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_buser_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_rid_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_rlast_UNCONNECTED;
  wire [5:0]NLW_inst_m_axi_rresp_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_ruser_UNCONNECTED;
  wire [63:34]NLW_inst_m_axi_wdata_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_wid_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_wlast_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_wstrb_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_wuser_UNCONNECTED;
  wire [15:10]NLW_inst_s_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_arid_UNCONNECTED;
  wire [7:0]NLW_inst_s_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_inst_s_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_arqos_UNCONNECTED;
  wire [2:0]NLW_inst_s_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_aruser_UNCONNECTED;
  wire [15:10]NLW_inst_s_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_awid_UNCONNECTED;
  wire [7:0]NLW_inst_s_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_inst_s_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_awqos_UNCONNECTED;
  wire [2:0]NLW_inst_s_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_awuser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_bid_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_buser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_rid_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_rlast_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_ruser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_wid_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_wlast_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_wuser_UNCONNECTED;

  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "32" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_PROTOCOL = "2" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_CONNECTIVITY_MODE = "0" *) 
  (* C_DEBUG = "1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_M_AXI_ADDR_WIDTH = "96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000" *) 
  (* C_M_AXI_BASE_ADDR = "192'b000000000000000000000000000000000100001111000000000000000000000000000000000000000000000000000000010000010010000000000000000000000000000000000000000000000000000001000000010000000000000000000000" *) 
  (* C_M_AXI_READ_CONNECTIVITY = "96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* C_M_AXI_READ_ISSUING = "96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* C_M_AXI_SECURE = "96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_M_AXI_WRITE_CONNECTIVITY = "96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* C_M_AXI_WRITE_ISSUING = "96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* C_NUM_ADDR_RANGES = "1" *) 
  (* C_NUM_MASTER_SLOTS = "3" *) 
  (* C_NUM_SLAVE_SLOTS = "1" *) 
  (* C_R_REGISTER = "1" *) 
  (* C_S_AXI_ARB_PRIORITY = "0" *) 
  (* C_S_AXI_BASE_ID = "0" *) 
  (* C_S_AXI_READ_ACCEPTANCE = "1" *) 
  (* C_S_AXI_SINGLE_THREAD = "1" *) 
  (* C_S_AXI_THREAD_ID_WIDTH = "0" *) 
  (* C_S_AXI_WRITE_ACCEPTANCE = "1" *) 
  (* P_ADDR_DECODE = "1" *) 
  (* P_AXI3 = "1" *) 
  (* P_AXI4 = "0" *) 
  (* P_AXILITE = "2" *) 
  (* P_AXILITE_SIZE = "3'b010" *) 
  (* P_FAMILY = "zynq" *) 
  (* P_INCR = "2'b01" *) 
  (* P_LEN = "8" *) 
  (* P_LOCK = "1" *) 
  (* P_M_AXI_ERR_MODE = "96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* P_M_AXI_SUPPORTS_READ = "3'b111" *) 
  (* P_M_AXI_SUPPORTS_WRITE = "3'b111" *) 
  (* P_ONES = "65'b11111111111111111111111111111111111111111111111111111111111111111" *) 
  (* P_RANGE_CHECK = "1" *) 
  (* P_S_AXI_BASE_ID = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* P_S_AXI_HIGH_ID = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* P_S_AXI_SUPPORTS_READ = "1'b1" *) 
  (* P_S_AXI_SUPPORTS_WRITE = "1'b1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  zynq_blk_xbar_0_axi_crossbar_v2_1_19_axi_crossbar inst
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axi_araddr({NLW_inst_m_axi_araddr_UNCONNECTED[95:68],m_axi_araddr[67:66],NLW_inst_m_axi_araddr_UNCONNECTED[65:41],m_axi_araddr[40],NLW_inst_m_axi_araddr_UNCONNECTED[39:36],m_axi_araddr[35:34],NLW_inst_m_axi_araddr_UNCONNECTED[33:10],m_axi_araddr[9:0]}),
        .m_axi_arburst(NLW_inst_m_axi_arburst_UNCONNECTED[5:0]),
        .m_axi_arcache(NLW_inst_m_axi_arcache_UNCONNECTED[11:0]),
        .m_axi_arid(NLW_inst_m_axi_arid_UNCONNECTED[2:0]),
        .m_axi_arlen(NLW_inst_m_axi_arlen_UNCONNECTED[23:0]),
        .m_axi_arlock(NLW_inst_m_axi_arlock_UNCONNECTED[2:0]),
        .m_axi_arprot(NLW_inst_m_axi_arprot_UNCONNECTED[8:0]),
        .m_axi_arqos(NLW_inst_m_axi_arqos_UNCONNECTED[11:0]),
        .m_axi_arready(m_axi_arready),
        .m_axi_arregion(NLW_inst_m_axi_arregion_UNCONNECTED[11:0]),
        .m_axi_arsize(NLW_inst_m_axi_arsize_UNCONNECTED[8:0]),
        .m_axi_aruser(NLW_inst_m_axi_aruser_UNCONNECTED[2:0]),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr({NLW_inst_m_axi_awaddr_UNCONNECTED[95:68],m_axi_awaddr[67:66],NLW_inst_m_axi_awaddr_UNCONNECTED[65:7],m_axi_awaddr[6:2],NLW_inst_m_axi_awaddr_UNCONNECTED[1:0]}),
        .m_axi_awburst(NLW_inst_m_axi_awburst_UNCONNECTED[5:0]),
        .m_axi_awcache(NLW_inst_m_axi_awcache_UNCONNECTED[11:0]),
        .m_axi_awid(NLW_inst_m_axi_awid_UNCONNECTED[2:0]),
        .m_axi_awlen(NLW_inst_m_axi_awlen_UNCONNECTED[23:0]),
        .m_axi_awlock(NLW_inst_m_axi_awlock_UNCONNECTED[2:0]),
        .m_axi_awprot(NLW_inst_m_axi_awprot_UNCONNECTED[8:0]),
        .m_axi_awqos(NLW_inst_m_axi_awqos_UNCONNECTED[11:0]),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(NLW_inst_m_axi_awregion_UNCONNECTED[11:0]),
        .m_axi_awsize(NLW_inst_m_axi_awsize_UNCONNECTED[8:0]),
        .m_axi_awuser(NLW_inst_m_axi_awuser_UNCONNECTED[2:0]),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(NLW_inst_m_axi_bid_UNCONNECTED[2:0]),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(NLW_inst_m_axi_bresp_UNCONNECTED[5:0]),
        .m_axi_buser(NLW_inst_m_axi_buser_UNCONNECTED[2:0]),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(NLW_inst_m_axi_rid_UNCONNECTED[2:0]),
        .m_axi_rlast(NLW_inst_m_axi_rlast_UNCONNECTED[2:0]),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(NLW_inst_m_axi_rresp_UNCONNECTED[5:0]),
        .m_axi_ruser(NLW_inst_m_axi_ruser_UNCONNECTED[2:0]),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata({m_axi_wdata[95:64],NLW_inst_m_axi_wdata_UNCONNECTED[63:34],m_axi_wdata[33:0]}),
        .m_axi_wid(NLW_inst_m_axi_wid_UNCONNECTED[2:0]),
        .m_axi_wlast(NLW_inst_m_axi_wlast_UNCONNECTED[2:0]),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb({m_axi_wstrb[11:8],NLW_inst_m_axi_wstrb_UNCONNECTED[7:0]}),
        .m_axi_wuser(NLW_inst_m_axi_wuser_UNCONNECTED[2:0]),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_araddr({s_axi_araddr[31:16],NLW_inst_s_axi_araddr_UNCONNECTED[15:10],s_axi_araddr[9:0]}),
        .s_axi_arburst(NLW_inst_s_axi_arburst_UNCONNECTED[1:0]),
        .s_axi_arcache(NLW_inst_s_axi_arcache_UNCONNECTED[3:0]),
        .s_axi_arid(NLW_inst_s_axi_arid_UNCONNECTED[0]),
        .s_axi_arlen(NLW_inst_s_axi_arlen_UNCONNECTED[7:0]),
        .s_axi_arlock(NLW_inst_s_axi_arlock_UNCONNECTED[0]),
        .s_axi_arprot(NLW_inst_s_axi_arprot_UNCONNECTED[2:0]),
        .s_axi_arqos(NLW_inst_s_axi_arqos_UNCONNECTED[3:0]),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(NLW_inst_s_axi_arsize_UNCONNECTED[2:0]),
        .s_axi_aruser(NLW_inst_s_axi_aruser_UNCONNECTED[0]),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[31:16],NLW_inst_s_axi_awaddr_UNCONNECTED[15:10],s_axi_awaddr[9:0]}),
        .s_axi_awburst(NLW_inst_s_axi_awburst_UNCONNECTED[1:0]),
        .s_axi_awcache(NLW_inst_s_axi_awcache_UNCONNECTED[3:0]),
        .s_axi_awid(NLW_inst_s_axi_awid_UNCONNECTED[0]),
        .s_axi_awlen(NLW_inst_s_axi_awlen_UNCONNECTED[7:0]),
        .s_axi_awlock(NLW_inst_s_axi_awlock_UNCONNECTED[0]),
        .s_axi_awprot(NLW_inst_s_axi_awprot_UNCONNECTED[2:0]),
        .s_axi_awqos(NLW_inst_s_axi_awqos_UNCONNECTED[3:0]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize(NLW_inst_s_axi_awsize_UNCONNECTED[2:0]),
        .s_axi_awuser(NLW_inst_s_axi_awuser_UNCONNECTED[0]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(NLW_inst_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_buser(NLW_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(NLW_inst_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_inst_s_axi_rlast_UNCONNECTED[0]),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_ruser(NLW_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wid(NLW_inst_s_axi_wid_UNCONNECTED[0]),
        .s_axi_wlast(NLW_inst_s_axi_wlast_UNCONNECTED[0]),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wuser(NLW_inst_s_axi_wuser_UNCONNECTED[0]),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_19_addr_arbiter_sasd" *) 
module zynq_blk_xbar_0_axi_crossbar_v2_1_19_addr_arbiter_sasd
   (aa_grant_any,
    m_valid_i,
    SR,
    aa_grant_rnw,
    D,
    target_mi_enc,
    \gen_no_arbiter.m_amesg_i_reg[18]_0 ,
    m_ready_d0,
    Q,
    \m_ready_d_reg[2] ,
    s_axi_bvalid,
    m_axi_bready,
    s_axi_bready_0_sp_1,
    s_axi_wready,
    m_axi_wvalid,
    \gen_no_arbiter.grant_rnw_reg_0 ,
    m_axi_awvalid,
    \gen_no_arbiter.grant_rnw_reg_1 ,
    \aresetn_d_reg[1] ,
    E,
    \aresetn_d_reg[0] ,
    m_axi_arvalid,
    \m_ready_d_reg[1] ,
    s_axi_awready,
    s_axi_arready,
    aclk,
    m_ready_d,
    s_ready_i_reg,
    aa_rready,
    aresetn_d,
    \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ,
    s_axi_awvalid,
    s_axi_arvalid,
    m_ready_d_0,
    \m_ready_d_reg[2]_0 ,
    s_axi_bvalid_0_sp_1,
    \m_axi_bready[2] ,
    s_axi_bready,
    s_axi_wready_0_sp_1,
    s_axi_wvalid,
    \gen_no_arbiter.m_valid_i_reg_0 ,
    m_ready_d0_1,
    m_valid_i_reg,
    s_axi_rready,
    sr_rvalid,
    s_axi_arprot,
    s_axi_awprot,
    s_axi_araddr,
    s_axi_awaddr);
  output aa_grant_any;
  output m_valid_i;
  output [0:0]SR;
  output aa_grant_rnw;
  output [3:0]D;
  output [1:0]target_mi_enc;
  output \gen_no_arbiter.m_amesg_i_reg[18]_0 ;
  output [0:0]m_ready_d0;
  output [34:0]Q;
  output \m_ready_d_reg[2] ;
  output [0:0]s_axi_bvalid;
  output [2:0]m_axi_bready;
  output s_axi_bready_0_sp_1;
  output [0:0]s_axi_wready;
  output [2:0]m_axi_wvalid;
  output \gen_no_arbiter.grant_rnw_reg_0 ;
  output [2:0]m_axi_awvalid;
  output \gen_no_arbiter.grant_rnw_reg_1 ;
  output \aresetn_d_reg[1] ;
  output [0:0]E;
  output \aresetn_d_reg[0] ;
  output [2:0]m_axi_arvalid;
  output \m_ready_d_reg[1] ;
  output [0:0]s_axi_awready;
  output [0:0]s_axi_arready;
  input aclk;
  input [1:0]m_ready_d;
  input s_ready_i_reg;
  input aa_rready;
  input aresetn_d;
  input \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ;
  input [0:0]s_axi_awvalid;
  input [0:0]s_axi_arvalid;
  input [2:0]m_ready_d_0;
  input \m_ready_d_reg[2]_0 ;
  input s_axi_bvalid_0_sp_1;
  input [2:0]\m_axi_bready[2] ;
  input [0:0]s_axi_bready;
  input s_axi_wready_0_sp_1;
  input [0:0]s_axi_wvalid;
  input \gen_no_arbiter.m_valid_i_reg_0 ;
  input [0:0]m_ready_d0_1;
  input [1:0]m_valid_i_reg;
  input [0:0]s_axi_rready;
  input sr_rvalid;
  input [2:0]s_axi_arprot;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_araddr;
  input [31:0]s_axi_awaddr;

  wire [3:0]D;
  wire [0:0]E;
  wire [34:0]\^Q ;
  wire [0:0]SR;
  wire aa_grant_any;
  wire aa_grant_rnw;
  wire aa_rready;
  wire aclk;
  wire aresetn_d;
  wire \aresetn_d_reg[0] ;
  wire \aresetn_d_reg[1] ;
  wire \gen_no_arbiter.grant_rnw_i_1_n_0 ;
  wire \gen_no_arbiter.grant_rnw_reg_0 ;
  wire \gen_no_arbiter.grant_rnw_reg_1 ;
  wire \gen_no_arbiter.m_amesg_i_reg[18]_0 ;
  wire \gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0 ;
  wire \gen_no_arbiter.m_grant_hot_i[0]_i_3_n_0 ;
  wire \gen_no_arbiter.m_grant_hot_i[0]_i_4_n_0 ;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ;
  wire \gen_no_arbiter.m_valid_i_i_1_n_0 ;
  wire \gen_no_arbiter.m_valid_i_reg_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_1_n_0 ;
  wire \m_atarget_hot[3]_i_5_n_0 ;
  wire \m_atarget_hot[3]_i_6_n_0 ;
  wire \m_atarget_hot[3]_i_7_n_0 ;
  wire \m_atarget_hot[3]_i_8_n_0 ;
  wire [2:0]m_axi_arvalid;
  wire [2:0]m_axi_awvalid;
  wire [2:0]m_axi_bready;
  wire [2:0]\m_axi_bready[2] ;
  wire [2:0]m_axi_wvalid;
  wire [1:0]m_ready_d;
  wire [0:0]m_ready_d0;
  wire [0:0]m_ready_d0_1;
  wire [2:0]m_ready_d_0;
  wire \m_ready_d_reg[1] ;
  wire \m_ready_d_reg[2] ;
  wire \m_ready_d_reg[2]_0 ;
  wire m_valid_i;
  wire m_valid_i_i_2_n_0;
  wire [1:0]m_valid_i_reg;
  wire p_0_in1_in;
  wire [48:1]s_amesg;
  wire \s_arvalid_reg[0]_i_1_n_0 ;
  wire \s_arvalid_reg_reg_n_0_[0] ;
  wire s_awvalid_reg;
  wire \s_awvalid_reg[0]_i_1_n_0 ;
  wire [31:0]s_axi_araddr;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire s_axi_bready_0_sn_1;
  wire [0:0]s_axi_bvalid;
  wire s_axi_bvalid_0_sn_1;
  wire [0:0]s_axi_rready;
  wire [0:0]s_axi_wready;
  wire s_axi_wready_0_sn_1;
  wire [0:0]s_axi_wvalid;
  wire s_ready_i;
  wire s_ready_i_reg;
  wire sr_rvalid;
  wire [1:0]target_mi_enc;

  assign Q[9:0] = \^Q [9:0];
  assign s_axi_bready_0_sp_1 = s_axi_bready_0_sn_1;
  assign s_axi_bvalid_0_sn_1 = s_axi_bvalid_0_sp_1;
  assign s_axi_wready_0_sn_1 = s_axi_wready_0_sp_1;
  LUT4 #(
    .INIT(16'hFBFF)) 
    \gen_axilite.s_axi_awready_i_i_2 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(m_ready_d_0[1]),
        .I3(s_axi_wvalid),
        .O(\gen_no_arbiter.grant_rnw_reg_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \gen_axilite.s_axi_awready_i_i_3 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .O(\gen_no_arbiter.grant_rnw_reg_1 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \gen_axilite.s_axi_rvalid_i_i_2 
       (.I0(m_ready_d[1]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .O(\m_ready_d_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFF4700000044)) 
    \gen_no_arbiter.grant_rnw_i_1 
       (.I0(s_awvalid_reg),
        .I1(s_axi_arvalid),
        .I2(s_axi_awvalid),
        .I3(aa_grant_any),
        .I4(m_valid_i),
        .I5(aa_grant_rnw),
        .O(\gen_no_arbiter.grant_rnw_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.grant_rnw_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.grant_rnw_i_1_n_0 ),
        .Q(aa_grant_rnw),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[10]_i_1 
       (.I0(s_axi_araddr[9]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[9]),
        .O(s_amesg[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[17]_i_1 
       (.I0(s_axi_araddr[16]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[16]),
        .O(s_amesg[17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[18]_i_1 
       (.I0(s_axi_araddr[17]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[17]),
        .O(s_amesg[18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[19]_i_1 
       (.I0(s_axi_araddr[18]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[18]),
        .O(s_amesg[19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[1]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[0]),
        .O(s_amesg[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[20]_i_1 
       (.I0(s_axi_araddr[19]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[19]),
        .O(s_amesg[20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[21]_i_1 
       (.I0(s_axi_araddr[20]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[20]),
        .O(s_amesg[21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[22]_i_1 
       (.I0(s_axi_araddr[21]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[21]),
        .O(s_amesg[22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[23]_i_1 
       (.I0(s_axi_araddr[22]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[22]),
        .O(s_amesg[23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[24]_i_1 
       (.I0(s_axi_araddr[23]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[23]),
        .O(s_amesg[24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[25]_i_1 
       (.I0(s_axi_araddr[24]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[24]),
        .O(s_amesg[25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[26]_i_1 
       (.I0(s_axi_araddr[25]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[25]),
        .O(s_amesg[26]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[27]_i_1 
       (.I0(s_axi_araddr[26]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[26]),
        .O(s_amesg[27]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[28]_i_1 
       (.I0(s_axi_araddr[27]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[27]),
        .O(s_amesg[28]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[29]_i_1 
       (.I0(s_axi_araddr[28]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[28]),
        .O(s_amesg[29]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[2]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[1]),
        .O(s_amesg[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[30]_i_1 
       (.I0(s_axi_araddr[29]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[29]),
        .O(s_amesg[30]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[31]_i_1 
       (.I0(s_axi_araddr[30]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[30]),
        .O(s_amesg[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_no_arbiter.m_amesg_i[32]_i_1 
       (.I0(aresetn_d),
        .O(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_no_arbiter.m_amesg_i[32]_i_2 
       (.I0(aa_grant_any),
        .O(p_0_in1_in));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[32]_i_3 
       (.I0(s_axi_araddr[31]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[31]),
        .O(s_amesg[32]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[3]_i_1 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[2]),
        .O(s_amesg[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[4]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[3]),
        .O(s_amesg[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[5]_i_1 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[4]),
        .O(s_amesg[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[6]_i_1 
       (.I0(s_axi_araddr[5]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[5]),
        .O(s_amesg[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[7]_i_1 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[6]),
        .O(s_amesg[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[8]_i_1 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[7]),
        .O(s_amesg[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[9]_i_1 
       (.I0(s_axi_araddr[8]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[8]),
        .O(s_amesg[9]));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[10] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[10]),
        .Q(\^Q [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[17] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[17]),
        .Q(\^Q [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[18] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[18]),
        .Q(\^Q [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[19] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[19]),
        .Q(\^Q [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[1] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[1]),
        .Q(\^Q [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[20] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[20]),
        .Q(\^Q [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[21] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[21]),
        .Q(\^Q [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[22] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[22]),
        .Q(\^Q [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[23] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[23]),
        .Q(\^Q [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[24] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[24]),
        .Q(\^Q [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[25] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[25]),
        .Q(\^Q [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[26] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[26]),
        .Q(\^Q [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[27] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[27]),
        .Q(\^Q [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[28] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[28]),
        .Q(\^Q [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[29] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[29]),
        .Q(\^Q [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[2] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[2]),
        .Q(\^Q [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[30] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[30]),
        .Q(\^Q [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[31] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[31]),
        .Q(\^Q [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[32] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[32]),
        .Q(\^Q [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[3] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[3]),
        .Q(\^Q [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[4] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[4]),
        .Q(\^Q [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[5] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[5]),
        .Q(\^Q [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[6] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[6]),
        .Q(\^Q [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[7] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[7]),
        .Q(\^Q [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[8] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[8]),
        .Q(\^Q [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[9] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[9]),
        .Q(\^Q [8]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000FFBF0FBF)) 
    \gen_no_arbiter.m_grant_hot_i[0]_i_1 
       (.I0(\gen_no_arbiter.m_grant_hot_i_reg[0]_0 ),
        .I1(m_ready_d0),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .I4(\gen_no_arbiter.m_grant_hot_i[0]_i_3_n_0 ),
        .I5(\gen_no_arbiter.m_grant_hot_i[0]_i_4_n_0 ),
        .O(\gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h007FFFFF)) 
    \gen_no_arbiter.m_grant_hot_i[0]_i_3 
       (.I0(\gen_no_arbiter.m_valid_i_reg_0 ),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[1]),
        .I4(m_ready_d0_1),
        .O(\gen_no_arbiter.m_grant_hot_i[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5D5D5D5F)) 
    \gen_no_arbiter.m_grant_hot_i[0]_i_4 
       (.I0(aresetn_d),
        .I1(m_valid_i),
        .I2(aa_grant_any),
        .I3(s_axi_awvalid),
        .I4(s_axi_arvalid),
        .O(\gen_no_arbiter.m_grant_hot_i[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_grant_hot_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0 ),
        .Q(aa_grant_any),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFAACFAA00AACFAA)) 
    \gen_no_arbiter.m_valid_i_i_1 
       (.I0(aa_grant_any),
        .I1(\gen_no_arbiter.m_grant_hot_i_reg[0]_0 ),
        .I2(m_ready_d0),
        .I3(m_valid_i),
        .I4(aa_grant_rnw),
        .I5(\gen_no_arbiter.m_grant_hot_i[0]_i_3_n_0 ),
        .O(\gen_no_arbiter.m_valid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.m_valid_i_i_1_n_0 ),
        .Q(m_valid_i),
        .R(SR));
  LUT3 #(
    .INIT(8'h40)) 
    \gen_no_arbiter.s_ready_i[0]_i_1 
       (.I0(m_valid_i),
        .I1(aa_grant_any),
        .I2(aresetn_d),
        .O(\gen_no_arbiter.s_ready_i[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.s_ready_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.s_ready_i[0]_i_1_n_0 ),
        .Q(s_ready_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_atarget_hot[0]_i_1 
       (.I0(aa_grant_any),
        .I1(\gen_no_arbiter.m_amesg_i_reg[18]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_atarget_hot[1]_i_1 
       (.I0(target_mi_enc[0]),
        .I1(aa_grant_any),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_atarget_hot[2]_i_1 
       (.I0(target_mi_enc[1]),
        .I1(aa_grant_any),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \m_atarget_hot[3]_i_1 
       (.I0(target_mi_enc[1]),
        .I1(target_mi_enc[0]),
        .I2(\gen_no_arbiter.m_amesg_i_reg[18]_0 ),
        .I3(aa_grant_any),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \m_atarget_hot[3]_i_2 
       (.I0(\m_atarget_hot[3]_i_5_n_0 ),
        .I1(\m_atarget_hot[3]_i_6_n_0 ),
        .I2(\^Q [17]),
        .I3(\^Q [18]),
        .I4(\^Q [19]),
        .I5(\^Q [16]),
        .O(target_mi_enc[1]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \m_atarget_hot[3]_i_3 
       (.I0(\m_atarget_hot[3]_i_5_n_0 ),
        .I1(\m_atarget_hot[3]_i_7_n_0 ),
        .I2(\^Q [17]),
        .I3(\^Q [18]),
        .I4(\^Q [19]),
        .I5(\^Q [16]),
        .O(target_mi_enc[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \m_atarget_hot[3]_i_4 
       (.I0(\m_atarget_hot[3]_i_5_n_0 ),
        .I1(\m_atarget_hot[3]_i_8_n_0 ),
        .I2(\^Q [17]),
        .I3(\^Q [18]),
        .I4(\^Q [19]),
        .I5(\^Q [16]),
        .O(\gen_no_arbiter.m_amesg_i_reg[18]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \m_atarget_hot[3]_i_5 
       (.I0(\^Q [26]),
        .I1(\^Q [31]),
        .I2(\^Q [29]),
        .I3(\^Q [30]),
        .I4(\^Q [28]),
        .I5(\^Q [27]),
        .O(\m_atarget_hot[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    \m_atarget_hot[3]_i_6 
       (.I0(\^Q [22]),
        .I1(\^Q [21]),
        .I2(\^Q [23]),
        .I3(\^Q [25]),
        .I4(\^Q [20]),
        .I5(\^Q [24]),
        .O(\m_atarget_hot[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \m_atarget_hot[3]_i_7 
       (.I0(\^Q [24]),
        .I1(\^Q [20]),
        .I2(\^Q [22]),
        .I3(\^Q [21]),
        .I4(\^Q [23]),
        .I5(\^Q [25]),
        .O(\m_atarget_hot[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \m_atarget_hot[3]_i_8 
       (.I0(\^Q [25]),
        .I1(\^Q [23]),
        .I2(\^Q [24]),
        .I3(\^Q [20]),
        .I4(\^Q [21]),
        .I5(\^Q [22]),
        .O(\m_atarget_hot[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \m_axi_arvalid[0]_INST_0 
       (.I0(\m_axi_bready[2] [0]),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .I3(m_ready_d[1]),
        .O(m_axi_arvalid[0]));
  LUT4 #(
    .INIT(16'h0080)) 
    \m_axi_arvalid[1]_INST_0 
       (.I0(\m_axi_bready[2] [1]),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .I3(m_ready_d[1]),
        .O(m_axi_arvalid[1]));
  LUT4 #(
    .INIT(16'h0080)) 
    \m_axi_arvalid[2]_INST_0 
       (.I0(\m_axi_bready[2] [2]),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .I3(m_ready_d[1]),
        .O(m_axi_arvalid[2]));
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[0]_INST_0 
       (.I0(\m_axi_bready[2] [0]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d_0[2]),
        .O(m_axi_awvalid[0]));
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[1]_INST_0 
       (.I0(\m_axi_bready[2] [1]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d_0[2]),
        .O(m_axi_awvalid[1]));
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[2]_INST_0 
       (.I0(\m_axi_bready[2] [2]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d_0[2]),
        .O(m_axi_awvalid[2]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_bready[0]_INST_0 
       (.I0(\m_axi_bready[2] [0]),
        .I1(m_ready_d_0[0]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .I4(s_axi_bready),
        .O(m_axi_bready[0]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_bready[1]_INST_0 
       (.I0(\m_axi_bready[2] [1]),
        .I1(m_ready_d_0[0]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .I4(s_axi_bready),
        .O(m_axi_bready[1]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_bready[2]_INST_0 
       (.I0(\m_axi_bready[2] [2]),
        .I1(m_ready_d_0[0]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .I4(s_axi_bready),
        .O(m_axi_bready[2]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_wvalid[0]_INST_0 
       (.I0(\m_axi_bready[2] [0]),
        .I1(s_axi_wvalid),
        .I2(m_ready_d_0[1]),
        .I3(m_valid_i),
        .I4(aa_grant_rnw),
        .O(m_axi_wvalid[0]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_wvalid[1]_INST_0 
       (.I0(\m_axi_bready[2] [1]),
        .I1(s_axi_wvalid),
        .I2(m_ready_d_0[1]),
        .I3(m_valid_i),
        .I4(aa_grant_rnw),
        .O(m_axi_wvalid[1]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_wvalid[2]_INST_0 
       (.I0(\m_axi_bready[2] [2]),
        .I1(s_axi_wvalid),
        .I2(m_ready_d_0[1]),
        .I3(m_valid_i),
        .I4(aa_grant_rnw),
        .O(m_axi_wvalid[2]));
  LUT5 #(
    .INIT(32'h4000FFFF)) 
    \m_payload_i[34]_i_1 
       (.I0(m_ready_d[0]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(s_axi_rready),
        .I4(sr_rvalid),
        .O(E));
  LUT5 #(
    .INIT(32'hF0F4F0F0)) 
    \m_ready_d[2]_i_2 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(m_ready_d_0[1]),
        .I3(s_axi_wready_0_sn_1),
        .I4(s_axi_wvalid),
        .O(m_ready_d0));
  LUT4 #(
    .INIT(16'h4555)) 
    \m_ready_d[2]_i_3 
       (.I0(m_ready_d_0[2]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(\m_ready_d_reg[2]_0 ),
        .O(\m_ready_d_reg[2] ));
  LUT4 #(
    .INIT(16'h0020)) 
    \m_ready_d[2]_i_4 
       (.I0(s_axi_bready),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d_0[0]),
        .O(s_axi_bready_0_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    m_valid_i_i_1
       (.I0(m_valid_i_reg[1]),
        .I1(m_valid_i_i_2_n_0),
        .I2(E),
        .O(\aresetn_d_reg[1] ));
  LUT5 #(
    .INIT(32'h4000FFFF)) 
    m_valid_i_i_2
       (.I0(m_ready_d[0]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(s_ready_i_reg),
        .I4(aa_rready),
        .O(m_valid_i_i_2_n_0));
  LUT4 #(
    .INIT(16'h0040)) 
    \s_arvalid_reg[0]_i_1 
       (.I0(s_awvalid_reg),
        .I1(s_axi_arvalid),
        .I2(aresetn_d),
        .I3(s_ready_i),
        .O(\s_arvalid_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_arvalid_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arvalid_reg[0]_i_1_n_0 ),
        .Q(\s_arvalid_reg_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000D00000)) 
    \s_awvalid_reg[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_awvalid_reg),
        .I2(s_axi_awvalid),
        .I3(\s_arvalid_reg_reg_n_0_[0] ),
        .I4(aresetn_d),
        .I5(s_ready_i),
        .O(\s_awvalid_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_awvalid_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awvalid_reg[0]_i_1_n_0 ),
        .Q(s_awvalid_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arready[0]_INST_0 
       (.I0(aa_grant_rnw),
        .I1(s_ready_i),
        .O(s_axi_arready));
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_awready[0]_INST_0 
       (.I0(s_ready_i),
        .I1(aa_grant_rnw),
        .O(s_axi_awready));
  LUT5 #(
    .INIT(32'h00000400)) 
    \s_axi_bvalid[0]_INST_0 
       (.I0(m_ready_d_0[0]),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .I3(aa_grant_any),
        .I4(s_axi_bvalid_0_sn_1),
        .O(s_axi_bvalid));
  LUT5 #(
    .INIT(32'h00000200)) 
    \s_axi_wready[0]_INST_0 
       (.I0(aa_grant_any),
        .I1(s_axi_wready_0_sn_1),
        .I2(m_ready_d_0[1]),
        .I3(m_valid_i),
        .I4(aa_grant_rnw),
        .O(s_axi_wready));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_ready_i_i_1
       (.I0(m_valid_i_reg[0]),
        .I1(E),
        .I2(m_valid_i_i_2_n_0),
        .O(\aresetn_d_reg[0] ));
endmodule

(* C_AXI_ADDR_WIDTH = "32" *) (* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) 
(* C_AXI_BUSER_WIDTH = "1" *) (* C_AXI_DATA_WIDTH = "32" *) (* C_AXI_ID_WIDTH = "1" *) 
(* C_AXI_PROTOCOL = "2" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_CONNECTIVITY_MODE = "0" *) (* C_DEBUG = "1" *) 
(* C_FAMILY = "zynq" *) (* C_M_AXI_ADDR_WIDTH = "96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000" *) (* C_M_AXI_BASE_ADDR = "192'b000000000000000000000000000000000100001111000000000000000000000000000000000000000000000000000000010000010010000000000000000000000000000000000000000000000000000001000000010000000000000000000000" *) 
(* C_M_AXI_READ_CONNECTIVITY = "96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) (* C_M_AXI_READ_ISSUING = "96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) (* C_M_AXI_SECURE = "96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_M_AXI_WRITE_CONNECTIVITY = "96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) (* C_M_AXI_WRITE_ISSUING = "96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) (* C_NUM_ADDR_RANGES = "1" *) 
(* C_NUM_MASTER_SLOTS = "3" *) (* C_NUM_SLAVE_SLOTS = "1" *) (* C_R_REGISTER = "1" *) 
(* C_S_AXI_ARB_PRIORITY = "0" *) (* C_S_AXI_BASE_ID = "0" *) (* C_S_AXI_READ_ACCEPTANCE = "1" *) 
(* C_S_AXI_SINGLE_THREAD = "1" *) (* C_S_AXI_THREAD_ID_WIDTH = "0" *) (* C_S_AXI_WRITE_ACCEPTANCE = "1" *) 
(* ORIG_REF_NAME = "axi_crossbar_v2_1_19_axi_crossbar" *) (* P_ADDR_DECODE = "1" *) (* P_AXI3 = "1" *) 
(* P_AXI4 = "0" *) (* P_AXILITE = "2" *) (* P_AXILITE_SIZE = "3'b010" *) 
(* P_FAMILY = "zynq" *) (* P_INCR = "2'b01" *) (* P_LEN = "8" *) 
(* P_LOCK = "1" *) (* P_M_AXI_ERR_MODE = "96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* P_M_AXI_SUPPORTS_READ = "3'b111" *) 
(* P_M_AXI_SUPPORTS_WRITE = "3'b111" *) (* P_ONES = "65'b11111111111111111111111111111111111111111111111111111111111111111" *) (* P_RANGE_CHECK = "1" *) 
(* P_S_AXI_BASE_ID = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) (* P_S_AXI_HIGH_ID = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) (* P_S_AXI_SUPPORTS_READ = "1'b1" *) 
(* P_S_AXI_SUPPORTS_WRITE = "1'b1" *) (* downgradeipidentifiedwarnings = "yes" *) 
module zynq_blk_xbar_0_axi_crossbar_v2_1_19_axi_crossbar
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arregion,
    m_axi_arqos,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready);
  input aclk;
  input aresetn;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [0:0]s_axi_awuser;
  input [0:0]s_axi_awvalid;
  output [0:0]s_axi_awready;
  input [0:0]s_axi_wid;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input [0:0]s_axi_wlast;
  input [0:0]s_axi_wuser;
  input [0:0]s_axi_wvalid;
  output [0:0]s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output [0:0]s_axi_bvalid;
  input [0:0]s_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [0:0]s_axi_aruser;
  input [0:0]s_axi_arvalid;
  output [0:0]s_axi_arready;
  output [0:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output [0:0]s_axi_rlast;
  output [0:0]s_axi_ruser;
  output [0:0]s_axi_rvalid;
  input [0:0]s_axi_rready;
  output [2:0]m_axi_awid;
  output [95:0]m_axi_awaddr;
  output [23:0]m_axi_awlen;
  output [8:0]m_axi_awsize;
  output [5:0]m_axi_awburst;
  output [2:0]m_axi_awlock;
  output [11:0]m_axi_awcache;
  output [8:0]m_axi_awprot;
  output [11:0]m_axi_awregion;
  output [11:0]m_axi_awqos;
  output [2:0]m_axi_awuser;
  output [2:0]m_axi_awvalid;
  input [2:0]m_axi_awready;
  output [2:0]m_axi_wid;
  output [95:0]m_axi_wdata;
  output [11:0]m_axi_wstrb;
  output [2:0]m_axi_wlast;
  output [2:0]m_axi_wuser;
  output [2:0]m_axi_wvalid;
  input [2:0]m_axi_wready;
  input [2:0]m_axi_bid;
  input [5:0]m_axi_bresp;
  input [2:0]m_axi_buser;
  input [2:0]m_axi_bvalid;
  output [2:0]m_axi_bready;
  output [2:0]m_axi_arid;
  output [95:0]m_axi_araddr;
  output [23:0]m_axi_arlen;
  output [8:0]m_axi_arsize;
  output [5:0]m_axi_arburst;
  output [2:0]m_axi_arlock;
  output [11:0]m_axi_arcache;
  output [8:0]m_axi_arprot;
  output [11:0]m_axi_arregion;
  output [11:0]m_axi_arqos;
  output [2:0]m_axi_aruser;
  output [2:0]m_axi_arvalid;
  input [2:0]m_axi_arready;
  input [2:0]m_axi_rid;
  input [95:0]m_axi_rdata;
  input [5:0]m_axi_rresp;
  input [2:0]m_axi_rlast;
  input [2:0]m_axi_ruser;
  input [2:0]m_axi_rvalid;
  output [2:0]m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [15:0]\^m_axi_araddr ;
  wire [2:0]m_axi_arready;
  wire [2:0]m_axi_arvalid;
  wire [2:0]m_axi_awready;
  wire [2:0]m_axi_awvalid;
  wire [2:0]m_axi_bready;
  wire [2:0]m_axi_bvalid;
  wire [95:0]m_axi_rdata;
  wire [2:0]m_axi_rready;
  wire [2:0]m_axi_rvalid;
  wire [2:0]m_axi_wready;
  wire [2:0]m_axi_wvalid;
  wire [31:0]s_axi_araddr;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [0:0]s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire [0:0]s_axi_wvalid;
  wire [34:10]\NLW_gen_sasd.crossbar_sasd_0_Q_UNCONNECTED ;
  wire [5:0]\NLW_gen_sasd.crossbar_sasd_0_m_axi_bresp_UNCONNECTED ;
  wire [5:0]\NLW_gen_sasd.crossbar_sasd_0_m_axi_rresp_UNCONNECTED ;
  wire [15:10]\NLW_gen_sasd.crossbar_sasd_0_s_axi_araddr_UNCONNECTED ;
  wire [2:0]\NLW_gen_sasd.crossbar_sasd_0_s_axi_arprot_UNCONNECTED ;
  wire [15:10]\NLW_gen_sasd.crossbar_sasd_0_s_axi_awaddr_UNCONNECTED ;
  wire [2:0]\NLW_gen_sasd.crossbar_sasd_0_s_axi_awprot_UNCONNECTED ;

  assign m_axi_araddr[67:66] = \^m_axi_araddr [3:2];
  assign m_axi_araddr[40] = \^m_axi_araddr [8];
  assign m_axi_araddr[35:34] = \^m_axi_araddr [3:2];
  assign m_axi_araddr[9:0] = \^m_axi_araddr [9:0];
  assign m_axi_awaddr[67:66] = \^m_axi_araddr [3:2];
  assign m_axi_awaddr[6:2] = \^m_axi_araddr [6:2];
  assign m_axi_wdata[95:64] = s_axi_wdata;
  assign m_axi_wdata[33:32] = s_axi_wdata[1:0];
  assign m_axi_wdata[31:0] = s_axi_wdata;
  assign m_axi_wstrb[11:8] = s_axi_wstrb;
  zynq_blk_xbar_0_axi_crossbar_v2_1_19_crossbar_sasd \gen_sasd.crossbar_sasd_0 
       (.Q({\NLW_gen_sasd.crossbar_sasd_0_Q_UNCONNECTED [34:10],\^m_axi_araddr [9:0]}),
        .aclk(aclk),
        .aresetn(aresetn),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(\NLW_gen_sasd.crossbar_sasd_0_m_axi_bresp_UNCONNECTED [5:0]),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(\NLW_gen_sasd.crossbar_sasd_0_m_axi_rresp_UNCONNECTED [5:0]),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .\m_payload_i_reg[34] ({s_axi_rdata,s_axi_rresp}),
        .s_axi_araddr({s_axi_araddr[31:16],\NLW_gen_sasd.crossbar_sasd_0_s_axi_araddr_UNCONNECTED [15:10],s_axi_araddr[9:0]}),
        .s_axi_arprot(\NLW_gen_sasd.crossbar_sasd_0_s_axi_arprot_UNCONNECTED [2:0]),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[31:16],\NLW_gen_sasd.crossbar_sasd_0_s_axi_awaddr_UNCONNECTED [15:10],s_axi_awaddr[9:0]}),
        .s_axi_awprot(\NLW_gen_sasd.crossbar_sasd_0_s_axi_awprot_UNCONNECTED [2:0]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_19_crossbar_sasd" *) 
module zynq_blk_xbar_0_axi_crossbar_v2_1_19_crossbar_sasd
   (Q,
    \m_payload_i_reg[34] ,
    s_axi_bvalid,
    m_axi_bready,
    s_axi_wready,
    m_axi_wvalid,
    m_axi_awvalid,
    m_axi_arvalid,
    s_axi_bresp,
    s_axi_awready,
    s_axi_arready,
    s_axi_rvalid,
    m_axi_rready,
    aresetn,
    aclk,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_bready,
    s_axi_wvalid,
    s_axi_rready,
    m_axi_bresp,
    m_axi_rresp,
    m_axi_rdata,
    m_axi_rvalid,
    m_axi_arready,
    m_axi_wready,
    m_axi_bvalid,
    m_axi_awready,
    s_axi_arprot,
    s_axi_awprot,
    s_axi_araddr,
    s_axi_awaddr);
  output [34:0]Q;
  output [33:0]\m_payload_i_reg[34] ;
  output [0:0]s_axi_bvalid;
  output [2:0]m_axi_bready;
  output [0:0]s_axi_wready;
  output [2:0]m_axi_wvalid;
  output [2:0]m_axi_awvalid;
  output [2:0]m_axi_arvalid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_awready;
  output [0:0]s_axi_arready;
  output [0:0]s_axi_rvalid;
  output [2:0]m_axi_rready;
  input aresetn;
  input aclk;
  input [0:0]s_axi_awvalid;
  input [0:0]s_axi_arvalid;
  input [0:0]s_axi_bready;
  input [0:0]s_axi_wvalid;
  input [0:0]s_axi_rready;
  input [5:0]m_axi_bresp;
  input [5:0]m_axi_rresp;
  input [95:0]m_axi_rdata;
  input [2:0]m_axi_rvalid;
  input [2:0]m_axi_arready;
  input [2:0]m_axi_wready;
  input [2:0]m_axi_bvalid;
  input [2:0]m_axi_awready;
  input [2:0]s_axi_arprot;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_araddr;
  input [31:0]s_axi_awaddr;

  wire [34:0]Q;
  wire aa_grant_any;
  wire aa_grant_rnw;
  wire aa_rready;
  wire aclk;
  wire addr_arbiter_inst_n_10;
  wire addr_arbiter_inst_n_4;
  wire addr_arbiter_inst_n_47;
  wire addr_arbiter_inst_n_5;
  wire addr_arbiter_inst_n_52;
  wire addr_arbiter_inst_n_57;
  wire addr_arbiter_inst_n_6;
  wire addr_arbiter_inst_n_61;
  wire addr_arbiter_inst_n_62;
  wire addr_arbiter_inst_n_64;
  wire addr_arbiter_inst_n_68;
  wire aresetn;
  wire aresetn_d;
  wire \gen_decerr.decerr_slave_inst_n_0 ;
  wire \gen_decerr.decerr_slave_inst_n_1 ;
  wire \gen_decerr.decerr_slave_inst_n_2 ;
  wire \gen_decerr.decerr_slave_inst_n_3 ;
  wire \gen_decerr.decerr_slave_inst_n_4 ;
  wire [1:0]m_atarget_enc;
  wire \m_atarget_enc[0]_i_1_n_0 ;
  wire \m_atarget_enc[1]_i_1_n_0 ;
  wire [3:0]m_atarget_hot;
  wire [0:0]m_atarget_hot0;
  wire [2:0]m_axi_arready;
  wire [2:0]m_axi_arvalid;
  wire [2:0]m_axi_awready;
  wire [2:0]m_axi_awvalid;
  wire [2:0]m_axi_bready;
  wire [2:0]m_axi_bvalid;
  wire [95:0]m_axi_rdata;
  wire [2:0]m_axi_rready;
  wire [2:0]m_axi_rvalid;
  wire [2:0]m_axi_wready;
  wire [2:0]m_axi_wvalid;
  wire [33:0]\m_payload_i_reg[34] ;
  wire [1:0]m_ready_d;
  wire [1:1]m_ready_d0;
  wire [0:0]m_ready_d0_0;
  wire [2:0]m_ready_d_1;
  wire m_valid_i;
  wire p_1_in;
  wire reg_slice_r_n_7;
  wire reg_slice_r_n_8;
  wire reset;
  wire [31:0]s_axi_araddr;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [0:0]s_axi_rready;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire splitter_aw_n_0;
  wire splitter_aw_n_4;
  wire sr_rvalid;
  wire [1:0]target_mi_enc;
  wire [34:10]NLW_addr_arbiter_inst_Q_UNCONNECTED;
  wire [15:10]NLW_addr_arbiter_inst_s_axi_araddr_UNCONNECTED;
  wire [2:0]NLW_addr_arbiter_inst_s_axi_arprot_UNCONNECTED;
  wire [15:10]NLW_addr_arbiter_inst_s_axi_awaddr_UNCONNECTED;
  wire [2:0]NLW_addr_arbiter_inst_s_axi_awprot_UNCONNECTED;
  wire [5:0]NLW_reg_slice_r_m_axi_rresp_UNCONNECTED;

  zynq_blk_xbar_0_axi_crossbar_v2_1_19_addr_arbiter_sasd addr_arbiter_inst
       (.D({addr_arbiter_inst_n_4,addr_arbiter_inst_n_5,addr_arbiter_inst_n_6,m_atarget_hot0}),
        .E(p_1_in),
        .Q({NLW_addr_arbiter_inst_Q_UNCONNECTED[34:10],Q[9:0]}),
        .SR(reset),
        .aa_grant_any(aa_grant_any),
        .aa_grant_rnw(aa_grant_rnw),
        .aa_rready(aa_rready),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .\aresetn_d_reg[0] (addr_arbiter_inst_n_64),
        .\aresetn_d_reg[1] (addr_arbiter_inst_n_62),
        .\gen_no_arbiter.grant_rnw_reg_0 (addr_arbiter_inst_n_57),
        .\gen_no_arbiter.grant_rnw_reg_1 (addr_arbiter_inst_n_61),
        .\gen_no_arbiter.m_amesg_i_reg[18]_0 (addr_arbiter_inst_n_10),
        .\gen_no_arbiter.m_grant_hot_i_reg[0]_0 (splitter_aw_n_0),
        .\gen_no_arbiter.m_valid_i_reg_0 (\gen_decerr.decerr_slave_inst_n_1 ),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .\m_axi_bready[2] (m_atarget_hot[2:0]),
        .m_axi_wvalid(m_axi_wvalid),
        .m_ready_d(m_ready_d),
        .m_ready_d0(m_ready_d0),
        .m_ready_d0_1(m_ready_d0_0),
        .m_ready_d_0(m_ready_d_1),
        .\m_ready_d_reg[1] (addr_arbiter_inst_n_68),
        .\m_ready_d_reg[2] (addr_arbiter_inst_n_47),
        .\m_ready_d_reg[2]_0 (\gen_decerr.decerr_slave_inst_n_4 ),
        .m_valid_i(m_valid_i),
        .m_valid_i_reg({reg_slice_r_n_7,reg_slice_r_n_8}),
        .s_axi_araddr({s_axi_araddr[31:16],NLW_addr_arbiter_inst_s_axi_araddr_UNCONNECTED[15:10],s_axi_araddr[9:0]}),
        .s_axi_arprot(NLW_addr_arbiter_inst_s_axi_arprot_UNCONNECTED[2:0]),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[31:16],NLW_addr_arbiter_inst_s_axi_awaddr_UNCONNECTED[15:10],s_axi_awaddr[9:0]}),
        .s_axi_awprot(NLW_addr_arbiter_inst_s_axi_awprot_UNCONNECTED[2:0]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bready_0_sp_1(addr_arbiter_inst_n_52),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_bvalid_0_sp_1(\gen_decerr.decerr_slave_inst_n_3 ),
        .s_axi_rready(s_axi_rready),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_0_sp_1(\gen_decerr.decerr_slave_inst_n_2 ),
        .s_axi_wvalid(s_axi_wvalid),
        .s_ready_i_reg(\gen_decerr.decerr_slave_inst_n_0 ),
        .sr_rvalid(sr_rvalid),
        .target_mi_enc(target_mi_enc));
  FDRE #(
    .INIT(1'b0)) 
    aresetn_d_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aresetn),
        .Q(aresetn_d),
        .R(1'b0));
  zynq_blk_xbar_0_axi_crossbar_v2_1_19_decerr_slave \gen_decerr.decerr_slave_inst 
       (.Q(m_atarget_hot[3]),
        .SR(reset),
        .aa_rready(aa_rready),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .\gen_axilite.s_axi_awready_i_reg_0 (addr_arbiter_inst_n_57),
        .\gen_axilite.s_axi_awready_i_reg_1 (addr_arbiter_inst_n_61),
        .\gen_axilite.s_axi_bvalid_i_reg_0 (\gen_decerr.decerr_slave_inst_n_3 ),
        .\gen_axilite.s_axi_bvalid_i_reg_1 (addr_arbiter_inst_n_52),
        .\gen_axilite.s_axi_bvalid_i_reg_2 (splitter_aw_n_4),
        .\gen_axilite.s_axi_rvalid_i_reg_0 (\gen_decerr.decerr_slave_inst_n_0 ),
        .\gen_axilite.s_axi_rvalid_i_reg_1 (addr_arbiter_inst_n_68),
        .m_axi_arready(m_axi_arready),
        .m_axi_arready_0_sp_1(\gen_decerr.decerr_slave_inst_n_1 ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awready_2_sp_1(\gen_decerr.decerr_slave_inst_n_4 ),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wready_1_sp_1(\gen_decerr.decerr_slave_inst_n_2 ),
        .m_ready_d(m_ready_d_1[2]),
        .\m_ready_d_reg[1] (m_atarget_enc));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    \m_atarget_enc[0]_i_1 
       (.I0(target_mi_enc[1]),
        .I1(target_mi_enc[0]),
        .I2(addr_arbiter_inst_n_10),
        .O(\m_atarget_enc[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \m_atarget_enc[1]_i_1 
       (.I0(target_mi_enc[1]),
        .I1(target_mi_enc[0]),
        .I2(addr_arbiter_inst_n_10),
        .O(\m_atarget_enc[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_enc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_atarget_enc[0]_i_1_n_0 ),
        .Q(m_atarget_enc[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_enc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_atarget_enc[1]_i_1_n_0 ),
        .Q(m_atarget_enc[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0),
        .Q(m_atarget_hot[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(addr_arbiter_inst_n_6),
        .Q(m_atarget_hot[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(addr_arbiter_inst_n_5),
        .Q(m_atarget_hot[2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(addr_arbiter_inst_n_4),
        .Q(m_atarget_hot[3]),
        .R(reset));
  zynq_blk_xbar_0_axi_register_slice_v2_1_18_axic_register_slice reg_slice_r
       (.E(p_1_in),
        .Q(m_atarget_enc),
        .SR(reset),
        .aa_grant_any(aa_grant_any),
        .aa_grant_rnw(aa_grant_rnw),
        .aa_rready(aa_rready),
        .aclk(aclk),
        .\aresetn_d_reg[1]_0 ({reg_slice_r_n_7,reg_slice_r_n_8}),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .\m_axi_rready[2] (m_atarget_hot[2:0]),
        .m_axi_rresp(NLW_reg_slice_r_m_axi_rresp_UNCONNECTED[5:0]),
        .\m_payload_i_reg[34]_0 (\m_payload_i_reg[34] ),
        .m_ready_d(m_ready_d[0]),
        .m_ready_d0(m_ready_d0_0),
        .m_valid_i(m_valid_i),
        .m_valid_i_reg_0(addr_arbiter_inst_n_62),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_ready_i_reg_0(addr_arbiter_inst_n_64),
        .sr_rvalid(sr_rvalid));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_bresp[0]_INST_0 
       (.I0(m_atarget_enc[0]),
        .I1(m_atarget_enc[1]),
        .O(s_axi_bresp[0]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_bresp[1]_INST_0 
       (.I0(m_atarget_enc[0]),
        .I1(m_atarget_enc[1]),
        .O(s_axi_bresp[1]));
  zynq_blk_xbar_0_axi_crossbar_v2_1_19_splitter__parameterized0 splitter_ar
       (.aa_grant_rnw(aa_grant_rnw),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .m_ready_d(m_ready_d),
        .m_ready_d0(m_ready_d0_0),
        .\m_ready_d_reg[1]_0 (\gen_decerr.decerr_slave_inst_n_1 ),
        .m_valid_i(m_valid_i));
  zynq_blk_xbar_0_axi_crossbar_v2_1_19_splitter splitter_aw
       (.Q(m_atarget_hot[3]),
        .aa_grant_rnw(aa_grant_rnw),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .\gen_no_arbiter.m_grant_hot_i_reg[0] (\gen_decerr.decerr_slave_inst_n_4 ),
        .\gen_no_arbiter.m_grant_hot_i_reg[0]_0 (addr_arbiter_inst_n_61),
        .m_ready_d(m_ready_d_1),
        .m_ready_d0(m_ready_d0),
        .\m_ready_d_reg[0]_0 (splitter_aw_n_0),
        .\m_ready_d_reg[2]_0 (\gen_decerr.decerr_slave_inst_n_3 ),
        .\m_ready_d_reg[2]_1 (addr_arbiter_inst_n_47),
        .\m_ready_d_reg[2]_2 (addr_arbiter_inst_n_52),
        .m_valid_i(m_valid_i),
        .s_axi_bready(s_axi_bready),
        .s_axi_wvalid(s_axi_wvalid),
        .s_axi_wvalid_0_sp_1(splitter_aw_n_4));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_19_decerr_slave" *) 
module zynq_blk_xbar_0_axi_crossbar_v2_1_19_decerr_slave
   (\gen_axilite.s_axi_rvalid_i_reg_0 ,
    m_axi_arready_0_sp_1,
    m_axi_wready_1_sp_1,
    \gen_axilite.s_axi_bvalid_i_reg_0 ,
    m_axi_awready_2_sp_1,
    SR,
    aclk,
    Q,
    \gen_axilite.s_axi_rvalid_i_reg_1 ,
    aresetn_d,
    m_axi_rvalid,
    \m_ready_d_reg[1] ,
    m_axi_arready,
    m_axi_wready,
    m_axi_bvalid,
    m_axi_awready,
    \gen_axilite.s_axi_bvalid_i_reg_1 ,
    \gen_axilite.s_axi_bvalid_i_reg_2 ,
    aa_rready,
    \gen_axilite.s_axi_awready_i_reg_0 ,
    m_ready_d,
    \gen_axilite.s_axi_awready_i_reg_1 );
  output \gen_axilite.s_axi_rvalid_i_reg_0 ;
  output m_axi_arready_0_sp_1;
  output m_axi_wready_1_sp_1;
  output \gen_axilite.s_axi_bvalid_i_reg_0 ;
  output m_axi_awready_2_sp_1;
  input [0:0]SR;
  input aclk;
  input [0:0]Q;
  input \gen_axilite.s_axi_rvalid_i_reg_1 ;
  input aresetn_d;
  input [2:0]m_axi_rvalid;
  input [1:0]\m_ready_d_reg[1] ;
  input [2:0]m_axi_arready;
  input [2:0]m_axi_wready;
  input [2:0]m_axi_bvalid;
  input [2:0]m_axi_awready;
  input \gen_axilite.s_axi_bvalid_i_reg_1 ;
  input \gen_axilite.s_axi_bvalid_i_reg_2 ;
  input aa_rready;
  input \gen_axilite.s_axi_awready_i_reg_0 ;
  input [0:0]m_ready_d;
  input \gen_axilite.s_axi_awready_i_reg_1 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire aa_rready;
  wire aclk;
  wire aresetn_d;
  wire \gen_axilite.s_axi_arready_i_i_1_n_0 ;
  wire \gen_axilite.s_axi_awready_i_i_1_n_0 ;
  wire \gen_axilite.s_axi_awready_i_reg_0 ;
  wire \gen_axilite.s_axi_awready_i_reg_1 ;
  wire \gen_axilite.s_axi_bvalid_i_i_1_n_0 ;
  wire \gen_axilite.s_axi_bvalid_i_reg_0 ;
  wire \gen_axilite.s_axi_bvalid_i_reg_1 ;
  wire \gen_axilite.s_axi_bvalid_i_reg_2 ;
  wire \gen_axilite.s_axi_rvalid_i_i_1_n_0 ;
  wire \gen_axilite.s_axi_rvalid_i_reg_0 ;
  wire \gen_axilite.s_axi_rvalid_i_reg_1 ;
  wire [2:0]m_axi_arready;
  wire m_axi_arready_0_sn_1;
  wire [2:0]m_axi_awready;
  wire m_axi_awready_2_sn_1;
  wire [2:0]m_axi_bvalid;
  wire [2:0]m_axi_rvalid;
  wire [2:0]m_axi_wready;
  wire m_axi_wready_1_sn_1;
  wire [0:0]m_ready_d;
  wire [1:0]\m_ready_d_reg[1] ;
  wire [3:3]mi_arready;
  wire [3:3]mi_bvalid;
  wire [3:3]mi_rvalid;
  wire [3:3]mi_wready;

  assign m_axi_arready_0_sp_1 = m_axi_arready_0_sn_1;
  assign m_axi_awready_2_sp_1 = m_axi_awready_2_sn_1;
  assign m_axi_wready_1_sp_1 = m_axi_wready_1_sn_1;
  LUT5 #(
    .INIT(32'hF0DF0000)) 
    \gen_axilite.s_axi_arready_i_i_1 
       (.I0(Q),
        .I1(\gen_axilite.s_axi_rvalid_i_reg_1 ),
        .I2(mi_arready),
        .I3(mi_rvalid),
        .I4(aresetn_d),
        .O(\gen_axilite.s_axi_arready_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_arready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axilite.s_axi_arready_i_i_1_n_0 ),
        .Q(mi_arready),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    \gen_axilite.s_axi_awready_i_i_1 
       (.I0(mi_bvalid),
        .I1(\gen_axilite.s_axi_awready_i_reg_0 ),
        .I2(Q),
        .I3(m_ready_d),
        .I4(\gen_axilite.s_axi_awready_i_reg_1 ),
        .I5(mi_wready),
        .O(\gen_axilite.s_axi_awready_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_awready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axilite.s_axi_awready_i_i_1_n_0 ),
        .Q(mi_wready),
        .R(SR));
  LUT5 #(
    .INIT(32'h77F07700)) 
    \gen_axilite.s_axi_bvalid_i_i_1 
       (.I0(Q),
        .I1(\gen_axilite.s_axi_bvalid_i_reg_1 ),
        .I2(mi_wready),
        .I3(mi_bvalid),
        .I4(\gen_axilite.s_axi_bvalid_i_reg_2 ),
        .O(\gen_axilite.s_axi_bvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_bvalid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axilite.s_axi_bvalid_i_i_1_n_0 ),
        .Q(mi_bvalid),
        .R(SR));
  LUT5 #(
    .INIT(32'h0F22FF00)) 
    \gen_axilite.s_axi_rvalid_i_i_1 
       (.I0(mi_arready),
        .I1(\gen_axilite.s_axi_rvalid_i_reg_1 ),
        .I2(aa_rready),
        .I3(mi_rvalid),
        .I4(Q),
        .O(\gen_axilite.s_axi_rvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_rvalid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axilite.s_axi_rvalid_i_i_1_n_0 ),
        .Q(mi_rvalid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \m_ready_d[1]_i_2 
       (.I0(m_axi_arready[0]),
        .I1(m_axi_arready[2]),
        .I2(m_axi_arready[1]),
        .I3(\m_ready_d_reg[1] [0]),
        .I4(\m_ready_d_reg[1] [1]),
        .I5(mi_arready),
        .O(m_axi_arready_0_sn_1));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \m_ready_d[2]_i_5 
       (.I0(m_axi_awready[2]),
        .I1(m_axi_awready[1]),
        .I2(m_axi_awready[0]),
        .I3(\m_ready_d_reg[1] [1]),
        .I4(\m_ready_d_reg[1] [0]),
        .I5(mi_wready),
        .O(m_axi_awready_2_sn_1));
  LUT6 #(
    .INIT(64'hAACCF0FFAACCF000)) 
    m_valid_i_i_3
       (.I0(mi_rvalid),
        .I1(m_axi_rvalid[1]),
        .I2(m_axi_rvalid[2]),
        .I3(\m_ready_d_reg[1] [1]),
        .I4(\m_ready_d_reg[1] [0]),
        .I5(m_axi_rvalid[0]),
        .O(\gen_axilite.s_axi_rvalid_i_reg_0 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \s_axi_bvalid[0]_INST_0_i_1 
       (.I0(mi_bvalid),
        .I1(m_axi_bvalid[0]),
        .I2(m_axi_bvalid[1]),
        .I3(\m_ready_d_reg[1] [0]),
        .I4(\m_ready_d_reg[1] [1]),
        .I5(m_axi_bvalid[2]),
        .O(\gen_axilite.s_axi_bvalid_i_reg_0 ));
  LUT6 #(
    .INIT(64'h33550F0033550FFF)) 
    \s_axi_wready[0]_INST_0_i_1 
       (.I0(m_axi_wready[1]),
        .I1(mi_wready),
        .I2(m_axi_wready[2]),
        .I3(\m_ready_d_reg[1] [1]),
        .I4(\m_ready_d_reg[1] [0]),
        .I5(m_axi_wready[0]),
        .O(m_axi_wready_1_sn_1));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_19_splitter" *) 
module zynq_blk_xbar_0_axi_crossbar_v2_1_19_splitter
   (\m_ready_d_reg[0]_0 ,
    m_ready_d,
    s_axi_wvalid_0_sp_1,
    s_axi_bready,
    \m_ready_d_reg[2]_0 ,
    \gen_no_arbiter.m_grant_hot_i_reg[0] ,
    \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ,
    s_axi_wvalid,
    Q,
    m_valid_i,
    aa_grant_rnw,
    aresetn_d,
    m_ready_d0,
    \m_ready_d_reg[2]_1 ,
    \m_ready_d_reg[2]_2 ,
    aclk);
  output \m_ready_d_reg[0]_0 ;
  output [2:0]m_ready_d;
  output s_axi_wvalid_0_sp_1;
  input [0:0]s_axi_bready;
  input \m_ready_d_reg[2]_0 ;
  input \gen_no_arbiter.m_grant_hot_i_reg[0] ;
  input \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ;
  input [0:0]s_axi_wvalid;
  input [0:0]Q;
  input m_valid_i;
  input aa_grant_rnw;
  input aresetn_d;
  input [0:0]m_ready_d0;
  input \m_ready_d_reg[2]_1 ;
  input \m_ready_d_reg[2]_2 ;
  input aclk;

  wire [0:0]Q;
  wire aa_grant_rnw;
  wire aclk;
  wire aresetn_d;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0] ;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ;
  wire [2:0]m_ready_d;
  wire [0:0]m_ready_d0;
  wire \m_ready_d[0]_i_1_n_0 ;
  wire \m_ready_d[1]_i_1_n_0 ;
  wire \m_ready_d[2]_i_1_n_0 ;
  wire \m_ready_d_reg[0]_0 ;
  wire \m_ready_d_reg[2]_0 ;
  wire \m_ready_d_reg[2]_1 ;
  wire \m_ready_d_reg[2]_2 ;
  wire m_valid_i;
  wire [0:0]s_axi_bready;
  wire [0:0]s_axi_wvalid;
  wire s_axi_wvalid_0_sn_1;

  assign s_axi_wvalid_0_sp_1 = s_axi_wvalid_0_sn_1;
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \gen_axilite.s_axi_bvalid_i_i_2 
       (.I0(s_axi_wvalid),
        .I1(m_ready_d[1]),
        .I2(Q),
        .I3(m_ready_d[2]),
        .I4(m_valid_i),
        .I5(aa_grant_rnw),
        .O(s_axi_wvalid_0_sn_1));
  LUT6 #(
    .INIT(64'h55555151FFFF51FF)) 
    \gen_no_arbiter.m_grant_hot_i[0]_i_2 
       (.I0(m_ready_d[0]),
        .I1(s_axi_bready),
        .I2(\m_ready_d_reg[2]_0 ),
        .I3(\gen_no_arbiter.m_grant_hot_i_reg[0] ),
        .I4(\gen_no_arbiter.m_grant_hot_i_reg[0]_0 ),
        .I5(m_ready_d[2]),
        .O(\m_ready_d_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hA200A2A2A200A200)) 
    \m_ready_d[0]_i_1 
       (.I0(aresetn_d),
        .I1(m_ready_d0),
        .I2(\m_ready_d_reg[2]_1 ),
        .I3(m_ready_d[0]),
        .I4(\m_ready_d_reg[2]_0 ),
        .I5(\m_ready_d_reg[2]_2 ),
        .O(\m_ready_d[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8088808080888088)) 
    \m_ready_d[1]_i_1 
       (.I0(aresetn_d),
        .I1(m_ready_d0),
        .I2(\m_ready_d_reg[2]_1 ),
        .I3(m_ready_d[0]),
        .I4(\m_ready_d_reg[2]_0 ),
        .I5(\m_ready_d_reg[2]_2 ),
        .O(\m_ready_d[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h020A0202020A020A)) 
    \m_ready_d[2]_i_1 
       (.I0(aresetn_d),
        .I1(m_ready_d0),
        .I2(\m_ready_d_reg[2]_1 ),
        .I3(m_ready_d[0]),
        .I4(\m_ready_d_reg[2]_0 ),
        .I5(\m_ready_d_reg[2]_2 ),
        .O(\m_ready_d[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[0]_i_1_n_0 ),
        .Q(m_ready_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[1]_i_1_n_0 ),
        .Q(m_ready_d[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[2]_i_1_n_0 ),
        .Q(m_ready_d[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_19_splitter" *) 
module zynq_blk_xbar_0_axi_crossbar_v2_1_19_splitter__parameterized0
   (m_ready_d,
    \m_ready_d_reg[1]_0 ,
    aa_grant_rnw,
    m_valid_i,
    m_ready_d0,
    aresetn_d,
    aclk);
  output [1:0]m_ready_d;
  input \m_ready_d_reg[1]_0 ;
  input aa_grant_rnw;
  input m_valid_i;
  input [0:0]m_ready_d0;
  input aresetn_d;
  input aclk;

  wire aa_grant_rnw;
  wire aclk;
  wire aresetn_d;
  wire [1:0]m_ready_d;
  wire [0:0]m_ready_d0;
  wire \m_ready_d[0]_i_1_n_0 ;
  wire \m_ready_d[1]_i_1_n_0 ;
  wire \m_ready_d_reg[1]_0 ;
  wire m_valid_i;

  LUT6 #(
    .INIT(64'h007F000000000000)) 
    \m_ready_d[0]_i_1 
       (.I0(\m_ready_d_reg[1]_0 ),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[1]),
        .I4(m_ready_d0),
        .I5(aresetn_d),
        .O(\m_ready_d[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF8000000000)) 
    \m_ready_d[1]_i_1 
       (.I0(\m_ready_d_reg[1]_0 ),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[1]),
        .I4(m_ready_d0),
        .I5(aresetn_d),
        .O(\m_ready_d[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[0]_i_1_n_0 ),
        .Q(m_ready_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[1]_i_1_n_0 ),
        .Q(m_ready_d[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_18_axic_register_slice" *) 
module zynq_blk_xbar_0_axi_register_slice_v2_1_18_axic_register_slice
   (sr_rvalid,
    aa_rready,
    m_ready_d0,
    s_axi_rvalid,
    m_axi_rready,
    \aresetn_d_reg[1]_0 ,
    \m_payload_i_reg[34]_0 ,
    m_valid_i_reg_0,
    aclk,
    s_ready_i_reg_0,
    s_axi_rready,
    m_valid_i,
    aa_grant_rnw,
    m_ready_d,
    m_axi_rresp,
    Q,
    m_axi_rdata,
    aa_grant_any,
    \m_axi_rready[2] ,
    SR,
    E);
  output sr_rvalid;
  output aa_rready;
  output [0:0]m_ready_d0;
  output [0:0]s_axi_rvalid;
  output [2:0]m_axi_rready;
  output [1:0]\aresetn_d_reg[1]_0 ;
  output [33:0]\m_payload_i_reg[34]_0 ;
  input m_valid_i_reg_0;
  input aclk;
  input s_ready_i_reg_0;
  input [0:0]s_axi_rready;
  input m_valid_i;
  input aa_grant_rnw;
  input [0:0]m_ready_d;
  input [5:0]m_axi_rresp;
  input [1:0]Q;
  input [95:0]m_axi_rdata;
  input aa_grant_any;
  input [2:0]\m_axi_rready[2] ;
  input [0:0]SR;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire aa_grant_any;
  wire aa_grant_rnw;
  wire aa_rready;
  wire aclk;
  wire [1:0]\aresetn_d_reg[1]_0 ;
  wire [95:0]m_axi_rdata;
  wire [2:0]m_axi_rready;
  wire [2:0]\m_axi_rready[2] ;
  wire \m_payload_i[12]_i_2_n_0 ;
  wire \m_payload_i[13]_i_2_n_0 ;
  wire \m_payload_i[14]_i_2_n_0 ;
  wire \m_payload_i[15]_i_2_n_0 ;
  wire \m_payload_i[17]_i_2_n_0 ;
  wire \m_payload_i[18]_i_2_n_0 ;
  wire \m_payload_i[1]_i_2_n_0 ;
  wire \m_payload_i[25]_i_2_n_0 ;
  wire \m_payload_i[26]_i_2_n_0 ;
  wire \m_payload_i[28]_i_2_n_0 ;
  wire \m_payload_i[29]_i_2_n_0 ;
  wire \m_payload_i[2]_i_2_n_0 ;
  wire \m_payload_i[30]_i_2_n_0 ;
  wire \m_payload_i[31]_i_2_n_0 ;
  wire \m_payload_i[33]_i_2_n_0 ;
  wire \m_payload_i[34]_i_3_n_0 ;
  wire \m_payload_i[5]_i_2_n_0 ;
  wire \m_payload_i[6]_i_2_n_0 ;
  wire \m_payload_i[7]_i_2_n_0 ;
  wire [33:0]\m_payload_i_reg[34]_0 ;
  wire \m_payload_i_reg_n_0_[0] ;
  wire [0:0]m_ready_d;
  wire [0:0]m_ready_d0;
  wire m_valid_i;
  wire m_valid_i_reg_0;
  wire [0:0]s_axi_rready;
  wire [0:0]s_axi_rvalid;
  wire s_ready_i_reg_0;
  wire [34:0]skid_buffer;
  wire \skid_buffer[10]_i_1_n_0 ;
  wire \skid_buffer[11]_i_1_n_0 ;
  wire \skid_buffer[16]_i_1_n_0 ;
  wire \skid_buffer[19]_i_1_n_0 ;
  wire \skid_buffer[20]_i_1_n_0 ;
  wire \skid_buffer[21]_i_1_n_0 ;
  wire \skid_buffer[22]_i_1_n_0 ;
  wire \skid_buffer[23]_i_1_n_0 ;
  wire \skid_buffer[24]_i_1_n_0 ;
  wire \skid_buffer[27]_i_1_n_0 ;
  wire \skid_buffer[32]_i_1_n_0 ;
  wire \skid_buffer[3]_i_1_n_0 ;
  wire \skid_buffer[4]_i_1_n_0 ;
  wire \skid_buffer[8]_i_1_n_0 ;
  wire \skid_buffer[9]_i_1_n_0 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire sr_rvalid;

  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\aresetn_d_reg[1]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\aresetn_d_reg[1]_0 [0]),
        .Q(\aresetn_d_reg[1]_0 [1]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[0]_INST_0 
       (.I0(aa_rready),
        .I1(\m_axi_rready[2] [0]),
        .O(m_axi_rready[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[1]_INST_0 
       (.I0(aa_rready),
        .I1(\m_axi_rready[2] [1]),
        .O(m_axi_rready[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[2]_INST_0 
       (.I0(aa_rready),
        .I1(\m_axi_rready[2] [2]),
        .O(m_axi_rready[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1 
       (.I0(\skid_buffer[10]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(skid_buffer[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1 
       (.I0(\skid_buffer[11]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(skid_buffer[11]));
  LUT3 #(
    .INIT(8'h0E)) 
    \m_payload_i[12]_i_1 
       (.I0(\skid_buffer_reg_n_0_[12] ),
        .I1(aa_rready),
        .I2(\m_payload_i[12]_i_2_n_0 ),
        .O(skid_buffer[12]));
  LUT6 #(
    .INIT(64'h030503F500000000)) 
    \m_payload_i[12]_i_2 
       (.I0(m_axi_rdata[9]),
        .I1(m_axi_rdata[41]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(m_axi_rdata[73]),
        .I5(aa_rready),
        .O(\m_payload_i[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \m_payload_i[13]_i_1 
       (.I0(\skid_buffer_reg_n_0_[13] ),
        .I1(aa_rready),
        .I2(\m_payload_i[13]_i_2_n_0 ),
        .O(skid_buffer[13]));
  LUT6 #(
    .INIT(64'h0000440C00CC440C)) 
    \m_payload_i[13]_i_2 
       (.I0(m_axi_rdata[74]),
        .I1(aa_rready),
        .I2(m_axi_rdata[10]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rdata[42]),
        .O(\m_payload_i[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \m_payload_i[14]_i_1 
       (.I0(\skid_buffer_reg_n_0_[14] ),
        .I1(aa_rready),
        .I2(\m_payload_i[14]_i_2_n_0 ),
        .O(skid_buffer[14]));
  LUT6 #(
    .INIT(64'h0530053F00000000)) 
    \m_payload_i[14]_i_2 
       (.I0(m_axi_rdata[43]),
        .I1(m_axi_rdata[75]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(m_axi_rdata[11]),
        .I5(aa_rready),
        .O(\m_payload_i[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \m_payload_i[15]_i_1 
       (.I0(\skid_buffer_reg_n_0_[15] ),
        .I1(aa_rready),
        .I2(\m_payload_i[15]_i_2_n_0 ),
        .O(skid_buffer[15]));
  LUT6 #(
    .INIT(64'h0000440C00CC440C)) 
    \m_payload_i[15]_i_2 
       (.I0(m_axi_rdata[76]),
        .I1(aa_rready),
        .I2(m_axi_rdata[12]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rdata[44]),
        .O(\m_payload_i[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1 
       (.I0(\skid_buffer[16]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(skid_buffer[16]));
  LUT3 #(
    .INIT(8'h0E)) 
    \m_payload_i[17]_i_1 
       (.I0(\skid_buffer_reg_n_0_[17] ),
        .I1(aa_rready),
        .I2(\m_payload_i[17]_i_2_n_0 ),
        .O(skid_buffer[17]));
  LUT6 #(
    .INIT(64'h0000440C00CC440C)) 
    \m_payload_i[17]_i_2 
       (.I0(m_axi_rdata[78]),
        .I1(aa_rready),
        .I2(m_axi_rdata[14]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rdata[46]),
        .O(\m_payload_i[17]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \m_payload_i[18]_i_1 
       (.I0(\skid_buffer_reg_n_0_[18] ),
        .I1(aa_rready),
        .I2(\m_payload_i[18]_i_2_n_0 ),
        .O(skid_buffer[18]));
  LUT6 #(
    .INIT(64'h030503F500000000)) 
    \m_payload_i[18]_i_2 
       (.I0(m_axi_rdata[15]),
        .I1(m_axi_rdata[47]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(m_axi_rdata[79]),
        .I5(aa_rready),
        .O(\m_payload_i[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1 
       (.I0(\skid_buffer[19]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(skid_buffer[19]));
  LUT3 #(
    .INIT(8'h0E)) 
    \m_payload_i[1]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1] ),
        .I1(aa_rready),
        .I2(\m_payload_i[1]_i_2_n_0 ),
        .O(skid_buffer[1]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT3 #(
    .INIT(8'h70)) 
    \m_payload_i[1]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(aa_rready),
        .O(\m_payload_i[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1 
       (.I0(\skid_buffer[20]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(skid_buffer[20]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1 
       (.I0(\skid_buffer[21]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(skid_buffer[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1 
       (.I0(\skid_buffer[22]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(skid_buffer[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1 
       (.I0(\skid_buffer[23]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(skid_buffer[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1 
       (.I0(\skid_buffer[24]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(skid_buffer[24]));
  LUT3 #(
    .INIT(8'h0E)) 
    \m_payload_i[25]_i_1 
       (.I0(\skid_buffer_reg_n_0_[25] ),
        .I1(aa_rready),
        .I2(\m_payload_i[25]_i_2_n_0 ),
        .O(skid_buffer[25]));
  LUT6 #(
    .INIT(64'h00000C4400CC0C44)) 
    \m_payload_i[25]_i_2 
       (.I0(m_axi_rdata[22]),
        .I1(aa_rready),
        .I2(m_axi_rdata[54]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(m_axi_rdata[86]),
        .O(\m_payload_i[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \m_payload_i[26]_i_1 
       (.I0(\skid_buffer_reg_n_0_[26] ),
        .I1(aa_rready),
        .I2(\m_payload_i[26]_i_2_n_0 ),
        .O(skid_buffer[26]));
  LUT6 #(
    .INIT(64'h00000C4400CC0C44)) 
    \m_payload_i[26]_i_2 
       (.I0(m_axi_rdata[23]),
        .I1(aa_rready),
        .I2(m_axi_rdata[55]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(m_axi_rdata[87]),
        .O(\m_payload_i[26]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1 
       (.I0(\skid_buffer[27]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(skid_buffer[27]));
  LUT3 #(
    .INIT(8'h0E)) 
    \m_payload_i[28]_i_1 
       (.I0(\skid_buffer_reg_n_0_[28] ),
        .I1(aa_rready),
        .I2(\m_payload_i[28]_i_2_n_0 ),
        .O(skid_buffer[28]));
  LUT6 #(
    .INIT(64'h030503F500000000)) 
    \m_payload_i[28]_i_2 
       (.I0(m_axi_rdata[25]),
        .I1(m_axi_rdata[57]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(m_axi_rdata[89]),
        .I5(aa_rready),
        .O(\m_payload_i[28]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \m_payload_i[29]_i_1 
       (.I0(\skid_buffer_reg_n_0_[29] ),
        .I1(aa_rready),
        .I2(\m_payload_i[29]_i_2_n_0 ),
        .O(skid_buffer[29]));
  LUT6 #(
    .INIT(64'h0530053F00000000)) 
    \m_payload_i[29]_i_2 
       (.I0(m_axi_rdata[58]),
        .I1(m_axi_rdata[90]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(m_axi_rdata[26]),
        .I5(aa_rready),
        .O(\m_payload_i[29]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \m_payload_i[2]_i_1 
       (.I0(\skid_buffer_reg_n_0_[2] ),
        .I1(aa_rready),
        .I2(\m_payload_i[2]_i_2_n_0 ),
        .O(skid_buffer[2]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \m_payload_i[2]_i_2 
       (.I0(aa_rready),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\m_payload_i[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \m_payload_i[30]_i_1 
       (.I0(\skid_buffer_reg_n_0_[30] ),
        .I1(aa_rready),
        .I2(\m_payload_i[30]_i_2_n_0 ),
        .O(skid_buffer[30]));
  LUT6 #(
    .INIT(64'h0530053F00000000)) 
    \m_payload_i[30]_i_2 
       (.I0(m_axi_rdata[59]),
        .I1(m_axi_rdata[91]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(m_axi_rdata[27]),
        .I5(aa_rready),
        .O(\m_payload_i[30]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \m_payload_i[31]_i_1 
       (.I0(\skid_buffer_reg_n_0_[31] ),
        .I1(aa_rready),
        .I2(\m_payload_i[31]_i_2_n_0 ),
        .O(skid_buffer[31]));
  LUT6 #(
    .INIT(64'h0000440C00CC440C)) 
    \m_payload_i[31]_i_2 
       (.I0(m_axi_rdata[92]),
        .I1(aa_rready),
        .I2(m_axi_rdata[28]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rdata[60]),
        .O(\m_payload_i[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1 
       (.I0(\skid_buffer[32]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(skid_buffer[32]));
  LUT3 #(
    .INIT(8'h0E)) 
    \m_payload_i[33]_i_1 
       (.I0(\skid_buffer_reg_n_0_[33] ),
        .I1(aa_rready),
        .I2(\m_payload_i[33]_i_2_n_0 ),
        .O(skid_buffer[33]));
  LUT6 #(
    .INIT(64'h0530053F00000000)) 
    \m_payload_i[33]_i_2 
       (.I0(m_axi_rdata[62]),
        .I1(m_axi_rdata[94]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(m_axi_rdata[30]),
        .I5(aa_rready),
        .O(\m_payload_i[33]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \m_payload_i[34]_i_2 
       (.I0(\skid_buffer_reg_n_0_[34] ),
        .I1(aa_rready),
        .I2(\m_payload_i[34]_i_3_n_0 ),
        .O(skid_buffer[34]));
  LUT6 #(
    .INIT(64'h0530053F00000000)) 
    \m_payload_i[34]_i_3 
       (.I0(m_axi_rdata[63]),
        .I1(m_axi_rdata[95]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(m_axi_rdata[31]),
        .I5(aa_rready),
        .O(\m_payload_i[34]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1 
       (.I0(\skid_buffer[3]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(skid_buffer[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1 
       (.I0(\skid_buffer[4]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(skid_buffer[4]));
  LUT3 #(
    .INIT(8'h0E)) 
    \m_payload_i[5]_i_1 
       (.I0(\skid_buffer_reg_n_0_[5] ),
        .I1(aa_rready),
        .I2(\m_payload_i[5]_i_2_n_0 ),
        .O(skid_buffer[5]));
  LUT6 #(
    .INIT(64'h0530053F00000000)) 
    \m_payload_i[5]_i_2 
       (.I0(m_axi_rdata[34]),
        .I1(m_axi_rdata[66]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(m_axi_rdata[2]),
        .I5(aa_rready),
        .O(\m_payload_i[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \m_payload_i[6]_i_1 
       (.I0(\skid_buffer_reg_n_0_[6] ),
        .I1(aa_rready),
        .I2(\m_payload_i[6]_i_2_n_0 ),
        .O(skid_buffer[6]));
  LUT6 #(
    .INIT(64'h00000C4400CC0C44)) 
    \m_payload_i[6]_i_2 
       (.I0(m_axi_rdata[3]),
        .I1(aa_rready),
        .I2(m_axi_rdata[35]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(m_axi_rdata[67]),
        .O(\m_payload_i[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \m_payload_i[7]_i_1 
       (.I0(\skid_buffer_reg_n_0_[7] ),
        .I1(aa_rready),
        .I2(\m_payload_i[7]_i_2_n_0 ),
        .O(skid_buffer[7]));
  LUT6 #(
    .INIT(64'h0000440C00CC440C)) 
    \m_payload_i[7]_i_2 
       (.I0(m_axi_rdata[68]),
        .I1(aa_rready),
        .I2(m_axi_rdata[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rdata[36]),
        .O(\m_payload_i[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1 
       (.I0(\skid_buffer[8]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(skid_buffer[8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1 
       (.I0(\skid_buffer[9]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(skid_buffer[9]));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[0]),
        .Q(\m_payload_i_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[10]),
        .Q(\m_payload_i_reg[34]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[11]),
        .Q(\m_payload_i_reg[34]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[12]),
        .Q(\m_payload_i_reg[34]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[13]),
        .Q(\m_payload_i_reg[34]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[14]),
        .Q(\m_payload_i_reg[34]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[15]),
        .Q(\m_payload_i_reg[34]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[16]),
        .Q(\m_payload_i_reg[34]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[17]),
        .Q(\m_payload_i_reg[34]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[18]),
        .Q(\m_payload_i_reg[34]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[19]),
        .Q(\m_payload_i_reg[34]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[1]),
        .Q(\m_payload_i_reg[34]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[20]),
        .Q(\m_payload_i_reg[34]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[21]),
        .Q(\m_payload_i_reg[34]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[22]),
        .Q(\m_payload_i_reg[34]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[23]),
        .Q(\m_payload_i_reg[34]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[24]),
        .Q(\m_payload_i_reg[34]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[25]),
        .Q(\m_payload_i_reg[34]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[26]),
        .Q(\m_payload_i_reg[34]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[27]),
        .Q(\m_payload_i_reg[34]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[28]),
        .Q(\m_payload_i_reg[34]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[29]),
        .Q(\m_payload_i_reg[34]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[2]),
        .Q(\m_payload_i_reg[34]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[30]),
        .Q(\m_payload_i_reg[34]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[31]),
        .Q(\m_payload_i_reg[34]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[32]),
        .Q(\m_payload_i_reg[34]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[33]),
        .Q(\m_payload_i_reg[34]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[34]),
        .Q(\m_payload_i_reg[34]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[3]),
        .Q(\m_payload_i_reg[34]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[4]),
        .Q(\m_payload_i_reg[34]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[5]),
        .Q(\m_payload_i_reg[34]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[6]),
        .Q(\m_payload_i_reg[34]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[7]),
        .Q(\m_payload_i_reg[34]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[8]),
        .Q(\m_payload_i_reg[34]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[9]),
        .Q(\m_payload_i_reg[34]_0 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \m_ready_d[1]_i_3 
       (.I0(\m_payload_i_reg_n_0_[0] ),
        .I1(sr_rvalid),
        .I2(s_axi_rready),
        .I3(m_valid_i),
        .I4(aa_grant_rnw),
        .I5(m_ready_d),
        .O(m_ready_d0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_reg_0),
        .Q(sr_rvalid),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_rvalid[0]_INST_0 
       (.I0(sr_rvalid),
        .I1(aa_grant_any),
        .O(s_axi_rvalid));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_reg_0),
        .Q(aa_rready),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \skid_buffer[0]_i_1 
       (.I0(aa_rready),
        .I1(\skid_buffer_reg_n_0_[0] ),
        .O(skid_buffer[0]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \skid_buffer[10]_i_1 
       (.I0(m_axi_rdata[7]),
        .I1(m_axi_rdata[71]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(m_axi_rdata[39]),
        .O(\skid_buffer[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \skid_buffer[11]_i_1 
       (.I0(m_axi_rdata[8]),
        .I1(m_axi_rdata[72]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(m_axi_rdata[40]),
        .O(\skid_buffer[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \skid_buffer[16]_i_1 
       (.I0(m_axi_rdata[13]),
        .I1(m_axi_rdata[77]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(m_axi_rdata[45]),
        .O(\skid_buffer[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \skid_buffer[19]_i_1 
       (.I0(m_axi_rdata[16]),
        .I1(m_axi_rdata[80]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(m_axi_rdata[48]),
        .O(\skid_buffer[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \skid_buffer[20]_i_1 
       (.I0(m_axi_rdata[49]),
        .I1(m_axi_rdata[81]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(m_axi_rdata[17]),
        .O(\skid_buffer[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \skid_buffer[21]_i_1 
       (.I0(m_axi_rdata[18]),
        .I1(m_axi_rdata[82]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(m_axi_rdata[50]),
        .O(\skid_buffer[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \skid_buffer[22]_i_1 
       (.I0(m_axi_rdata[19]),
        .I1(m_axi_rdata[83]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(m_axi_rdata[51]),
        .O(\skid_buffer[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \skid_buffer[23]_i_1 
       (.I0(m_axi_rdata[84]),
        .I1(m_axi_rdata[52]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(m_axi_rdata[20]),
        .O(\skid_buffer[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \skid_buffer[24]_i_1 
       (.I0(m_axi_rdata[21]),
        .I1(m_axi_rdata[85]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(m_axi_rdata[53]),
        .O(\skid_buffer[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \skid_buffer[27]_i_1 
       (.I0(m_axi_rdata[88]),
        .I1(m_axi_rdata[56]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(m_axi_rdata[24]),
        .O(\skid_buffer[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \skid_buffer[32]_i_1 
       (.I0(m_axi_rdata[93]),
        .I1(m_axi_rdata[61]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(m_axi_rdata[29]),
        .O(\skid_buffer[32]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \skid_buffer[3]_i_1 
       (.I0(m_axi_rdata[0]),
        .I1(m_axi_rdata[64]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(m_axi_rdata[32]),
        .O(\skid_buffer[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \skid_buffer[4]_i_1 
       (.I0(m_axi_rdata[1]),
        .I1(m_axi_rdata[65]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(m_axi_rdata[33]),
        .O(\skid_buffer[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \skid_buffer[8]_i_1 
       (.I0(m_axi_rdata[5]),
        .I1(m_axi_rdata[69]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(m_axi_rdata[37]),
        .O(\skid_buffer[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \skid_buffer[9]_i_1 
       (.I0(m_axi_rdata[6]),
        .I1(m_axi_rdata[70]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(m_axi_rdata[38]),
        .O(\skid_buffer[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[10]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[11]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[16]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[19]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[20]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[21]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[22]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[23]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[24]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[27]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[32]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[33]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[34]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[3]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[4]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[8]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[9]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sc_exit_v1_0_8_axi3_conv" *) 
module zynq_blk_smartconnect_0_0_sc_exit_v1_0_8_axi3_conv
   (\gen_wsplitter.wcnt_last_reg_0 ,
    \state_reg[m_valid_i] ,
    \gen_pipelined.mesg_reg_reg[0] ,
    \gen_wsplitter.w_burst_continue_reg_0 ,
    \gen_pipelined.state_reg[1] ,
    Q,
    D,
    s_axi_awready,
    \m_vector_i_reg[1144] ,
    s_axi_bresp,
    \m_vector_i_reg[137] ,
    m_awsize_i1__0,
    aclk,
    areset,
    mr_axi_wready,
    s_axi_wvalid,
    \gen_pipelined.mesg_reg_reg[0]_0 ,
    mr_axi_bvalid,
    s_axi_bready,
    s_axi_awvalid,
    s_axi_awlen,
    s_axi_awaddr,
    s_axi_awuser,
    C,
    s_axi_awcache,
    s_axi_awqos,
    s_axi_awprot,
    s_axi_awid,
    mr_axi_awready,
    s_write_cmd_vacancy,
    mr_bvector);
  output \gen_wsplitter.wcnt_last_reg_0 ;
  output \state_reg[m_valid_i] ;
  output \gen_pipelined.mesg_reg_reg[0] ;
  output \gen_wsplitter.w_burst_continue_reg_0 ;
  output \gen_pipelined.state_reg[1] ;
  output [0:0]Q;
  output [0:0]D;
  output s_axi_awready;
  output [51:0]\m_vector_i_reg[1144] ;
  output [1:0]s_axi_bresp;
  output [1:0]\m_vector_i_reg[137] ;
  output m_awsize_i1__0;
  input aclk;
  input areset;
  input mr_axi_wready;
  input s_axi_wvalid;
  input \gen_pipelined.mesg_reg_reg[0]_0 ;
  input mr_axi_bvalid;
  input s_axi_bready;
  input s_axi_awvalid;
  input [7:0]s_axi_awlen;
  input [31:0]s_axi_awaddr;
  input [10:0]s_axi_awuser;
  input [24:0]C;
  input [3:0]s_axi_awcache;
  input [3:0]s_axi_awqos;
  input [2:0]s_axi_awprot;
  input [1:0]s_axi_awid;
  input mr_axi_awready;
  input s_write_cmd_vacancy;
  input [1:0]mr_bvector;

  wire [24:0]C;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire areset;
  wire aw_cmd_reg_n_1;
  wire aw_cmd_reg_n_13;
  wire aw_cmd_reg_n_14;
  wire aw_cmd_reg_n_15;
  wire aw_cmd_reg_n_17;
  wire aw_cmd_reg_n_3;
  wire aw_cmd_reg_n_4;
  wire aw_cmd_reg_n_5;
  wire aw_cmd_reg_n_6;
  wire aw_cmd_reg_n_7;
  wire \gen_pipelined.mesg_reg_reg[0] ;
  wire \gen_pipelined.mesg_reg_reg[0]_0 ;
  wire \gen_pipelined.state_reg[1] ;
  wire \gen_wsplitter.accum_bresp_reg_n_0_[0][0] ;
  wire \gen_wsplitter.accum_bresp_reg_n_0_[0][1] ;
  wire \gen_wsplitter.aw_split_state_reg_n_0 ;
  wire \gen_wsplitter.awsplit_addr[11]_i_2_n_0 ;
  wire \gen_wsplitter.awsplit_addr[11]_i_3_n_0 ;
  wire \gen_wsplitter.awsplit_addr[11]_i_4_n_0 ;
  wire \gen_wsplitter.awsplit_addr[11]_i_5_n_0 ;
  wire \gen_wsplitter.awsplit_addr[15]_i_2_n_0 ;
  wire \gen_wsplitter.awsplit_addr[15]_i_3_n_0 ;
  wire \gen_wsplitter.awsplit_addr[15]_i_4_n_0 ;
  wire \gen_wsplitter.awsplit_addr[15]_i_5_n_0 ;
  wire \gen_wsplitter.awsplit_addr[19]_i_2_n_0 ;
  wire \gen_wsplitter.awsplit_addr[19]_i_3_n_0 ;
  wire \gen_wsplitter.awsplit_addr[19]_i_4_n_0 ;
  wire \gen_wsplitter.awsplit_addr[19]_i_5_n_0 ;
  wire \gen_wsplitter.awsplit_addr[23]_i_2_n_0 ;
  wire \gen_wsplitter.awsplit_addr[23]_i_3_n_0 ;
  wire \gen_wsplitter.awsplit_addr[23]_i_4_n_0 ;
  wire \gen_wsplitter.awsplit_addr[23]_i_5_n_0 ;
  wire \gen_wsplitter.awsplit_addr[27]_i_2_n_0 ;
  wire \gen_wsplitter.awsplit_addr[27]_i_3_n_0 ;
  wire \gen_wsplitter.awsplit_addr[27]_i_4_n_0 ;
  wire \gen_wsplitter.awsplit_addr[27]_i_5_n_0 ;
  wire \gen_wsplitter.awsplit_addr[31]_i_2_n_0 ;
  wire \gen_wsplitter.awsplit_addr[7]_i_1_n_0 ;
  wire \gen_wsplitter.awsplit_addr[8]_i_2_n_0 ;
  wire \gen_wsplitter.awsplit_addr[8]_i_3_n_0 ;
  wire \gen_wsplitter.awsplit_addr[8]_i_4_n_0 ;
  wire \gen_wsplitter.awsplit_addr[8]_i_5_n_0 ;
  wire [31:7]\gen_wsplitter.awsplit_addr_reg ;
  wire \gen_wsplitter.awsplit_addr_reg[11]_i_1_n_0 ;
  wire \gen_wsplitter.awsplit_addr_reg[11]_i_1_n_4 ;
  wire \gen_wsplitter.awsplit_addr_reg[11]_i_1_n_5 ;
  wire \gen_wsplitter.awsplit_addr_reg[11]_i_1_n_6 ;
  wire \gen_wsplitter.awsplit_addr_reg[11]_i_1_n_7 ;
  wire \gen_wsplitter.awsplit_addr_reg[15]_i_1_n_0 ;
  wire \gen_wsplitter.awsplit_addr_reg[15]_i_1_n_4 ;
  wire \gen_wsplitter.awsplit_addr_reg[15]_i_1_n_5 ;
  wire \gen_wsplitter.awsplit_addr_reg[15]_i_1_n_6 ;
  wire \gen_wsplitter.awsplit_addr_reg[15]_i_1_n_7 ;
  wire \gen_wsplitter.awsplit_addr_reg[19]_i_1_n_0 ;
  wire \gen_wsplitter.awsplit_addr_reg[19]_i_1_n_4 ;
  wire \gen_wsplitter.awsplit_addr_reg[19]_i_1_n_5 ;
  wire \gen_wsplitter.awsplit_addr_reg[19]_i_1_n_6 ;
  wire \gen_wsplitter.awsplit_addr_reg[19]_i_1_n_7 ;
  wire \gen_wsplitter.awsplit_addr_reg[23]_i_1_n_0 ;
  wire \gen_wsplitter.awsplit_addr_reg[23]_i_1_n_4 ;
  wire \gen_wsplitter.awsplit_addr_reg[23]_i_1_n_5 ;
  wire \gen_wsplitter.awsplit_addr_reg[23]_i_1_n_6 ;
  wire \gen_wsplitter.awsplit_addr_reg[23]_i_1_n_7 ;
  wire \gen_wsplitter.awsplit_addr_reg[27]_i_1_n_0 ;
  wire \gen_wsplitter.awsplit_addr_reg[27]_i_1_n_4 ;
  wire \gen_wsplitter.awsplit_addr_reg[27]_i_1_n_5 ;
  wire \gen_wsplitter.awsplit_addr_reg[27]_i_1_n_6 ;
  wire \gen_wsplitter.awsplit_addr_reg[27]_i_1_n_7 ;
  wire \gen_wsplitter.awsplit_addr_reg[31]_i_1_n_7 ;
  wire \gen_wsplitter.awsplit_addr_reg[8]_i_1_n_0 ;
  wire \gen_wsplitter.awsplit_addr_reg[8]_i_1_n_4 ;
  wire \gen_wsplitter.awsplit_addr_reg[8]_i_1_n_5 ;
  wire \gen_wsplitter.awsplit_addr_reg[8]_i_1_n_6 ;
  wire [3:0]\gen_wsplitter.awsplit_len_last_d ;
  wire \gen_wsplitter.awsplit_len_last_d[0]_i_1_n_0 ;
  wire \gen_wsplitter.awsplit_len_last_d[1]_i_1_n_0 ;
  wire \gen_wsplitter.awsplit_len_last_d[2]_i_1_n_0 ;
  wire \gen_wsplitter.awsplit_len_last_d[3]_i_2_n_0 ;
  wire \gen_wsplitter.awsplit_len_last_d[3]_i_3_n_0 ;
  wire \gen_wsplitter.awsplit_push_d ;
  wire \gen_wsplitter.awsplit_thread ;
  wire \gen_wsplitter.awsplit_vacancy_i_2_n_0 ;
  wire \gen_wsplitter.awsplit_vacancy_reg_n_0 ;
  wire \gen_wsplitter.awtrans_cntr ;
  wire [7:0]\gen_wsplitter.awtrans_cntr0_in ;
  wire \gen_wsplitter.awtrans_cntr[2]_i_2_n_0 ;
  wire \gen_wsplitter.awtrans_cntr[2]_i_3_n_0 ;
  wire \gen_wsplitter.awtrans_cntr[4]_i_2_n_0 ;
  wire \gen_wsplitter.awtrans_cntr[4]_i_3_n_0 ;
  wire \gen_wsplitter.awtrans_cntr[4]_i_4_n_0 ;
  wire \gen_wsplitter.awtrans_cntr[5]_i_2_n_0 ;
  wire \gen_wsplitter.awtrans_cntr[7]_i_3_n_0 ;
  wire \gen_wsplitter.awtrans_cntr[7]_i_4_n_0 ;
  wire \gen_wsplitter.awtrans_cntr[7]_i_5_n_0 ;
  wire \gen_wsplitter.gen_wthread_loop[0].b_split_fifo_n_1 ;
  wire \gen_wsplitter.gen_wthread_loop[0].b_split_fifo_n_2 ;
  wire [3:0]\gen_wsplitter.s_axi_awcache_d ;
  wire \gen_wsplitter.s_axi_awid_d ;
  wire \gen_wsplitter.s_axi_awid_d_reg_n_0_[0] ;
  wire \gen_wsplitter.s_axi_awid_d_reg_n_0_[1] ;
  wire [2:0]\gen_wsplitter.s_axi_awprot_d ;
  wire [3:0]\gen_wsplitter.s_axi_awqos_d ;
  wire [3:0]\gen_wsplitter.sr_axi_awlen_d ;
  wire \gen_wsplitter.w_acceptance[0]_i_1_n_0 ;
  wire [4:0]\gen_wsplitter.w_acceptance_reg__0 ;
  wire \gen_wsplitter.w_burst_continue_reg_0 ;
  wire \gen_wsplitter.w_split_fifo_n_10 ;
  wire \gen_wsplitter.w_split_fifo_n_12 ;
  wire \gen_wsplitter.w_split_fifo_n_13 ;
  wire [7:0]\gen_wsplitter.wcnt ;
  wire \gen_wsplitter.wcnt[7]_i_5_n_0 ;
  wire \gen_wsplitter.wcnt_last1_out ;
  wire \gen_wsplitter.wcnt_last_i_2_n_0 ;
  wire \gen_wsplitter.wcnt_last_reg_0 ;
  wire [7:0]\gen_wsplitter.wcnt_reg__0 ;
  wire m_awsize_i1__0;
  wire [51:0]\m_vector_i_reg[1144] ;
  wire [1:0]\m_vector_i_reg[137] ;
  wire mr_axi_awready;
  wire mr_axi_bvalid;
  wire mr_axi_wready;
  wire [1:0]mr_bvector;
  wire [1128:1125]s_awcmd;
  wire [31:0]s_axi_awaddr;
  wire [3:0]s_axi_awcache;
  wire [1:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire [10:0]s_axi_awuser;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_wvalid;
  wire s_write_cmd_vacancy;
  wire [7:0]sel0;
  wire \state_reg[m_valid_i] ;
  wire [2:0]\NLW_gen_wsplitter.awsplit_addr_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_gen_wsplitter.awsplit_addr_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_gen_wsplitter.awsplit_addr_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_gen_wsplitter.awsplit_addr_reg[23]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_gen_wsplitter.awsplit_addr_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wsplitter.awsplit_addr_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gen_wsplitter.awsplit_addr_reg[31]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_gen_wsplitter.awsplit_addr_reg[8]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gen_wsplitter.awsplit_addr_reg[8]_i_1_O_UNCONNECTED ;

  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall_28 aw_cmd_reg
       (.D({aw_cmd_reg_n_3,aw_cmd_reg_n_4,aw_cmd_reg_n_5,aw_cmd_reg_n_6}),
        .E(aw_cmd_reg_n_1),
        .Q(\gen_wsplitter.w_acceptance_reg__0 ),
        .aclk(aclk),
        .areset(areset),
        .\gen_rd_b.doutb_reg_reg[4] (s_awcmd),
        .\gen_rd_b.doutb_reg_reg[8] (aw_cmd_reg_n_13),
        .\gen_wsplitter.aw_split_state_reg (\gen_wsplitter.awsplit_vacancy_reg_n_0 ),
        .\gen_wsplitter.aw_split_state_reg_0 (\gen_wsplitter.awtrans_cntr[7]_i_3_n_0 ),
        .\gen_wsplitter.aw_split_state_reg_1 (\gen_wsplitter.awtrans_cntr[7]_i_4_n_0 ),
        .\gen_wsplitter.awsplit_addr_reg (\gen_wsplitter.awsplit_addr_reg ),
        .\gen_wsplitter.awsplit_thread (\gen_wsplitter.awsplit_thread ),
        .\gen_wsplitter.awsplit_vacancy_reg (aw_cmd_reg_n_15),
        .\gen_wsplitter.awsplit_vacancy_reg_0 (\gen_wsplitter.awsplit_vacancy_i_2_n_0 ),
        .\gen_wsplitter.awsplit_vacancy_reg_1 (\gen_pipelined.mesg_reg_reg[0]_0 ),
        .\gen_wsplitter.awtrans_cntr (\gen_wsplitter.awtrans_cntr ),
        .\gen_wsplitter.awtrans_cntr_reg[5] (aw_cmd_reg_n_14),
        .\gen_wsplitter.w_acceptance_reg[1] (aw_cmd_reg_n_17),
        .m_awsize_i1__0(m_awsize_i1__0),
        .\m_vector_i_reg[1030]_0 ({\gen_wsplitter.s_axi_awid_d_reg_n_0_[1] ,\gen_wsplitter.s_axi_awid_d_reg_n_0_[0] }),
        .\m_vector_i_reg[1126]_0 (sel0),
        .\m_vector_i_reg[1136]_0 (\gen_wsplitter.s_axi_awprot_d ),
        .\m_vector_i_reg[1140]_0 (\gen_wsplitter.s_axi_awqos_d ),
        .\m_vector_i_reg[1144]_0 (\m_vector_i_reg[1144] ),
        .\m_vector_i_reg[1144]_1 (\gen_wsplitter.s_axi_awcache_d ),
        .\m_vector_i_reg[137]_0 (\m_vector_i_reg[137] ),
        .mr_axi_awready(mr_axi_awready),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awcache(s_axi_awcache),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awready(s_axi_awready),
        .s_axi_awuser(s_axi_awuser),
        .s_axi_awvalid(s_axi_awvalid),
        .s_write_cmd_vacancy(s_write_cmd_vacancy),
        .\skid_buffer_reg[1128]_0 (\gen_wsplitter.awsplit_len_last_d ),
        .\skid_buffer_reg[138]_0 (\gen_wsplitter.aw_split_state_reg_n_0 ),
        .\state_reg[m_valid_i]_0 (\state_reg[m_valid_i] ),
        .\state_reg[s_ready_i]_0 (aw_cmd_reg_n_7));
  FDRE #(
    .INIT(1'b1)) 
    \gen_wsplitter.accum_bresp_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_wsplitter.gen_wthread_loop[0].b_split_fifo_n_1 ),
        .Q(\gen_wsplitter.accum_bresp_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.accum_bresp_reg[0][1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_wsplitter.gen_wthread_loop[0].b_split_fifo_n_2 ),
        .Q(\gen_wsplitter.accum_bresp_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.aw_split_state_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(aw_cmd_reg_n_15),
        .Q(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .R(areset));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[11]_i_2 
       (.I0(\gen_wsplitter.awsplit_addr_reg [14]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[7]),
        .O(\gen_wsplitter.awsplit_addr[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[11]_i_3 
       (.I0(\gen_wsplitter.awsplit_addr_reg [13]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[6]),
        .O(\gen_wsplitter.awsplit_addr[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[11]_i_4 
       (.I0(\gen_wsplitter.awsplit_addr_reg [12]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[5]),
        .O(\gen_wsplitter.awsplit_addr[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[11]_i_5 
       (.I0(\gen_wsplitter.awsplit_addr_reg [11]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[4]),
        .O(\gen_wsplitter.awsplit_addr[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[15]_i_2 
       (.I0(\gen_wsplitter.awsplit_addr_reg [18]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[11]),
        .O(\gen_wsplitter.awsplit_addr[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[15]_i_3 
       (.I0(\gen_wsplitter.awsplit_addr_reg [17]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[10]),
        .O(\gen_wsplitter.awsplit_addr[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[15]_i_4 
       (.I0(\gen_wsplitter.awsplit_addr_reg [16]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[9]),
        .O(\gen_wsplitter.awsplit_addr[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[15]_i_5 
       (.I0(\gen_wsplitter.awsplit_addr_reg [15]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[8]),
        .O(\gen_wsplitter.awsplit_addr[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[19]_i_2 
       (.I0(\gen_wsplitter.awsplit_addr_reg [22]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[15]),
        .O(\gen_wsplitter.awsplit_addr[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[19]_i_3 
       (.I0(\gen_wsplitter.awsplit_addr_reg [21]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[14]),
        .O(\gen_wsplitter.awsplit_addr[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[19]_i_4 
       (.I0(\gen_wsplitter.awsplit_addr_reg [20]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[13]),
        .O(\gen_wsplitter.awsplit_addr[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[19]_i_5 
       (.I0(\gen_wsplitter.awsplit_addr_reg [19]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[12]),
        .O(\gen_wsplitter.awsplit_addr[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[23]_i_2 
       (.I0(\gen_wsplitter.awsplit_addr_reg [26]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[19]),
        .O(\gen_wsplitter.awsplit_addr[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[23]_i_3 
       (.I0(\gen_wsplitter.awsplit_addr_reg [25]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[18]),
        .O(\gen_wsplitter.awsplit_addr[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[23]_i_4 
       (.I0(\gen_wsplitter.awsplit_addr_reg [24]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[17]),
        .O(\gen_wsplitter.awsplit_addr[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[23]_i_5 
       (.I0(\gen_wsplitter.awsplit_addr_reg [23]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[16]),
        .O(\gen_wsplitter.awsplit_addr[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[27]_i_2 
       (.I0(\gen_wsplitter.awsplit_addr_reg [30]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[23]),
        .O(\gen_wsplitter.awsplit_addr[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[27]_i_3 
       (.I0(\gen_wsplitter.awsplit_addr_reg [29]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[22]),
        .O(\gen_wsplitter.awsplit_addr[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[27]_i_4 
       (.I0(\gen_wsplitter.awsplit_addr_reg [28]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[21]),
        .O(\gen_wsplitter.awsplit_addr[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[27]_i_5 
       (.I0(\gen_wsplitter.awsplit_addr_reg [27]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[20]),
        .O(\gen_wsplitter.awsplit_addr[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[31]_i_2 
       (.I0(\gen_wsplitter.awsplit_addr_reg [31]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[24]),
        .O(\gen_wsplitter.awsplit_addr[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2E)) 
    \gen_wsplitter.awsplit_addr[7]_i_1 
       (.I0(C[0]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(\gen_wsplitter.awsplit_addr_reg [7]),
        .O(\gen_wsplitter.awsplit_addr[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[8]_i_2 
       (.I0(\gen_wsplitter.awsplit_addr_reg [10]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[3]),
        .O(\gen_wsplitter.awsplit_addr[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[8]_i_3 
       (.I0(\gen_wsplitter.awsplit_addr_reg [9]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[2]),
        .O(\gen_wsplitter.awsplit_addr[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.awsplit_addr[8]_i_4 
       (.I0(\gen_wsplitter.awsplit_addr_reg [8]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(C[1]),
        .O(\gen_wsplitter.awsplit_addr[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2E)) 
    \gen_wsplitter.awsplit_addr[8]_i_5 
       (.I0(C[0]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(\gen_wsplitter.awsplit_addr_reg [7]),
        .O(\gen_wsplitter.awsplit_addr[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[10] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[8]_i_1_n_4 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[11] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[11]_i_1_n_7 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [11]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \gen_wsplitter.awsplit_addr_reg[11]_i_1 
       (.CI(\gen_wsplitter.awsplit_addr_reg[8]_i_1_n_0 ),
        .CO({\gen_wsplitter.awsplit_addr_reg[11]_i_1_n_0 ,\NLW_gen_wsplitter.awsplit_addr_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_wsplitter.awsplit_addr_reg[11]_i_1_n_4 ,\gen_wsplitter.awsplit_addr_reg[11]_i_1_n_5 ,\gen_wsplitter.awsplit_addr_reg[11]_i_1_n_6 ,\gen_wsplitter.awsplit_addr_reg[11]_i_1_n_7 }),
        .S({\gen_wsplitter.awsplit_addr[11]_i_2_n_0 ,\gen_wsplitter.awsplit_addr[11]_i_3_n_0 ,\gen_wsplitter.awsplit_addr[11]_i_4_n_0 ,\gen_wsplitter.awsplit_addr[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[12] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[11]_i_1_n_6 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[13] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[11]_i_1_n_5 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[14] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[11]_i_1_n_4 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[15] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[15]_i_1_n_7 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [15]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \gen_wsplitter.awsplit_addr_reg[15]_i_1 
       (.CI(\gen_wsplitter.awsplit_addr_reg[11]_i_1_n_0 ),
        .CO({\gen_wsplitter.awsplit_addr_reg[15]_i_1_n_0 ,\NLW_gen_wsplitter.awsplit_addr_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_wsplitter.awsplit_addr_reg[15]_i_1_n_4 ,\gen_wsplitter.awsplit_addr_reg[15]_i_1_n_5 ,\gen_wsplitter.awsplit_addr_reg[15]_i_1_n_6 ,\gen_wsplitter.awsplit_addr_reg[15]_i_1_n_7 }),
        .S({\gen_wsplitter.awsplit_addr[15]_i_2_n_0 ,\gen_wsplitter.awsplit_addr[15]_i_3_n_0 ,\gen_wsplitter.awsplit_addr[15]_i_4_n_0 ,\gen_wsplitter.awsplit_addr[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[16] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[15]_i_1_n_6 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[17] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[15]_i_1_n_5 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[18] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[15]_i_1_n_4 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[19] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[19]_i_1_n_7 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [19]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \gen_wsplitter.awsplit_addr_reg[19]_i_1 
       (.CI(\gen_wsplitter.awsplit_addr_reg[15]_i_1_n_0 ),
        .CO({\gen_wsplitter.awsplit_addr_reg[19]_i_1_n_0 ,\NLW_gen_wsplitter.awsplit_addr_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_wsplitter.awsplit_addr_reg[19]_i_1_n_4 ,\gen_wsplitter.awsplit_addr_reg[19]_i_1_n_5 ,\gen_wsplitter.awsplit_addr_reg[19]_i_1_n_6 ,\gen_wsplitter.awsplit_addr_reg[19]_i_1_n_7 }),
        .S({\gen_wsplitter.awsplit_addr[19]_i_2_n_0 ,\gen_wsplitter.awsplit_addr[19]_i_3_n_0 ,\gen_wsplitter.awsplit_addr[19]_i_4_n_0 ,\gen_wsplitter.awsplit_addr[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[20] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[19]_i_1_n_6 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[21] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[19]_i_1_n_5 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[22] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[19]_i_1_n_4 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[23] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[23]_i_1_n_7 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [23]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \gen_wsplitter.awsplit_addr_reg[23]_i_1 
       (.CI(\gen_wsplitter.awsplit_addr_reg[19]_i_1_n_0 ),
        .CO({\gen_wsplitter.awsplit_addr_reg[23]_i_1_n_0 ,\NLW_gen_wsplitter.awsplit_addr_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_wsplitter.awsplit_addr_reg[23]_i_1_n_4 ,\gen_wsplitter.awsplit_addr_reg[23]_i_1_n_5 ,\gen_wsplitter.awsplit_addr_reg[23]_i_1_n_6 ,\gen_wsplitter.awsplit_addr_reg[23]_i_1_n_7 }),
        .S({\gen_wsplitter.awsplit_addr[23]_i_2_n_0 ,\gen_wsplitter.awsplit_addr[23]_i_3_n_0 ,\gen_wsplitter.awsplit_addr[23]_i_4_n_0 ,\gen_wsplitter.awsplit_addr[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[24] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[23]_i_1_n_6 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[25] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[23]_i_1_n_5 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[26] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[23]_i_1_n_4 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[27] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[27]_i_1_n_7 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [27]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \gen_wsplitter.awsplit_addr_reg[27]_i_1 
       (.CI(\gen_wsplitter.awsplit_addr_reg[23]_i_1_n_0 ),
        .CO({\gen_wsplitter.awsplit_addr_reg[27]_i_1_n_0 ,\NLW_gen_wsplitter.awsplit_addr_reg[27]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_wsplitter.awsplit_addr_reg[27]_i_1_n_4 ,\gen_wsplitter.awsplit_addr_reg[27]_i_1_n_5 ,\gen_wsplitter.awsplit_addr_reg[27]_i_1_n_6 ,\gen_wsplitter.awsplit_addr_reg[27]_i_1_n_7 }),
        .S({\gen_wsplitter.awsplit_addr[27]_i_2_n_0 ,\gen_wsplitter.awsplit_addr[27]_i_3_n_0 ,\gen_wsplitter.awsplit_addr[27]_i_4_n_0 ,\gen_wsplitter.awsplit_addr[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[28] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[27]_i_1_n_6 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[29] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[27]_i_1_n_5 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[30] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[27]_i_1_n_4 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[31] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[31]_i_1_n_7 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [31]),
        .R(1'b0));
  CARRY4 \gen_wsplitter.awsplit_addr_reg[31]_i_1 
       (.CI(\gen_wsplitter.awsplit_addr_reg[27]_i_1_n_0 ),
        .CO(\NLW_gen_wsplitter.awsplit_addr_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gen_wsplitter.awsplit_addr_reg[31]_i_1_O_UNCONNECTED [3:1],\gen_wsplitter.awsplit_addr_reg[31]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\gen_wsplitter.awsplit_addr[31]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[7] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr[7]_i_1_n_0 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[8] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[8]_i_1_n_6 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [8]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \gen_wsplitter.awsplit_addr_reg[8]_i_1 
       (.CI(1'b0),
        .CO({\gen_wsplitter.awsplit_addr_reg[8]_i_1_n_0 ,\NLW_gen_wsplitter.awsplit_addr_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gen_wsplitter.aw_split_state_reg_n_0 }),
        .O({\gen_wsplitter.awsplit_addr_reg[8]_i_1_n_4 ,\gen_wsplitter.awsplit_addr_reg[8]_i_1_n_5 ,\gen_wsplitter.awsplit_addr_reg[8]_i_1_n_6 ,\NLW_gen_wsplitter.awsplit_addr_reg[8]_i_1_O_UNCONNECTED [0]}),
        .S({\gen_wsplitter.awsplit_addr[8]_i_2_n_0 ,\gen_wsplitter.awsplit_addr[8]_i_3_n_0 ,\gen_wsplitter.awsplit_addr[8]_i_4_n_0 ,\gen_wsplitter.awsplit_addr[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_addr_reg[9] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awsplit_addr_reg[8]_i_1_n_5 ),
        .Q(\gen_wsplitter.awsplit_addr_reg [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_wsplitter.awsplit_len_last_d[0]_i_1 
       (.I0(s_axi_awlen[0]),
        .I1(s_axi_awaddr[3]),
        .O(\gen_wsplitter.awsplit_len_last_d[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \gen_wsplitter.awsplit_len_last_d[1]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(s_axi_awlen[0]),
        .I2(s_axi_awaddr[4]),
        .I3(s_axi_awlen[1]),
        .O(\gen_wsplitter.awsplit_len_last_d[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \gen_wsplitter.awsplit_len_last_d[2]_i_1 
       (.I0(s_axi_awlen[0]),
        .I1(s_axi_awaddr[3]),
        .I2(s_axi_awaddr[4]),
        .I3(s_axi_awlen[1]),
        .I4(s_axi_awaddr[5]),
        .I5(s_axi_awlen[2]),
        .O(\gen_wsplitter.awsplit_len_last_d[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \gen_wsplitter.awsplit_len_last_d[3]_i_1 
       (.I0(s_axi_awlen[7]),
        .I1(s_axi_awlen[5]),
        .I2(s_axi_awlen[4]),
        .I3(s_axi_awlen[6]),
        .I4(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .O(\gen_wsplitter.s_axi_awid_d ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_wsplitter.awsplit_len_last_d[3]_i_2 
       (.I0(\gen_wsplitter.awsplit_len_last_d[3]_i_3_n_0 ),
        .I1(s_axi_awaddr[6]),
        .I2(s_axi_awlen[3]),
        .O(\gen_wsplitter.awsplit_len_last_d[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEE8E8E8E8888888)) 
    \gen_wsplitter.awsplit_len_last_d[3]_i_3 
       (.I0(s_axi_awaddr[5]),
        .I1(s_axi_awlen[2]),
        .I2(s_axi_awaddr[4]),
        .I3(s_axi_awlen[0]),
        .I4(s_axi_awaddr[3]),
        .I5(s_axi_awlen[1]),
        .O(\gen_wsplitter.awsplit_len_last_d[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_len_last_d_reg[0] 
       (.C(aclk),
        .CE(\gen_wsplitter.s_axi_awid_d ),
        .D(\gen_wsplitter.awsplit_len_last_d[0]_i_1_n_0 ),
        .Q(\gen_wsplitter.awsplit_len_last_d [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_len_last_d_reg[1] 
       (.C(aclk),
        .CE(\gen_wsplitter.s_axi_awid_d ),
        .D(\gen_wsplitter.awsplit_len_last_d[1]_i_1_n_0 ),
        .Q(\gen_wsplitter.awsplit_len_last_d [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_len_last_d_reg[2] 
       (.C(aclk),
        .CE(\gen_wsplitter.s_axi_awid_d ),
        .D(\gen_wsplitter.awsplit_len_last_d[2]_i_1_n_0 ),
        .Q(\gen_wsplitter.awsplit_len_last_d [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_len_last_d_reg[3] 
       (.C(aclk),
        .CE(\gen_wsplitter.s_axi_awid_d ),
        .D(\gen_wsplitter.awsplit_len_last_d[3]_i_2_n_0 ),
        .Q(\gen_wsplitter.awsplit_len_last_d [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_push_d_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_wsplitter.awsplit_thread ),
        .Q(\gen_wsplitter.awsplit_push_d ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \gen_wsplitter.awsplit_vacancy_i_2 
       (.I0(\gen_wsplitter.w_acceptance_reg__0 [4]),
        .I1(\gen_wsplitter.w_acceptance_reg__0 [3]),
        .O(\gen_wsplitter.awsplit_vacancy_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awsplit_vacancy_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(aw_cmd_reg_n_17),
        .Q(\gen_wsplitter.awsplit_vacancy_reg_n_0 ),
        .R(areset));
  LUT4 #(
    .INIT(16'hA695)) 
    \gen_wsplitter.awtrans_cntr[0]_i_1 
       (.I0(\gen_wsplitter.awtrans_cntr[7]_i_5_n_0 ),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(sel0[0]),
        .I3(s_axi_awlen[4]),
        .O(\gen_wsplitter.awtrans_cntr0_in [0]));
  LUT6 #(
    .INIT(64'hFCFA03FAFC050305)) 
    \gen_wsplitter.awtrans_cntr[1]_i_1 
       (.I0(s_axi_awlen[4]),
        .I1(sel0[0]),
        .I2(\gen_wsplitter.awtrans_cntr[7]_i_5_n_0 ),
        .I3(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I4(sel0[1]),
        .I5(s_axi_awlen[5]),
        .O(\gen_wsplitter.awtrans_cntr0_in [1]));
  LUT6 #(
    .INIT(64'hBFBFBF404040BF40)) 
    \gen_wsplitter.awtrans_cntr[2]_i_1 
       (.I0(\gen_wsplitter.awtrans_cntr[7]_i_5_n_0 ),
        .I1(\gen_wsplitter.awtrans_cntr[2]_i_2_n_0 ),
        .I2(\gen_wsplitter.awtrans_cntr[2]_i_3_n_0 ),
        .I3(s_axi_awlen[6]),
        .I4(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I5(sel0[2]),
        .O(\gen_wsplitter.awtrans_cntr0_in [2]));
  LUT3 #(
    .INIT(8'h35)) 
    \gen_wsplitter.awtrans_cntr[2]_i_2 
       (.I0(s_axi_awlen[4]),
        .I1(sel0[0]),
        .I2(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .O(\gen_wsplitter.awtrans_cntr[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h35)) 
    \gen_wsplitter.awtrans_cntr[2]_i_3 
       (.I0(s_axi_awlen[5]),
        .I1(sel0[1]),
        .I2(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .O(\gen_wsplitter.awtrans_cntr[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \gen_wsplitter.awtrans_cntr[3]_i_1 
       (.I0(s_axi_awlen[7]),
        .I1(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I2(sel0[3]),
        .I3(\gen_wsplitter.awtrans_cntr[4]_i_2_n_0 ),
        .O(\gen_wsplitter.awtrans_cntr0_in [3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h909FA0A0)) 
    \gen_wsplitter.awtrans_cntr[4]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I3(s_axi_awlen[7]),
        .I4(\gen_wsplitter.awtrans_cntr[4]_i_2_n_0 ),
        .O(\gen_wsplitter.awtrans_cntr0_in [4]));
  LUT6 #(
    .INIT(64'h00000017FFFF0017)) 
    \gen_wsplitter.awtrans_cntr[4]_i_2 
       (.I0(s_axi_awaddr[6]),
        .I1(s_axi_awlen[3]),
        .I2(\gen_wsplitter.awsplit_len_last_d[3]_i_3_n_0 ),
        .I3(\gen_wsplitter.awtrans_cntr[4]_i_3_n_0 ),
        .I4(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I5(\gen_wsplitter.awtrans_cntr[4]_i_4_n_0 ),
        .O(\gen_wsplitter.awtrans_cntr[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_wsplitter.awtrans_cntr[4]_i_3 
       (.I0(s_axi_awlen[6]),
        .I1(s_axi_awlen[4]),
        .I2(s_axi_awlen[5]),
        .O(\gen_wsplitter.awtrans_cntr[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_wsplitter.awtrans_cntr[4]_i_4 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .O(\gen_wsplitter.awtrans_cntr[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAA309A30)) 
    \gen_wsplitter.awtrans_cntr[5]_i_1 
       (.I0(sel0[5]),
        .I1(\gen_wsplitter.awtrans_cntr[7]_i_5_n_0 ),
        .I2(\gen_wsplitter.awtrans_cntr[7]_i_3_n_0 ),
        .I3(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I4(\gen_wsplitter.awtrans_cntr[5]_i_2_n_0 ),
        .O(\gen_wsplitter.awtrans_cntr0_in [5]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_wsplitter.awtrans_cntr[5]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .O(\gen_wsplitter.awtrans_cntr[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA309A30)) 
    \gen_wsplitter.awtrans_cntr[6]_i_1 
       (.I0(sel0[6]),
        .I1(\gen_wsplitter.awtrans_cntr[7]_i_5_n_0 ),
        .I2(\gen_wsplitter.awtrans_cntr[7]_i_3_n_0 ),
        .I3(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I4(aw_cmd_reg_n_14),
        .O(\gen_wsplitter.awtrans_cntr0_in [6]));
  LUT6 #(
    .INIT(64'hAAAAAA9A30303030)) 
    \gen_wsplitter.awtrans_cntr[7]_i_2 
       (.I0(sel0[7]),
        .I1(\gen_wsplitter.awtrans_cntr[7]_i_5_n_0 ),
        .I2(\gen_wsplitter.awtrans_cntr[7]_i_3_n_0 ),
        .I3(aw_cmd_reg_n_14),
        .I4(sel0[6]),
        .I5(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .O(\gen_wsplitter.awtrans_cntr0_in [7]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \gen_wsplitter.awtrans_cntr[7]_i_3 
       (.I0(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .I1(s_axi_awlen[6]),
        .I2(s_axi_awlen[4]),
        .I3(s_axi_awlen[5]),
        .I4(s_axi_awlen[7]),
        .O(\gen_wsplitter.awtrans_cntr[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \gen_wsplitter.awtrans_cntr[7]_i_4 
       (.I0(sel0[7]),
        .I1(aw_cmd_reg_n_14),
        .I2(sel0[6]),
        .O(\gen_wsplitter.awtrans_cntr[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E8)) 
    \gen_wsplitter.awtrans_cntr[7]_i_5 
       (.I0(\gen_wsplitter.awsplit_len_last_d[3]_i_3_n_0 ),
        .I1(s_axi_awlen[3]),
        .I2(s_axi_awaddr[6]),
        .I3(\gen_wsplitter.aw_split_state_reg_n_0 ),
        .O(\gen_wsplitter.awtrans_cntr[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awtrans_cntr_reg[0] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awtrans_cntr0_in [0]),
        .Q(sel0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awtrans_cntr_reg[1] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awtrans_cntr0_in [1]),
        .Q(sel0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awtrans_cntr_reg[2] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awtrans_cntr0_in [2]),
        .Q(sel0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awtrans_cntr_reg[3] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awtrans_cntr0_in [3]),
        .Q(sel0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awtrans_cntr_reg[4] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awtrans_cntr0_in [4]),
        .Q(sel0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awtrans_cntr_reg[5] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awtrans_cntr0_in [5]),
        .Q(sel0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awtrans_cntr_reg[6] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awtrans_cntr0_in [6]),
        .Q(sel0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.awtrans_cntr_reg[7] 
       (.C(aclk),
        .CE(\gen_wsplitter.awtrans_cntr ),
        .D(\gen_wsplitter.awtrans_cntr0_in [7]),
        .Q(sel0[7]),
        .R(1'b0));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axic_reg_srl_fifo \gen_wsplitter.gen_wthread_loop[0].b_split_fifo 
       (.Q(sel0[7:6]),
        .aclk(aclk),
        .areset(areset),
        .\fifoaddr_reg[2]_0 (aw_cmd_reg_n_7),
        .\gen_pipelined.mesg_reg_reg[0]_0 (\gen_pipelined.mesg_reg_reg[0] ),
        .\gen_pipelined.mesg_reg_reg[0]_1 (\gen_pipelined.mesg_reg_reg[0]_0 ),
        .\gen_pipelined.mesg_reg_reg[0]_2 (aw_cmd_reg_n_14),
        .\gen_pipelined.mesg_reg_reg[0]_3 (\gen_wsplitter.aw_split_state_reg_n_0 ),
        .\gen_pipelined.mesg_reg_reg[0]_4 (aw_cmd_reg_n_13),
        .\gen_wsplitter.accum_bresp_reg[0][0] (\gen_wsplitter.gen_wthread_loop[0].b_split_fifo_n_1 ),
        .\gen_wsplitter.accum_bresp_reg[0][0]_0 (\gen_wsplitter.accum_bresp_reg_n_0_[0][0] ),
        .\gen_wsplitter.accum_bresp_reg[0][1] (\gen_wsplitter.gen_wthread_loop[0].b_split_fifo_n_2 ),
        .\gen_wsplitter.accum_bresp_reg[0][1]_0 (\gen_wsplitter.accum_bresp_reg_n_0_[0][1] ),
        .\gen_wsplitter.awsplit_thread (\gen_wsplitter.awsplit_thread ),
        .mr_axi_bvalid(mr_axi_bvalid),
        .mr_bvector(mr_bvector[1]),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp[0]));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.s_axi_awcache_d_reg[0] 
       (.C(aclk),
        .CE(\gen_wsplitter.s_axi_awid_d ),
        .D(s_axi_awcache[0]),
        .Q(\gen_wsplitter.s_axi_awcache_d [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.s_axi_awcache_d_reg[1] 
       (.C(aclk),
        .CE(\gen_wsplitter.s_axi_awid_d ),
        .D(s_axi_awcache[1]),
        .Q(\gen_wsplitter.s_axi_awcache_d [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.s_axi_awcache_d_reg[2] 
       (.C(aclk),
        .CE(\gen_wsplitter.s_axi_awid_d ),
        .D(s_axi_awcache[2]),
        .Q(\gen_wsplitter.s_axi_awcache_d [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.s_axi_awcache_d_reg[3] 
       (.C(aclk),
        .CE(\gen_wsplitter.s_axi_awid_d ),
        .D(s_axi_awcache[3]),
        .Q(\gen_wsplitter.s_axi_awcache_d [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.s_axi_awid_d_reg[0] 
       (.C(aclk),
        .CE(\gen_wsplitter.s_axi_awid_d ),
        .D(s_axi_awid[0]),
        .Q(\gen_wsplitter.s_axi_awid_d_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.s_axi_awid_d_reg[1] 
       (.C(aclk),
        .CE(\gen_wsplitter.s_axi_awid_d ),
        .D(s_axi_awid[1]),
        .Q(\gen_wsplitter.s_axi_awid_d_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.s_axi_awprot_d_reg[0] 
       (.C(aclk),
        .CE(\gen_wsplitter.s_axi_awid_d ),
        .D(s_axi_awprot[0]),
        .Q(\gen_wsplitter.s_axi_awprot_d [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.s_axi_awprot_d_reg[1] 
       (.C(aclk),
        .CE(\gen_wsplitter.s_axi_awid_d ),
        .D(s_axi_awprot[1]),
        .Q(\gen_wsplitter.s_axi_awprot_d [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.s_axi_awprot_d_reg[2] 
       (.C(aclk),
        .CE(\gen_wsplitter.s_axi_awid_d ),
        .D(s_axi_awprot[2]),
        .Q(\gen_wsplitter.s_axi_awprot_d [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.s_axi_awqos_d_reg[0] 
       (.C(aclk),
        .CE(\gen_wsplitter.s_axi_awid_d ),
        .D(s_axi_awqos[0]),
        .Q(\gen_wsplitter.s_axi_awqos_d [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.s_axi_awqos_d_reg[1] 
       (.C(aclk),
        .CE(\gen_wsplitter.s_axi_awid_d ),
        .D(s_axi_awqos[1]),
        .Q(\gen_wsplitter.s_axi_awqos_d [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.s_axi_awqos_d_reg[2] 
       (.C(aclk),
        .CE(\gen_wsplitter.s_axi_awid_d ),
        .D(s_axi_awqos[2]),
        .Q(\gen_wsplitter.s_axi_awqos_d [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.s_axi_awqos_d_reg[3] 
       (.C(aclk),
        .CE(\gen_wsplitter.s_axi_awid_d ),
        .D(s_axi_awqos[3]),
        .Q(\gen_wsplitter.s_axi_awqos_d [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.sr_axi_awlen_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_awcmd[1125]),
        .Q(\gen_wsplitter.sr_axi_awlen_d [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.sr_axi_awlen_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_awcmd[1126]),
        .Q(\gen_wsplitter.sr_axi_awlen_d [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.sr_axi_awlen_d_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_awcmd[1127]),
        .Q(\gen_wsplitter.sr_axi_awlen_d [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.sr_axi_awlen_d_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_awcmd[1128]),
        .Q(\gen_wsplitter.sr_axi_awlen_d [3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_wsplitter.w_acceptance[0]_i_1 
       (.I0(\gen_wsplitter.w_acceptance_reg__0 [0]),
        .O(\gen_wsplitter.w_acceptance[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.w_acceptance_reg[0] 
       (.C(aclk),
        .CE(aw_cmd_reg_n_1),
        .D(\gen_wsplitter.w_acceptance[0]_i_1_n_0 ),
        .Q(\gen_wsplitter.w_acceptance_reg__0 [0]),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.w_acceptance_reg[1] 
       (.C(aclk),
        .CE(aw_cmd_reg_n_1),
        .D(aw_cmd_reg_n_6),
        .Q(\gen_wsplitter.w_acceptance_reg__0 [1]),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.w_acceptance_reg[2] 
       (.C(aclk),
        .CE(aw_cmd_reg_n_1),
        .D(aw_cmd_reg_n_5),
        .Q(\gen_wsplitter.w_acceptance_reg__0 [2]),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.w_acceptance_reg[3] 
       (.C(aclk),
        .CE(aw_cmd_reg_n_1),
        .D(aw_cmd_reg_n_4),
        .Q(\gen_wsplitter.w_acceptance_reg__0 [3]),
        .R(areset));
  FDSE #(
    .INIT(1'b1)) 
    \gen_wsplitter.w_acceptance_reg[4] 
       (.C(aclk),
        .CE(aw_cmd_reg_n_1),
        .D(aw_cmd_reg_n_3),
        .Q(\gen_wsplitter.w_acceptance_reg__0 [4]),
        .S(areset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.w_burst_continue_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_wsplitter.w_split_fifo_n_13 ),
        .Q(\gen_wsplitter.w_burst_continue_reg_0 ),
        .R(areset));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 \gen_wsplitter.w_split_fifo 
       (.D(D),
        .E(\gen_wsplitter.wcnt_last1_out ),
        .Q(Q),
        .aclk(aclk),
        .areset(areset),
        .\gen_pipelined.state_reg[1]_0 (\gen_pipelined.state_reg[1] ),
        .\gen_pipelined.state_reg[1]_1 (\gen_wsplitter.w_split_fifo_n_13 ),
        .\gen_wsplitter.awsplit_push_d (\gen_wsplitter.awsplit_push_d ),
        .\gen_wsplitter.sr_axi_awlen_d (\gen_wsplitter.sr_axi_awlen_d ),
        .\gen_wsplitter.w_burst_continue_reg (\gen_wsplitter.w_burst_continue_reg_0 ),
        .\gen_wsplitter.wcnt_last_reg (\gen_wsplitter.wcnt[7]_i_5_n_0 ),
        .\gen_wsplitter.wcnt_last_reg_0 (\gen_wsplitter.wcnt_last_i_2_n_0 ),
        .\gen_wsplitter.wcnt_reg[3] (\gen_wsplitter.w_split_fifo_n_12 ),
        .\gen_wsplitter.wcnt_reg[7] ({\gen_wsplitter.wcnt [7:2],\gen_wsplitter.w_split_fifo_n_10 ,\gen_wsplitter.wcnt [0]}),
        .\gen_wsplitter.wcnt_reg[7]_0 (\gen_wsplitter.wcnt_reg__0 ),
        .mr_axi_wready(mr_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .\skid_buffer_reg[1024] (\gen_wsplitter.wcnt_last_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gen_wsplitter.wcnt[7]_i_5 
       (.I0(\gen_wsplitter.wcnt_reg__0 [5]),
        .I1(\gen_wsplitter.wcnt_reg__0 [3]),
        .I2(\gen_wsplitter.wcnt_reg__0 [1]),
        .I3(\gen_wsplitter.wcnt_reg__0 [0]),
        .I4(\gen_wsplitter.wcnt_reg__0 [2]),
        .I5(\gen_wsplitter.wcnt_reg__0 [4]),
        .O(\gen_wsplitter.wcnt[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \gen_wsplitter.wcnt_last_i_2 
       (.I0(\gen_wsplitter.wcnt_reg__0 [0]),
        .I1(\gen_wsplitter.w_burst_continue_reg_0 ),
        .I2(\gen_wsplitter.wcnt_reg__0 [1]),
        .I3(\gen_wsplitter.wcnt_reg__0 [5]),
        .I4(\gen_wsplitter.wcnt_reg__0 [4]),
        .I5(\gen_wsplitter.wcnt_reg__0 [6]),
        .O(\gen_wsplitter.wcnt_last_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.wcnt_last_reg 
       (.C(aclk),
        .CE(\gen_wsplitter.wcnt_last1_out ),
        .D(\gen_wsplitter.w_split_fifo_n_12 ),
        .Q(\gen_wsplitter.wcnt_last_reg_0 ),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.wcnt_reg[0] 
       (.C(aclk),
        .CE(\gen_wsplitter.wcnt_last1_out ),
        .D(\gen_wsplitter.wcnt [0]),
        .Q(\gen_wsplitter.wcnt_reg__0 [0]),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.wcnt_reg[1] 
       (.C(aclk),
        .CE(\gen_wsplitter.wcnt_last1_out ),
        .D(\gen_wsplitter.w_split_fifo_n_10 ),
        .Q(\gen_wsplitter.wcnt_reg__0 [1]),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.wcnt_reg[2] 
       (.C(aclk),
        .CE(\gen_wsplitter.wcnt_last1_out ),
        .D(\gen_wsplitter.wcnt [2]),
        .Q(\gen_wsplitter.wcnt_reg__0 [2]),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.wcnt_reg[3] 
       (.C(aclk),
        .CE(\gen_wsplitter.wcnt_last1_out ),
        .D(\gen_wsplitter.wcnt [3]),
        .Q(\gen_wsplitter.wcnt_reg__0 [3]),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.wcnt_reg[4] 
       (.C(aclk),
        .CE(\gen_wsplitter.wcnt_last1_out ),
        .D(\gen_wsplitter.wcnt [4]),
        .Q(\gen_wsplitter.wcnt_reg__0 [4]),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.wcnt_reg[5] 
       (.C(aclk),
        .CE(\gen_wsplitter.wcnt_last1_out ),
        .D(\gen_wsplitter.wcnt [5]),
        .Q(\gen_wsplitter.wcnt_reg__0 [5]),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.wcnt_reg[6] 
       (.C(aclk),
        .CE(\gen_wsplitter.wcnt_last1_out ),
        .D(\gen_wsplitter.wcnt [6]),
        .Q(\gen_wsplitter.wcnt_reg__0 [6]),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wsplitter.wcnt_reg[7] 
       (.C(aclk),
        .CE(\gen_wsplitter.wcnt_last1_out ),
        .D(\gen_wsplitter.wcnt [7]),
        .Q(\gen_wsplitter.wcnt_reg__0 [7]),
        .R(areset));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_bresp[0]_INST_0 
       (.I0(\gen_wsplitter.accum_bresp_reg_n_0_[0][1] ),
        .I1(\gen_wsplitter.accum_bresp_reg_n_0_[0][0] ),
        .I2(mr_bvector[1]),
        .I3(mr_bvector[0]),
        .O(s_axi_bresp[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_bresp[1]_INST_0 
       (.I0(\gen_wsplitter.accum_bresp_reg_n_0_[0][1] ),
        .I1(mr_bvector[1]),
        .O(s_axi_bresp[1]));
endmodule

(* ORIG_REF_NAME = "sc_exit_v1_0_8_exit" *) 
module zynq_blk_smartconnect_0_0_sc_exit_v1_0_8_exit
   (s_write_cmd_vacancy,
    s_axi_bid,
    Q,
    aclk,
    areset,
    \gen_pipelined.state_reg[2] ,
    exit_awvalid,
    mr_axi_awready,
    \gen_wsplitter.b_suppress ,
    s_axi_bready,
    mr_axi_bvalid,
    \gen_pipelined.state_reg[2]_0 );
  output s_write_cmd_vacancy;
  output [1:0]s_axi_bid;
  input [1:0]Q;
  input aclk;
  input areset;
  input \gen_pipelined.state_reg[2] ;
  input exit_awvalid;
  input mr_axi_awready;
  input \gen_wsplitter.b_suppress ;
  input s_axi_bready;
  input mr_axi_bvalid;
  input \gen_pipelined.state_reg[2]_0 ;

  wire [1:0]Q;
  wire aclk;
  wire areset;
  wire exit_awvalid;
  wire \gen_pipelined.state_reg[2] ;
  wire \gen_pipelined.state_reg[2]_0 ;
  wire \gen_wsplitter.b_suppress ;
  wire mr_axi_awready;
  wire mr_axi_bvalid;
  wire [1:0]s_axi_bid;
  wire s_axi_bready;
  wire s_write_cmd_vacancy;

  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 \gen_w_cmd_fifo.w_cmd_fifo 
       (.Q(Q),
        .aclk(aclk),
        .areset(areset),
        .exit_awvalid(exit_awvalid),
        .\gen_pipelined.state_reg[2]_0 (s_write_cmd_vacancy),
        .\gen_pipelined.state_reg[2]_1 (\gen_pipelined.state_reg[2] ),
        .\gen_pipelined.state_reg[2]_2 (\gen_pipelined.state_reg[2]_0 ),
        .\gen_wsplitter.b_suppress (\gen_wsplitter.b_suppress ),
        .mr_axi_awready(mr_axi_awready),
        .mr_axi_bvalid(mr_axi_bvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready));
endmodule

(* ORIG_REF_NAME = "sc_exit_v1_0_8_splitter" *) 
module zynq_blk_smartconnect_0_0_sc_exit_v1_0_8_splitter
   (\gen_wsplitter.wcnt_last_reg ,
    exit_awvalid,
    \gen_wsplitter.b_suppress ,
    \gen_wsplitter.w_burst_continue_reg ,
    \gen_wsplitter.wsplit_valid ,
    Q,
    D,
    s_axi_awready,
    \m_vector_i_reg[1144] ,
    s_axi_bresp,
    \m_vector_i_reg[137] ,
    m_awsize_i1__0,
    aclk,
    areset,
    mr_axi_wready,
    s_axi_wvalid,
    \gen_pipelined.mesg_reg_reg[0] ,
    mr_axi_bvalid,
    s_axi_bready,
    s_axi_awvalid,
    s_axi_awlen,
    s_axi_awaddr,
    s_axi_awuser,
    C,
    s_axi_awcache,
    s_axi_awqos,
    s_axi_awprot,
    s_axi_awid,
    mr_axi_awready,
    s_write_cmd_vacancy,
    mr_bvector);
  output \gen_wsplitter.wcnt_last_reg ;
  output exit_awvalid;
  output \gen_wsplitter.b_suppress ;
  output \gen_wsplitter.w_burst_continue_reg ;
  output \gen_wsplitter.wsplit_valid ;
  output [0:0]Q;
  output [0:0]D;
  output s_axi_awready;
  output [51:0]\m_vector_i_reg[1144] ;
  output [1:0]s_axi_bresp;
  output [1:0]\m_vector_i_reg[137] ;
  output m_awsize_i1__0;
  input aclk;
  input areset;
  input mr_axi_wready;
  input s_axi_wvalid;
  input \gen_pipelined.mesg_reg_reg[0] ;
  input mr_axi_bvalid;
  input s_axi_bready;
  input s_axi_awvalid;
  input [7:0]s_axi_awlen;
  input [31:0]s_axi_awaddr;
  input [10:0]s_axi_awuser;
  input [24:0]C;
  input [3:0]s_axi_awcache;
  input [3:0]s_axi_awqos;
  input [2:0]s_axi_awprot;
  input [1:0]s_axi_awid;
  input mr_axi_awready;
  input s_write_cmd_vacancy;
  input [1:0]mr_bvector;

  wire [24:0]C;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire areset;
  wire exit_awvalid;
  wire \gen_pipelined.mesg_reg_reg[0] ;
  wire \gen_wsplitter.b_suppress ;
  wire \gen_wsplitter.w_burst_continue_reg ;
  wire \gen_wsplitter.wcnt_last_reg ;
  wire \gen_wsplitter.wsplit_valid ;
  wire m_awsize_i1__0;
  wire [51:0]\m_vector_i_reg[1144] ;
  wire [1:0]\m_vector_i_reg[137] ;
  wire mr_axi_awready;
  wire mr_axi_bvalid;
  wire mr_axi_wready;
  wire [1:0]mr_bvector;
  wire [31:0]s_axi_awaddr;
  wire [3:0]s_axi_awcache;
  wire [1:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire [10:0]s_axi_awuser;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_wvalid;
  wire s_write_cmd_vacancy;

  zynq_blk_smartconnect_0_0_sc_exit_v1_0_8_axi3_conv \gen_axi3.splitter_inst 
       (.C(C),
        .D(D),
        .Q(Q),
        .aclk(aclk),
        .areset(areset),
        .\gen_pipelined.mesg_reg_reg[0] (\gen_wsplitter.b_suppress ),
        .\gen_pipelined.mesg_reg_reg[0]_0 (\gen_pipelined.mesg_reg_reg[0] ),
        .\gen_pipelined.state_reg[1] (\gen_wsplitter.wsplit_valid ),
        .\gen_wsplitter.w_burst_continue_reg_0 (\gen_wsplitter.w_burst_continue_reg ),
        .\gen_wsplitter.wcnt_last_reg_0 (\gen_wsplitter.wcnt_last_reg ),
        .m_awsize_i1__0(m_awsize_i1__0),
        .\m_vector_i_reg[1144] (\m_vector_i_reg[1144] ),
        .\m_vector_i_reg[137] (\m_vector_i_reg[137] ),
        .mr_axi_awready(mr_axi_awready),
        .mr_axi_bvalid(mr_axi_bvalid),
        .mr_axi_wready(mr_axi_wready),
        .mr_bvector(mr_bvector),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awcache(s_axi_awcache),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awready(s_axi_awready),
        .s_axi_awuser(s_axi_awuser),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_wvalid(s_axi_wvalid),
        .s_write_cmd_vacancy(s_write_cmd_vacancy),
        .\state_reg[m_valid_i] (exit_awvalid));
endmodule

(* C_ADDR_WIDTH = "32" *) (* C_ENABLE_PIPELINING = "1'b1" *) (* C_FAMILY = "zynq" *) 
(* C_HAS_LOCK = "0" *) (* C_IS_CASCADED = "0" *) (* C_MAX_RUSER_BITS_PER_BYTE = "0" *) 
(* C_MAX_WUSER_BITS_PER_BYTE = "0" *) (* C_MEP_IDENTIFIER_WIDTH = "2" *) (* C_M_ARUSER_WIDTH = "0" *) 
(* C_M_AWUSER_WIDTH = "0" *) (* C_M_BUSER_WIDTH = "0" *) (* C_M_ID_WIDTH = "0" *) 
(* C_M_LIMIT_READ_LENGTH = "16" *) (* C_M_LIMIT_WRITE_LENGTH = "16" *) (* C_M_PROTOCOL = "1" *) 
(* C_M_RUSER_BITS_PER_BYTE = "0" *) (* C_M_RUSER_WIDTH = "0" *) (* C_M_WUSER_BITS_PER_BYTE = "0" *) 
(* C_M_WUSER_WIDTH = "0" *) (* C_NUM_MSC = "1" *) (* C_NUM_READ_OUTSTANDING = "2" *) 
(* C_NUM_WRITE_OUTSTANDING = "16" *) (* C_RDATA_WIDTH = "64" *) (* C_READ_ACCEPTANCE = "32" *) 
(* C_SINGLE_ISSUING = "0" *) (* C_SSC_ROUTE_ARRAY = "4'b0100" *) (* C_SSC_ROUTE_WIDTH = "1" *) 
(* C_S_ID_WIDTH = "2" *) (* C_WDATA_WIDTH = "64" *) (* C_WRITE_ACCEPTANCE = "32" *) 
(* ORIG_REF_NAME = "sc_exit_v1_0_8_top" *) (* P_BYPASS = "0" *) (* P_FULLY_PIPELINED = "2" *) 
(* P_NUM_READ_OUTSTANDING = "16" *) (* P_NUM_WRITE_OUTSTANDING = "16" *) (* P_ZERO_LATENCY = "1" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module zynq_blk_smartconnect_0_0_sc_exit_v1_0_8_top
   (aclk,
    aclken,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready);
  input aclk;
  input aclken;
  input aresetn;
  input [1:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [1023:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [1023:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [1023:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  input [1:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [1023:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [1:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [1023:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [3:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [1:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [3:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [1:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;

  wire aclk;
  wire areset;
  wire areset_i_1_n_0;
  wire aresetn;
  wire \aresetn_d_reg_n_0_[0] ;
  wire aw_reg_n_2;
  wire b_reg_n_3;
  wire exit_awvalid;
  wire exit_wlast;
  wire [31:7]\gen_axi3.splitter_inst/C ;
  wire \gen_axi3.splitter_inst/gen_wsplitter.b_suppress ;
  wire \gen_axi3.splitter_inst/gen_wsplitter.wsplit_valid ;
  wire [1144:136]\gen_axi3.splitter_inst/m_awcmd ;
  wire \gen_wsplitter.awsplit_addr[7]_i_3_n_0 ;
  wire \gen_wsplitter.awsplit_addr_reg[11]_i_6_n_0 ;
  wire \gen_wsplitter.awsplit_addr_reg[15]_i_6_n_0 ;
  wire \gen_wsplitter.awsplit_addr_reg[19]_i_6_n_0 ;
  wire \gen_wsplitter.awsplit_addr_reg[23]_i_6_n_0 ;
  wire \gen_wsplitter.awsplit_addr_reg[7]_i_2_n_0 ;
  wire \gen_wsplitter.awsplit_addr_reg[8]_i_6_n_0 ;
  wire m_awsize_i1__0;
  wire [31:0]m_axi_awaddr;
  wire [3:0]m_axi_awcache;
  wire [3:0]m_axi_awlen;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [63:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire [1027:1026]mr_awvector;
  wire mr_axi_awready;
  wire mr_axi_bvalid;
  wire mr_axi_wready;
  wire [1057:1056]mr_bvector;
  wire [31:0]s_axi_awaddr;
  wire [3:0]s_axi_awcache;
  wire [1:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire [1023:0]s_axi_awuser;
  wire s_axi_awvalid;
  wire [1:0]s_axi_bid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [63:0]s_axi_wdata;
  wire s_axi_wready;
  wire [7:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire s_write_cmd_vacancy;
  wire splitter_inst_n_0;
  wire splitter_inst_n_3;
  wire splitter_inst_n_5;
  wire [2:0]\NLW_gen_wsplitter.awsplit_addr_reg[11]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_gen_wsplitter.awsplit_addr_reg[15]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_gen_wsplitter.awsplit_addr_reg[19]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_gen_wsplitter.awsplit_addr_reg[23]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wsplitter.awsplit_addr_reg[27]_i_6_CO_UNCONNECTED ;
  wire [3:2]\NLW_gen_wsplitter.awsplit_addr_reg[27]_i_6_O_UNCONNECTED ;
  wire [2:0]\NLW_gen_wsplitter.awsplit_addr_reg[7]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_gen_wsplitter.awsplit_addr_reg[7]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_gen_wsplitter.awsplit_addr_reg[8]_i_6_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    areset_i_1
       (.I0(\aresetn_d_reg_n_0_[0] ),
        .O(areset_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    areset_reg
       (.C(aclk),
        .CE(1'b1),
        .D(areset_i_1_n_0),
        .Q(areset),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(aresetn),
        .Q(\aresetn_d_reg_n_0_[0] ),
        .R(1'b0));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall_25 aw_reg
       (.D(mr_awvector),
        .Q({\gen_axi3.splitter_inst/m_awcmd [1144:1134],\gen_axi3.splitter_inst/m_awcmd [1128:1125],\gen_axi3.splitter_inst/m_awcmd [1092:1061],\gen_axi3.splitter_inst/m_awcmd [138:136]}),
        .aclk(aclk),
        .areset(areset),
        .exit_awvalid(exit_awvalid),
        .m_awsize_i1__0(m_awsize_i1__0),
        .m_axi_awready(m_axi_awready),
        .\m_vector_i_reg[1144]_0 ({m_axi_awcache,m_axi_awqos,m_axi_awprot,m_axi_awlen,m_axi_awaddr,m_axi_awsize[1:0]}),
        .mr_axi_awready(mr_axi_awready),
        .s_write_cmd_vacancy(s_write_cmd_vacancy),
        .\state_reg[m_valid_i]_0 (m_axi_awvalid),
        .\state_reg[s_ready_i]_0 (aw_reg_n_2));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall_26 b_reg
       (.aclk(aclk),
        .areset(areset),
        .\gen_wsplitter.b_suppress (\gen_axi3.splitter_inst/gen_wsplitter.b_suppress ),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .mr_axi_bvalid(mr_axi_bvalid),
        .mr_bvector(mr_bvector),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .\state_reg[m_valid_i]_0 (b_reg_n_3),
        .\state_reg[s_ready_i]_0 (m_axi_bready));
  zynq_blk_smartconnect_0_0_sc_exit_v1_0_8_exit exit_inst
       (.Q(\gen_axi3.splitter_inst/m_awcmd [1030:1029]),
        .aclk(aclk),
        .areset(areset),
        .exit_awvalid(exit_awvalid),
        .\gen_pipelined.state_reg[2] (b_reg_n_3),
        .\gen_pipelined.state_reg[2]_0 (aw_reg_n_2),
        .\gen_wsplitter.b_suppress (\gen_axi3.splitter_inst/gen_wsplitter.b_suppress ),
        .mr_axi_awready(mr_axi_awready),
        .mr_axi_bvalid(mr_axi_bvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_write_cmd_vacancy(s_write_cmd_vacancy));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_wsplitter.awsplit_addr[7]_i_3 
       (.I0(s_axi_awaddr[7]),
        .O(\gen_wsplitter.awsplit_addr[7]_i_3_n_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \gen_wsplitter.awsplit_addr_reg[11]_i_6 
       (.CI(\gen_wsplitter.awsplit_addr_reg[8]_i_6_n_0 ),
        .CO({\gen_wsplitter.awsplit_addr_reg[11]_i_6_n_0 ,\NLW_gen_wsplitter.awsplit_addr_reg[11]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gen_axi3.splitter_inst/C [17:14]),
        .S(s_axi_awaddr[17:14]));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \gen_wsplitter.awsplit_addr_reg[15]_i_6 
       (.CI(\gen_wsplitter.awsplit_addr_reg[11]_i_6_n_0 ),
        .CO({\gen_wsplitter.awsplit_addr_reg[15]_i_6_n_0 ,\NLW_gen_wsplitter.awsplit_addr_reg[15]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gen_axi3.splitter_inst/C [21:18]),
        .S(s_axi_awaddr[21:18]));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \gen_wsplitter.awsplit_addr_reg[19]_i_6 
       (.CI(\gen_wsplitter.awsplit_addr_reg[15]_i_6_n_0 ),
        .CO({\gen_wsplitter.awsplit_addr_reg[19]_i_6_n_0 ,\NLW_gen_wsplitter.awsplit_addr_reg[19]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gen_axi3.splitter_inst/C [25:22]),
        .S(s_axi_awaddr[25:22]));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \gen_wsplitter.awsplit_addr_reg[23]_i_6 
       (.CI(\gen_wsplitter.awsplit_addr_reg[19]_i_6_n_0 ),
        .CO({\gen_wsplitter.awsplit_addr_reg[23]_i_6_n_0 ,\NLW_gen_wsplitter.awsplit_addr_reg[23]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gen_axi3.splitter_inst/C [29:26]),
        .S(s_axi_awaddr[29:26]));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \gen_wsplitter.awsplit_addr_reg[27]_i_6 
       (.CI(\gen_wsplitter.awsplit_addr_reg[23]_i_6_n_0 ),
        .CO(\NLW_gen_wsplitter.awsplit_addr_reg[27]_i_6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gen_wsplitter.awsplit_addr_reg[27]_i_6_O_UNCONNECTED [3:2],\gen_axi3.splitter_inst/C [31:30]}),
        .S({1'b0,1'b0,s_axi_awaddr[31:30]}));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 \gen_wsplitter.awsplit_addr_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\gen_wsplitter.awsplit_addr_reg[7]_i_2_n_0 ,\NLW_gen_wsplitter.awsplit_addr_reg[7]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s_axi_awaddr[7],1'b0}),
        .O({\gen_axi3.splitter_inst/C [9:7],\NLW_gen_wsplitter.awsplit_addr_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({s_axi_awaddr[9:8],\gen_wsplitter.awsplit_addr[7]_i_3_n_0 ,1'b0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \gen_wsplitter.awsplit_addr_reg[8]_i_6 
       (.CI(\gen_wsplitter.awsplit_addr_reg[7]_i_2_n_0 ),
        .CO({\gen_wsplitter.awsplit_addr_reg[8]_i_6_n_0 ,\NLW_gen_wsplitter.awsplit_addr_reg[8]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gen_axi3.splitter_inst/C [13:10]),
        .S(s_axi_awaddr[13:10]));
  zynq_blk_smartconnect_0_0_sc_exit_v1_0_8_splitter splitter_inst
       (.C(\gen_axi3.splitter_inst/C ),
        .D(exit_wlast),
        .Q(splitter_inst_n_5),
        .aclk(aclk),
        .areset(areset),
        .exit_awvalid(exit_awvalid),
        .\gen_pipelined.mesg_reg_reg[0] (b_reg_n_3),
        .\gen_wsplitter.b_suppress (\gen_axi3.splitter_inst/gen_wsplitter.b_suppress ),
        .\gen_wsplitter.w_burst_continue_reg (splitter_inst_n_3),
        .\gen_wsplitter.wcnt_last_reg (splitter_inst_n_0),
        .\gen_wsplitter.wsplit_valid (\gen_axi3.splitter_inst/gen_wsplitter.wsplit_valid ),
        .m_awsize_i1__0(m_awsize_i1__0),
        .\m_vector_i_reg[1144] ({\gen_axi3.splitter_inst/m_awcmd [1144:1134],\gen_axi3.splitter_inst/m_awcmd [1128:1125],\gen_axi3.splitter_inst/m_awcmd [1092:1061],\gen_axi3.splitter_inst/m_awcmd [1030:1029],\gen_axi3.splitter_inst/m_awcmd [138:136]}),
        .\m_vector_i_reg[137] (mr_awvector),
        .mr_axi_awready(mr_axi_awready),
        .mr_axi_bvalid(mr_axi_bvalid),
        .mr_axi_wready(mr_axi_wready),
        .mr_bvector(mr_bvector),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awcache(s_axi_awcache),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awready(s_axi_awready),
        .s_axi_awuser(s_axi_awuser[146:136]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_wvalid(s_axi_wvalid),
        .s_write_cmd_vacancy(s_write_cmd_vacancy));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall_27 w_reg
       (.D({s_axi_wstrb,s_axi_wdata,exit_wlast}),
        .Q(splitter_inst_n_5),
        .aclk(aclk),
        .areset(areset),
        .\gen_wsplitter.wsplit_valid (\gen_axi3.splitter_inst/gen_wsplitter.wsplit_valid ),
        .m_axi_wready(m_axi_wready),
        .\m_vector_i_reg[1024]_0 (splitter_inst_n_0),
        .\m_vector_i_reg[1024]_1 (splitter_inst_n_3),
        .\m_vector_i_reg[2056]_0 ({m_axi_wstrb,m_axi_wdata,m_axi_wlast}),
        .mr_axi_wready(mr_axi_wready),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .\state_reg[m_valid_i]_0 (m_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "sc_mmu_v1_0_7_decerr_slave" *) 
module zynq_blk_smartconnect_0_0_sc_mmu_v1_0_7_decerr_slave
   (\gen_endpoint.err_awready ,
    \gen_endpoint.err_bvalid ,
    \gen_axi.gen_write.s_axi_bvalid_i_reg_0 ,
    mr_axi_awready,
    mr_axi_bvalid,
    mr_axi_wready,
    \gen_endpoint.w_state_reg[0] ,
    SR,
    aclk,
    \gen_endpoint.w_state_reg[0]_0 ,
    \gen_endpoint.w_state ,
    mr_axi_awvalid,
    \gen_endpoint.w_state_reg[0]_1 ,
    m_axi_awready,
    m_axi_bvalid,
    skid2vector_q_reg,
    m_axi_wready,
    \FSM_onehot_gen_axi.gen_write.write_cs_reg[2]_0 ,
    Q,
    mr_axi_wvalid);
  output \gen_endpoint.err_awready ;
  output \gen_endpoint.err_bvalid ;
  output \gen_axi.gen_write.s_axi_bvalid_i_reg_0 ;
  output mr_axi_awready;
  output mr_axi_bvalid;
  output mr_axi_wready;
  output \gen_endpoint.w_state_reg[0] ;
  input [0:0]SR;
  input aclk;
  input \gen_endpoint.w_state_reg[0]_0 ;
  input [1:0]\gen_endpoint.w_state ;
  input mr_axi_awvalid;
  input \gen_endpoint.w_state_reg[0]_1 ;
  input m_axi_awready;
  input m_axi_bvalid;
  input skid2vector_q_reg;
  input m_axi_wready;
  input \FSM_onehot_gen_axi.gen_write.write_cs_reg[2]_0 ;
  input [0:0]Q;
  input mr_axi_wvalid;

  wire \FSM_onehot_gen_axi.gen_write.write_cs[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_axi.gen_write.write_cs[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_axi.gen_write.write_cs_reg[2]_0 ;
  wire \FSM_onehot_gen_axi.gen_write.write_cs_reg_n_0_[0] ;
  wire \FSM_onehot_gen_axi.gen_write.write_cs_reg_n_0_[1] ;
  wire \FSM_onehot_gen_axi.gen_write.write_cs_reg_n_0_[2] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire \gen_axi.gen_write.s_axi_awready_i_i_1_n_0 ;
  wire \gen_axi.gen_write.s_axi_awready_i_i_2_n_0 ;
  wire \gen_axi.gen_write.s_axi_bvalid_i_i_1_n_0 ;
  wire \gen_axi.gen_write.s_axi_bvalid_i_reg_0 ;
  wire \gen_axi.gen_write.s_axi_wready_i ;
  wire \gen_axi.gen_write.s_axi_wready_i11_out ;
  wire \gen_axi.gen_write.s_axi_wready_i_i_1_n_0 ;
  wire \gen_endpoint.err_awready ;
  wire \gen_endpoint.err_bvalid ;
  wire [1:0]\gen_endpoint.w_state ;
  wire \gen_endpoint.w_state_reg[0] ;
  wire \gen_endpoint.w_state_reg[0]_0 ;
  wire \gen_endpoint.w_state_reg[0]_1 ;
  wire m_axi_awready;
  wire m_axi_bvalid;
  wire m_axi_wready;
  wire mr_axi_awready;
  wire mr_axi_awvalid;
  wire mr_axi_bvalid;
  wire mr_axi_wready;
  wire mr_axi_wvalid;
  wire skid2vector_q_reg;

  LUT4 #(
    .INIT(16'hF5E0)) 
    \FSM_onehot_gen_axi.gen_write.write_cs[0]_i_1 
       (.I0(\gen_axi.gen_write.s_axi_wready_i11_out ),
        .I1(\gen_endpoint.w_state_reg[0]_0 ),
        .I2(\FSM_onehot_gen_axi.gen_write.write_cs_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_axi.gen_write.write_cs_reg_n_0_[0] ),
        .O(\FSM_onehot_gen_axi.gen_write.write_cs[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hFF15EA00)) 
    \FSM_onehot_gen_axi.gen_write.write_cs[1]_i_1 
       (.I0(\gen_axi.gen_write.s_axi_wready_i11_out ),
        .I1(\gen_endpoint.w_state_reg[0]_0 ),
        .I2(\FSM_onehot_gen_axi.gen_write.write_cs_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_axi.gen_write.write_cs_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_axi.gen_write.write_cs_reg_n_0_[1] ),
        .O(\FSM_onehot_gen_axi.gen_write.write_cs[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFA10)) 
    \FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1 
       (.I0(\gen_axi.gen_write.s_axi_wready_i11_out ),
        .I1(\gen_endpoint.w_state_reg[0]_0 ),
        .I2(\FSM_onehot_gen_axi.gen_write.write_cs_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_axi.gen_write.write_cs_reg_n_0_[1] ),
        .O(\FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4444444)) 
    \FSM_onehot_gen_axi.gen_write.write_cs[2]_i_2 
       (.I0(\FSM_onehot_gen_axi.gen_write.write_cs_reg[2]_0 ),
        .I1(\FSM_onehot_gen_axi.gen_write.write_cs_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_axi.gen_write.write_cs_reg_n_0_[0] ),
        .I3(\gen_endpoint.err_awready ),
        .I4(mr_axi_awvalid),
        .I5(\gen_endpoint.w_state_reg[0] ),
        .O(\gen_axi.gen_write.s_axi_wready_i11_out ));
  (* FSM_ENCODED_STATES = "P_WRITE_IDLE:001,P_WRITE_DATA:010,P_WRITE_RESP:100," *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_axi.gen_write.write_cs_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_axi.gen_write.write_cs[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_axi.gen_write.write_cs_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "P_WRITE_IDLE:001,P_WRITE_DATA:010,P_WRITE_RESP:100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_axi.gen_write.write_cs_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_axi.gen_write.write_cs[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_axi.gen_write.write_cs_reg_n_0_[1] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "P_WRITE_IDLE:001,P_WRITE_DATA:010,P_WRITE_RESP:100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_axi.gen_write.write_cs_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_axi.gen_write.write_cs_reg_n_0_[2] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFF00)) 
    \gen_axi.gen_write.s_axi_awready_i_i_1 
       (.I0(\FSM_onehot_gen_axi.gen_write.write_cs_reg_n_0_[1] ),
        .I1(\gen_endpoint.w_state_reg[0] ),
        .I2(mr_axi_awvalid),
        .I3(\gen_axi.gen_write.s_axi_awready_i_i_2_n_0 ),
        .I4(\FSM_onehot_gen_axi.gen_write.write_cs_reg_n_0_[0] ),
        .I5(\gen_endpoint.err_awready ),
        .O(\gen_axi.gen_write.s_axi_awready_i_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_axi.gen_write.s_axi_awready_i_i_2 
       (.I0(\FSM_onehot_gen_axi.gen_write.write_cs_reg_n_0_[2] ),
        .I1(\gen_endpoint.w_state_reg[0]_0 ),
        .O(\gen_axi.gen_write.s_axi_awready_i_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axi.gen_write.s_axi_awready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.gen_write.s_axi_awready_i_i_1_n_0 ),
        .Q(\gen_endpoint.err_awready ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0080FFFF00800080)) 
    \gen_axi.gen_write.s_axi_bvalid_i_i_1 
       (.I0(Q),
        .I1(mr_axi_wvalid),
        .I2(\FSM_onehot_gen_axi.gen_write.write_cs_reg_n_0_[1] ),
        .I3(\gen_endpoint.w_state_reg[0] ),
        .I4(\gen_axi.gen_write.s_axi_awready_i_i_2_n_0 ),
        .I5(\gen_endpoint.err_bvalid ),
        .O(\gen_axi.gen_write.s_axi_bvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axi.gen_write.s_axi_bvalid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.gen_write.s_axi_bvalid_i_i_1_n_0 ),
        .Q(\gen_endpoint.err_bvalid ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \gen_axi.gen_write.s_axi_wready_i_i_1 
       (.I0(\FSM_onehot_gen_axi.gen_write.write_cs_reg_n_0_[0] ),
        .I1(mr_axi_awvalid),
        .I2(\gen_endpoint.w_state_reg[0] ),
        .I3(\gen_endpoint.err_awready ),
        .I4(\gen_axi.gen_write.s_axi_wready_i11_out ),
        .I5(\gen_axi.gen_write.s_axi_wready_i ),
        .O(\gen_axi.gen_write.s_axi_wready_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axi.gen_write.s_axi_wready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.gen_write.s_axi_wready_i_i_1_n_0 ),
        .Q(\gen_axi.gen_write.s_axi_wready_i ),
        .R(SR));
  LUT6 #(
    .INIT(64'h00007F70FFFF0000)) 
    \gen_endpoint.w_state[0]_i_1 
       (.I0(\gen_endpoint.err_bvalid ),
        .I1(\gen_endpoint.w_state_reg[0]_0 ),
        .I2(\gen_endpoint.w_state [1]),
        .I3(mr_axi_awvalid),
        .I4(\gen_endpoint.w_state_reg[0]_1 ),
        .I5(\gen_endpoint.w_state [0]),
        .O(\gen_axi.gen_write.s_axi_bvalid_i_reg_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_vector_i[1057]_i_2 
       (.I0(\gen_endpoint.w_state [0]),
        .I1(\gen_endpoint.w_state [1]),
        .O(\gen_endpoint.w_state_reg[0] ));
  LUT4 #(
    .INIT(16'hCAAA)) 
    skid2vector_q_i_3
       (.I0(m_axi_awready),
        .I1(\gen_endpoint.err_awready ),
        .I2(\gen_endpoint.w_state [0]),
        .I3(\gen_endpoint.w_state [1]),
        .O(mr_axi_awready));
  LUT4 #(
    .INIT(16'hD515)) 
    \state[m_valid_i]_i_2__0 
       (.I0(m_axi_bvalid),
        .I1(\gen_endpoint.w_state [0]),
        .I2(\gen_endpoint.w_state [1]),
        .I3(\gen_endpoint.err_bvalid ),
        .O(mr_axi_bvalid));
  LUT5 #(
    .INIT(32'hF8880888)) 
    \state[s_ready_i]_i_2__1 
       (.I0(skid2vector_q_reg),
        .I1(m_axi_wready),
        .I2(\gen_endpoint.w_state [0]),
        .I3(\gen_endpoint.w_state [1]),
        .I4(\gen_axi.gen_write.s_axi_wready_i ),
        .O(mr_axi_wready));
endmodule

(* C_ADDR_WIDTH = "32" *) (* C_ENABLE_PIPELINING = "1'b1" *) (* C_FAMILY = "zynq" *) 
(* C_ID_WIDTH = "0" *) (* C_IS_CASCADED = "0" *) (* C_MSC_ROUTE_ARRAY = "1'b1" *) 
(* C_MSC_ROUTE_WIDTH = "1" *) (* C_NUM_MSC = "1" *) (* C_NUM_READ_OUTSTANDING = "2" *) 
(* C_NUM_SEG = "1" *) (* C_NUM_WRITE_OUTSTANDING = "16" *) (* C_RDATA_WIDTH = "64" *) 
(* C_READ_ACCEPTANCE = "32" *) (* C_SEG_BASE_ADDR_ARRAY = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) (* C_SEG_SECURE_READ_ARRAY = "1'b0" *) 
(* C_SEG_SECURE_WRITE_ARRAY = "1'b0" *) (* C_SEG_SEP_ROUTE_ARRAY = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) (* C_SEG_SIZE_ARRAY = "30" *) 
(* C_SEG_SUPPORTS_READ_ARRAY = "1'b1" *) (* C_SEG_SUPPORTS_WRITE_ARRAY = "1'b1" *) (* C_SINGLE_ISSUING = "0" *) 
(* C_SUPPORTS_NARROW = "0" *) (* C_SUPPORTS_READ_DECERR = "1" *) (* C_SUPPORTS_WRAP = "1" *) 
(* C_SUPPORTS_WRITE_DECERR = "1" *) (* C_S_ARUSER_WIDTH = "0" *) (* C_S_AWUSER_WIDTH = "0" *) 
(* C_S_BUSER_WIDTH = "0" *) (* C_S_PROTOCOL = "0" *) (* C_S_RUSER_WIDTH = "0" *) 
(* C_S_WUSER_WIDTH = "0" *) (* C_WDATA_WIDTH = "64" *) (* C_WRITE_ACCEPTANCE = "32" *) 
(* ORIG_REF_NAME = "sc_mmu_v1_0_7_top" *) (* P_AXI3 = "1" *) (* P_AXI4 = "0" *) 
(* P_AXILITE = "2" *) (* P_BYPASS = "0" *) (* P_DECERR = "2'b11" *) 
(* P_FIXED = "2'b00" *) (* P_FULLY_PIPELINED = "2" *) (* P_INCR = "2'b01" *) 
(* P_NUM_MSC_LOG = "1" *) (* P_NUM_SEG_LOG = "1" *) (* P_R_DWBYTES = "8" *) 
(* P_R_DWSIZE = "3" *) (* P_R_QUEUE_SIZE = "4" *) (* P_WRAP = "2'b10" *) 
(* P_W_DWBYTES = "8" *) (* P_W_DWSIZE = "3" *) (* P_W_QUEUE_SIZE = "4" *) 
(* P_ZERO_LATENCY = "1" *) (* downgradeipidentifiedwarnings = "yes" *) 
module zynq_blk_smartconnect_0_0_sc_mmu_v1_0_7_top
   (aclk,
    aresetn,
    aclken,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready);
  input aclk;
  input aresetn;
  input aclken;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [1023:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [1023:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [1023:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [1023:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [1023:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;

  wire aclk;
  wire areset;
  wire aresetn;
  wire aw_reg_stall_n_1;
  wire aw_sreg_n_1;
  wire aw_sreg_n_10;
  wire aw_sreg_n_11;
  wire aw_sreg_n_2;
  wire aw_sreg_n_5;
  wire aw_sreg_n_6;
  wire aw_sreg_n_7;
  wire aw_sreg_n_8;
  wire aw_sreg_n_9;
  wire b_sreg_n_2;
  wire b_sreg_n_3;
  wire b_sreg_n_4;
  wire b_sreg_n_5;
  wire b_sreg_n_6;
  wire \gen_endpoint.b_cnt[0]_i_1_n_0 ;
  wire \gen_endpoint.b_cnt[4]_i_3_n_0 ;
  wire [4:0]\gen_endpoint.b_cnt_reg__0 ;
  wire \gen_endpoint.decerr_slave_inst_n_2 ;
  wire \gen_endpoint.decerr_slave_inst_n_6 ;
  wire \gen_endpoint.err_awready ;
  wire \gen_endpoint.err_bvalid ;
  wire \gen_endpoint.w_cnt[0]_i_1_n_0 ;
  wire \gen_endpoint.w_cnt[4]_i_3_n_0 ;
  wire [4:0]\gen_endpoint.w_cnt_reg__0 ;
  wire \gen_endpoint.w_enable_i_2_n_0 ;
  wire \gen_endpoint.w_enable_i_5_n_0 ;
  wire \gen_endpoint.w_enable_reg_n_0 ;
  wire \gen_endpoint.w_resume_i_1_n_0 ;
  wire [1:0]\gen_endpoint.w_state ;
  wire \gen_endpoint.w_trigger_decerr ;
  wire [31:0]m_axi_awaddr;
  wire [3:0]m_axi_awcache;
  wire [7:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire m_axi_awready;
  wire [1023:0]m_axi_awuser;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [63:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire mr_axi_awready;
  wire mr_axi_awvalid;
  wire mr_axi_bvalid;
  wire mr_axi_wready;
  wire mr_axi_wvalid;
  wire p_0_in;
  wire [1144:1026]s_awvector_d;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [7:0]s_axi_awlen;
  wire s_axi_awready;
  wire s_axi_awready_d;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [63:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [7:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire sr_axi_awvalid;
  wire w_resume;
  wire w_sreg_n_2;
  wire w_sreg_n_3;
  wire w_sreg_n_4;
  wire w_sreg_n_5;
  wire w_sreg_n_80;
  wire w_sreg_n_81;
  wire [54:2]\NLW_aw_reg_stall_skid_buffer_reg[1144]_0_UNCONNECTED ;
  wire [54:2]\NLW_aw_sreg_m_vector_i_reg[1144]_0_UNCONNECTED ;
  wire [56:1]\NLW_aw_sreg_skid_buffer_reg[1144]_0_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    areset_i_1
       (.I0(aresetn),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    areset_reg
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(areset),
        .R(1'b0));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall aw_reg_stall
       (.Q(\gen_endpoint.w_cnt_reg__0 [4]),
        .aclk(aclk),
        .areset(areset),
        .\gen_endpoint.err_awready (\gen_endpoint.err_awready ),
        .\gen_endpoint.w_state (\gen_endpoint.w_state ),
        .\gen_endpoint.w_trigger_decerr (\gen_endpoint.w_trigger_decerr ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .\m_vector_i_reg[1144]_0 ({m_axi_awcache,m_axi_awqos,m_axi_awprot,m_axi_awlock,m_axi_awuser[146:143],m_axi_awlen[3:0],m_axi_awaddr,m_axi_awuser[138:136]}),
        .\m_vector_i_reg[136]_0 (\gen_endpoint.decerr_slave_inst_n_6 ),
        .mr_axi_awready(mr_axi_awready),
        .mr_axi_awvalid(mr_axi_awvalid),
        .s_axi_awready_d(s_axi_awready_d),
        .skid2vector_q_reg_0(\gen_endpoint.b_cnt_reg__0 [4]),
        .\skid_buffer_reg[1144]_0 ({\NLW_aw_reg_stall_skid_buffer_reg[1144]_0_UNCONNECTED [54:53],s_awvector_d[1142:1141],\NLW_aw_reg_stall_skid_buffer_reg[1144]_0_UNCONNECTED [50:42],s_awvector_d[1131:1125],s_awvector_d[1092:1060],s_awvector_d[1027:1026]}),
        .sr_axi_awvalid(sr_axi_awvalid),
        .\state_reg[s_ready_i]_0 (aw_reg_stall_n_1),
        .w_resume(w_resume));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall_22 aw_sreg
       (.D({aw_sreg_n_5,aw_sreg_n_6}),
        .Q(\gen_endpoint.w_cnt_reg__0 ),
        .aclk(aclk),
        .areset(areset),
        .\gen_endpoint.b_cnt_reg[3] (b_sreg_n_4),
        .\gen_endpoint.b_cnt_reg[4] (\gen_endpoint.b_cnt_reg__0 ),
        .\gen_endpoint.b_cnt_reg[4]_0 (\gen_endpoint.b_cnt[4]_i_3_n_0 ),
        .\gen_endpoint.b_cnt_reg[4]_1 (b_sreg_n_6),
        .\gen_endpoint.b_cnt_reg[4]_2 (aw_reg_stall_n_1),
        .\gen_endpoint.err_bvalid (\gen_endpoint.err_bvalid ),
        .\gen_endpoint.w_cnt_reg[2] (w_sreg_n_3),
        .\gen_endpoint.w_cnt_reg[4] ({aw_sreg_n_8,aw_sreg_n_9,aw_sreg_n_10}),
        .\gen_endpoint.w_cnt_reg[4]_0 (\gen_endpoint.w_cnt[4]_i_3_n_0 ),
        .\gen_endpoint.w_cnt_reg[4]_1 (w_sreg_n_80),
        .\gen_endpoint.w_state (\gen_endpoint.w_state ),
        .\gen_endpoint.w_state_reg[1] (aw_sreg_n_2),
        .\gen_endpoint.w_state_reg[1]_0 (m_axi_bready),
        .\gen_endpoint.w_state_reg[1]_1 (\gen_endpoint.w_enable_i_5_n_0 ),
        .\gen_endpoint.w_trigger_decerr (\gen_endpoint.w_trigger_decerr ),
        .\m_vector_i_reg[1144]_0 ({\NLW_aw_sreg_m_vector_i_reg[1144]_0_UNCONNECTED [54:53],s_awvector_d[1142:1141],\NLW_aw_sreg_m_vector_i_reg[1144]_0_UNCONNECTED [50:42],s_awvector_d[1131:1125],s_awvector_d[1092:1060],s_awvector_d[1027:1026]}),
        .mr_axi_awvalid(mr_axi_awvalid),
        .s_axi_awready_d(s_axi_awready_d),
        .s_axi_awvalid(s_axi_awvalid),
        .\skid_buffer_reg[1144]_0 ({\NLW_aw_sreg_skid_buffer_reg[1144]_0_UNCONNECTED [56:55],s_axi_awcache[1:0],\NLW_aw_sreg_skid_buffer_reg[1144]_0_UNCONNECTED [52:44],s_axi_awlen[6:0],s_axi_awaddr,\NLW_aw_sreg_skid_buffer_reg[1144]_0_UNCONNECTED [4],s_axi_awsize[1:0],\NLW_aw_sreg_skid_buffer_reg[1144]_0_UNCONNECTED [1],s_axi_awburst[0]}),
        .sr_axi_awvalid(sr_axi_awvalid),
        .\state_reg[m_valid_i]_0 (aw_sreg_n_1),
        .\state_reg[m_valid_i]_1 (aw_sreg_n_7),
        .\state_reg[s_ready_i]_0 (s_axi_awready),
        .\state_reg[s_ready_i]_1 (aw_sreg_n_11));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall_23 b_sreg
       (.D({b_sreg_n_2,b_sreg_n_3}),
        .E(b_sreg_n_5),
        .Q(\gen_endpoint.b_cnt_reg__0 ),
        .SR(areset),
        .aclk(aclk),
        .\gen_endpoint.b_cnt_reg[1] (b_sreg_n_6),
        .\gen_endpoint.b_cnt_reg[1]_0 (\gen_endpoint.b_cnt[4]_i_3_n_0 ),
        .\gen_endpoint.b_cnt_reg[2] (aw_sreg_n_7),
        .\gen_endpoint.w_state (\gen_endpoint.w_state ),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .\m_vector_i_reg[1056]_0 (\gen_endpoint.decerr_slave_inst_n_6 ),
        .mr_axi_bvalid(mr_axi_bvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .\state_reg[m_valid_i]_0 (s_axi_bvalid),
        .\state_reg[s_ready_i]_0 (m_axi_bready),
        .\state_reg[s_ready_i]_1 (b_sreg_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_endpoint.b_cnt[0]_i_1 
       (.I0(\gen_endpoint.b_cnt_reg__0 [0]),
        .O(\gen_endpoint.b_cnt[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_endpoint.b_cnt[4]_i_3 
       (.I0(\gen_endpoint.b_cnt_reg__0 [1]),
        .I1(\gen_endpoint.b_cnt_reg__0 [0]),
        .I2(\gen_endpoint.b_cnt_reg__0 [3]),
        .I3(\gen_endpoint.b_cnt_reg__0 [2]),
        .O(\gen_endpoint.b_cnt[4]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_endpoint.b_cnt_reg[0] 
       (.C(aclk),
        .CE(b_sreg_n_5),
        .D(\gen_endpoint.b_cnt[0]_i_1_n_0 ),
        .Q(\gen_endpoint.b_cnt_reg__0 [0]),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_endpoint.b_cnt_reg[1] 
       (.C(aclk),
        .CE(b_sreg_n_5),
        .D(b_sreg_n_3),
        .Q(\gen_endpoint.b_cnt_reg__0 [1]),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_endpoint.b_cnt_reg[2] 
       (.C(aclk),
        .CE(b_sreg_n_5),
        .D(b_sreg_n_2),
        .Q(\gen_endpoint.b_cnt_reg__0 [2]),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_endpoint.b_cnt_reg[3] 
       (.C(aclk),
        .CE(b_sreg_n_5),
        .D(aw_sreg_n_6),
        .Q(\gen_endpoint.b_cnt_reg__0 [3]),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_endpoint.b_cnt_reg[4] 
       (.C(aclk),
        .CE(b_sreg_n_5),
        .D(aw_sreg_n_5),
        .Q(\gen_endpoint.b_cnt_reg__0 [4]),
        .R(areset));
  zynq_blk_smartconnect_0_0_sc_mmu_v1_0_7_decerr_slave \gen_endpoint.decerr_slave_inst 
       (.\FSM_onehot_gen_axi.gen_write.write_cs_reg[2]_0 (w_sreg_n_81),
        .Q(m_axi_wlast),
        .SR(areset),
        .aclk(aclk),
        .\gen_axi.gen_write.s_axi_bvalid_i_reg_0 (\gen_endpoint.decerr_slave_inst_n_2 ),
        .\gen_endpoint.err_awready (\gen_endpoint.err_awready ),
        .\gen_endpoint.err_bvalid (\gen_endpoint.err_bvalid ),
        .\gen_endpoint.w_state (\gen_endpoint.w_state ),
        .\gen_endpoint.w_state_reg[0] (\gen_endpoint.decerr_slave_inst_n_6 ),
        .\gen_endpoint.w_state_reg[0]_0 (m_axi_bready),
        .\gen_endpoint.w_state_reg[0]_1 (aw_sreg_n_2),
        .m_axi_awready(m_axi_awready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_wready(m_axi_wready),
        .mr_axi_awready(mr_axi_awready),
        .mr_axi_awvalid(mr_axi_awvalid),
        .mr_axi_bvalid(mr_axi_bvalid),
        .mr_axi_wready(mr_axi_wready),
        .mr_axi_wvalid(mr_axi_wvalid),
        .skid2vector_q_reg(\gen_endpoint.w_enable_reg_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_endpoint.w_cnt[0]_i_1 
       (.I0(\gen_endpoint.w_cnt_reg__0 [0]),
        .O(\gen_endpoint.w_cnt[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_endpoint.w_cnt[4]_i_3 
       (.I0(\gen_endpoint.w_cnt_reg__0 [1]),
        .I1(\gen_endpoint.w_cnt_reg__0 [0]),
        .I2(\gen_endpoint.w_cnt_reg__0 [3]),
        .I3(\gen_endpoint.w_cnt_reg__0 [2]),
        .O(\gen_endpoint.w_cnt[4]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_endpoint.w_cnt_reg[0] 
       (.C(aclk),
        .CE(w_sreg_n_5),
        .D(\gen_endpoint.w_cnt[0]_i_1_n_0 ),
        .Q(\gen_endpoint.w_cnt_reg__0 [0]),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_endpoint.w_cnt_reg[1] 
       (.C(aclk),
        .CE(w_sreg_n_5),
        .D(aw_sreg_n_10),
        .Q(\gen_endpoint.w_cnt_reg__0 [1]),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_endpoint.w_cnt_reg[2] 
       (.C(aclk),
        .CE(w_sreg_n_5),
        .D(aw_sreg_n_9),
        .Q(\gen_endpoint.w_cnt_reg__0 [2]),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_endpoint.w_cnt_reg[3] 
       (.C(aclk),
        .CE(w_sreg_n_5),
        .D(w_sreg_n_4),
        .Q(\gen_endpoint.w_cnt_reg__0 [3]),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_endpoint.w_cnt_reg[4] 
       (.C(aclk),
        .CE(w_sreg_n_5),
        .D(aw_sreg_n_8),
        .Q(\gen_endpoint.w_cnt_reg__0 [4]),
        .R(areset));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \gen_endpoint.w_enable_i_2 
       (.I0(\gen_endpoint.w_cnt_reg__0 [2]),
        .I1(\gen_endpoint.w_cnt_reg__0 [3]),
        .I2(\gen_endpoint.w_cnt_reg__0 [4]),
        .I3(\gen_endpoint.w_cnt_reg__0 [0]),
        .I4(\gen_endpoint.w_cnt_reg__0 [1]),
        .O(\gen_endpoint.w_enable_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_endpoint.w_enable_i_5 
       (.I0(\gen_endpoint.w_state [0]),
        .I1(\gen_endpoint.b_cnt_reg__0 [4]),
        .I2(\gen_endpoint.w_cnt_reg__0 [4]),
        .O(\gen_endpoint.w_enable_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_endpoint.w_enable_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(w_sreg_n_2),
        .Q(\gen_endpoint.w_enable_reg_n_0 ),
        .R(areset));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \gen_endpoint.w_resume_i_1 
       (.I0(\gen_endpoint.b_cnt[4]_i_3_n_0 ),
        .I1(\gen_endpoint.w_cnt[4]_i_3_n_0 ),
        .I2(\gen_endpoint.w_state [0]),
        .I3(\gen_endpoint.b_cnt_reg__0 [4]),
        .I4(\gen_endpoint.w_cnt_reg__0 [4]),
        .I5(\gen_endpoint.w_state [1]),
        .O(\gen_endpoint.w_resume_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_endpoint.w_resume_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_endpoint.w_resume_i_1_n_0 ),
        .Q(w_resume),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_endpoint.w_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_endpoint.decerr_slave_inst_n_2 ),
        .Q(\gen_endpoint.w_state [0]),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_endpoint.w_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(aw_sreg_n_1),
        .Q(\gen_endpoint.w_state [1]),
        .R(areset));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall_24 w_sreg
       (.D(w_sreg_n_4),
        .E(w_sreg_n_5),
        .Q(\gen_endpoint.b_cnt_reg__0 [4]),
        .SR(areset),
        .aclk(aclk),
        .\gen_endpoint.w_cnt_reg[1] (w_sreg_n_80),
        .\gen_endpoint.w_cnt_reg[3] (aw_sreg_n_7),
        .\gen_endpoint.w_cnt_reg[4] (\gen_endpoint.w_cnt[4]_i_3_n_0 ),
        .\gen_endpoint.w_cnt_reg[4]_0 (\gen_endpoint.w_cnt_reg__0 ),
        .\gen_endpoint.w_enable_reg (w_sreg_n_2),
        .\gen_endpoint.w_enable_reg_0 (\gen_endpoint.w_enable_i_2_n_0 ),
        .\gen_endpoint.w_enable_reg_1 (aw_sreg_n_11),
        .\gen_endpoint.w_enable_reg_2 (\gen_endpoint.w_enable_i_5_n_0 ),
        .\gen_endpoint.w_enable_reg_3 (\gen_endpoint.w_enable_reg_n_0 ),
        .\gen_endpoint.w_state (\gen_endpoint.w_state ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .\m_vector_i_reg[1024]_0 (w_sreg_n_81),
        .\m_vector_i_reg[2056]_0 ({m_axi_wstrb,m_axi_wdata,m_axi_wlast}),
        .mr_axi_wready(mr_axi_wready),
        .mr_axi_wvalid(mr_axi_wvalid),
        .s_axi_wvalid(s_axi_wvalid),
        .\skid_buffer_reg[2056]_0 ({s_axi_wstrb,s_axi_wdata,s_axi_wlast}),
        .\state_reg[m_valid_i]_0 (w_sreg_n_3),
        .\state_reg[s_ready_i]_0 (s_axi_wready));
endmodule

(* ORIG_REF_NAME = "sc_node_v1_0_10_fifo" *) 
module zynq_blk_smartconnect_0_0_sc_node_v1_0_10_fifo
   (m_sc_payld,
    \gen_wr.afull_r ,
    m_sc_send,
    s_sc_aclk,
    s_sc_payld,
    SR,
    s_sc_send,
    arb_stall_late,
    s_sc_valid,
    m_sc_recv,
    \count_r_reg[1] );
  output [63:0]m_sc_payld;
  output \gen_wr.afull_r ;
  output [0:0]m_sc_send;
  input s_sc_aclk;
  input [58:0]s_sc_payld;
  input [0:0]SR;
  input [0:0]s_sc_send;
  input arb_stall_late;
  input s_sc_valid;
  input [0:0]m_sc_recv;
  input [0:0]\count_r_reg[1] ;

  wire [0:0]SR;
  wire arb_stall_late;
  wire [0:0]\count_r_reg[1] ;
  wire \gen_wr.afull_r ;
  wire [63:0]m_sc_payld;
  wire [0:0]m_sc_recv;
  wire [0:0]m_sc_send;
  wire s_sc_aclk;
  wire [58:0]s_sc_payld;
  wire [0:0]s_sc_send;
  wire s_sc_valid;
  wire [11:11]\NLW_gen_xpm_memory_fifo.inst_fifo_s_sc_payld_UNCONNECTED ;

  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_xpm_memory_fifo \gen_xpm_memory_fifo.inst_fifo 
       (.SR(SR),
        .arb_stall_late(arb_stall_late),
        .\count_r_reg[1] (\count_r_reg[1] ),
        .\gen_wr.afull_r (\gen_wr.afull_r ),
        .m_sc_payld(m_sc_payld),
        .m_sc_recv(m_sc_recv),
        .m_sc_send(m_sc_send),
        .s_sc_aclk(s_sc_aclk),
        .s_sc_payld({s_sc_payld[58:12],\NLW_gen_xpm_memory_fifo.inst_fifo_s_sc_payld_UNCONNECTED [11],s_sc_payld[10:0]}),
        .s_sc_send(s_sc_send),
        .s_sc_valid(s_sc_valid));
endmodule

(* ORIG_REF_NAME = "sc_node_v1_0_10_fifo" *) 
module zynq_blk_smartconnect_0_0_sc_node_v1_0_10_fifo__parameterized0
   (m_sc_payld,
    \gen_wr.afull_r ,
    Q,
    m_sc_send,
    s_sc_aclk,
    s_sc_payld,
    SR,
    s_sc_send,
    arb_stall_late,
    s_sc_valid,
    \gen_wr.afull_r_reg ,
    m_sc_recv,
    \count_r_reg[1] );
  output [1:0]m_sc_payld;
  output \gen_wr.afull_r ;
  output [0:0]Q;
  output [0:0]m_sc_send;
  input s_sc_aclk;
  input [3:0]s_sc_payld;
  input [0:0]SR;
  input [0:0]s_sc_send;
  input arb_stall_late;
  input s_sc_valid;
  input \gen_wr.afull_r_reg ;
  input [0:0]m_sc_recv;
  input [0:0]\count_r_reg[1] ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire arb_stall_late;
  wire [0:0]\count_r_reg[1] ;
  wire \gen_wr.afull_r ;
  wire \gen_wr.afull_r_reg ;
  wire [1:0]m_sc_payld;
  wire [0:0]m_sc_recv;
  wire [0:0]m_sc_send;
  wire s_sc_aclk;
  wire [3:0]s_sc_payld;
  wire [0:0]s_sc_send;
  wire s_sc_valid;

  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 \gen_xpm_memory_fifo.inst_fifo 
       (.Q(Q),
        .SR(SR),
        .arb_stall_late(arb_stall_late),
        .\count_r_reg[1] (\count_r_reg[1] ),
        .\gen_wr.afull_r (\gen_wr.afull_r ),
        .\gen_wr.afull_r_reg_0 (\gen_wr.afull_r_reg ),
        .m_sc_payld(m_sc_payld),
        .m_sc_recv(m_sc_recv),
        .m_sc_send(m_sc_send),
        .s_sc_aclk(s_sc_aclk),
        .s_sc_payld(s_sc_payld),
        .s_sc_send(s_sc_send),
        .s_sc_valid(s_sc_valid));
endmodule

(* ORIG_REF_NAME = "sc_node_v1_0_10_fifo" *) 
module zynq_blk_smartconnect_0_0_sc_node_v1_0_10_fifo__parameterized1
   (m_sc_payld,
    \gen_wr.afull_r ,
    m_sc_send,
    s_sc_aclk,
    s_sc_payld,
    SR,
    s_sc_send,
    arb_stall_late,
    s_sc_valid,
    m_sc_recv,
    \count_r_reg[1] );
  output [71:0]m_sc_payld;
  output \gen_wr.afull_r ;
  output [0:0]m_sc_send;
  input s_sc_aclk;
  input [86:0]s_sc_payld;
  input [0:0]SR;
  input [0:0]s_sc_send;
  input arb_stall_late;
  input s_sc_valid;
  input [0:0]m_sc_recv;
  input [0:0]\count_r_reg[1] ;

  wire [0:0]SR;
  wire arb_stall_late;
  wire [0:0]\count_r_reg[1] ;
  wire \gen_wr.afull_r ;
  wire [71:0]m_sc_payld;
  wire [0:0]m_sc_recv;
  wire [0:0]m_sc_send;
  wire s_sc_aclk;
  wire [86:0]s_sc_payld;
  wire [0:0]s_sc_send;
  wire s_sc_valid;
  wire [10:0]\NLW_gen_xpm_memory_fifo.inst_fifo_s_sc_payld_UNCONNECTED ;

  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1 \gen_xpm_memory_fifo.inst_fifo 
       (.SR(SR),
        .arb_stall_late(arb_stall_late),
        .\count_r_reg[1] (\count_r_reg[1] ),
        .\gen_wr.afull_r (\gen_wr.afull_r ),
        .m_sc_payld(m_sc_payld),
        .m_sc_recv(m_sc_recv),
        .m_sc_send(m_sc_send),
        .s_sc_aclk(s_sc_aclk),
        .s_sc_payld({s_sc_payld[86:11],\NLW_gen_xpm_memory_fifo.inst_fifo_s_sc_payld_UNCONNECTED [10:0]}),
        .s_sc_send(s_sc_send),
        .s_sc_valid(s_sc_valid));
endmodule

(* ORIG_REF_NAME = "sc_node_v1_0_10_mi_handler" *) 
module zynq_blk_smartconnect_0_0_sc_node_v1_0_10_mi_handler
   (m_sc_payld,
    \gen_wr.afull_r ,
    m_sc_send,
    s_sc_aclk,
    s_sc_payld,
    out,
    m_sc_areset_r_reg_0,
    s_sc_send,
    arb_stall_late,
    s_sc_valid,
    m_sc_recv);
  output [63:0]m_sc_payld;
  output \gen_wr.afull_r ;
  output [0:0]m_sc_send;
  input s_sc_aclk;
  input [58:0]s_sc_payld;
  input out;
  input m_sc_areset_r_reg_0;
  input [0:0]s_sc_send;
  input arb_stall_late;
  input s_sc_valid;
  input [0:0]m_sc_recv;

  wire arb_stall_late;
  wire areset_r;
  wire \gen_wr.afull_r ;
  wire m_sc_areset_r;
  wire m_sc_areset_r_reg_0;
  wire [63:0]m_sc_payld;
  wire [0:0]m_sc_recv;
  wire [0:0]m_sc_send;
  wire out;
  wire s_sc_aclk;
  wire [58:0]s_sc_payld;
  wire [0:0]s_sc_send;
  wire s_sc_valid;
  wire [11:11]\NLW_gen_normal_area.inst_fifo_node_payld_s_sc_payld_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    areset_r_reg
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(out),
        .Q(areset_r),
        .R(1'b0));
  zynq_blk_smartconnect_0_0_sc_node_v1_0_10_fifo \gen_normal_area.inst_fifo_node_payld 
       (.SR(m_sc_areset_r),
        .arb_stall_late(arb_stall_late),
        .\count_r_reg[1] (areset_r),
        .\gen_wr.afull_r (\gen_wr.afull_r ),
        .m_sc_payld(m_sc_payld),
        .m_sc_recv(m_sc_recv),
        .m_sc_send(m_sc_send),
        .s_sc_aclk(s_sc_aclk),
        .s_sc_payld({s_sc_payld[58:12],\NLW_gen_normal_area.inst_fifo_node_payld_s_sc_payld_UNCONNECTED [11],s_sc_payld[10:0]}),
        .s_sc_send(s_sc_send),
        .s_sc_valid(s_sc_valid));
  FDRE #(
    .INIT(1'b0)) 
    m_sc_areset_r_reg
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(m_sc_areset_r_reg_0),
        .Q(m_sc_areset_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sc_node_v1_0_10_mi_handler" *) 
module zynq_blk_smartconnect_0_0_sc_node_v1_0_10_mi_handler__parameterized0
   (m_sc_payld,
    \gen_wr.afull_r ,
    Q,
    m_sc_send,
    s_sc_aclk,
    s_sc_payld,
    out,
    m_sc_areset_r_reg_0,
    s_sc_send,
    arb_stall_late,
    s_sc_valid,
    \gen_wr.afull_r_reg ,
    m_sc_recv);
  output [1:0]m_sc_payld;
  output \gen_wr.afull_r ;
  output [0:0]Q;
  output [0:0]m_sc_send;
  input s_sc_aclk;
  input [3:0]s_sc_payld;
  input out;
  input m_sc_areset_r_reg_0;
  input [0:0]s_sc_send;
  input arb_stall_late;
  input s_sc_valid;
  input \gen_wr.afull_r_reg ;
  input [0:0]m_sc_recv;

  wire [0:0]Q;
  wire arb_stall_late;
  wire areset_r;
  wire \gen_wr.afull_r ;
  wire \gen_wr.afull_r_reg ;
  wire m_sc_areset_r;
  wire m_sc_areset_r_reg_0;
  wire [1:0]m_sc_payld;
  wire [0:0]m_sc_recv;
  wire [0:0]m_sc_send;
  wire out;
  wire s_sc_aclk;
  wire [3:0]s_sc_payld;
  wire [0:0]s_sc_send;
  wire s_sc_valid;

  FDRE #(
    .INIT(1'b0)) 
    areset_r_reg
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(out),
        .Q(areset_r),
        .R(1'b0));
  zynq_blk_smartconnect_0_0_sc_node_v1_0_10_fifo__parameterized0 \gen_normal_area.inst_fifo_node_payld 
       (.Q(Q),
        .SR(m_sc_areset_r),
        .arb_stall_late(arb_stall_late),
        .\count_r_reg[1] (areset_r),
        .\gen_wr.afull_r (\gen_wr.afull_r ),
        .\gen_wr.afull_r_reg (\gen_wr.afull_r_reg ),
        .m_sc_payld(m_sc_payld),
        .m_sc_recv(m_sc_recv),
        .m_sc_send(m_sc_send),
        .s_sc_aclk(s_sc_aclk),
        .s_sc_payld(s_sc_payld),
        .s_sc_send(s_sc_send),
        .s_sc_valid(s_sc_valid));
  FDRE #(
    .INIT(1'b0)) 
    m_sc_areset_r_reg
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(m_sc_areset_r_reg_0),
        .Q(m_sc_areset_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sc_node_v1_0_10_mi_handler" *) 
module zynq_blk_smartconnect_0_0_sc_node_v1_0_10_mi_handler__parameterized1
   (m_sc_payld,
    \gen_wr.afull_r ,
    m_sc_send,
    s_sc_aclk,
    s_sc_payld,
    out,
    m_sc_areset_r_reg_0,
    s_sc_send,
    arb_stall_late,
    s_sc_valid,
    m_sc_recv);
  output [71:0]m_sc_payld;
  output \gen_wr.afull_r ;
  output [0:0]m_sc_send;
  input s_sc_aclk;
  input [86:0]s_sc_payld;
  input out;
  input m_sc_areset_r_reg_0;
  input [0:0]s_sc_send;
  input arb_stall_late;
  input s_sc_valid;
  input [0:0]m_sc_recv;

  wire arb_stall_late;
  wire areset_r;
  wire \gen_wr.afull_r ;
  wire m_sc_areset_r;
  wire m_sc_areset_r_reg_0;
  wire [71:0]m_sc_payld;
  wire [0:0]m_sc_recv;
  wire [0:0]m_sc_send;
  wire out;
  wire s_sc_aclk;
  wire [86:0]s_sc_payld;
  wire [0:0]s_sc_send;
  wire s_sc_valid;
  wire [10:0]\NLW_gen_normal_area.inst_fifo_node_payld_s_sc_payld_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    areset_r_reg
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(out),
        .Q(areset_r),
        .R(1'b0));
  zynq_blk_smartconnect_0_0_sc_node_v1_0_10_fifo__parameterized1 \gen_normal_area.inst_fifo_node_payld 
       (.SR(m_sc_areset_r),
        .arb_stall_late(arb_stall_late),
        .\count_r_reg[1] (areset_r),
        .\gen_wr.afull_r (\gen_wr.afull_r ),
        .m_sc_payld(m_sc_payld),
        .m_sc_recv(m_sc_recv),
        .m_sc_send(m_sc_send),
        .s_sc_aclk(s_sc_aclk),
        .s_sc_payld({s_sc_payld[86:11],\NLW_gen_normal_area.inst_fifo_node_payld_s_sc_payld_UNCONNECTED [10:0]}),
        .s_sc_send(s_sc_send),
        .s_sc_valid(s_sc_valid));
  FDRE #(
    .INIT(1'b0)) 
    m_sc_areset_r_reg
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(m_sc_areset_r_reg_0),
        .Q(m_sc_areset_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sc_node_v1_0_10_si_handler" *) 
module zynq_blk_smartconnect_0_0_sc_node_v1_0_10_si_handler
   (arb_stall_late,
    s_sc_valid,
    s_sc_recv,
    \gen_wr.afull_r ,
    s_sc_aclk,
    s_sc_send);
  output arb_stall_late;
  output s_sc_valid;
  output [0:0]s_sc_recv;
  input \gen_wr.afull_r ;
  input s_sc_aclk;
  input [0:0]s_sc_send;

  wire arb_stall_late;
  wire \gen_wr.afull_r ;
  wire s_sc_aclk;
  wire [0:0]s_sc_recv;
  wire [0:0]s_sc_send;
  wire s_sc_valid;

  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_pipeline_5 inst_arb_stall_late
       (.arb_stall_late(arb_stall_late),
        .\gen_wr.afull_r (\gen_wr.afull_r ),
        .s_sc_aclk(s_sc_aclk),
        .s_sc_recv(s_sc_recv),
        .s_sc_send(s_sc_send),
        .s_sc_valid(s_sc_valid));
endmodule

(* ORIG_REF_NAME = "sc_node_v1_0_10_si_handler" *) 
module zynq_blk_smartconnect_0_0_sc_node_v1_0_10_si_handler__parameterized0
   (arb_stall_late,
    \gen_pipe[1].pipe_reg[1][0] ,
    s_sc_valid,
    s_sc_recv,
    \gen_wr.afull_r ,
    s_sc_aclk,
    s_sc_send,
    Q);
  output arb_stall_late;
  output \gen_pipe[1].pipe_reg[1][0] ;
  output s_sc_valid;
  output [0:0]s_sc_recv;
  input \gen_wr.afull_r ;
  input s_sc_aclk;
  input [0:0]s_sc_send;
  input [0:0]Q;

  wire [0:0]Q;
  wire arb_stall_late;
  wire \gen_pipe[1].pipe_reg[1][0] ;
  wire \gen_wr.afull_r ;
  wire s_sc_aclk;
  wire [0:0]s_sc_recv;
  wire [0:0]s_sc_send;
  wire s_sc_valid;

  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_pipeline_1 inst_arb_stall_late
       (.Q(Q),
        .\gen_pipe[1].pipe_reg[1][0]_0 (arb_stall_late),
        .\gen_pipe[1].pipe_reg[1][0]_1 (\gen_pipe[1].pipe_reg[1][0] ),
        .\gen_wr.afull_r (\gen_wr.afull_r ),
        .s_sc_aclk(s_sc_aclk),
        .s_sc_recv(s_sc_recv),
        .s_sc_send(s_sc_send),
        .s_sc_valid(s_sc_valid));
endmodule

(* ORIG_REF_NAME = "sc_node_v1_0_10_si_handler" *) 
module zynq_blk_smartconnect_0_0_sc_node_v1_0_10_si_handler__parameterized1
   (arb_stall_late,
    s_sc_valid,
    s_sc_recv,
    \gen_wr.afull_r ,
    s_sc_aclk,
    s_sc_send);
  output arb_stall_late;
  output s_sc_valid;
  output [0:0]s_sc_recv;
  input \gen_wr.afull_r ;
  input s_sc_aclk;
  input [0:0]s_sc_send;

  wire arb_stall_late;
  wire \gen_wr.afull_r ;
  wire s_sc_aclk;
  wire [0:0]s_sc_recv;
  wire [0:0]s_sc_send;
  wire s_sc_valid;

  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_pipeline inst_arb_stall_late
       (.arb_stall_late(arb_stall_late),
        .\gen_wr.afull_r (\gen_wr.afull_r ),
        .s_sc_aclk(s_sc_aclk),
        .s_sc_recv(s_sc_recv),
        .s_sc_send(s_sc_send),
        .s_sc_valid(s_sc_valid));
endmodule

(* C_ACLKEN_CONVERSION = "0" *) (* C_ACLK_RELATIONSHIP = "1" *) (* C_ADDR_WIDTH = "32" *) 
(* C_ARBITER_MODE = "1" *) (* C_CHANNEL = "3" *) (* C_DISABLE_IP = "0" *) 
(* C_ENABLE_PIPELINING = "8'b00000001" *) (* C_FAMILY = "zynq" *) (* C_FIFO_IP = "0" *) 
(* C_FIFO_OUTPUT_REG = "1" *) (* C_FIFO_SIZE = "5" *) (* C_FIFO_TYPE = "0" *) 
(* C_ID_WIDTH = "2" *) (* C_MAX_PAYLD_BYTES = "8" *) (* C_M_NUM_BYTES_ARRAY = "8" *) 
(* C_M_PIPELINE = "0" *) (* C_M_SEND_PIPELINE = "0" *) (* C_NUM_MI = "1" *) 
(* C_NUM_OUTSTANDING = "16" *) (* C_NUM_SI = "1" *) (* C_PAYLD_WIDTH = "140" *) 
(* C_SC_ROUTE_WIDTH = "1" *) (* C_SYNCHRONIZATION_STAGES = "3" *) (* C_S_LATENCY = "0" *) 
(* C_S_NUM_BYTES_ARRAY = "8" *) (* C_S_PIPELINE = "0" *) (* C_USER_BITS_PER_BYTE = "0" *) 
(* C_USER_WIDTH = "0" *) (* LP_ACLK_RELATIONSHIP = "1" *) (* LP_ARBITER_MODE = "1" *) 
(* LP_DT_REG = "true" *) (* LP_FIFO_OUTPUT_REG = "1" *) (* LP_FIFO_TYPE = "0" *) 
(* LP_LOG_MAX_DOWNSIZER_RATIO = "1" *) (* LP_LOG_MAX_UPSIZER_RATIO = "1" *) (* LP_LOG_NUM_MI = "1" *) 
(* LP_LOG_NUM_SI = "1" *) (* LP_MAX_DOWNSIZER_RATIO = "1" *) (* LP_MAX_NUM_BYTES = "8" *) 
(* LP_MAX_UPSIZER_RATIO = "1" *) (* LP_M_MAX_NUM_BYTES = "8" *) (* LP_M_MIN_NUM_BYTES = "8" *) 
(* LP_M_STATIC_DWIDTH = "1" *) (* LP_NODE_ADDR_WIDTH = "32" *) (* LP_NODE_ID_WIDTH = "2" *) 
(* LP_NODE_ROUTE_WIDTH = "1" *) (* LP_NODE_USER_WIDTH = "0" *) (* LP_SYNCHRONIZATION_STAGES = "2" *) 
(* LP_S_AXIS_REG_SLICE_CONFIG = "0" *) (* LP_S_MAX_NUM_BYTES = "8" *) (* LP_S_MIN_NUM_BYTES = "8" *) 
(* LP_S_PIPELINE = "0" *) (* LP_S_STATIC_DWIDTH = "1" *) (* LP_ZERO_ROUTE_WIDTH = "1" *) 
(* ORIG_REF_NAME = "sc_node_v1_0_10_top" *) (* P_NUM_OUTSTANDING = "16" *) 
module zynq_blk_smartconnect_0_0_sc_node_v1_0_10_top
   (s_sc_aclk,
    s_sc_aclken,
    s_sc_aresetn,
    s_sc_req,
    s_sc_info,
    s_sc_send,
    s_sc_recv,
    s_sc_payld,
    m_sc_aclk,
    m_sc_aclken,
    m_sc_aresetn,
    m_sc_recv,
    m_sc_send,
    m_sc_req,
    m_sc_info,
    m_sc_payld,
    m_axis_arb_tvalid,
    m_axis_arb_tready,
    m_axis_arb_tdata,
    s_axis_arb_tvalid,
    s_axis_arb_tready,
    s_axis_arb_tdata);
  input s_sc_aclk;
  input s_sc_aclken;
  input s_sc_aresetn;
  input [0:0]s_sc_req;
  input [0:0]s_sc_info;
  input [0:0]s_sc_send;
  output [0:0]s_sc_recv;
  input [139:0]s_sc_payld;
  input m_sc_aclk;
  input m_sc_aclken;
  input m_sc_aresetn;
  input [0:0]m_sc_recv;
  output [0:0]m_sc_send;
  output [0:0]m_sc_req;
  output [0:0]m_sc_info;
  output [139:0]m_sc_payld;
  output m_axis_arb_tvalid;
  input m_axis_arb_tready;
  output [15:0]m_axis_arb_tdata;
  input s_axis_arb_tvalid;
  output s_axis_arb_tready;
  input [15:0]s_axis_arb_tdata;

  wire arb_stall_late;
  wire \gen_wr.afull_r ;
  wire [139:0]m_sc_payld;
  wire [0:0]m_sc_recv;
  wire [0:0]m_sc_send;
  (* DONT_TOUCH *) wire mi_handler_m_sc_areset;
  (* DONT_TOUCH *) wire mi_handler_m_sc_areset_pipe;
  wire s_sc_aclk;
  (* DONT_TOUCH *) wire s_sc_areset;
  (* DONT_TOUCH *) wire s_sc_areset_pipe;
  wire s_sc_aresetn;
  wire [139:0]s_sc_payld;
  wire [0:0]s_sc_recv;
  wire [0:0]s_sc_send;
  wire s_sc_valid;
  wire [11:11]NLW_inst_mi_handler_s_sc_payld_UNCONNECTED;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(s_sc_areset),
        .O(mi_handler_m_sc_areset));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(mi_handler_m_sc_areset),
        .O(mi_handler_m_sc_areset_pipe));
  zynq_blk_smartconnect_0_0_sc_node_v1_0_10_mi_handler inst_mi_handler
       (.arb_stall_late(arb_stall_late),
        .\gen_wr.afull_r (\gen_wr.afull_r ),
        .m_sc_areset_r_reg_0(mi_handler_m_sc_areset_pipe),
        .m_sc_payld({m_sc_payld[139:129],m_sc_payld[127:94],m_sc_payld[83:73],m_sc_payld[8:1]}),
        .m_sc_recv(m_sc_recv),
        .m_sc_send(m_sc_send),
        .out(s_sc_areset_pipe),
        .s_sc_aclk(s_sc_aclk),
        .s_sc_payld({s_sc_payld[139:96],s_sc_payld[92:90],NLW_inst_mi_handler_s_sc_payld_UNCONNECTED[11],s_sc_payld[83:73]}),
        .s_sc_send(s_sc_send),
        .s_sc_valid(s_sc_valid));
  zynq_blk_smartconnect_0_0_sc_node_v1_0_10_si_handler inst_si_handler
       (.arb_stall_late(arb_stall_late),
        .\gen_wr.afull_r (\gen_wr.afull_r ),
        .s_sc_aclk(s_sc_aclk),
        .s_sc_recv(s_sc_recv),
        .s_sc_send(s_sc_send),
        .s_sc_valid(s_sc_valid));
  LUT1 #(
    .INIT(2'h1)) 
    s_sc_areset_pipe_inferred_i_1
       (.I0(s_sc_aresetn),
        .O(s_sc_areset_pipe));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    s_sc_areset_reg
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_sc_areset),
        .S(s_sc_areset_pipe));
endmodule

(* C_ACLKEN_CONVERSION = "0" *) (* C_ACLK_RELATIONSHIP = "1" *) (* C_ADDR_WIDTH = "32" *) 
(* C_ARBITER_MODE = "1" *) (* C_CHANNEL = "4" *) (* C_DISABLE_IP = "0" *) 
(* C_ENABLE_PIPELINING = "8'b00000001" *) (* C_FAMILY = "zynq" *) (* C_FIFO_IP = "0" *) 
(* C_FIFO_OUTPUT_REG = "1" *) (* C_FIFO_SIZE = "5" *) (* C_FIFO_TYPE = "0" *) 
(* C_ID_WIDTH = "2" *) (* C_MAX_PAYLD_BYTES = "8" *) (* C_M_NUM_BYTES_ARRAY = "8" *) 
(* C_M_PIPELINE = "0" *) (* C_M_SEND_PIPELINE = "0" *) (* C_NUM_MI = "1" *) 
(* C_NUM_OUTSTANDING = "16" *) (* C_NUM_SI = "1" *) (* C_PAYLD_WIDTH = "6" *) 
(* C_SC_ROUTE_WIDTH = "1" *) (* C_SYNCHRONIZATION_STAGES = "3" *) (* C_S_LATENCY = "0" *) 
(* C_S_NUM_BYTES_ARRAY = "8" *) (* C_S_PIPELINE = "0" *) (* C_USER_BITS_PER_BYTE = "0" *) 
(* C_USER_WIDTH = "0" *) (* LP_ACLK_RELATIONSHIP = "1" *) (* LP_ARBITER_MODE = "1" *) 
(* LP_DT_REG = "true" *) (* LP_FIFO_OUTPUT_REG = "1" *) (* LP_FIFO_TYPE = "0" *) 
(* LP_LOG_MAX_DOWNSIZER_RATIO = "1" *) (* LP_LOG_MAX_UPSIZER_RATIO = "1" *) (* LP_LOG_NUM_MI = "1" *) 
(* LP_LOG_NUM_SI = "1" *) (* LP_MAX_DOWNSIZER_RATIO = "1" *) (* LP_MAX_NUM_BYTES = "8" *) 
(* LP_MAX_UPSIZER_RATIO = "1" *) (* LP_M_MAX_NUM_BYTES = "8" *) (* LP_M_MIN_NUM_BYTES = "8" *) 
(* LP_M_STATIC_DWIDTH = "1" *) (* LP_NODE_ADDR_WIDTH = "32" *) (* LP_NODE_ID_WIDTH = "2" *) 
(* LP_NODE_ROUTE_WIDTH = "1" *) (* LP_NODE_USER_WIDTH = "0" *) (* LP_SYNCHRONIZATION_STAGES = "2" *) 
(* LP_S_AXIS_REG_SLICE_CONFIG = "0" *) (* LP_S_MAX_NUM_BYTES = "8" *) (* LP_S_MIN_NUM_BYTES = "8" *) 
(* LP_S_PIPELINE = "0" *) (* LP_S_STATIC_DWIDTH = "1" *) (* LP_ZERO_ROUTE_WIDTH = "1" *) 
(* ORIG_REF_NAME = "sc_node_v1_0_10_top" *) (* P_NUM_OUTSTANDING = "16" *) 
module zynq_blk_smartconnect_0_0_sc_node_v1_0_10_top__parameterized0
   (s_sc_aclk,
    s_sc_aclken,
    s_sc_aresetn,
    s_sc_req,
    s_sc_info,
    s_sc_send,
    s_sc_recv,
    s_sc_payld,
    m_sc_aclk,
    m_sc_aclken,
    m_sc_aresetn,
    m_sc_recv,
    m_sc_send,
    m_sc_req,
    m_sc_info,
    m_sc_payld,
    m_axis_arb_tvalid,
    m_axis_arb_tready,
    m_axis_arb_tdata,
    s_axis_arb_tvalid,
    s_axis_arb_tready,
    s_axis_arb_tdata);
  input s_sc_aclk;
  input s_sc_aclken;
  input s_sc_aresetn;
  input [0:0]s_sc_req;
  input [0:0]s_sc_info;
  input [0:0]s_sc_send;
  output [0:0]s_sc_recv;
  input [5:0]s_sc_payld;
  input m_sc_aclk;
  input m_sc_aclken;
  input m_sc_aresetn;
  input [0:0]m_sc_recv;
  output [0:0]m_sc_send;
  output [0:0]m_sc_req;
  output [0:0]m_sc_info;
  output [5:0]m_sc_payld;
  output m_axis_arb_tvalid;
  input m_axis_arb_tready;
  output [15:0]m_axis_arb_tdata;
  input s_axis_arb_tvalid;
  output s_axis_arb_tready;
  input [15:0]s_axis_arb_tdata;

  wire arb_stall_late;
  wire [0:0]\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.wr_addra_p1 ;
  wire \gen_wr.afull_r ;
  wire inst_si_handler_n_1;
  wire [5:0]m_sc_payld;
  wire [0:0]m_sc_recv;
  wire [0:0]m_sc_send;
  (* DONT_TOUCH *) wire mi_handler_m_sc_areset;
  (* DONT_TOUCH *) wire mi_handler_m_sc_areset_pipe;
  wire s_sc_aclk;
  (* DONT_TOUCH *) wire s_sc_areset;
  (* DONT_TOUCH *) wire s_sc_areset_pipe;
  wire s_sc_aresetn;
  wire [5:0]s_sc_payld;
  wire [0:0]s_sc_recv;
  wire [0:0]s_sc_send;
  wire s_sc_valid;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(s_sc_areset),
        .O(mi_handler_m_sc_areset));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(mi_handler_m_sc_areset),
        .O(mi_handler_m_sc_areset_pipe));
  zynq_blk_smartconnect_0_0_sc_node_v1_0_10_mi_handler__parameterized0 inst_mi_handler
       (.Q(\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.wr_addra_p1 ),
        .arb_stall_late(arb_stall_late),
        .\gen_wr.afull_r (\gen_wr.afull_r ),
        .\gen_wr.afull_r_reg (inst_si_handler_n_1),
        .m_sc_areset_r_reg_0(mi_handler_m_sc_areset_pipe),
        .m_sc_payld(m_sc_payld[5:4]),
        .m_sc_recv(m_sc_recv),
        .m_sc_send(m_sc_send),
        .out(s_sc_areset_pipe),
        .s_sc_aclk(s_sc_aclk),
        .s_sc_payld(s_sc_payld[5:2]),
        .s_sc_send(s_sc_send),
        .s_sc_valid(s_sc_valid));
  zynq_blk_smartconnect_0_0_sc_node_v1_0_10_si_handler__parameterized0 inst_si_handler
       (.Q(\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.wr_addra_p1 ),
        .arb_stall_late(arb_stall_late),
        .\gen_pipe[1].pipe_reg[1][0] (inst_si_handler_n_1),
        .\gen_wr.afull_r (\gen_wr.afull_r ),
        .s_sc_aclk(s_sc_aclk),
        .s_sc_recv(s_sc_recv),
        .s_sc_send(s_sc_send),
        .s_sc_valid(s_sc_valid));
  LUT1 #(
    .INIT(2'h1)) 
    s_sc_areset_pipe_inferred_i_1
       (.I0(s_sc_aresetn),
        .O(s_sc_areset_pipe));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    s_sc_areset_reg
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_sc_areset),
        .S(s_sc_areset_pipe));
endmodule

(* C_ACLKEN_CONVERSION = "0" *) (* C_ACLK_RELATIONSHIP = "1" *) (* C_ADDR_WIDTH = "32" *) 
(* C_ARBITER_MODE = "1" *) (* C_CHANNEL = "1" *) (* C_DISABLE_IP = "0" *) 
(* C_ENABLE_PIPELINING = "8'b00000001" *) (* C_FAMILY = "zynq" *) (* C_FIFO_IP = "0" *) 
(* C_FIFO_OUTPUT_REG = "1" *) (* C_FIFO_SIZE = "5" *) (* C_FIFO_TYPE = "0" *) 
(* C_ID_WIDTH = "2" *) (* C_MAX_PAYLD_BYTES = "8" *) (* C_M_NUM_BYTES_ARRAY = "8" *) 
(* C_M_PIPELINE = "0" *) (* C_M_SEND_PIPELINE = "0" *) (* C_NUM_MI = "1" *) 
(* C_NUM_OUTSTANDING = "16" *) (* C_NUM_SI = "1" *) (* C_PAYLD_WIDTH = "88" *) 
(* C_SC_ROUTE_WIDTH = "1" *) (* C_SYNCHRONIZATION_STAGES = "3" *) (* C_S_LATENCY = "0" *) 
(* C_S_NUM_BYTES_ARRAY = "8" *) (* C_S_PIPELINE = "0" *) (* C_USER_BITS_PER_BYTE = "0" *) 
(* C_USER_WIDTH = "512" *) (* LP_ACLK_RELATIONSHIP = "1" *) (* LP_ARBITER_MODE = "2" *) 
(* LP_DT_REG = "true" *) (* LP_FIFO_OUTPUT_REG = "1" *) (* LP_FIFO_TYPE = "0" *) 
(* LP_LOG_MAX_DOWNSIZER_RATIO = "1" *) (* LP_LOG_MAX_UPSIZER_RATIO = "1" *) (* LP_LOG_NUM_MI = "1" *) 
(* LP_LOG_NUM_SI = "1" *) (* LP_MAX_DOWNSIZER_RATIO = "1" *) (* LP_MAX_NUM_BYTES = "8" *) 
(* LP_MAX_UPSIZER_RATIO = "1" *) (* LP_M_MAX_NUM_BYTES = "8" *) (* LP_M_MIN_NUM_BYTES = "8" *) 
(* LP_M_STATIC_DWIDTH = "1" *) (* LP_NODE_ADDR_WIDTH = "32" *) (* LP_NODE_ID_WIDTH = "2" *) 
(* LP_NODE_ROUTE_WIDTH = "1" *) (* LP_NODE_USER_WIDTH = "1" *) (* LP_SYNCHRONIZATION_STAGES = "2" *) 
(* LP_S_AXIS_REG_SLICE_CONFIG = "0" *) (* LP_S_MAX_NUM_BYTES = "8" *) (* LP_S_MIN_NUM_BYTES = "8" *) 
(* LP_S_PIPELINE = "0" *) (* LP_S_STATIC_DWIDTH = "1" *) (* LP_ZERO_ROUTE_WIDTH = "1" *) 
(* ORIG_REF_NAME = "sc_node_v1_0_10_top" *) (* P_NUM_OUTSTANDING = "16" *) 
module zynq_blk_smartconnect_0_0_sc_node_v1_0_10_top__parameterized1
   (s_sc_aclk,
    s_sc_aclken,
    s_sc_aresetn,
    s_sc_req,
    s_sc_info,
    s_sc_send,
    s_sc_recv,
    s_sc_payld,
    m_sc_aclk,
    m_sc_aclken,
    m_sc_aresetn,
    m_sc_recv,
    m_sc_send,
    m_sc_req,
    m_sc_info,
    m_sc_payld,
    m_axis_arb_tvalid,
    m_axis_arb_tready,
    m_axis_arb_tdata,
    s_axis_arb_tvalid,
    s_axis_arb_tready,
    s_axis_arb_tdata);
  input s_sc_aclk;
  input s_sc_aclken;
  input s_sc_aresetn;
  input [0:0]s_sc_req;
  input [0:0]s_sc_info;
  input [0:0]s_sc_send;
  output [0:0]s_sc_recv;
  input [87:0]s_sc_payld;
  input m_sc_aclk;
  input m_sc_aclken;
  input m_sc_aresetn;
  input [0:0]m_sc_recv;
  output [0:0]m_sc_send;
  output [0:0]m_sc_req;
  output [0:0]m_sc_info;
  output [87:0]m_sc_payld;
  output m_axis_arb_tvalid;
  input m_axis_arb_tready;
  output [15:0]m_axis_arb_tdata;
  input s_axis_arb_tvalid;
  output s_axis_arb_tready;
  input [15:0]s_axis_arb_tdata;

  wire arb_stall_late;
  wire \gen_wr.afull_r ;
  wire [87:0]m_sc_payld;
  wire [0:0]m_sc_recv;
  wire [0:0]m_sc_send;
  (* DONT_TOUCH *) wire mi_handler_m_sc_areset;
  (* DONT_TOUCH *) wire mi_handler_m_sc_areset_pipe;
  wire s_sc_aclk;
  (* DONT_TOUCH *) wire s_sc_areset;
  (* DONT_TOUCH *) wire s_sc_areset_pipe;
  wire s_sc_aresetn;
  wire [87:0]s_sc_payld;
  wire [0:0]s_sc_recv;
  wire [0:0]s_sc_send;
  wire s_sc_valid;
  wire [10:0]NLW_inst_mi_handler_s_sc_payld_UNCONNECTED;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(s_sc_areset),
        .O(mi_handler_m_sc_areset));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(mi_handler_m_sc_areset),
        .O(mi_handler_m_sc_areset_pipe));
  zynq_blk_smartconnect_0_0_sc_node_v1_0_10_mi_handler__parameterized1 inst_mi_handler
       (.arb_stall_late(arb_stall_late),
        .\gen_wr.afull_r (\gen_wr.afull_r ),
        .m_sc_areset_r_reg_0(mi_handler_m_sc_areset_pipe),
        .m_sc_payld(m_sc_payld[87:16]),
        .m_sc_recv(m_sc_recv),
        .m_sc_send(m_sc_send),
        .out(s_sc_areset_pipe),
        .s_sc_aclk(s_sc_aclk),
        .s_sc_payld({s_sc_payld[87:12],NLW_inst_mi_handler_s_sc_payld_UNCONNECTED[10:0]}),
        .s_sc_send(s_sc_send),
        .s_sc_valid(s_sc_valid));
  zynq_blk_smartconnect_0_0_sc_node_v1_0_10_si_handler__parameterized1 inst_si_handler
       (.arb_stall_late(arb_stall_late),
        .\gen_wr.afull_r (\gen_wr.afull_r ),
        .s_sc_aclk(s_sc_aclk),
        .s_sc_recv(s_sc_recv),
        .s_sc_send(s_sc_send),
        .s_sc_valid(s_sc_valid));
  LUT1 #(
    .INIT(2'h1)) 
    s_sc_areset_pipe_inferred_i_1
       (.I0(s_sc_aresetn),
        .O(s_sc_areset_pipe));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    s_sc_areset_reg
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_sc_areset),
        .S(s_sc_areset_pipe));
endmodule

(* ORIG_REF_NAME = "sc_si_converter_v1_0_7_splitter" *) 
module zynq_blk_smartconnect_0_0_sc_si_converter_v1_0_7_splitter
   (m_axi_awuser,
    s_axi_awready,
    s_axi_wready,
    m_axi_wvalid,
    m_axi_awvalid,
    m_axi_wuser,
    aclk,
    s_axi_awaddr,
    areset,
    m_axi_wready,
    s_axi_wvalid,
    s_axi_wlast,
    s_axi_awvalid,
    m_axi_awready,
    s_axi_awlen);
  output [3:0]m_axi_awuser;
  output s_axi_awready;
  output s_axi_wready;
  output m_axi_wvalid;
  output m_axi_awvalid;
  output [13:0]m_axi_wuser;
  input aclk;
  input [6:0]s_axi_awaddr;
  input areset;
  input m_axi_wready;
  input s_axi_wvalid;
  input s_axi_wlast;
  input s_axi_awvalid;
  input m_axi_awready;
  input [3:0]s_axi_awlen;

  wire aclk;
  wire areset;
  wire m_axi_awready;
  wire [3:0]m_axi_awuser;
  wire m_axi_awvalid;
  wire m_axi_wready;
  wire [13:0]m_axi_wuser;
  wire m_axi_wvalid;
  wire [6:0]s_axi_awaddr;
  wire [3:0]s_axi_awlen;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire \NLW_gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo_gen_no_wsplitter.gen_endpoint_woffset.w_burst_continue_UNCONNECTED ;
  wire \NLW_gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo_gen_no_wsplitter.gen_endpoint_woffset.w_burst_continue_reg_UNCONNECTED ;
  wire [0:0]\NLW_gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo_m_axi_awuser_UNCONNECTED ;
  wire [10:0]\NLW_gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo_m_axi_wuser_UNCONNECTED ;
  wire [2:0]\NLW_gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo_s_axi_awaddr_UNCONNECTED ;

  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo 
       (.aclk(aclk),
        .areset(areset),
        .\gen_no_wsplitter.gen_endpoint_woffset.w_burst_continue (\NLW_gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo_gen_no_wsplitter.gen_endpoint_woffset.w_burst_continue_UNCONNECTED ),
        .\gen_no_wsplitter.gen_endpoint_woffset.w_burst_continue_reg (\NLW_gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo_gen_no_wsplitter.gen_endpoint_woffset.w_burst_continue_reg_UNCONNECTED ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awuser({m_axi_awuser[3:1],\NLW_gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo_m_axi_awuser_UNCONNECTED [0]}),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wuser({m_axi_wuser[13:11],\NLW_gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo_m_axi_wuser_UNCONNECTED [10:0]}),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_awaddr({s_axi_awaddr[6:3],\NLW_gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo_s_axi_awaddr_UNCONNECTED [2:0]}),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* C_ADDR_WIDTH = "32" *) (* C_ENABLE_PIPELINING = "1'b1" *) (* C_HAS_BURST = "0" *) 
(* C_ID_WIDTH = "2" *) (* C_IS_CASCADED = "0" *) (* C_LIMIT_READ_LENGTH = "0" *) 
(* C_LIMIT_WRITE_LENGTH = "0" *) (* C_MAX_RUSER_BITS_PER_BYTE = "0" *) (* C_MAX_WUSER_BITS_PER_BYTE = "0" *) 
(* C_MEP_IDENTIFIER_WIDTH = "2" *) (* C_MSC_RDATA_WIDTH_ARRAY = "64" *) (* C_MSC_WDATA_WIDTH_ARRAY = "64" *) 
(* C_NUM_MSC = "1" *) (* C_NUM_READ_OUTSTANDING = "2" *) (* C_NUM_READ_THREADS = "1" *) 
(* C_NUM_SEG = "1" *) (* C_NUM_WRITE_OUTSTANDING = "16" *) (* C_NUM_WRITE_THREADS = "1" *) 
(* C_RDATA_WIDTH = "64" *) (* C_READ_ACCEPTANCE = "32" *) (* C_READ_WATERMARK = "0" *) 
(* C_SEP_PROTOCOL_ARRAY = "1" *) (* C_SEP_RDATA_WIDTH_ARRAY = "64" *) (* C_SEP_WDATA_WIDTH_ARRAY = "64" *) 
(* C_SINGLE_ISSUING = "0" *) (* C_SUPPORTS_NARROW = "0" *) (* C_S_RUSER_BITS_PER_BYTE = "0" *) 
(* C_S_WUSER_BITS_PER_BYTE = "0" *) (* C_WDATA_WIDTH = "64" *) (* C_WRITE_ACCEPTANCE = "32" *) 
(* C_WRITE_WATERMARK = "0" *) (* ORIG_REF_NAME = "sc_si_converter_v1_0_7_top" *) (* P_EXOK = "2'b01" *) 
(* P_FULLY_PIPELINED = "2" *) (* P_ID_WIDTH = "2" *) (* P_MAX_RUSER_BITS_PER_BYTE = "1" *) 
(* P_MAX_WUSER_BITS_PER_BYTE = "1" *) (* P_NUM_READ_OUTSTANDING = "16" *) (* P_NUM_WRITE_OUTSTANDING = "16" *) 
(* P_R_DWBYTES = "8" *) (* P_R_DWSIZE = "3" *) (* P_S_RUSER_BITS_PER_BYTE = "1" *) 
(* P_S_WUSER_BITS_PER_BYTE = "1" *) (* P_W_DWBYTES = "8" *) (* P_W_DWSIZE = "3" *) 
(* P_ZERO_LATENCY = "1" *) 
module zynq_blk_smartconnect_0_0_sc_si_converter_v1_0_7_top
   (aclk,
    aclken,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready);
  input aclk;
  input aclken;
  input aresetn;
  input [1:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [1023:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [1023:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [1023:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  input [1:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [1023:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [1:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [1023:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [1:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [1023:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [1023:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [1:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [1023:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  output [1:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [1023:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [1:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [1023:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;

  wire aclk;
  wire areset;
  wire areset_i_1_n_0;
  wire aresetn;
  wire m_axi_awready;
  wire [1023:0]m_axi_awuser;
  wire m_axi_awvalid;
  wire m_axi_wready;
  wire [1023:0]m_axi_wuser;
  wire m_axi_wvalid;
  wire [31:0]s_axi_awaddr;
  wire [7:0]s_axi_awlen;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [0:0]NLW_splitter_inst_m_axi_awuser_UNCONNECTED;
  wire [10:0]NLW_splitter_inst_m_axi_wuser_UNCONNECTED;
  wire [2:0]NLW_splitter_inst_s_axi_awaddr_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    areset_i_1
       (.I0(aresetn),
        .O(areset_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    areset_reg
       (.C(aclk),
        .CE(1'b1),
        .D(areset_i_1_n_0),
        .Q(areset),
        .R(1'b0));
  zynq_blk_smartconnect_0_0_sc_si_converter_v1_0_7_splitter splitter_inst
       (.aclk(aclk),
        .areset(areset),
        .m_axi_awready(m_axi_awready),
        .m_axi_awuser({m_axi_awuser[185:183],NLW_splitter_inst_m_axi_awuser_UNCONNECTED[0]}),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wuser({m_axi_wuser[77:75],NLW_splitter_inst_m_axi_wuser_UNCONNECTED[10:0]}),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_awaddr({s_axi_awaddr[6:3],NLW_splitter_inst_s_axi_awaddr_UNCONNECTED[2:0]}),
        .s_axi_awlen(s_axi_awlen[3:0]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_axi_reg_stall" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall
   (mr_axi_awvalid,
    \state_reg[s_ready_i]_0 ,
    s_axi_awready_d,
    m_axi_awvalid,
    \m_vector_i_reg[1144]_0 ,
    areset,
    aclk,
    \gen_endpoint.w_state ,
    Q,
    skid2vector_q_reg_0,
    \skid_buffer_reg[1144]_0 ,
    \gen_endpoint.w_trigger_decerr ,
    sr_axi_awvalid,
    w_resume,
    \m_vector_i_reg[136]_0 ,
    \gen_endpoint.err_awready ,
    m_axi_awready,
    mr_axi_awready);
  output mr_axi_awvalid;
  output \state_reg[s_ready_i]_0 ;
  output s_axi_awready_d;
  output m_axi_awvalid;
  output [54:0]\m_vector_i_reg[1144]_0 ;
  input areset;
  input aclk;
  input [1:0]\gen_endpoint.w_state ;
  input [0:0]Q;
  input [0:0]skid2vector_q_reg_0;
  input [54:0]\skid_buffer_reg[1144]_0 ;
  input \gen_endpoint.w_trigger_decerr ;
  input sr_axi_awvalid;
  input w_resume;
  input \m_vector_i_reg[136]_0 ;
  input \gen_endpoint.err_awready ;
  input m_axi_awready;
  input mr_axi_awready;

  wire [0:0]Q;
  wire ZERO;
  wire aclk;
  wire areset;
  wire \gen_endpoint.err_awready ;
  wire [1:0]\gen_endpoint.w_state ;
  wire \gen_endpoint.w_trigger_decerr ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_vector_i;
  wire \m_vector_i[1061]_i_1_n_0 ;
  wire \m_vector_i[1062]_i_1_n_0 ;
  wire \m_vector_i[1063]_i_1_n_0 ;
  wire \m_vector_i[1064]_i_1_n_0 ;
  wire \m_vector_i[1065]_i_1_n_0 ;
  wire \m_vector_i[1066]_i_1_n_0 ;
  wire \m_vector_i[1067]_i_1_n_0 ;
  wire \m_vector_i[1068]_i_1_n_0 ;
  wire \m_vector_i[1069]_i_1_n_0 ;
  wire \m_vector_i[1070]_i_1_n_0 ;
  wire \m_vector_i[1071]_i_1_n_0 ;
  wire \m_vector_i[1072]_i_1_n_0 ;
  wire \m_vector_i[1073]_i_1_n_0 ;
  wire \m_vector_i[1074]_i_1_n_0 ;
  wire \m_vector_i[1075]_i_1_n_0 ;
  wire \m_vector_i[1076]_i_1_n_0 ;
  wire \m_vector_i[1077]_i_1_n_0 ;
  wire \m_vector_i[1078]_i_1_n_0 ;
  wire \m_vector_i[1079]_i_1_n_0 ;
  wire \m_vector_i[1080]_i_1_n_0 ;
  wire \m_vector_i[1081]_i_1_n_0 ;
  wire \m_vector_i[1082]_i_1_n_0 ;
  wire \m_vector_i[1083]_i_1_n_0 ;
  wire \m_vector_i[1084]_i_1_n_0 ;
  wire \m_vector_i[1085]_i_1_n_0 ;
  wire \m_vector_i[1086]_i_1_n_0 ;
  wire \m_vector_i[1087]_i_1_n_0 ;
  wire \m_vector_i[1088]_i_1_n_0 ;
  wire \m_vector_i[1089]_i_1_n_0 ;
  wire \m_vector_i[1090]_i_1_n_0 ;
  wire \m_vector_i[1091]_i_1_n_0 ;
  wire \m_vector_i[1092]_i_2_n_0 ;
  wire \m_vector_i[1125]_i_1_n_0 ;
  wire \m_vector_i[1126]_i_1_n_0 ;
  wire \m_vector_i[1127]_i_1_n_0 ;
  wire \m_vector_i[1128]_i_1_n_0 ;
  wire \m_vector_i[1129]_i_1_n_0 ;
  wire \m_vector_i[1130]_i_1_n_0 ;
  wire \m_vector_i[1131]_i_1_n_0 ;
  wire \m_vector_i[1141]_i_1_n_0 ;
  wire \m_vector_i[1142]_i_1_n_0 ;
  wire \m_vector_i[136]_i_1_n_0 ;
  wire \m_vector_i[137]_i_1_n_0 ;
  wire [54:0]\^m_vector_i_reg[1144]_0 ;
  wire \m_vector_i_reg[136]_0 ;
  wire mr_axi_awready;
  wire mr_axi_awvalid;
  wire [0:0]p_0_in;
  wire s_axi_awready_d;
  wire skid2vector_q;
  wire skid2vector_q0;
  wire [0:0]skid2vector_q_reg_0;
  wire \skid_buffer[1144]_i_1_n_0 ;
  wire [54:0]\skid_buffer_reg[1144]_0 ;
  wire \skid_buffer_reg_n_0_[1061] ;
  wire \skid_buffer_reg_n_0_[1062] ;
  wire \skid_buffer_reg_n_0_[1063] ;
  wire \skid_buffer_reg_n_0_[1064] ;
  wire \skid_buffer_reg_n_0_[1065] ;
  wire \skid_buffer_reg_n_0_[1066] ;
  wire \skid_buffer_reg_n_0_[1067] ;
  wire \skid_buffer_reg_n_0_[1068] ;
  wire \skid_buffer_reg_n_0_[1069] ;
  wire \skid_buffer_reg_n_0_[1070] ;
  wire \skid_buffer_reg_n_0_[1071] ;
  wire \skid_buffer_reg_n_0_[1072] ;
  wire \skid_buffer_reg_n_0_[1073] ;
  wire \skid_buffer_reg_n_0_[1074] ;
  wire \skid_buffer_reg_n_0_[1075] ;
  wire \skid_buffer_reg_n_0_[1076] ;
  wire \skid_buffer_reg_n_0_[1077] ;
  wire \skid_buffer_reg_n_0_[1078] ;
  wire \skid_buffer_reg_n_0_[1079] ;
  wire \skid_buffer_reg_n_0_[1080] ;
  wire \skid_buffer_reg_n_0_[1081] ;
  wire \skid_buffer_reg_n_0_[1082] ;
  wire \skid_buffer_reg_n_0_[1083] ;
  wire \skid_buffer_reg_n_0_[1084] ;
  wire \skid_buffer_reg_n_0_[1085] ;
  wire \skid_buffer_reg_n_0_[1086] ;
  wire \skid_buffer_reg_n_0_[1087] ;
  wire \skid_buffer_reg_n_0_[1088] ;
  wire \skid_buffer_reg_n_0_[1089] ;
  wire \skid_buffer_reg_n_0_[1090] ;
  wire \skid_buffer_reg_n_0_[1091] ;
  wire \skid_buffer_reg_n_0_[1092] ;
  wire \skid_buffer_reg_n_0_[1125] ;
  wire \skid_buffer_reg_n_0_[1126] ;
  wire \skid_buffer_reg_n_0_[1127] ;
  wire \skid_buffer_reg_n_0_[1128] ;
  wire \skid_buffer_reg_n_0_[1129] ;
  wire \skid_buffer_reg_n_0_[1130] ;
  wire \skid_buffer_reg_n_0_[1131] ;
  wire \skid_buffer_reg_n_0_[1141] ;
  wire \skid_buffer_reg_n_0_[1142] ;
  wire \skid_buffer_reg_n_0_[136] ;
  wire \skid_buffer_reg_n_0_[137] ;
  wire sr_axi_awvalid;
  wire state;
  wire \state[m_valid_i]_i_1_n_0 ;
  wire \state[m_valid_i]_i_2_n_0 ;
  wire \state[m_valid_i]_i_3_n_0 ;
  wire \state[s_ready_i]_i_1__2_n_0 ;
  wire \state[s_ready_i]_i_2_n_0 ;
  wire \state[s_ready_i]_i_3_n_0 ;
  wire \state[s_stall_d]_i_1_n_0 ;
  wire \state_reg[s_ready_i]_0 ;
  wire \state_reg[s_stall_d]0 ;
  wire w_resume;

  assign \m_vector_i_reg[1144]_0 [54] = ZERO;
  assign \m_vector_i_reg[1144]_0 [53] = ZERO;
  assign \m_vector_i_reg[1144]_0 [52:51] = \^m_vector_i_reg[1144]_0 [52:51];
  assign \m_vector_i_reg[1144]_0 [50] = ZERO;
  assign \m_vector_i_reg[1144]_0 [49] = ZERO;
  assign \m_vector_i_reg[1144]_0 [48] = ZERO;
  assign \m_vector_i_reg[1144]_0 [47] = ZERO;
  assign \m_vector_i_reg[1144]_0 [46] = ZERO;
  assign \m_vector_i_reg[1144]_0 [45] = ZERO;
  assign \m_vector_i_reg[1144]_0 [44] = ZERO;
  assign \m_vector_i_reg[1144]_0 [43] = ZERO;
  assign \m_vector_i_reg[1144]_0 [42] = ZERO;
  assign \m_vector_i_reg[1144]_0 [41:3] = \^m_vector_i_reg[1144]_0 [41:3];
  assign \m_vector_i_reg[1144]_0 [2] = ZERO;
  assign \m_vector_i_reg[1144]_0 [1:0] = \^m_vector_i_reg[1144]_0 [1:0];
  (* OPT_MODIFIED = "PROPCONST " *) 
  GND GND_1
       (.G(ZERO));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_awvalid_INST_0
       (.I0(mr_axi_awvalid),
        .I1(\gen_endpoint.w_state [1]),
        .O(m_axi_awvalid));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1061]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1061] ),
        .I1(\skid_buffer_reg[1144]_0 [3]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1061]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1062]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1062] ),
        .I1(\skid_buffer_reg[1144]_0 [4]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1062]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1063]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1063] ),
        .I1(\skid_buffer_reg[1144]_0 [5]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1063]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1064]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1064] ),
        .I1(\skid_buffer_reg[1144]_0 [6]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1064]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1065]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1065] ),
        .I1(\skid_buffer_reg[1144]_0 [7]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1065]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1066]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1066] ),
        .I1(\skid_buffer_reg[1144]_0 [8]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1066]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1067]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1067] ),
        .I1(\skid_buffer_reg[1144]_0 [9]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1067]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1068]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1068] ),
        .I1(\skid_buffer_reg[1144]_0 [10]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1068]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1069]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1069] ),
        .I1(\skid_buffer_reg[1144]_0 [11]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1069]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1070]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1070] ),
        .I1(\skid_buffer_reg[1144]_0 [12]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1070]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1071]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1071] ),
        .I1(\skid_buffer_reg[1144]_0 [13]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1071]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1072]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1072] ),
        .I1(\skid_buffer_reg[1144]_0 [14]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1072]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1073]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1073] ),
        .I1(\skid_buffer_reg[1144]_0 [15]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1073]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1074]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1074] ),
        .I1(\skid_buffer_reg[1144]_0 [16]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1074]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1075]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1075] ),
        .I1(\skid_buffer_reg[1144]_0 [17]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1075]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1076]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1076] ),
        .I1(\skid_buffer_reg[1144]_0 [18]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1076]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1077]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1077] ),
        .I1(\skid_buffer_reg[1144]_0 [19]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1077]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1078]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1078] ),
        .I1(\skid_buffer_reg[1144]_0 [20]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1078]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1079]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1079] ),
        .I1(\skid_buffer_reg[1144]_0 [21]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1079]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1080]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1080] ),
        .I1(\skid_buffer_reg[1144]_0 [22]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1080]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1081]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1081] ),
        .I1(\skid_buffer_reg[1144]_0 [23]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1081]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1082]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1082] ),
        .I1(\skid_buffer_reg[1144]_0 [24]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1082]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1083]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1083] ),
        .I1(\skid_buffer_reg[1144]_0 [25]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1083]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1084]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1084] ),
        .I1(\skid_buffer_reg[1144]_0 [26]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1084]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1085]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1085] ),
        .I1(\skid_buffer_reg[1144]_0 [27]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1085]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1086]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1086] ),
        .I1(\skid_buffer_reg[1144]_0 [28]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1086]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1087]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1087] ),
        .I1(\skid_buffer_reg[1144]_0 [29]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1087]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1088]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1088] ),
        .I1(\skid_buffer_reg[1144]_0 [30]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1088]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1089]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1089] ),
        .I1(\skid_buffer_reg[1144]_0 [31]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1089]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1090]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1090] ),
        .I1(\skid_buffer_reg[1144]_0 [32]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1090]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1091]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1091] ),
        .I1(\skid_buffer_reg[1144]_0 [33]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1091]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFACFFAC00ACFF)) 
    \m_vector_i[1092]_i_1 
       (.I0(m_axi_awready),
        .I1(\gen_endpoint.err_awready ),
        .I2(\m_vector_i_reg[136]_0 ),
        .I3(mr_axi_awvalid),
        .I4(p_0_in),
        .I5(\state_reg[s_ready_i]_0 ),
        .O(m_vector_i));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1092]_i_2 
       (.I0(\skid_buffer_reg_n_0_[1092] ),
        .I1(\skid_buffer_reg[1144]_0 [34]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1092]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1125]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1125] ),
        .I1(\skid_buffer_reg[1144]_0 [35]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1125]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1126]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1126] ),
        .I1(\skid_buffer_reg[1144]_0 [36]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1126]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1127]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1127] ),
        .I1(\skid_buffer_reg[1144]_0 [37]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1127]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1128]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1128] ),
        .I1(\skid_buffer_reg[1144]_0 [38]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1128]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1129]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1129] ),
        .I1(\skid_buffer_reg[1144]_0 [39]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1129]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1130]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1130] ),
        .I1(\skid_buffer_reg[1144]_0 [40]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1130]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1131]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1131] ),
        .I1(\skid_buffer_reg[1144]_0 [41]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1131]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1141]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1141] ),
        .I1(\skid_buffer_reg[1144]_0 [51]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1141]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1142]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1142] ),
        .I1(\skid_buffer_reg[1144]_0 [52]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1142]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[136]_i_1 
       (.I0(\skid_buffer_reg_n_0_[136] ),
        .I1(\skid_buffer_reg[1144]_0 [0]),
        .I2(skid2vector_q),
        .O(\m_vector_i[136]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[137]_i_1 
       (.I0(\skid_buffer_reg_n_0_[137] ),
        .I1(\skid_buffer_reg[1144]_0 [1]),
        .I2(skid2vector_q),
        .O(\m_vector_i[137]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1061] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1061]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1062] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1062]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1063] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1063]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1064] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1064]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1065] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1065]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1066] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1066]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1067] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1067]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1068] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1068]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1069] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1069]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1070] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1070]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1071] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1071]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1072] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1072]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1073] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1073]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1074] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1074]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1075] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1075]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1076] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1076]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1077] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1077]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1078] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1078]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1079] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1079]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1080] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1080]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1081] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1081]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1082] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1082]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1083] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1083]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1084] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1084]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1085] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1085]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1086] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1086]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1087] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1087]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1088] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1088]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1089] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1089]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1090] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1090]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1091] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1091]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1092] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1092]_i_2_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1125] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1125]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1126] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1126]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1127] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1127]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1128] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1128]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1129] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1129]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1130] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1130]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1131] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1131]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1141] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1141]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1142] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1142]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[136] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[136]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[137] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[137]_i_1_n_0 ),
        .Q(\^m_vector_i_reg[1144]_0 [1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000C080C)) 
    skid2vector_q_i_1
       (.I0(sr_axi_awvalid),
        .I1(mr_axi_awvalid),
        .I2(mr_axi_awready),
        .I3(\state_reg[s_ready_i]_0 ),
        .I4(p_0_in),
        .O(skid2vector_q0));
  FDRE #(
    .INIT(1'b0)) 
    skid2vector_q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(skid2vector_q0),
        .Q(skid2vector_q),
        .R(areset));
  LUT2 #(
    .INIT(4'hB)) 
    \skid_buffer[1144]_i_1 
       (.I0(\state_reg[s_ready_i]_0 ),
        .I1(mr_axi_awvalid),
        .O(\skid_buffer[1144]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1061] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [3]),
        .Q(\skid_buffer_reg_n_0_[1061] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1062] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [4]),
        .Q(\skid_buffer_reg_n_0_[1062] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1063] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [5]),
        .Q(\skid_buffer_reg_n_0_[1063] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1064] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [6]),
        .Q(\skid_buffer_reg_n_0_[1064] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1065] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [7]),
        .Q(\skid_buffer_reg_n_0_[1065] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1066] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [8]),
        .Q(\skid_buffer_reg_n_0_[1066] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1067] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [9]),
        .Q(\skid_buffer_reg_n_0_[1067] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1068] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [10]),
        .Q(\skid_buffer_reg_n_0_[1068] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1069] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [11]),
        .Q(\skid_buffer_reg_n_0_[1069] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1070] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [12]),
        .Q(\skid_buffer_reg_n_0_[1070] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1071] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [13]),
        .Q(\skid_buffer_reg_n_0_[1071] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1072] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [14]),
        .Q(\skid_buffer_reg_n_0_[1072] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1073] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [15]),
        .Q(\skid_buffer_reg_n_0_[1073] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1074] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [16]),
        .Q(\skid_buffer_reg_n_0_[1074] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1075] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [17]),
        .Q(\skid_buffer_reg_n_0_[1075] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1076] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [18]),
        .Q(\skid_buffer_reg_n_0_[1076] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1077] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [19]),
        .Q(\skid_buffer_reg_n_0_[1077] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1078] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [20]),
        .Q(\skid_buffer_reg_n_0_[1078] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1079] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [21]),
        .Q(\skid_buffer_reg_n_0_[1079] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1080] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [22]),
        .Q(\skid_buffer_reg_n_0_[1080] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1081] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [23]),
        .Q(\skid_buffer_reg_n_0_[1081] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1082] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [24]),
        .Q(\skid_buffer_reg_n_0_[1082] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1083] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [25]),
        .Q(\skid_buffer_reg_n_0_[1083] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1084] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [26]),
        .Q(\skid_buffer_reg_n_0_[1084] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1085] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [27]),
        .Q(\skid_buffer_reg_n_0_[1085] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1086] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [28]),
        .Q(\skid_buffer_reg_n_0_[1086] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1087] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [29]),
        .Q(\skid_buffer_reg_n_0_[1087] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1088] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [30]),
        .Q(\skid_buffer_reg_n_0_[1088] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1089] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [31]),
        .Q(\skid_buffer_reg_n_0_[1089] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1090] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [32]),
        .Q(\skid_buffer_reg_n_0_[1090] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1091] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [33]),
        .Q(\skid_buffer_reg_n_0_[1091] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1092] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [34]),
        .Q(\skid_buffer_reg_n_0_[1092] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1125] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [35]),
        .Q(\skid_buffer_reg_n_0_[1125] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1126] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [36]),
        .Q(\skid_buffer_reg_n_0_[1126] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1127] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [37]),
        .Q(\skid_buffer_reg_n_0_[1127] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1128] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [38]),
        .Q(\skid_buffer_reg_n_0_[1128] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1129] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [39]),
        .Q(\skid_buffer_reg_n_0_[1129] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1130] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [40]),
        .Q(\skid_buffer_reg_n_0_[1130] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1131] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [41]),
        .Q(\skid_buffer_reg_n_0_[1131] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1141] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [51]),
        .Q(\skid_buffer_reg_n_0_[1141] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1142] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [52]),
        .Q(\skid_buffer_reg_n_0_[1142] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[136] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [0]),
        .Q(\skid_buffer_reg_n_0_[136] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[137] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [1]),
        .Q(\skid_buffer_reg_n_0_[137] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h3A0AFFFF3A0A0000)) 
    \state[m_valid_i]_i_1 
       (.I0(\state[m_valid_i]_i_2_n_0 ),
        .I1(p_0_in),
        .I2(\state_reg[s_ready_i]_0 ),
        .I3(\state[m_valid_i]_i_3_n_0 ),
        .I4(state),
        .I5(mr_axi_awvalid),
        .O(\state[m_valid_i]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8C8C8B8C8C8)) 
    \state[m_valid_i]_i_2 
       (.I0(w_resume),
        .I1(p_0_in),
        .I2(mr_axi_awvalid),
        .I3(\m_vector_i_reg[136]_0 ),
        .I4(\gen_endpoint.err_awready ),
        .I5(m_axi_awready),
        .O(\state[m_valid_i]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h05055505FDFDDDFD)) 
    \state[m_valid_i]_i_3 
       (.I0(mr_axi_awready),
        .I1(sr_axi_awvalid),
        .I2(\state_reg[s_ready_i]_0 ),
        .I3(mr_axi_awvalid),
        .I4(p_0_in),
        .I5(\gen_endpoint.w_trigger_decerr ),
        .O(\state[m_valid_i]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF0FAFACFCF)) 
    \state[m_valid_i]_i_4 
       (.I0(sr_axi_awvalid),
        .I1(mr_axi_awready),
        .I2(mr_axi_awvalid),
        .I3(w_resume),
        .I4(\state_reg[s_ready_i]_0 ),
        .I5(p_0_in),
        .O(state));
  LUT5 #(
    .INIT(32'hFCFFAA00)) 
    \state[s_ready_i]_i_1__2 
       (.I0(\state[s_ready_i]_i_2_n_0 ),
        .I1(p_0_in),
        .I2(\state[s_ready_i]_i_3_n_0 ),
        .I3(state),
        .I4(\state_reg[s_ready_i]_0 ),
        .O(\state[s_ready_i]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB00B00BBBBBBBB)) 
    \state[s_ready_i]_i_2 
       (.I0(w_resume),
        .I1(p_0_in),
        .I2(\m_vector_i_reg[136]_0 ),
        .I3(\gen_endpoint.err_awready ),
        .I4(m_axi_awready),
        .I5(mr_axi_awvalid),
        .O(\state[s_ready_i]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \state[s_ready_i]_i_2__0 
       (.I0(areset),
        .I1(\gen_endpoint.w_state [1]),
        .I2(\state_reg[s_ready_i]_0 ),
        .I3(Q),
        .I4(skid2vector_q_reg_0),
        .I5(\gen_endpoint.w_state [0]),
        .O(s_axi_awready_d));
  LUT6 #(
    .INIT(64'h05055505FDFDDDFD)) 
    \state[s_ready_i]_i_3 
       (.I0(sr_axi_awvalid),
        .I1(mr_axi_awready),
        .I2(\state_reg[s_ready_i]_0 ),
        .I3(mr_axi_awvalid),
        .I4(p_0_in),
        .I5(\gen_endpoint.w_trigger_decerr ),
        .O(\state[s_ready_i]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \state[s_stall_d]_i_1 
       (.I0(\state_reg[s_stall_d]0 ),
        .I1(state),
        .I2(p_0_in),
        .O(\state[s_stall_d]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A200A20000CC00)) 
    \state[s_stall_d]_i_2 
       (.I0(\gen_endpoint.w_trigger_decerr ),
        .I1(mr_axi_awvalid),
        .I2(sr_axi_awvalid),
        .I3(p_0_in),
        .I4(w_resume),
        .I5(\state_reg[s_ready_i]_0 ),
        .O(\state_reg[s_stall_d]0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[m_valid_i] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[m_valid_i]_i_1_n_0 ),
        .Q(mr_axi_awvalid),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[s_ready_i] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[s_ready_i]_i_1__2_n_0 ),
        .Q(\state_reg[s_ready_i]_0 ),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[s_stall_d] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[s_stall_d]_i_1_n_0 ),
        .Q(p_0_in),
        .R(areset));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_axi_reg_stall" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall_22
   (\state_reg[s_ready_i]_0 ,
    \state_reg[m_valid_i]_0 ,
    \gen_endpoint.w_state_reg[1] ,
    sr_axi_awvalid,
    \gen_endpoint.w_trigger_decerr ,
    D,
    \state_reg[m_valid_i]_1 ,
    \gen_endpoint.w_cnt_reg[4] ,
    \state_reg[s_ready_i]_1 ,
    \m_vector_i_reg[1144]_0 ,
    areset,
    aclk,
    mr_axi_awvalid,
    \gen_endpoint.w_state ,
    \gen_endpoint.w_state_reg[1]_0 ,
    \gen_endpoint.err_bvalid ,
    Q,
    \gen_endpoint.b_cnt_reg[4] ,
    \gen_endpoint.b_cnt_reg[4]_0 ,
    \gen_endpoint.w_cnt_reg[4]_0 ,
    \gen_endpoint.w_state_reg[1]_1 ,
    \gen_endpoint.b_cnt_reg[4]_1 ,
    \gen_endpoint.b_cnt_reg[3] ,
    \gen_endpoint.w_cnt_reg[4]_1 ,
    \gen_endpoint.w_cnt_reg[2] ,
    \gen_endpoint.b_cnt_reg[4]_2 ,
    s_axi_awvalid,
    s_axi_awready_d,
    \skid_buffer_reg[1144]_0 );
  output \state_reg[s_ready_i]_0 ;
  output \state_reg[m_valid_i]_0 ;
  output \gen_endpoint.w_state_reg[1] ;
  output sr_axi_awvalid;
  output \gen_endpoint.w_trigger_decerr ;
  output [1:0]D;
  output \state_reg[m_valid_i]_1 ;
  output [2:0]\gen_endpoint.w_cnt_reg[4] ;
  output \state_reg[s_ready_i]_1 ;
  output [54:0]\m_vector_i_reg[1144]_0 ;
  input areset;
  input aclk;
  input mr_axi_awvalid;
  input [1:0]\gen_endpoint.w_state ;
  input \gen_endpoint.w_state_reg[1]_0 ;
  input \gen_endpoint.err_bvalid ;
  input [4:0]Q;
  input [4:0]\gen_endpoint.b_cnt_reg[4] ;
  input \gen_endpoint.b_cnt_reg[4]_0 ;
  input \gen_endpoint.w_cnt_reg[4]_0 ;
  input \gen_endpoint.w_state_reg[1]_1 ;
  input \gen_endpoint.b_cnt_reg[4]_1 ;
  input \gen_endpoint.b_cnt_reg[3] ;
  input \gen_endpoint.w_cnt_reg[4]_1 ;
  input \gen_endpoint.w_cnt_reg[2] ;
  input \gen_endpoint.b_cnt_reg[4]_2 ;
  input s_axi_awvalid;
  input s_axi_awready_d;
  input [56:0]\skid_buffer_reg[1144]_0 ;

  wire [1:0]D;
  wire [4:0]Q;
  wire aclk;
  wire areset;
  wire \gen_endpoint.b_cnt_reg[3] ;
  wire [4:0]\gen_endpoint.b_cnt_reg[4] ;
  wire \gen_endpoint.b_cnt_reg[4]_0 ;
  wire \gen_endpoint.b_cnt_reg[4]_1 ;
  wire \gen_endpoint.b_cnt_reg[4]_2 ;
  wire \gen_endpoint.err_bvalid ;
  wire \gen_endpoint.w_cnt_reg[2] ;
  wire [2:0]\gen_endpoint.w_cnt_reg[4] ;
  wire \gen_endpoint.w_cnt_reg[4]_0 ;
  wire \gen_endpoint.w_cnt_reg[4]_1 ;
  wire [1:0]\gen_endpoint.w_state ;
  wire \gen_endpoint.w_state[1]_i_3_n_0 ;
  wire \gen_endpoint.w_state[1]_i_5_n_0 ;
  wire \gen_endpoint.w_state[1]_i_6_n_0 ;
  wire \gen_endpoint.w_state[1]_i_7_n_0 ;
  wire \gen_endpoint.w_state_reg[1] ;
  wire \gen_endpoint.w_state_reg[1]_0 ;
  wire \gen_endpoint.w_state_reg[1]_1 ;
  wire \gen_endpoint.w_trigger_decerr ;
  wire m_vector_i;
  wire \m_vector_i[1024]_i_1_n_0 ;
  wire \m_vector_i[1026]_i_1_n_0 ;
  wire \m_vector_i[1027]_i_1_n_0 ;
  wire \m_vector_i[1061]_i_1_n_0 ;
  wire \m_vector_i[1062]_i_1_n_0 ;
  wire \m_vector_i[1063]_i_1_n_0 ;
  wire \m_vector_i[1064]_i_1_n_0 ;
  wire \m_vector_i[1065]_i_1_n_0 ;
  wire \m_vector_i[1066]_i_1_n_0 ;
  wire \m_vector_i[1067]_i_1_n_0 ;
  wire \m_vector_i[1068]_i_1_n_0 ;
  wire \m_vector_i[1069]_i_1_n_0 ;
  wire \m_vector_i[1070]_i_1_n_0 ;
  wire \m_vector_i[1071]_i_1_n_0 ;
  wire \m_vector_i[1072]_i_1_n_0 ;
  wire \m_vector_i[1073]_i_1_n_0 ;
  wire \m_vector_i[1074]_i_1_n_0 ;
  wire \m_vector_i[1075]_i_1_n_0 ;
  wire \m_vector_i[1076]_i_1_n_0 ;
  wire \m_vector_i[1077]_i_1_n_0 ;
  wire \m_vector_i[1078]_i_1_n_0 ;
  wire \m_vector_i[1079]_i_1_n_0 ;
  wire \m_vector_i[1080]_i_1_n_0 ;
  wire \m_vector_i[1081]_i_1_n_0 ;
  wire \m_vector_i[1082]_i_1_n_0 ;
  wire \m_vector_i[1083]_i_1_n_0 ;
  wire \m_vector_i[1084]_i_1_n_0 ;
  wire \m_vector_i[1085]_i_1_n_0 ;
  wire \m_vector_i[1086]_i_1_n_0 ;
  wire \m_vector_i[1087]_i_1_n_0 ;
  wire \m_vector_i[1088]_i_1_n_0 ;
  wire \m_vector_i[1089]_i_1_n_0 ;
  wire \m_vector_i[1090]_i_1_n_0 ;
  wire \m_vector_i[1091]_i_1_n_0 ;
  wire \m_vector_i[1092]_i_1_n_0 ;
  wire \m_vector_i[1125]_i_1_n_0 ;
  wire \m_vector_i[1126]_i_1_n_0 ;
  wire \m_vector_i[1127]_i_1_n_0 ;
  wire \m_vector_i[1128]_i_1_n_0 ;
  wire \m_vector_i[1129]_i_1_n_0 ;
  wire \m_vector_i[1130]_i_1_n_0 ;
  wire \m_vector_i[1131]_i_1_n_0 ;
  wire \m_vector_i[1141]_i_1_n_0 ;
  wire \m_vector_i[1142]_i_1_n_0 ;
  wire [54:0]\m_vector_i_reg[1144]_0 ;
  wire mr_axi_awvalid;
  wire [0:0]p_0_in;
  wire [1025:1024]s_awvector_d;
  wire s_axi_awready_d;
  wire s_axi_awvalid;
  wire s_split_awvalid;
  wire skid2vector_q;
  wire skid2vector_q0;
  wire \skid_buffer[1144]_i_1__0_n_0 ;
  wire [56:0]\skid_buffer_reg[1144]_0 ;
  wire \skid_buffer_reg_n_0_[1024] ;
  wire \skid_buffer_reg_n_0_[1026] ;
  wire \skid_buffer_reg_n_0_[1027] ;
  wire \skid_buffer_reg_n_0_[1061] ;
  wire \skid_buffer_reg_n_0_[1062] ;
  wire \skid_buffer_reg_n_0_[1063] ;
  wire \skid_buffer_reg_n_0_[1064] ;
  wire \skid_buffer_reg_n_0_[1065] ;
  wire \skid_buffer_reg_n_0_[1066] ;
  wire \skid_buffer_reg_n_0_[1067] ;
  wire \skid_buffer_reg_n_0_[1068] ;
  wire \skid_buffer_reg_n_0_[1069] ;
  wire \skid_buffer_reg_n_0_[1070] ;
  wire \skid_buffer_reg_n_0_[1071] ;
  wire \skid_buffer_reg_n_0_[1072] ;
  wire \skid_buffer_reg_n_0_[1073] ;
  wire \skid_buffer_reg_n_0_[1074] ;
  wire \skid_buffer_reg_n_0_[1075] ;
  wire \skid_buffer_reg_n_0_[1076] ;
  wire \skid_buffer_reg_n_0_[1077] ;
  wire \skid_buffer_reg_n_0_[1078] ;
  wire \skid_buffer_reg_n_0_[1079] ;
  wire \skid_buffer_reg_n_0_[1080] ;
  wire \skid_buffer_reg_n_0_[1081] ;
  wire \skid_buffer_reg_n_0_[1082] ;
  wire \skid_buffer_reg_n_0_[1083] ;
  wire \skid_buffer_reg_n_0_[1084] ;
  wire \skid_buffer_reg_n_0_[1085] ;
  wire \skid_buffer_reg_n_0_[1086] ;
  wire \skid_buffer_reg_n_0_[1087] ;
  wire \skid_buffer_reg_n_0_[1088] ;
  wire \skid_buffer_reg_n_0_[1089] ;
  wire \skid_buffer_reg_n_0_[1090] ;
  wire \skid_buffer_reg_n_0_[1091] ;
  wire \skid_buffer_reg_n_0_[1092] ;
  wire \skid_buffer_reg_n_0_[1125] ;
  wire \skid_buffer_reg_n_0_[1126] ;
  wire \skid_buffer_reg_n_0_[1127] ;
  wire \skid_buffer_reg_n_0_[1128] ;
  wire \skid_buffer_reg_n_0_[1129] ;
  wire \skid_buffer_reg_n_0_[1130] ;
  wire \skid_buffer_reg_n_0_[1131] ;
  wire \skid_buffer_reg_n_0_[1141] ;
  wire \skid_buffer_reg_n_0_[1142] ;
  wire sr_axi_awvalid;
  wire \state[m_valid_i]_i_1__0_n_0 ;
  wire \state[s_ready_i]_i_1_n_0 ;
  wire \state[s_stall_d]_i_1__0_n_0 ;
  wire \state_reg[m_valid_i]_0 ;
  wire \state_reg[m_valid_i]_1 ;
  wire \state_reg[s_ready_i]_0 ;
  wire \state_reg[s_ready_i]_1 ;

  LUT6 #(
    .INIT(64'h7F80FF00FE01EE01)) 
    \gen_endpoint.b_cnt[3]_i_1 
       (.I0(\gen_endpoint.b_cnt_reg[4] [0]),
        .I1(\gen_endpoint.b_cnt_reg[4] [1]),
        .I2(\state_reg[m_valid_i]_1 ),
        .I3(\gen_endpoint.b_cnt_reg[4] [3]),
        .I4(\gen_endpoint.b_cnt_reg[3] ),
        .I5(\gen_endpoint.b_cnt_reg[4] [2]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h65A9)) 
    \gen_endpoint.b_cnt[4]_i_2 
       (.I0(\gen_endpoint.b_cnt_reg[4] [4]),
        .I1(\state_reg[m_valid_i]_1 ),
        .I2(\gen_endpoint.b_cnt_reg[4]_0 ),
        .I3(\gen_endpoint.b_cnt_reg[4]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \gen_endpoint.b_cnt[4]_i_4 
       (.I0(s_split_awvalid),
        .I1(areset),
        .I2(\gen_endpoint.w_state [1]),
        .I3(\gen_endpoint.b_cnt_reg[4]_2 ),
        .I4(\gen_endpoint.w_trigger_decerr ),
        .I5(\gen_endpoint.w_state_reg[1]_1 ),
        .O(\state_reg[m_valid_i]_1 ));
  LUT6 #(
    .INIT(64'h55AAAA55FF0000FD)) 
    \gen_endpoint.w_cnt[1]_i_1 
       (.I0(\state_reg[m_valid_i]_1 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\gen_endpoint.w_cnt_reg[2] ),
        .O(\gen_endpoint.w_cnt_reg[4] [0]));
  LUT6 #(
    .INIT(64'h66CCCCCCCC999899)) 
    \gen_endpoint.w_cnt[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\state_reg[m_valid_i]_1 ),
        .I4(\gen_endpoint.w_cnt_reg[2] ),
        .I5(Q[0]),
        .O(\gen_endpoint.w_cnt_reg[4] [1]));
  LUT6 #(
    .INIT(64'hA656A6A6A6A6A6A6)) 
    \gen_endpoint.w_cnt[4]_i_2 
       (.I0(Q[4]),
        .I1(\gen_endpoint.w_cnt_reg[4]_0 ),
        .I2(\state_reg[m_valid_i]_1 ),
        .I3(\gen_endpoint.w_cnt_reg[4]_1 ),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\gen_endpoint.w_cnt_reg[4] [2]));
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \gen_endpoint.w_enable_i_4 
       (.I0(\gen_endpoint.w_trigger_decerr ),
        .I1(\gen_endpoint.b_cnt_reg[4]_2 ),
        .I2(\gen_endpoint.w_state [1]),
        .I3(areset),
        .I4(s_split_awvalid),
        .O(\state_reg[s_ready_i]_1 ));
  LUT6 #(
    .INIT(64'h0FB05FB05FB05FB0)) 
    \gen_endpoint.w_state[1]_i_1 
       (.I0(\gen_endpoint.w_state_reg[1] ),
        .I1(mr_axi_awvalid),
        .I2(\gen_endpoint.w_state [0]),
        .I3(\gen_endpoint.w_state [1]),
        .I4(\gen_endpoint.w_state_reg[1]_0 ),
        .I5(\gen_endpoint.err_bvalid ),
        .O(\state_reg[m_valid_i]_0 ));
  LUT6 #(
    .INIT(64'h0000000020FF2020)) 
    \gen_endpoint.w_state[1]_i_2 
       (.I0(\gen_endpoint.w_state [1]),
        .I1(\gen_endpoint.b_cnt_reg[4]_0 ),
        .I2(\gen_endpoint.w_cnt_reg[4]_0 ),
        .I3(\gen_endpoint.w_state[1]_i_3_n_0 ),
        .I4(\gen_endpoint.w_trigger_decerr ),
        .I5(\gen_endpoint.w_state_reg[1]_1 ),
        .O(\gen_endpoint.w_state_reg[1] ));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \gen_endpoint.w_state[1]_i_3 
       (.I0(s_split_awvalid),
        .I1(areset),
        .I2(\gen_endpoint.w_state [1]),
        .I3(\gen_endpoint.b_cnt_reg[4]_2 ),
        .O(\gen_endpoint.w_state[1]_i_3_n_0 ));
  (* OPT_MODIFIED = "PROPCONST " *) 
  LUT5 #(
    .INIT(32'hAABFBFBF)) 
    \gen_endpoint.w_state[1]_i_4 
       (.I0(\gen_endpoint.w_state[1]_i_5_n_0 ),
        .I1(\m_vector_i_reg[1144]_0 [1]),
        .I2(\m_vector_i_reg[1144]_0 [0]),
        .I3(\gen_endpoint.w_state[1]_i_6_n_0 ),
        .I4(\gen_endpoint.w_state[1]_i_7_n_0 ),
        .O(\gen_endpoint.w_trigger_decerr ));
  (* OPT_MODIFIED = "PROPCONST " *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \gen_endpoint.w_state[1]_i_5 
       (.I0(\m_vector_i_reg[1144]_0 [34]),
        .I1(\m_vector_i_reg[1144]_0 [33]),
        .I2(s_awvector_d[1024]),
        .O(\gen_endpoint.w_state[1]_i_5_n_0 ));
  (* OPT_MODIFIED = "PROPCONST " *) 
  LUT3 #(
    .INIT(8'h01)) 
    \gen_endpoint.w_state[1]_i_6 
       (.I0(\m_vector_i_reg[1144]_0 [41]),
        .I1(\m_vector_i_reg[1144]_0 [40]),
        .I2(\m_vector_i_reg[1144]_0 [39]),
        .O(\gen_endpoint.w_state[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_endpoint.w_state[1]_i_7 
       (.I0(\m_vector_i_reg[1144]_0 [36]),
        .I1(\m_vector_i_reg[1144]_0 [35]),
        .I2(\m_vector_i_reg[1144]_0 [38]),
        .I3(\m_vector_i_reg[1144]_0 [37]),
        .O(\gen_endpoint.w_state[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1024]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1024] ),
        .I1(\skid_buffer_reg[1144]_0 [0]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1024]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1026]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1026] ),
        .I1(\skid_buffer_reg[1144]_0 [2]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1026]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1027]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1027] ),
        .I1(\skid_buffer_reg[1144]_0 [3]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1027]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1061]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1061] ),
        .I1(\skid_buffer_reg[1144]_0 [5]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1061]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1062]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1062] ),
        .I1(\skid_buffer_reg[1144]_0 [6]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1062]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1063]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1063] ),
        .I1(\skid_buffer_reg[1144]_0 [7]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1063]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1064]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1064] ),
        .I1(\skid_buffer_reg[1144]_0 [8]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1064]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1065]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1065] ),
        .I1(\skid_buffer_reg[1144]_0 [9]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1065]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1066]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1066] ),
        .I1(\skid_buffer_reg[1144]_0 [10]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1066]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1067]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1067] ),
        .I1(\skid_buffer_reg[1144]_0 [11]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1067]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1068]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1068] ),
        .I1(\skid_buffer_reg[1144]_0 [12]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1068]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1069]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1069] ),
        .I1(\skid_buffer_reg[1144]_0 [13]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1069]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1070]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1070] ),
        .I1(\skid_buffer_reg[1144]_0 [14]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1070]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1071]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1071] ),
        .I1(\skid_buffer_reg[1144]_0 [15]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1071]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1072]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1072] ),
        .I1(\skid_buffer_reg[1144]_0 [16]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1072]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1073]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1073] ),
        .I1(\skid_buffer_reg[1144]_0 [17]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1073]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1074]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1074] ),
        .I1(\skid_buffer_reg[1144]_0 [18]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1074]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1075]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1075] ),
        .I1(\skid_buffer_reg[1144]_0 [19]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1075]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1076]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1076] ),
        .I1(\skid_buffer_reg[1144]_0 [20]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1076]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1077]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1077] ),
        .I1(\skid_buffer_reg[1144]_0 [21]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1077]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1078]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1078] ),
        .I1(\skid_buffer_reg[1144]_0 [22]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1078]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1079]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1079] ),
        .I1(\skid_buffer_reg[1144]_0 [23]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1079]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1080]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1080] ),
        .I1(\skid_buffer_reg[1144]_0 [24]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1080]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1081]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1081] ),
        .I1(\skid_buffer_reg[1144]_0 [25]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1081]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1082]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1082] ),
        .I1(\skid_buffer_reg[1144]_0 [26]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1082]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1083]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1083] ),
        .I1(\skid_buffer_reg[1144]_0 [27]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1083]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1084]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1084] ),
        .I1(\skid_buffer_reg[1144]_0 [28]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1084]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1085]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1085] ),
        .I1(\skid_buffer_reg[1144]_0 [29]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1085]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1086]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1086] ),
        .I1(\skid_buffer_reg[1144]_0 [30]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1086]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1087]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1087] ),
        .I1(\skid_buffer_reg[1144]_0 [31]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1087]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1088]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1088] ),
        .I1(\skid_buffer_reg[1144]_0 [32]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1088]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1089]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1089] ),
        .I1(\skid_buffer_reg[1144]_0 [33]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1089]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1090]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1090] ),
        .I1(\skid_buffer_reg[1144]_0 [34]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1090]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1091]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1091] ),
        .I1(\skid_buffer_reg[1144]_0 [35]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1091]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1092]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1092] ),
        .I1(\skid_buffer_reg[1144]_0 [36]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1092]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1125]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1125] ),
        .I1(\skid_buffer_reg[1144]_0 [37]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1125]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1126]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1126] ),
        .I1(\skid_buffer_reg[1144]_0 [38]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1126]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1127]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1127] ),
        .I1(\skid_buffer_reg[1144]_0 [39]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1127]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1128]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1128] ),
        .I1(\skid_buffer_reg[1144]_0 [40]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1128]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1129]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1129] ),
        .I1(\skid_buffer_reg[1144]_0 [41]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1129]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1130]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1130] ),
        .I1(\skid_buffer_reg[1144]_0 [42]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1130]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1131]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1131] ),
        .I1(\skid_buffer_reg[1144]_0 [43]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1131]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET " *) 
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \m_vector_i[1141]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1141] ),
        .I1(skid2vector_q),
        .O(\m_vector_i[1141]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET " *) 
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \m_vector_i[1142]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1142] ),
        .I1(skid2vector_q),
        .O(\m_vector_i[1142]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB8B)) 
    \m_vector_i[1144]_i_1 
       (.I0(s_axi_awready_d),
        .I1(s_split_awvalid),
        .I2(p_0_in),
        .I3(\state_reg[s_ready_i]_0 ),
        .O(m_vector_i));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1024] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1024]_i_1_n_0 ),
        .Q(s_awvector_d[1024]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1026] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1026]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1027] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1027]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1061] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1061]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1062] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1062]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1063] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1063]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1064] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1064]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1065] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1065]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1066] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1066]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1067] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1067]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1068] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1068]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1069] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1069]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1070] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1070]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1071] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1071]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1072] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1072]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1073] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1073]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1074] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1074]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1075] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1075]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1076] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1076]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1077] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1077]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1078] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1078]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1079] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1079]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1080] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1080]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1081] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1081]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1082] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1082]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1083] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1083]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1084] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1084]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1085] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1085]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1086] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1086]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1087] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1087]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1088] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1088]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1089] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1089]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1090] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1090]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1091] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1091]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1092] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1092]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1125] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1125]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1126] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1126]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1127] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1127]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1128] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1128]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1129] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1129]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1130] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1130]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1131] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1131]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1141] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1141]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1142] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1142]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [52]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h000C080C)) 
    skid2vector_q_i_1__0
       (.I0(s_axi_awvalid),
        .I1(s_split_awvalid),
        .I2(s_axi_awready_d),
        .I3(\state_reg[s_ready_i]_0 ),
        .I4(p_0_in),
        .O(skid2vector_q0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    skid2vector_q_i_2
       (.I0(\gen_endpoint.w_state [1]),
        .I1(areset),
        .I2(s_split_awvalid),
        .I3(Q[4]),
        .I4(\gen_endpoint.b_cnt_reg[4] [4]),
        .I5(\gen_endpoint.w_state [0]),
        .O(sr_axi_awvalid));
  FDRE #(
    .INIT(1'b0)) 
    skid2vector_q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(skid2vector_q0),
        .Q(skid2vector_q),
        .R(areset));
  LUT2 #(
    .INIT(4'hB)) 
    \skid_buffer[1144]_i_1__0 
       (.I0(\state_reg[s_ready_i]_0 ),
        .I1(s_split_awvalid),
        .O(\skid_buffer[1144]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1024] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [0]),
        .Q(\skid_buffer_reg_n_0_[1024] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1026] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [2]),
        .Q(\skid_buffer_reg_n_0_[1026] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1027] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [3]),
        .Q(\skid_buffer_reg_n_0_[1027] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1061] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [5]),
        .Q(\skid_buffer_reg_n_0_[1061] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1062] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [6]),
        .Q(\skid_buffer_reg_n_0_[1062] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1063] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [7]),
        .Q(\skid_buffer_reg_n_0_[1063] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1064] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [8]),
        .Q(\skid_buffer_reg_n_0_[1064] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1065] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [9]),
        .Q(\skid_buffer_reg_n_0_[1065] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1066] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [10]),
        .Q(\skid_buffer_reg_n_0_[1066] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1067] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [11]),
        .Q(\skid_buffer_reg_n_0_[1067] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1068] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [12]),
        .Q(\skid_buffer_reg_n_0_[1068] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1069] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [13]),
        .Q(\skid_buffer_reg_n_0_[1069] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1070] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [14]),
        .Q(\skid_buffer_reg_n_0_[1070] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1071] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [15]),
        .Q(\skid_buffer_reg_n_0_[1071] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1072] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [16]),
        .Q(\skid_buffer_reg_n_0_[1072] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1073] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [17]),
        .Q(\skid_buffer_reg_n_0_[1073] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1074] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [18]),
        .Q(\skid_buffer_reg_n_0_[1074] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1075] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [19]),
        .Q(\skid_buffer_reg_n_0_[1075] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1076] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [20]),
        .Q(\skid_buffer_reg_n_0_[1076] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1077] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [21]),
        .Q(\skid_buffer_reg_n_0_[1077] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1078] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [22]),
        .Q(\skid_buffer_reg_n_0_[1078] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1079] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [23]),
        .Q(\skid_buffer_reg_n_0_[1079] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1080] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [24]),
        .Q(\skid_buffer_reg_n_0_[1080] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1081] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [25]),
        .Q(\skid_buffer_reg_n_0_[1081] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1082] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [26]),
        .Q(\skid_buffer_reg_n_0_[1082] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1083] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [27]),
        .Q(\skid_buffer_reg_n_0_[1083] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1084] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [28]),
        .Q(\skid_buffer_reg_n_0_[1084] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1085] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [29]),
        .Q(\skid_buffer_reg_n_0_[1085] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1086] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [30]),
        .Q(\skid_buffer_reg_n_0_[1086] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1087] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [31]),
        .Q(\skid_buffer_reg_n_0_[1087] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1088] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [32]),
        .Q(\skid_buffer_reg_n_0_[1088] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1089] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [33]),
        .Q(\skid_buffer_reg_n_0_[1089] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1090] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [34]),
        .Q(\skid_buffer_reg_n_0_[1090] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1091] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [35]),
        .Q(\skid_buffer_reg_n_0_[1091] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1092] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [36]),
        .Q(\skid_buffer_reg_n_0_[1092] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1125] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [37]),
        .Q(\skid_buffer_reg_n_0_[1125] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1126] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [38]),
        .Q(\skid_buffer_reg_n_0_[1126] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1127] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [39]),
        .Q(\skid_buffer_reg_n_0_[1127] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1128] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [40]),
        .Q(\skid_buffer_reg_n_0_[1128] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1129] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [41]),
        .Q(\skid_buffer_reg_n_0_[1129] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1130] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [42]),
        .Q(\skid_buffer_reg_n_0_[1130] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1131] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [43]),
        .Q(\skid_buffer_reg_n_0_[1131] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1141] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [53]),
        .Q(\skid_buffer_reg_n_0_[1141] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1142] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(\skid_buffer_reg[1144]_0 [54]),
        .Q(\skid_buffer_reg_n_0_[1142] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h000CAECC)) 
    \state[m_valid_i]_i_1__0 
       (.I0(s_axi_awvalid),
        .I1(s_split_awvalid),
        .I2(s_axi_awready_d),
        .I3(\state_reg[s_ready_i]_0 ),
        .I4(p_0_in),
        .O(\state[m_valid_i]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hFF00F7F3)) 
    \state[s_ready_i]_i_1 
       (.I0(s_axi_awvalid),
        .I1(s_split_awvalid),
        .I2(s_axi_awready_d),
        .I3(\state_reg[s_ready_i]_0 ),
        .I4(p_0_in),
        .O(\state[s_ready_i]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \state[s_stall_d]_i_1__0 
       (.I0(\state_reg[s_ready_i]_0 ),
        .I1(p_0_in),
        .O(\state[s_stall_d]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[m_valid_i] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[m_valid_i]_i_1__0_n_0 ),
        .Q(s_split_awvalid),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[s_ready_i] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[s_ready_i]_i_1_n_0 ),
        .Q(\state_reg[s_ready_i]_0 ),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[s_stall_d] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[s_stall_d]_i_1__0_n_0 ),
        .Q(p_0_in),
        .R(areset));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_axi_reg_stall" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall_23
   (\state_reg[m_valid_i]_0 ,
    \state_reg[s_ready_i]_0 ,
    D,
    \state_reg[s_ready_i]_1 ,
    E,
    \gen_endpoint.b_cnt_reg[1] ,
    s_axi_bresp,
    SR,
    aclk,
    Q,
    \gen_endpoint.b_cnt_reg[2] ,
    \gen_endpoint.b_cnt_reg[1]_0 ,
    m_axi_bvalid,
    \m_vector_i_reg[1056]_0 ,
    mr_axi_bvalid,
    s_axi_bready,
    m_axi_bresp,
    \gen_endpoint.w_state );
  output \state_reg[m_valid_i]_0 ;
  output \state_reg[s_ready_i]_0 ;
  output [1:0]D;
  output \state_reg[s_ready_i]_1 ;
  output [0:0]E;
  output \gen_endpoint.b_cnt_reg[1] ;
  output [1:0]s_axi_bresp;
  input [0:0]SR;
  input aclk;
  input [4:0]Q;
  input \gen_endpoint.b_cnt_reg[2] ;
  input \gen_endpoint.b_cnt_reg[1]_0 ;
  input m_axi_bvalid;
  input \m_vector_i_reg[1056]_0 ;
  input mr_axi_bvalid;
  input s_axi_bready;
  input [1:0]m_axi_bresp;
  input [1:0]\gen_endpoint.w_state ;

  wire [1:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire \gen_endpoint.b_cnt_reg[1] ;
  wire \gen_endpoint.b_cnt_reg[1]_0 ;
  wire \gen_endpoint.b_cnt_reg[2] ;
  wire [1:0]\gen_endpoint.w_state ;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_vector_i;
  wire \m_vector_i[1056]_i_1_n_0 ;
  wire \m_vector_i[1057]_i_1_n_0 ;
  wire \m_vector_i_reg[1056]_0 ;
  wire mr_axi_bvalid;
  wire [0:0]p_0_in;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire skid2vector_q;
  wire skid2vector_q0;
  wire \skid_buffer[1056]_i_1_n_0 ;
  wire \skid_buffer[1057]_i_1_n_0 ;
  wire \skid_buffer_reg_n_0_[1056] ;
  wire \skid_buffer_reg_n_0_[1057] ;
  wire \state[m_valid_i]_i_1__2_n_0 ;
  wire \state[s_ready_i]_i_1__1_n_0 ;
  wire \state[s_stall_d]_i_1__2_n_0 ;
  wire \state_reg[m_valid_i]_0 ;
  wire \state_reg[s_ready_i]_0 ;
  wire \state_reg[s_ready_i]_1 ;

  LUT6 #(
    .INIT(64'h6666966699999999)) 
    \gen_endpoint.b_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\gen_endpoint.b_cnt_reg[1]_0 ),
        .I3(\state_reg[s_ready_i]_0 ),
        .I4(m_axi_bvalid),
        .I5(\gen_endpoint.b_cnt_reg[2] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h6CC96CC8CC99CC99)) 
    \gen_endpoint.b_cnt[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\state_reg[s_ready_i]_1 ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\gen_endpoint.b_cnt_reg[2] ),
        .O(D[1]));
  LUT2 #(
    .INIT(4'hD)) 
    \gen_endpoint.b_cnt[3]_i_2 
       (.I0(\state_reg[s_ready_i]_0 ),
        .I1(m_axi_bvalid),
        .O(\state_reg[s_ready_i]_1 ));
  LUT6 #(
    .INIT(64'hF1FFFFFF0E000000)) 
    \gen_endpoint.b_cnt[4]_i_1 
       (.I0(\gen_endpoint.b_cnt_reg[1]_0 ),
        .I1(Q[4]),
        .I2(m_axi_bvalid),
        .I3(\state_reg[s_ready_i]_0 ),
        .I4(\m_vector_i_reg[1056]_0 ),
        .I5(\gen_endpoint.b_cnt_reg[2] ),
        .O(E));
  LUT6 #(
    .INIT(64'h8000800000008000)) 
    \gen_endpoint.b_cnt[4]_i_5 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(\state_reg[s_ready_i]_0 ),
        .I5(m_axi_bvalid),
        .O(\gen_endpoint.b_cnt_reg[1] ));
  LUT6 #(
    .INIT(64'hAACFFFFFAACF0000)) 
    \m_vector_i[1056]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1056] ),
        .I1(m_axi_bresp[0]),
        .I2(\m_vector_i_reg[1056]_0 ),
        .I3(skid2vector_q),
        .I4(m_vector_i),
        .I5(s_axi_bresp[0]),
        .O(\m_vector_i[1056]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAACFFFFFAACF0000)) 
    \m_vector_i[1057]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1057] ),
        .I1(m_axi_bresp[1]),
        .I2(\m_vector_i_reg[1056]_0 ),
        .I3(skid2vector_q),
        .I4(m_vector_i),
        .I5(s_axi_bresp[1]),
        .O(\m_vector_i[1057]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB8B)) 
    \m_vector_i[1057]_i_3 
       (.I0(s_axi_bready),
        .I1(\state_reg[m_valid_i]_0 ),
        .I2(p_0_in),
        .I3(\state_reg[s_ready_i]_0 ),
        .O(m_vector_i));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1056] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_vector_i[1056]_i_1_n_0 ),
        .Q(s_axi_bresp[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1057] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_vector_i[1057]_i_1_n_0 ),
        .Q(s_axi_bresp[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000C080C)) 
    skid2vector_q_i_1__2
       (.I0(mr_axi_bvalid),
        .I1(\state_reg[m_valid_i]_0 ),
        .I2(s_axi_bready),
        .I3(\state_reg[s_ready_i]_0 ),
        .I4(p_0_in),
        .O(skid2vector_q0));
  FDRE #(
    .INIT(1'b0)) 
    skid2vector_q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(skid2vector_q0),
        .Q(skid2vector_q),
        .R(SR));
  LUT6 #(
    .INIT(64'hEAFFEAEAEA00EAEA)) 
    \skid_buffer[1056]_i_1 
       (.I0(m_axi_bresp[0]),
        .I1(\gen_endpoint.w_state [1]),
        .I2(\gen_endpoint.w_state [0]),
        .I3(\state_reg[s_ready_i]_0 ),
        .I4(\state_reg[m_valid_i]_0 ),
        .I5(\skid_buffer_reg_n_0_[1056] ),
        .O(\skid_buffer[1056]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAFFEAEAEA00EAEA)) 
    \skid_buffer[1057]_i_1 
       (.I0(m_axi_bresp[1]),
        .I1(\gen_endpoint.w_state [1]),
        .I2(\gen_endpoint.w_state [0]),
        .I3(\state_reg[s_ready_i]_0 ),
        .I4(\state_reg[m_valid_i]_0 ),
        .I5(\skid_buffer_reg_n_0_[1057] ),
        .O(\skid_buffer[1057]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1056] 
       (.C(aclk),
        .CE(1'b1),
        .D(\skid_buffer[1056]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[1056] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1057] 
       (.C(aclk),
        .CE(1'b1),
        .D(\skid_buffer[1057]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[1057] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h000CAECC)) 
    \state[m_valid_i]_i_1__2 
       (.I0(mr_axi_bvalid),
        .I1(\state_reg[m_valid_i]_0 ),
        .I2(s_axi_bready),
        .I3(\state_reg[s_ready_i]_0 ),
        .I4(p_0_in),
        .O(\state[m_valid_i]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hFF00F7F3)) 
    \state[s_ready_i]_i_1__1 
       (.I0(mr_axi_bvalid),
        .I1(\state_reg[m_valid_i]_0 ),
        .I2(s_axi_bready),
        .I3(\state_reg[s_ready_i]_0 ),
        .I4(p_0_in),
        .O(\state[s_ready_i]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \state[s_stall_d]_i_1__2 
       (.I0(\state_reg[s_ready_i]_0 ),
        .I1(p_0_in),
        .O(\state[s_stall_d]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[m_valid_i] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[m_valid_i]_i_1__2_n_0 ),
        .Q(\state_reg[m_valid_i]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[s_ready_i] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[s_ready_i]_i_1__1_n_0 ),
        .Q(\state_reg[s_ready_i]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[s_stall_d] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[s_stall_d]_i_1__2_n_0 ),
        .Q(p_0_in),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_axi_reg_stall" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall_24
   (mr_axi_wvalid,
    \state_reg[s_ready_i]_0 ,
    \gen_endpoint.w_enable_reg ,
    \state_reg[m_valid_i]_0 ,
    D,
    E,
    \m_vector_i_reg[2056]_0 ,
    m_axi_wvalid,
    \gen_endpoint.w_cnt_reg[1] ,
    \m_vector_i_reg[1024]_0 ,
    SR,
    aclk,
    \gen_endpoint.w_enable_reg_0 ,
    \gen_endpoint.w_enable_reg_1 ,
    \gen_endpoint.w_enable_reg_2 ,
    \gen_endpoint.w_enable_reg_3 ,
    \gen_endpoint.w_cnt_reg[4] ,
    Q,
    \gen_endpoint.w_state ,
    \gen_endpoint.w_cnt_reg[4]_0 ,
    \gen_endpoint.w_cnt_reg[3] ,
    m_axi_wready,
    s_axi_wvalid,
    mr_axi_wready,
    \skid_buffer_reg[2056]_0 );
  output mr_axi_wvalid;
  output \state_reg[s_ready_i]_0 ;
  output \gen_endpoint.w_enable_reg ;
  output \state_reg[m_valid_i]_0 ;
  output [0:0]D;
  output [0:0]E;
  output [72:0]\m_vector_i_reg[2056]_0 ;
  output m_axi_wvalid;
  output \gen_endpoint.w_cnt_reg[1] ;
  output \m_vector_i_reg[1024]_0 ;
  input [0:0]SR;
  input aclk;
  input \gen_endpoint.w_enable_reg_0 ;
  input \gen_endpoint.w_enable_reg_1 ;
  input \gen_endpoint.w_enable_reg_2 ;
  input \gen_endpoint.w_enable_reg_3 ;
  input \gen_endpoint.w_cnt_reg[4] ;
  input [0:0]Q;
  input [1:0]\gen_endpoint.w_state ;
  input [4:0]\gen_endpoint.w_cnt_reg[4]_0 ;
  input \gen_endpoint.w_cnt_reg[3] ;
  input m_axi_wready;
  input s_axi_wvalid;
  input mr_axi_wready;
  input [72:0]\skid_buffer_reg[2056]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire \gen_endpoint.w_cnt_reg[1] ;
  wire \gen_endpoint.w_cnt_reg[3] ;
  wire \gen_endpoint.w_cnt_reg[4] ;
  wire [4:0]\gen_endpoint.w_cnt_reg[4]_0 ;
  wire \gen_endpoint.w_enable_i_3_n_0 ;
  wire \gen_endpoint.w_enable_i_6_n_0 ;
  wire \gen_endpoint.w_enable_reg ;
  wire \gen_endpoint.w_enable_reg_0 ;
  wire \gen_endpoint.w_enable_reg_1 ;
  wire \gen_endpoint.w_enable_reg_2 ;
  wire \gen_endpoint.w_enable_reg_3 ;
  wire [1:0]\gen_endpoint.w_state ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_vector_i;
  wire \m_vector_i[1024]_i_1_n_0 ;
  wire \m_vector_i[1025]_i_1_n_0 ;
  wire \m_vector_i[1026]_i_1_n_0 ;
  wire \m_vector_i[1027]_i_1_n_0 ;
  wire \m_vector_i[1028]_i_1_n_0 ;
  wire \m_vector_i[1029]_i_1_n_0 ;
  wire \m_vector_i[1030]_i_1_n_0 ;
  wire \m_vector_i[1031]_i_1_n_0 ;
  wire \m_vector_i[1032]_i_1_n_0 ;
  wire \m_vector_i[1033]_i_1_n_0 ;
  wire \m_vector_i[1034]_i_1_n_0 ;
  wire \m_vector_i[1035]_i_1_n_0 ;
  wire \m_vector_i[1036]_i_1_n_0 ;
  wire \m_vector_i[1037]_i_1_n_0 ;
  wire \m_vector_i[1038]_i_1_n_0 ;
  wire \m_vector_i[1039]_i_1_n_0 ;
  wire \m_vector_i[1040]_i_1_n_0 ;
  wire \m_vector_i[1041]_i_1_n_0 ;
  wire \m_vector_i[1042]_i_1_n_0 ;
  wire \m_vector_i[1043]_i_1_n_0 ;
  wire \m_vector_i[1044]_i_1_n_0 ;
  wire \m_vector_i[1045]_i_1_n_0 ;
  wire \m_vector_i[1046]_i_1_n_0 ;
  wire \m_vector_i[1047]_i_1_n_0 ;
  wire \m_vector_i[1048]_i_1_n_0 ;
  wire \m_vector_i[1049]_i_1_n_0 ;
  wire \m_vector_i[1050]_i_1_n_0 ;
  wire \m_vector_i[1051]_i_1_n_0 ;
  wire \m_vector_i[1052]_i_1_n_0 ;
  wire \m_vector_i[1053]_i_1_n_0 ;
  wire \m_vector_i[1054]_i_1_n_0 ;
  wire \m_vector_i[1055]_i_1_n_0 ;
  wire \m_vector_i[1056]_i_1_n_0 ;
  wire \m_vector_i[1057]_i_1_n_0 ;
  wire \m_vector_i[1058]_i_1_n_0 ;
  wire \m_vector_i[1059]_i_1_n_0 ;
  wire \m_vector_i[1060]_i_1_n_0 ;
  wire \m_vector_i[1061]_i_1_n_0 ;
  wire \m_vector_i[1062]_i_1_n_0 ;
  wire \m_vector_i[1063]_i_1_n_0 ;
  wire \m_vector_i[1064]_i_1_n_0 ;
  wire \m_vector_i[1065]_i_1_n_0 ;
  wire \m_vector_i[1066]_i_1_n_0 ;
  wire \m_vector_i[1067]_i_1_n_0 ;
  wire \m_vector_i[1068]_i_1_n_0 ;
  wire \m_vector_i[1069]_i_1_n_0 ;
  wire \m_vector_i[1070]_i_1_n_0 ;
  wire \m_vector_i[1071]_i_1_n_0 ;
  wire \m_vector_i[1072]_i_1_n_0 ;
  wire \m_vector_i[1073]_i_1_n_0 ;
  wire \m_vector_i[1074]_i_1_n_0 ;
  wire \m_vector_i[1075]_i_1_n_0 ;
  wire \m_vector_i[1076]_i_1_n_0 ;
  wire \m_vector_i[1077]_i_1_n_0 ;
  wire \m_vector_i[1078]_i_1_n_0 ;
  wire \m_vector_i[1079]_i_1_n_0 ;
  wire \m_vector_i[1080]_i_1_n_0 ;
  wire \m_vector_i[1081]_i_1_n_0 ;
  wire \m_vector_i[1082]_i_1_n_0 ;
  wire \m_vector_i[1083]_i_1_n_0 ;
  wire \m_vector_i[1084]_i_1_n_0 ;
  wire \m_vector_i[1085]_i_1_n_0 ;
  wire \m_vector_i[1086]_i_1_n_0 ;
  wire \m_vector_i[1087]_i_1_n_0 ;
  wire \m_vector_i[1088]_i_2_n_0 ;
  wire \m_vector_i[2049]_i_1_n_0 ;
  wire \m_vector_i[2050]_i_1_n_0 ;
  wire \m_vector_i[2051]_i_1_n_0 ;
  wire \m_vector_i[2052]_i_1_n_0 ;
  wire \m_vector_i[2053]_i_1_n_0 ;
  wire \m_vector_i[2054]_i_1_n_0 ;
  wire \m_vector_i[2055]_i_1_n_0 ;
  wire \m_vector_i[2056]_i_1_n_0 ;
  wire \m_vector_i_reg[1024]_0 ;
  wire [72:0]\m_vector_i_reg[2056]_0 ;
  wire mr_axi_wready;
  wire mr_axi_wvalid;
  wire [0:0]p_0_in;
  wire s_axi_wvalid;
  wire skid2vector_q;
  wire skid2vector_q0;
  wire \skid_buffer[2056]_i_1_n_0 ;
  wire [72:0]\skid_buffer_reg[2056]_0 ;
  wire \skid_buffer_reg_n_0_[1024] ;
  wire \skid_buffer_reg_n_0_[1025] ;
  wire \skid_buffer_reg_n_0_[1026] ;
  wire \skid_buffer_reg_n_0_[1027] ;
  wire \skid_buffer_reg_n_0_[1028] ;
  wire \skid_buffer_reg_n_0_[1029] ;
  wire \skid_buffer_reg_n_0_[1030] ;
  wire \skid_buffer_reg_n_0_[1031] ;
  wire \skid_buffer_reg_n_0_[1032] ;
  wire \skid_buffer_reg_n_0_[1033] ;
  wire \skid_buffer_reg_n_0_[1034] ;
  wire \skid_buffer_reg_n_0_[1035] ;
  wire \skid_buffer_reg_n_0_[1036] ;
  wire \skid_buffer_reg_n_0_[1037] ;
  wire \skid_buffer_reg_n_0_[1038] ;
  wire \skid_buffer_reg_n_0_[1039] ;
  wire \skid_buffer_reg_n_0_[1040] ;
  wire \skid_buffer_reg_n_0_[1041] ;
  wire \skid_buffer_reg_n_0_[1042] ;
  wire \skid_buffer_reg_n_0_[1043] ;
  wire \skid_buffer_reg_n_0_[1044] ;
  wire \skid_buffer_reg_n_0_[1045] ;
  wire \skid_buffer_reg_n_0_[1046] ;
  wire \skid_buffer_reg_n_0_[1047] ;
  wire \skid_buffer_reg_n_0_[1048] ;
  wire \skid_buffer_reg_n_0_[1049] ;
  wire \skid_buffer_reg_n_0_[1050] ;
  wire \skid_buffer_reg_n_0_[1051] ;
  wire \skid_buffer_reg_n_0_[1052] ;
  wire \skid_buffer_reg_n_0_[1053] ;
  wire \skid_buffer_reg_n_0_[1054] ;
  wire \skid_buffer_reg_n_0_[1055] ;
  wire \skid_buffer_reg_n_0_[1056] ;
  wire \skid_buffer_reg_n_0_[1057] ;
  wire \skid_buffer_reg_n_0_[1058] ;
  wire \skid_buffer_reg_n_0_[1059] ;
  wire \skid_buffer_reg_n_0_[1060] ;
  wire \skid_buffer_reg_n_0_[1061] ;
  wire \skid_buffer_reg_n_0_[1062] ;
  wire \skid_buffer_reg_n_0_[1063] ;
  wire \skid_buffer_reg_n_0_[1064] ;
  wire \skid_buffer_reg_n_0_[1065] ;
  wire \skid_buffer_reg_n_0_[1066] ;
  wire \skid_buffer_reg_n_0_[1067] ;
  wire \skid_buffer_reg_n_0_[1068] ;
  wire \skid_buffer_reg_n_0_[1069] ;
  wire \skid_buffer_reg_n_0_[1070] ;
  wire \skid_buffer_reg_n_0_[1071] ;
  wire \skid_buffer_reg_n_0_[1072] ;
  wire \skid_buffer_reg_n_0_[1073] ;
  wire \skid_buffer_reg_n_0_[1074] ;
  wire \skid_buffer_reg_n_0_[1075] ;
  wire \skid_buffer_reg_n_0_[1076] ;
  wire \skid_buffer_reg_n_0_[1077] ;
  wire \skid_buffer_reg_n_0_[1078] ;
  wire \skid_buffer_reg_n_0_[1079] ;
  wire \skid_buffer_reg_n_0_[1080] ;
  wire \skid_buffer_reg_n_0_[1081] ;
  wire \skid_buffer_reg_n_0_[1082] ;
  wire \skid_buffer_reg_n_0_[1083] ;
  wire \skid_buffer_reg_n_0_[1084] ;
  wire \skid_buffer_reg_n_0_[1085] ;
  wire \skid_buffer_reg_n_0_[1086] ;
  wire \skid_buffer_reg_n_0_[1087] ;
  wire \skid_buffer_reg_n_0_[1088] ;
  wire \skid_buffer_reg_n_0_[2049] ;
  wire \skid_buffer_reg_n_0_[2050] ;
  wire \skid_buffer_reg_n_0_[2051] ;
  wire \skid_buffer_reg_n_0_[2052] ;
  wire \skid_buffer_reg_n_0_[2053] ;
  wire \skid_buffer_reg_n_0_[2054] ;
  wire \skid_buffer_reg_n_0_[2055] ;
  wire \skid_buffer_reg_n_0_[2056] ;
  wire \state[m_valid_i]_i_1__1_n_0 ;
  wire \state[s_ready_i]_i_1__0_n_0 ;
  wire \state[s_stall_d]_i_1__1_n_0 ;
  wire \state_reg[m_valid_i]_0 ;
  wire \state_reg[s_ready_i]_0 ;

  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_gen_axi.gen_write.write_cs[2]_i_3 
       (.I0(\m_vector_i_reg[2056]_0 [0]),
        .I1(mr_axi_wvalid),
        .O(\m_vector_i_reg[1024]_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FEEE0011)) 
    \gen_endpoint.w_cnt[3]_i_1 
       (.I0(\gen_endpoint.w_cnt_reg[4]_0 [1]),
        .I1(\gen_endpoint.w_cnt_reg[4]_0 [0]),
        .I2(\state_reg[m_valid_i]_0 ),
        .I3(\gen_endpoint.w_cnt_reg[3] ),
        .I4(\gen_endpoint.w_cnt_reg[4]_0 [3]),
        .I5(\gen_endpoint.w_cnt_reg[4]_0 [2]),
        .O(D));
  LUT3 #(
    .INIT(8'h7F)) 
    \gen_endpoint.w_cnt[3]_i_2 
       (.I0(mr_axi_wvalid),
        .I1(\m_vector_i_reg[2056]_0 [0]),
        .I2(m_axi_wready),
        .O(\state_reg[m_valid_i]_0 ));
  LUT6 #(
    .INIT(64'h7F7F8080FF7F0080)) 
    \gen_endpoint.w_cnt[4]_i_1 
       (.I0(mr_axi_wvalid),
        .I1(\m_vector_i_reg[2056]_0 [0]),
        .I2(m_axi_wready),
        .I3(\gen_endpoint.w_cnt_reg[4] ),
        .I4(\gen_endpoint.w_cnt_reg[3] ),
        .I5(\gen_endpoint.w_cnt_reg[4]_0 [4]),
        .O(E));
  LUT5 #(
    .INIT(32'hF7777777)) 
    \gen_endpoint.w_cnt[4]_i_4 
       (.I0(\gen_endpoint.w_cnt_reg[4]_0 [1]),
        .I1(\gen_endpoint.w_cnt_reg[4]_0 [0]),
        .I2(m_axi_wready),
        .I3(\m_vector_i_reg[2056]_0 [0]),
        .I4(mr_axi_wvalid),
        .O(\gen_endpoint.w_cnt_reg[1] ));
  LUT6 #(
    .INIT(64'hBBBFABAB888FA8A8)) 
    \gen_endpoint.w_enable_i_1 
       (.I0(\gen_endpoint.w_enable_reg_0 ),
        .I1(\gen_endpoint.w_enable_i_3_n_0 ),
        .I2(\gen_endpoint.w_enable_reg_1 ),
        .I3(\gen_endpoint.w_enable_reg_2 ),
        .I4(\gen_endpoint.w_enable_i_6_n_0 ),
        .I5(\gen_endpoint.w_enable_reg_3 ),
        .O(\gen_endpoint.w_enable_reg ));
  LUT5 #(
    .INIT(32'h0000FF54)) 
    \gen_endpoint.w_enable_i_3 
       (.I0(\gen_endpoint.w_cnt_reg[4] ),
        .I1(Q),
        .I2(\gen_endpoint.w_state [0]),
        .I3(\gen_endpoint.w_cnt_reg[4]_0 [4]),
        .I4(\state_reg[m_valid_i]_0 ),
        .O(\gen_endpoint.w_enable_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \gen_endpoint.w_enable_i_6 
       (.I0(\gen_endpoint.w_cnt_reg[4]_0 [2]),
        .I1(\gen_endpoint.w_cnt_reg[4]_0 [3]),
        .I2(\gen_endpoint.w_cnt_reg[4]_0 [0]),
        .I3(\gen_endpoint.w_cnt_reg[4]_0 [1]),
        .I4(\state_reg[m_valid_i]_0 ),
        .O(\gen_endpoint.w_enable_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0888)) 
    m_axi_wvalid_INST_0
       (.I0(mr_axi_wvalid),
        .I1(\gen_endpoint.w_enable_reg_3 ),
        .I2(\gen_endpoint.w_state [1]),
        .I3(\gen_endpoint.w_state [0]),
        .O(m_axi_wvalid));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1024]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1024] ),
        .I1(\skid_buffer_reg[2056]_0 [0]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1024]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1025]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1025] ),
        .I1(\skid_buffer_reg[2056]_0 [1]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1025]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1026]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1026] ),
        .I1(\skid_buffer_reg[2056]_0 [2]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1026]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1027]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1027] ),
        .I1(\skid_buffer_reg[2056]_0 [3]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1027]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1028]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1028] ),
        .I1(\skid_buffer_reg[2056]_0 [4]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1028]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1029]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1029] ),
        .I1(\skid_buffer_reg[2056]_0 [5]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1029]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1030]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1030] ),
        .I1(\skid_buffer_reg[2056]_0 [6]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1030]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1031]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1031] ),
        .I1(\skid_buffer_reg[2056]_0 [7]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1031]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1032]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1032] ),
        .I1(\skid_buffer_reg[2056]_0 [8]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1032]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1033]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1033] ),
        .I1(\skid_buffer_reg[2056]_0 [9]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1033]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1034]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1034] ),
        .I1(\skid_buffer_reg[2056]_0 [10]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1034]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1035]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1035] ),
        .I1(\skid_buffer_reg[2056]_0 [11]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1035]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1036]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1036] ),
        .I1(\skid_buffer_reg[2056]_0 [12]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1036]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1037]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1037] ),
        .I1(\skid_buffer_reg[2056]_0 [13]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1037]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1038]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1038] ),
        .I1(\skid_buffer_reg[2056]_0 [14]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1038]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1039]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1039] ),
        .I1(\skid_buffer_reg[2056]_0 [15]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1039]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1040]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1040] ),
        .I1(\skid_buffer_reg[2056]_0 [16]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1040]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1041]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1041] ),
        .I1(\skid_buffer_reg[2056]_0 [17]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1041]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1042]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1042] ),
        .I1(\skid_buffer_reg[2056]_0 [18]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1042]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1043]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1043] ),
        .I1(\skid_buffer_reg[2056]_0 [19]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1043]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1044]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1044] ),
        .I1(\skid_buffer_reg[2056]_0 [20]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1044]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1045]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1045] ),
        .I1(\skid_buffer_reg[2056]_0 [21]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1045]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1046]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1046] ),
        .I1(\skid_buffer_reg[2056]_0 [22]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1046]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1047]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1047] ),
        .I1(\skid_buffer_reg[2056]_0 [23]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1047]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1048]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1048] ),
        .I1(\skid_buffer_reg[2056]_0 [24]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1048]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1049]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1049] ),
        .I1(\skid_buffer_reg[2056]_0 [25]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1049]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1050]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1050] ),
        .I1(\skid_buffer_reg[2056]_0 [26]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1050]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1051]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1051] ),
        .I1(\skid_buffer_reg[2056]_0 [27]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1051]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1052]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1052] ),
        .I1(\skid_buffer_reg[2056]_0 [28]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1052]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1053]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1053] ),
        .I1(\skid_buffer_reg[2056]_0 [29]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1053]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1054]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1054] ),
        .I1(\skid_buffer_reg[2056]_0 [30]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1054]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1055]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1055] ),
        .I1(\skid_buffer_reg[2056]_0 [31]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1055]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1056]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1056] ),
        .I1(\skid_buffer_reg[2056]_0 [32]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1056]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1057]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1057] ),
        .I1(\skid_buffer_reg[2056]_0 [33]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1057]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1058]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1058] ),
        .I1(\skid_buffer_reg[2056]_0 [34]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1058]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1059]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1059] ),
        .I1(\skid_buffer_reg[2056]_0 [35]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1059]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1060]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1060] ),
        .I1(\skid_buffer_reg[2056]_0 [36]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1060]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1061]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1061] ),
        .I1(\skid_buffer_reg[2056]_0 [37]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1061]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1062]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1062] ),
        .I1(\skid_buffer_reg[2056]_0 [38]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1062]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1063]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1063] ),
        .I1(\skid_buffer_reg[2056]_0 [39]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1063]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1064]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1064] ),
        .I1(\skid_buffer_reg[2056]_0 [40]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1064]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1065]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1065] ),
        .I1(\skid_buffer_reg[2056]_0 [41]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1065]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1066]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1066] ),
        .I1(\skid_buffer_reg[2056]_0 [42]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1066]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1067]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1067] ),
        .I1(\skid_buffer_reg[2056]_0 [43]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1067]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1068]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1068] ),
        .I1(\skid_buffer_reg[2056]_0 [44]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1068]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1069]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1069] ),
        .I1(\skid_buffer_reg[2056]_0 [45]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1069]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1070]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1070] ),
        .I1(\skid_buffer_reg[2056]_0 [46]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1070]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1071]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1071] ),
        .I1(\skid_buffer_reg[2056]_0 [47]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1071]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1072]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1072] ),
        .I1(\skid_buffer_reg[2056]_0 [48]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1072]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1073]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1073] ),
        .I1(\skid_buffer_reg[2056]_0 [49]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1073]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1074]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1074] ),
        .I1(\skid_buffer_reg[2056]_0 [50]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1074]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1075]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1075] ),
        .I1(\skid_buffer_reg[2056]_0 [51]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1075]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1076]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1076] ),
        .I1(\skid_buffer_reg[2056]_0 [52]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1076]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1077]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1077] ),
        .I1(\skid_buffer_reg[2056]_0 [53]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1077]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1078]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1078] ),
        .I1(\skid_buffer_reg[2056]_0 [54]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1078]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1079]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1079] ),
        .I1(\skid_buffer_reg[2056]_0 [55]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1079]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1080]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1080] ),
        .I1(\skid_buffer_reg[2056]_0 [56]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1080]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1081]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1081] ),
        .I1(\skid_buffer_reg[2056]_0 [57]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1081]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1082]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1082] ),
        .I1(\skid_buffer_reg[2056]_0 [58]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1082]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1083]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1083] ),
        .I1(\skid_buffer_reg[2056]_0 [59]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1083]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1084]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1084] ),
        .I1(\skid_buffer_reg[2056]_0 [60]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1084]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1085]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1085] ),
        .I1(\skid_buffer_reg[2056]_0 [61]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1085]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1086]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1086] ),
        .I1(\skid_buffer_reg[2056]_0 [62]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1086]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1087]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1087] ),
        .I1(\skid_buffer_reg[2056]_0 [63]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1087]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB8B)) 
    \m_vector_i[1088]_i_1 
       (.I0(mr_axi_wready),
        .I1(mr_axi_wvalid),
        .I2(p_0_in),
        .I3(\state_reg[s_ready_i]_0 ),
        .O(m_vector_i));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1088]_i_2 
       (.I0(\skid_buffer_reg_n_0_[1088] ),
        .I1(\skid_buffer_reg[2056]_0 [64]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1088]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[2049]_i_1 
       (.I0(\skid_buffer_reg_n_0_[2049] ),
        .I1(\skid_buffer_reg[2056]_0 [65]),
        .I2(skid2vector_q),
        .O(\m_vector_i[2049]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[2050]_i_1 
       (.I0(\skid_buffer_reg_n_0_[2050] ),
        .I1(\skid_buffer_reg[2056]_0 [66]),
        .I2(skid2vector_q),
        .O(\m_vector_i[2050]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[2051]_i_1 
       (.I0(\skid_buffer_reg_n_0_[2051] ),
        .I1(\skid_buffer_reg[2056]_0 [67]),
        .I2(skid2vector_q),
        .O(\m_vector_i[2051]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[2052]_i_1 
       (.I0(\skid_buffer_reg_n_0_[2052] ),
        .I1(\skid_buffer_reg[2056]_0 [68]),
        .I2(skid2vector_q),
        .O(\m_vector_i[2052]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[2053]_i_1 
       (.I0(\skid_buffer_reg_n_0_[2053] ),
        .I1(\skid_buffer_reg[2056]_0 [69]),
        .I2(skid2vector_q),
        .O(\m_vector_i[2053]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[2054]_i_1 
       (.I0(\skid_buffer_reg_n_0_[2054] ),
        .I1(\skid_buffer_reg[2056]_0 [70]),
        .I2(skid2vector_q),
        .O(\m_vector_i[2054]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[2055]_i_1 
       (.I0(\skid_buffer_reg_n_0_[2055] ),
        .I1(\skid_buffer_reg[2056]_0 [71]),
        .I2(skid2vector_q),
        .O(\m_vector_i[2055]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[2056]_i_1 
       (.I0(\skid_buffer_reg_n_0_[2056] ),
        .I1(\skid_buffer_reg[2056]_0 [72]),
        .I2(skid2vector_q),
        .O(\m_vector_i[2056]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1024] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1024]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1025] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1025]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1026] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1026]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1027] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1027]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1028] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1028]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1029] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1029]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1030] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1030]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1031] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1031]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1032] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1032]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1033] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1033]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1034] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1034]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1035] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1035]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1036] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1036]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1037] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1037]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1038] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1038]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1039] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1039]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1040] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1040]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1041] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1041]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1042] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1042]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1043] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1043]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1044] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1044]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1045] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1045]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1046] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1046]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1047] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1047]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1048] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1048]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1049] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1049]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1050] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1050]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1051] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1051]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1052] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1052]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1053] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1053]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1054] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1054]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1055] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1055]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1056] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1056]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1057] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1057]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1058] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1058]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1059] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1059]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1060] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1060]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1061] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1061]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1062] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1062]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1063] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1063]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1064] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1064]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1065] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1065]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1066] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1066]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1067] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1067]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1068] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1068]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1069] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1069]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1070] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1070]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1071] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1071]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1072] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1072]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1073] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1073]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1074] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1074]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1075] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1075]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1076] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1076]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1077] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1077]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1078] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1078]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1079] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1079]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1080] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1080]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1081] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1081]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1082] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1082]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1083] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1083]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1084] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1084]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1085] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1085]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1086] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1086]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1087] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1087]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1088] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1088]_i_2_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[2049] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[2049]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[2050] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[2050]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[2051] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[2051]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[2052] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[2052]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[2053] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[2053]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[2054] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[2054]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[2055] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[2055]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[2056] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[2056]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [72]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h000C080C)) 
    skid2vector_q_i_1__1
       (.I0(s_axi_wvalid),
        .I1(mr_axi_wvalid),
        .I2(mr_axi_wready),
        .I3(\state_reg[s_ready_i]_0 ),
        .I4(p_0_in),
        .O(skid2vector_q0));
  FDRE #(
    .INIT(1'b0)) 
    skid2vector_q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(skid2vector_q0),
        .Q(skid2vector_q),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \skid_buffer[2056]_i_1 
       (.I0(\state_reg[s_ready_i]_0 ),
        .I1(mr_axi_wvalid),
        .O(\skid_buffer[2056]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1024] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [0]),
        .Q(\skid_buffer_reg_n_0_[1024] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1025] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [1]),
        .Q(\skid_buffer_reg_n_0_[1025] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1026] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [2]),
        .Q(\skid_buffer_reg_n_0_[1026] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1027] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [3]),
        .Q(\skid_buffer_reg_n_0_[1027] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1028] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [4]),
        .Q(\skid_buffer_reg_n_0_[1028] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1029] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [5]),
        .Q(\skid_buffer_reg_n_0_[1029] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1030] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [6]),
        .Q(\skid_buffer_reg_n_0_[1030] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1031] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [7]),
        .Q(\skid_buffer_reg_n_0_[1031] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1032] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [8]),
        .Q(\skid_buffer_reg_n_0_[1032] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1033] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [9]),
        .Q(\skid_buffer_reg_n_0_[1033] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1034] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [10]),
        .Q(\skid_buffer_reg_n_0_[1034] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1035] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [11]),
        .Q(\skid_buffer_reg_n_0_[1035] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1036] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [12]),
        .Q(\skid_buffer_reg_n_0_[1036] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1037] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [13]),
        .Q(\skid_buffer_reg_n_0_[1037] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1038] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [14]),
        .Q(\skid_buffer_reg_n_0_[1038] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1039] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [15]),
        .Q(\skid_buffer_reg_n_0_[1039] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1040] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [16]),
        .Q(\skid_buffer_reg_n_0_[1040] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1041] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [17]),
        .Q(\skid_buffer_reg_n_0_[1041] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1042] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [18]),
        .Q(\skid_buffer_reg_n_0_[1042] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1043] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [19]),
        .Q(\skid_buffer_reg_n_0_[1043] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1044] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [20]),
        .Q(\skid_buffer_reg_n_0_[1044] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1045] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [21]),
        .Q(\skid_buffer_reg_n_0_[1045] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1046] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [22]),
        .Q(\skid_buffer_reg_n_0_[1046] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1047] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [23]),
        .Q(\skid_buffer_reg_n_0_[1047] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1048] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [24]),
        .Q(\skid_buffer_reg_n_0_[1048] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1049] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [25]),
        .Q(\skid_buffer_reg_n_0_[1049] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1050] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [26]),
        .Q(\skid_buffer_reg_n_0_[1050] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1051] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [27]),
        .Q(\skid_buffer_reg_n_0_[1051] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1052] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [28]),
        .Q(\skid_buffer_reg_n_0_[1052] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1053] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [29]),
        .Q(\skid_buffer_reg_n_0_[1053] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1054] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [30]),
        .Q(\skid_buffer_reg_n_0_[1054] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1055] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [31]),
        .Q(\skid_buffer_reg_n_0_[1055] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1056] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [32]),
        .Q(\skid_buffer_reg_n_0_[1056] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1057] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [33]),
        .Q(\skid_buffer_reg_n_0_[1057] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1058] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [34]),
        .Q(\skid_buffer_reg_n_0_[1058] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1059] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [35]),
        .Q(\skid_buffer_reg_n_0_[1059] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1060] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [36]),
        .Q(\skid_buffer_reg_n_0_[1060] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1061] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [37]),
        .Q(\skid_buffer_reg_n_0_[1061] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1062] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [38]),
        .Q(\skid_buffer_reg_n_0_[1062] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1063] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [39]),
        .Q(\skid_buffer_reg_n_0_[1063] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1064] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [40]),
        .Q(\skid_buffer_reg_n_0_[1064] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1065] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [41]),
        .Q(\skid_buffer_reg_n_0_[1065] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1066] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [42]),
        .Q(\skid_buffer_reg_n_0_[1066] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1067] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [43]),
        .Q(\skid_buffer_reg_n_0_[1067] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1068] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [44]),
        .Q(\skid_buffer_reg_n_0_[1068] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1069] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [45]),
        .Q(\skid_buffer_reg_n_0_[1069] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1070] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [46]),
        .Q(\skid_buffer_reg_n_0_[1070] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1071] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [47]),
        .Q(\skid_buffer_reg_n_0_[1071] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1072] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [48]),
        .Q(\skid_buffer_reg_n_0_[1072] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1073] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [49]),
        .Q(\skid_buffer_reg_n_0_[1073] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1074] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [50]),
        .Q(\skid_buffer_reg_n_0_[1074] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1075] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [51]),
        .Q(\skid_buffer_reg_n_0_[1075] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1076] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [52]),
        .Q(\skid_buffer_reg_n_0_[1076] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1077] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [53]),
        .Q(\skid_buffer_reg_n_0_[1077] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1078] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [54]),
        .Q(\skid_buffer_reg_n_0_[1078] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1079] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [55]),
        .Q(\skid_buffer_reg_n_0_[1079] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1080] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [56]),
        .Q(\skid_buffer_reg_n_0_[1080] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1081] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [57]),
        .Q(\skid_buffer_reg_n_0_[1081] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1082] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [58]),
        .Q(\skid_buffer_reg_n_0_[1082] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1083] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [59]),
        .Q(\skid_buffer_reg_n_0_[1083] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1084] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [60]),
        .Q(\skid_buffer_reg_n_0_[1084] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1085] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [61]),
        .Q(\skid_buffer_reg_n_0_[1085] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1086] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [62]),
        .Q(\skid_buffer_reg_n_0_[1086] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1087] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [63]),
        .Q(\skid_buffer_reg_n_0_[1087] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1088] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [64]),
        .Q(\skid_buffer_reg_n_0_[1088] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2049] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [65]),
        .Q(\skid_buffer_reg_n_0_[2049] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2050] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [66]),
        .Q(\skid_buffer_reg_n_0_[2050] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2051] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [67]),
        .Q(\skid_buffer_reg_n_0_[2051] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2052] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [68]),
        .Q(\skid_buffer_reg_n_0_[2052] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2053] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [69]),
        .Q(\skid_buffer_reg_n_0_[2053] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2054] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [70]),
        .Q(\skid_buffer_reg_n_0_[2054] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2055] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [71]),
        .Q(\skid_buffer_reg_n_0_[2055] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2056] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(\skid_buffer_reg[2056]_0 [72]),
        .Q(\skid_buffer_reg_n_0_[2056] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h000CAECC)) 
    \state[m_valid_i]_i_1__1 
       (.I0(s_axi_wvalid),
        .I1(mr_axi_wvalid),
        .I2(mr_axi_wready),
        .I3(\state_reg[s_ready_i]_0 ),
        .I4(p_0_in),
        .O(\state[m_valid_i]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hFF00F7F3)) 
    \state[s_ready_i]_i_1__0 
       (.I0(s_axi_wvalid),
        .I1(mr_axi_wvalid),
        .I2(mr_axi_wready),
        .I3(\state_reg[s_ready_i]_0 ),
        .I4(p_0_in),
        .O(\state[s_ready_i]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \state[s_stall_d]_i_1__1 
       (.I0(\state_reg[s_ready_i]_0 ),
        .I1(p_0_in),
        .O(\state[s_stall_d]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[m_valid_i] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[m_valid_i]_i_1__1_n_0 ),
        .Q(mr_axi_wvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[s_ready_i] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[s_ready_i]_i_1__0_n_0 ),
        .Q(\state_reg[s_ready_i]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[s_stall_d] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[s_stall_d]_i_1__1_n_0 ),
        .Q(p_0_in),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_axi_reg_stall" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall_25
   (\state_reg[m_valid_i]_0 ,
    mr_axi_awready,
    \state_reg[s_ready_i]_0 ,
    \m_vector_i_reg[1144]_0 ,
    areset,
    aclk,
    exit_awvalid,
    s_write_cmd_vacancy,
    m_axi_awready,
    Q,
    D,
    m_awsize_i1__0);
  output \state_reg[m_valid_i]_0 ;
  output mr_axi_awready;
  output \state_reg[s_ready_i]_0 ;
  output [48:0]\m_vector_i_reg[1144]_0 ;
  input areset;
  input aclk;
  input exit_awvalid;
  input s_write_cmd_vacancy;
  input m_axi_awready;
  input [49:0]Q;
  input [1:0]D;
  input m_awsize_i1__0;

  wire [1:0]D;
  wire [49:0]Q;
  wire aclk;
  wire areset;
  wire exit_awvalid;
  wire m_awsize_i1__0;
  wire m_axi_awready;
  wire m_vector_i;
  wire \m_vector_i[1026]_i_1_n_0 ;
  wire \m_vector_i[1027]_i_1_n_0 ;
  wire \m_vector_i[1061]_i_1_n_0 ;
  wire \m_vector_i[1062]_i_1_n_0 ;
  wire \m_vector_i[1063]_i_1_n_0 ;
  wire \m_vector_i[1064]_i_1_n_0 ;
  wire \m_vector_i[1065]_i_1_n_0 ;
  wire \m_vector_i[1066]_i_1_n_0 ;
  wire \m_vector_i[1067]_i_1_n_0 ;
  wire \m_vector_i[1068]_i_1_n_0 ;
  wire \m_vector_i[1069]_i_1_n_0 ;
  wire \m_vector_i[1070]_i_1_n_0 ;
  wire \m_vector_i[1071]_i_1_n_0 ;
  wire \m_vector_i[1072]_i_1_n_0 ;
  wire \m_vector_i[1073]_i_1_n_0 ;
  wire \m_vector_i[1074]_i_1_n_0 ;
  wire \m_vector_i[1075]_i_1_n_0 ;
  wire \m_vector_i[1076]_i_1_n_0 ;
  wire \m_vector_i[1077]_i_1_n_0 ;
  wire \m_vector_i[1078]_i_1_n_0 ;
  wire \m_vector_i[1079]_i_1_n_0 ;
  wire \m_vector_i[1080]_i_1_n_0 ;
  wire \m_vector_i[1081]_i_1_n_0 ;
  wire \m_vector_i[1082]_i_1_n_0 ;
  wire \m_vector_i[1083]_i_1_n_0 ;
  wire \m_vector_i[1084]_i_1_n_0 ;
  wire \m_vector_i[1085]_i_1_n_0 ;
  wire \m_vector_i[1086]_i_1_n_0 ;
  wire \m_vector_i[1087]_i_1_n_0 ;
  wire \m_vector_i[1088]_i_1_n_0 ;
  wire \m_vector_i[1089]_i_1_n_0 ;
  wire \m_vector_i[1090]_i_1_n_0 ;
  wire \m_vector_i[1091]_i_1_n_0 ;
  wire \m_vector_i[1092]_i_2_n_0 ;
  wire \m_vector_i[1125]_i_1_n_0 ;
  wire \m_vector_i[1126]_i_1_n_0 ;
  wire \m_vector_i[1127]_i_1_n_0 ;
  wire \m_vector_i[1128]_i_1_n_0 ;
  wire \m_vector_i[1134]_i_1_n_0 ;
  wire \m_vector_i[1135]_i_1_n_0 ;
  wire \m_vector_i[1136]_i_1_n_0 ;
  wire \m_vector_i[1137]_i_1_n_0 ;
  wire \m_vector_i[1138]_i_1_n_0 ;
  wire \m_vector_i[1139]_i_1_n_0 ;
  wire \m_vector_i[1140]_i_1_n_0 ;
  wire \m_vector_i[1141]_i_1_n_0 ;
  wire \m_vector_i[1142]_i_1_n_0 ;
  wire \m_vector_i[1143]_i_1_n_0 ;
  wire \m_vector_i[1144]_i_1_n_0 ;
  wire [48:0]\m_vector_i_reg[1144]_0 ;
  wire mr_axi_awready;
  wire [0:0]p_0_in;
  wire s_write_cmd_vacancy;
  wire skid2vector_q;
  wire skid2vector_q0;
  wire \skid_buffer[1144]_i_1__0_n_0 ;
  wire \skid_buffer_reg_n_0_[1026] ;
  wire \skid_buffer_reg_n_0_[1027] ;
  wire \skid_buffer_reg_n_0_[1061] ;
  wire \skid_buffer_reg_n_0_[1062] ;
  wire \skid_buffer_reg_n_0_[1063] ;
  wire \skid_buffer_reg_n_0_[1064] ;
  wire \skid_buffer_reg_n_0_[1065] ;
  wire \skid_buffer_reg_n_0_[1066] ;
  wire \skid_buffer_reg_n_0_[1067] ;
  wire \skid_buffer_reg_n_0_[1068] ;
  wire \skid_buffer_reg_n_0_[1069] ;
  wire \skid_buffer_reg_n_0_[1070] ;
  wire \skid_buffer_reg_n_0_[1071] ;
  wire \skid_buffer_reg_n_0_[1072] ;
  wire \skid_buffer_reg_n_0_[1073] ;
  wire \skid_buffer_reg_n_0_[1074] ;
  wire \skid_buffer_reg_n_0_[1075] ;
  wire \skid_buffer_reg_n_0_[1076] ;
  wire \skid_buffer_reg_n_0_[1077] ;
  wire \skid_buffer_reg_n_0_[1078] ;
  wire \skid_buffer_reg_n_0_[1079] ;
  wire \skid_buffer_reg_n_0_[1080] ;
  wire \skid_buffer_reg_n_0_[1081] ;
  wire \skid_buffer_reg_n_0_[1082] ;
  wire \skid_buffer_reg_n_0_[1083] ;
  wire \skid_buffer_reg_n_0_[1084] ;
  wire \skid_buffer_reg_n_0_[1085] ;
  wire \skid_buffer_reg_n_0_[1086] ;
  wire \skid_buffer_reg_n_0_[1087] ;
  wire \skid_buffer_reg_n_0_[1088] ;
  wire \skid_buffer_reg_n_0_[1089] ;
  wire \skid_buffer_reg_n_0_[1090] ;
  wire \skid_buffer_reg_n_0_[1091] ;
  wire \skid_buffer_reg_n_0_[1092] ;
  wire \skid_buffer_reg_n_0_[1125] ;
  wire \skid_buffer_reg_n_0_[1126] ;
  wire \skid_buffer_reg_n_0_[1127] ;
  wire \skid_buffer_reg_n_0_[1128] ;
  wire \skid_buffer_reg_n_0_[1134] ;
  wire \skid_buffer_reg_n_0_[1135] ;
  wire \skid_buffer_reg_n_0_[1136] ;
  wire \skid_buffer_reg_n_0_[1137] ;
  wire \skid_buffer_reg_n_0_[1138] ;
  wire \skid_buffer_reg_n_0_[1139] ;
  wire \skid_buffer_reg_n_0_[1140] ;
  wire \skid_buffer_reg_n_0_[1141] ;
  wire \skid_buffer_reg_n_0_[1142] ;
  wire \skid_buffer_reg_n_0_[1143] ;
  wire \skid_buffer_reg_n_0_[1144] ;
  wire \state[m_valid_i]_i_1__2_n_0 ;
  wire \state[s_ready_i]_i_1__2_n_0 ;
  wire \state[s_stall_d]_i_1__2_n_0 ;
  wire \state_reg[m_valid_i]_0 ;
  wire \state_reg[s_ready_i]_0 ;

  LUT2 #(
    .INIT(4'h7)) 
    \gen_pipelined.state[2]_i_2__0 
       (.I0(mr_axi_awready),
        .I1(exit_awvalid),
        .O(\state_reg[s_ready_i]_0 ));
  LUT5 #(
    .INIT(32'hAAAAFFFC)) 
    \m_vector_i[1026]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1026] ),
        .I1(m_awsize_i1__0),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1026]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFFFC)) 
    \m_vector_i[1027]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1027] ),
        .I1(m_awsize_i1__0),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1027]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1061]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1061] ),
        .I1(Q[3]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1061]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1062]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1062] ),
        .I1(Q[4]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1062]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1063]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1063] ),
        .I1(Q[5]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1063]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1064]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1064] ),
        .I1(Q[6]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1064]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1065]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1065] ),
        .I1(Q[7]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1065]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1066]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1066] ),
        .I1(Q[8]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1066]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1067]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1067] ),
        .I1(Q[9]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1067]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1068]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1068] ),
        .I1(Q[10]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1068]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1069]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1069] ),
        .I1(Q[11]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1069]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1070]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1070] ),
        .I1(Q[12]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1070]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1071]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1071] ),
        .I1(Q[13]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1071]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1072]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1072] ),
        .I1(Q[14]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1072]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1073]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1073] ),
        .I1(Q[15]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1073]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1074]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1074] ),
        .I1(Q[16]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1074]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1075]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1075] ),
        .I1(Q[17]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1075]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1076]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1076] ),
        .I1(Q[18]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1076]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1077]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1077] ),
        .I1(Q[19]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1077]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1078]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1078] ),
        .I1(Q[20]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1078]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1079]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1079] ),
        .I1(Q[21]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1079]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1080]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1080] ),
        .I1(Q[22]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1080]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1081]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1081] ),
        .I1(Q[23]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1081]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1082]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1082] ),
        .I1(Q[24]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1082]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1083]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1083] ),
        .I1(Q[25]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1083]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1084]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1084] ),
        .I1(Q[26]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1084]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1085]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1085] ),
        .I1(Q[27]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1085]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1086]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1086] ),
        .I1(Q[28]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1086]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1087]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1087] ),
        .I1(Q[29]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1087]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1088]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1088] ),
        .I1(Q[30]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1088]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1089]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1089] ),
        .I1(Q[31]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1089]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1090]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1090] ),
        .I1(Q[32]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1090]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1091]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1091] ),
        .I1(Q[33]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1091]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB8B)) 
    \m_vector_i[1092]_i_1 
       (.I0(m_axi_awready),
        .I1(\state_reg[m_valid_i]_0 ),
        .I2(p_0_in),
        .I3(mr_axi_awready),
        .O(m_vector_i));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1092]_i_2 
       (.I0(\skid_buffer_reg_n_0_[1092] ),
        .I1(Q[34]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1092]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1125]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1125] ),
        .I1(Q[35]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1125]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1126]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1126] ),
        .I1(Q[36]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1126]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1127]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1127] ),
        .I1(Q[37]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1127]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1128]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1128] ),
        .I1(Q[38]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1128]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1134]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1134] ),
        .I1(Q[39]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1134]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1135]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1135] ),
        .I1(Q[40]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1135]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1136]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1136] ),
        .I1(Q[41]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1136]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1137]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1137] ),
        .I1(Q[42]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1137]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1138]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1138] ),
        .I1(Q[43]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1138]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1139]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1139] ),
        .I1(Q[44]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1139]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1140]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1140] ),
        .I1(Q[45]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1140]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1141]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1141] ),
        .I1(Q[46]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1141]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1142]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1142] ),
        .I1(Q[47]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1142]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1143]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1143] ),
        .I1(Q[48]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1143]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1144]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1144] ),
        .I1(Q[49]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1144]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1026] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1026]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1027] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1027]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1061] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1061]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1062] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1062]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1063] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1063]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1064] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1064]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1065] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1065]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1066] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1066]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1067] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1067]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1068] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1068]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1069] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1069]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1070] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1070]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1071] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1071]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1072] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1072]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1073] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1073]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1074] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1074]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1075] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1075]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1076] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1076]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1077] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1077]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1078] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1078]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1079] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1079]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1080] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1080]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1081] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1081]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1082] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1082]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1083] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1083]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1084] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1084]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1085] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1085]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1086] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1086]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1087] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1087]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1088] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1088]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1089] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1089]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1090] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1090]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1091] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1091]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1092] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1092]_i_2_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1125] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1125]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1126] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1126]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1127] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1127]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1128] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1128]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1134] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1134]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1135] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1135]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1136] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1136]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1137] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1137]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1138] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1138]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1139] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1139]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1140] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1140]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1141] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1141]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1142] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1142]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1143] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1143]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1144] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1144]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [48]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000F0008000F0)) 
    skid2vector_q_i_1
       (.I0(exit_awvalid),
        .I1(s_write_cmd_vacancy),
        .I2(\state_reg[m_valid_i]_0 ),
        .I3(m_axi_awready),
        .I4(mr_axi_awready),
        .I5(p_0_in),
        .O(skid2vector_q0));
  FDRE #(
    .INIT(1'b0)) 
    skid2vector_q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(skid2vector_q0),
        .Q(skid2vector_q),
        .R(areset));
  LUT2 #(
    .INIT(4'hB)) 
    \skid_buffer[1144]_i_1__0 
       (.I0(mr_axi_awready),
        .I1(\state_reg[m_valid_i]_0 ),
        .O(\skid_buffer[1144]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1026] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(D[0]),
        .Q(\skid_buffer_reg_n_0_[1026] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1027] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(D[1]),
        .Q(\skid_buffer_reg_n_0_[1027] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1061] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[3]),
        .Q(\skid_buffer_reg_n_0_[1061] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1062] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[4]),
        .Q(\skid_buffer_reg_n_0_[1062] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1063] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[5]),
        .Q(\skid_buffer_reg_n_0_[1063] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1064] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[6]),
        .Q(\skid_buffer_reg_n_0_[1064] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1065] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[7]),
        .Q(\skid_buffer_reg_n_0_[1065] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1066] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[8]),
        .Q(\skid_buffer_reg_n_0_[1066] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1067] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[9]),
        .Q(\skid_buffer_reg_n_0_[1067] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1068] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[10]),
        .Q(\skid_buffer_reg_n_0_[1068] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1069] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[11]),
        .Q(\skid_buffer_reg_n_0_[1069] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1070] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[12]),
        .Q(\skid_buffer_reg_n_0_[1070] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1071] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[13]),
        .Q(\skid_buffer_reg_n_0_[1071] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1072] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[14]),
        .Q(\skid_buffer_reg_n_0_[1072] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1073] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[15]),
        .Q(\skid_buffer_reg_n_0_[1073] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1074] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[16]),
        .Q(\skid_buffer_reg_n_0_[1074] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1075] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[17]),
        .Q(\skid_buffer_reg_n_0_[1075] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1076] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[18]),
        .Q(\skid_buffer_reg_n_0_[1076] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1077] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[19]),
        .Q(\skid_buffer_reg_n_0_[1077] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1078] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[20]),
        .Q(\skid_buffer_reg_n_0_[1078] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1079] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[21]),
        .Q(\skid_buffer_reg_n_0_[1079] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1080] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[22]),
        .Q(\skid_buffer_reg_n_0_[1080] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1081] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[23]),
        .Q(\skid_buffer_reg_n_0_[1081] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1082] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[24]),
        .Q(\skid_buffer_reg_n_0_[1082] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1083] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[25]),
        .Q(\skid_buffer_reg_n_0_[1083] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1084] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[26]),
        .Q(\skid_buffer_reg_n_0_[1084] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1085] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[27]),
        .Q(\skid_buffer_reg_n_0_[1085] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1086] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[28]),
        .Q(\skid_buffer_reg_n_0_[1086] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1087] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[29]),
        .Q(\skid_buffer_reg_n_0_[1087] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1088] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[30]),
        .Q(\skid_buffer_reg_n_0_[1088] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1089] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[31]),
        .Q(\skid_buffer_reg_n_0_[1089] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1090] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[32]),
        .Q(\skid_buffer_reg_n_0_[1090] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1091] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[33]),
        .Q(\skid_buffer_reg_n_0_[1091] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1092] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[34]),
        .Q(\skid_buffer_reg_n_0_[1092] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1125] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[35]),
        .Q(\skid_buffer_reg_n_0_[1125] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1126] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[36]),
        .Q(\skid_buffer_reg_n_0_[1126] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1127] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[37]),
        .Q(\skid_buffer_reg_n_0_[1127] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1128] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[38]),
        .Q(\skid_buffer_reg_n_0_[1128] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1134] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[39]),
        .Q(\skid_buffer_reg_n_0_[1134] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1135] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[40]),
        .Q(\skid_buffer_reg_n_0_[1135] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1136] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[41]),
        .Q(\skid_buffer_reg_n_0_[1136] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1137] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[42]),
        .Q(\skid_buffer_reg_n_0_[1137] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1138] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[43]),
        .Q(\skid_buffer_reg_n_0_[1138] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1139] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[44]),
        .Q(\skid_buffer_reg_n_0_[1139] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1140] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[45]),
        .Q(\skid_buffer_reg_n_0_[1140] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1141] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[46]),
        .Q(\skid_buffer_reg_n_0_[1141] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1142] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[47]),
        .Q(\skid_buffer_reg_n_0_[1142] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1143] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[48]),
        .Q(\skid_buffer_reg_n_0_[1143] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1144] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1__0_n_0 ),
        .D(Q[49]),
        .Q(\skid_buffer_reg_n_0_[1144] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000F088F8F0F0)) 
    \state[m_valid_i]_i_1__2 
       (.I0(exit_awvalid),
        .I1(s_write_cmd_vacancy),
        .I2(\state_reg[m_valid_i]_0 ),
        .I3(m_axi_awready),
        .I4(mr_axi_awready),
        .I5(p_0_in),
        .O(\state[m_valid_i]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FF7FFF0F)) 
    \state[s_ready_i]_i_1__2 
       (.I0(exit_awvalid),
        .I1(s_write_cmd_vacancy),
        .I2(\state_reg[m_valid_i]_0 ),
        .I3(m_axi_awready),
        .I4(mr_axi_awready),
        .I5(p_0_in),
        .O(\state[s_ready_i]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \state[s_stall_d]_i_1__2 
       (.I0(mr_axi_awready),
        .I1(p_0_in),
        .O(\state[s_stall_d]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[m_valid_i] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[m_valid_i]_i_1__2_n_0 ),
        .Q(\state_reg[m_valid_i]_0 ),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[s_ready_i] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[s_ready_i]_i_1__2_n_0 ),
        .Q(mr_axi_awready),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[s_stall_d] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[s_stall_d]_i_1__2_n_0 ),
        .Q(p_0_in),
        .R(areset));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_axi_reg_stall" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall_26
   (mr_axi_bvalid,
    \state_reg[s_ready_i]_0 ,
    s_axi_bvalid,
    \state_reg[m_valid_i]_0 ,
    mr_bvector,
    areset,
    aclk,
    \gen_wsplitter.b_suppress ,
    m_axi_bvalid,
    s_axi_bready,
    m_axi_bresp);
  output mr_axi_bvalid;
  output \state_reg[s_ready_i]_0 ;
  output s_axi_bvalid;
  output \state_reg[m_valid_i]_0 ;
  output [1:0]mr_bvector;
  input areset;
  input aclk;
  input \gen_wsplitter.b_suppress ;
  input m_axi_bvalid;
  input s_axi_bready;
  input [1:0]m_axi_bresp;

  wire aclk;
  wire areset;
  wire \gen_wsplitter.b_suppress ;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_vector_i;
  wire \m_vector_i[1056]_i_1_n_0 ;
  wire \m_vector_i[1057]_i_1_n_0 ;
  wire mr_axi_bvalid;
  wire [1:0]mr_bvector;
  wire [0:0]p_0_in;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire skid2vector_q;
  wire skid2vector_q0;
  wire \skid_buffer[1056]_i_1_n_0 ;
  wire \skid_buffer[1057]_i_1_n_0 ;
  wire \skid_buffer_reg_n_0_[1056] ;
  wire \skid_buffer_reg_n_0_[1057] ;
  wire \state[m_valid_i]_i_1__0_n_0 ;
  wire \state[s_ready_i]_i_1__0_n_0 ;
  wire \state[s_stall_d]_i_1__0_n_0 ;
  wire \state_reg[m_valid_i]_0 ;
  wire \state_reg[s_ready_i]_0 ;

  LUT3 #(
    .INIT(8'hA2)) 
    \gen_pipelined.state[2]_i_2__1 
       (.I0(mr_axi_bvalid),
        .I1(s_axi_bready),
        .I2(\gen_wsplitter.b_suppress ),
        .O(\state_reg[m_valid_i]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \m_vector_i[1056]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1056] ),
        .I1(m_axi_bresp[0]),
        .I2(skid2vector_q),
        .I3(m_vector_i),
        .I4(mr_bvector[0]),
        .O(\m_vector_i[1056]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \m_vector_i[1057]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1057] ),
        .I1(m_axi_bresp[1]),
        .I2(skid2vector_q),
        .I3(m_vector_i),
        .I4(mr_bvector[1]),
        .O(\m_vector_i[1057]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBFB0BF)) 
    \m_vector_i[1057]_i_2 
       (.I0(\gen_wsplitter.b_suppress ),
        .I1(s_axi_bready),
        .I2(mr_axi_bvalid),
        .I3(p_0_in),
        .I4(\state_reg[s_ready_i]_0 ),
        .O(m_vector_i));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1056] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_vector_i[1056]_i_1_n_0 ),
        .Q(mr_bvector[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1057] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_vector_i[1057]_i_1_n_0 ),
        .Q(mr_bvector[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_bvalid_INST_0
       (.I0(mr_axi_bvalid),
        .I1(\gen_wsplitter.b_suppress ),
        .O(s_axi_bvalid));
  LUT6 #(
    .INIT(64'h00000C0008000C00)) 
    skid2vector_q_i_1__1
       (.I0(m_axi_bvalid),
        .I1(mr_axi_bvalid),
        .I2(\gen_wsplitter.b_suppress ),
        .I3(s_axi_bready),
        .I4(\state_reg[s_ready_i]_0 ),
        .I5(p_0_in),
        .O(skid2vector_q0));
  FDRE #(
    .INIT(1'b0)) 
    skid2vector_q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(skid2vector_q0),
        .Q(skid2vector_q),
        .R(areset));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \skid_buffer[1056]_i_1 
       (.I0(m_axi_bresp[0]),
        .I1(\state_reg[s_ready_i]_0 ),
        .I2(mr_axi_bvalid),
        .I3(\skid_buffer_reg_n_0_[1056] ),
        .O(\skid_buffer[1056]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \skid_buffer[1057]_i_1 
       (.I0(m_axi_bresp[1]),
        .I1(\state_reg[s_ready_i]_0 ),
        .I2(mr_axi_bvalid),
        .I3(\skid_buffer_reg_n_0_[1057] ),
        .O(\skid_buffer[1057]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1056] 
       (.C(aclk),
        .CE(1'b1),
        .D(\skid_buffer[1056]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[1056] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1057] 
       (.C(aclk),
        .CE(1'b1),
        .D(\skid_buffer[1057]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[1057] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000C00AEAACCCC)) 
    \state[m_valid_i]_i_1__0 
       (.I0(m_axi_bvalid),
        .I1(mr_axi_bvalid),
        .I2(\gen_wsplitter.b_suppress ),
        .I3(s_axi_bready),
        .I4(\state_reg[s_ready_i]_0 ),
        .I5(p_0_in),
        .O(\state[m_valid_i]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000F7FFF3FF)) 
    \state[s_ready_i]_i_1__0 
       (.I0(m_axi_bvalid),
        .I1(mr_axi_bvalid),
        .I2(\gen_wsplitter.b_suppress ),
        .I3(s_axi_bready),
        .I4(\state_reg[s_ready_i]_0 ),
        .I5(p_0_in),
        .O(\state[s_ready_i]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \state[s_stall_d]_i_1__0 
       (.I0(\state_reg[s_ready_i]_0 ),
        .I1(p_0_in),
        .O(\state[s_stall_d]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[m_valid_i] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[m_valid_i]_i_1__0_n_0 ),
        .Q(mr_axi_bvalid),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[s_ready_i] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[s_ready_i]_i_1__0_n_0 ),
        .Q(\state_reg[s_ready_i]_0 ),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[s_stall_d] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[s_stall_d]_i_1__0_n_0 ),
        .Q(p_0_in),
        .R(areset));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_axi_reg_stall" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall_27
   (\state_reg[m_valid_i]_0 ,
    mr_axi_wready,
    s_axi_wready,
    \m_vector_i_reg[2056]_0 ,
    areset,
    aclk,
    \gen_wsplitter.wsplit_valid ,
    s_axi_wvalid,
    m_axi_wready,
    D,
    \m_vector_i_reg[1024]_0 ,
    \m_vector_i_reg[1024]_1 ,
    Q);
  output \state_reg[m_valid_i]_0 ;
  output mr_axi_wready;
  output s_axi_wready;
  output [72:0]\m_vector_i_reg[2056]_0 ;
  input areset;
  input aclk;
  input \gen_wsplitter.wsplit_valid ;
  input s_axi_wvalid;
  input m_axi_wready;
  input [72:0]D;
  input \m_vector_i_reg[1024]_0 ;
  input \m_vector_i_reg[1024]_1 ;
  input [0:0]Q;

  wire [72:0]D;
  wire [0:0]Q;
  wire aclk;
  wire areset;
  wire \gen_wsplitter.wsplit_valid ;
  wire m_axi_wready;
  wire m_vector_i;
  wire \m_vector_i[1024]_i_1_n_0 ;
  wire \m_vector_i[1025]_i_1_n_0 ;
  wire \m_vector_i[1026]_i_1_n_0 ;
  wire \m_vector_i[1027]_i_1_n_0 ;
  wire \m_vector_i[1028]_i_1_n_0 ;
  wire \m_vector_i[1029]_i_1_n_0 ;
  wire \m_vector_i[1030]_i_1_n_0 ;
  wire \m_vector_i[1031]_i_1_n_0 ;
  wire \m_vector_i[1032]_i_1_n_0 ;
  wire \m_vector_i[1033]_i_1_n_0 ;
  wire \m_vector_i[1034]_i_1_n_0 ;
  wire \m_vector_i[1035]_i_1_n_0 ;
  wire \m_vector_i[1036]_i_1_n_0 ;
  wire \m_vector_i[1037]_i_1_n_0 ;
  wire \m_vector_i[1038]_i_1_n_0 ;
  wire \m_vector_i[1039]_i_1_n_0 ;
  wire \m_vector_i[1040]_i_1_n_0 ;
  wire \m_vector_i[1041]_i_1_n_0 ;
  wire \m_vector_i[1042]_i_1_n_0 ;
  wire \m_vector_i[1043]_i_1_n_0 ;
  wire \m_vector_i[1044]_i_1_n_0 ;
  wire \m_vector_i[1045]_i_1_n_0 ;
  wire \m_vector_i[1046]_i_1_n_0 ;
  wire \m_vector_i[1047]_i_1_n_0 ;
  wire \m_vector_i[1048]_i_1_n_0 ;
  wire \m_vector_i[1049]_i_1_n_0 ;
  wire \m_vector_i[1050]_i_1_n_0 ;
  wire \m_vector_i[1051]_i_1_n_0 ;
  wire \m_vector_i[1052]_i_1_n_0 ;
  wire \m_vector_i[1053]_i_1_n_0 ;
  wire \m_vector_i[1054]_i_1_n_0 ;
  wire \m_vector_i[1055]_i_1_n_0 ;
  wire \m_vector_i[1056]_i_1_n_0 ;
  wire \m_vector_i[1057]_i_1_n_0 ;
  wire \m_vector_i[1058]_i_1_n_0 ;
  wire \m_vector_i[1059]_i_1_n_0 ;
  wire \m_vector_i[1060]_i_1_n_0 ;
  wire \m_vector_i[1061]_i_1_n_0 ;
  wire \m_vector_i[1062]_i_1_n_0 ;
  wire \m_vector_i[1063]_i_1_n_0 ;
  wire \m_vector_i[1064]_i_1_n_0 ;
  wire \m_vector_i[1065]_i_1_n_0 ;
  wire \m_vector_i[1066]_i_1_n_0 ;
  wire \m_vector_i[1067]_i_1_n_0 ;
  wire \m_vector_i[1068]_i_1_n_0 ;
  wire \m_vector_i[1069]_i_1_n_0 ;
  wire \m_vector_i[1070]_i_1_n_0 ;
  wire \m_vector_i[1071]_i_1_n_0 ;
  wire \m_vector_i[1072]_i_1_n_0 ;
  wire \m_vector_i[1073]_i_1_n_0 ;
  wire \m_vector_i[1074]_i_1_n_0 ;
  wire \m_vector_i[1075]_i_1_n_0 ;
  wire \m_vector_i[1076]_i_1_n_0 ;
  wire \m_vector_i[1077]_i_1_n_0 ;
  wire \m_vector_i[1078]_i_1_n_0 ;
  wire \m_vector_i[1079]_i_1_n_0 ;
  wire \m_vector_i[1080]_i_1_n_0 ;
  wire \m_vector_i[1081]_i_1_n_0 ;
  wire \m_vector_i[1082]_i_1_n_0 ;
  wire \m_vector_i[1083]_i_1_n_0 ;
  wire \m_vector_i[1084]_i_1_n_0 ;
  wire \m_vector_i[1085]_i_1_n_0 ;
  wire \m_vector_i[1086]_i_1_n_0 ;
  wire \m_vector_i[1087]_i_1_n_0 ;
  wire \m_vector_i[1088]_i_2_n_0 ;
  wire \m_vector_i[2049]_i_1_n_0 ;
  wire \m_vector_i[2050]_i_1_n_0 ;
  wire \m_vector_i[2051]_i_1_n_0 ;
  wire \m_vector_i[2052]_i_1_n_0 ;
  wire \m_vector_i[2053]_i_1_n_0 ;
  wire \m_vector_i[2054]_i_1_n_0 ;
  wire \m_vector_i[2055]_i_1_n_0 ;
  wire \m_vector_i[2056]_i_1_n_0 ;
  wire \m_vector_i_reg[1024]_0 ;
  wire \m_vector_i_reg[1024]_1 ;
  wire [72:0]\m_vector_i_reg[2056]_0 ;
  wire mr_axi_wready;
  wire [0:0]p_0_in;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire skid2vector_q;
  wire skid2vector_q0;
  wire \skid_buffer[2056]_i_1_n_0 ;
  wire \skid_buffer_reg_n_0_[1024] ;
  wire \skid_buffer_reg_n_0_[1025] ;
  wire \skid_buffer_reg_n_0_[1026] ;
  wire \skid_buffer_reg_n_0_[1027] ;
  wire \skid_buffer_reg_n_0_[1028] ;
  wire \skid_buffer_reg_n_0_[1029] ;
  wire \skid_buffer_reg_n_0_[1030] ;
  wire \skid_buffer_reg_n_0_[1031] ;
  wire \skid_buffer_reg_n_0_[1032] ;
  wire \skid_buffer_reg_n_0_[1033] ;
  wire \skid_buffer_reg_n_0_[1034] ;
  wire \skid_buffer_reg_n_0_[1035] ;
  wire \skid_buffer_reg_n_0_[1036] ;
  wire \skid_buffer_reg_n_0_[1037] ;
  wire \skid_buffer_reg_n_0_[1038] ;
  wire \skid_buffer_reg_n_0_[1039] ;
  wire \skid_buffer_reg_n_0_[1040] ;
  wire \skid_buffer_reg_n_0_[1041] ;
  wire \skid_buffer_reg_n_0_[1042] ;
  wire \skid_buffer_reg_n_0_[1043] ;
  wire \skid_buffer_reg_n_0_[1044] ;
  wire \skid_buffer_reg_n_0_[1045] ;
  wire \skid_buffer_reg_n_0_[1046] ;
  wire \skid_buffer_reg_n_0_[1047] ;
  wire \skid_buffer_reg_n_0_[1048] ;
  wire \skid_buffer_reg_n_0_[1049] ;
  wire \skid_buffer_reg_n_0_[1050] ;
  wire \skid_buffer_reg_n_0_[1051] ;
  wire \skid_buffer_reg_n_0_[1052] ;
  wire \skid_buffer_reg_n_0_[1053] ;
  wire \skid_buffer_reg_n_0_[1054] ;
  wire \skid_buffer_reg_n_0_[1055] ;
  wire \skid_buffer_reg_n_0_[1056] ;
  wire \skid_buffer_reg_n_0_[1057] ;
  wire \skid_buffer_reg_n_0_[1058] ;
  wire \skid_buffer_reg_n_0_[1059] ;
  wire \skid_buffer_reg_n_0_[1060] ;
  wire \skid_buffer_reg_n_0_[1061] ;
  wire \skid_buffer_reg_n_0_[1062] ;
  wire \skid_buffer_reg_n_0_[1063] ;
  wire \skid_buffer_reg_n_0_[1064] ;
  wire \skid_buffer_reg_n_0_[1065] ;
  wire \skid_buffer_reg_n_0_[1066] ;
  wire \skid_buffer_reg_n_0_[1067] ;
  wire \skid_buffer_reg_n_0_[1068] ;
  wire \skid_buffer_reg_n_0_[1069] ;
  wire \skid_buffer_reg_n_0_[1070] ;
  wire \skid_buffer_reg_n_0_[1071] ;
  wire \skid_buffer_reg_n_0_[1072] ;
  wire \skid_buffer_reg_n_0_[1073] ;
  wire \skid_buffer_reg_n_0_[1074] ;
  wire \skid_buffer_reg_n_0_[1075] ;
  wire \skid_buffer_reg_n_0_[1076] ;
  wire \skid_buffer_reg_n_0_[1077] ;
  wire \skid_buffer_reg_n_0_[1078] ;
  wire \skid_buffer_reg_n_0_[1079] ;
  wire \skid_buffer_reg_n_0_[1080] ;
  wire \skid_buffer_reg_n_0_[1081] ;
  wire \skid_buffer_reg_n_0_[1082] ;
  wire \skid_buffer_reg_n_0_[1083] ;
  wire \skid_buffer_reg_n_0_[1084] ;
  wire \skid_buffer_reg_n_0_[1085] ;
  wire \skid_buffer_reg_n_0_[1086] ;
  wire \skid_buffer_reg_n_0_[1087] ;
  wire \skid_buffer_reg_n_0_[1088] ;
  wire \skid_buffer_reg_n_0_[2049] ;
  wire \skid_buffer_reg_n_0_[2050] ;
  wire \skid_buffer_reg_n_0_[2051] ;
  wire \skid_buffer_reg_n_0_[2052] ;
  wire \skid_buffer_reg_n_0_[2053] ;
  wire \skid_buffer_reg_n_0_[2054] ;
  wire \skid_buffer_reg_n_0_[2055] ;
  wire \skid_buffer_reg_n_0_[2056] ;
  wire \state[m_valid_i]_i_1__1_n_0 ;
  wire \state[s_ready_i]_i_1__1_n_0 ;
  wire \state[s_stall_d]_i_1__1_n_0 ;
  wire \state_reg[m_valid_i]_0 ;

  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1024]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1024] ),
        .I1(\m_vector_i_reg[1024]_0 ),
        .I2(\m_vector_i_reg[1024]_1 ),
        .I3(Q),
        .I4(skid2vector_q),
        .O(\m_vector_i[1024]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1025]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1025] ),
        .I1(D[1]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1025]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1026]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1026] ),
        .I1(D[2]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1026]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1027]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1027] ),
        .I1(D[3]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1027]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1028]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1028] ),
        .I1(D[4]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1028]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1029]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1029] ),
        .I1(D[5]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1029]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1030]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1030] ),
        .I1(D[6]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1030]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1031]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1031] ),
        .I1(D[7]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1031]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1032]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1032] ),
        .I1(D[8]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1032]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1033]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1033] ),
        .I1(D[9]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1033]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1034]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1034] ),
        .I1(D[10]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1034]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1035]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1035] ),
        .I1(D[11]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1035]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1036]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1036] ),
        .I1(D[12]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1036]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1037]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1037] ),
        .I1(D[13]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1037]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1038]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1038] ),
        .I1(D[14]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1038]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1039]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1039] ),
        .I1(D[15]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1039]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1040]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1040] ),
        .I1(D[16]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1040]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1041]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1041] ),
        .I1(D[17]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1041]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1042]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1042] ),
        .I1(D[18]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1042]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1043]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1043] ),
        .I1(D[19]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1043]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1044]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1044] ),
        .I1(D[20]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1044]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1045]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1045] ),
        .I1(D[21]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1045]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1046]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1046] ),
        .I1(D[22]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1046]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1047]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1047] ),
        .I1(D[23]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1047]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1048]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1048] ),
        .I1(D[24]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1048]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1049]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1049] ),
        .I1(D[25]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1049]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1050]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1050] ),
        .I1(D[26]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1050]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1051]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1051] ),
        .I1(D[27]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1051]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1052]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1052] ),
        .I1(D[28]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1052]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1053]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1053] ),
        .I1(D[29]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1053]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1054]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1054] ),
        .I1(D[30]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1054]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1055]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1055] ),
        .I1(D[31]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1055]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1056]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1056] ),
        .I1(D[32]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1056]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1057]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1057] ),
        .I1(D[33]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1057]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1058]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1058] ),
        .I1(D[34]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1058]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1059]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1059] ),
        .I1(D[35]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1059]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1060]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1060] ),
        .I1(D[36]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1060]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1061]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1061] ),
        .I1(D[37]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1061]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1062]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1062] ),
        .I1(D[38]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1062]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1063]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1063] ),
        .I1(D[39]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1063]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1064]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1064] ),
        .I1(D[40]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1064]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1065]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1065] ),
        .I1(D[41]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1065]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1066]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1066] ),
        .I1(D[42]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1066]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1067]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1067] ),
        .I1(D[43]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1067]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1068]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1068] ),
        .I1(D[44]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1068]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1069]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1069] ),
        .I1(D[45]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1069]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1070]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1070] ),
        .I1(D[46]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1070]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1071]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1071] ),
        .I1(D[47]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1071]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1072]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1072] ),
        .I1(D[48]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1072]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1073]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1073] ),
        .I1(D[49]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1073]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1074]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1074] ),
        .I1(D[50]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1074]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1075]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1075] ),
        .I1(D[51]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1075]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1076]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1076] ),
        .I1(D[52]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1076]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1077]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1077] ),
        .I1(D[53]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1077]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1078]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1078] ),
        .I1(D[54]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1078]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1079]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1079] ),
        .I1(D[55]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1079]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1080]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1080] ),
        .I1(D[56]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1080]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1081]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1081] ),
        .I1(D[57]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1081]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1082]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1082] ),
        .I1(D[58]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1082]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1083]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1083] ),
        .I1(D[59]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1083]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1084]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1084] ),
        .I1(D[60]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1084]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1085]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1085] ),
        .I1(D[61]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1085]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1086]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1086] ),
        .I1(D[62]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1086]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1087]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1087] ),
        .I1(D[63]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1087]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB8B)) 
    \m_vector_i[1088]_i_1 
       (.I0(m_axi_wready),
        .I1(\state_reg[m_valid_i]_0 ),
        .I2(p_0_in),
        .I3(mr_axi_wready),
        .O(m_vector_i));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[1088]_i_2 
       (.I0(\skid_buffer_reg_n_0_[1088] ),
        .I1(D[64]),
        .I2(skid2vector_q),
        .O(\m_vector_i[1088]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[2049]_i_1 
       (.I0(\skid_buffer_reg_n_0_[2049] ),
        .I1(D[65]),
        .I2(skid2vector_q),
        .O(\m_vector_i[2049]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[2050]_i_1 
       (.I0(\skid_buffer_reg_n_0_[2050] ),
        .I1(D[66]),
        .I2(skid2vector_q),
        .O(\m_vector_i[2050]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[2051]_i_1 
       (.I0(\skid_buffer_reg_n_0_[2051] ),
        .I1(D[67]),
        .I2(skid2vector_q),
        .O(\m_vector_i[2051]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[2052]_i_1 
       (.I0(\skid_buffer_reg_n_0_[2052] ),
        .I1(D[68]),
        .I2(skid2vector_q),
        .O(\m_vector_i[2052]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[2053]_i_1 
       (.I0(\skid_buffer_reg_n_0_[2053] ),
        .I1(D[69]),
        .I2(skid2vector_q),
        .O(\m_vector_i[2053]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[2054]_i_1 
       (.I0(\skid_buffer_reg_n_0_[2054] ),
        .I1(D[70]),
        .I2(skid2vector_q),
        .O(\m_vector_i[2054]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[2055]_i_1 
       (.I0(\skid_buffer_reg_n_0_[2055] ),
        .I1(D[71]),
        .I2(skid2vector_q),
        .O(\m_vector_i[2055]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_vector_i[2056]_i_1 
       (.I0(\skid_buffer_reg_n_0_[2056] ),
        .I1(D[72]),
        .I2(skid2vector_q),
        .O(\m_vector_i[2056]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1024] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1024]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1025] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1025]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1026] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1026]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1027] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1027]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1028] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1028]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1029] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1029]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1030] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1030]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1031] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1031]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1032] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1032]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1033] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1033]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1034] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1034]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1035] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1035]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1036] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1036]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1037] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1037]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1038] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1038]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1039] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1039]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1040] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1040]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1041] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1041]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1042] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1042]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1043] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1043]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1044] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1044]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1045] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1045]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1046] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1046]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1047] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1047]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1048] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1048]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1049] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1049]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1050] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1050]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1051] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1051]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1052] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1052]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1053] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1053]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1054] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1054]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1055] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1055]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1056] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1056]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1057] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1057]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1058] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1058]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1059] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1059]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1060] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1060]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1061] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1061]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1062] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1062]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1063] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1063]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1064] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1064]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1065] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1065]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1066] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1066]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1067] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1067]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1068] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1068]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1069] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1069]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1070] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1070]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1071] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1071]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1072] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1072]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1073] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1073]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1074] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1074]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1075] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1075]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1076] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1076]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1077] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1077]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1078] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1078]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1079] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1079]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1080] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1080]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1081] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1081]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1082] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1082]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1083] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1083]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1084] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1084]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1085] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1085]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1086] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1086]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1087] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1087]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1088] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1088]_i_2_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[2049] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[2049]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[2050] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[2050]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[2051] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[2051]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[2052] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[2052]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[2053] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[2053]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[2054] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[2054]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[2055] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[2055]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[2056] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[2056]_i_1_n_0 ),
        .Q(\m_vector_i_reg[2056]_0 [72]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    s_axi_wready_INST_0
       (.I0(mr_axi_wready),
        .I1(\gen_wsplitter.wsplit_valid ),
        .O(s_axi_wready));
  LUT6 #(
    .INIT(64'h000000F0004000F0)) 
    skid2vector_q_i_1__0
       (.I0(s_axi_wvalid),
        .I1(\gen_wsplitter.wsplit_valid ),
        .I2(\state_reg[m_valid_i]_0 ),
        .I3(m_axi_wready),
        .I4(mr_axi_wready),
        .I5(p_0_in),
        .O(skid2vector_q0));
  FDRE #(
    .INIT(1'b0)) 
    skid2vector_q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(skid2vector_q0),
        .Q(skid2vector_q),
        .R(areset));
  LUT2 #(
    .INIT(4'hB)) 
    \skid_buffer[2056]_i_1 
       (.I0(mr_axi_wready),
        .I1(\state_reg[m_valid_i]_0 ),
        .O(\skid_buffer[2056]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1024] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[0]),
        .Q(\skid_buffer_reg_n_0_[1024] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1025] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[1]),
        .Q(\skid_buffer_reg_n_0_[1025] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1026] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[2]),
        .Q(\skid_buffer_reg_n_0_[1026] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1027] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[3]),
        .Q(\skid_buffer_reg_n_0_[1027] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1028] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[4]),
        .Q(\skid_buffer_reg_n_0_[1028] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1029] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[5]),
        .Q(\skid_buffer_reg_n_0_[1029] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1030] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[6]),
        .Q(\skid_buffer_reg_n_0_[1030] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1031] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[7]),
        .Q(\skid_buffer_reg_n_0_[1031] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1032] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[8]),
        .Q(\skid_buffer_reg_n_0_[1032] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1033] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[9]),
        .Q(\skid_buffer_reg_n_0_[1033] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1034] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[10]),
        .Q(\skid_buffer_reg_n_0_[1034] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1035] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[11]),
        .Q(\skid_buffer_reg_n_0_[1035] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1036] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[12]),
        .Q(\skid_buffer_reg_n_0_[1036] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1037] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[13]),
        .Q(\skid_buffer_reg_n_0_[1037] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1038] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[14]),
        .Q(\skid_buffer_reg_n_0_[1038] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1039] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[15]),
        .Q(\skid_buffer_reg_n_0_[1039] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1040] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[16]),
        .Q(\skid_buffer_reg_n_0_[1040] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1041] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[17]),
        .Q(\skid_buffer_reg_n_0_[1041] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1042] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[18]),
        .Q(\skid_buffer_reg_n_0_[1042] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1043] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[19]),
        .Q(\skid_buffer_reg_n_0_[1043] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1044] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[20]),
        .Q(\skid_buffer_reg_n_0_[1044] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1045] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[21]),
        .Q(\skid_buffer_reg_n_0_[1045] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1046] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[22]),
        .Q(\skid_buffer_reg_n_0_[1046] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1047] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[23]),
        .Q(\skid_buffer_reg_n_0_[1047] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1048] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[24]),
        .Q(\skid_buffer_reg_n_0_[1048] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1049] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[25]),
        .Q(\skid_buffer_reg_n_0_[1049] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1050] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[26]),
        .Q(\skid_buffer_reg_n_0_[1050] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1051] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[27]),
        .Q(\skid_buffer_reg_n_0_[1051] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1052] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[28]),
        .Q(\skid_buffer_reg_n_0_[1052] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1053] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[29]),
        .Q(\skid_buffer_reg_n_0_[1053] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1054] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[30]),
        .Q(\skid_buffer_reg_n_0_[1054] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1055] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[31]),
        .Q(\skid_buffer_reg_n_0_[1055] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1056] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[32]),
        .Q(\skid_buffer_reg_n_0_[1056] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1057] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[33]),
        .Q(\skid_buffer_reg_n_0_[1057] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1058] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[34]),
        .Q(\skid_buffer_reg_n_0_[1058] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1059] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[35]),
        .Q(\skid_buffer_reg_n_0_[1059] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1060] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[36]),
        .Q(\skid_buffer_reg_n_0_[1060] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1061] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[37]),
        .Q(\skid_buffer_reg_n_0_[1061] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1062] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[38]),
        .Q(\skid_buffer_reg_n_0_[1062] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1063] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[39]),
        .Q(\skid_buffer_reg_n_0_[1063] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1064] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[40]),
        .Q(\skid_buffer_reg_n_0_[1064] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1065] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[41]),
        .Q(\skid_buffer_reg_n_0_[1065] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1066] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[42]),
        .Q(\skid_buffer_reg_n_0_[1066] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1067] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[43]),
        .Q(\skid_buffer_reg_n_0_[1067] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1068] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[44]),
        .Q(\skid_buffer_reg_n_0_[1068] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1069] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[45]),
        .Q(\skid_buffer_reg_n_0_[1069] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1070] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[46]),
        .Q(\skid_buffer_reg_n_0_[1070] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1071] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[47]),
        .Q(\skid_buffer_reg_n_0_[1071] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1072] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[48]),
        .Q(\skid_buffer_reg_n_0_[1072] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1073] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[49]),
        .Q(\skid_buffer_reg_n_0_[1073] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1074] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[50]),
        .Q(\skid_buffer_reg_n_0_[1074] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1075] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[51]),
        .Q(\skid_buffer_reg_n_0_[1075] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1076] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[52]),
        .Q(\skid_buffer_reg_n_0_[1076] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1077] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[53]),
        .Q(\skid_buffer_reg_n_0_[1077] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1078] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[54]),
        .Q(\skid_buffer_reg_n_0_[1078] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1079] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[55]),
        .Q(\skid_buffer_reg_n_0_[1079] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1080] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[56]),
        .Q(\skid_buffer_reg_n_0_[1080] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1081] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[57]),
        .Q(\skid_buffer_reg_n_0_[1081] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1082] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[58]),
        .Q(\skid_buffer_reg_n_0_[1082] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1083] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[59]),
        .Q(\skid_buffer_reg_n_0_[1083] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1084] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[60]),
        .Q(\skid_buffer_reg_n_0_[1084] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1085] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[61]),
        .Q(\skid_buffer_reg_n_0_[1085] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1086] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[62]),
        .Q(\skid_buffer_reg_n_0_[1086] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1087] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[63]),
        .Q(\skid_buffer_reg_n_0_[1087] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1088] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[64]),
        .Q(\skid_buffer_reg_n_0_[1088] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2049] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[65]),
        .Q(\skid_buffer_reg_n_0_[2049] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2050] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[66]),
        .Q(\skid_buffer_reg_n_0_[2050] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2051] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[67]),
        .Q(\skid_buffer_reg_n_0_[2051] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2052] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[68]),
        .Q(\skid_buffer_reg_n_0_[2052] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2053] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[69]),
        .Q(\skid_buffer_reg_n_0_[2053] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2054] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[70]),
        .Q(\skid_buffer_reg_n_0_[2054] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2055] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[71]),
        .Q(\skid_buffer_reg_n_0_[2055] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2056] 
       (.C(aclk),
        .CE(\skid_buffer[2056]_i_1_n_0 ),
        .D(D[72]),
        .Q(\skid_buffer_reg_n_0_[2056] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000F044F4F0F0)) 
    \state[m_valid_i]_i_1__1 
       (.I0(s_axi_wvalid),
        .I1(\gen_wsplitter.wsplit_valid ),
        .I2(\state_reg[m_valid_i]_0 ),
        .I3(m_axi_wready),
        .I4(mr_axi_wready),
        .I5(p_0_in),
        .O(\state[m_valid_i]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFBFFF0F)) 
    \state[s_ready_i]_i_1__1 
       (.I0(s_axi_wvalid),
        .I1(\gen_wsplitter.wsplit_valid ),
        .I2(\state_reg[m_valid_i]_0 ),
        .I3(m_axi_wready),
        .I4(mr_axi_wready),
        .I5(p_0_in),
        .O(\state[s_ready_i]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \state[s_stall_d]_i_1__1 
       (.I0(mr_axi_wready),
        .I1(p_0_in),
        .O(\state[s_stall_d]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[m_valid_i] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[m_valid_i]_i_1__1_n_0 ),
        .Q(\state_reg[m_valid_i]_0 ),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[s_ready_i] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[s_ready_i]_i_1__1_n_0 ),
        .Q(mr_axi_wready),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[s_stall_d] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[s_stall_d]_i_1__1_n_0 ),
        .Q(p_0_in),
        .R(areset));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_axi_reg_stall" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall_28
   (\state_reg[m_valid_i]_0 ,
    E,
    \gen_wsplitter.awsplit_thread ,
    D,
    \state_reg[s_ready_i]_0 ,
    \gen_wsplitter.awtrans_cntr ,
    \gen_rd_b.doutb_reg_reg[4] ,
    \gen_rd_b.doutb_reg_reg[8] ,
    \gen_wsplitter.awtrans_cntr_reg[5] ,
    \gen_wsplitter.awsplit_vacancy_reg ,
    s_axi_awready,
    \gen_wsplitter.w_acceptance_reg[1] ,
    \m_vector_i_reg[1144]_0 ,
    \m_vector_i_reg[137]_0 ,
    m_awsize_i1__0,
    areset,
    aclk,
    \gen_wsplitter.awsplit_vacancy_reg_0 ,
    Q,
    \gen_wsplitter.awsplit_vacancy_reg_1 ,
    \gen_wsplitter.aw_split_state_reg ,
    s_axi_awvalid,
    \skid_buffer_reg[138]_0 ,
    \gen_wsplitter.aw_split_state_reg_0 ,
    \gen_wsplitter.aw_split_state_reg_1 ,
    s_axi_awlen,
    s_axi_awaddr,
    \skid_buffer_reg[1128]_0 ,
    s_axi_awuser,
    \m_vector_i_reg[1126]_0 ,
    \m_vector_i_reg[1144]_1 ,
    s_axi_awcache,
    \m_vector_i_reg[1140]_0 ,
    s_axi_awqos,
    \m_vector_i_reg[1136]_0 ,
    s_axi_awprot,
    \gen_wsplitter.awsplit_addr_reg ,
    \m_vector_i_reg[1030]_0 ,
    s_axi_awid,
    mr_axi_awready,
    s_write_cmd_vacancy);
  output \state_reg[m_valid_i]_0 ;
  output [0:0]E;
  output \gen_wsplitter.awsplit_thread ;
  output [3:0]D;
  output \state_reg[s_ready_i]_0 ;
  output \gen_wsplitter.awtrans_cntr ;
  output [3:0]\gen_rd_b.doutb_reg_reg[4] ;
  output \gen_rd_b.doutb_reg_reg[8] ;
  output \gen_wsplitter.awtrans_cntr_reg[5] ;
  output \gen_wsplitter.awsplit_vacancy_reg ;
  output s_axi_awready;
  output \gen_wsplitter.w_acceptance_reg[1] ;
  output [51:0]\m_vector_i_reg[1144]_0 ;
  output [1:0]\m_vector_i_reg[137]_0 ;
  output m_awsize_i1__0;
  input areset;
  input aclk;
  input \gen_wsplitter.awsplit_vacancy_reg_0 ;
  input [4:0]Q;
  input \gen_wsplitter.awsplit_vacancy_reg_1 ;
  input \gen_wsplitter.aw_split_state_reg ;
  input s_axi_awvalid;
  input \skid_buffer_reg[138]_0 ;
  input \gen_wsplitter.aw_split_state_reg_0 ;
  input \gen_wsplitter.aw_split_state_reg_1 ;
  input [7:0]s_axi_awlen;
  input [31:0]s_axi_awaddr;
  input [3:0]\skid_buffer_reg[1128]_0 ;
  input [10:0]s_axi_awuser;
  input [7:0]\m_vector_i_reg[1126]_0 ;
  input [3:0]\m_vector_i_reg[1144]_1 ;
  input [3:0]s_axi_awcache;
  input [3:0]\m_vector_i_reg[1140]_0 ;
  input [3:0]s_axi_awqos;
  input [2:0]\m_vector_i_reg[1136]_0 ;
  input [2:0]s_axi_awprot;
  input [24:0]\gen_wsplitter.awsplit_addr_reg ;
  input [1:0]\m_vector_i_reg[1030]_0 ;
  input [1:0]s_axi_awid;
  input mr_axi_awready;
  input s_write_cmd_vacancy;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire aclk;
  wire areset;
  wire [3:0]\gen_rd_b.doutb_reg_reg[4] ;
  wire \gen_rd_b.doutb_reg_reg[8] ;
  wire \gen_wsplitter.aw_split_state_reg ;
  wire \gen_wsplitter.aw_split_state_reg_0 ;
  wire \gen_wsplitter.aw_split_state_reg_1 ;
  wire [24:0]\gen_wsplitter.awsplit_addr_reg ;
  wire \gen_wsplitter.awsplit_thread ;
  wire \gen_wsplitter.awsplit_vacancy_reg ;
  wire \gen_wsplitter.awsplit_vacancy_reg_0 ;
  wire \gen_wsplitter.awsplit_vacancy_reg_1 ;
  wire \gen_wsplitter.awtrans_cntr ;
  wire \gen_wsplitter.awtrans_cntr_reg[5] ;
  wire \gen_wsplitter.w_acceptance_reg[1] ;
  wire [146:139]m_awcmd;
  wire m_awsize_i1__0;
  wire m_vector_i;
  wire \m_vector_i[1027]_i_3_n_0 ;
  wire \m_vector_i[1027]_i_4_n_0 ;
  wire \m_vector_i[1029]_i_1_n_0 ;
  wire \m_vector_i[1030]_i_1_n_0 ;
  wire \m_vector_i[1061]_i_1_n_0 ;
  wire \m_vector_i[1062]_i_1_n_0 ;
  wire \m_vector_i[1063]_i_1_n_0 ;
  wire \m_vector_i[1064]_i_1_n_0 ;
  wire \m_vector_i[1065]_i_1_n_0 ;
  wire \m_vector_i[1066]_i_1_n_0 ;
  wire \m_vector_i[1067]_i_1_n_0 ;
  wire \m_vector_i[1068]_i_1_n_0 ;
  wire \m_vector_i[1069]_i_1_n_0 ;
  wire \m_vector_i[1070]_i_1_n_0 ;
  wire \m_vector_i[1071]_i_1_n_0 ;
  wire \m_vector_i[1072]_i_1_n_0 ;
  wire \m_vector_i[1073]_i_1_n_0 ;
  wire \m_vector_i[1074]_i_1_n_0 ;
  wire \m_vector_i[1075]_i_1_n_0 ;
  wire \m_vector_i[1076]_i_1_n_0 ;
  wire \m_vector_i[1077]_i_1_n_0 ;
  wire \m_vector_i[1078]_i_1_n_0 ;
  wire \m_vector_i[1079]_i_1_n_0 ;
  wire \m_vector_i[1080]_i_1_n_0 ;
  wire \m_vector_i[1081]_i_1_n_0 ;
  wire \m_vector_i[1082]_i_1_n_0 ;
  wire \m_vector_i[1083]_i_1_n_0 ;
  wire \m_vector_i[1084]_i_1_n_0 ;
  wire \m_vector_i[1085]_i_1_n_0 ;
  wire \m_vector_i[1086]_i_1_n_0 ;
  wire \m_vector_i[1087]_i_1_n_0 ;
  wire \m_vector_i[1088]_i_1_n_0 ;
  wire \m_vector_i[1089]_i_1_n_0 ;
  wire \m_vector_i[1090]_i_1_n_0 ;
  wire \m_vector_i[1091]_i_1_n_0 ;
  wire \m_vector_i[1092]_i_1_n_0 ;
  wire \m_vector_i[1125]_i_1_n_0 ;
  wire \m_vector_i[1125]_i_2_n_0 ;
  wire \m_vector_i[1125]_i_3_n_0 ;
  wire \m_vector_i[1126]_i_1_n_0 ;
  wire \m_vector_i[1126]_i_2_n_0 ;
  wire \m_vector_i[1126]_i_3_n_0 ;
  wire \m_vector_i[1127]_i_1_n_0 ;
  wire \m_vector_i[1127]_i_2_n_0 ;
  wire \m_vector_i[1127]_i_3_n_0 ;
  wire \m_vector_i[1128]_i_1_n_0 ;
  wire \m_vector_i[1128]_i_2_n_0 ;
  wire \m_vector_i[1128]_i_3_n_0 ;
  wire \m_vector_i[1128]_i_4_n_0 ;
  wire \m_vector_i[1134]_i_1_n_0 ;
  wire \m_vector_i[1135]_i_1_n_0 ;
  wire \m_vector_i[1136]_i_1_n_0 ;
  wire \m_vector_i[1137]_i_1_n_0 ;
  wire \m_vector_i[1138]_i_1_n_0 ;
  wire \m_vector_i[1139]_i_1_n_0 ;
  wire \m_vector_i[1140]_i_1_n_0 ;
  wire \m_vector_i[1141]_i_1_n_0 ;
  wire \m_vector_i[1142]_i_1_n_0 ;
  wire \m_vector_i[1143]_i_1_n_0 ;
  wire \m_vector_i[1144]_i_2_n_0 ;
  wire \m_vector_i[136]_i_1_n_0 ;
  wire \m_vector_i[137]_i_1_n_0 ;
  wire \m_vector_i[138]_i_1_n_0 ;
  wire \m_vector_i[139]_i_1_n_0 ;
  wire \m_vector_i[140]_i_1_n_0 ;
  wire \m_vector_i[141]_i_1_n_0 ;
  wire \m_vector_i[142]_i_1_n_0 ;
  wire \m_vector_i[143]_i_1_n_0 ;
  wire \m_vector_i[144]_i_1_n_0 ;
  wire \m_vector_i[145]_i_1_n_0 ;
  wire \m_vector_i[146]_i_1_n_0 ;
  wire [1:0]\m_vector_i_reg[1030]_0 ;
  wire [7:0]\m_vector_i_reg[1126]_0 ;
  wire [2:0]\m_vector_i_reg[1136]_0 ;
  wire [3:0]\m_vector_i_reg[1140]_0 ;
  wire [51:0]\m_vector_i_reg[1144]_0 ;
  wire [3:0]\m_vector_i_reg[1144]_1 ;
  wire [1:0]\m_vector_i_reg[137]_0 ;
  wire mr_axi_awready;
  wire [0:0]p_0_in;
  wire p_35_in;
  wire [1144:136]s_awcmd;
  wire [31:0]s_axi_awaddr;
  wire [3:0]s_axi_awcache;
  wire [1:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire [10:0]s_axi_awuser;
  wire s_axi_awvalid;
  wire s_write_cmd_vacancy;
  wire skid2vector_q;
  wire skid2vector_q0;
  wire \skid_buffer[1128]_i_3_n_0 ;
  wire \skid_buffer[1144]_i_1_n_0 ;
  wire \skid_buffer[146]_i_1_n_0 ;
  wire [3:0]\skid_buffer_reg[1128]_0 ;
  wire \skid_buffer_reg[138]_0 ;
  wire \skid_buffer_reg_n_0_[1029] ;
  wire \skid_buffer_reg_n_0_[1030] ;
  wire \skid_buffer_reg_n_0_[1061] ;
  wire \skid_buffer_reg_n_0_[1062] ;
  wire \skid_buffer_reg_n_0_[1063] ;
  wire \skid_buffer_reg_n_0_[1064] ;
  wire \skid_buffer_reg_n_0_[1065] ;
  wire \skid_buffer_reg_n_0_[1066] ;
  wire \skid_buffer_reg_n_0_[1067] ;
  wire \skid_buffer_reg_n_0_[1068] ;
  wire \skid_buffer_reg_n_0_[1069] ;
  wire \skid_buffer_reg_n_0_[1070] ;
  wire \skid_buffer_reg_n_0_[1071] ;
  wire \skid_buffer_reg_n_0_[1072] ;
  wire \skid_buffer_reg_n_0_[1073] ;
  wire \skid_buffer_reg_n_0_[1074] ;
  wire \skid_buffer_reg_n_0_[1075] ;
  wire \skid_buffer_reg_n_0_[1076] ;
  wire \skid_buffer_reg_n_0_[1077] ;
  wire \skid_buffer_reg_n_0_[1078] ;
  wire \skid_buffer_reg_n_0_[1079] ;
  wire \skid_buffer_reg_n_0_[1080] ;
  wire \skid_buffer_reg_n_0_[1081] ;
  wire \skid_buffer_reg_n_0_[1082] ;
  wire \skid_buffer_reg_n_0_[1083] ;
  wire \skid_buffer_reg_n_0_[1084] ;
  wire \skid_buffer_reg_n_0_[1085] ;
  wire \skid_buffer_reg_n_0_[1086] ;
  wire \skid_buffer_reg_n_0_[1087] ;
  wire \skid_buffer_reg_n_0_[1088] ;
  wire \skid_buffer_reg_n_0_[1089] ;
  wire \skid_buffer_reg_n_0_[1090] ;
  wire \skid_buffer_reg_n_0_[1091] ;
  wire \skid_buffer_reg_n_0_[1092] ;
  wire \skid_buffer_reg_n_0_[1125] ;
  wire \skid_buffer_reg_n_0_[1126] ;
  wire \skid_buffer_reg_n_0_[1127] ;
  wire \skid_buffer_reg_n_0_[1128] ;
  wire \skid_buffer_reg_n_0_[1134] ;
  wire \skid_buffer_reg_n_0_[1135] ;
  wire \skid_buffer_reg_n_0_[1136] ;
  wire \skid_buffer_reg_n_0_[1137] ;
  wire \skid_buffer_reg_n_0_[1138] ;
  wire \skid_buffer_reg_n_0_[1139] ;
  wire \skid_buffer_reg_n_0_[1140] ;
  wire \skid_buffer_reg_n_0_[1141] ;
  wire \skid_buffer_reg_n_0_[1142] ;
  wire \skid_buffer_reg_n_0_[1143] ;
  wire \skid_buffer_reg_n_0_[1144] ;
  wire \skid_buffer_reg_n_0_[136] ;
  wire \skid_buffer_reg_n_0_[137] ;
  wire \skid_buffer_reg_n_0_[138] ;
  wire \skid_buffer_reg_n_0_[139] ;
  wire \skid_buffer_reg_n_0_[140] ;
  wire \skid_buffer_reg_n_0_[141] ;
  wire \skid_buffer_reg_n_0_[142] ;
  wire \skid_buffer_reg_n_0_[143] ;
  wire \skid_buffer_reg_n_0_[144] ;
  wire \skid_buffer_reg_n_0_[145] ;
  wire \skid_buffer_reg_n_0_[146] ;
  wire sr_axi_awready;
  wire \state[m_valid_i]_i_1_n_0 ;
  wire \state[s_ready_i]_i_1_n_0 ;
  wire \state[s_stall_d]_i_1_n_0 ;
  wire \state_reg[m_valid_i]_0 ;
  wire \state_reg[s_ready_i]_0 ;

  LUT5 #(
    .INIT(32'h00008808)) 
    \fifoaddr[2]_i_2 
       (.I0(sr_axi_awready),
        .I1(\gen_wsplitter.aw_split_state_reg ),
        .I2(s_axi_awvalid),
        .I3(\skid_buffer_reg[138]_0 ),
        .I4(\gen_wsplitter.awsplit_vacancy_reg_1 ),
        .O(\state_reg[s_ready_i]_0 ));
  LUT6 #(
    .INIT(64'h1FFF1000FFFF1000)) 
    \gen_wsplitter.aw_split_state_i_1 
       (.I0(s_axi_awvalid),
        .I1(\gen_wsplitter.aw_split_state_reg_0 ),
        .I2(\gen_wsplitter.aw_split_state_reg ),
        .I3(sr_axi_awready),
        .I4(\skid_buffer_reg[138]_0 ),
        .I5(\gen_wsplitter.aw_split_state_reg_1 ),
        .O(\gen_wsplitter.awsplit_vacancy_reg ));
  LUT4 #(
    .INIT(16'hB000)) 
    \gen_wsplitter.awsplit_push_d_i_1 
       (.I0(\skid_buffer_reg[138]_0 ),
        .I1(s_axi_awvalid),
        .I2(\gen_wsplitter.aw_split_state_reg ),
        .I3(sr_axi_awready),
        .O(\gen_wsplitter.awsplit_thread ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFDFDFFFD)) 
    \gen_wsplitter.awsplit_vacancy_i_1 
       (.I0(\gen_wsplitter.awsplit_vacancy_reg_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_wsplitter.awsplit_thread ),
        .I5(\gen_wsplitter.awsplit_vacancy_reg_1 ),
        .O(\gen_wsplitter.w_acceptance_reg[1] ));
  LUT6 #(
    .INIT(64'h10001000F0001000)) 
    \gen_wsplitter.awtrans_cntr[7]_i_1 
       (.I0(s_axi_awvalid),
        .I1(\gen_wsplitter.aw_split_state_reg_0 ),
        .I2(\gen_wsplitter.aw_split_state_reg ),
        .I3(sr_axi_awready),
        .I4(\skid_buffer_reg[138]_0 ),
        .I5(\gen_wsplitter.aw_split_state_reg_1 ),
        .O(\gen_wsplitter.awtrans_cntr ));
  LUT6 #(
    .INIT(64'hFF0000FF00FFFE00)) 
    \gen_wsplitter.w_acceptance[1]_i_1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\state_reg[s_ready_i]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAAA99986666AAAA)) 
    \gen_wsplitter.w_acceptance[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\state_reg[s_ready_i]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hA5AAAAAAAAAAAA4A)) 
    \gen_wsplitter.w_acceptance[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\state_reg[s_ready_i]_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0000FFFFFFFD0000)) 
    \gen_wsplitter.w_acceptance[4]_i_1 
       (.I0(\gen_wsplitter.awsplit_vacancy_reg_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\gen_wsplitter.awsplit_thread ),
        .I5(\gen_wsplitter.awsplit_vacancy_reg_1 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFF7FFEFF00800000)) 
    \gen_wsplitter.w_acceptance[4]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\state_reg[s_ready_i]_0 ),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \m_vector_i[1027]_i_2 
       (.I0(\m_vector_i_reg[1144]_0 [39]),
        .I1(\m_vector_i_reg[1144]_0 [40]),
        .I2(\m_vector_i_reg[1144]_0 [37]),
        .I3(\m_vector_i_reg[1144]_0 [38]),
        .I4(\m_vector_i[1027]_i_3_n_0 ),
        .I5(\m_vector_i[1027]_i_4_n_0 ),
        .O(m_awsize_i1__0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m_vector_i[1027]_i_3 
       (.I0(m_awcmd[144]),
        .I1(m_awcmd[143]),
        .I2(m_awcmd[146]),
        .I3(m_awcmd[145]),
        .O(\m_vector_i[1027]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m_vector_i[1027]_i_4 
       (.I0(m_awcmd[140]),
        .I1(m_awcmd[139]),
        .I2(m_awcmd[142]),
        .I3(m_awcmd[141]),
        .O(\m_vector_i[1027]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1029]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1029] ),
        .I1(\m_vector_i_reg[1030]_0 [0]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awid[0]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1029]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1030]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1030] ),
        .I1(\m_vector_i_reg[1030]_0 [1]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awid[1]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1030]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \m_vector_i[1061]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1061] ),
        .I1(s_axi_awaddr[0]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(skid2vector_q),
        .O(\m_vector_i[1061]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \m_vector_i[1062]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1062] ),
        .I1(s_axi_awaddr[1]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(skid2vector_q),
        .O(\m_vector_i[1062]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \m_vector_i[1063]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1063] ),
        .I1(s_axi_awaddr[2]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(skid2vector_q),
        .O(\m_vector_i[1063]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \m_vector_i[1064]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1064] ),
        .I1(s_axi_awaddr[3]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(skid2vector_q),
        .O(\m_vector_i[1064]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \m_vector_i[1065]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1065] ),
        .I1(s_axi_awaddr[4]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(skid2vector_q),
        .O(\m_vector_i[1065]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \m_vector_i[1066]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1066] ),
        .I1(s_axi_awaddr[5]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(skid2vector_q),
        .O(\m_vector_i[1066]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \m_vector_i[1067]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1067] ),
        .I1(s_axi_awaddr[6]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(skid2vector_q),
        .O(\m_vector_i[1067]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1068]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1068] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [0]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[7]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1068]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1069]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1069] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [1]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[8]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1069]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1070]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1070] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [2]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[9]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1070]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1071]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1071] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [3]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[10]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1071]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1072]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1072] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [4]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[11]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1072]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1073]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1073] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [5]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[12]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1073]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1074]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1074] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [6]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[13]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1074]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1075]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1075] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [7]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[14]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1075]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1076]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1076] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [8]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[15]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1076]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1077]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1077] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [9]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[16]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1077]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1078]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1078] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [10]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[17]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1078]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1079]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1079] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [11]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[18]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1079]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1080]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1080] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [12]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[19]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1080]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1081]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1081] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [13]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[20]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1081]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1082]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1082] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [14]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[21]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1082]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1083]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1083] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [15]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[22]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1083]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1084]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1084] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [16]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[23]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1084]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1085]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1085] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [17]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[24]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1085]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1086]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1086] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [18]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[25]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1086]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1087]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1087] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [19]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[26]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1087]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1088]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1088] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [20]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[27]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1088]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1089]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1089] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [21]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[28]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1089]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1090]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1090] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [22]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[29]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1090]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1091]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1091] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [23]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[30]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1091]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1092]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1092] ),
        .I1(\gen_wsplitter.awsplit_addr_reg [24]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awaddr[31]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1092]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFF30)) 
    \m_vector_i[1125]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1125] ),
        .I1(\m_vector_i[1128]_i_2_n_0 ),
        .I2(s_axi_awlen[0]),
        .I3(\m_vector_i[1125]_i_2_n_0 ),
        .I4(skid2vector_q),
        .O(\m_vector_i[1125]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00FE00)) 
    \m_vector_i[1125]_i_2 
       (.I0(\m_vector_i_reg[1126]_0 [7]),
        .I1(\gen_wsplitter.awtrans_cntr_reg[5] ),
        .I2(\m_vector_i_reg[1126]_0 [6]),
        .I3(\skid_buffer_reg[138]_0 ),
        .I4(\skid_buffer_reg[1128]_0 [0]),
        .I5(\m_vector_i[1125]_i_3_n_0 ),
        .O(\m_vector_i[1125]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555554)) 
    \m_vector_i[1125]_i_3 
       (.I0(s_axi_awaddr[3]),
        .I1(s_axi_awlen[7]),
        .I2(s_axi_awlen[5]),
        .I3(s_axi_awlen[4]),
        .I4(s_axi_awlen[6]),
        .I5(\skid_buffer_reg[138]_0 ),
        .O(\m_vector_i[1125]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFF30)) 
    \m_vector_i[1126]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1126] ),
        .I1(\m_vector_i[1128]_i_2_n_0 ),
        .I2(s_axi_awlen[1]),
        .I3(\m_vector_i[1126]_i_2_n_0 ),
        .I4(skid2vector_q),
        .O(\m_vector_i[1126]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00FE00)) 
    \m_vector_i[1126]_i_2 
       (.I0(\m_vector_i_reg[1126]_0 [7]),
        .I1(\gen_wsplitter.awtrans_cntr_reg[5] ),
        .I2(\m_vector_i_reg[1126]_0 [6]),
        .I3(\skid_buffer_reg[138]_0 ),
        .I4(\skid_buffer_reg[1128]_0 [1]),
        .I5(\m_vector_i[1126]_i_3_n_0 ),
        .O(\m_vector_i[1126]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555554)) 
    \m_vector_i[1126]_i_3 
       (.I0(s_axi_awaddr[4]),
        .I1(s_axi_awlen[7]),
        .I2(s_axi_awlen[5]),
        .I3(s_axi_awlen[4]),
        .I4(s_axi_awlen[6]),
        .I5(\skid_buffer_reg[138]_0 ),
        .O(\m_vector_i[1126]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFF30)) 
    \m_vector_i[1127]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1127] ),
        .I1(\m_vector_i[1128]_i_2_n_0 ),
        .I2(s_axi_awlen[2]),
        .I3(\m_vector_i[1127]_i_2_n_0 ),
        .I4(skid2vector_q),
        .O(\m_vector_i[1127]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00FE00)) 
    \m_vector_i[1127]_i_2 
       (.I0(\m_vector_i_reg[1126]_0 [7]),
        .I1(\gen_wsplitter.awtrans_cntr_reg[5] ),
        .I2(\m_vector_i_reg[1126]_0 [6]),
        .I3(\skid_buffer_reg[138]_0 ),
        .I4(\skid_buffer_reg[1128]_0 [2]),
        .I5(\m_vector_i[1127]_i_3_n_0 ),
        .O(\m_vector_i[1127]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555554)) 
    \m_vector_i[1127]_i_3 
       (.I0(s_axi_awaddr[5]),
        .I1(s_axi_awlen[7]),
        .I2(s_axi_awlen[5]),
        .I3(s_axi_awlen[4]),
        .I4(s_axi_awlen[6]),
        .I5(\skid_buffer_reg[138]_0 ),
        .O(\m_vector_i[1127]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFF30)) 
    \m_vector_i[1128]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1128] ),
        .I1(\m_vector_i[1128]_i_2_n_0 ),
        .I2(s_axi_awlen[3]),
        .I3(\m_vector_i[1128]_i_3_n_0 ),
        .I4(skid2vector_q),
        .O(\m_vector_i[1128]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_vector_i[1128]_i_2 
       (.I0(\skid_buffer_reg[138]_0 ),
        .I1(s_axi_awlen[6]),
        .I2(s_axi_awlen[4]),
        .I3(s_axi_awlen[5]),
        .I4(s_axi_awlen[7]),
        .O(\m_vector_i[1128]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00FE00)) 
    \m_vector_i[1128]_i_3 
       (.I0(\m_vector_i_reg[1126]_0 [7]),
        .I1(\gen_wsplitter.awtrans_cntr_reg[5] ),
        .I2(\m_vector_i_reg[1126]_0 [6]),
        .I3(\skid_buffer_reg[138]_0 ),
        .I4(\skid_buffer_reg[1128]_0 [3]),
        .I5(\m_vector_i[1128]_i_4_n_0 ),
        .O(\m_vector_i[1128]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555554)) 
    \m_vector_i[1128]_i_4 
       (.I0(s_axi_awaddr[6]),
        .I1(s_axi_awlen[7]),
        .I2(s_axi_awlen[5]),
        .I3(s_axi_awlen[4]),
        .I4(s_axi_awlen[6]),
        .I5(\skid_buffer_reg[138]_0 ),
        .O(\m_vector_i[1128]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1134]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1134] ),
        .I1(\m_vector_i_reg[1136]_0 [0]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awprot[0]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1134]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1135]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1135] ),
        .I1(\m_vector_i_reg[1136]_0 [1]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awprot[1]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1135]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1136]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1136] ),
        .I1(\m_vector_i_reg[1136]_0 [2]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awprot[2]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1136]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1137]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1137] ),
        .I1(\m_vector_i_reg[1140]_0 [0]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awqos[0]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1137]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1138]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1138] ),
        .I1(\m_vector_i_reg[1140]_0 [1]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awqos[1]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1138]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1139]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1139] ),
        .I1(\m_vector_i_reg[1140]_0 [2]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awqos[2]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1139]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1140]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1140] ),
        .I1(\m_vector_i_reg[1140]_0 [3]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awqos[3]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1140]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1141]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1141] ),
        .I1(\m_vector_i_reg[1144]_1 [0]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awcache[0]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1141]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1142]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1142] ),
        .I1(\m_vector_i_reg[1144]_1 [1]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awcache[1]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1142]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1143]_i_1 
       (.I0(\skid_buffer_reg_n_0_[1143] ),
        .I1(\m_vector_i_reg[1144]_1 [2]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awcache[2]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1143]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F808F)) 
    \m_vector_i[1144]_i_1 
       (.I0(mr_axi_awready),
        .I1(s_write_cmd_vacancy),
        .I2(\state_reg[m_valid_i]_0 ),
        .I3(p_0_in),
        .I4(sr_axi_awready),
        .O(m_vector_i));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \m_vector_i[1144]_i_2 
       (.I0(\skid_buffer_reg_n_0_[1144] ),
        .I1(\m_vector_i_reg[1144]_1 [3]),
        .I2(\skid_buffer_reg[138]_0 ),
        .I3(s_axi_awcache[3]),
        .I4(skid2vector_q),
        .O(\m_vector_i[1144]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAAFC)) 
    \m_vector_i[136]_i_1 
       (.I0(\skid_buffer_reg_n_0_[136] ),
        .I1(s_axi_awuser[0]),
        .I2(\m_vector_i[1128]_i_2_n_0 ),
        .I3(skid2vector_q),
        .O(\m_vector_i[136]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAFC)) 
    \m_vector_i[137]_i_1 
       (.I0(\skid_buffer_reg_n_0_[137] ),
        .I1(s_axi_awuser[1]),
        .I2(\m_vector_i[1128]_i_2_n_0 ),
        .I3(skid2vector_q),
        .O(\m_vector_i[137]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \m_vector_i[138]_i_1 
       (.I0(\skid_buffer_reg_n_0_[138] ),
        .I1(s_axi_awuser[2]),
        .I2(\m_vector_i[1128]_i_2_n_0 ),
        .I3(skid2vector_q),
        .O(\m_vector_i[138]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFCC)) 
    \m_vector_i[139]_i_1 
       (.I0(\skid_buffer_reg_n_0_[139] ),
        .I1(\m_vector_i[1125]_i_2_n_0 ),
        .I2(\m_vector_i[1128]_i_2_n_0 ),
        .I3(s_axi_awuser[3]),
        .I4(skid2vector_q),
        .O(\m_vector_i[139]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFCC)) 
    \m_vector_i[140]_i_1 
       (.I0(\skid_buffer_reg_n_0_[140] ),
        .I1(\m_vector_i[1126]_i_2_n_0 ),
        .I2(\m_vector_i[1128]_i_2_n_0 ),
        .I3(s_axi_awuser[4]),
        .I4(skid2vector_q),
        .O(\m_vector_i[140]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFCC)) 
    \m_vector_i[141]_i_1 
       (.I0(\skid_buffer_reg_n_0_[141] ),
        .I1(\m_vector_i[1127]_i_2_n_0 ),
        .I2(\m_vector_i[1128]_i_2_n_0 ),
        .I3(s_axi_awuser[5]),
        .I4(skid2vector_q),
        .O(\m_vector_i[141]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFCC)) 
    \m_vector_i[142]_i_1 
       (.I0(\skid_buffer_reg_n_0_[142] ),
        .I1(\m_vector_i[1128]_i_3_n_0 ),
        .I2(\m_vector_i[1128]_i_2_n_0 ),
        .I3(s_axi_awuser[6]),
        .I4(skid2vector_q),
        .O(\m_vector_i[142]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \m_vector_i[143]_i_1 
       (.I0(\skid_buffer_reg_n_0_[143] ),
        .I1(s_axi_awuser[7]),
        .I2(\m_vector_i[1128]_i_2_n_0 ),
        .I3(skid2vector_q),
        .O(\m_vector_i[143]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \m_vector_i[144]_i_1 
       (.I0(\skid_buffer_reg_n_0_[144] ),
        .I1(s_axi_awuser[8]),
        .I2(\m_vector_i[1128]_i_2_n_0 ),
        .I3(skid2vector_q),
        .O(\m_vector_i[144]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \m_vector_i[145]_i_1 
       (.I0(\skid_buffer_reg_n_0_[145] ),
        .I1(s_axi_awuser[9]),
        .I2(\m_vector_i[1128]_i_2_n_0 ),
        .I3(skid2vector_q),
        .O(\m_vector_i[145]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \m_vector_i[146]_i_1 
       (.I0(\skid_buffer_reg_n_0_[146] ),
        .I1(s_axi_awuser[10]),
        .I2(\m_vector_i[1128]_i_2_n_0 ),
        .I3(skid2vector_q),
        .O(\m_vector_i[146]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1029] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1029]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1030] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1030]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1061] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1061]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1062] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1062]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1063] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1063]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1064] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1064]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1065] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1065]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1066] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1066]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1067] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1067]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1068] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1068]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1069] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1069]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1070] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1070]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1071] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1071]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1072] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1072]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1073] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1073]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1074] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1074]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1075] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1075]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1076] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1076]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1077] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1077]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1078] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1078]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1079] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1079]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1080] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1080]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1081] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1081]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1082] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1082]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1083] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1083]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1084] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1084]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1085] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1085]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1086] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1086]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1087] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1087]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1088] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1088]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1089] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1089]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1090] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1090]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1091] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1091]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1092] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1092]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1125] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1125]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1126] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1126]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1127] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1127]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1128] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1128]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1134] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1134]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1135] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1135]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1136] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1136]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1137] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1137]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1138] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1138]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1139] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1139]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1140] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1140]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1141] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1141]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1142] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1142]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1143] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1143]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[1144] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[1144]_i_2_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[136] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[136]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[137] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[137]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[138] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[138]_i_1_n_0 ),
        .Q(\m_vector_i_reg[1144]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[139] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[139]_i_1_n_0 ),
        .Q(m_awcmd[139]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[140] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[140]_i_1_n_0 ),
        .Q(m_awcmd[140]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[141] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[141]_i_1_n_0 ),
        .Q(m_awcmd[141]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[142] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[142]_i_1_n_0 ),
        .Q(m_awcmd[142]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[143] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[143]_i_1_n_0 ),
        .Q(m_awcmd[143]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[144] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[144]_i_1_n_0 ),
        .Q(m_awcmd[144]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[145] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[145]_i_1_n_0 ),
        .Q(m_awcmd[145]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_vector_i_reg[146] 
       (.C(aclk),
        .CE(m_vector_i),
        .D(\m_vector_i[146]_i_1_n_0 ),
        .Q(m_awcmd[146]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    s_axi_awready_INST_0
       (.I0(\skid_buffer_reg[138]_0 ),
        .I1(\gen_wsplitter.aw_split_state_reg ),
        .I2(sr_axi_awready),
        .O(s_axi_awready));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \shift_reg_reg[0]_srl16_i_3 
       (.I0(\m_vector_i_reg[1126]_0 [5]),
        .I1(\m_vector_i_reg[1126]_0 [3]),
        .I2(\m_vector_i_reg[1126]_0 [1]),
        .I3(\m_vector_i_reg[1126]_0 [0]),
        .I4(\m_vector_i_reg[1126]_0 [2]),
        .I5(\m_vector_i_reg[1126]_0 [4]),
        .O(\gen_wsplitter.awtrans_cntr_reg[5] ));
  LUT6 #(
    .INIT(64'h00000CCC08880CCC)) 
    skid2vector_q_i_1
       (.I0(p_35_in),
        .I1(\state_reg[m_valid_i]_0 ),
        .I2(mr_axi_awready),
        .I3(s_write_cmd_vacancy),
        .I4(sr_axi_awready),
        .I5(p_0_in),
        .O(skid2vector_q0));
  FDRE #(
    .INIT(1'b0)) 
    skid2vector_q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(skid2vector_q0),
        .Q(skid2vector_q),
        .R(areset));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \skid_buffer[1026]_i_1 
       (.I0(m_awsize_i1__0),
        .I1(\m_vector_i_reg[1144]_0 [0]),
        .I2(\m_vector_i_reg[1144]_0 [2]),
        .O(\m_vector_i_reg[137]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \skid_buffer[1027]_i_1 
       (.I0(m_awsize_i1__0),
        .I1(\m_vector_i_reg[1144]_0 [1]),
        .I2(\m_vector_i_reg[1144]_0 [2]),
        .O(\m_vector_i_reg[137]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1029]_i_1 
       (.I0(\m_vector_i_reg[1030]_0 [0]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awid[0]),
        .O(s_awcmd[1029]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1030]_i_1 
       (.I0(\m_vector_i_reg[1030]_0 [1]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awid[1]),
        .O(s_awcmd[1030]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \skid_buffer[1061]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(\skid_buffer_reg[138]_0 ),
        .O(s_awcmd[1061]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \skid_buffer[1062]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(\skid_buffer_reg[138]_0 ),
        .O(s_awcmd[1062]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \skid_buffer[1063]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(\skid_buffer_reg[138]_0 ),
        .O(s_awcmd[1063]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \skid_buffer[1064]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(\skid_buffer_reg[138]_0 ),
        .O(s_awcmd[1064]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \skid_buffer[1065]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(\skid_buffer_reg[138]_0 ),
        .O(s_awcmd[1065]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \skid_buffer[1066]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(\skid_buffer_reg[138]_0 ),
        .O(s_awcmd[1066]));
  LUT2 #(
    .INIT(4'h2)) 
    \skid_buffer[1067]_i_1 
       (.I0(s_axi_awaddr[6]),
        .I1(\skid_buffer_reg[138]_0 ),
        .O(s_awcmd[1067]));
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1068]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [0]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[7]),
        .O(s_awcmd[1068]));
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1069]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [1]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[8]),
        .O(s_awcmd[1069]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1070]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [2]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[9]),
        .O(s_awcmd[1070]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1071]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [3]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[10]),
        .O(s_awcmd[1071]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1072]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [4]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[11]),
        .O(s_awcmd[1072]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1073]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [5]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[12]),
        .O(s_awcmd[1073]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1074]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [6]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[13]),
        .O(s_awcmd[1074]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1075]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [7]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[14]),
        .O(s_awcmd[1075]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1076]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [8]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[15]),
        .O(s_awcmd[1076]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1077]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [9]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[16]),
        .O(s_awcmd[1077]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1078]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [10]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[17]),
        .O(s_awcmd[1078]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1079]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [11]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[18]),
        .O(s_awcmd[1079]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1080]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [12]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[19]),
        .O(s_awcmd[1080]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1081]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [13]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[20]),
        .O(s_awcmd[1081]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1082]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [14]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[21]),
        .O(s_awcmd[1082]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1083]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [15]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[22]),
        .O(s_awcmd[1083]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1084]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [16]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[23]),
        .O(s_awcmd[1084]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1085]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [17]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[24]),
        .O(s_awcmd[1085]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1086]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [18]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[25]),
        .O(s_awcmd[1086]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1087]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [19]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[26]),
        .O(s_awcmd[1087]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1088]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [20]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[27]),
        .O(s_awcmd[1088]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1089]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [21]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[28]),
        .O(s_awcmd[1089]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1090]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [22]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[29]),
        .O(s_awcmd[1090]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1091]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [23]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[30]),
        .O(s_awcmd[1091]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1092]_i_1 
       (.I0(\gen_wsplitter.awsplit_addr_reg [24]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awaddr[31]),
        .O(s_awcmd[1092]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF008B8B)) 
    \skid_buffer[1125]_i_1 
       (.I0(s_axi_awlen[0]),
        .I1(\gen_rd_b.doutb_reg_reg[8] ),
        .I2(s_axi_awaddr[3]),
        .I3(\skid_buffer_reg[1128]_0 [0]),
        .I4(\skid_buffer_reg[138]_0 ),
        .I5(\skid_buffer[1128]_i_3_n_0 ),
        .O(\gen_rd_b.doutb_reg_reg[4] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF008B8B)) 
    \skid_buffer[1126]_i_1 
       (.I0(s_axi_awlen[1]),
        .I1(\gen_rd_b.doutb_reg_reg[8] ),
        .I2(s_axi_awaddr[4]),
        .I3(\skid_buffer_reg[1128]_0 [1]),
        .I4(\skid_buffer_reg[138]_0 ),
        .I5(\skid_buffer[1128]_i_3_n_0 ),
        .O(\gen_rd_b.doutb_reg_reg[4] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF008B8B)) 
    \skid_buffer[1127]_i_1 
       (.I0(s_axi_awlen[2]),
        .I1(\gen_rd_b.doutb_reg_reg[8] ),
        .I2(s_axi_awaddr[5]),
        .I3(\skid_buffer_reg[1128]_0 [2]),
        .I4(\skid_buffer_reg[138]_0 ),
        .I5(\skid_buffer[1128]_i_3_n_0 ),
        .O(\gen_rd_b.doutb_reg_reg[4] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF008B8B)) 
    \skid_buffer[1128]_i_1 
       (.I0(s_axi_awlen[3]),
        .I1(\gen_rd_b.doutb_reg_reg[8] ),
        .I2(s_axi_awaddr[6]),
        .I3(\skid_buffer_reg[1128]_0 [3]),
        .I4(\skid_buffer_reg[138]_0 ),
        .I5(\skid_buffer[1128]_i_3_n_0 ),
        .O(\gen_rd_b.doutb_reg_reg[4] [3]));
  LUT4 #(
    .INIT(16'h0001)) 
    \skid_buffer[1128]_i_2 
       (.I0(s_axi_awlen[7]),
        .I1(s_axi_awlen[5]),
        .I2(s_axi_awlen[4]),
        .I3(s_axi_awlen[6]),
        .O(\gen_rd_b.doutb_reg_reg[8] ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \skid_buffer[1128]_i_3 
       (.I0(\skid_buffer_reg[138]_0 ),
        .I1(\m_vector_i_reg[1126]_0 [6]),
        .I2(\gen_wsplitter.awtrans_cntr_reg[5] ),
        .I3(\m_vector_i_reg[1126]_0 [7]),
        .O(\skid_buffer[1128]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1134]_i_1 
       (.I0(\m_vector_i_reg[1136]_0 [0]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awprot[0]),
        .O(s_awcmd[1134]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1135]_i_1 
       (.I0(\m_vector_i_reg[1136]_0 [1]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awprot[1]),
        .O(s_awcmd[1135]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1136]_i_1 
       (.I0(\m_vector_i_reg[1136]_0 [2]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awprot[2]),
        .O(s_awcmd[1136]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1137]_i_1 
       (.I0(\m_vector_i_reg[1140]_0 [0]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awqos[0]),
        .O(s_awcmd[1137]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1138]_i_1 
       (.I0(\m_vector_i_reg[1140]_0 [1]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awqos[1]),
        .O(s_awcmd[1138]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1139]_i_1 
       (.I0(\m_vector_i_reg[1140]_0 [2]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awqos[2]),
        .O(s_awcmd[1139]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1140]_i_1 
       (.I0(\m_vector_i_reg[1140]_0 [3]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awqos[3]),
        .O(s_awcmd[1140]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1141]_i_1 
       (.I0(\m_vector_i_reg[1144]_1 [0]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awcache[0]),
        .O(s_awcmd[1141]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1142]_i_1 
       (.I0(\m_vector_i_reg[1144]_1 [1]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awcache[1]),
        .O(s_awcmd[1142]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1143]_i_1 
       (.I0(\m_vector_i_reg[1144]_1 [2]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awcache[2]),
        .O(s_awcmd[1143]));
  LUT2 #(
    .INIT(4'hB)) 
    \skid_buffer[1144]_i_1 
       (.I0(sr_axi_awready),
        .I1(\state_reg[m_valid_i]_0 ),
        .O(\skid_buffer[1144]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1144]_i_2 
       (.I0(\m_vector_i_reg[1144]_1 [3]),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awcache[3]),
        .O(s_awcmd[1144]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \skid_buffer[136]_i_1 
       (.I0(s_axi_awuser[0]),
        .I1(s_axi_awlen[7]),
        .I2(s_axi_awlen[5]),
        .I3(s_axi_awlen[4]),
        .I4(s_axi_awlen[6]),
        .I5(\skid_buffer_reg[138]_0 ),
        .O(s_awcmd[136]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \skid_buffer[137]_i_1 
       (.I0(s_axi_awuser[1]),
        .I1(s_axi_awlen[7]),
        .I2(s_axi_awlen[5]),
        .I3(s_axi_awlen[4]),
        .I4(s_axi_awlen[6]),
        .I5(\skid_buffer_reg[138]_0 ),
        .O(s_awcmd[137]));
  LUT6 #(
    .INIT(64'hFCFFFCF5FCF0FCF5)) 
    \skid_buffer[139]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(\skid_buffer_reg[1128]_0 [0]),
        .I2(\skid_buffer[1128]_i_3_n_0 ),
        .I3(\skid_buffer_reg[138]_0 ),
        .I4(\gen_rd_b.doutb_reg_reg[8] ),
        .I5(s_axi_awuser[3]),
        .O(s_awcmd[139]));
  LUT6 #(
    .INIT(64'hFCFFFCF5FCF0FCF5)) 
    \skid_buffer[140]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(\skid_buffer_reg[1128]_0 [1]),
        .I2(\skid_buffer[1128]_i_3_n_0 ),
        .I3(\skid_buffer_reg[138]_0 ),
        .I4(\gen_rd_b.doutb_reg_reg[8] ),
        .I5(s_axi_awuser[4]),
        .O(s_awcmd[140]));
  LUT6 #(
    .INIT(64'hFCFFFCF5FCF0FCF5)) 
    \skid_buffer[141]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(\skid_buffer_reg[1128]_0 [2]),
        .I2(\skid_buffer[1128]_i_3_n_0 ),
        .I3(\skid_buffer_reg[138]_0 ),
        .I4(\gen_rd_b.doutb_reg_reg[8] ),
        .I5(s_axi_awuser[5]),
        .O(s_awcmd[141]));
  LUT6 #(
    .INIT(64'hFCFFFCF5FCF0FCF5)) 
    \skid_buffer[142]_i_1 
       (.I0(s_axi_awaddr[6]),
        .I1(\skid_buffer_reg[1128]_0 [3]),
        .I2(\skid_buffer[1128]_i_3_n_0 ),
        .I3(\skid_buffer_reg[138]_0 ),
        .I4(\gen_rd_b.doutb_reg_reg[8] ),
        .I5(s_axi_awuser[6]),
        .O(s_awcmd[142]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \skid_buffer[146]_i_1 
       (.I0(s_axi_awlen[7]),
        .I1(s_axi_awlen[5]),
        .I2(s_axi_awlen[4]),
        .I3(s_axi_awlen[6]),
        .I4(\skid_buffer_reg[138]_0 ),
        .I5(\skid_buffer[1144]_i_1_n_0 ),
        .O(\skid_buffer[146]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1029] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1029]),
        .Q(\skid_buffer_reg_n_0_[1029] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1030] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1030]),
        .Q(\skid_buffer_reg_n_0_[1030] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1061] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1061]),
        .Q(\skid_buffer_reg_n_0_[1061] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1062] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1062]),
        .Q(\skid_buffer_reg_n_0_[1062] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1063] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1063]),
        .Q(\skid_buffer_reg_n_0_[1063] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1064] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1064]),
        .Q(\skid_buffer_reg_n_0_[1064] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1065] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1065]),
        .Q(\skid_buffer_reg_n_0_[1065] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1066] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1066]),
        .Q(\skid_buffer_reg_n_0_[1066] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1067] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1067]),
        .Q(\skid_buffer_reg_n_0_[1067] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1068] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1068]),
        .Q(\skid_buffer_reg_n_0_[1068] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1069] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1069]),
        .Q(\skid_buffer_reg_n_0_[1069] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1070] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1070]),
        .Q(\skid_buffer_reg_n_0_[1070] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1071] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1071]),
        .Q(\skid_buffer_reg_n_0_[1071] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1072] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1072]),
        .Q(\skid_buffer_reg_n_0_[1072] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1073] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1073]),
        .Q(\skid_buffer_reg_n_0_[1073] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1074] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1074]),
        .Q(\skid_buffer_reg_n_0_[1074] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1075] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1075]),
        .Q(\skid_buffer_reg_n_0_[1075] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1076] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1076]),
        .Q(\skid_buffer_reg_n_0_[1076] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1077] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1077]),
        .Q(\skid_buffer_reg_n_0_[1077] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1078] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1078]),
        .Q(\skid_buffer_reg_n_0_[1078] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1079] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1079]),
        .Q(\skid_buffer_reg_n_0_[1079] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1080] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1080]),
        .Q(\skid_buffer_reg_n_0_[1080] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1081] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1081]),
        .Q(\skid_buffer_reg_n_0_[1081] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1082] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1082]),
        .Q(\skid_buffer_reg_n_0_[1082] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1083] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1083]),
        .Q(\skid_buffer_reg_n_0_[1083] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1084] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1084]),
        .Q(\skid_buffer_reg_n_0_[1084] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1085] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1085]),
        .Q(\skid_buffer_reg_n_0_[1085] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1086] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1086]),
        .Q(\skid_buffer_reg_n_0_[1086] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1087] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1087]),
        .Q(\skid_buffer_reg_n_0_[1087] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1088] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1088]),
        .Q(\skid_buffer_reg_n_0_[1088] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1089] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1089]),
        .Q(\skid_buffer_reg_n_0_[1089] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1090] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1090]),
        .Q(\skid_buffer_reg_n_0_[1090] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1091] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1091]),
        .Q(\skid_buffer_reg_n_0_[1091] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1092] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1092]),
        .Q(\skid_buffer_reg_n_0_[1092] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1125] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\gen_rd_b.doutb_reg_reg[4] [0]),
        .Q(\skid_buffer_reg_n_0_[1125] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1126] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\gen_rd_b.doutb_reg_reg[4] [1]),
        .Q(\skid_buffer_reg_n_0_[1126] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1127] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\gen_rd_b.doutb_reg_reg[4] [2]),
        .Q(\skid_buffer_reg_n_0_[1127] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1128] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(\gen_rd_b.doutb_reg_reg[4] [3]),
        .Q(\skid_buffer_reg_n_0_[1128] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1134] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1134]),
        .Q(\skid_buffer_reg_n_0_[1134] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1135] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1135]),
        .Q(\skid_buffer_reg_n_0_[1135] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1136] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1136]),
        .Q(\skid_buffer_reg_n_0_[1136] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1137] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1137]),
        .Q(\skid_buffer_reg_n_0_[1137] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1138] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1138]),
        .Q(\skid_buffer_reg_n_0_[1138] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1139] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1139]),
        .Q(\skid_buffer_reg_n_0_[1139] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1140] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1140]),
        .Q(\skid_buffer_reg_n_0_[1140] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1141] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1141]),
        .Q(\skid_buffer_reg_n_0_[1141] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1142] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1142]),
        .Q(\skid_buffer_reg_n_0_[1142] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1143] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1143]),
        .Q(\skid_buffer_reg_n_0_[1143] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1144] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[1144]),
        .Q(\skid_buffer_reg_n_0_[1144] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[136] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[136]),
        .Q(\skid_buffer_reg_n_0_[136] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[137] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[137]),
        .Q(\skid_buffer_reg_n_0_[137] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[138] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_axi_awuser[2]),
        .Q(\skid_buffer_reg_n_0_[138] ),
        .R(\skid_buffer[146]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[139] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[139]),
        .Q(\skid_buffer_reg_n_0_[139] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[140] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[140]),
        .Q(\skid_buffer_reg_n_0_[140] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[141] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[141]),
        .Q(\skid_buffer_reg_n_0_[141] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[142] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_awcmd[142]),
        .Q(\skid_buffer_reg_n_0_[142] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[143] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_axi_awuser[7]),
        .Q(\skid_buffer_reg_n_0_[143] ),
        .R(\skid_buffer[146]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[144] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_axi_awuser[8]),
        .Q(\skid_buffer_reg_n_0_[144] ),
        .R(\skid_buffer[146]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[145] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_axi_awuser[9]),
        .Q(\skid_buffer_reg_n_0_[145] ),
        .R(\skid_buffer[146]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[146] 
       (.C(aclk),
        .CE(\skid_buffer[1144]_i_1_n_0 ),
        .D(s_axi_awuser[10]),
        .Q(\skid_buffer_reg_n_0_[146] ),
        .R(\skid_buffer[146]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000CCCAEEECCCC)) 
    \state[m_valid_i]_i_1 
       (.I0(p_35_in),
        .I1(\state_reg[m_valid_i]_0 ),
        .I2(mr_axi_awready),
        .I3(s_write_cmd_vacancy),
        .I4(sr_axi_awready),
        .I5(p_0_in),
        .O(\state[m_valid_i]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \state[m_valid_i]_i_2 
       (.I0(\gen_wsplitter.aw_split_state_reg ),
        .I1(\skid_buffer_reg[138]_0 ),
        .I2(s_axi_awvalid),
        .O(p_35_in));
  LUT6 #(
    .INIT(64'hFFFF0000F777F333)) 
    \state[s_ready_i]_i_1 
       (.I0(p_35_in),
        .I1(\state_reg[m_valid_i]_0 ),
        .I2(mr_axi_awready),
        .I3(s_write_cmd_vacancy),
        .I4(sr_axi_awready),
        .I5(p_0_in),
        .O(\state[s_ready_i]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \state[s_stall_d]_i_1 
       (.I0(sr_axi_awready),
        .I1(p_0_in),
        .O(\state[s_stall_d]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[m_valid_i] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[m_valid_i]_i_1_n_0 ),
        .Q(\state_reg[m_valid_i]_0 ),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[s_ready_i] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[s_ready_i]_i_1_n_0 ),
        .Q(sr_axi_awready),
        .R(areset));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[s_stall_d] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[s_stall_d]_i_1_n_0 ),
        .Q(p_0_in),
        .R(areset));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_axic_reg_srl_fifo" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axic_reg_srl_fifo
   (\gen_pipelined.mesg_reg_reg[0]_0 ,
    \gen_wsplitter.accum_bresp_reg[0][0] ,
    \gen_wsplitter.accum_bresp_reg[0][1] ,
    aclk,
    areset,
    \gen_pipelined.mesg_reg_reg[0]_1 ,
    \gen_wsplitter.awsplit_thread ,
    mr_axi_bvalid,
    s_axi_bready,
    Q,
    \gen_pipelined.mesg_reg_reg[0]_2 ,
    \gen_pipelined.mesg_reg_reg[0]_3 ,
    \gen_pipelined.mesg_reg_reg[0]_4 ,
    \fifoaddr_reg[2]_0 ,
    \gen_wsplitter.accum_bresp_reg[0][0]_0 ,
    s_axi_bresp,
    \gen_wsplitter.accum_bresp_reg[0][1]_0 ,
    mr_bvector);
  output \gen_pipelined.mesg_reg_reg[0]_0 ;
  output \gen_wsplitter.accum_bresp_reg[0][0] ;
  output \gen_wsplitter.accum_bresp_reg[0][1] ;
  input aclk;
  input areset;
  input \gen_pipelined.mesg_reg_reg[0]_1 ;
  input \gen_wsplitter.awsplit_thread ;
  input mr_axi_bvalid;
  input s_axi_bready;
  input [1:0]Q;
  input \gen_pipelined.mesg_reg_reg[0]_2 ;
  input \gen_pipelined.mesg_reg_reg[0]_3 ;
  input \gen_pipelined.mesg_reg_reg[0]_4 ;
  input \fifoaddr_reg[2]_0 ;
  input \gen_wsplitter.accum_bresp_reg[0][0]_0 ;
  input [0:0]s_axi_bresp;
  input \gen_wsplitter.accum_bresp_reg[0][1]_0 ;
  input [0:0]mr_bvector;

  wire [1:0]Q;
  wire aclk;
  wire areset;
  wire \fifoaddr[0]_i_1__0_n_0 ;
  wire \fifoaddr[1]_i_1__0_n_0 ;
  wire \fifoaddr[2]_i_1__1_n_0 ;
  wire \fifoaddr[3]_i_1__0_n_0 ;
  wire \fifoaddr[3]_i_2__0_n_0 ;
  wire \fifoaddr[3]_i_3__0_n_0 ;
  wire fifoaddr_afull_i_1__0_n_0;
  wire fifoaddr_afull_i_2__0_n_0;
  wire fifoaddr_afull_i_3__0_n_0;
  wire fifoaddr_afull_reg_n_0;
  wire [3:0]fifoaddr_reg;
  wire \fifoaddr_reg[2]_0 ;
  wire \gen_pipelined.mesg_reg[0]_i_2__0_n_0 ;
  wire \gen_pipelined.mesg_reg[0]_i_3_n_0 ;
  wire \gen_pipelined.mesg_reg_reg[0]_0 ;
  wire \gen_pipelined.mesg_reg_reg[0]_1 ;
  wire \gen_pipelined.mesg_reg_reg[0]_2 ;
  wire \gen_pipelined.mesg_reg_reg[0]_3 ;
  wire \gen_pipelined.mesg_reg_reg[0]_4 ;
  wire \gen_pipelined.state[0]_i_1__0_n_0 ;
  wire \gen_pipelined.state[0]_i_2__0_n_0 ;
  wire \gen_pipelined.state[1]_i_1__0_n_0 ;
  wire \gen_pipelined.state[2]_i_1__0_n_0 ;
  wire \gen_pipelined.state_reg_n_0_[0] ;
  wire \gen_pipelined.state_reg_n_0_[1] ;
  wire \gen_pipelined.state_reg_n_0_[2] ;
  wire \gen_srls[0].srl_nx1_n_0 ;
  wire \gen_wsplitter.accum_bresp_reg[0][0] ;
  wire \gen_wsplitter.accum_bresp_reg[0][0]_0 ;
  wire \gen_wsplitter.accum_bresp_reg[0][1] ;
  wire \gen_wsplitter.accum_bresp_reg[0][1]_0 ;
  wire \gen_wsplitter.awsplit_thread ;
  wire mr_axi_bvalid;
  wire [0:0]mr_bvector;
  wire s_axi_bready;
  wire [0:0]s_axi_bresp;

  LUT1 #(
    .INIT(2'h1)) 
    \fifoaddr[0]_i_1__0 
       (.I0(fifoaddr_reg[0]),
        .O(\fifoaddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \fifoaddr[1]_i_1__0 
       (.I0(\gen_pipelined.state_reg_n_0_[2] ),
        .I1(\fifoaddr_reg[2]_0 ),
        .I2(fifoaddr_reg[1]),
        .I3(fifoaddr_reg[0]),
        .O(\fifoaddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \fifoaddr[2]_i_1__1 
       (.I0(fifoaddr_reg[2]),
        .I1(\gen_pipelined.state_reg_n_0_[2] ),
        .I2(\fifoaddr_reg[2]_0 ),
        .I3(fifoaddr_reg[1]),
        .I4(fifoaddr_reg[0]),
        .O(\fifoaddr[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h0C808080)) 
    \fifoaddr[3]_i_1__0 
       (.I0(\gen_pipelined.state_reg_n_0_[0] ),
        .I1(\gen_pipelined.state_reg_n_0_[1] ),
        .I2(\gen_pipelined.mesg_reg_reg[0]_1 ),
        .I3(\gen_pipelined.state_reg_n_0_[2] ),
        .I4(\gen_wsplitter.awsplit_thread ),
        .O(\fifoaddr[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \fifoaddr[3]_i_2__0 
       (.I0(fifoaddr_reg[3]),
        .I1(fifoaddr_reg[2]),
        .I2(fifoaddr_reg[0]),
        .I3(fifoaddr_reg[1]),
        .I4(\fifoaddr[3]_i_3__0_n_0 ),
        .O(\fifoaddr[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h5D00000000000000)) 
    \fifoaddr[3]_i_3__0 
       (.I0(mr_axi_bvalid),
        .I1(s_axi_bready),
        .I2(\gen_pipelined.mesg_reg_reg[0]_0 ),
        .I3(\gen_wsplitter.awsplit_thread ),
        .I4(\gen_pipelined.state_reg_n_0_[1] ),
        .I5(\gen_pipelined.state_reg_n_0_[2] ),
        .O(\fifoaddr[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hF3FFFFFF20002000)) 
    fifoaddr_afull_i_1__0
       (.I0(\fifoaddr[3]_i_3__0_n_0 ),
        .I1(fifoaddr_reg[1]),
        .I2(fifoaddr_reg[0]),
        .I3(fifoaddr_afull_i_2__0_n_0),
        .I4(fifoaddr_afull_i_3__0_n_0),
        .I5(fifoaddr_afull_reg_n_0),
        .O(fifoaddr_afull_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    fifoaddr_afull_i_2__0
       (.I0(fifoaddr_reg[3]),
        .I1(fifoaddr_reg[2]),
        .O(fifoaddr_afull_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h70000000)) 
    fifoaddr_afull_i_3__0
       (.I0(\gen_wsplitter.awsplit_thread ),
        .I1(\gen_pipelined.state_reg_n_0_[2] ),
        .I2(\gen_pipelined.mesg_reg_reg[0]_1 ),
        .I3(\gen_pipelined.state_reg_n_0_[1] ),
        .I4(\gen_pipelined.state_reg_n_0_[0] ),
        .O(fifoaddr_afull_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    fifoaddr_afull_reg
       (.C(aclk),
        .CE(1'b1),
        .D(fifoaddr_afull_i_1__0_n_0),
        .Q(fifoaddr_afull_reg_n_0),
        .R(areset));
  FDSE #(
    .INIT(1'b1)) 
    \fifoaddr_reg[0] 
       (.C(aclk),
        .CE(\fifoaddr[3]_i_1__0_n_0 ),
        .D(\fifoaddr[0]_i_1__0_n_0 ),
        .Q(fifoaddr_reg[0]),
        .S(areset));
  FDSE #(
    .INIT(1'b1)) 
    \fifoaddr_reg[1] 
       (.C(aclk),
        .CE(\fifoaddr[3]_i_1__0_n_0 ),
        .D(\fifoaddr[1]_i_1__0_n_0 ),
        .Q(fifoaddr_reg[1]),
        .S(areset));
  FDSE #(
    .INIT(1'b1)) 
    \fifoaddr_reg[2] 
       (.C(aclk),
        .CE(\fifoaddr[3]_i_1__0_n_0 ),
        .D(\fifoaddr[2]_i_1__1_n_0 ),
        .Q(fifoaddr_reg[2]),
        .S(areset));
  FDSE #(
    .INIT(1'b1)) 
    \fifoaddr_reg[3] 
       (.C(aclk),
        .CE(\fifoaddr[3]_i_1__0_n_0 ),
        .D(\fifoaddr[3]_i_2__0_n_0 ),
        .Q(fifoaddr_reg[3]),
        .S(areset));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_pipelined.mesg_reg[0]_i_2__0 
       (.I0(\gen_pipelined.state_reg_n_0_[2] ),
        .I1(\gen_pipelined.state_reg_n_0_[1] ),
        .O(\gen_pipelined.mesg_reg[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_pipelined.mesg_reg[0]_i_3 
       (.I0(\gen_pipelined.state_reg_n_0_[1] ),
        .I1(\gen_pipelined.state_reg_n_0_[0] ),
        .O(\gen_pipelined.mesg_reg[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipelined.mesg_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_srls[0].srl_nx1_n_0 ),
        .Q(\gen_pipelined.mesg_reg_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFB30FF0000000000)) 
    \gen_pipelined.state[0]_i_1__0 
       (.I0(\gen_pipelined.state[0]_i_2__0_n_0 ),
        .I1(\gen_pipelined.mesg_reg_reg[0]_1 ),
        .I2(\gen_wsplitter.awsplit_thread ),
        .I3(\gen_pipelined.state_reg_n_0_[0] ),
        .I4(\gen_pipelined.state_reg_n_0_[2] ),
        .I5(\gen_pipelined.state_reg_n_0_[1] ),
        .O(\gen_pipelined.state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_pipelined.state[0]_i_2__0 
       (.I0(fifoaddr_reg[2]),
        .I1(fifoaddr_reg[3]),
        .I2(fifoaddr_reg[1]),
        .I3(fifoaddr_reg[0]),
        .O(\gen_pipelined.state[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFDF00C00)) 
    \gen_pipelined.state[1]_i_1__0 
       (.I0(\gen_pipelined.mesg_reg_reg[0]_1 ),
        .I1(\gen_wsplitter.awsplit_thread ),
        .I2(\gen_pipelined.state_reg_n_0_[0] ),
        .I3(\gen_pipelined.state_reg_n_0_[2] ),
        .I4(\gen_pipelined.state_reg_n_0_[1] ),
        .O(\gen_pipelined.state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFCCFFFFFFFFFF)) 
    \gen_pipelined.state[2]_i_1__0 
       (.I0(fifoaddr_afull_reg_n_0),
        .I1(\gen_pipelined.mesg_reg_reg[0]_1 ),
        .I2(\gen_wsplitter.awsplit_thread ),
        .I3(\gen_pipelined.state_reg_n_0_[0] ),
        .I4(\gen_pipelined.state_reg_n_0_[2] ),
        .I5(\gen_pipelined.state_reg_n_0_[1] ),
        .O(\gen_pipelined.state[2]_i_1__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipelined.state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_pipelined.state[0]_i_1__0_n_0 ),
        .Q(\gen_pipelined.state_reg_n_0_[0] ),
        .R(areset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipelined.state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_pipelined.state[1]_i_1__0_n_0 ),
        .Q(\gen_pipelined.state_reg_n_0_[1] ),
        .R(areset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipelined.state_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_pipelined.state[2]_i_1__0_n_0 ),
        .Q(\gen_pipelined.state_reg_n_0_[2] ),
        .R(areset));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_34 \gen_srls[0].srl_nx1 
       (.Q(fifoaddr_reg),
        .aclk(aclk),
        .\gen_pipelined.mesg_reg_reg[0] (\gen_srls[0].srl_nx1_n_0 ),
        .\gen_pipelined.mesg_reg_reg[0]_0 (Q),
        .\gen_pipelined.mesg_reg_reg[0]_1 (\gen_pipelined.mesg_reg_reg[0]_2 ),
        .\gen_pipelined.mesg_reg_reg[0]_2 (\gen_pipelined.mesg_reg_reg[0]_3 ),
        .\gen_pipelined.mesg_reg_reg[0]_3 (\gen_pipelined.mesg_reg_reg[0]_4 ),
        .\gen_pipelined.mesg_reg_reg[0]_4 (\gen_pipelined.mesg_reg[0]_i_2__0_n_0 ),
        .\gen_pipelined.mesg_reg_reg[0]_5 (\gen_pipelined.mesg_reg_reg[0]_1 ),
        .\gen_pipelined.mesg_reg_reg[0]_6 (\gen_pipelined.mesg_reg[0]_i_3_n_0 ),
        .\gen_pipelined.mesg_reg_reg[0]_7 (\gen_pipelined.mesg_reg_reg[0]_0 ),
        .\gen_wsplitter.awsplit_thread (\gen_wsplitter.awsplit_thread ),
        .\shift_reg_reg[0]_srl16_0 (\gen_pipelined.state_reg_n_0_[0] ),
        .\shift_reg_reg[0]_srl16_1 (\gen_pipelined.state_reg_n_0_[1] ),
        .\shift_reg_reg[0]_srl16_2 (\gen_pipelined.state_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCAFAAAA)) 
    \gen_wsplitter.accum_bresp[0][0]_i_1 
       (.I0(\gen_wsplitter.accum_bresp_reg[0][0]_0 ),
        .I1(s_axi_bresp),
        .I2(s_axi_bready),
        .I3(\gen_pipelined.mesg_reg_reg[0]_0 ),
        .I4(mr_axi_bvalid),
        .I5(areset),
        .O(\gen_wsplitter.accum_bresp_reg[0][0] ));
  LUT6 #(
    .INIT(64'h00000000EEA0AAAA)) 
    \gen_wsplitter.accum_bresp[0][1]_i_1 
       (.I0(\gen_wsplitter.accum_bresp_reg[0][1]_0 ),
        .I1(mr_bvector),
        .I2(s_axi_bready),
        .I3(\gen_pipelined.mesg_reg_reg[0]_0 ),
        .I4(mr_axi_bvalid),
        .I5(areset),
        .O(\gen_wsplitter.accum_bresp_reg[0][1] ));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_axic_reg_srl_fifo" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0
   (\gen_pipelined.state_reg[1]_0 ,
    E,
    Q,
    D,
    \gen_wsplitter.wcnt_reg[7] ,
    \gen_wsplitter.wcnt_reg[3] ,
    \gen_pipelined.state_reg[1]_1 ,
    aclk,
    \gen_wsplitter.sr_axi_awlen_d ,
    areset,
    \gen_wsplitter.awsplit_push_d ,
    mr_axi_wready,
    s_axi_wvalid,
    \gen_wsplitter.w_burst_continue_reg ,
    \skid_buffer_reg[1024] ,
    \gen_wsplitter.wcnt_reg[7]_0 ,
    \gen_wsplitter.wcnt_last_reg ,
    \gen_wsplitter.wcnt_last_reg_0 );
  output \gen_pipelined.state_reg[1]_0 ;
  output [0:0]E;
  output [0:0]Q;
  output [0:0]D;
  output [7:0]\gen_wsplitter.wcnt_reg[7] ;
  output \gen_wsplitter.wcnt_reg[3] ;
  output \gen_pipelined.state_reg[1]_1 ;
  input aclk;
  input [3:0]\gen_wsplitter.sr_axi_awlen_d ;
  input areset;
  input \gen_wsplitter.awsplit_push_d ;
  input mr_axi_wready;
  input s_axi_wvalid;
  input \gen_wsplitter.w_burst_continue_reg ;
  input \skid_buffer_reg[1024] ;
  input [7:0]\gen_wsplitter.wcnt_reg[7]_0 ;
  input \gen_wsplitter.wcnt_last_reg ;
  input \gen_wsplitter.wcnt_last_reg_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire areset;
  wire \fifoaddr[0]_i_1_n_0 ;
  wire \fifoaddr[1]_i_1_n_0 ;
  wire \fifoaddr[2]_i_1_n_0 ;
  wire \fifoaddr[3]_i_1_n_0 ;
  wire \fifoaddr[3]_i_2_n_0 ;
  wire \fifoaddr[3]_i_3_n_0 ;
  wire fifoaddr_afull_i_1_n_0;
  wire fifoaddr_afull_i_2_n_0;
  wire fifoaddr_afull_i_3_n_0;
  wire fifoaddr_afull_reg_n_0;
  wire [3:0]fifoaddr_reg__0;
  wire \gen_pipelined.mesg_reg ;
  wire \gen_pipelined.mesg_reg[0]_i_2_n_0 ;
  wire \gen_pipelined.state[0]_i_1_n_0 ;
  wire \gen_pipelined.state[0]_i_2_n_0 ;
  wire \gen_pipelined.state[1]_i_1_n_0 ;
  wire \gen_pipelined.state[2]_i_1_n_0 ;
  wire \gen_pipelined.state[2]_i_2_n_0 ;
  wire \gen_pipelined.state_reg[1]_0 ;
  wire \gen_pipelined.state_reg[1]_1 ;
  wire \gen_pipelined.state_reg_n_0_[0] ;
  wire \gen_pipelined.state_reg_n_0_[2] ;
  wire \gen_wsplitter.awsplit_push_d ;
  wire [3:0]\gen_wsplitter.split_wlen ;
  wire [3:0]\gen_wsplitter.sr_axi_awlen_d ;
  wire \gen_wsplitter.w_burst_continue_reg ;
  wire \gen_wsplitter.wcnt[2]_i_2_n_0 ;
  wire \gen_wsplitter.wcnt[3]_i_2_n_0 ;
  wire \gen_wsplitter.wcnt[5]_i_2_n_0 ;
  wire \gen_wsplitter.wcnt[7]_i_4_n_0 ;
  wire \gen_wsplitter.wcnt_last ;
  wire \gen_wsplitter.wcnt_last_i_3_n_0 ;
  wire \gen_wsplitter.wcnt_last_reg ;
  wire \gen_wsplitter.wcnt_last_reg_0 ;
  wire \gen_wsplitter.wcnt_reg[3] ;
  wire [7:0]\gen_wsplitter.wcnt_reg[7] ;
  wire [7:0]\gen_wsplitter.wcnt_reg[7]_0 ;
  wire mr_axi_wready;
  wire [4:0]p_0_in;
  wire s_axi_wvalid;
  wire shift_qual;
  wire \skid_buffer_reg[1024] ;

  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifoaddr[0]_i_1 
       (.I0(fifoaddr_reg__0[0]),
        .O(\fifoaddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \fifoaddr[1]_i_1 
       (.I0(\gen_wsplitter.awsplit_push_d ),
        .I1(\gen_pipelined.state_reg_n_0_[2] ),
        .I2(\gen_pipelined.state[2]_i_2_n_0 ),
        .I3(fifoaddr_reg__0[1]),
        .I4(fifoaddr_reg__0[0]),
        .O(\fifoaddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \fifoaddr[2]_i_1 
       (.I0(fifoaddr_reg__0[2]),
        .I1(\fifoaddr[3]_i_3_n_0 ),
        .I2(fifoaddr_reg__0[1]),
        .I3(fifoaddr_reg__0[0]),
        .O(\fifoaddr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20A0C000)) 
    \fifoaddr[3]_i_1 
       (.I0(\gen_pipelined.state_reg_n_0_[0] ),
        .I1(\gen_wsplitter.awsplit_push_d ),
        .I2(\gen_pipelined.state_reg[1]_0 ),
        .I3(\gen_pipelined.state_reg_n_0_[2] ),
        .I4(\gen_pipelined.state[2]_i_2_n_0 ),
        .O(\fifoaddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \fifoaddr[3]_i_2 
       (.I0(fifoaddr_reg__0[3]),
        .I1(fifoaddr_reg__0[2]),
        .I2(fifoaddr_reg__0[0]),
        .I3(fifoaddr_reg__0[1]),
        .I4(\fifoaddr[3]_i_3_n_0 ),
        .O(\fifoaddr[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \fifoaddr[3]_i_3 
       (.I0(\gen_pipelined.state[2]_i_2_n_0 ),
        .I1(\gen_pipelined.state_reg_n_0_[2] ),
        .I2(\gen_pipelined.state_reg[1]_0 ),
        .I3(\gen_wsplitter.awsplit_push_d ),
        .O(\fifoaddr[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFFFFF01000100)) 
    fifoaddr_afull_i_1
       (.I0(\fifoaddr[3]_i_3_n_0 ),
        .I1(fifoaddr_afull_i_2_n_0),
        .I2(fifoaddr_reg__0[1]),
        .I3(fifoaddr_reg__0[0]),
        .I4(fifoaddr_afull_i_3_n_0),
        .I5(fifoaddr_afull_reg_n_0),
        .O(fifoaddr_afull_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    fifoaddr_afull_i_2
       (.I0(fifoaddr_reg__0[3]),
        .I1(fifoaddr_reg__0[2]),
        .O(fifoaddr_afull_i_2_n_0));
  LUT5 #(
    .INIT(32'h00808080)) 
    fifoaddr_afull_i_3
       (.I0(\gen_pipelined.state[2]_i_2_n_0 ),
        .I1(\gen_pipelined.state_reg[1]_0 ),
        .I2(\gen_pipelined.state_reg_n_0_[0] ),
        .I3(\gen_pipelined.state_reg_n_0_[2] ),
        .I4(\gen_wsplitter.awsplit_push_d ),
        .O(fifoaddr_afull_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    fifoaddr_afull_reg
       (.C(aclk),
        .CE(1'b1),
        .D(fifoaddr_afull_i_1_n_0),
        .Q(fifoaddr_afull_reg_n_0),
        .R(areset));
  FDSE #(
    .INIT(1'b1)) 
    \fifoaddr_reg[0] 
       (.C(aclk),
        .CE(\fifoaddr[3]_i_1_n_0 ),
        .D(\fifoaddr[0]_i_1_n_0 ),
        .Q(fifoaddr_reg__0[0]),
        .S(areset));
  FDSE #(
    .INIT(1'b1)) 
    \fifoaddr_reg[1] 
       (.C(aclk),
        .CE(\fifoaddr[3]_i_1_n_0 ),
        .D(\fifoaddr[1]_i_1_n_0 ),
        .Q(fifoaddr_reg__0[1]),
        .S(areset));
  FDSE #(
    .INIT(1'b1)) 
    \fifoaddr_reg[2] 
       (.C(aclk),
        .CE(\fifoaddr[3]_i_1_n_0 ),
        .D(\fifoaddr[2]_i_1_n_0 ),
        .Q(fifoaddr_reg__0[2]),
        .S(areset));
  FDSE #(
    .INIT(1'b1)) 
    \fifoaddr_reg[3] 
       (.C(aclk),
        .CE(\fifoaddr[3]_i_1_n_0 ),
        .D(\fifoaddr[3]_i_2_n_0 ),
        .Q(fifoaddr_reg__0[3]),
        .S(areset));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pipelined.mesg_reg[0]_i_2 
       (.I0(\gen_pipelined.state_reg[1]_0 ),
        .I1(\gen_pipelined.state_reg_n_0_[0] ),
        .O(\gen_pipelined.mesg_reg[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCFDF)) 
    \gen_pipelined.mesg_reg[4]_i_1 
       (.I0(\gen_pipelined.state_reg_n_0_[2] ),
        .I1(\gen_pipelined.state[2]_i_2_n_0 ),
        .I2(\gen_pipelined.state_reg[1]_0 ),
        .I3(\gen_pipelined.state_reg_n_0_[0] ),
        .O(\gen_pipelined.mesg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipelined.mesg_reg_reg[0] 
       (.C(aclk),
        .CE(\gen_pipelined.mesg_reg ),
        .D(p_0_in[0]),
        .Q(Q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipelined.mesg_reg_reg[1] 
       (.C(aclk),
        .CE(\gen_pipelined.mesg_reg ),
        .D(p_0_in[1]),
        .Q(\gen_wsplitter.split_wlen [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipelined.mesg_reg_reg[2] 
       (.C(aclk),
        .CE(\gen_pipelined.mesg_reg ),
        .D(p_0_in[2]),
        .Q(\gen_wsplitter.split_wlen [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipelined.mesg_reg_reg[3] 
       (.C(aclk),
        .CE(\gen_pipelined.mesg_reg ),
        .D(p_0_in[3]),
        .Q(\gen_wsplitter.split_wlen [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipelined.mesg_reg_reg[4] 
       (.C(aclk),
        .CE(\gen_pipelined.mesg_reg ),
        .D(p_0_in[4]),
        .Q(\gen_wsplitter.split_wlen [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBB30BB0000000000)) 
    \gen_pipelined.state[0]_i_1 
       (.I0(\gen_pipelined.state[0]_i_2_n_0 ),
        .I1(\gen_pipelined.state[2]_i_2_n_0 ),
        .I2(\gen_wsplitter.awsplit_push_d ),
        .I3(\gen_pipelined.state_reg_n_0_[0] ),
        .I4(\gen_pipelined.state_reg_n_0_[2] ),
        .I5(\gen_pipelined.state_reg[1]_0 ),
        .O(\gen_pipelined.state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \gen_pipelined.state[0]_i_2 
       (.I0(fifoaddr_reg__0[1]),
        .I1(fifoaddr_reg__0[0]),
        .I2(\gen_pipelined.state_reg_n_0_[2] ),
        .I3(\gen_wsplitter.awsplit_push_d ),
        .I4(fifoaddr_reg__0[3]),
        .I5(fifoaddr_reg__0[2]),
        .O(\gen_pipelined.state[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFDF00C00)) 
    \gen_pipelined.state[1]_i_1 
       (.I0(\gen_pipelined.state[2]_i_2_n_0 ),
        .I1(\gen_wsplitter.awsplit_push_d ),
        .I2(\gen_pipelined.state_reg_n_0_[0] ),
        .I3(\gen_pipelined.state_reg_n_0_[2] ),
        .I4(\gen_pipelined.state_reg[1]_0 ),
        .O(\gen_pipelined.state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFAAFFFFFFFFFF)) 
    \gen_pipelined.state[2]_i_1 
       (.I0(\gen_pipelined.state[2]_i_2_n_0 ),
        .I1(fifoaddr_afull_reg_n_0),
        .I2(\gen_wsplitter.awsplit_push_d ),
        .I3(\gen_pipelined.state_reg_n_0_[0] ),
        .I4(\gen_pipelined.state_reg_n_0_[2] ),
        .I5(\gen_pipelined.state_reg[1]_0 ),
        .O(\gen_pipelined.state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E20000)) 
    \gen_pipelined.state[2]_i_2 
       (.I0(Q),
        .I1(\gen_wsplitter.w_burst_continue_reg ),
        .I2(\skid_buffer_reg[1024] ),
        .I3(s_axi_wvalid),
        .I4(mr_axi_wready),
        .O(\gen_pipelined.state[2]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipelined.state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_pipelined.state[0]_i_1_n_0 ),
        .Q(\gen_pipelined.state_reg_n_0_[0] ),
        .R(areset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipelined.state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_pipelined.state[1]_i_1_n_0 ),
        .Q(\gen_pipelined.state_reg[1]_0 ),
        .R(areset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipelined.state_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_pipelined.state[2]_i_1_n_0 ),
        .Q(\gen_pipelined.state_reg_n_0_[2] ),
        .R(areset));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_29 \gen_srls[0].srl_nx1 
       (.D(p_0_in[0]),
        .Q(fifoaddr_reg__0),
        .aclk(aclk),
        .\gen_pipelined.mesg_reg_reg[0] (\gen_pipelined.mesg_reg[0]_i_2_n_0 ),
        .\gen_wsplitter.sr_axi_awlen_d (\gen_wsplitter.sr_axi_awlen_d ),
        .shift_qual(shift_qual));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_30 \gen_srls[1].srl_nx1 
       (.D(p_0_in[1]),
        .Q(fifoaddr_reg__0),
        .aclk(aclk),
        .\gen_pipelined.mesg_reg_reg[1] (\gen_pipelined.state_reg[1]_0 ),
        .\gen_pipelined.mesg_reg_reg[1]_0 (\gen_pipelined.state_reg_n_0_[0] ),
        .\gen_wsplitter.sr_axi_awlen_d (\gen_wsplitter.sr_axi_awlen_d [0]),
        .shift_qual(shift_qual));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_31 \gen_srls[2].srl_nx1 
       (.D(p_0_in[2]),
        .Q(fifoaddr_reg__0),
        .aclk(aclk),
        .\gen_pipelined.mesg_reg_reg[2] (\gen_pipelined.state_reg[1]_0 ),
        .\gen_pipelined.mesg_reg_reg[2]_0 (\gen_pipelined.state_reg_n_0_[0] ),
        .\gen_wsplitter.sr_axi_awlen_d (\gen_wsplitter.sr_axi_awlen_d [1]),
        .shift_qual(shift_qual));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_32 \gen_srls[3].srl_nx1 
       (.D(p_0_in[3]),
        .Q(fifoaddr_reg__0),
        .aclk(aclk),
        .\gen_pipelined.mesg_reg_reg[3] (\gen_pipelined.state_reg[1]_0 ),
        .\gen_pipelined.mesg_reg_reg[3]_0 (\gen_pipelined.state_reg_n_0_[0] ),
        .\gen_wsplitter.sr_axi_awlen_d (\gen_wsplitter.sr_axi_awlen_d [2]),
        .shift_qual(shift_qual));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_33 \gen_srls[4].srl_nx1 
       (.D(p_0_in[4]),
        .Q(fifoaddr_reg__0),
        .aclk(aclk),
        .\gen_pipelined.mesg_reg_reg[4] (\gen_pipelined.state_reg_n_0_[0] ),
        .\gen_pipelined.mesg_reg_reg[4]_0 (\gen_pipelined.state_reg[1]_0 ),
        .\gen_wsplitter.awsplit_push_d (\gen_wsplitter.awsplit_push_d ),
        .\gen_wsplitter.sr_axi_awlen_d (\gen_wsplitter.sr_axi_awlen_d [3]),
        .shift_qual(shift_qual),
        .\shift_reg_reg[0]_srl16_0 (\gen_pipelined.state_reg_n_0_[2] ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \gen_wsplitter.w_burst_continue_i_1 
       (.I0(\gen_wsplitter.wcnt_last ),
        .I1(\gen_pipelined.state_reg[1]_0 ),
        .I2(s_axi_wvalid),
        .I3(mr_axi_wready),
        .I4(\gen_wsplitter.w_burst_continue_reg ),
        .O(\gen_pipelined.state_reg[1]_1 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \gen_wsplitter.wcnt[0]_i_1 
       (.I0(\gen_wsplitter.split_wlen [0]),
        .I1(\gen_wsplitter.w_burst_continue_reg ),
        .I2(\gen_wsplitter.wcnt_reg[7]_0 [0]),
        .O(\gen_wsplitter.wcnt_reg[7] [0]));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \gen_wsplitter.wcnt[1]_i_1 
       (.I0(\gen_wsplitter.split_wlen [1]),
        .I1(\gen_wsplitter.wcnt_reg[7]_0 [1]),
        .I2(\gen_wsplitter.split_wlen [0]),
        .I3(\gen_wsplitter.w_burst_continue_reg ),
        .I4(\gen_wsplitter.wcnt_reg[7]_0 [0]),
        .O(\gen_wsplitter.wcnt_reg[7] [1]));
  LUT6 #(
    .INIT(64'hCCC3AAAACCC3A5A5)) 
    \gen_wsplitter.wcnt[2]_i_1 
       (.I0(\gen_wsplitter.split_wlen [2]),
        .I1(\gen_wsplitter.wcnt_reg[7]_0 [2]),
        .I2(\gen_wsplitter.wcnt[2]_i_2_n_0 ),
        .I3(\gen_wsplitter.wcnt_reg[7]_0 [1]),
        .I4(\gen_wsplitter.w_burst_continue_reg ),
        .I5(\gen_wsplitter.split_wlen [1]),
        .O(\gen_wsplitter.wcnt_reg[7] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_wsplitter.wcnt[2]_i_2 
       (.I0(\gen_wsplitter.wcnt_reg[7]_0 [0]),
        .I1(\gen_wsplitter.w_burst_continue_reg ),
        .I2(\gen_wsplitter.split_wlen [0]),
        .O(\gen_wsplitter.wcnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC3AAC355CCAACCAA)) 
    \gen_wsplitter.wcnt[3]_i_1 
       (.I0(\gen_wsplitter.split_wlen [3]),
        .I1(\gen_wsplitter.wcnt_reg[7]_0 [3]),
        .I2(\gen_wsplitter.wcnt_reg[7]_0 [2]),
        .I3(\gen_wsplitter.w_burst_continue_reg ),
        .I4(\gen_wsplitter.split_wlen [2]),
        .I5(\gen_wsplitter.wcnt[3]_i_2_n_0 ),
        .O(\gen_wsplitter.wcnt_reg[7] [3]));
  LUT5 #(
    .INIT(32'h00053305)) 
    \gen_wsplitter.wcnt[3]_i_2 
       (.I0(\gen_wsplitter.split_wlen [1]),
        .I1(\gen_wsplitter.wcnt_reg[7]_0 [1]),
        .I2(\gen_wsplitter.split_wlen [0]),
        .I3(\gen_wsplitter.w_burst_continue_reg ),
        .I4(\gen_wsplitter.wcnt_reg[7]_0 [0]),
        .O(\gen_wsplitter.wcnt[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAF503030)) 
    \gen_wsplitter.wcnt[4]_i_1 
       (.I0(\gen_wsplitter.wcnt_reg[7]_0 [3]),
        .I1(\gen_wsplitter.split_wlen [3]),
        .I2(\gen_wsplitter.wcnt[5]_i_2_n_0 ),
        .I3(\gen_wsplitter.wcnt_reg[7]_0 [4]),
        .I4(\gen_wsplitter.w_burst_continue_reg ),
        .O(\gen_wsplitter.wcnt_reg[7] [4]));
  LUT6 #(
    .INIT(64'h8888BB888488B788)) 
    \gen_wsplitter.wcnt[5]_i_1 
       (.I0(\gen_wsplitter.wcnt_reg[7]_0 [5]),
        .I1(\gen_wsplitter.w_burst_continue_reg ),
        .I2(\gen_wsplitter.wcnt_reg[7]_0 [4]),
        .I3(\gen_wsplitter.wcnt[5]_i_2_n_0 ),
        .I4(\gen_wsplitter.split_wlen [3]),
        .I5(\gen_wsplitter.wcnt_reg[7]_0 [3]),
        .O(\gen_wsplitter.wcnt_reg[7] [5]));
  LUT6 #(
    .INIT(64'h0000000511110005)) 
    \gen_wsplitter.wcnt[5]_i_2 
       (.I0(\gen_wsplitter.wcnt[2]_i_2_n_0 ),
        .I1(\gen_wsplitter.wcnt_reg[7]_0 [1]),
        .I2(\gen_wsplitter.split_wlen [1]),
        .I3(\gen_wsplitter.split_wlen [2]),
        .I4(\gen_wsplitter.w_burst_continue_reg ),
        .I5(\gen_wsplitter.wcnt_reg[7]_0 [2]),
        .O(\gen_wsplitter.wcnt[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFB04CCCC)) 
    \gen_wsplitter.wcnt[6]_i_1 
       (.I0(\gen_wsplitter.wcnt_reg[7]_0 [5]),
        .I1(\gen_wsplitter.wcnt[7]_i_4_n_0 ),
        .I2(\gen_wsplitter.wcnt_reg[7]_0 [4]),
        .I3(\gen_wsplitter.wcnt_reg[7]_0 [6]),
        .I4(\gen_wsplitter.w_burst_continue_reg ),
        .O(\gen_wsplitter.wcnt_reg[7] [6]));
  LUT4 #(
    .INIT(16'h2000)) 
    \gen_wsplitter.wcnt[7]_i_1 
       (.I0(mr_axi_wready),
        .I1(s_axi_wvalid),
        .I2(\gen_pipelined.state_reg[1]_0 ),
        .I3(\gen_wsplitter.wcnt_last ),
        .O(E));
  LUT6 #(
    .INIT(64'hBBBB8888BBB78888)) 
    \gen_wsplitter.wcnt[7]_i_2 
       (.I0(\gen_wsplitter.wcnt_reg[7]_0 [7]),
        .I1(\gen_wsplitter.w_burst_continue_reg ),
        .I2(\gen_wsplitter.wcnt_reg[7]_0 [6]),
        .I3(\gen_wsplitter.wcnt_reg[7]_0 [4]),
        .I4(\gen_wsplitter.wcnt[7]_i_4_n_0 ),
        .I5(\gen_wsplitter.wcnt_reg[7]_0 [5]),
        .O(\gen_wsplitter.wcnt_reg[7] [7]));
  LUT5 #(
    .INIT(32'hF3F3A3F3)) 
    \gen_wsplitter.wcnt[7]_i_3 
       (.I0(\gen_wsplitter.wcnt_reg[7]_0 [7]),
        .I1(Q),
        .I2(\gen_wsplitter.w_burst_continue_reg ),
        .I3(\gen_wsplitter.wcnt_last_reg ),
        .I4(\gen_wsplitter.wcnt_reg[7]_0 [6]),
        .O(\gen_wsplitter.wcnt_last ));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \gen_wsplitter.wcnt[7]_i_4 
       (.I0(\gen_wsplitter.wcnt_reg[7]_0 [2]),
        .I1(\gen_wsplitter.split_wlen [2]),
        .I2(\gen_wsplitter.wcnt[3]_i_2_n_0 ),
        .I3(\gen_wsplitter.split_wlen [3]),
        .I4(\gen_wsplitter.w_burst_continue_reg ),
        .I5(\gen_wsplitter.wcnt_reg[7]_0 [3]),
        .O(\gen_wsplitter.wcnt[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \gen_wsplitter.wcnt_last_i_1 
       (.I0(\gen_wsplitter.wcnt_last_reg_0 ),
        .I1(\gen_wsplitter.wcnt_reg[7]_0 [3]),
        .I2(\gen_wsplitter.wcnt_reg[7]_0 [2]),
        .I3(\gen_wsplitter.wcnt_reg[7]_0 [7]),
        .I4(\gen_wsplitter.wcnt_last_i_3_n_0 ),
        .O(\gen_wsplitter.wcnt_reg[3] ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \gen_wsplitter.wcnt_last_i_3 
       (.I0(\gen_wsplitter.split_wlen [1]),
        .I1(\gen_wsplitter.split_wlen [2]),
        .I2(\gen_wsplitter.split_wlen [3]),
        .I3(\gen_wsplitter.split_wlen [0]),
        .I4(\gen_wsplitter.w_burst_continue_reg ),
        .O(\gen_wsplitter.wcnt_last_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1024]_i_1 
       (.I0(\skid_buffer_reg[1024] ),
        .I1(\gen_wsplitter.w_burst_continue_reg ),
        .I2(Q),
        .O(D));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_axic_reg_srl_fifo" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3
   (\gen_pipelined.state_reg[2]_0 ,
    s_axi_bid,
    Q,
    aclk,
    areset,
    \gen_pipelined.state_reg[2]_1 ,
    exit_awvalid,
    mr_axi_awready,
    \gen_wsplitter.b_suppress ,
    s_axi_bready,
    mr_axi_bvalid,
    \gen_pipelined.state_reg[2]_2 );
  output \gen_pipelined.state_reg[2]_0 ;
  output [1:0]s_axi_bid;
  input [1:0]Q;
  input aclk;
  input areset;
  input \gen_pipelined.state_reg[2]_1 ;
  input exit_awvalid;
  input mr_axi_awready;
  input \gen_wsplitter.b_suppress ;
  input s_axi_bready;
  input mr_axi_bvalid;
  input \gen_pipelined.state_reg[2]_2 ;

  wire [1:0]Q;
  wire aclk;
  wire areset;
  wire exit_awvalid;
  wire \fifoaddr[0]_i_1__1_n_0 ;
  wire \fifoaddr[1]_i_1__1_n_0 ;
  wire \fifoaddr[2]_i_1__0_n_0 ;
  wire \fifoaddr[3]_i_1__1_n_0 ;
  wire \fifoaddr[3]_i_2__1_n_0 ;
  wire \fifoaddr[3]_i_3__1_n_0 ;
  wire fifoaddr_afull_i_1__1_n_0;
  wire fifoaddr_afull_i_2__1_n_0;
  wire fifoaddr_afull_i_3__1_n_0;
  wire [3:0]fifoaddr_reg__0;
  wire \gen_pipelined.mesg_reg ;
  wire \gen_pipelined.mesg_reg[1]_i_1_n_0 ;
  wire \gen_pipelined.mesg_reg[2]_i_1_n_0 ;
  wire \gen_pipelined.state[0]_i_1_n_0 ;
  wire \gen_pipelined.state[0]_i_2__1_n_0 ;
  wire \gen_pipelined.state[0]_i_3_n_0 ;
  wire \gen_pipelined.state[1]_i_1_n_0 ;
  wire \gen_pipelined.state[2]_i_1_n_0 ;
  wire \gen_pipelined.state_reg[2]_0 ;
  wire \gen_pipelined.state_reg[2]_1 ;
  wire \gen_pipelined.state_reg[2]_2 ;
  wire \gen_pipelined.state_reg_n_0_[0] ;
  wire \gen_pipelined.state_reg_n_0_[1] ;
  wire \gen_wsplitter.b_suppress ;
  wire mr_axi_awready;
  wire mr_axi_bvalid;
  wire p_30_out;
  wire p_31_out;
  wire [1:0]s_axi_bid;
  wire s_axi_bready;
  wire [4:4]sel0__0;
  wire shift_qual;

  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifoaddr[0]_i_1__1 
       (.I0(fifoaddr_reg__0[0]),
        .O(\fifoaddr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifoaddr[1]_i_1__1 
       (.I0(fifoaddr_reg__0[1]),
        .I1(\fifoaddr[3]_i_3__1_n_0 ),
        .I2(fifoaddr_reg__0[0]),
        .O(\fifoaddr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \fifoaddr[2]_i_1__0 
       (.I0(fifoaddr_reg__0[2]),
        .I1(\fifoaddr[3]_i_3__1_n_0 ),
        .I2(fifoaddr_reg__0[0]),
        .I3(fifoaddr_reg__0[1]),
        .O(\fifoaddr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5080808080808080)) 
    \fifoaddr[3]_i_1__1 
       (.I0(\gen_pipelined.state_reg[2]_1 ),
        .I1(\gen_pipelined.state_reg_n_0_[0] ),
        .I2(\gen_pipelined.state_reg_n_0_[1] ),
        .I3(exit_awvalid),
        .I4(mr_axi_awready),
        .I5(\gen_pipelined.state_reg[2]_0 ),
        .O(\fifoaddr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifoaddr[3]_i_2__1 
       (.I0(fifoaddr_reg__0[0]),
        .I1(\fifoaddr[3]_i_3__1_n_0 ),
        .I2(fifoaddr_reg__0[1]),
        .I3(fifoaddr_reg__0[2]),
        .I4(fifoaddr_reg__0[3]),
        .O(\fifoaddr[3]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \fifoaddr[3]_i_3__1 
       (.I0(\gen_pipelined.state_reg[2]_0 ),
        .I1(mr_axi_awready),
        .I2(exit_awvalid),
        .I3(\gen_pipelined.state_reg_n_0_[1] ),
        .I4(\gen_pipelined.state_reg[2]_1 ),
        .O(\fifoaddr[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFFFFF02000200)) 
    fifoaddr_afull_i_1__1
       (.I0(\fifoaddr[3]_i_3__1_n_0 ),
        .I1(fifoaddr_afull_i_2__1_n_0),
        .I2(fifoaddr_reg__0[1]),
        .I3(fifoaddr_reg__0[0]),
        .I4(fifoaddr_afull_i_3__1_n_0),
        .I5(sel0__0),
        .O(fifoaddr_afull_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    fifoaddr_afull_i_2__1
       (.I0(fifoaddr_reg__0[3]),
        .I1(fifoaddr_reg__0[2]),
        .O(fifoaddr_afull_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h7F00000000000000)) 
    fifoaddr_afull_i_3__1
       (.I0(\gen_pipelined.state_reg[2]_0 ),
        .I1(mr_axi_awready),
        .I2(exit_awvalid),
        .I3(\gen_pipelined.state_reg_n_0_[1] ),
        .I4(\gen_pipelined.state_reg_n_0_[0] ),
        .I5(\gen_pipelined.state_reg[2]_1 ),
        .O(fifoaddr_afull_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    fifoaddr_afull_reg
       (.C(aclk),
        .CE(1'b1),
        .D(fifoaddr_afull_i_1__1_n_0),
        .Q(sel0__0),
        .R(areset));
  FDSE #(
    .INIT(1'b1)) 
    \fifoaddr_reg[0] 
       (.C(aclk),
        .CE(\fifoaddr[3]_i_1__1_n_0 ),
        .D(\fifoaddr[0]_i_1__1_n_0 ),
        .Q(fifoaddr_reg__0[0]),
        .S(areset));
  FDSE #(
    .INIT(1'b1)) 
    \fifoaddr_reg[1] 
       (.C(aclk),
        .CE(\fifoaddr[3]_i_1__1_n_0 ),
        .D(\fifoaddr[1]_i_1__1_n_0 ),
        .Q(fifoaddr_reg__0[1]),
        .S(areset));
  FDSE #(
    .INIT(1'b1)) 
    \fifoaddr_reg[2] 
       (.C(aclk),
        .CE(\fifoaddr[3]_i_1__1_n_0 ),
        .D(\fifoaddr[2]_i_1__0_n_0 ),
        .Q(fifoaddr_reg__0[2]),
        .S(areset));
  FDSE #(
    .INIT(1'b1)) 
    \fifoaddr_reg[3] 
       (.C(aclk),
        .CE(\fifoaddr[3]_i_1__1_n_0 ),
        .D(\fifoaddr[3]_i_2__1_n_0 ),
        .Q(fifoaddr_reg__0[3]),
        .S(areset));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \gen_pipelined.mesg_reg[1]_i_1 
       (.I0(p_31_out),
        .I1(\gen_pipelined.state_reg_n_0_[1] ),
        .I2(\gen_pipelined.state_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(\gen_pipelined.mesg_reg ),
        .I5(s_axi_bid[0]),
        .O(\gen_pipelined.mesg_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \gen_pipelined.mesg_reg[2]_i_1 
       (.I0(p_30_out),
        .I1(\gen_pipelined.state_reg_n_0_[1] ),
        .I2(\gen_pipelined.state_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(\gen_pipelined.mesg_reg ),
        .I5(s_axi_bid[1]),
        .O(\gen_pipelined.mesg_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCF00FFFFDF55FFFF)) 
    \gen_pipelined.mesg_reg[2]_i_2 
       (.I0(\gen_pipelined.state_reg_n_0_[0] ),
        .I1(\gen_wsplitter.b_suppress ),
        .I2(s_axi_bready),
        .I3(mr_axi_bvalid),
        .I4(\gen_pipelined.state_reg_n_0_[1] ),
        .I5(\gen_pipelined.state_reg[2]_0 ),
        .O(\gen_pipelined.mesg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipelined.mesg_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_pipelined.mesg_reg[1]_i_1_n_0 ),
        .Q(s_axi_bid[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipelined.mesg_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_pipelined.mesg_reg[2]_i_1_n_0 ),
        .Q(s_axi_bid[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h3705330000000000)) 
    \gen_pipelined.state[0]_i_1 
       (.I0(\gen_pipelined.state_reg[2]_1 ),
        .I1(\gen_pipelined.state[0]_i_2__1_n_0 ),
        .I2(\gen_pipelined.state_reg[2]_2 ),
        .I3(\gen_pipelined.state_reg_n_0_[0] ),
        .I4(\gen_pipelined.state_reg[2]_0 ),
        .I5(\gen_pipelined.state_reg_n_0_[1] ),
        .O(\gen_pipelined.state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \gen_pipelined.state[0]_i_2__1 
       (.I0(fifoaddr_reg__0[3]),
        .I1(fifoaddr_reg__0[2]),
        .I2(fifoaddr_reg__0[1]),
        .I3(fifoaddr_reg__0[0]),
        .I4(\gen_pipelined.state_reg[2]_1 ),
        .I5(\gen_pipelined.state[0]_i_3_n_0 ),
        .O(\gen_pipelined.state[0]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'hD5)) 
    \gen_pipelined.state[0]_i_3 
       (.I0(\gen_pipelined.state_reg[2]_0 ),
        .I1(exit_awvalid),
        .I2(mr_axi_awready),
        .O(\gen_pipelined.state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFD5FF0000C00000)) 
    \gen_pipelined.state[1]_i_1 
       (.I0(\gen_pipelined.state_reg[2]_1 ),
        .I1(exit_awvalid),
        .I2(mr_axi_awready),
        .I3(\gen_pipelined.state_reg_n_0_[0] ),
        .I4(\gen_pipelined.state_reg[2]_0 ),
        .I5(\gen_pipelined.state_reg_n_0_[1] ),
        .O(\gen_pipelined.state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFCCFFFFFFFFFF)) 
    \gen_pipelined.state[2]_i_1 
       (.I0(sel0__0),
        .I1(\gen_pipelined.state_reg[2]_1 ),
        .I2(\gen_pipelined.state_reg[2]_2 ),
        .I3(\gen_pipelined.state_reg_n_0_[0] ),
        .I4(\gen_pipelined.state_reg[2]_0 ),
        .I5(\gen_pipelined.state_reg_n_0_[1] ),
        .O(\gen_pipelined.state[2]_i_1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipelined.state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_pipelined.state[0]_i_1_n_0 ),
        .Q(\gen_pipelined.state_reg_n_0_[0] ),
        .R(areset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipelined.state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_pipelined.state[1]_i_1_n_0 ),
        .Q(\gen_pipelined.state_reg_n_0_[1] ),
        .R(areset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipelined.state_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_pipelined.state[2]_i_1_n_0 ),
        .Q(\gen_pipelined.state_reg[2]_0 ),
        .R(areset));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_35 \gen_srls[1].srl_nx1 
       (.Q(Q[0]),
        .aclk(aclk),
        .\gen_pipelined.mesg_reg_reg[1] (fifoaddr_reg__0),
        .p_31_out(p_31_out),
        .shift_qual(shift_qual));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_36 \gen_srls[2].srl_nx1 
       (.Q(Q[1]),
        .aclk(aclk),
        .exit_awvalid(exit_awvalid),
        .\gen_pipelined.mesg_reg_reg[2] (fifoaddr_reg__0),
        .mr_axi_awready(mr_axi_awready),
        .p_30_out(p_30_out),
        .shift_qual(shift_qual),
        .\shift_reg_reg[0]_srl16_0 (\gen_pipelined.state_reg_n_0_[1] ),
        .\shift_reg_reg[0]_srl16_1 (\gen_pipelined.state_reg_n_0_[0] ),
        .\shift_reg_reg[0]_srl16_2 (\gen_pipelined.state_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_axic_reg_srl_fifo" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4
   (m_axi_awuser,
    \gen_no_wsplitter.gen_endpoint_woffset.w_burst_continue_reg ,
    s_axi_awready,
    s_axi_wready,
    m_axi_wvalid,
    m_axi_awvalid,
    m_axi_wuser,
    aclk,
    s_axi_awaddr,
    areset,
    \gen_no_wsplitter.gen_endpoint_woffset.w_burst_continue ,
    m_axi_wready,
    s_axi_wvalid,
    s_axi_wlast,
    s_axi_awvalid,
    m_axi_awready,
    s_axi_awlen);
  output [3:0]m_axi_awuser;
  output \gen_no_wsplitter.gen_endpoint_woffset.w_burst_continue_reg ;
  output s_axi_awready;
  output s_axi_wready;
  output m_axi_wvalid;
  output m_axi_awvalid;
  output [13:0]m_axi_wuser;
  input aclk;
  input [6:0]s_axi_awaddr;
  input areset;
  input \gen_no_wsplitter.gen_endpoint_woffset.w_burst_continue ;
  input m_axi_wready;
  input s_axi_wvalid;
  input s_axi_wlast;
  input s_axi_awvalid;
  input m_axi_awready;
  input [3:0]s_axi_awlen;

  wire aclk;
  wire areset;
  wire fifoaddr0__0;
  wire fifoaddr15_out;
  wire \fifoaddr[0]_i_1_n_0 ;
  wire \fifoaddr[1]_i_1_n_0 ;
  wire \fifoaddr[2]_i_1_n_0 ;
  wire \fifoaddr[3]_i_1_n_0 ;
  wire \fifoaddr[3]_i_2_n_0 ;
  wire fifoaddr_afull04_out;
  wire fifoaddr_afull1;
  wire fifoaddr_afull12_in;
  wire fifoaddr_afull_i_1_n_0;
  wire [3:0]fifoaddr_reg__0;
  wire \gen_no_wsplitter.gen_endpoint_woffset.woffset_pop__0 ;
  wire \gen_no_wsplitter.gen_endpoint_woffset.woffset_push__0 ;
  wire \gen_no_wsplitter.gen_endpoint_woffset.woffset_vacancy ;
  wire \gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ;
  wire [13:0]\gen_pipelined.mesg_reg ;
  wire \gen_pipelined.mesg_reg[13]_i_1_n_0 ;
  wire \gen_pipelined.srl2mesg ;
  wire \gen_pipelined.state[0]_i_1_n_0 ;
  wire \gen_pipelined.state[0]_i_2_n_0 ;
  wire \gen_pipelined.state[0]_i_3_n_0 ;
  wire \gen_pipelined.state[1]_i_1_n_0 ;
  wire \gen_pipelined.state[2]_i_1_n_0 ;
  wire \gen_pipelined.state[2]_i_2_n_0 ;
  wire \gen_pipelined.state_reg_n_0_[0] ;
  wire \gen_srls[4].srl_nx1_n_1 ;
  wire \gen_srls[5].srl_nx1_n_1 ;
  wire \gen_srls[6].srl_nx1_n_1 ;
  wire m_axi_awready;
  wire [3:0]m_axi_awuser;
  wire m_axi_awvalid;
  wire m_axi_wready;
  wire [13:0]m_axi_wuser;
  wire m_axi_wvalid;
  wire [6:0]s_axi_awaddr;
  wire [3:0]s_axi_awlen;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [4:4]sel0;
  wire shift;
  wire \NLW_gen_srls[13].srl_nx1_aclk_UNCONNECTED ;
  wire [0:0]\NLW_gen_srls[13].srl_nx1_D_UNCONNECTED ;
  wire [3:0]\NLW_gen_srls[13].srl_nx1_Q_UNCONNECTED ;
  wire [0:0]\NLW_gen_srls[13].srl_nx1_s_axi_awaddr_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \fifoaddr[0]_i_1 
       (.I0(fifoaddr_reg__0[0]),
        .O(\fifoaddr[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \fifoaddr[1]_i_1 
       (.I0(fifoaddr_reg__0[0]),
        .I1(fifoaddr15_out),
        .I2(fifoaddr_reg__0[1]),
        .O(\fifoaddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \fifoaddr[2]_i_1 
       (.I0(fifoaddr_reg__0[0]),
        .I1(fifoaddr15_out),
        .I2(fifoaddr_reg__0[2]),
        .I3(fifoaddr_reg__0[1]),
        .O(\fifoaddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h808080800A808080)) 
    \fifoaddr[3]_i_1 
       (.I0(\gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ),
        .I1(\gen_pipelined.state_reg_n_0_[0] ),
        .I2(\gen_no_wsplitter.gen_endpoint_woffset.woffset_pop__0 ),
        .I3(\gen_no_wsplitter.gen_endpoint_woffset.woffset_vacancy ),
        .I4(s_axi_awvalid),
        .I5(m_axi_awready),
        .O(\fifoaddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \fifoaddr[3]_i_2 
       (.I0(fifoaddr15_out),
        .I1(fifoaddr_reg__0[0]),
        .I2(fifoaddr_reg__0[1]),
        .I3(fifoaddr_reg__0[3]),
        .I4(fifoaddr_reg__0[2]),
        .O(\fifoaddr[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \fifoaddr[3]_i_3 
       (.I0(m_axi_awready),
        .I1(s_axi_awvalid),
        .I2(\gen_no_wsplitter.gen_endpoint_woffset.woffset_vacancy ),
        .I3(\gen_no_wsplitter.gen_endpoint_woffset.woffset_pop__0 ),
        .I4(\gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ),
        .O(fifoaddr15_out));
  LUT5 #(
    .INIT(32'h0000FF2A)) 
    fifoaddr_afull_i_1
       (.I0(sel0),
        .I1(fifoaddr0__0),
        .I2(fifoaddr_afull1),
        .I3(fifoaddr_afull04_out),
        .I4(areset),
        .O(fifoaddr_afull_i_1_n_0));
  LUT6 #(
    .INIT(64'hBF00000000000000)) 
    fifoaddr_afull_i_2
       (.I0(m_axi_awready),
        .I1(s_axi_awvalid),
        .I2(\gen_no_wsplitter.gen_endpoint_woffset.woffset_vacancy ),
        .I3(\gen_no_wsplitter.gen_endpoint_woffset.woffset_pop__0 ),
        .I4(\gen_pipelined.state_reg_n_0_[0] ),
        .I5(\gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ),
        .O(fifoaddr0__0));
  LUT4 #(
    .INIT(16'h2000)) 
    fifoaddr_afull_i_3
       (.I0(fifoaddr_reg__0[2]),
        .I1(fifoaddr_reg__0[0]),
        .I2(fifoaddr_reg__0[3]),
        .I3(fifoaddr_reg__0[1]),
        .O(fifoaddr_afull1));
  LUT5 #(
    .INIT(32'h20000000)) 
    fifoaddr_afull_i_4
       (.I0(\gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ),
        .I1(\gen_no_wsplitter.gen_endpoint_woffset.woffset_pop__0 ),
        .I2(\gen_no_wsplitter.gen_endpoint_woffset.woffset_vacancy ),
        .I3(\gen_no_wsplitter.gen_endpoint_woffset.woffset_push__0 ),
        .I4(fifoaddr_afull12_in),
        .O(fifoaddr_afull04_out));
  LUT4 #(
    .INIT(16'h2000)) 
    fifoaddr_afull_i_5
       (.I0(fifoaddr_reg__0[2]),
        .I1(fifoaddr_reg__0[1]),
        .I2(fifoaddr_reg__0[0]),
        .I3(fifoaddr_reg__0[3]),
        .O(fifoaddr_afull12_in));
  FDRE #(
    .INIT(1'b0)) 
    fifoaddr_afull_reg
       (.C(aclk),
        .CE(1'b1),
        .D(fifoaddr_afull_i_1_n_0),
        .Q(sel0),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \fifoaddr_reg[0] 
       (.C(aclk),
        .CE(\fifoaddr[3]_i_1_n_0 ),
        .D(\fifoaddr[0]_i_1_n_0 ),
        .Q(fifoaddr_reg__0[0]),
        .S(areset));
  FDSE #(
    .INIT(1'b1)) 
    \fifoaddr_reg[1] 
       (.C(aclk),
        .CE(\fifoaddr[3]_i_1_n_0 ),
        .D(\fifoaddr[1]_i_1_n_0 ),
        .Q(fifoaddr_reg__0[1]),
        .S(areset));
  FDSE #(
    .INIT(1'b1)) 
    \fifoaddr_reg[2] 
       (.C(aclk),
        .CE(\fifoaddr[3]_i_1_n_0 ),
        .D(\fifoaddr[2]_i_1_n_0 ),
        .Q(fifoaddr_reg__0[2]),
        .S(areset));
  FDSE #(
    .INIT(1'b1)) 
    \fifoaddr_reg[3] 
       (.C(aclk),
        .CE(\fifoaddr[3]_i_1_n_0 ),
        .D(\fifoaddr[3]_i_2_n_0 ),
        .Q(fifoaddr_reg__0[3]),
        .S(areset));
  LUT6 #(
    .INIT(64'h0F0FCF0F5F5FDF5F)) 
    \gen_pipelined.mesg_reg[13]_i_1 
       (.I0(\gen_no_wsplitter.gen_endpoint_woffset.woffset_vacancy ),
        .I1(s_axi_wlast),
        .I2(\gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ),
        .I3(s_axi_wvalid),
        .I4(m_axi_wready),
        .I5(\gen_pipelined.state_reg_n_0_[0] ),
        .O(\gen_pipelined.mesg_reg[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pipelined.mesg_reg[4]_i_2 
       (.I0(\gen_pipelined.state_reg_n_0_[0] ),
        .I1(\gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ),
        .O(\gen_pipelined.srl2mesg ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipelined.mesg_reg_reg[4] 
       (.C(aclk),
        .CE(\gen_pipelined.mesg_reg[13]_i_1_n_0 ),
        .D(\gen_srls[4].srl_nx1_n_1 ),
        .Q(\gen_pipelined.mesg_reg [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipelined.mesg_reg_reg[5] 
       (.C(aclk),
        .CE(\gen_pipelined.mesg_reg[13]_i_1_n_0 ),
        .D(\gen_srls[5].srl_nx1_n_1 ),
        .Q(\gen_pipelined.mesg_reg [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipelined.mesg_reg_reg[6] 
       (.C(aclk),
        .CE(\gen_pipelined.mesg_reg[13]_i_1_n_0 ),
        .D(\gen_srls[6].srl_nx1_n_1 ),
        .Q(\gen_pipelined.mesg_reg [6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pipelined.state[0]_i_1 
       (.I0(\gen_pipelined.state[0]_i_2_n_0 ),
        .I1(areset),
        .O(\gen_pipelined.state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF500000000000)) 
    \gen_pipelined.state[0]_i_2 
       (.I0(\gen_no_wsplitter.gen_endpoint_woffset.woffset_pop__0 ),
        .I1(\gen_pipelined.state[0]_i_3_n_0 ),
        .I2(\gen_no_wsplitter.gen_endpoint_woffset.woffset_vacancy ),
        .I3(\gen_no_wsplitter.gen_endpoint_woffset.woffset_push__0 ),
        .I4(\gen_pipelined.state_reg_n_0_[0] ),
        .I5(\gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ),
        .O(\gen_pipelined.state[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_pipelined.state[0]_i_3 
       (.I0(fifoaddr_reg__0[2]),
        .I1(fifoaddr_reg__0[3]),
        .I2(fifoaddr_reg__0[0]),
        .I3(fifoaddr_reg__0[1]),
        .O(\gen_pipelined.state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B888BA88)) 
    \gen_pipelined.state[1]_i_1 
       (.I0(\gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ),
        .I1(\gen_pipelined.state_reg_n_0_[0] ),
        .I2(\gen_no_wsplitter.gen_endpoint_woffset.woffset_push__0 ),
        .I3(\gen_no_wsplitter.gen_endpoint_woffset.woffset_vacancy ),
        .I4(\gen_no_wsplitter.gen_endpoint_woffset.woffset_pop__0 ),
        .I5(areset),
        .O(\gen_pipelined.state[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \gen_pipelined.state[1]_i_2 
       (.I0(\gen_no_wsplitter.gen_endpoint_woffset.woffset_vacancy ),
        .I1(s_axi_awvalid),
        .I2(m_axi_awready),
        .O(\gen_no_wsplitter.gen_endpoint_woffset.woffset_push__0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \gen_pipelined.state[1]_i_3 
       (.I0(m_axi_wready),
        .I1(s_axi_wvalid),
        .I2(\gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ),
        .I3(s_axi_wlast),
        .O(\gen_no_wsplitter.gen_endpoint_woffset.woffset_pop__0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pipelined.state[2]_i_1 
       (.I0(\gen_pipelined.state[2]_i_2_n_0 ),
        .I1(areset),
        .O(\gen_pipelined.state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDCFCFFFFFFFFFFFF)) 
    \gen_pipelined.state[2]_i_2 
       (.I0(sel0),
        .I1(\gen_no_wsplitter.gen_endpoint_woffset.woffset_pop__0 ),
        .I2(\gen_no_wsplitter.gen_endpoint_woffset.woffset_vacancy ),
        .I3(\gen_no_wsplitter.gen_endpoint_woffset.woffset_push__0 ),
        .I4(\gen_pipelined.state_reg_n_0_[0] ),
        .I5(\gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ),
        .O(\gen_pipelined.state[2]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipelined.state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_pipelined.state[0]_i_1_n_0 ),
        .Q(\gen_pipelined.state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipelined.state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_pipelined.state[1]_i_1_n_0 ),
        .Q(\gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ),
        .R(1'b0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipelined.state_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_pipelined.state[2]_i_1_n_0 ),
        .Q(\gen_no_wsplitter.gen_endpoint_woffset.woffset_vacancy ),
        .R(1'b0));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_12 \gen_srls[13].srl_nx1 
       (.D(\NLW_gen_srls[13].srl_nx1_D_UNCONNECTED [0]),
        .Q(\NLW_gen_srls[13].srl_nx1_Q_UNCONNECTED [3:0]),
        .aclk(\NLW_gen_srls[13].srl_nx1_aclk_UNCONNECTED ),
        .\gen_no_wsplitter.gen_endpoint_woffset.woffset_vacancy (\gen_no_wsplitter.gen_endpoint_woffset.woffset_vacancy ),
        .\gen_no_wsplitter.gen_endpoint_woffset.woffset_valid (\gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ),
        .\gen_pipelined.mesg_reg_reg[13] (\gen_pipelined.state_reg_n_0_[0] ),
        .m_axi_awready(m_axi_awready),
        .s_axi_awaddr(\NLW_gen_srls[13].srl_nx1_s_axi_awaddr_UNCONNECTED [0]),
        .s_axi_awvalid(s_axi_awvalid),
        .shift(shift));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_16 \gen_srls[4].srl_nx1 
       (.D(\gen_srls[4].srl_nx1_n_1 ),
        .Q(fifoaddr_reg__0),
        .aclk(aclk),
        .\gen_pipelined.srl2mesg (\gen_pipelined.srl2mesg ),
        .m_axi_awuser(m_axi_awuser[1]),
        .s_axi_awaddr(s_axi_awaddr[4:3]),
        .s_axi_awlen(s_axi_awlen[1:0]),
        .shift(shift));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_17 \gen_srls[5].srl_nx1 
       (.D(\gen_srls[5].srl_nx1_n_1 ),
        .Q(fifoaddr_reg__0),
        .aclk(aclk),
        .\gen_no_wsplitter.gen_endpoint_woffset.woffset_valid (\gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ),
        .\gen_pipelined.mesg_reg_reg[5] (\gen_pipelined.state_reg_n_0_[0] ),
        .m_axi_awuser(m_axi_awuser[2]),
        .s_axi_awaddr(s_axi_awaddr[5:3]),
        .s_axi_awlen(s_axi_awlen[2:0]),
        .shift(shift));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_18 \gen_srls[6].srl_nx1 
       (.D(\gen_srls[6].srl_nx1_n_1 ),
        .Q(fifoaddr_reg__0),
        .aclk(aclk),
        .\gen_no_wsplitter.gen_endpoint_woffset.woffset_valid (\gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ),
        .\gen_pipelined.mesg_reg_reg[6] (\gen_pipelined.state_reg_n_0_[0] ),
        .m_axi_awuser(m_axi_awuser[3]),
        .s_axi_awaddr(s_axi_awaddr[6:3]),
        .s_axi_awlen(s_axi_awlen),
        .shift(shift));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_awvalid_INST_0
       (.I0(s_axi_awvalid),
        .I1(\gen_no_wsplitter.gen_endpoint_woffset.woffset_vacancy ),
        .O(m_axi_awvalid));
  LUT2 #(
    .INIT(4'hB)) 
    \m_axi_wuser[75]_INST_0 
       (.I0(\gen_pipelined.mesg_reg [4]),
        .I1(s_axi_wlast),
        .O(m_axi_wuser[11]));
  LUT2 #(
    .INIT(4'hB)) 
    \m_axi_wuser[76]_INST_0 
       (.I0(\gen_pipelined.mesg_reg [5]),
        .I1(s_axi_wlast),
        .O(m_axi_wuser[12]));
  LUT2 #(
    .INIT(4'hB)) 
    \m_axi_wuser[77]_INST_0 
       (.I0(\gen_pipelined.mesg_reg [6]),
        .I1(s_axi_wlast),
        .O(m_axi_wuser[13]));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_wvalid_INST_0
       (.I0(s_axi_wvalid),
        .I1(\gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ),
        .O(m_axi_wvalid));
  LUT2 #(
    .INIT(4'h4)) 
    s_axi_awready_INST_0
       (.I0(m_axi_awready),
        .I1(\gen_no_wsplitter.gen_endpoint_woffset.woffset_vacancy ),
        .O(s_axi_awready));
  LUT2 #(
    .INIT(4'h4)) 
    s_axi_wready_INST_0
       (.I0(m_axi_wready),
        .I1(\gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ),
        .O(s_axi_wready));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_counter" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter
   (Q,
    rd_addrb_incr,
    \gen_normal_area.fifo_node_payld_empty ,
    m_sc_recv,
    \gen_rd.fifo_empty_r ,
    SR,
    s_sc_aclk);
  output [5:0]Q;
  output rd_addrb_incr;
  input \gen_normal_area.fifo_node_payld_empty ;
  input [0:0]m_sc_recv;
  input \gen_rd.fifo_empty_r ;
  input [0:0]SR;
  input s_sc_aclk;

  wire [5:0]Q;
  wire [0:0]SR;
  wire \count_r[0]_i_1__0_n_0 ;
  wire \count_r[1]_i_1__0_n_0 ;
  wire \count_r[2]_i_1__1_n_0 ;
  wire \count_r[3]_i_1__1_n_0 ;
  wire \count_r[4]_i_1__1_n_0 ;
  wire \count_r[5]_i_1__1_n_0 ;
  wire \count_r[5]_i_2__1_n_0 ;
  wire \gen_normal_area.fifo_node_payld_empty ;
  wire \gen_rd.fifo_empty_r ;
  wire [0:0]m_sc_recv;
  wire rd_addrb_incr;
  wire s_sc_aclk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_r[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h1EE1)) 
    \count_r[1]_i_1__0 
       (.I0(\gen_normal_area.fifo_node_payld_empty ),
        .I1(m_sc_recv),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\count_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h666AAAA9)) 
    \count_r[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(m_sc_recv),
        .I3(\gen_normal_area.fifo_node_payld_empty ),
        .I4(Q[1]),
        .O(\count_r[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_r[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\count_r[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_r[4]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_r[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \count_r[5]_i_1__1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\count_r[5]_i_2__1_n_0 ),
        .O(\count_r[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00A80000FFFFAAFE)) 
    \count_r[5]_i_2__1 
       (.I0(Q[1]),
        .I1(\gen_normal_area.fifo_node_payld_empty ),
        .I2(m_sc_recv),
        .I3(\gen_rd.fifo_empty_r ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\count_r[5]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[0] 
       (.C(s_sc_aclk),
        .CE(rd_addrb_incr),
        .D(\count_r[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[1] 
       (.C(s_sc_aclk),
        .CE(rd_addrb_incr),
        .D(\count_r[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[2] 
       (.C(s_sc_aclk),
        .CE(rd_addrb_incr),
        .D(\count_r[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[3] 
       (.C(s_sc_aclk),
        .CE(rd_addrb_incr),
        .D(\count_r[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[4] 
       (.C(s_sc_aclk),
        .CE(rd_addrb_incr),
        .D(\count_r[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[5] 
       (.C(s_sc_aclk),
        .CE(rd_addrb_incr),
        .D(\count_r[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(SR));
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_mem_rep[0].inst_xpm_memory_i_2 
       (.I0(\gen_normal_area.fifo_node_payld_empty ),
        .I1(m_sc_recv),
        .I2(\gen_rd.fifo_empty_r ),
        .O(rd_addrb_incr));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_counter" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter_0
   (Q,
    s_sc_send,
    arb_stall_late,
    \count_r_reg[5]_0 ,
    s_sc_valid,
    s_sc_aclk);
  output [5:0]Q;
  input [0:0]s_sc_send;
  input arb_stall_late;
  input [0:0]\count_r_reg[5]_0 ;
  input s_sc_valid;
  input s_sc_aclk;

  wire [5:0]Q;
  wire arb_stall_late;
  wire \count_r[0]_i_1_n_0 ;
  wire \count_r[1]_i_1_n_0 ;
  wire \count_r[2]_i_1__0_n_0 ;
  wire \count_r[3]_i_1__0_n_0 ;
  wire \count_r[4]_i_1__0_n_0 ;
  wire \count_r[5]_i_1_n_0 ;
  wire \count_r[5]_i_2__0_n_0 ;
  wire [0:0]\count_r_reg[5]_0 ;
  wire s_sc_aclk;
  wire [0:0]s_sc_send;
  wire s_sc_valid;

  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_1 
       (.I0(Q[0]),
        .O(\count_r[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_r[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_r[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \count_r[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\count_r[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_r[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\count_r[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_r[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_r[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6AA9)) 
    \count_r[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\count_r[5]_i_2__0_n_0 ),
        .O(\count_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08000000FFFFFFAE)) 
    \count_r[5]_i_2__0 
       (.I0(Q[1]),
        .I1(s_sc_send),
        .I2(arb_stall_late),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\count_r[5]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[0] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_r_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[1] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_r_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[2] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_r_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[3] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_r_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[4] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_r_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[5] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_r_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_counter" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter_2
   (Q,
    rd_addrb_incr,
    \gen_normal_area.fifo_node_payld_empty ,
    m_sc_recv,
    \gen_rd.fifo_empty_r ,
    SR,
    s_sc_aclk);
  output [5:0]Q;
  output rd_addrb_incr;
  input \gen_normal_area.fifo_node_payld_empty ;
  input [0:0]m_sc_recv;
  input \gen_rd.fifo_empty_r ;
  input [0:0]SR;
  input s_sc_aclk;

  wire [5:0]Q;
  wire [0:0]SR;
  wire \count_r[0]_i_1__1_n_0 ;
  wire \count_r[1]_i_1__1_n_0 ;
  wire \count_r[2]_i_1__1_n_0 ;
  wire \count_r[3]_i_1__1_n_0 ;
  wire \count_r[4]_i_1__1_n_0 ;
  wire \count_r[5]_i_1__1_n_0 ;
  wire \count_r[5]_i_2__1_n_0 ;
  wire \gen_normal_area.fifo_node_payld_empty ;
  wire \gen_rd.fifo_empty_r ;
  wire [0:0]m_sc_recv;
  wire rd_addrb_incr;
  wire s_sc_aclk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_r[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h6669)) 
    \count_r[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(m_sc_recv),
        .I3(\gen_normal_area.fifo_node_payld_empty ),
        .O(\count_r[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h56AAAAA9)) 
    \count_r[2]_i_1__1 
       (.I0(Q[2]),
        .I1(m_sc_recv),
        .I2(\gen_normal_area.fifo_node_payld_empty ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\count_r[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_r[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\count_r[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_r[4]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\count_r[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \count_r[5]_i_1__1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\count_r[5]_i_2__1_n_0 ),
        .O(\count_r[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00A8FFFF0000AAFE)) 
    \count_r[5]_i_2__1 
       (.I0(Q[0]),
        .I1(\gen_normal_area.fifo_node_payld_empty ),
        .I2(m_sc_recv),
        .I3(\gen_rd.fifo_empty_r ),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\count_r[5]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[0] 
       (.C(s_sc_aclk),
        .CE(rd_addrb_incr),
        .D(\count_r[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[1] 
       (.C(s_sc_aclk),
        .CE(rd_addrb_incr),
        .D(\count_r[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[2] 
       (.C(s_sc_aclk),
        .CE(rd_addrb_incr),
        .D(\count_r[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[3] 
       (.C(s_sc_aclk),
        .CE(rd_addrb_incr),
        .D(\count_r[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[4] 
       (.C(s_sc_aclk),
        .CE(rd_addrb_incr),
        .D(\count_r[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[5] 
       (.C(s_sc_aclk),
        .CE(rd_addrb_incr),
        .D(\count_r[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(SR));
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_mem_rep[0].inst_xpm_memory_i_1 
       (.I0(\gen_normal_area.fifo_node_payld_empty ),
        .I1(m_sc_recv),
        .I2(\gen_rd.fifo_empty_r ),
        .O(rd_addrb_incr));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_counter" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter_3
   (Q,
    s_sc_send,
    arb_stall_late,
    \count_r_reg[5]_0 ,
    s_sc_valid,
    s_sc_aclk);
  output [5:0]Q;
  input [0:0]s_sc_send;
  input arb_stall_late;
  input [0:0]\count_r_reg[5]_0 ;
  input s_sc_valid;
  input s_sc_aclk;

  wire [5:0]Q;
  wire arb_stall_late;
  wire \count_r[0]_i_1__0_n_0 ;
  wire \count_r[1]_i_1__0_n_0 ;
  wire \count_r[2]_i_1__0_n_0 ;
  wire \count_r[3]_i_1__0_n_0 ;
  wire \count_r[4]_i_1__0_n_0 ;
  wire \count_r[5]_i_1_n_0 ;
  wire \count_r[5]_i_2__0_n_0 ;
  wire [0:0]\count_r_reg[5]_0 ;
  wire s_sc_aclk;
  wire [0:0]s_sc_send;
  wire s_sc_valid;

  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_r[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_r[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\count_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count_r[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\count_r[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_r[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\count_r[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_r[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\count_r[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6AA9)) 
    \count_r[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\count_r[5]_i_2__0_n_0 ),
        .O(\count_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF0000FFAE)) 
    \count_r[5]_i_2__0 
       (.I0(Q[0]),
        .I1(s_sc_send),
        .I2(arb_stall_late),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\count_r[5]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[0] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(\count_r_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[1] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_r_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[2] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_r_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[3] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_r_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[4] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_r_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[5] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_r_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_counter" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter_6
   (Q,
    rd_addrb_incr,
    \gen_normal_area.fifo_node_payld_empty ,
    m_sc_recv,
    \gen_rd.fifo_empty_r ,
    SR,
    s_sc_aclk);
  output [5:0]Q;
  output rd_addrb_incr;
  input \gen_normal_area.fifo_node_payld_empty ;
  input [0:0]m_sc_recv;
  input \gen_rd.fifo_empty_r ;
  input [0:0]SR;
  input s_sc_aclk;

  wire [5:0]Q;
  wire [0:0]SR;
  wire \count_r[0]_i_1__0_n_0 ;
  wire \count_r[1]_i_1__0_n_0 ;
  wire \count_r[2]_i_1__1_n_0 ;
  wire \count_r[3]_i_1__1_n_0 ;
  wire \count_r[4]_i_1__1_n_0 ;
  wire \count_r[5]_i_1__1_n_0 ;
  wire \count_r[5]_i_2__1_n_0 ;
  wire \gen_normal_area.fifo_node_payld_empty ;
  wire \gen_rd.fifo_empty_r ;
  wire [0:0]m_sc_recv;
  wire rd_addrb_incr;
  wire s_sc_aclk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_r[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h1EE1)) 
    \count_r[1]_i_1__0 
       (.I0(\gen_normal_area.fifo_node_payld_empty ),
        .I1(m_sc_recv),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\count_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h666AAAA9)) 
    \count_r[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(m_sc_recv),
        .I3(\gen_normal_area.fifo_node_payld_empty ),
        .I4(Q[1]),
        .O(\count_r[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_r[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\count_r[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_r[4]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_r[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \count_r[5]_i_1__1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\count_r[5]_i_2__1_n_0 ),
        .O(\count_r[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00A80000FFFFAAFE)) 
    \count_r[5]_i_2__1 
       (.I0(Q[1]),
        .I1(\gen_normal_area.fifo_node_payld_empty ),
        .I2(m_sc_recv),
        .I3(\gen_rd.fifo_empty_r ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\count_r[5]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[0] 
       (.C(s_sc_aclk),
        .CE(rd_addrb_incr),
        .D(\count_r[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[1] 
       (.C(s_sc_aclk),
        .CE(rd_addrb_incr),
        .D(\count_r[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[2] 
       (.C(s_sc_aclk),
        .CE(rd_addrb_incr),
        .D(\count_r[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[3] 
       (.C(s_sc_aclk),
        .CE(rd_addrb_incr),
        .D(\count_r[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[4] 
       (.C(s_sc_aclk),
        .CE(rd_addrb_incr),
        .D(\count_r[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[5] 
       (.C(s_sc_aclk),
        .CE(rd_addrb_incr),
        .D(\count_r[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(SR));
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_mem_rep[0].inst_xpm_memory_i_1 
       (.I0(\gen_normal_area.fifo_node_payld_empty ),
        .I1(m_sc_recv),
        .I2(\gen_rd.fifo_empty_r ),
        .O(rd_addrb_incr));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_counter" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter_7
   (Q,
    s_sc_send,
    arb_stall_late,
    \count_r_reg[5]_0 ,
    s_sc_valid,
    s_sc_aclk);
  output [5:0]Q;
  input [0:0]s_sc_send;
  input arb_stall_late;
  input [0:0]\count_r_reg[5]_0 ;
  input s_sc_valid;
  input s_sc_aclk;

  wire [5:0]Q;
  wire arb_stall_late;
  wire \count_r[0]_i_1_n_0 ;
  wire \count_r[1]_i_1_n_0 ;
  wire \count_r[2]_i_1__0_n_0 ;
  wire \count_r[3]_i_1__0_n_0 ;
  wire \count_r[4]_i_1__0_n_0 ;
  wire \count_r[5]_i_1_n_0 ;
  wire \count_r[5]_i_2__0_n_0 ;
  wire [0:0]\count_r_reg[5]_0 ;
  wire s_sc_aclk;
  wire [0:0]s_sc_send;
  wire s_sc_valid;

  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_1 
       (.I0(Q[0]),
        .O(\count_r[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_r[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_r[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \count_r[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\count_r[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_r[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\count_r[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_r[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_r[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6AA9)) 
    \count_r[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\count_r[5]_i_2__0_n_0 ),
        .O(\count_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08000000FFFFFFAE)) 
    \count_r[5]_i_2__0 
       (.I0(Q[1]),
        .I1(s_sc_send),
        .I2(arb_stall_late),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\count_r[5]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[0] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_r_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[1] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_r_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[2] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_r_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[3] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_r_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[4] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_r_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[5] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_r_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_counter" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter__parameterized0
   (areset_r_reg,
    m_sc_areset_r_reg,
    areset_r_reg_0,
    s_sc_send,
    arb_stall_late,
    \gen_wr.afull_r_reg ,
    \gen_wr.afull_r_reg_0 ,
    s_sc_valid,
    out,
    rd_addrb_incr,
    \gen_wr.afull_r_reg_1 ,
    \gen_wr.full_r_reg_inv ,
    \gen_wr.afull_r_reg_2 ,
    \count_r_reg[1]_0 ,
    SR,
    s_sc_aclk);
  output areset_r_reg;
  output m_sc_areset_r_reg;
  output areset_r_reg_0;
  input [0:0]s_sc_send;
  input arb_stall_late;
  input \gen_wr.afull_r_reg ;
  input \gen_wr.afull_r_reg_0 ;
  input s_sc_valid;
  input [3:0]out;
  input rd_addrb_incr;
  input \gen_wr.afull_r_reg_1 ;
  input [5:0]\gen_wr.full_r_reg_inv ;
  input \gen_wr.afull_r_reg_2 ;
  input [0:0]\count_r_reg[1]_0 ;
  input [0:0]SR;
  input s_sc_aclk;

  wire [0:0]SR;
  wire arb_stall_late;
  wire areset_r_reg;
  wire areset_r_reg_0;
  wire \count_r[0]_i_1__1_n_0 ;
  wire \count_r[1]_i_1__1_n_0 ;
  wire \count_r[2]_i_1_n_0 ;
  wire \count_r[3]_i_1_n_0 ;
  wire \count_r[4]_i_1_n_0 ;
  wire \count_r[5]_i_2_n_0 ;
  wire \count_r[5]_i_3_n_0 ;
  wire [0:0]\count_r_reg[1]_0 ;
  wire \gen_rd.fifo_empty_r_i_2_n_0 ;
  wire \gen_rd.fifo_empty_r_i_3_n_0 ;
  wire \gen_rd.fifo_empty_r_i_4_n_0 ;
  wire \gen_rd.fifo_empty_r_i_5_n_0 ;
  wire \gen_rd.fifo_empty_r_i_6_n_0 ;
  wire \gen_rd.fifo_empty_r_i_7_n_0 ;
  wire \gen_wr.afull_r2__23 ;
  wire \gen_wr.afull_r_i_11_n_0 ;
  wire \gen_wr.afull_r_i_13_n_0 ;
  wire \gen_wr.afull_r_i_4_n_0 ;
  wire \gen_wr.afull_r_i_5_n_0 ;
  wire \gen_wr.afull_r_i_6_n_0 ;
  wire \gen_wr.afull_r_i_8_n_0 ;
  wire \gen_wr.afull_r_i_9_n_0 ;
  wire \gen_wr.afull_r_reg ;
  wire \gen_wr.afull_r_reg_0 ;
  wire \gen_wr.afull_r_reg_1 ;
  wire \gen_wr.afull_r_reg_2 ;
  wire \gen_wr.full_r_inv_i_2_n_0 ;
  wire [5:0]\gen_wr.full_r_reg_inv ;
  wire [5:0]\gen_wr.wr_addra_p1 ;
  wire m_sc_areset_r_reg;
  wire [3:0]out;
  wire rd_addrb_incr;
  wire s_sc_aclk;
  wire [0:0]s_sc_send;
  wire s_sc_valid;

  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_1__1 
       (.I0(\gen_wr.wr_addra_p1 [0]),
        .O(\count_r[0]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_r[1]_i_1__1 
       (.I0(\gen_wr.wr_addra_p1 [1]),
        .I1(\gen_wr.wr_addra_p1 [0]),
        .O(\count_r[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \count_r[2]_i_1 
       (.I0(\gen_wr.wr_addra_p1 [2]),
        .I1(\gen_wr.wr_addra_p1 [1]),
        .I2(\gen_wr.wr_addra_p1 [0]),
        .O(\count_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_r[3]_i_1 
       (.I0(\gen_wr.wr_addra_p1 [3]),
        .I1(\gen_wr.wr_addra_p1 [2]),
        .I2(\gen_wr.wr_addra_p1 [1]),
        .I3(\gen_wr.wr_addra_p1 [0]),
        .O(\count_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_r[4]_i_1 
       (.I0(\gen_wr.wr_addra_p1 [4]),
        .I1(\gen_wr.wr_addra_p1 [3]),
        .I2(\gen_wr.wr_addra_p1 [2]),
        .I3(\gen_wr.wr_addra_p1 [1]),
        .I4(\gen_wr.wr_addra_p1 [0]),
        .O(\count_r[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6AA9)) 
    \count_r[5]_i_2 
       (.I0(\gen_wr.wr_addra_p1 [5]),
        .I1(\gen_wr.wr_addra_p1 [4]),
        .I2(\gen_wr.wr_addra_p1 [3]),
        .I3(\count_r[5]_i_3_n_0 ),
        .O(\count_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00800000FFFFEEFE)) 
    \count_r[5]_i_3 
       (.I0(\gen_wr.wr_addra_p1 [0]),
        .I1(\gen_wr.wr_addra_p1 [1]),
        .I2(s_sc_send),
        .I3(arb_stall_late),
        .I4(\gen_wr.wr_addra_p1 [2]),
        .I5(\gen_wr.wr_addra_p1 [3]),
        .O(\count_r[5]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_r_reg[0] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[0]_i_1__1_n_0 ),
        .Q(\gen_wr.wr_addra_p1 [0]),
        .S(\count_r_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[1] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[1]_i_1__1_n_0 ),
        .Q(\gen_wr.wr_addra_p1 [1]),
        .R(\count_r_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[2] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[2]_i_1_n_0 ),
        .Q(\gen_wr.wr_addra_p1 [2]),
        .R(\count_r_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[3] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[3]_i_1_n_0 ),
        .Q(\gen_wr.wr_addra_p1 [3]),
        .R(\count_r_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[4] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[4]_i_1_n_0 ),
        .Q(\gen_wr.wr_addra_p1 [4]),
        .R(\count_r_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[5] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[5]_i_2_n_0 ),
        .Q(\gen_wr.wr_addra_p1 [5]),
        .R(\count_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \gen_rd.fifo_empty_r_i_1 
       (.I0(\gen_rd.fifo_empty_r_i_2_n_0 ),
        .I1(\gen_rd.fifo_empty_r_i_3_n_0 ),
        .I2(\gen_rd.fifo_empty_r_i_4_n_0 ),
        .I3(\gen_rd.fifo_empty_r_i_5_n_0 ),
        .I4(\gen_rd.fifo_empty_r_i_6_n_0 ),
        .I5(SR),
        .O(m_sc_areset_r_reg));
  LUT6 #(
    .INIT(64'h1DE2E21D1DE21DE2)) 
    \gen_rd.fifo_empty_r_i_2 
       (.I0(\gen_wr.full_r_reg_inv [5]),
        .I1(s_sc_valid),
        .I2(\gen_wr.wr_addra_p1 [5]),
        .I3(out[3]),
        .I4(\gen_wr.afull_r_reg_1 ),
        .I5(out[2]),
        .O(\gen_rd.fifo_empty_r_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \gen_rd.fifo_empty_r_i_3 
       (.I0(\gen_wr.afull_r_reg ),
        .I1(\gen_wr.full_r_reg_inv [3]),
        .I2(arb_stall_late),
        .I3(s_sc_send),
        .I4(\gen_wr.wr_addra_p1 [3]),
        .O(\gen_rd.fifo_empty_r_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6966699900000000)) 
    \gen_rd.fifo_empty_r_i_4 
       (.I0(out[0]),
        .I1(rd_addrb_incr),
        .I2(\gen_wr.wr_addra_p1 [0]),
        .I3(s_sc_valid),
        .I4(\gen_wr.full_r_reg_inv [0]),
        .I5(\gen_rd.fifo_empty_r_i_7_n_0 ),
        .O(\gen_rd.fifo_empty_r_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \gen_rd.fifo_empty_r_i_5 
       (.I0(\gen_wr.afull_r_reg_0 ),
        .I1(\gen_wr.full_r_reg_inv [2]),
        .I2(arb_stall_late),
        .I3(s_sc_send),
        .I4(\gen_wr.wr_addra_p1 [2]),
        .O(\gen_rd.fifo_empty_r_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \gen_rd.fifo_empty_r_i_6 
       (.I0(\gen_wr.afull_r_reg_2 ),
        .I1(\gen_wr.full_r_reg_inv [4]),
        .I2(arb_stall_late),
        .I3(s_sc_send),
        .I4(\gen_wr.wr_addra_p1 [4]),
        .O(\gen_rd.fifo_empty_r_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6A6A6A9595956A95)) 
    \gen_rd.fifo_empty_r_i_7 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_addrb_incr),
        .I3(\gen_wr.full_r_reg_inv [1]),
        .I4(s_sc_valid),
        .I5(\gen_wr.wr_addra_p1 [1]),
        .O(\gen_rd.fifo_empty_r_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDB599A18)) 
    \gen_wr.afull_r_i_1 
       (.I0(\gen_wr.afull_r2__23 ),
        .I1(\gen_wr.afull_r_reg_2 ),
        .I2(\gen_wr.afull_r_i_4_n_0 ),
        .I3(\gen_wr.afull_r_i_5_n_0 ),
        .I4(\gen_wr.afull_r_i_6_n_0 ),
        .I5(\count_r_reg[1]_0 ),
        .O(areset_r_reg));
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr.afull_r_i_11 
       (.I0(\gen_wr.wr_addra_p1 [1]),
        .I1(s_sc_send),
        .I2(arb_stall_late),
        .I3(\gen_wr.wr_addra_p1 [0]),
        .O(\gen_wr.afull_r_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFF78607E607E78FF)) 
    \gen_wr.afull_r_i_13 
       (.I0(\gen_wr.wr_addra_p1 [0]),
        .I1(s_sc_valid),
        .I2(\gen_wr.wr_addra_p1 [1]),
        .I3(out[1]),
        .I4(out[0]),
        .I5(rd_addrb_incr),
        .O(\gen_wr.afull_r_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9A65659A9A659A65)) 
    \gen_wr.afull_r_i_2 
       (.I0(out[3]),
        .I1(\gen_wr.afull_r_reg_1 ),
        .I2(out[2]),
        .I3(\gen_wr.wr_addra_p1 [5]),
        .I4(\gen_wr.afull_r_i_8_n_0 ),
        .I5(\gen_wr.wr_addra_p1 [4]),
        .O(\gen_wr.afull_r2__23 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gen_wr.afull_r_i_4 
       (.I0(\gen_wr.wr_addra_p1 [3]),
        .I1(\gen_wr.wr_addra_p1 [0]),
        .I2(s_sc_valid),
        .I3(\gen_wr.wr_addra_p1 [1]),
        .I4(\gen_wr.wr_addra_p1 [2]),
        .I5(\gen_wr.wr_addra_p1 [4]),
        .O(\gen_wr.afull_r_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCB2B2F3E83030B2)) 
    \gen_wr.afull_r_i_5 
       (.I0(\gen_wr.afull_r_i_9_n_0 ),
        .I1(\gen_wr.wr_addra_p1 [3]),
        .I2(\gen_wr.afull_r_reg ),
        .I3(\gen_wr.afull_r_i_11_n_0 ),
        .I4(\gen_wr.wr_addra_p1 [2]),
        .I5(\gen_wr.afull_r_reg_0 ),
        .O(\gen_wr.afull_r_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h032BB2F3B2F330B2)) 
    \gen_wr.afull_r_i_6 
       (.I0(\gen_wr.afull_r_i_13_n_0 ),
        .I1(\gen_wr.afull_r_reg ),
        .I2(\gen_wr.wr_addra_p1 [3]),
        .I3(\gen_wr.afull_r_reg_0 ),
        .I4(\gen_wr.afull_r_i_11_n_0 ),
        .I5(\gen_wr.wr_addra_p1 [2]),
        .O(\gen_wr.afull_r_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \gen_wr.afull_r_i_8 
       (.I0(\gen_wr.wr_addra_p1 [2]),
        .I1(\gen_wr.wr_addra_p1 [1]),
        .I2(s_sc_send),
        .I3(arb_stall_late),
        .I4(\gen_wr.wr_addra_p1 [0]),
        .I5(\gen_wr.wr_addra_p1 [3]),
        .O(\gen_wr.afull_r_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h89F8F8981FF7F7F1)) 
    \gen_wr.afull_r_i_9 
       (.I0(\gen_wr.wr_addra_p1 [0]),
        .I1(s_sc_valid),
        .I2(out[1]),
        .I3(out[0]),
        .I4(rd_addrb_incr),
        .I5(\gen_wr.wr_addra_p1 [1]),
        .O(\gen_wr.afull_r_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \gen_wr.full_r_inv_i_1 
       (.I0(\gen_rd.fifo_empty_r_i_2_n_0 ),
        .I1(\gen_rd.fifo_empty_r_i_3_n_0 ),
        .I2(\gen_wr.full_r_inv_i_2_n_0 ),
        .I3(\gen_rd.fifo_empty_r_i_5_n_0 ),
        .I4(\gen_rd.fifo_empty_r_i_6_n_0 ),
        .I5(\count_r_reg[1]_0 ),
        .O(areset_r_reg_0));
  LUT6 #(
    .INIT(64'h2882282828828282)) 
    \gen_wr.full_r_inv_i_2 
       (.I0(\gen_rd.fifo_empty_r_i_7_n_0 ),
        .I1(out[0]),
        .I2(rd_addrb_incr),
        .I3(\gen_wr.wr_addra_p1 [0]),
        .I4(s_sc_valid),
        .I5(\gen_wr.full_r_reg_inv [0]),
        .O(\gen_wr.full_r_inv_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_counter" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter__parameterized0_4
   (Q,
    areset_r_reg,
    m_sc_areset_r_reg,
    areset_r_reg_0,
    s_sc_send,
    arb_stall_late,
    \gen_wr.afull_r_reg ,
    \gen_wr.afull_r_reg_0 ,
    out,
    rd_addrb_incr,
    s_sc_valid,
    \gen_wr.afull_r_reg_1 ,
    \gen_wr.afull_r_reg_2 ,
    \gen_wr.afull_r_reg_3 ,
    \gen_wr.full_r_reg_inv ,
    \count_r_reg[1]_0 ,
    SR,
    s_sc_aclk);
  output [0:0]Q;
  output areset_r_reg;
  output m_sc_areset_r_reg;
  output areset_r_reg_0;
  input [0:0]s_sc_send;
  input arb_stall_late;
  input \gen_wr.afull_r_reg ;
  input \gen_wr.afull_r_reg_0 ;
  input [3:0]out;
  input rd_addrb_incr;
  input s_sc_valid;
  input \gen_wr.afull_r_reg_1 ;
  input \gen_wr.afull_r_reg_2 ;
  input \gen_wr.afull_r_reg_3 ;
  input [5:0]\gen_wr.full_r_reg_inv ;
  input [0:0]\count_r_reg[1]_0 ;
  input [0:0]SR;
  input s_sc_aclk;

  wire [0:0]Q;
  wire [0:0]SR;
  wire arb_stall_late;
  wire areset_r_reg;
  wire areset_r_reg_0;
  wire \count_r[0]_i_1_n_0 ;
  wire \count_r[1]_i_1_n_0 ;
  wire \count_r[2]_i_1_n_0 ;
  wire \count_r[3]_i_1_n_0 ;
  wire \count_r[4]_i_1_n_0 ;
  wire \count_r[5]_i_2_n_0 ;
  wire \count_r[5]_i_3_n_0 ;
  wire [0:0]\count_r_reg[1]_0 ;
  wire \gen_rd.fifo_empty_r_i_2_n_0 ;
  wire \gen_rd.fifo_empty_r_i_3_n_0 ;
  wire \gen_rd.fifo_empty_r_i_4_n_0 ;
  wire \gen_rd.fifo_empty_r_i_5_n_0 ;
  wire \gen_rd.fifo_empty_r_i_6_n_0 ;
  wire \gen_rd.fifo_empty_r_i_7_n_0 ;
  wire \gen_wr.afull_r2__23 ;
  wire \gen_wr.afull_r_i_10_n_0 ;
  wire \gen_wr.afull_r_i_11_n_0 ;
  wire \gen_wr.afull_r_i_14_n_0 ;
  wire \gen_wr.afull_r_i_15_n_0 ;
  wire \gen_wr.afull_r_i_2_n_0 ;
  wire \gen_wr.afull_r_i_4_n_0 ;
  wire \gen_wr.afull_r_i_5_n_0 ;
  wire \gen_wr.afull_r_i_6_n_0 ;
  wire \gen_wr.afull_r_reg ;
  wire \gen_wr.afull_r_reg_0 ;
  wire \gen_wr.afull_r_reg_1 ;
  wire \gen_wr.afull_r_reg_2 ;
  wire \gen_wr.afull_r_reg_3 ;
  wire [5:0]\gen_wr.full_r_reg_inv ;
  wire [5:1]\gen_wr.wr_addra_p1 ;
  wire m_sc_areset_r_reg;
  wire [3:0]out;
  wire rd_addrb_incr;
  wire s_sc_aclk;
  wire [0:0]s_sc_send;
  wire s_sc_valid;

  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_1 
       (.I0(Q),
        .O(\count_r[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_r[1]_i_1 
       (.I0(\gen_wr.wr_addra_p1 [1]),
        .I1(Q),
        .O(\count_r[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \count_r[2]_i_1 
       (.I0(\gen_wr.wr_addra_p1 [2]),
        .I1(\gen_wr.wr_addra_p1 [1]),
        .I2(Q),
        .O(\count_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_r[3]_i_1 
       (.I0(\gen_wr.wr_addra_p1 [3]),
        .I1(\gen_wr.wr_addra_p1 [1]),
        .I2(\gen_wr.wr_addra_p1 [2]),
        .I3(Q),
        .O(\count_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_r[4]_i_1 
       (.I0(\gen_wr.wr_addra_p1 [4]),
        .I1(\gen_wr.wr_addra_p1 [2]),
        .I2(\gen_wr.wr_addra_p1 [3]),
        .I3(\gen_wr.wr_addra_p1 [1]),
        .I4(Q),
        .O(\count_r[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6AA9)) 
    \count_r[5]_i_2 
       (.I0(\gen_wr.wr_addra_p1 [5]),
        .I1(\gen_wr.wr_addra_p1 [3]),
        .I2(\gen_wr.wr_addra_p1 [4]),
        .I3(\count_r[5]_i_3_n_0 ),
        .O(\count_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF0000FFAE)) 
    \count_r[5]_i_3 
       (.I0(Q),
        .I1(s_sc_send),
        .I2(arb_stall_late),
        .I3(\gen_wr.wr_addra_p1 [1]),
        .I4(\gen_wr.wr_addra_p1 [3]),
        .I5(\gen_wr.wr_addra_p1 [2]),
        .O(\count_r[5]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_r_reg[0] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[0]_i_1_n_0 ),
        .Q(Q),
        .S(\count_r_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[1] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[1]_i_1_n_0 ),
        .Q(\gen_wr.wr_addra_p1 [1]),
        .R(\count_r_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[2] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[2]_i_1_n_0 ),
        .Q(\gen_wr.wr_addra_p1 [2]),
        .R(\count_r_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[3] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[3]_i_1_n_0 ),
        .Q(\gen_wr.wr_addra_p1 [3]),
        .R(\count_r_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[4] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[4]_i_1_n_0 ),
        .Q(\gen_wr.wr_addra_p1 [4]),
        .R(\count_r_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[5] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[5]_i_2_n_0 ),
        .Q(\gen_wr.wr_addra_p1 [5]),
        .R(\count_r_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \gen_rd.fifo_empty_r_i_1 
       (.I0(\gen_rd.fifo_empty_r_i_2_n_0 ),
        .I1(\gen_rd.fifo_empty_r_i_3_n_0 ),
        .I2(\gen_rd.fifo_empty_r_i_4_n_0 ),
        .I3(\gen_rd.fifo_empty_r_i_5_n_0 ),
        .I4(SR),
        .O(m_sc_areset_r_reg));
  LUT6 #(
    .INIT(64'h1DE2E21D1DE21DE2)) 
    \gen_rd.fifo_empty_r_i_2 
       (.I0(\gen_wr.full_r_reg_inv [5]),
        .I1(s_sc_valid),
        .I2(\gen_wr.wr_addra_p1 [5]),
        .I3(out[3]),
        .I4(\gen_wr.afull_r_reg_3 ),
        .I5(out[2]),
        .O(\gen_rd.fifo_empty_r_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBA8A4575)) 
    \gen_rd.fifo_empty_r_i_3 
       (.I0(\gen_wr.full_r_reg_inv [3]),
        .I1(arb_stall_late),
        .I2(s_sc_send),
        .I3(\gen_wr.wr_addra_p1 [3]),
        .I4(\gen_wr.afull_r_reg_0 ),
        .O(\gen_rd.fifo_empty_r_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8008808080080808)) 
    \gen_rd.fifo_empty_r_i_4 
       (.I0(\gen_rd.fifo_empty_r_i_6_n_0 ),
        .I1(\gen_rd.fifo_empty_r_i_7_n_0 ),
        .I2(\gen_wr.afull_r_reg ),
        .I3(\gen_wr.wr_addra_p1 [2]),
        .I4(s_sc_valid),
        .I5(\gen_wr.full_r_reg_inv [2]),
        .O(\gen_rd.fifo_empty_r_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBA8A4575)) 
    \gen_rd.fifo_empty_r_i_5 
       (.I0(\gen_wr.full_r_reg_inv [4]),
        .I1(arb_stall_late),
        .I2(s_sc_send),
        .I3(\gen_wr.wr_addra_p1 [4]),
        .I4(\gen_wr.afull_r_reg_2 ),
        .O(\gen_rd.fifo_empty_r_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0B4FF4B0F4B00B4F)) 
    \gen_rd.fifo_empty_r_i_6 
       (.I0(arb_stall_late),
        .I1(s_sc_send),
        .I2(\gen_wr.full_r_reg_inv [0]),
        .I3(Q),
        .I4(rd_addrb_incr),
        .I5(out[0]),
        .O(\gen_rd.fifo_empty_r_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1DE2E21DE21DE21D)) 
    \gen_rd.fifo_empty_r_i_7 
       (.I0(\gen_wr.full_r_reg_inv [1]),
        .I1(s_sc_valid),
        .I2(\gen_wr.wr_addra_p1 [1]),
        .I3(out[1]),
        .I4(out[0]),
        .I5(rd_addrb_incr),
        .O(\gen_rd.fifo_empty_r_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB391DDDD)) 
    \gen_wr.afull_r_i_1 
       (.I0(\gen_wr.afull_r_i_2_n_0 ),
        .I1(\gen_wr.afull_r2__23 ),
        .I2(\gen_wr.afull_r_i_4_n_0 ),
        .I3(\gen_wr.afull_r_i_5_n_0 ),
        .I4(\gen_wr.afull_r_i_6_n_0 ),
        .I5(\count_r_reg[1]_0 ),
        .O(areset_r_reg));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \gen_wr.afull_r_i_10 
       (.I0(Q),
        .I1(s_sc_send),
        .I2(arb_stall_late),
        .I3(\gen_wr.wr_addra_p1 [1]),
        .I4(\gen_wr.wr_addra_p1 [2]),
        .I5(\gen_wr.wr_addra_p1 [3]),
        .O(\gen_wr.afull_r_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF78607E607E78FF)) 
    \gen_wr.afull_r_i_11 
       (.I0(out[0]),
        .I1(rd_addrb_incr),
        .I2(out[1]),
        .I3(\gen_wr.wr_addra_p1 [1]),
        .I4(s_sc_valid),
        .I5(Q),
        .O(\gen_wr.afull_r_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \gen_wr.afull_r_i_14 
       (.I0(Q),
        .I1(s_sc_send),
        .I2(arb_stall_late),
        .I3(\gen_wr.wr_addra_p1 [1]),
        .O(\gen_wr.afull_r_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h89F8F8981FF7F7F1)) 
    \gen_wr.afull_r_i_15 
       (.I0(out[0]),
        .I1(rd_addrb_incr),
        .I2(\gen_wr.wr_addra_p1 [1]),
        .I3(s_sc_valid),
        .I4(Q),
        .I5(out[1]),
        .O(\gen_wr.afull_r_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hEBBBBBBBBBBBBBBB)) 
    \gen_wr.afull_r_i_2 
       (.I0(\gen_wr.afull_r_reg_2 ),
        .I1(\gen_wr.wr_addra_p1 [4]),
        .I2(\gen_wr.afull_r_reg_1 ),
        .I3(\gen_wr.wr_addra_p1 [1]),
        .I4(\gen_wr.wr_addra_p1 [2]),
        .I5(\gen_wr.wr_addra_p1 [3]),
        .O(\gen_wr.afull_r_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9A65659A9A659A65)) 
    \gen_wr.afull_r_i_3 
       (.I0(out[3]),
        .I1(\gen_wr.afull_r_reg_3 ),
        .I2(out[2]),
        .I3(\gen_wr.wr_addra_p1 [5]),
        .I4(\gen_wr.afull_r_i_10_n_0 ),
        .I5(\gen_wr.wr_addra_p1 [4]),
        .O(\gen_wr.afull_r2__23 ));
  LUT6 #(
    .INIT(64'h80FEE080F8E0FEF8)) 
    \gen_wr.afull_r_i_4 
       (.I0(\gen_wr.afull_r_i_11_n_0 ),
        .I1(\gen_wr.afull_r_reg ),
        .I2(\gen_wr.afull_r_reg_0 ),
        .I3(\gen_wr.afull_r_i_14_n_0 ),
        .I4(\gen_wr.wr_addra_p1 [2]),
        .I5(\gen_wr.wr_addra_p1 [3]),
        .O(\gen_wr.afull_r_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB02B0200F2FFBF2B)) 
    \gen_wr.afull_r_i_5 
       (.I0(\gen_wr.afull_r_i_15_n_0 ),
        .I1(\gen_wr.afull_r_reg ),
        .I2(\gen_wr.afull_r_i_14_n_0 ),
        .I3(\gen_wr.wr_addra_p1 [2]),
        .I4(\gen_wr.wr_addra_p1 [3]),
        .I5(\gen_wr.afull_r_reg_0 ),
        .O(\gen_wr.afull_r_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAFFFFFFFF)) 
    \gen_wr.afull_r_i_6 
       (.I0(\gen_wr.wr_addra_p1 [4]),
        .I1(\gen_wr.afull_r_reg_1 ),
        .I2(\gen_wr.wr_addra_p1 [1]),
        .I3(\gen_wr.wr_addra_p1 [2]),
        .I4(\gen_wr.wr_addra_p1 [3]),
        .I5(\gen_wr.afull_r_reg_2 ),
        .O(\gen_wr.afull_r_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \gen_wr.full_r_inv_i_1 
       (.I0(\gen_rd.fifo_empty_r_i_2_n_0 ),
        .I1(\gen_rd.fifo_empty_r_i_3_n_0 ),
        .I2(\gen_rd.fifo_empty_r_i_4_n_0 ),
        .I3(\gen_rd.fifo_empty_r_i_5_n_0 ),
        .I4(\count_r_reg[1]_0 ),
        .O(areset_r_reg_0));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_counter" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter__parameterized0_8
   (areset_r_reg,
    m_sc_areset_r_reg,
    areset_r_reg_0,
    s_sc_send,
    arb_stall_late,
    \gen_wr.afull_r_reg ,
    \gen_wr.afull_r_reg_0 ,
    s_sc_valid,
    out,
    rd_addrb_incr,
    \gen_wr.afull_r_reg_1 ,
    \gen_wr.full_r_reg_inv ,
    \gen_wr.afull_r_reg_2 ,
    \count_r_reg[1]_0 ,
    SR,
    s_sc_aclk);
  output areset_r_reg;
  output m_sc_areset_r_reg;
  output areset_r_reg_0;
  input [0:0]s_sc_send;
  input arb_stall_late;
  input \gen_wr.afull_r_reg ;
  input \gen_wr.afull_r_reg_0 ;
  input s_sc_valid;
  input [3:0]out;
  input rd_addrb_incr;
  input \gen_wr.afull_r_reg_1 ;
  input [5:0]\gen_wr.full_r_reg_inv ;
  input \gen_wr.afull_r_reg_2 ;
  input [0:0]\count_r_reg[1]_0 ;
  input [0:0]SR;
  input s_sc_aclk;

  wire [0:0]SR;
  wire arb_stall_late;
  wire areset_r_reg;
  wire areset_r_reg_0;
  wire \count_r[0]_i_1__1_n_0 ;
  wire \count_r[1]_i_1__1_n_0 ;
  wire \count_r[2]_i_1_n_0 ;
  wire \count_r[3]_i_1_n_0 ;
  wire \count_r[4]_i_1_n_0 ;
  wire \count_r[5]_i_2_n_0 ;
  wire \count_r[5]_i_3_n_0 ;
  wire [0:0]\count_r_reg[1]_0 ;
  wire \gen_rd.fifo_empty_r_i_2_n_0 ;
  wire \gen_rd.fifo_empty_r_i_3_n_0 ;
  wire \gen_rd.fifo_empty_r_i_4_n_0 ;
  wire \gen_rd.fifo_empty_r_i_5_n_0 ;
  wire \gen_rd.fifo_empty_r_i_6_n_0 ;
  wire \gen_rd.fifo_empty_r_i_7_n_0 ;
  wire \gen_wr.afull_r2__23 ;
  wire \gen_wr.afull_r_i_11_n_0 ;
  wire \gen_wr.afull_r_i_13_n_0 ;
  wire \gen_wr.afull_r_i_4_n_0 ;
  wire \gen_wr.afull_r_i_5_n_0 ;
  wire \gen_wr.afull_r_i_6_n_0 ;
  wire \gen_wr.afull_r_i_8_n_0 ;
  wire \gen_wr.afull_r_i_9_n_0 ;
  wire \gen_wr.afull_r_reg ;
  wire \gen_wr.afull_r_reg_0 ;
  wire \gen_wr.afull_r_reg_1 ;
  wire \gen_wr.afull_r_reg_2 ;
  wire \gen_wr.full_r_inv_i_2_n_0 ;
  wire [5:0]\gen_wr.full_r_reg_inv ;
  wire [5:0]\gen_wr.wr_addra_p1 ;
  wire m_sc_areset_r_reg;
  wire [3:0]out;
  wire rd_addrb_incr;
  wire s_sc_aclk;
  wire [0:0]s_sc_send;
  wire s_sc_valid;

  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_1__1 
       (.I0(\gen_wr.wr_addra_p1 [0]),
        .O(\count_r[0]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_r[1]_i_1__1 
       (.I0(\gen_wr.wr_addra_p1 [1]),
        .I1(\gen_wr.wr_addra_p1 [0]),
        .O(\count_r[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \count_r[2]_i_1 
       (.I0(\gen_wr.wr_addra_p1 [2]),
        .I1(\gen_wr.wr_addra_p1 [1]),
        .I2(\gen_wr.wr_addra_p1 [0]),
        .O(\count_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_r[3]_i_1 
       (.I0(\gen_wr.wr_addra_p1 [3]),
        .I1(\gen_wr.wr_addra_p1 [2]),
        .I2(\gen_wr.wr_addra_p1 [1]),
        .I3(\gen_wr.wr_addra_p1 [0]),
        .O(\count_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_r[4]_i_1 
       (.I0(\gen_wr.wr_addra_p1 [4]),
        .I1(\gen_wr.wr_addra_p1 [3]),
        .I2(\gen_wr.wr_addra_p1 [2]),
        .I3(\gen_wr.wr_addra_p1 [1]),
        .I4(\gen_wr.wr_addra_p1 [0]),
        .O(\count_r[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6AA9)) 
    \count_r[5]_i_2 
       (.I0(\gen_wr.wr_addra_p1 [5]),
        .I1(\gen_wr.wr_addra_p1 [4]),
        .I2(\gen_wr.wr_addra_p1 [3]),
        .I3(\count_r[5]_i_3_n_0 ),
        .O(\count_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00800000FFFFEEFE)) 
    \count_r[5]_i_3 
       (.I0(\gen_wr.wr_addra_p1 [0]),
        .I1(\gen_wr.wr_addra_p1 [1]),
        .I2(s_sc_send),
        .I3(arb_stall_late),
        .I4(\gen_wr.wr_addra_p1 [2]),
        .I5(\gen_wr.wr_addra_p1 [3]),
        .O(\count_r[5]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_r_reg[0] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[0]_i_1__1_n_0 ),
        .Q(\gen_wr.wr_addra_p1 [0]),
        .S(\count_r_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[1] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[1]_i_1__1_n_0 ),
        .Q(\gen_wr.wr_addra_p1 [1]),
        .R(\count_r_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[2] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[2]_i_1_n_0 ),
        .Q(\gen_wr.wr_addra_p1 [2]),
        .R(\count_r_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[3] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[3]_i_1_n_0 ),
        .Q(\gen_wr.wr_addra_p1 [3]),
        .R(\count_r_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[4] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[4]_i_1_n_0 ),
        .Q(\gen_wr.wr_addra_p1 [4]),
        .R(\count_r_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[5] 
       (.C(s_sc_aclk),
        .CE(s_sc_valid),
        .D(\count_r[5]_i_2_n_0 ),
        .Q(\gen_wr.wr_addra_p1 [5]),
        .R(\count_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \gen_rd.fifo_empty_r_i_1 
       (.I0(\gen_rd.fifo_empty_r_i_2_n_0 ),
        .I1(\gen_rd.fifo_empty_r_i_3_n_0 ),
        .I2(\gen_rd.fifo_empty_r_i_4_n_0 ),
        .I3(\gen_rd.fifo_empty_r_i_5_n_0 ),
        .I4(\gen_rd.fifo_empty_r_i_6_n_0 ),
        .I5(SR),
        .O(m_sc_areset_r_reg));
  LUT6 #(
    .INIT(64'h1DE2E21D1DE21DE2)) 
    \gen_rd.fifo_empty_r_i_2 
       (.I0(\gen_wr.full_r_reg_inv [5]),
        .I1(s_sc_valid),
        .I2(\gen_wr.wr_addra_p1 [5]),
        .I3(out[3]),
        .I4(\gen_wr.afull_r_reg_1 ),
        .I5(out[2]),
        .O(\gen_rd.fifo_empty_r_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \gen_rd.fifo_empty_r_i_3 
       (.I0(\gen_wr.afull_r_reg ),
        .I1(\gen_wr.full_r_reg_inv [3]),
        .I2(arb_stall_late),
        .I3(s_sc_send),
        .I4(\gen_wr.wr_addra_p1 [3]),
        .O(\gen_rd.fifo_empty_r_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6966699900000000)) 
    \gen_rd.fifo_empty_r_i_4 
       (.I0(out[0]),
        .I1(rd_addrb_incr),
        .I2(\gen_wr.wr_addra_p1 [0]),
        .I3(s_sc_valid),
        .I4(\gen_wr.full_r_reg_inv [0]),
        .I5(\gen_rd.fifo_empty_r_i_7_n_0 ),
        .O(\gen_rd.fifo_empty_r_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \gen_rd.fifo_empty_r_i_5 
       (.I0(\gen_wr.afull_r_reg_0 ),
        .I1(\gen_wr.full_r_reg_inv [2]),
        .I2(arb_stall_late),
        .I3(s_sc_send),
        .I4(\gen_wr.wr_addra_p1 [2]),
        .O(\gen_rd.fifo_empty_r_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \gen_rd.fifo_empty_r_i_6 
       (.I0(\gen_wr.afull_r_reg_2 ),
        .I1(\gen_wr.full_r_reg_inv [4]),
        .I2(arb_stall_late),
        .I3(s_sc_send),
        .I4(\gen_wr.wr_addra_p1 [4]),
        .O(\gen_rd.fifo_empty_r_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6A6A6A9595956A95)) 
    \gen_rd.fifo_empty_r_i_7 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_addrb_incr),
        .I3(\gen_wr.full_r_reg_inv [1]),
        .I4(s_sc_valid),
        .I5(\gen_wr.wr_addra_p1 [1]),
        .O(\gen_rd.fifo_empty_r_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDB599A18)) 
    \gen_wr.afull_r_i_1 
       (.I0(\gen_wr.afull_r2__23 ),
        .I1(\gen_wr.afull_r_reg_2 ),
        .I2(\gen_wr.afull_r_i_4_n_0 ),
        .I3(\gen_wr.afull_r_i_5_n_0 ),
        .I4(\gen_wr.afull_r_i_6_n_0 ),
        .I5(\count_r_reg[1]_0 ),
        .O(areset_r_reg));
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_wr.afull_r_i_11 
       (.I0(\gen_wr.wr_addra_p1 [1]),
        .I1(s_sc_send),
        .I2(arb_stall_late),
        .I3(\gen_wr.wr_addra_p1 [0]),
        .O(\gen_wr.afull_r_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFF78607E607E78FF)) 
    \gen_wr.afull_r_i_13 
       (.I0(\gen_wr.wr_addra_p1 [0]),
        .I1(s_sc_valid),
        .I2(\gen_wr.wr_addra_p1 [1]),
        .I3(out[1]),
        .I4(out[0]),
        .I5(rd_addrb_incr),
        .O(\gen_wr.afull_r_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9A65659A9A659A65)) 
    \gen_wr.afull_r_i_2 
       (.I0(out[3]),
        .I1(\gen_wr.afull_r_reg_1 ),
        .I2(out[2]),
        .I3(\gen_wr.wr_addra_p1 [5]),
        .I4(\gen_wr.afull_r_i_8_n_0 ),
        .I5(\gen_wr.wr_addra_p1 [4]),
        .O(\gen_wr.afull_r2__23 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gen_wr.afull_r_i_4 
       (.I0(\gen_wr.wr_addra_p1 [3]),
        .I1(\gen_wr.wr_addra_p1 [0]),
        .I2(s_sc_valid),
        .I3(\gen_wr.wr_addra_p1 [1]),
        .I4(\gen_wr.wr_addra_p1 [2]),
        .I5(\gen_wr.wr_addra_p1 [4]),
        .O(\gen_wr.afull_r_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCB2B2F3E83030B2)) 
    \gen_wr.afull_r_i_5 
       (.I0(\gen_wr.afull_r_i_9_n_0 ),
        .I1(\gen_wr.wr_addra_p1 [3]),
        .I2(\gen_wr.afull_r_reg ),
        .I3(\gen_wr.afull_r_i_11_n_0 ),
        .I4(\gen_wr.wr_addra_p1 [2]),
        .I5(\gen_wr.afull_r_reg_0 ),
        .O(\gen_wr.afull_r_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h032BB2F3B2F330B2)) 
    \gen_wr.afull_r_i_6 
       (.I0(\gen_wr.afull_r_i_13_n_0 ),
        .I1(\gen_wr.afull_r_reg ),
        .I2(\gen_wr.wr_addra_p1 [3]),
        .I3(\gen_wr.afull_r_reg_0 ),
        .I4(\gen_wr.afull_r_i_11_n_0 ),
        .I5(\gen_wr.wr_addra_p1 [2]),
        .O(\gen_wr.afull_r_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \gen_wr.afull_r_i_8 
       (.I0(\gen_wr.wr_addra_p1 [2]),
        .I1(\gen_wr.wr_addra_p1 [1]),
        .I2(s_sc_send),
        .I3(arb_stall_late),
        .I4(\gen_wr.wr_addra_p1 [0]),
        .I5(\gen_wr.wr_addra_p1 [3]),
        .O(\gen_wr.afull_r_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h89F8F8981FF7F7F1)) 
    \gen_wr.afull_r_i_9 
       (.I0(\gen_wr.wr_addra_p1 [0]),
        .I1(s_sc_valid),
        .I2(out[1]),
        .I3(out[0]),
        .I4(rd_addrb_incr),
        .I5(\gen_wr.wr_addra_p1 [1]),
        .O(\gen_wr.afull_r_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \gen_wr.full_r_inv_i_1 
       (.I0(\gen_rd.fifo_empty_r_i_2_n_0 ),
        .I1(\gen_rd.fifo_empty_r_i_3_n_0 ),
        .I2(\gen_wr.full_r_inv_i_2_n_0 ),
        .I3(\gen_rd.fifo_empty_r_i_5_n_0 ),
        .I4(\gen_rd.fifo_empty_r_i_6_n_0 ),
        .I5(\count_r_reg[1]_0 ),
        .O(areset_r_reg_0));
  LUT6 #(
    .INIT(64'h2882282828828282)) 
    \gen_wr.full_r_inv_i_2 
       (.I0(\gen_rd.fifo_empty_r_i_7_n_0 ),
        .I1(out[0]),
        .I2(rd_addrb_incr),
        .I3(\gen_wr.wr_addra_p1 [0]),
        .I4(s_sc_valid),
        .I5(\gen_wr.full_r_reg_inv [0]),
        .O(\gen_wr.full_r_inv_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_pipeline" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_pipeline
   (arb_stall_late,
    s_sc_valid,
    s_sc_recv,
    \gen_wr.afull_r ,
    s_sc_aclk,
    s_sc_send);
  output arb_stall_late;
  output s_sc_valid;
  output [0:0]s_sc_recv;
  input \gen_wr.afull_r ;
  input s_sc_aclk;
  input [0:0]s_sc_send;

  wire arb_stall_late;
  wire \gen_wr.afull_r ;
  wire s_sc_aclk;
  wire [0:0]s_sc_send;
  wire s_sc_valid;

  assign s_sc_recv[0] = arb_stall_late;
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count_r[5]_i_1__0 
       (.I0(s_sc_send),
        .I1(arb_stall_late),
        .O(s_sc_valid));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipe[1].pipe_reg[1][0] 
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(\gen_wr.afull_r ),
        .Q(arb_stall_late),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_pipeline" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_pipeline_1
   (\gen_pipe[1].pipe_reg[1][0]_0 ,
    \gen_pipe[1].pipe_reg[1][0]_1 ,
    s_sc_valid,
    s_sc_recv,
    \gen_wr.afull_r ,
    s_sc_aclk,
    s_sc_send,
    Q);
  output \gen_pipe[1].pipe_reg[1][0]_0 ;
  output \gen_pipe[1].pipe_reg[1][0]_1 ;
  output s_sc_valid;
  output [0:0]s_sc_recv;
  input \gen_wr.afull_r ;
  input s_sc_aclk;
  input [0:0]s_sc_send;
  input [0:0]Q;

  wire [0:0]Q;
  wire \gen_pipe[1].pipe_reg[1][0]_0 ;
  wire \gen_pipe[1].pipe_reg[1][0]_1 ;
  wire \gen_wr.afull_r ;
  wire s_sc_aclk;
  wire [0:0]s_sc_send;
  wire s_sc_valid;

  assign s_sc_recv[0] = \gen_pipe[1].pipe_reg[1][0]_0 ;
  LUT2 #(
    .INIT(4'h2)) 
    \count_r[5]_i_1__0 
       (.I0(s_sc_send),
        .I1(\gen_pipe[1].pipe_reg[1][0]_0 ),
        .O(s_sc_valid));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipe[1].pipe_reg[1][0] 
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(\gen_wr.afull_r ),
        .Q(\gen_pipe[1].pipe_reg[1][0]_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \gen_wr.afull_r_i_8 
       (.I0(\gen_pipe[1].pipe_reg[1][0]_0 ),
        .I1(s_sc_send),
        .I2(Q),
        .O(\gen_pipe[1].pipe_reg[1][0]_1 ));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_pipeline" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_pipeline_5
   (arb_stall_late,
    s_sc_valid,
    s_sc_recv,
    \gen_wr.afull_r ,
    s_sc_aclk,
    s_sc_send);
  output arb_stall_late;
  output s_sc_valid;
  output [0:0]s_sc_recv;
  input \gen_wr.afull_r ;
  input s_sc_aclk;
  input [0:0]s_sc_send;

  wire arb_stall_late;
  wire \gen_wr.afull_r ;
  wire s_sc_aclk;
  wire [0:0]s_sc_send;
  wire s_sc_valid;

  assign s_sc_recv[0] = arb_stall_late;
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count_r[5]_i_1__0 
       (.I0(s_sc_send),
        .I1(arb_stall_late),
        .O(s_sc_valid));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_pipe[1].pipe_reg[1][0] 
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(\gen_wr.afull_r ),
        .Q(arb_stall_late),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_srl_rtl" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_12
   (shift,
    D,
    s_axi_awaddr,
    Q,
    aclk,
    m_axi_awready,
    s_axi_awvalid,
    \gen_no_wsplitter.gen_endpoint_woffset.woffset_vacancy ,
    \gen_pipelined.mesg_reg_reg[13] ,
    \gen_no_wsplitter.gen_endpoint_woffset.woffset_valid );
  output shift;
  output [0:0]D;
  input [0:0]s_axi_awaddr;
  input [3:0]Q;
  input aclk;
  input m_axi_awready;
  input s_axi_awvalid;
  input \gen_no_wsplitter.gen_endpoint_woffset.woffset_vacancy ;
  input \gen_pipelined.mesg_reg_reg[13] ;
  input \gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ;

  wire \gen_no_wsplitter.gen_endpoint_woffset.woffset_vacancy ;
  wire \gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ;
  wire \gen_pipelined.mesg_reg_reg[13] ;
  wire m_axi_awready;
  wire s_axi_awvalid;
  wire shift;

  LUT5 #(
    .INIT(32'h40F00000)) 
    \shift_reg_reg[0]_srl16_i_1 
       (.I0(m_axi_awready),
        .I1(s_axi_awvalid),
        .I2(\gen_no_wsplitter.gen_endpoint_woffset.woffset_vacancy ),
        .I3(\gen_pipelined.mesg_reg_reg[13] ),
        .I4(\gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ),
        .O(shift));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_srl_rtl" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_16
   (m_axi_awuser,
    D,
    shift,
    Q,
    aclk,
    \gen_pipelined.srl2mesg ,
    s_axi_awaddr,
    s_axi_awlen);
  output [0:0]m_axi_awuser;
  output [0:0]D;
  input shift;
  input [3:0]Q;
  input aclk;
  input \gen_pipelined.srl2mesg ;
  input [1:0]s_axi_awaddr;
  input [1:0]s_axi_awlen;

  wire [0:0]D;
  wire [3:0]Q;
  wire aclk;
  wire \gen_pipelined.srl2mesg ;
  wire [0:0]m_axi_awuser;
  wire p_9_out;
  wire [1:0]s_axi_awaddr;
  wire [1:0]s_axi_awlen;
  wire shift;

  LUT6 #(
    .INIT(64'hB8888BBB8BBBB888)) 
    \gen_pipelined.mesg_reg[4]_i_1 
       (.I0(p_9_out),
        .I1(\gen_pipelined.srl2mesg ),
        .I2(s_axi_awaddr[0]),
        .I3(s_axi_awlen[0]),
        .I4(s_axi_awlen[1]),
        .I5(s_axi_awaddr[1]),
        .O(D));
  LUT4 #(
    .INIT(16'h8778)) 
    \m_axi_awuser[183]_INST_0 
       (.I0(s_axi_awaddr[0]),
        .I1(s_axi_awlen[0]),
        .I2(s_axi_awlen[1]),
        .I3(s_axi_awaddr[1]),
        .O(m_axi_awuser));
  (* srl_bus_name = "inst/\s00_entry_pipeline/s00_si_converter/inst /\splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[4].srl_nx1/shift_reg_reg " *) 
  (* srl_name = "inst/\s00_entry_pipeline/s00_si_converter/inst /\splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_reg_reg[0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(shift),
        .CLK(aclk),
        .D(m_axi_awuser),
        .Q(p_9_out));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_srl_rtl" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_17
   (m_axi_awuser,
    D,
    shift,
    Q,
    aclk,
    \gen_pipelined.mesg_reg_reg[5] ,
    \gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ,
    s_axi_awlen,
    s_axi_awaddr);
  output [0:0]m_axi_awuser;
  output [0:0]D;
  input shift;
  input [3:0]Q;
  input aclk;
  input \gen_pipelined.mesg_reg_reg[5] ;
  input \gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ;
  input [2:0]s_axi_awlen;
  input [2:0]s_axi_awaddr;

  wire [0:0]D;
  wire [3:0]Q;
  wire aclk;
  wire \gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ;
  wire \gen_pipelined.mesg_reg_reg[5] ;
  wire [0:0]m_axi_awuser;
  wire p_8_out;
  wire [2:0]s_axi_awaddr;
  wire [2:0]s_axi_awlen;
  wire shift;

  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_pipelined.mesg_reg[5]_i_1 
       (.I0(p_8_out),
        .I1(\gen_pipelined.mesg_reg_reg[5] ),
        .I2(\gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ),
        .I3(m_axi_awuser),
        .O(D));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \m_axi_awuser[184]_INST_0 
       (.I0(s_axi_awlen[0]),
        .I1(s_axi_awaddr[0]),
        .I2(s_axi_awaddr[1]),
        .I3(s_axi_awlen[1]),
        .I4(s_axi_awlen[2]),
        .I5(s_axi_awaddr[2]),
        .O(m_axi_awuser));
  (* srl_bus_name = "inst/\s00_entry_pipeline/s00_si_converter/inst /\splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[5].srl_nx1/shift_reg_reg " *) 
  (* srl_name = "inst/\s00_entry_pipeline/s00_si_converter/inst /\splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_reg_reg[0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(shift),
        .CLK(aclk),
        .D(m_axi_awuser),
        .Q(p_8_out));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_srl_rtl" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_18
   (m_axi_awuser,
    D,
    shift,
    Q,
    aclk,
    \gen_pipelined.mesg_reg_reg[6] ,
    \gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ,
    s_axi_awaddr,
    s_axi_awlen);
  output [0:0]m_axi_awuser;
  output [0:0]D;
  input shift;
  input [3:0]Q;
  input aclk;
  input \gen_pipelined.mesg_reg_reg[6] ;
  input \gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ;
  input [3:0]s_axi_awaddr;
  input [3:0]s_axi_awlen;

  wire [0:0]D;
  wire [3:0]Q;
  wire aclk;
  wire \gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ;
  wire \gen_pipelined.mesg_reg_reg[6] ;
  wire [0:0]m_axi_awuser;
  wire \m_axi_awuser[185]_INST_0_i_1_n_0 ;
  wire p_7_out;
  wire [3:0]s_axi_awaddr;
  wire [3:0]s_axi_awlen;
  wire shift;

  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_pipelined.mesg_reg[6]_i_1 
       (.I0(p_7_out),
        .I1(\gen_pipelined.mesg_reg_reg[6] ),
        .I2(\gen_no_wsplitter.gen_endpoint_woffset.woffset_valid ),
        .I3(m_axi_awuser),
        .O(D));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \m_axi_awuser[185]_INST_0 
       (.I0(\m_axi_awuser[185]_INST_0_i_1_n_0 ),
        .I1(s_axi_awaddr[2]),
        .I2(s_axi_awlen[2]),
        .I3(s_axi_awlen[3]),
        .I4(s_axi_awaddr[3]),
        .O(m_axi_awuser));
  LUT4 #(
    .INIT(16'hE888)) 
    \m_axi_awuser[185]_INST_0_i_1 
       (.I0(s_axi_awlen[1]),
        .I1(s_axi_awaddr[1]),
        .I2(s_axi_awaddr[0]),
        .I3(s_axi_awlen[0]),
        .O(\m_axi_awuser[185]_INST_0_i_1_n_0 ));
  (* srl_bus_name = "inst/\s00_entry_pipeline/s00_si_converter/inst /\splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift_reg_reg " *) 
  (* srl_name = "inst/\s00_entry_pipeline/s00_si_converter/inst /\splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_reg_reg[0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(shift),
        .CLK(aclk),
        .D(m_axi_awuser),
        .Q(p_7_out));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_srl_rtl" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_29
   (D,
    shift_qual,
    Q,
    aclk,
    \gen_pipelined.mesg_reg_reg[0] ,
    \gen_wsplitter.sr_axi_awlen_d );
  output [0:0]D;
  input shift_qual;
  input [3:0]Q;
  input aclk;
  input \gen_pipelined.mesg_reg_reg[0] ;
  input [3:0]\gen_wsplitter.sr_axi_awlen_d ;

  wire [0:0]D;
  wire [3:0]Q;
  wire aclk;
  wire \gen_pipelined.mesg_reg_reg[0] ;
  wire [3:0]\gen_wsplitter.sr_axi_awlen_d ;
  wire \gen_wsplitter.sr_axi_awlen_is0 ;
  wire p_8_out;
  wire shift_qual;

  LUT6 #(
    .INIT(64'h888888888888888B)) 
    \gen_pipelined.mesg_reg[0]_i_1 
       (.I0(p_8_out),
        .I1(\gen_pipelined.mesg_reg_reg[0] ),
        .I2(\gen_wsplitter.sr_axi_awlen_d [2]),
        .I3(\gen_wsplitter.sr_axi_awlen_d [3]),
        .I4(\gen_wsplitter.sr_axi_awlen_d [0]),
        .I5(\gen_wsplitter.sr_axi_awlen_d [1]),
        .O(D));
  (* srl_bus_name = "inst/\m00_exit_pipeline/m00_exit/inst /\splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[0].srl_nx1/shift_reg_reg " *) 
  (* srl_name = "inst/\m00_exit_pipeline/m00_exit/inst /\splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_reg_reg[0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(shift_qual),
        .CLK(aclk),
        .D(\gen_wsplitter.sr_axi_awlen_is0 ),
        .Q(p_8_out));
  LUT4 #(
    .INIT(16'h0001)) 
    \shift_reg_reg[0]_srl16_i_2__0 
       (.I0(\gen_wsplitter.sr_axi_awlen_d [2]),
        .I1(\gen_wsplitter.sr_axi_awlen_d [3]),
        .I2(\gen_wsplitter.sr_axi_awlen_d [0]),
        .I3(\gen_wsplitter.sr_axi_awlen_d [1]),
        .O(\gen_wsplitter.sr_axi_awlen_is0 ));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_srl_rtl" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_30
   (D,
    shift_qual,
    \gen_wsplitter.sr_axi_awlen_d ,
    Q,
    aclk,
    \gen_pipelined.mesg_reg_reg[1] ,
    \gen_pipelined.mesg_reg_reg[1]_0 );
  output [0:0]D;
  input shift_qual;
  input [0:0]\gen_wsplitter.sr_axi_awlen_d ;
  input [3:0]Q;
  input aclk;
  input \gen_pipelined.mesg_reg_reg[1] ;
  input \gen_pipelined.mesg_reg_reg[1]_0 ;

  wire [0:0]D;
  wire [3:0]Q;
  wire aclk;
  wire \gen_pipelined.mesg_reg_reg[1] ;
  wire \gen_pipelined.mesg_reg_reg[1]_0 ;
  wire [0:0]\gen_wsplitter.sr_axi_awlen_d ;
  wire p_7_out;
  wire shift_qual;

  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_pipelined.mesg_reg[1]_i_1 
       (.I0(p_7_out),
        .I1(\gen_pipelined.mesg_reg_reg[1] ),
        .I2(\gen_pipelined.mesg_reg_reg[1]_0 ),
        .I3(\gen_wsplitter.sr_axi_awlen_d ),
        .O(D));
  (* srl_bus_name = "inst/\m00_exit_pipeline/m00_exit/inst /\splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[1].srl_nx1/shift_reg_reg " *) 
  (* srl_name = "inst/\m00_exit_pipeline/m00_exit/inst /\splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_reg_reg[0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(shift_qual),
        .CLK(aclk),
        .D(\gen_wsplitter.sr_axi_awlen_d ),
        .Q(p_7_out));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_srl_rtl" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_31
   (D,
    shift_qual,
    \gen_wsplitter.sr_axi_awlen_d ,
    Q,
    aclk,
    \gen_pipelined.mesg_reg_reg[2] ,
    \gen_pipelined.mesg_reg_reg[2]_0 );
  output [0:0]D;
  input shift_qual;
  input [0:0]\gen_wsplitter.sr_axi_awlen_d ;
  input [3:0]Q;
  input aclk;
  input \gen_pipelined.mesg_reg_reg[2] ;
  input \gen_pipelined.mesg_reg_reg[2]_0 ;

  wire [0:0]D;
  wire [3:0]Q;
  wire aclk;
  wire \gen_pipelined.mesg_reg_reg[2] ;
  wire \gen_pipelined.mesg_reg_reg[2]_0 ;
  wire [0:0]\gen_wsplitter.sr_axi_awlen_d ;
  wire p_6_out;
  wire shift_qual;

  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_pipelined.mesg_reg[2]_i_1 
       (.I0(p_6_out),
        .I1(\gen_pipelined.mesg_reg_reg[2] ),
        .I2(\gen_pipelined.mesg_reg_reg[2]_0 ),
        .I3(\gen_wsplitter.sr_axi_awlen_d ),
        .O(D));
  (* srl_bus_name = "inst/\m00_exit_pipeline/m00_exit/inst /\splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[2].srl_nx1/shift_reg_reg " *) 
  (* srl_name = "inst/\m00_exit_pipeline/m00_exit/inst /\splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_reg_reg[0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(shift_qual),
        .CLK(aclk),
        .D(\gen_wsplitter.sr_axi_awlen_d ),
        .Q(p_6_out));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_srl_rtl" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_32
   (D,
    shift_qual,
    \gen_wsplitter.sr_axi_awlen_d ,
    Q,
    aclk,
    \gen_pipelined.mesg_reg_reg[3] ,
    \gen_pipelined.mesg_reg_reg[3]_0 );
  output [0:0]D;
  input shift_qual;
  input [0:0]\gen_wsplitter.sr_axi_awlen_d ;
  input [3:0]Q;
  input aclk;
  input \gen_pipelined.mesg_reg_reg[3] ;
  input \gen_pipelined.mesg_reg_reg[3]_0 ;

  wire [0:0]D;
  wire [3:0]Q;
  wire aclk;
  wire \gen_pipelined.mesg_reg_reg[3] ;
  wire \gen_pipelined.mesg_reg_reg[3]_0 ;
  wire [0:0]\gen_wsplitter.sr_axi_awlen_d ;
  wire p_5_out;
  wire shift_qual;

  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_pipelined.mesg_reg[3]_i_1 
       (.I0(p_5_out),
        .I1(\gen_pipelined.mesg_reg_reg[3] ),
        .I2(\gen_pipelined.mesg_reg_reg[3]_0 ),
        .I3(\gen_wsplitter.sr_axi_awlen_d ),
        .O(D));
  (* srl_bus_name = "inst/\m00_exit_pipeline/m00_exit/inst /\splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[3].srl_nx1/shift_reg_reg " *) 
  (* srl_name = "inst/\m00_exit_pipeline/m00_exit/inst /\splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_reg_reg[0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(shift_qual),
        .CLK(aclk),
        .D(\gen_wsplitter.sr_axi_awlen_d ),
        .Q(p_5_out));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_srl_rtl" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_33
   (shift_qual,
    D,
    \gen_wsplitter.sr_axi_awlen_d ,
    Q,
    aclk,
    \gen_pipelined.mesg_reg_reg[4] ,
    \gen_wsplitter.awsplit_push_d ,
    \gen_pipelined.mesg_reg_reg[4]_0 ,
    \shift_reg_reg[0]_srl16_0 );
  output shift_qual;
  output [0:0]D;
  input [0:0]\gen_wsplitter.sr_axi_awlen_d ;
  input [3:0]Q;
  input aclk;
  input \gen_pipelined.mesg_reg_reg[4] ;
  input \gen_wsplitter.awsplit_push_d ;
  input \gen_pipelined.mesg_reg_reg[4]_0 ;
  input \shift_reg_reg[0]_srl16_0 ;

  wire [0:0]D;
  wire [3:0]Q;
  wire aclk;
  wire \gen_pipelined.mesg_reg_reg[4] ;
  wire \gen_pipelined.mesg_reg_reg[4]_0 ;
  wire \gen_wsplitter.awsplit_push_d ;
  wire [0:0]\gen_wsplitter.sr_axi_awlen_d ;
  wire p_4_out;
  wire shift_qual;
  wire \shift_reg_reg[0]_srl16_0 ;

  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_pipelined.mesg_reg[4]_i_2 
       (.I0(p_4_out),
        .I1(\gen_pipelined.mesg_reg_reg[4]_0 ),
        .I2(\gen_pipelined.mesg_reg_reg[4] ),
        .I3(\gen_wsplitter.sr_axi_awlen_d ),
        .O(D));
  (* srl_bus_name = "inst/\m00_exit_pipeline/m00_exit/inst /\splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_reg_reg " *) 
  (* srl_name = "inst/\m00_exit_pipeline/m00_exit/inst /\splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_reg_reg[0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(shift_qual),
        .CLK(aclk),
        .D(\gen_wsplitter.sr_axi_awlen_d ),
        .Q(p_4_out));
  LUT4 #(
    .INIT(16'hD000)) 
    \shift_reg_reg[0]_srl16_i_1 
       (.I0(\gen_pipelined.mesg_reg_reg[4] ),
        .I1(\gen_wsplitter.awsplit_push_d ),
        .I2(\gen_pipelined.mesg_reg_reg[4]_0 ),
        .I3(\shift_reg_reg[0]_srl16_0 ),
        .O(shift_qual));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_srl_rtl" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_34
   (\gen_pipelined.mesg_reg_reg[0] ,
    Q,
    aclk,
    \shift_reg_reg[0]_srl16_0 ,
    \gen_wsplitter.awsplit_thread ,
    \shift_reg_reg[0]_srl16_1 ,
    \shift_reg_reg[0]_srl16_2 ,
    \gen_pipelined.mesg_reg_reg[0]_0 ,
    \gen_pipelined.mesg_reg_reg[0]_1 ,
    \gen_pipelined.mesg_reg_reg[0]_2 ,
    \gen_pipelined.mesg_reg_reg[0]_3 ,
    \gen_pipelined.mesg_reg_reg[0]_4 ,
    \gen_pipelined.mesg_reg_reg[0]_5 ,
    \gen_pipelined.mesg_reg_reg[0]_6 ,
    \gen_pipelined.mesg_reg_reg[0]_7 );
  output \gen_pipelined.mesg_reg_reg[0] ;
  input [3:0]Q;
  input aclk;
  input \shift_reg_reg[0]_srl16_0 ;
  input \gen_wsplitter.awsplit_thread ;
  input \shift_reg_reg[0]_srl16_1 ;
  input \shift_reg_reg[0]_srl16_2 ;
  input [1:0]\gen_pipelined.mesg_reg_reg[0]_0 ;
  input \gen_pipelined.mesg_reg_reg[0]_1 ;
  input \gen_pipelined.mesg_reg_reg[0]_2 ;
  input \gen_pipelined.mesg_reg_reg[0]_3 ;
  input \gen_pipelined.mesg_reg_reg[0]_4 ;
  input \gen_pipelined.mesg_reg_reg[0]_5 ;
  input \gen_pipelined.mesg_reg_reg[0]_6 ;
  input \gen_pipelined.mesg_reg_reg[0]_7 ;

  wire [3:0]Q;
  wire aclk;
  wire \gen_pipelined.mesg_reg_reg[0] ;
  wire [1:0]\gen_pipelined.mesg_reg_reg[0]_0 ;
  wire \gen_pipelined.mesg_reg_reg[0]_1 ;
  wire \gen_pipelined.mesg_reg_reg[0]_2 ;
  wire \gen_pipelined.mesg_reg_reg[0]_3 ;
  wire \gen_pipelined.mesg_reg_reg[0]_4 ;
  wire \gen_pipelined.mesg_reg_reg[0]_5 ;
  wire \gen_pipelined.mesg_reg_reg[0]_6 ;
  wire \gen_pipelined.mesg_reg_reg[0]_7 ;
  wire \gen_wsplitter.awsplit_thread ;
  wire \gen_wsplitter.awsplit_trans ;
  wire shift_qual;
  wire \shift_reg_reg[0]_srl16_0 ;
  wire \shift_reg_reg[0]_srl16_1 ;
  wire \shift_reg_reg[0]_srl16_2 ;
  wire srl_reg;

  LUT6 #(
    .INIT(64'hAAAFCCFFAAA0CC00)) 
    \gen_pipelined.mesg_reg[0]_i_1__0 
       (.I0(\gen_wsplitter.awsplit_trans ),
        .I1(srl_reg),
        .I2(\gen_pipelined.mesg_reg_reg[0]_4 ),
        .I3(\gen_pipelined.mesg_reg_reg[0]_5 ),
        .I4(\gen_pipelined.mesg_reg_reg[0]_6 ),
        .I5(\gen_pipelined.mesg_reg_reg[0]_7 ),
        .O(\gen_pipelined.mesg_reg_reg[0] ));
  (* srl_bus_name = "inst/\m00_exit_pipeline/m00_exit/inst /\splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_reg_reg " *) 
  (* srl_name = "inst/\m00_exit_pipeline/m00_exit/inst /\splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_reg_reg[0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(shift_qual),
        .CLK(aclk),
        .D(\gen_wsplitter.awsplit_trans ),
        .Q(srl_reg));
  LUT4 #(
    .INIT(16'hD000)) 
    \shift_reg_reg[0]_srl16_i_1__0 
       (.I0(\shift_reg_reg[0]_srl16_0 ),
        .I1(\gen_wsplitter.awsplit_thread ),
        .I2(\shift_reg_reg[0]_srl16_1 ),
        .I3(\shift_reg_reg[0]_srl16_2 ),
        .O(shift_qual));
  LUT5 #(
    .INIT(32'hFE00FEFF)) 
    \shift_reg_reg[0]_srl16_i_2 
       (.I0(\gen_pipelined.mesg_reg_reg[0]_0 [0]),
        .I1(\gen_pipelined.mesg_reg_reg[0]_1 ),
        .I2(\gen_pipelined.mesg_reg_reg[0]_0 [1]),
        .I3(\gen_pipelined.mesg_reg_reg[0]_2 ),
        .I4(\gen_pipelined.mesg_reg_reg[0]_3 ),
        .O(\gen_wsplitter.awsplit_trans ));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_srl_rtl" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_35
   (p_31_out,
    shift_qual,
    Q,
    \gen_pipelined.mesg_reg_reg[1] ,
    aclk);
  output p_31_out;
  input shift_qual;
  input [0:0]Q;
  input [3:0]\gen_pipelined.mesg_reg_reg[1] ;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire [3:0]\gen_pipelined.mesg_reg_reg[1] ;
  wire p_31_out;
  wire shift_qual;

  (* srl_bus_name = "inst/\m00_exit_pipeline/m00_exit/inst /\exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg " *) 
  (* srl_name = "inst/\m00_exit_pipeline/m00_exit/inst /\exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_reg_reg[0]_srl16 
       (.A0(\gen_pipelined.mesg_reg_reg[1] [0]),
        .A1(\gen_pipelined.mesg_reg_reg[1] [1]),
        .A2(\gen_pipelined.mesg_reg_reg[1] [2]),
        .A3(\gen_pipelined.mesg_reg_reg[1] [3]),
        .CE(shift_qual),
        .CLK(aclk),
        .D(Q),
        .Q(p_31_out));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_srl_rtl" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_36
   (p_30_out,
    shift_qual,
    Q,
    \gen_pipelined.mesg_reg_reg[2] ,
    aclk,
    \shift_reg_reg[0]_srl16_0 ,
    \shift_reg_reg[0]_srl16_1 ,
    \shift_reg_reg[0]_srl16_2 ,
    exit_awvalid,
    mr_axi_awready);
  output p_30_out;
  output shift_qual;
  input [0:0]Q;
  input [3:0]\gen_pipelined.mesg_reg_reg[2] ;
  input aclk;
  input \shift_reg_reg[0]_srl16_0 ;
  input \shift_reg_reg[0]_srl16_1 ;
  input \shift_reg_reg[0]_srl16_2 ;
  input exit_awvalid;
  input mr_axi_awready;

  wire [0:0]Q;
  wire aclk;
  wire exit_awvalid;
  wire [3:0]\gen_pipelined.mesg_reg_reg[2] ;
  wire mr_axi_awready;
  wire p_30_out;
  wire shift_qual;
  wire \shift_reg_reg[0]_srl16_0 ;
  wire \shift_reg_reg[0]_srl16_1 ;
  wire \shift_reg_reg[0]_srl16_2 ;

  (* srl_bus_name = "inst/\m00_exit_pipeline/m00_exit/inst /\exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg " *) 
  (* srl_name = "inst/\m00_exit_pipeline/m00_exit/inst /\exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_reg_reg[0]_srl16 
       (.A0(\gen_pipelined.mesg_reg_reg[2] [0]),
        .A1(\gen_pipelined.mesg_reg_reg[2] [1]),
        .A2(\gen_pipelined.mesg_reg_reg[2] [2]),
        .A3(\gen_pipelined.mesg_reg_reg[2] [3]),
        .CE(shift_qual),
        .CLK(aclk),
        .D(Q),
        .Q(p_30_out));
  LUT5 #(
    .INIT(32'hA0202020)) 
    \shift_reg_reg[0]_srl16_i_1__1 
       (.I0(\shift_reg_reg[0]_srl16_0 ),
        .I1(\shift_reg_reg[0]_srl16_1 ),
        .I2(\shift_reg_reg[0]_srl16_2 ),
        .I3(exit_awvalid),
        .I4(mr_axi_awready),
        .O(shift_qual));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_xpm_memory_fifo" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_xpm_memory_fifo
   (m_sc_payld,
    \gen_wr.afull_r ,
    m_sc_send,
    s_sc_aclk,
    s_sc_payld,
    SR,
    s_sc_send,
    arb_stall_late,
    s_sc_valid,
    m_sc_recv,
    \count_r_reg[1] );
  output [63:0]m_sc_payld;
  output \gen_wr.afull_r ;
  output [0:0]m_sc_send;
  input s_sc_aclk;
  input [58:0]s_sc_payld;
  input [0:0]SR;
  input [0:0]s_sc_send;
  input arb_stall_late;
  input s_sc_valid;
  input [0:0]m_sc_recv;
  input [0:0]\count_r_reg[1] ;

  wire [0:0]SR;
  wire arb_stall_late;
  wire [0:0]\count_r_reg[1] ;
  (* RTL_KEEP = "alse" *) wire [5:0]\gen_mem_rep[0].rd_addrb ;
  (* RTL_KEEP = "alse" *) wire [5:0]\gen_mem_rep[0].wr_addra ;
  wire \gen_normal_area.fifo_node_payld_empty ;
  wire \gen_rd.empty_r_i_1_n_0 ;
  wire \gen_rd.fifo_empty_r ;
  wire \gen_wr.afull_r ;
  wire \gen_wr.afull_r_i_10_n_0 ;
  wire \gen_wr.afull_r_i_12_n_0 ;
  wire \gen_wr.afull_r_i_3_n_0 ;
  wire \gen_wr.afull_r_i_7_n_0 ;
  wire \gen_wr.inst_wr_addra_p1_n_0 ;
  wire \gen_wr.inst_wr_addra_p1_n_1 ;
  wire \gen_wr.inst_wr_addra_p1_n_2 ;
  wire [63:0]m_sc_payld;
  wire [0:0]m_sc_recv;
  wire rd_addrb_incr;
  wire s_sc_aclk;
  wire [58:0]s_sc_payld;
  wire [0:0]s_sc_send;
  wire s_sc_valid;
  wire wr_wea;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_clkb_UNCONNECTED ;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_ena_UNCONNECTED ;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_injectdbiterra_UNCONNECTED ;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_injectsbiterra_UNCONNECTED ;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_regceb_UNCONNECTED ;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_sbiterrb_UNCONNECTED ;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_sleep_UNCONNECTED ;
  wire [157:12]\NLW_gen_mem_rep[0].inst_xpm_memory_dina_UNCONNECTED ;
  wire [157:0]\NLW_gen_mem_rep[0].inst_xpm_memory_doutb_UNCONNECTED ;

  assign m_sc_send[0] = \gen_normal_area.fifo_node_payld_empty ;
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter_6 \gen_mem_rep[0].inst_rd_addrb 
       (.Q(\gen_mem_rep[0].rd_addrb ),
        .SR(SR),
        .\gen_normal_area.fifo_node_payld_empty (\gen_normal_area.fifo_node_payld_empty ),
        .\gen_rd.fifo_empty_r (\gen_rd.fifo_empty_r ),
        .m_sc_recv(m_sc_recv),
        .rd_addrb_incr(rd_addrb_incr),
        .s_sc_aclk(s_sc_aclk));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter_7 \gen_mem_rep[0].inst_wr_addra 
       (.Q(\gen_mem_rep[0].wr_addra ),
        .arb_stall_late(arb_stall_late),
        .\count_r_reg[5]_0 (\count_r_reg[1] ),
        .s_sc_aclk(s_sc_aclk),
        .s_sc_send(s_sc_send),
        .s_sc_valid(s_sc_valid));
  (* ADDR_WIDTH_A = "5" *) 
  (* ADDR_WIDTH_B = "5" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "158" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "5056" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "1" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_B = "1" *) 
  (* READ_DATA_WIDTH_B = "158" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "158" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  zynq_blk_smartconnect_0_0_xpm_memory_sdpram \gen_mem_rep[0].inst_xpm_memory 
       (.addra(\gen_mem_rep[0].wr_addra [4:0]),
        .addrb(\gen_mem_rep[0].rd_addrb [4:0]),
        .clka(s_sc_aclk),
        .clkb(\NLW_gen_mem_rep[0].inst_xpm_memory_clkb_UNCONNECTED ),
        .dbiterrb(\NLW_gen_mem_rep[0].inst_xpm_memory_dbiterrb_UNCONNECTED ),
        .dina({\NLW_gen_mem_rep[0].inst_xpm_memory_dina_UNCONNECTED [157:144],1'b0,1'b0,1'b1,1'b1,s_sc_payld[58:15],1'b1,1'b0,1'b0,s_sc_payld[14:12],\NLW_gen_mem_rep[0].inst_xpm_memory_dina_UNCONNECTED [89:84],s_sc_payld[10:0],1'b0,\NLW_gen_mem_rep[0].inst_xpm_memory_dina_UNCONNECTED [71:12],1'b0,1'b0,1'b0,s_sc_payld[10:3],1'b0}),
        .doutb({\NLW_gen_mem_rep[0].inst_xpm_memory_doutb_UNCONNECTED [157:140],m_sc_payld[63:53],\NLW_gen_mem_rep[0].inst_xpm_memory_doutb_UNCONNECTED [128],m_sc_payld[52:19],\NLW_gen_mem_rep[0].inst_xpm_memory_doutb_UNCONNECTED [93:84],m_sc_payld[18:8],\NLW_gen_mem_rep[0].inst_xpm_memory_doutb_UNCONNECTED [72:9],m_sc_payld[7:0],\NLW_gen_mem_rep[0].inst_xpm_memory_doutb_UNCONNECTED [0]}),
        .ena(\NLW_gen_mem_rep[0].inst_xpm_memory_ena_UNCONNECTED ),
        .enb(rd_addrb_incr),
        .injectdbiterra(\NLW_gen_mem_rep[0].inst_xpm_memory_injectdbiterra_UNCONNECTED ),
        .injectsbiterra(\NLW_gen_mem_rep[0].inst_xpm_memory_injectsbiterra_UNCONNECTED ),
        .regceb(\NLW_gen_mem_rep[0].inst_xpm_memory_regceb_UNCONNECTED ),
        .rstb(SR),
        .sbiterrb(\NLW_gen_mem_rep[0].inst_xpm_memory_sbiterrb_UNCONNECTED ),
        .sleep(\NLW_gen_mem_rep[0].inst_xpm_memory_sleep_UNCONNECTED ),
        .wea(wr_wea));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    \gen_rd.empty_r_i_1 
       (.I0(\gen_normal_area.fifo_node_payld_empty ),
        .I1(m_sc_recv),
        .I2(\gen_rd.fifo_empty_r ),
        .I3(SR),
        .O(\gen_rd.empty_r_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_rd.empty_r_reg 
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(\gen_rd.empty_r_i_1_n_0 ),
        .Q(\gen_normal_area.fifo_node_payld_empty ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gen_rd.fifo_empty_r_reg 
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(\gen_wr.inst_wr_addra_p1_n_1 ),
        .Q(\gen_rd.fifo_empty_r ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gen_wr.afull_r_i_10 
       (.I0(\gen_mem_rep[0].rd_addrb [2]),
        .I1(\gen_mem_rep[0].rd_addrb [1]),
        .I2(rd_addrb_incr),
        .I3(\gen_mem_rep[0].rd_addrb [0]),
        .I4(\gen_mem_rep[0].rd_addrb [3]),
        .O(\gen_wr.afull_r_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hDDDFFFFF22200000)) 
    \gen_wr.afull_r_i_12 
       (.I0(\gen_mem_rep[0].rd_addrb [0]),
        .I1(\gen_rd.fifo_empty_r ),
        .I2(m_sc_recv),
        .I3(\gen_normal_area.fifo_node_payld_empty ),
        .I4(\gen_mem_rep[0].rd_addrb [1]),
        .I5(\gen_mem_rep[0].rd_addrb [2]),
        .O(\gen_wr.afull_r_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gen_wr.afull_r_i_3 
       (.I0(\gen_mem_rep[0].rd_addrb [3]),
        .I1(\gen_mem_rep[0].rd_addrb [0]),
        .I2(rd_addrb_incr),
        .I3(\gen_mem_rep[0].rd_addrb [1]),
        .I4(\gen_mem_rep[0].rd_addrb [2]),
        .I5(\gen_mem_rep[0].rd_addrb [4]),
        .O(\gen_wr.afull_r_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gen_wr.afull_r_i_7 
       (.I0(\gen_mem_rep[0].rd_addrb [2]),
        .I1(\gen_mem_rep[0].rd_addrb [1]),
        .I2(rd_addrb_incr),
        .I3(\gen_mem_rep[0].rd_addrb [0]),
        .I4(\gen_mem_rep[0].rd_addrb [3]),
        .O(\gen_wr.afull_r_i_7_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_wr.afull_r_reg 
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(\gen_wr.inst_wr_addra_p1_n_0 ),
        .Q(\gen_wr.afull_r ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wr.full_r_reg_inv 
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(\gen_wr.inst_wr_addra_p1_n_2 ),
        .Q(wr_wea),
        .R(1'b0));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter__parameterized0_8 \gen_wr.inst_wr_addra_p1 
       (.SR(SR),
        .arb_stall_late(arb_stall_late),
        .areset_r_reg(\gen_wr.inst_wr_addra_p1_n_0 ),
        .areset_r_reg_0(\gen_wr.inst_wr_addra_p1_n_2 ),
        .\count_r_reg[1]_0 (\count_r_reg[1] ),
        .\gen_wr.afull_r_reg (\gen_wr.afull_r_i_10_n_0 ),
        .\gen_wr.afull_r_reg_0 (\gen_wr.afull_r_i_12_n_0 ),
        .\gen_wr.afull_r_reg_1 (\gen_wr.afull_r_i_7_n_0 ),
        .\gen_wr.afull_r_reg_2 (\gen_wr.afull_r_i_3_n_0 ),
        .\gen_wr.full_r_reg_inv (\gen_mem_rep[0].wr_addra ),
        .m_sc_areset_r_reg(\gen_wr.inst_wr_addra_p1_n_1 ),
        .out({\gen_mem_rep[0].rd_addrb [5:4],\gen_mem_rep[0].rd_addrb [1:0]}),
        .rd_addrb_incr(rd_addrb_incr),
        .s_sc_aclk(s_sc_aclk),
        .s_sc_send(s_sc_send),
        .s_sc_valid(s_sc_valid));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_xpm_memory_fifo" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0
   (m_sc_payld,
    \gen_wr.afull_r ,
    Q,
    m_sc_send,
    s_sc_aclk,
    s_sc_payld,
    SR,
    s_sc_send,
    arb_stall_late,
    s_sc_valid,
    \gen_wr.afull_r_reg_0 ,
    m_sc_recv,
    \count_r_reg[1] );
  output [1:0]m_sc_payld;
  output \gen_wr.afull_r ;
  output [0:0]Q;
  output [0:0]m_sc_send;
  input s_sc_aclk;
  input [3:0]s_sc_payld;
  input [0:0]SR;
  input [0:0]s_sc_send;
  input arb_stall_late;
  input s_sc_valid;
  input \gen_wr.afull_r_reg_0 ;
  input [0:0]m_sc_recv;
  input [0:0]\count_r_reg[1] ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire arb_stall_late;
  wire [0:0]\count_r_reg[1] ;
  (* RTL_KEEP = "alse" *) wire [5:0]\gen_mem_rep[0].rd_addrb ;
  (* RTL_KEEP = "alse" *) wire [5:0]\gen_mem_rep[0].wr_addra ;
  wire \gen_normal_area.fifo_node_payld_empty ;
  wire \gen_rd.empty_r_i_1_n_0 ;
  wire \gen_rd.fifo_empty_r ;
  wire \gen_wr.afull_r ;
  wire \gen_wr.afull_r_i_12_n_0 ;
  wire \gen_wr.afull_r_i_13_n_0 ;
  wire \gen_wr.afull_r_i_7_n_0 ;
  wire \gen_wr.afull_r_i_9_n_0 ;
  wire \gen_wr.afull_r_reg_0 ;
  wire \gen_wr.inst_wr_addra_p1_n_1 ;
  wire \gen_wr.inst_wr_addra_p1_n_2 ;
  wire \gen_wr.inst_wr_addra_p1_n_3 ;
  wire [1:0]m_sc_payld;
  wire [0:0]m_sc_recv;
  wire rd_addrb_incr;
  wire s_sc_aclk;
  wire [3:0]s_sc_payld;
  wire [0:0]s_sc_send;
  wire s_sc_valid;
  wire wr_wea;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_clkb_UNCONNECTED ;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_ena_UNCONNECTED ;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_injectdbiterra_UNCONNECTED ;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_injectsbiterra_UNCONNECTED ;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_regceb_UNCONNECTED ;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_sbiterrb_UNCONNECTED ;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_sleep_UNCONNECTED ;
  wire [23:6]\NLW_gen_mem_rep[0].inst_xpm_memory_dina_UNCONNECTED ;
  wire [23:0]\NLW_gen_mem_rep[0].inst_xpm_memory_doutb_UNCONNECTED ;

  assign m_sc_send[0] = \gen_normal_area.fifo_node_payld_empty ;
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter_2 \gen_mem_rep[0].inst_rd_addrb 
       (.Q(\gen_mem_rep[0].rd_addrb ),
        .SR(SR),
        .\gen_normal_area.fifo_node_payld_empty (\gen_normal_area.fifo_node_payld_empty ),
        .\gen_rd.fifo_empty_r (\gen_rd.fifo_empty_r ),
        .m_sc_recv(m_sc_recv),
        .rd_addrb_incr(rd_addrb_incr),
        .s_sc_aclk(s_sc_aclk));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter_3 \gen_mem_rep[0].inst_wr_addra 
       (.Q(\gen_mem_rep[0].wr_addra ),
        .arb_stall_late(arb_stall_late),
        .\count_r_reg[5]_0 (\count_r_reg[1] ),
        .s_sc_aclk(s_sc_aclk),
        .s_sc_send(s_sc_send),
        .s_sc_valid(s_sc_valid));
  (* ADDR_WIDTH_A = "5" *) 
  (* ADDR_WIDTH_B = "5" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "24" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "768" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "1" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_B = "1" *) 
  (* READ_DATA_WIDTH_B = "24" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "24" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  zynq_blk_smartconnect_0_0_xpm_memory_sdpram__parameterized0 \gen_mem_rep[0].inst_xpm_memory 
       (.addra(\gen_mem_rep[0].wr_addra [4:0]),
        .addrb(\gen_mem_rep[0].rd_addrb [4:0]),
        .clka(s_sc_aclk),
        .clkb(\NLW_gen_mem_rep[0].inst_xpm_memory_clkb_UNCONNECTED ),
        .dbiterrb(\NLW_gen_mem_rep[0].inst_xpm_memory_dbiterrb_UNCONNECTED ),
        .dina({\NLW_gen_mem_rep[0].inst_xpm_memory_dina_UNCONNECTED [23:6],s_sc_payld,1'b0,1'b0}),
        .doutb({\NLW_gen_mem_rep[0].inst_xpm_memory_doutb_UNCONNECTED [23:6],m_sc_payld,\NLW_gen_mem_rep[0].inst_xpm_memory_doutb_UNCONNECTED [3:0]}),
        .ena(\NLW_gen_mem_rep[0].inst_xpm_memory_ena_UNCONNECTED ),
        .enb(rd_addrb_incr),
        .injectdbiterra(\NLW_gen_mem_rep[0].inst_xpm_memory_injectdbiterra_UNCONNECTED ),
        .injectsbiterra(\NLW_gen_mem_rep[0].inst_xpm_memory_injectsbiterra_UNCONNECTED ),
        .regceb(\NLW_gen_mem_rep[0].inst_xpm_memory_regceb_UNCONNECTED ),
        .rstb(SR),
        .sbiterrb(\NLW_gen_mem_rep[0].inst_xpm_memory_sbiterrb_UNCONNECTED ),
        .sleep(\NLW_gen_mem_rep[0].inst_xpm_memory_sleep_UNCONNECTED ),
        .wea(wr_wea));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    \gen_rd.empty_r_i_1 
       (.I0(\gen_normal_area.fifo_node_payld_empty ),
        .I1(m_sc_recv),
        .I2(\gen_rd.fifo_empty_r ),
        .I3(SR),
        .O(\gen_rd.empty_r_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_rd.empty_r_reg 
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(\gen_rd.empty_r_i_1_n_0 ),
        .Q(\gen_normal_area.fifo_node_payld_empty ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gen_rd.fifo_empty_r_reg 
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(\gen_wr.inst_wr_addra_p1_n_2 ),
        .Q(\gen_rd.fifo_empty_r ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDFFFFF22200000)) 
    \gen_wr.afull_r_i_12 
       (.I0(\gen_mem_rep[0].rd_addrb [0]),
        .I1(\gen_rd.fifo_empty_r ),
        .I2(m_sc_recv),
        .I3(\gen_normal_area.fifo_node_payld_empty ),
        .I4(\gen_mem_rep[0].rd_addrb [1]),
        .I5(\gen_mem_rep[0].rd_addrb [2]),
        .O(\gen_wr.afull_r_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gen_wr.afull_r_i_13 
       (.I0(\gen_mem_rep[0].rd_addrb [2]),
        .I1(\gen_mem_rep[0].rd_addrb [1]),
        .I2(rd_addrb_incr),
        .I3(\gen_mem_rep[0].rd_addrb [0]),
        .I4(\gen_mem_rep[0].rd_addrb [3]),
        .O(\gen_wr.afull_r_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gen_wr.afull_r_i_7 
       (.I0(\gen_mem_rep[0].rd_addrb [3]),
        .I1(\gen_mem_rep[0].rd_addrb [0]),
        .I2(rd_addrb_incr),
        .I3(\gen_mem_rep[0].rd_addrb [1]),
        .I4(\gen_mem_rep[0].rd_addrb [2]),
        .I5(\gen_mem_rep[0].rd_addrb [4]),
        .O(\gen_wr.afull_r_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gen_wr.afull_r_i_9 
       (.I0(\gen_mem_rep[0].rd_addrb [2]),
        .I1(\gen_mem_rep[0].rd_addrb [1]),
        .I2(rd_addrb_incr),
        .I3(\gen_mem_rep[0].rd_addrb [0]),
        .I4(\gen_mem_rep[0].rd_addrb [3]),
        .O(\gen_wr.afull_r_i_9_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_wr.afull_r_reg 
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(\gen_wr.inst_wr_addra_p1_n_1 ),
        .Q(\gen_wr.afull_r ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wr.full_r_reg_inv 
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(\gen_wr.inst_wr_addra_p1_n_3 ),
        .Q(wr_wea),
        .R(1'b0));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter__parameterized0_4 \gen_wr.inst_wr_addra_p1 
       (.Q(Q),
        .SR(SR),
        .arb_stall_late(arb_stall_late),
        .areset_r_reg(\gen_wr.inst_wr_addra_p1_n_1 ),
        .areset_r_reg_0(\gen_wr.inst_wr_addra_p1_n_3 ),
        .\count_r_reg[1]_0 (\count_r_reg[1] ),
        .\gen_wr.afull_r_reg (\gen_wr.afull_r_i_12_n_0 ),
        .\gen_wr.afull_r_reg_0 (\gen_wr.afull_r_i_13_n_0 ),
        .\gen_wr.afull_r_reg_1 (\gen_wr.afull_r_reg_0 ),
        .\gen_wr.afull_r_reg_2 (\gen_wr.afull_r_i_7_n_0 ),
        .\gen_wr.afull_r_reg_3 (\gen_wr.afull_r_i_9_n_0 ),
        .\gen_wr.full_r_reg_inv (\gen_mem_rep[0].wr_addra ),
        .m_sc_areset_r_reg(\gen_wr.inst_wr_addra_p1_n_2 ),
        .out({\gen_mem_rep[0].rd_addrb [5:4],\gen_mem_rep[0].rd_addrb [1:0]}),
        .rd_addrb_incr(rd_addrb_incr),
        .s_sc_aclk(s_sc_aclk),
        .s_sc_send(s_sc_send),
        .s_sc_valid(s_sc_valid));
endmodule

(* ORIG_REF_NAME = "sc_util_v1_0_4_xpm_memory_fifo" *) 
module zynq_blk_smartconnect_0_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1
   (m_sc_payld,
    \gen_wr.afull_r ,
    m_sc_send,
    s_sc_aclk,
    s_sc_payld,
    SR,
    s_sc_send,
    arb_stall_late,
    s_sc_valid,
    m_sc_recv,
    \count_r_reg[1] );
  output [71:0]m_sc_payld;
  output \gen_wr.afull_r ;
  output [0:0]m_sc_send;
  input s_sc_aclk;
  input [86:0]s_sc_payld;
  input [0:0]SR;
  input [0:0]s_sc_send;
  input arb_stall_late;
  input s_sc_valid;
  input [0:0]m_sc_recv;
  input [0:0]\count_r_reg[1] ;

  wire [0:0]SR;
  wire arb_stall_late;
  wire [0:0]\count_r_reg[1] ;
  (* RTL_KEEP = "alse" *) wire [5:0]\gen_mem_rep[0].rd_addrb ;
  (* RTL_KEEP = "alse" *) wire [5:0]\gen_mem_rep[0].wr_addra ;
  wire \gen_normal_area.fifo_node_payld_empty ;
  wire \gen_rd.empty_r_i_1_n_0 ;
  wire \gen_rd.fifo_empty_r ;
  wire \gen_wr.afull_r ;
  wire \gen_wr.afull_r_i_10_n_0 ;
  wire \gen_wr.afull_r_i_12_n_0 ;
  wire \gen_wr.afull_r_i_3_n_0 ;
  wire \gen_wr.afull_r_i_7_n_0 ;
  wire \gen_wr.inst_wr_addra_p1_n_0 ;
  wire \gen_wr.inst_wr_addra_p1_n_1 ;
  wire \gen_wr.inst_wr_addra_p1_n_2 ;
  wire [71:0]m_sc_payld;
  wire [0:0]m_sc_recv;
  wire rd_addrb_incr;
  wire s_sc_aclk;
  wire [86:0]s_sc_payld;
  wire [0:0]s_sc_send;
  wire s_sc_valid;
  wire wr_wea;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_clkb_UNCONNECTED ;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_ena_UNCONNECTED ;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_injectdbiterra_UNCONNECTED ;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_injectsbiterra_UNCONNECTED ;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_regceb_UNCONNECTED ;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_sbiterrb_UNCONNECTED ;
  wire \NLW_gen_mem_rep[0].inst_xpm_memory_sleep_UNCONNECTED ;
  wire [105:0]\NLW_gen_mem_rep[0].inst_xpm_memory_dina_UNCONNECTED ;
  wire [105:0]\NLW_gen_mem_rep[0].inst_xpm_memory_doutb_UNCONNECTED ;

  assign m_sc_send[0] = \gen_normal_area.fifo_node_payld_empty ;
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter \gen_mem_rep[0].inst_rd_addrb 
       (.Q(\gen_mem_rep[0].rd_addrb ),
        .SR(SR),
        .\gen_normal_area.fifo_node_payld_empty (\gen_normal_area.fifo_node_payld_empty ),
        .\gen_rd.fifo_empty_r (\gen_rd.fifo_empty_r ),
        .m_sc_recv(m_sc_recv),
        .rd_addrb_incr(rd_addrb_incr),
        .s_sc_aclk(s_sc_aclk));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter_0 \gen_mem_rep[0].inst_wr_addra 
       (.Q(\gen_mem_rep[0].wr_addra ),
        .arb_stall_late(arb_stall_late),
        .\count_r_reg[5]_0 (\count_r_reg[1] ),
        .s_sc_aclk(s_sc_aclk),
        .s_sc_send(s_sc_send),
        .s_sc_valid(s_sc_valid));
  (* ADDR_WIDTH_A = "5" *) 
  (* ADDR_WIDTH_B = "5" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "106" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "3392" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "1" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_B = "1" *) 
  (* READ_DATA_WIDTH_B = "106" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "106" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  zynq_blk_smartconnect_0_0_xpm_memory_sdpram__parameterized1 \gen_mem_rep[0].inst_xpm_memory 
       (.addra(\gen_mem_rep[0].wr_addra [4:0]),
        .addrb(\gen_mem_rep[0].rd_addrb [4:0]),
        .clka(s_sc_aclk),
        .clkb(\NLW_gen_mem_rep[0].inst_xpm_memory_clkb_UNCONNECTED ),
        .dbiterrb(\NLW_gen_mem_rep[0].inst_xpm_memory_dbiterrb_UNCONNECTED ),
        .dina({\NLW_gen_mem_rep[0].inst_xpm_memory_dina_UNCONNECTED [105:90],1'b1,s_sc_payld[14],s_sc_payld[86:11],\NLW_gen_mem_rep[0].inst_xpm_memory_dina_UNCONNECTED [11:0]}),
        .doutb({\NLW_gen_mem_rep[0].inst_xpm_memory_doutb_UNCONNECTED [105:88],m_sc_payld,\NLW_gen_mem_rep[0].inst_xpm_memory_doutb_UNCONNECTED [15:0]}),
        .ena(\NLW_gen_mem_rep[0].inst_xpm_memory_ena_UNCONNECTED ),
        .enb(rd_addrb_incr),
        .injectdbiterra(\NLW_gen_mem_rep[0].inst_xpm_memory_injectdbiterra_UNCONNECTED ),
        .injectsbiterra(\NLW_gen_mem_rep[0].inst_xpm_memory_injectsbiterra_UNCONNECTED ),
        .regceb(\NLW_gen_mem_rep[0].inst_xpm_memory_regceb_UNCONNECTED ),
        .rstb(SR),
        .sbiterrb(\NLW_gen_mem_rep[0].inst_xpm_memory_sbiterrb_UNCONNECTED ),
        .sleep(\NLW_gen_mem_rep[0].inst_xpm_memory_sleep_UNCONNECTED ),
        .wea(wr_wea));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    \gen_rd.empty_r_i_1 
       (.I0(\gen_normal_area.fifo_node_payld_empty ),
        .I1(m_sc_recv),
        .I2(\gen_rd.fifo_empty_r ),
        .I3(SR),
        .O(\gen_rd.empty_r_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_rd.empty_r_reg 
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(\gen_rd.empty_r_i_1_n_0 ),
        .Q(\gen_normal_area.fifo_node_payld_empty ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gen_rd.fifo_empty_r_reg 
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(\gen_wr.inst_wr_addra_p1_n_1 ),
        .Q(\gen_rd.fifo_empty_r ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gen_wr.afull_r_i_10 
       (.I0(\gen_mem_rep[0].rd_addrb [2]),
        .I1(\gen_mem_rep[0].rd_addrb [1]),
        .I2(rd_addrb_incr),
        .I3(\gen_mem_rep[0].rd_addrb [0]),
        .I4(\gen_mem_rep[0].rd_addrb [3]),
        .O(\gen_wr.afull_r_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hDDDFFFFF22200000)) 
    \gen_wr.afull_r_i_12 
       (.I0(\gen_mem_rep[0].rd_addrb [0]),
        .I1(\gen_rd.fifo_empty_r ),
        .I2(m_sc_recv),
        .I3(\gen_normal_area.fifo_node_payld_empty ),
        .I4(\gen_mem_rep[0].rd_addrb [1]),
        .I5(\gen_mem_rep[0].rd_addrb [2]),
        .O(\gen_wr.afull_r_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gen_wr.afull_r_i_3 
       (.I0(\gen_mem_rep[0].rd_addrb [3]),
        .I1(\gen_mem_rep[0].rd_addrb [0]),
        .I2(rd_addrb_incr),
        .I3(\gen_mem_rep[0].rd_addrb [1]),
        .I4(\gen_mem_rep[0].rd_addrb [2]),
        .I5(\gen_mem_rep[0].rd_addrb [4]),
        .O(\gen_wr.afull_r_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gen_wr.afull_r_i_7 
       (.I0(\gen_mem_rep[0].rd_addrb [2]),
        .I1(\gen_mem_rep[0].rd_addrb [1]),
        .I2(rd_addrb_incr),
        .I3(\gen_mem_rep[0].rd_addrb [0]),
        .I4(\gen_mem_rep[0].rd_addrb [3]),
        .O(\gen_wr.afull_r_i_7_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_wr.afull_r_reg 
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(\gen_wr.inst_wr_addra_p1_n_0 ),
        .Q(\gen_wr.afull_r ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_wr.full_r_reg_inv 
       (.C(s_sc_aclk),
        .CE(1'b1),
        .D(\gen_wr.inst_wr_addra_p1_n_2 ),
        .Q(wr_wea),
        .R(1'b0));
  zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter__parameterized0 \gen_wr.inst_wr_addra_p1 
       (.SR(SR),
        .arb_stall_late(arb_stall_late),
        .areset_r_reg(\gen_wr.inst_wr_addra_p1_n_0 ),
        .areset_r_reg_0(\gen_wr.inst_wr_addra_p1_n_2 ),
        .\count_r_reg[1]_0 (\count_r_reg[1] ),
        .\gen_wr.afull_r_reg (\gen_wr.afull_r_i_10_n_0 ),
        .\gen_wr.afull_r_reg_0 (\gen_wr.afull_r_i_12_n_0 ),
        .\gen_wr.afull_r_reg_1 (\gen_wr.afull_r_i_7_n_0 ),
        .\gen_wr.afull_r_reg_2 (\gen_wr.afull_r_i_3_n_0 ),
        .\gen_wr.full_r_reg_inv (\gen_mem_rep[0].wr_addra ),
        .m_sc_areset_r_reg(\gen_wr.inst_wr_addra_p1_n_1 ),
        .out({\gen_mem_rep[0].rd_addrb [5:4],\gen_mem_rep[0].rd_addrb [1:0]}),
        .rd_addrb_incr(rd_addrb_incr),
        .s_sc_aclk(s_sc_aclk),
        .s_sc_send(s_sc_send),
        .s_sc_valid(s_sc_valid));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
