

================================================================
== Vivado HLS Report for 'pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s'
================================================================
* Date:           Tue Jul 30 11:24:12 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.344 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4101|     4101| 11.393 us | 11.393 us |  4101|  4101|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     4099|     4099|         5|          1|          1|  4096|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      0|        0|      280|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      111|    -|
|Register             |        0|      -|      179|       32|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      179|      423|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_fu_211_p2              |     *    |      0|  0|  40|           6|           8|
    |acc_0_V_5_fu_435_p2               |     +    |      0|  0|  18|          14|          14|
    |acc_0_V_6_fu_445_p2               |     +    |      0|  0|  15|          15|          15|
    |acc_0_V_fu_429_p2                 |     +    |      0|  0|  18|          14|          14|
    |add_ln106_fu_244_p2               |     +    |      0|  0|  13|          13|           1|
    |add_ln1118_fu_356_p2              |     +    |      0|  0|  14|          14|          14|
    |add_ln1192_33_fu_372_p2           |     +    |      0|  0|  12|          12|          12|
    |p_Val2_1_fu_489_p2                |     +    |      0|  0|   8|           8|           8|
    |sub_ln1118_13_fu_406_p2           |     -    |      0|  0|  15|          15|          15|
    |sub_ln1118_fu_314_p2              |     -    |      0|  0|  13|          13|          13|
    |and_ln779_fu_575_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_600_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_589_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |carry_1_fu_509_p2                 |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op18          |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_620_p2                |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_637_p2               |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_fu_549_p2         |   icmp   |      0|  0|   9|           3|           2|
    |Range1_all_zeros_fu_555_p2        |   icmp   |      0|  0|   9|           3|           1|
    |Range2_all_ones_fu_533_p2         |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln106_fu_238_p2              |   icmp   |      0|  0|  13|          13|          14|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln340_23_fu_653_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_642_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_648_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln785_3_fu_610_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_626_p2                |    or    |      0|  0|   2|           1|           1|
    |deleted_ones_fu_581_p3            |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_595_p3           |  select  |      0|  0|   2|           1|           1|
    |res_V_data_V_din                  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_fu_659_p3            |  select  |      0|  0|   8|           1|           7|
    |select_ln388_fu_666_p3            |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln416_fu_503_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_569_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_5_fu_604_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_6_fu_615_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_631_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 280|         174|         188|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |indvar_flatten_reg_199   |   9|          2|   13|         26|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_V_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 111|         24|   23|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |Range1_all_ones_reg_752             |   1|   0|    1|          0|
    |Range1_all_zeros_reg_758            |   1|   0|    1|          0|
    |add_ln1192_33_reg_724               |  12|   0|   12|          0|
    |and_ln786_reg_763                   |   1|   0|    1|          0|
    |ap_CS_fsm                           |   3|   0|    3|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |carry_1_reg_741                     |   1|   0|    1|          0|
    |icmp_ln106_reg_682                  |   1|   0|    1|          0|
    |indvar_flatten_reg_199              |  13|   0|   13|          0|
    |p_Result_2_reg_747                  |   1|   0|    1|          0|
    |p_Result_s_reg_729                  |   1|   0|    1|          0|
    |p_Val2_1_reg_735                    |   8|   0|    8|          0|
    |start_once_reg                      |   1|   0|    1|          0|
    |tmp_data_0_V_reg_691                |   8|   0|    8|          0|
    |tmp_data_1_V_reg_696                |   8|   0|    8|          0|
    |tmp_data_2_V_reg_702                |   8|   0|    8|          0|
    |tmp_data_3_V_reg_708                |   8|   0|    8|          0|
    |tmp_data_3_V_reg_708_pp0_iter2_reg  |   8|   0|    8|          0|
    |trunc_ln708_32_reg_719              |  12|   0|   12|          0|
    |trunc_ln_reg_714                    |  13|   0|   13|          0|
    |icmp_ln106_reg_682                  |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 179|  32|  116|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|start_out                | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|start_write              | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|data_V_data_0_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_0_V                          |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_0_V                          |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                           data_V_data_0_V                          |    pointer   |
|data_V_data_1_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_1_V                          |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_1_V                          |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                           data_V_data_1_V                          |    pointer   |
|data_V_data_2_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_2_V                          |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_2_V                          |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                           data_V_data_2_V                          |    pointer   |
|data_V_data_3_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_3_V                          |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_3_V                          |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                           data_V_data_3_V                          |    pointer   |
|res_V_data_V_din         | out |    8|   ap_fifo  |                            res_V_data_V                            |    pointer   |
|res_V_data_V_full_n      |  in |    1|   ap_fifo  |                            res_V_data_V                            |    pointer   |
|res_V_data_V_write       | out |    1|   ap_fifo  |                            res_V_data_V                            |    pointer   |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1844, i32 0, i32 0, [1 x i8]* @p_str1845, [1 x i8]* @p_str1846, [1 x i8]* @p_str1847, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1848, [1 x i8]* @p_str1849)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1837, i32 0, i32 0, [1 x i8]* @p_str1838, [1 x i8]* @p_str1839, [1 x i8]* @p_str1840, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1841, [1 x i8]* @p_str1842)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1830, i32 0, i32 0, [1 x i8]* @p_str1831, [1 x i8]* @p_str1832, [1 x i8]* @p_str1833, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1834, [1 x i8]* @p_str1835)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1823, i32 0, i32 0, [1 x i8]* @p_str1824, [1 x i8]* @p_str1825, [1 x i8]* @p_str1826, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1827, [1 x i8]* @p_str1828)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1816, i32 0, i32 0, [1 x i8]* @p_str1817, [1 x i8]* @p_str1818, [1 x i8]* @p_str1819, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1820, [1 x i8]* @p_str1821)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "br label %1" [firmware/nnet_utils/nnet_sepconv2d_stream.h:106]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.64>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %0 ], [ %add_ln106, %ReadInputWidth_begin ]" [firmware/nnet_utils/nnet_sepconv2d_stream.h:106]   --->   Operation 14 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.64ns)   --->   "%icmp_ln106 = icmp eq i13 %indvar_flatten, -4096" [firmware/nnet_utils/nnet_sepconv2d_stream.h:106]   --->   Operation 15 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.54ns)   --->   "%add_ln106 = add i13 %indvar_flatten, 1" [firmware/nnet_utils/nnet_sepconv2d_stream.h:106]   --->   Operation 16 'add' 'add_ln106' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %2, label %ReadInputWidth_begin" [firmware/nnet_utils/nnet_sepconv2d_stream.h:106]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 18 [1/1] (1.21ns)   --->   "%empty_134 = call { i8, i8, i8, i8 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P(i8* %data_V_data_0_V, i8* %data_V_data_1_V, i8* %data_V_data_2_V, i8* %data_V_data_3_V)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 18 'read' 'empty_134' <Predicate = (!icmp_ln106)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i8, i8, i8, i8 } %empty_134, 0" [firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 19 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i8, i8, i8, i8 } %empty_134, 1" [firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 20 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i8, i8, i8, i8 } %empty_134, 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 21 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i8, i8, i8, i8 } %empty_134, 3" [firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 22 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln106)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.08>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i8 %tmp_data_0_V to i15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 23 'sext' 'sext_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (1.55ns)   --->   "%mul_ln1118 = mul i15 35, %sext_ln1118" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 24 'mul' 'mul_ln1118' <Predicate = (!icmp_ln106)> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln = call i13 @_ssdm_op_PartSelect.i13.i15.i32.i32(i15 %mul_ln1118, i32 2, i32 14)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 25 'partselect' 'trunc_ln' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %mul_ln1118, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 26 'bitselect' 'tmp' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i1 %tmp to i12" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 27 'zext' 'zext_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_data_1_V, i4 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i12 %shl_ln to i13" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 29 'sext' 'sext_ln1118_38' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_data_1_V, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 30 'bitconcatenate' 'shl_ln1118_s' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i10 %shl_ln1118_s to i13" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 31 'sext' 'sext_ln1118_39' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.52ns)   --->   "%sub_ln1118 = sub i13 %sext_ln1118_38, %sext_ln1118_39" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 32 'sub' 'sub_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i11 @_ssdm_op_PartSelect.i11.i13.i32.i32(i13 %sub_ln1118, i32 2, i32 12)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 33 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i11 %trunc_ln708_s to i12" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 34 'sext' 'sext_ln1118_40' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_data_2_V, i5 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 35 'bitconcatenate' 'shl_ln1118_6' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1118_41 = sext i13 %shl_ln1118_6 to i14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 36 'sext' 'sext_ln1118_41' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_data_2_V, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 37 'bitconcatenate' 'shl_ln1118_7' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1118_42 = sext i10 %shl_ln1118_7 to i14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 38 'sext' 'sext_ln1118_42' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.54ns)   --->   "%add_ln1118 = add i14 %sext_ln1118_41, %sext_ln1118_42" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 39 'add' 'add_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln708_32 = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %add_ln1118, i32 2, i32 13)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 40 'partselect' 'trunc_ln708_32' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.53ns)   --->   "%add_ln1192_33 = add i12 %sext_ln1118_40, %zext_ln1118" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 41 'add' 'add_ln1192_33' <Predicate = (!icmp_ln106)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln415 = sext i13 %trunc_ln to i14" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 42 'sext' 'sext_ln415' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1118_43 = sext i12 %trunc_ln708_32 to i14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 43 'sext' 'sext_ln1118_43' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_data_3_V, i6 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 44 'bitconcatenate' 'shl_ln1118_8' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1118_44 = sext i14 %shl_ln1118_8 to i15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 45 'sext' 'sext_ln1118_44' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln1118_9 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_data_3_V, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 46 'bitconcatenate' 'shl_ln1118_9' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1118_45 = sext i10 %shl_ln1118_9 to i15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 47 'sext' 'sext_ln1118_45' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.55ns)   --->   "%sub_ln1118_13 = sub i15 %sext_ln1118_45, %sext_ln1118_44" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 48 'sub' 'sub_ln1118_13' <Predicate = (!icmp_ln106)> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_90 = call i13 @_ssdm_op_PartSelect.i13.i15.i32.i32(i15 %sub_ln1118_13, i32 2, i32 14)" [firmware/nnet_utils/nnet_dense_latency.h:48->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 49 'partselect' 'tmp_90' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i13 %tmp_90 to i15" [firmware/nnet_utils/nnet_dense_latency.h:48->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 50 'sext' 'sext_ln48' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i12 %add_ln1192_33 to i14" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 51 'sext' 'sext_ln1192' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%acc_0_V = add i14 %sext_ln1192, %sext_ln415" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 52 'add' 'acc_0_V' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 53 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%acc_0_V_5 = add i14 %acc_0_V, %sext_ln1118_43" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 53 'add' 'acc_0_V_5' <Predicate = (!icmp_ln106)> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i14 %acc_0_V_5 to i15" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 54 'sext' 'sext_ln703' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.55ns)   --->   "%acc_0_V_6 = add i15 %sext_ln703, %sext_ln48" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 55 'add' 'acc_0_V_6' <Predicate = (!icmp_ln106)> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %acc_0_V_6, i32 14)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 56 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%p_Val2_s = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %acc_0_V_6, i32 4, i32 11)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 57 'partselect' 'p_Val2_s' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %acc_0_V_6, i32 11)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 58 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %acc_0_V_6, i32 3)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 59 'bitselect' 'tmp_93' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_93 to i8" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 60 'zext' 'zext_ln415' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.48ns)   --->   "%p_Val2_1 = add i8 %p_Val2_s, %zext_ln415" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 61 'add' 'p_Val2_1' <Predicate = (!icmp_ln106)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_1, i32 7)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 62 'bitselect' 'tmp_94' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%xor_ln416 = xor i1 %tmp_94, true" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 63 'xor' 'xor_ln416' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_1, %xor_ln416" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 64 'and' 'carry_1' <Predicate = (!icmp_ln106)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_1, i32 7)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 65 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_96 = call i2 @_ssdm_op_PartSelect.i2.i15.i32.i32(i15 %acc_0_V_6, i32 13, i32 14)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 66 'partselect' 'tmp_96' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.34ns)   --->   "%Range2_all_ones = icmp eq i2 %tmp_96, -1" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 67 'icmp' 'Range2_all_ones' <Predicate = (!icmp_ln106)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_97 = call i3 @_ssdm_op_PartSelect.i3.i15.i32.i32(i15 %acc_0_V_6, i32 12, i32 14)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 68 'partselect' 'tmp_97' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.49ns)   --->   "%Range1_all_ones = icmp eq i3 %tmp_97, -1" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 69 'icmp' 'Range1_all_ones' <Predicate = (!icmp_ln106)> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.49ns)   --->   "%Range1_all_zeros = icmp eq i3 %tmp_97, 0" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 70 'icmp' 'Range1_all_zeros' <Predicate = (!icmp_ln106)> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %acc_0_V_6, i32 12)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 71 'bitselect' 'tmp_98' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_98, true" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 72 'xor' 'xor_ln779' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 73 'and' 'and_ln779' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_1, i1 %and_ln779, i1 %Range1_all_ones" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 74 'select' 'deleted_ones' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_2, %deleted_ones" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 75 'and' 'and_ln786' <Predicate = (!icmp_ln106)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 76 'specloopname' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 77 'speclooptripcount' 'empty' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str77) nounwind" [firmware/nnet_utils/nnet_sepconv2d_stream.h:108]   --->   Operation 78 'specloopname' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str77)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:108]   --->   Operation 79 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str78)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:109]   --->   Operation 80 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str38) nounwind" [firmware/nnet_utils/nnet_sepconv2d_stream.h:110]   --->   Operation 81 'specpipeline' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str78, i32 %tmp_3)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:111]   --->   Operation 82 'specregionend' 'empty_133' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 4, [4 x i8]* @p_str81, [1 x i8]* @p_str38, [1 x i8]* @p_str38, [1 x i8]* @p_str38) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 83 'specresourcelimit' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str84) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:48->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 84 'specloopname' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str87) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:64->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 85 'specloopname' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 86 'select' 'deleted_zeros' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.12ns)   --->   "%and_ln781 = and i1 %carry_1, %Range1_all_ones" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 87 'and' 'and_ln781' <Predicate = (!icmp_ln106)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%xor_ln785_5 = xor i1 %deleted_zeros, true" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 88 'xor' 'xor_ln785_5' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%or_ln785_3 = or i1 %p_Result_2, %xor_ln785_5" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 89 'or' 'or_ln785_3' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.12ns)   --->   "%xor_ln785_6 = xor i1 %p_Result_s, true" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 90 'xor' 'xor_ln785_6' <Predicate = (!icmp_ln106)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%overflow = and i1 %or_ln785_3, %xor_ln785_6" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 91 'and' 'overflow' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 92 'or' 'or_ln786' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 93 'xor' 'xor_ln786' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 94 'and' 'underflow' <Predicate = (!icmp_ln106)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_3 = or i1 %underflow, %overflow" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 95 'or' 'or_ln340_3' <Predicate = (!icmp_ln106)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_V)   --->   "%or_ln340 = or i1 %and_ln786, %xor_ln785_6" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 96 'or' 'or_ln340' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_V)   --->   "%or_ln340_23 = or i1 %or_ln340, %and_ln781" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 97 'or' 'or_ln340_23' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340_3, i8 127, i8 %p_Val2_1" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 98 'select' 'select_ln340' <Predicate = (!icmp_ln106)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_V)   --->   "%select_ln388 = select i1 %underflow, i8 -128, i8 %p_Val2_1" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 99 'select' 'select_ln388' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.30ns) (out node of the LUT)   --->   "%res_pack_data_V = select i1 %or_ln340_23, i8 %select_ln340, i8 %select_ln388" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 100 'select' 'res_pack_data_V' <Predicate = (!icmp_ln106)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %res_V_data_V, i8 %res_pack_data_V)" [firmware/nnet_utils/nnet_sepconv_stream.h:171->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 101 'write' <Predicate = (!icmp_ln106)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str77, i32 %tmp_s)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:117]   --->   Operation 102 'specregionend' 'empty_135' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 103 'br' <Predicate = (!icmp_ln106)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_sepconv2d_stream.h:119]   --->   Operation 104 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
br_ln106               (br               ) [ 01111110]
indvar_flatten         (phi              ) [ 00100000]
icmp_ln106             (icmp             ) [ 00111110]
add_ln106              (add              ) [ 01111110]
br_ln106               (br               ) [ 00000000]
empty_134              (read             ) [ 00000000]
tmp_data_0_V           (extractvalue     ) [ 00101000]
tmp_data_1_V           (extractvalue     ) [ 00101000]
tmp_data_2_V           (extractvalue     ) [ 00101000]
tmp_data_3_V           (extractvalue     ) [ 00101100]
sext_ln1118            (sext             ) [ 00000000]
mul_ln1118             (mul              ) [ 00000000]
trunc_ln               (partselect       ) [ 00100100]
tmp                    (bitselect        ) [ 00000000]
zext_ln1118            (zext             ) [ 00000000]
shl_ln                 (bitconcatenate   ) [ 00000000]
sext_ln1118_38         (sext             ) [ 00000000]
shl_ln1118_s           (bitconcatenate   ) [ 00000000]
sext_ln1118_39         (sext             ) [ 00000000]
sub_ln1118             (sub              ) [ 00000000]
trunc_ln708_s          (partselect       ) [ 00000000]
sext_ln1118_40         (sext             ) [ 00000000]
shl_ln1118_6           (bitconcatenate   ) [ 00000000]
sext_ln1118_41         (sext             ) [ 00000000]
shl_ln1118_7           (bitconcatenate   ) [ 00000000]
sext_ln1118_42         (sext             ) [ 00000000]
add_ln1118             (add              ) [ 00000000]
trunc_ln708_32         (partselect       ) [ 00100100]
add_ln1192_33          (add              ) [ 00100100]
sext_ln415             (sext             ) [ 00000000]
sext_ln1118_43         (sext             ) [ 00000000]
shl_ln1118_8           (bitconcatenate   ) [ 00000000]
sext_ln1118_44         (sext             ) [ 00000000]
shl_ln1118_9           (bitconcatenate   ) [ 00000000]
sext_ln1118_45         (sext             ) [ 00000000]
sub_ln1118_13          (sub              ) [ 00000000]
tmp_90                 (partselect       ) [ 00000000]
sext_ln48              (sext             ) [ 00000000]
sext_ln1192            (sext             ) [ 00000000]
acc_0_V                (add              ) [ 00000000]
acc_0_V_5              (add              ) [ 00000000]
sext_ln703             (sext             ) [ 00000000]
acc_0_V_6              (add              ) [ 00000000]
p_Result_s             (bitselect        ) [ 00100010]
p_Val2_s               (partselect       ) [ 00000000]
p_Result_1             (bitselect        ) [ 00000000]
tmp_93                 (bitselect        ) [ 00000000]
zext_ln415             (zext             ) [ 00000000]
p_Val2_1               (add              ) [ 00100010]
tmp_94                 (bitselect        ) [ 00000000]
xor_ln416              (xor              ) [ 00000000]
carry_1                (and              ) [ 00100010]
p_Result_2             (bitselect        ) [ 00100010]
tmp_96                 (partselect       ) [ 00000000]
Range2_all_ones        (icmp             ) [ 00000000]
tmp_97                 (partselect       ) [ 00000000]
Range1_all_ones        (icmp             ) [ 00100010]
Range1_all_zeros       (icmp             ) [ 00100010]
tmp_98                 (bitselect        ) [ 00000000]
xor_ln779              (xor              ) [ 00000000]
and_ln779              (and              ) [ 00000000]
deleted_ones           (select           ) [ 00000000]
and_ln786              (and              ) [ 00100010]
specloopname_ln0       (specloopname     ) [ 00000000]
empty                  (speclooptripcount) [ 00000000]
specloopname_ln108     (specloopname     ) [ 00000000]
tmp_s                  (specregionbegin  ) [ 00000000]
tmp_3                  (specregionbegin  ) [ 00000000]
specpipeline_ln110     (specpipeline     ) [ 00000000]
empty_133              (specregionend    ) [ 00000000]
specresourcelimit_ln33 (specresourcelimit) [ 00000000]
specloopname_ln48      (specloopname     ) [ 00000000]
specloopname_ln64      (specloopname     ) [ 00000000]
deleted_zeros          (select           ) [ 00000000]
and_ln781              (and              ) [ 00000000]
xor_ln785_5            (xor              ) [ 00000000]
or_ln785_3             (or               ) [ 00000000]
xor_ln785_6            (xor              ) [ 00000000]
overflow               (and              ) [ 00000000]
or_ln786               (or               ) [ 00000000]
xor_ln786              (xor              ) [ 00000000]
underflow              (and              ) [ 00000000]
or_ln340_3             (or               ) [ 00000000]
or_ln340               (or               ) [ 00000000]
or_ln340_23            (or               ) [ 00000000]
select_ln340           (select           ) [ 00000000]
select_ln388           (select           ) [ 00000000]
res_pack_data_V        (select           ) [ 00000000]
write_ln171            (write            ) [ 00000000]
empty_135              (specregionend    ) [ 00000000]
br_ln0                 (br               ) [ 01111110]
ret_ln119              (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1844"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1845"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1846"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1847"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1848"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1849"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1837"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1838"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1839"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1840"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1841"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1842"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1830"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1831"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1832"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1833"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1834"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1835"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1823"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1824"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1825"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1826"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1827"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1828"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1816"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1817"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1818"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1819"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1820"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1821"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="180" class="1004" name="empty_134_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="0" index="3" bw="8" slack="0"/>
<pin id="185" dir="0" index="4" bw="8" slack="0"/>
<pin id="186" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_134/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="write_ln171_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="0"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln171/6 "/>
</bind>
</comp>

<comp id="199" class="1005" name="indvar_flatten_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="13" slack="1"/>
<pin id="201" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="indvar_flatten_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="13" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="mul_ln1118_fu_211">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln106_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="13" slack="0"/>
<pin id="240" dir="0" index="1" bw="13" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln106_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="13" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_data_0_V_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_data_1_V_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_data_2_V_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_data_3_V_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln1118_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="1"/>
<pin id="268" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="13" slack="0"/>
<pin id="272" dir="0" index="1" bw="15" slack="0"/>
<pin id="273" dir="0" index="2" bw="3" slack="0"/>
<pin id="274" dir="0" index="3" bw="5" slack="0"/>
<pin id="275" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="15" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln1118_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="shl_ln_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="12" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="1"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sext_ln1118_38_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="0"/>
<pin id="301" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_38/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="shl_ln1118_s_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="10" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="1"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_s/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sext_ln1118_39_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="0"/>
<pin id="312" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_39/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sub_ln1118_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="12" slack="0"/>
<pin id="316" dir="0" index="1" bw="10" slack="0"/>
<pin id="317" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln708_s_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="0"/>
<pin id="322" dir="0" index="1" bw="13" slack="0"/>
<pin id="323" dir="0" index="2" bw="3" slack="0"/>
<pin id="324" dir="0" index="3" bw="5" slack="0"/>
<pin id="325" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sext_ln1118_40_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="0"/>
<pin id="332" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_40/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="shl_ln1118_6_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="13" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="1"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sext_ln1118_41_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="13" slack="0"/>
<pin id="343" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_41/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="shl_ln1118_7_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="0"/>
<pin id="347" dir="0" index="1" bw="8" slack="1"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sext_ln1118_42_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="0"/>
<pin id="354" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_42/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln1118_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="13" slack="0"/>
<pin id="358" dir="0" index="1" bw="10" slack="0"/>
<pin id="359" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="trunc_ln708_32_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="12" slack="0"/>
<pin id="364" dir="0" index="1" bw="14" slack="0"/>
<pin id="365" dir="0" index="2" bw="3" slack="0"/>
<pin id="366" dir="0" index="3" bw="5" slack="0"/>
<pin id="367" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_32/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln1192_33_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="11" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_33/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sext_ln415_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="13" slack="1"/>
<pin id="380" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln1118_43_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="12" slack="1"/>
<pin id="383" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_43/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="shl_ln1118_8_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="14" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="2"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_8/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sext_ln1118_44_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="14" slack="0"/>
<pin id="393" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_44/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="shl_ln1118_9_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="2"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_9/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sext_ln1118_45_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="0"/>
<pin id="404" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_45/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="sub_ln1118_13_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="0"/>
<pin id="408" dir="0" index="1" bw="14" slack="0"/>
<pin id="409" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_13/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_90_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="13" slack="0"/>
<pin id="414" dir="0" index="1" bw="15" slack="0"/>
<pin id="415" dir="0" index="2" bw="3" slack="0"/>
<pin id="416" dir="0" index="3" bw="5" slack="0"/>
<pin id="417" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_90/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sext_ln48_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="13" slack="0"/>
<pin id="424" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sext_ln1192_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="12" slack="1"/>
<pin id="428" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="acc_0_V_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="12" slack="0"/>
<pin id="431" dir="0" index="1" bw="13" slack="0"/>
<pin id="432" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="acc_0_V_5_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="14" slack="0"/>
<pin id="437" dir="0" index="1" bw="12" slack="0"/>
<pin id="438" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V_5/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sext_ln703_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="14" slack="0"/>
<pin id="443" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="acc_0_V_6_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="14" slack="0"/>
<pin id="447" dir="0" index="1" bw="13" slack="0"/>
<pin id="448" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V_6/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="p_Result_s_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="15" slack="0"/>
<pin id="454" dir="0" index="2" bw="5" slack="0"/>
<pin id="455" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_Val2_s_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="0" index="1" bw="15" slack="0"/>
<pin id="462" dir="0" index="2" bw="4" slack="0"/>
<pin id="463" dir="0" index="3" bw="5" slack="0"/>
<pin id="464" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="p_Result_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="15" slack="0"/>
<pin id="472" dir="0" index="2" bw="5" slack="0"/>
<pin id="473" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_93_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="15" slack="0"/>
<pin id="480" dir="0" index="2" bw="3" slack="0"/>
<pin id="481" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_93/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln415_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_Val2_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_94_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="8" slack="0"/>
<pin id="498" dir="0" index="2" bw="4" slack="0"/>
<pin id="499" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_94/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="xor_ln416_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416/5 "/>
</bind>
</comp>

<comp id="509" class="1004" name="carry_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_Result_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="8" slack="0"/>
<pin id="518" dir="0" index="2" bw="4" slack="0"/>
<pin id="519" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_96_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="2" slack="0"/>
<pin id="525" dir="0" index="1" bw="15" slack="0"/>
<pin id="526" dir="0" index="2" bw="5" slack="0"/>
<pin id="527" dir="0" index="3" bw="5" slack="0"/>
<pin id="528" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_96/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="Range2_all_ones_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="2" slack="0"/>
<pin id="535" dir="0" index="1" bw="2" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_97_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="0"/>
<pin id="541" dir="0" index="1" bw="15" slack="0"/>
<pin id="542" dir="0" index="2" bw="5" slack="0"/>
<pin id="543" dir="0" index="3" bw="5" slack="0"/>
<pin id="544" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_97/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="Range1_all_ones_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="3" slack="0"/>
<pin id="551" dir="0" index="1" bw="3" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="Range1_all_zeros_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="3" slack="0"/>
<pin id="557" dir="0" index="1" bw="3" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_98_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="15" slack="0"/>
<pin id="564" dir="0" index="2" bw="5" slack="0"/>
<pin id="565" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_98/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="xor_ln779_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="and_ln779_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="deleted_ones_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="0" index="2" bw="1" slack="0"/>
<pin id="585" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="and_ln786_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="deleted_zeros_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="1"/>
<pin id="597" dir="0" index="1" bw="1" slack="1"/>
<pin id="598" dir="0" index="2" bw="1" slack="1"/>
<pin id="599" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="and_ln781_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="1"/>
<pin id="602" dir="0" index="1" bw="1" slack="1"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/6 "/>
</bind>
</comp>

<comp id="604" class="1004" name="xor_ln785_5_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_5/6 "/>
</bind>
</comp>

<comp id="610" class="1004" name="or_ln785_3_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_3/6 "/>
</bind>
</comp>

<comp id="615" class="1004" name="xor_ln785_6_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_6/6 "/>
</bind>
</comp>

<comp id="620" class="1004" name="overflow_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/6 "/>
</bind>
</comp>

<comp id="626" class="1004" name="or_ln786_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="1"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/6 "/>
</bind>
</comp>

<comp id="631" class="1004" name="xor_ln786_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/6 "/>
</bind>
</comp>

<comp id="637" class="1004" name="underflow_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="1"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/6 "/>
</bind>
</comp>

<comp id="642" class="1004" name="or_ln340_3_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_3/6 "/>
</bind>
</comp>

<comp id="648" class="1004" name="or_ln340_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="1"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/6 "/>
</bind>
</comp>

<comp id="653" class="1004" name="or_ln340_23_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_23/6 "/>
</bind>
</comp>

<comp id="659" class="1004" name="select_ln340_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="8" slack="0"/>
<pin id="662" dir="0" index="2" bw="8" slack="1"/>
<pin id="663" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/6 "/>
</bind>
</comp>

<comp id="666" class="1004" name="select_ln388_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="8" slack="0"/>
<pin id="669" dir="0" index="2" bw="8" slack="1"/>
<pin id="670" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/6 "/>
</bind>
</comp>

<comp id="673" class="1004" name="res_pack_data_V_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="8" slack="0"/>
<pin id="676" dir="0" index="2" bw="8" slack="0"/>
<pin id="677" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_pack_data_V/6 "/>
</bind>
</comp>

<comp id="682" class="1005" name="icmp_ln106_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="1"/>
<pin id="684" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln106 "/>
</bind>
</comp>

<comp id="686" class="1005" name="add_ln106_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="13" slack="0"/>
<pin id="688" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln106 "/>
</bind>
</comp>

<comp id="691" class="1005" name="tmp_data_0_V_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="1"/>
<pin id="693" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="696" class="1005" name="tmp_data_1_V_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="1"/>
<pin id="698" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="702" class="1005" name="tmp_data_2_V_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="1"/>
<pin id="704" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="708" class="1005" name="tmp_data_3_V_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="2"/>
<pin id="710" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="714" class="1005" name="trunc_ln_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="13" slack="1"/>
<pin id="716" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="719" class="1005" name="trunc_ln708_32_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="12" slack="1"/>
<pin id="721" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_32 "/>
</bind>
</comp>

<comp id="724" class="1005" name="add_ln1192_33_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="12" slack="1"/>
<pin id="726" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_33 "/>
</bind>
</comp>

<comp id="729" class="1005" name="p_Result_s_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="735" class="1005" name="p_Val2_1_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="1"/>
<pin id="737" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="741" class="1005" name="carry_1_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="1"/>
<pin id="743" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_1 "/>
</bind>
</comp>

<comp id="747" class="1005" name="p_Result_2_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="752" class="1005" name="Range1_all_ones_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="1"/>
<pin id="754" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones "/>
</bind>
</comp>

<comp id="758" class="1005" name="Range1_all_zeros_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros "/>
</bind>
</comp>

<comp id="763" class="1005" name="and_ln786_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="1"/>
<pin id="765" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="187"><net_src comp="86" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="180" pin=4"/></net>

<net id="197"><net_src comp="178" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="8" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="80" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="233"><net_src comp="88" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="242"><net_src comp="203" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="82" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="203" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="84" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="180" pin="5"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="180" pin="5"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="180" pin="5"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="180" pin="5"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="266" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="276"><net_src comp="90" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="211" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="24" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="92" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="285"><net_src comp="94" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="211" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="96" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="291"><net_src comp="280" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="98" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="100" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="302"><net_src comp="292" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="102" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="104" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="313"><net_src comp="303" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="299" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="310" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="106" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="314" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="24" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="108" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="333"><net_src comp="320" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="110" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="112" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="344"><net_src comp="334" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="102" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="104" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="355"><net_src comp="345" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="341" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="114" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="24" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="116" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="376"><net_src comp="330" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="288" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="389"><net_src comp="118" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="120" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="394"><net_src comp="384" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="102" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="104" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="405"><net_src comp="395" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="391" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="90" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="406" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="24" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="92" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="425"><net_src comp="412" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="433"><net_src comp="426" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="378" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="381" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="422" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="456"><net_src comp="94" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="445" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="92" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="465"><net_src comp="122" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="445" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="124" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="126" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="474"><net_src comp="94" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="445" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="126" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="482"><net_src comp="94" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="445" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="128" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="488"><net_src comp="477" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="459" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="485" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="130" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="489" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="132" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="507"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="134" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="469" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="503" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="520"><net_src comp="130" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="489" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="132" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="529"><net_src comp="136" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="445" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="531"><net_src comp="116" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="532"><net_src comp="92" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="537"><net_src comp="523" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="138" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="545"><net_src comp="140" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="445" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="108" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="548"><net_src comp="92" pin="0"/><net_sink comp="539" pin=3"/></net>

<net id="553"><net_src comp="539" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="142" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="539" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="144" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="566"><net_src comp="94" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="445" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="108" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="573"><net_src comp="561" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="134" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="533" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="569" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="586"><net_src comp="509" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="575" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="549" pin="2"/><net_sink comp="581" pin=2"/></net>

<net id="593"><net_src comp="515" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="581" pin="3"/><net_sink comp="589" pin=1"/></net>

<net id="608"><net_src comp="595" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="134" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="604" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="134" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="610" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="615" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="600" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="635"><net_src comp="626" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="134" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="631" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="637" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="620" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="615" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="648" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="600" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="664"><net_src comp="642" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="174" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="671"><net_src comp="637" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="176" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="678"><net_src comp="653" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="659" pin="3"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="666" pin="3"/><net_sink comp="673" pin=2"/></net>

<net id="681"><net_src comp="673" pin="3"/><net_sink comp="192" pin=2"/></net>

<net id="685"><net_src comp="238" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="244" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="694"><net_src comp="250" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="699"><net_src comp="254" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="705"><net_src comp="258" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="711"><net_src comp="262" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="717"><net_src comp="270" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="722"><net_src comp="362" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="727"><net_src comp="372" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="732"><net_src comp="451" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="738"><net_src comp="489" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="659" pin=2"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="744"><net_src comp="509" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="750"><net_src comp="515" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="755"><net_src comp="549" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="761"><net_src comp="555" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="766"><net_src comp="589" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="648" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_V | {6 }
 - Input state : 
	Port: pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> : data_V_data_0_V | {3 }
	Port: pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> : data_V_data_1_V | {3 }
	Port: pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> : data_V_data_2_V | {3 }
	Port: pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> : data_V_data_3_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln106 : 1
		add_ln106 : 1
		br_ln106 : 2
	State 3
	State 4
		mul_ln1118 : 1
		trunc_ln : 2
		tmp : 2
		zext_ln1118 : 3
		sext_ln1118_38 : 1
		sext_ln1118_39 : 1
		sub_ln1118 : 2
		trunc_ln708_s : 3
		sext_ln1118_40 : 4
		sext_ln1118_41 : 1
		sext_ln1118_42 : 1
		add_ln1118 : 2
		trunc_ln708_32 : 3
		add_ln1192_33 : 5
	State 5
		sext_ln1118_44 : 1
		sext_ln1118_45 : 1
		sub_ln1118_13 : 2
		tmp_90 : 3
		sext_ln48 : 4
		acc_0_V : 1
		acc_0_V_5 : 2
		sext_ln703 : 3
		acc_0_V_6 : 5
		p_Result_s : 6
		p_Val2_s : 6
		p_Result_1 : 6
		tmp_93 : 6
		zext_ln415 : 7
		p_Val2_1 : 8
		tmp_94 : 9
		xor_ln416 : 10
		carry_1 : 10
		p_Result_2 : 9
		tmp_96 : 6
		Range2_all_ones : 7
		tmp_97 : 6
		Range1_all_ones : 7
		Range1_all_zeros : 7
		tmp_98 : 6
		xor_ln779 : 7
		and_ln779 : 7
		deleted_ones : 10
		and_ln786 : 11
	State 6
		empty_133 : 1
		xor_ln785_5 : 1
		or_ln785_3 : 1
		overflow : 1
		res_pack_data_V : 1
		write_ln171 : 2
		empty_135 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln106_fu_244     |    0    |    0    |    13   |
|          |     add_ln1118_fu_356    |    0    |    0    |    13   |
|          |   add_ln1192_33_fu_372   |    0    |    0    |    11   |
|    add   |      acc_0_V_fu_429      |    0    |    0    |    18   |
|          |     acc_0_V_5_fu_435     |    0    |    0    |    18   |
|          |     acc_0_V_6_fu_445     |    0    |    0    |    14   |
|          |      p_Val2_1_fu_489     |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|    mul   |     mul_ln1118_fu_211    |    0    |    0    |    40   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln106_fu_238    |    0    |    0    |    13   |
|   icmp   |  Range2_all_ones_fu_533  |    0    |    0    |    8    |
|          |  Range1_all_ones_fu_549  |    0    |    0    |    9    |
|          |  Range1_all_zeros_fu_555 |    0    |    0    |    9    |
|----------|--------------------------|---------|---------|---------|
|          |    deleted_ones_fu_581   |    0    |    0    |    2    |
|          |   deleted_zeros_fu_595   |    0    |    0    |    2    |
|  select  |    select_ln340_fu_659   |    0    |    0    |    8    |
|          |    select_ln388_fu_666   |    0    |    0    |    8    |
|          |  res_pack_data_V_fu_673  |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|    sub   |     sub_ln1118_fu_314    |    0    |    0    |    12   |
|          |   sub_ln1118_13_fu_406   |    0    |    0    |    14   |
|----------|--------------------------|---------|---------|---------|
|          |      carry_1_fu_509      |    0    |    0    |    2    |
|          |     and_ln779_fu_575     |    0    |    0    |    2    |
|    and   |     and_ln786_fu_589     |    0    |    0    |    2    |
|          |     and_ln781_fu_600     |    0    |    0    |    2    |
|          |      overflow_fu_620     |    0    |    0    |    2    |
|          |     underflow_fu_637     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     xor_ln416_fu_503     |    0    |    0    |    2    |
|          |     xor_ln779_fu_569     |    0    |    0    |    2    |
|    xor   |    xor_ln785_5_fu_604    |    0    |    0    |    2    |
|          |    xor_ln785_6_fu_615    |    0    |    0    |    2    |
|          |     xor_ln786_fu_631     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     or_ln785_3_fu_610    |    0    |    0    |    2    |
|          |      or_ln786_fu_626     |    0    |    0    |    2    |
|    or    |     or_ln340_3_fu_642    |    0    |    0    |    2    |
|          |      or_ln340_fu_648     |    0    |    0    |    2    |
|          |    or_ln340_23_fu_653    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|   read   |   empty_134_read_fu_180  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln171_write_fu_192 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    tmp_data_0_V_fu_250   |    0    |    0    |    0    |
|extractvalue|    tmp_data_1_V_fu_254   |    0    |    0    |    0    |
|          |    tmp_data_2_V_fu_258   |    0    |    0    |    0    |
|          |    tmp_data_3_V_fu_262   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    sext_ln1118_fu_266    |    0    |    0    |    0    |
|          |   sext_ln1118_38_fu_299  |    0    |    0    |    0    |
|          |   sext_ln1118_39_fu_310  |    0    |    0    |    0    |
|          |   sext_ln1118_40_fu_330  |    0    |    0    |    0    |
|          |   sext_ln1118_41_fu_341  |    0    |    0    |    0    |
|          |   sext_ln1118_42_fu_352  |    0    |    0    |    0    |
|   sext   |     sext_ln415_fu_378    |    0    |    0    |    0    |
|          |   sext_ln1118_43_fu_381  |    0    |    0    |    0    |
|          |   sext_ln1118_44_fu_391  |    0    |    0    |    0    |
|          |   sext_ln1118_45_fu_402  |    0    |    0    |    0    |
|          |     sext_ln48_fu_422     |    0    |    0    |    0    |
|          |    sext_ln1192_fu_426    |    0    |    0    |    0    |
|          |     sext_ln703_fu_441    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      trunc_ln_fu_270     |    0    |    0    |    0    |
|          |   trunc_ln708_s_fu_320   |    0    |    0    |    0    |
|          |   trunc_ln708_32_fu_362  |    0    |    0    |    0    |
|partselect|       tmp_90_fu_412      |    0    |    0    |    0    |
|          |      p_Val2_s_fu_459     |    0    |    0    |    0    |
|          |       tmp_96_fu_523      |    0    |    0    |    0    |
|          |       tmp_97_fu_539      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        tmp_fu_280        |    0    |    0    |    0    |
|          |     p_Result_s_fu_451    |    0    |    0    |    0    |
|          |     p_Result_1_fu_469    |    0    |    0    |    0    |
| bitselect|       tmp_93_fu_477      |    0    |    0    |    0    |
|          |       tmp_94_fu_495      |    0    |    0    |    0    |
|          |     p_Result_2_fu_515    |    0    |    0    |    0    |
|          |       tmp_98_fu_561      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |    zext_ln1118_fu_288    |    0    |    0    |    0    |
|          |     zext_ln415_fu_485    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       shl_ln_fu_292      |    0    |    0    |    0    |
|          |    shl_ln1118_s_fu_303   |    0    |    0    |    0    |
|bitconcatenate|    shl_ln1118_6_fu_334   |    0    |    0    |    0    |
|          |    shl_ln1118_7_fu_345   |    0    |    0    |    0    |
|          |    shl_ln1118_8_fu_384   |    0    |    0    |    0    |
|          |    shl_ln1118_9_fu_395   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    0    |    0    |   260   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| Range1_all_ones_reg_752|    1   |
|Range1_all_zeros_reg_758|    1   |
|    add_ln106_reg_686   |   13   |
|  add_ln1192_33_reg_724 |   12   |
|    and_ln786_reg_763   |    1   |
|     carry_1_reg_741    |    1   |
|   icmp_ln106_reg_682   |    1   |
| indvar_flatten_reg_199 |   13   |
|   p_Result_2_reg_747   |    1   |
|   p_Result_s_reg_729   |    1   |
|    p_Val2_1_reg_735    |    8   |
|  tmp_data_0_V_reg_691  |    8   |
|  tmp_data_1_V_reg_696  |    8   |
|  tmp_data_2_V_reg_702  |    8   |
|  tmp_data_3_V_reg_708  |    8   |
| trunc_ln708_32_reg_719 |   12   |
|    trunc_ln_reg_714    |   13   |
+------------------------+--------+
|          Total         |   110  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   260  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   110  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   110  |   260  |
+-----------+--------+--------+--------+
