// Generated by CIRCT firtool-1.128.0
module SimpleAXIArbiter(	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  input         clock,	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
                reset,	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  output        io_left_ar_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_left_ar_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [31:0] io_left_ar_bits_addr,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_left_r_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_left_r_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [31:0] io_left_r_bits_data,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [1:0]  io_left_r_bits_resp,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_right_ar_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_right_ar_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [31:0] io_right_ar_bits_addr,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_right_r_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_right_r_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [31:0] io_right_r_bits_data,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [1:0]  io_right_r_bits_resp,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_right_aw_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_right_aw_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [31:0] io_right_aw_bits_addr,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_right_w_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_right_w_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [31:0] io_right_w_bits_data,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [3:0]  io_right_w_bits_strb,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_right_b_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_right_b_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [1:0]  io_right_b_bits_resp,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_out_ar_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_out_ar_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [31:0] io_out_ar_bits_addr,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_out_r_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_out_r_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [31:0] io_out_r_bits_data,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [1:0]  io_out_r_bits_resp,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_out_aw_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_out_aw_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [31:0] io_out_aw_bits_addr,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_out_w_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_out_w_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [31:0] io_out_w_bits_data,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [3:0]  io_out_w_bits_strb,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_out_b_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_out_b_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [1:0]  io_out_b_bits_resp	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
);

  wire       io_out_b_ready_0;	// src/main/scala/mycpu/utils/Arbiter.scala:80:69, :86:17, :87:75
  wire       io_out_r_ready_0;	// src/main/scala/mycpu/utils/Arbiter.scala:80:69, :85:17, :87:75
  reg  [1:0] state;	// src/main/scala/mycpu/utils/Arbiter.scala:18:22
  wire       rightReq = io_right_ar_valid | io_right_aw_valid;	// src/main/scala/mycpu/utils/Arbiter.scala:22:36
  wire       _layer_probe = state == 2'h1;	// src/main/scala/mycpu/utils/Arbiter.scala:18:22, :32:14
  wire       _layer_probe_0 = state == 2'h2;	// src/main/scala/mycpu/utils/Arbiter.scala:18:22, :35:14
  wire       writeDone = io_out_b_ready_0 & io_out_b_valid;	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/Arbiter.scala:80:69, :86:17, :87:75
  wire       readDone = io_out_r_ready_0 & io_out_r_valid;	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/Arbiter.scala:80:69, :85:17, :87:75
  wire       _GEN = state == 2'h0;	// src/main/scala/mycpu/utils/Arbiter.scala:18:22, :57:17
  wire       _GEN_0 = _layer_probe_0 | _GEN & rightReq;	// src/main/scala/mycpu/utils/Arbiter.scala:22:36, :35:14, :57:17, :80:{30,55}
  wire       _GEN_1 = _layer_probe | _GEN & io_left_ar_valid;	// src/main/scala/mycpu/utils/Arbiter.scala:32:14, :57:17, :87:{37,62}
  assign io_out_r_ready_0 = _GEN_0 ? io_right_r_ready : _GEN_1 & io_left_r_ready;	// src/main/scala/mycpu/utils/AXI4Lite.scala:80:14, src/main/scala/mycpu/utils/Arbiter.scala:80:{30,69}, :85:17, :87:{37,75}, :91:16
  assign io_out_b_ready_0 = _GEN_0 & io_right_b_ready;	// src/main/scala/mycpu/utils/Arbiter.scala:80:{30,69}, :86:17, :87:75
  always @(posedge clock) begin	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
    if (reset)	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
      state <= 2'h0;	// src/main/scala/mycpu/utils/Arbiter.scala:18:22
    else if (_GEN) begin	// src/main/scala/mycpu/utils/Arbiter.scala:57:17
      if (io_left_ar_valid)	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
        state <= 2'h1;	// src/main/scala/mycpu/utils/Arbiter.scala:18:22, :32:14
      else if (rightReq)	// src/main/scala/mycpu/utils/Arbiter.scala:22:36
        state <= 2'h2;	// src/main/scala/mycpu/utils/Arbiter.scala:18:22
    end
    else if ((_layer_probe | _layer_probe_0) & (readDone | writeDone))	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/Arbiter.scala:18:22, :32:14, :35:14, :57:17, :66:{21,35}, :67:15, :72:35, :73:15
      state <= 2'h0;	// src/main/scala/mycpu/utils/Arbiter.scala:18:22
  end // always @(posedge)
  assign io_left_ar_ready = ~_GEN_0 & _GEN_1 & io_out_ar_ready;	// src/main/scala/mycpu/utils/AXI4Lite.scala:85:14, src/main/scala/mycpu/utils/Arbiter.scala:8:7, :80:{30,69}, :87:{37,75}, :88:15
  assign io_left_r_valid = ~_GEN_0 & _GEN_1 & io_out_r_valid;	// src/main/scala/mycpu/utils/AXI4Lite.scala:85:14, :88:14, src/main/scala/mycpu/utils/Arbiter.scala:8:7, :80:{30,69}, :87:{37,75}, :91:16
  assign io_left_r_bits_data = io_out_r_bits_data;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  assign io_left_r_bits_resp = io_out_r_bits_resp;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  assign io_right_ar_ready = _GEN_0 & io_out_ar_ready;	// src/main/scala/mycpu/utils/AXI4Lite.scala:85:14, src/main/scala/mycpu/utils/Arbiter.scala:8:7, :80:{30,69}, :82:15
  assign io_right_r_valid = _GEN_0 & io_out_r_valid;	// src/main/scala/mycpu/utils/AXI4Lite.scala:88:14, src/main/scala/mycpu/utils/Arbiter.scala:8:7, :80:{30,69}, :85:17
  assign io_right_r_bits_data = io_out_r_bits_data;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  assign io_right_r_bits_resp = io_out_r_bits_resp;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  assign io_right_aw_ready = _GEN_0 & io_out_aw_ready;	// src/main/scala/mycpu/utils/AXI4Lite.scala:86:14, src/main/scala/mycpu/utils/Arbiter.scala:8:7, :80:{30,69}, :83:15
  assign io_right_w_ready = _GEN_0 & io_out_w_ready;	// src/main/scala/mycpu/utils/AXI4Lite.scala:87:14, src/main/scala/mycpu/utils/Arbiter.scala:8:7, :80:{30,69}, :84:15
  assign io_right_b_valid = _GEN_0 & io_out_b_valid;	// src/main/scala/mycpu/utils/AXI4Lite.scala:89:14, src/main/scala/mycpu/utils/Arbiter.scala:8:7, :80:{30,69}, :86:17
  assign io_right_b_bits_resp = io_out_b_bits_resp;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  assign io_out_ar_valid = _GEN_0 ? io_right_ar_valid : _GEN_1 & io_left_ar_valid;	// src/main/scala/mycpu/utils/AXI4Lite.scala:77:14, src/main/scala/mycpu/utils/Arbiter.scala:8:7, :80:{30,69}, :82:15, :87:{37,75}, :88:15
  assign io_out_ar_bits_addr = _GEN_0 ? io_right_ar_bits_addr : io_left_ar_bits_addr;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :80:{30,69}, :82:15, :87:75
  assign io_out_r_ready = io_out_r_ready_0;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :80:69, :85:17, :87:75
  assign io_out_aw_valid = _GEN_0 & io_right_aw_valid;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :80:{30,69}, :83:15, :87:75
  assign io_out_aw_bits_addr = _GEN_0 ? io_right_aw_bits_addr : 32'h0;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :9:14, :80:{30,69}, :83:15, :87:75
  assign io_out_w_valid = _GEN_0 & io_right_w_valid;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :80:{30,69}, :84:15, :87:75
  assign io_out_w_bits_data = _GEN_0 ? io_right_w_bits_data : 32'h0;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :9:14, :80:{30,69}, :84:15, :87:75
  assign io_out_w_bits_strb = _GEN_0 ? io_right_w_bits_strb : 4'h0;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :9:14, :80:{30,69}, :84:15, :87:75
  assign io_out_b_ready = io_out_b_ready_0;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :80:69, :86:17, :87:75
endmodule

