Analysis & Synthesis report for orga_assgiment_Q2_v1
Fri May 17 20:18:16 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |orga_assgiment_Q2_v1|control_unit_test:countrol_nit|state_controller:comb_3|state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: control_unit_test:countrol_nit|state_controller:comb_3
 14. Port Connectivity Checks: "control_unit_test:countrol_nit|state_controller:comb_3"
 15. Port Connectivity Checks: "ALU:ALU|arthimtic_circuit:comb_3|mux4x1:mx7"
 16. Port Connectivity Checks: "ALU:ALU|arthimtic_circuit:comb_3|mux4x1:mx6"
 17. Port Connectivity Checks: "ALU:ALU|arthimtic_circuit:comb_3|mux4x1:mx5"
 18. Port Connectivity Checks: "ALU:ALU|arthimtic_circuit:comb_3|mux4x1:mx4"
 19. Port Connectivity Checks: "ALU:ALU|arthimtic_circuit:comb_3|mux4x1:mx3"
 20. Port Connectivity Checks: "ALU:ALU|arthimtic_circuit:comb_3|mux4x1:mx2"
 21. Port Connectivity Checks: "ALU:ALU|arthimtic_circuit:comb_3|mux4x1:mx1"
 22. Port Connectivity Checks: "ALU:ALU|arthimtic_circuit:comb_3|mux4x1:mx0"
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 17 20:18:16 2024      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; orga_assgiment_Q2_v1                       ;
; Top-level Entity Name              ; orga_assgiment_Q2_v1                       ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 9                                          ;
;     Total combinational functions  ; 9                                          ;
;     Dedicated logic registers      ; 8                                          ;
; Total registers                    ; 8                                          ;
; Total pins                         ; 29                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                     ; Setting              ; Default Value        ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Top-level entity name                                                      ; orga_assgiment_Q2_v1 ; orga_assgiment_Q2_v1 ;
; Family name                                                                ; Cyclone IV GX        ; Cyclone IV GX        ;
; Use smart compilation                                                      ; Off                  ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                   ; On                   ;
; Enable compact report table                                                ; Off                  ; Off                  ;
; Restructure Multiplexers                                                   ; Auto                 ; Auto                 ;
; Create Debugging Nodes for IP Cores                                        ; Off                  ; Off                  ;
; Preserve fewer node names                                                  ; On                   ; On                   ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                  ; Off                  ;
; Verilog Version                                                            ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                               ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                   ; Auto                 ; Auto                 ;
; Safe State Machine                                                         ; Off                  ; Off                  ;
; Extract Verilog State Machines                                             ; On                   ; On                   ;
; Extract VHDL State Machines                                                ; On                   ; On                   ;
; Ignore Verilog initial constructs                                          ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                 ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                             ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                  ; On                   ; On                   ;
; Parallel Synthesis                                                         ; On                   ; On                   ;
; DSP Block Balancing                                                        ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                         ; On                   ; On                   ;
; Power-Up Don't Care                                                        ; On                   ; On                   ;
; Remove Redundant Logic Cells                                               ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                 ; On                   ; On                   ;
; Ignore CARRY Buffers                                                       ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                     ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                      ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                       ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                        ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                             ; Off                  ; Off                  ;
; Optimization Technique                                                     ; Balanced             ; Balanced             ;
; Carry Chain Length                                                         ; 70                   ; 70                   ;
; Auto Carry Chains                                                          ; On                   ; On                   ;
; Auto Open-Drain Pins                                                       ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                  ; Off                  ;
; Auto ROM Replacement                                                       ; On                   ; On                   ;
; Auto RAM Replacement                                                       ; On                   ; On                   ;
; Auto DSP Block Replacement                                                 ; On                   ; On                   ;
; Auto Shift Register Replacement                                            ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                              ; On                   ; On                   ;
; Strict RAM Replacement                                                     ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                          ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                     ; Off                  ; Off                  ;
; Auto RAM Block Balancing                                                   ; On                   ; On                   ;
; Auto RAM to Logic Cell Conversion                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                      ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                              ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                        ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                          ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                    ; On                   ; On                   ;
; Report Parameter Settings                                                  ; On                   ; On                   ;
; Report Source Assignments                                                  ; On                   ; On                   ;
; Report Connectivity Checks                                                 ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                      ; 2                    ; 2                    ;
; PowerPlay Power Optimization                                               ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                          ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                            ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                  ; 100                  ;
; Clock MUX Protection                                                       ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                ; Off                  ; Off                  ;
; Block Design Naming                                                        ; Auto                 ; Auto                 ;
; SDC constraint protection                                                  ; Off                  ; Off                  ;
; Synthesis Effort                                                           ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                         ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                     ; On                   ; On                   ;
; Synthesis Seed                                                             ; 1                    ; 1                    ;
+----------------------------------------------------------------------------+----------------------+----------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                 ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------+---------+
; full_adder.v                     ; yes             ; User Verilog HDL File              ; C:/altera/13.1/orga_assgiment_Q2_v1/full_adder.v             ;         ;
; mux4x1.v                         ; yes             ; User Verilog HDL File              ; C:/altera/13.1/orga_assgiment_Q2_v1/mux4x1.v                 ;         ;
; arthimtic_circuit.v              ; yes             ; User Verilog HDL File              ; C:/altera/13.1/orga_assgiment_Q2_v1/arthimtic_circuit.v      ;         ;
; logic_circuit.v                  ; yes             ; User Verilog HDL File              ; C:/altera/13.1/orga_assgiment_Q2_v1/logic_circuit.v          ;         ;
; mux2x1_8_bit.v                   ; yes             ; User Verilog HDL File              ; C:/altera/13.1/orga_assgiment_Q2_v1/mux2x1_8_bit.v           ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File              ; C:/altera/13.1/orga_assgiment_Q2_v1/ALU.v                    ;         ;
; D_FF.v                           ; yes             ; User Verilog HDL File              ; C:/altera/13.1/orga_assgiment_Q2_v1/D_FF.v                   ;         ;
; mux2x1.v                         ; yes             ; User Verilog HDL File              ; C:/altera/13.1/orga_assgiment_Q2_v1/mux2x1.v                 ;         ;
; one_bit_reg.v                    ; yes             ; User Verilog HDL File              ; C:/altera/13.1/orga_assgiment_Q2_v1/one_bit_reg.v            ;         ;
; reg_8_bit.v                      ; yes             ; User Verilog HDL File              ; C:/altera/13.1/orga_assgiment_Q2_v1/reg_8_bit.v              ;         ;
; orga_assgiment_Q2_v1.bdf         ; yes             ; User Block Diagram/Schematic File  ; C:/altera/13.1/orga_assgiment_Q2_v1/orga_assgiment_Q2_v1.bdf ;         ;
; control_unit_test.v              ; yes             ; User Verilog HDL File              ; C:/altera/13.1/orga_assgiment_Q2_v1/control_unit_test.v      ;         ;
; state_controller.v               ; yes             ; User Verilog HDL File              ; C:/altera/13.1/orga_assgiment_Q2_v1/state_controller.v       ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 29               ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; reset~input      ;
; Maximum fan-out          ; 9                ;
; Total fan-out            ; 79               ;
; Average fan-out          ; 1.05             ;
+--------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                  ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                              ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------+--------------+
; |orga_assgiment_Q2_v1      ; 9 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 29   ; 0            ; |orga_assgiment_Q2_v1                                            ; work         ;
;    |reg_8_bit:REG_B|       ; 9 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orga_assgiment_Q2_v1|reg_8_bit:REG_B                            ; work         ;
;       |one_bit_reg:r0|     ; 2 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orga_assgiment_Q2_v1|reg_8_bit:REG_B|one_bit_reg:r0             ; work         ;
;          |D_FF:comb_4|     ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orga_assgiment_Q2_v1|reg_8_bit:REG_B|one_bit_reg:r0|D_FF:comb_4 ; work         ;
;       |one_bit_reg:r1|     ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orga_assgiment_Q2_v1|reg_8_bit:REG_B|one_bit_reg:r1             ; work         ;
;          |D_FF:comb_4|     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orga_assgiment_Q2_v1|reg_8_bit:REG_B|one_bit_reg:r1|D_FF:comb_4 ; work         ;
;       |one_bit_reg:r2|     ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orga_assgiment_Q2_v1|reg_8_bit:REG_B|one_bit_reg:r2             ; work         ;
;          |D_FF:comb_4|     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orga_assgiment_Q2_v1|reg_8_bit:REG_B|one_bit_reg:r2|D_FF:comb_4 ; work         ;
;       |one_bit_reg:r3|     ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orga_assgiment_Q2_v1|reg_8_bit:REG_B|one_bit_reg:r3             ; work         ;
;          |D_FF:comb_4|     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orga_assgiment_Q2_v1|reg_8_bit:REG_B|one_bit_reg:r3|D_FF:comb_4 ; work         ;
;       |one_bit_reg:r4|     ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orga_assgiment_Q2_v1|reg_8_bit:REG_B|one_bit_reg:r4             ; work         ;
;          |D_FF:comb_4|     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orga_assgiment_Q2_v1|reg_8_bit:REG_B|one_bit_reg:r4|D_FF:comb_4 ; work         ;
;       |one_bit_reg:r5|     ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orga_assgiment_Q2_v1|reg_8_bit:REG_B|one_bit_reg:r5             ; work         ;
;          |D_FF:comb_4|     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orga_assgiment_Q2_v1|reg_8_bit:REG_B|one_bit_reg:r5|D_FF:comb_4 ; work         ;
;       |one_bit_reg:r6|     ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orga_assgiment_Q2_v1|reg_8_bit:REG_B|one_bit_reg:r6             ; work         ;
;          |D_FF:comb_4|     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orga_assgiment_Q2_v1|reg_8_bit:REG_B|one_bit_reg:r6|D_FF:comb_4 ; work         ;
;       |one_bit_reg:r7|     ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orga_assgiment_Q2_v1|reg_8_bit:REG_B|one_bit_reg:r7             ; work         ;
;          |D_FF:comb_4|     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orga_assgiment_Q2_v1|reg_8_bit:REG_B|one_bit_reg:r7|D_FF:comb_4 ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |orga_assgiment_Q2_v1|control_unit_test:countrol_nit|state_controller:comb_3|state ;
+----------+----------+----------+----------+----------+----------+----------+----------+------------+
; Name     ; state.T7 ; state.T6 ; state.T5 ; state.T4 ; state.T3 ; state.T2 ; state.T1 ; state.T0   ;
+----------+----------+----------+----------+----------+----------+----------+----------+------------+
; state.T0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0          ;
; state.T1 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1          ;
; state.T2 ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1          ;
; state.T3 ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1          ;
; state.T4 ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1          ;
; state.T5 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1          ;
; state.T6 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1          ;
; state.T7 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1          ;
+----------+----------+----------+----------+----------+----------+----------+----------+------------+


+----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                       ;
+-----------------------------------------------------------------+----------------------------------------+
; Register name                                                   ; Reason for Removal                     ;
+-----------------------------------------------------------------+----------------------------------------+
; control_unit_test:countrol_nit|state_controller:comb_3|state.T0 ; Lost fanout                            ;
; control_unit_test:countrol_nit|state_controller:comb_3|state.T1 ; Stuck at GND due to stuck port data_in ;
; control_unit_test:countrol_nit|state_controller:comb_3|state.T4 ; Stuck at GND due to stuck port data_in ;
; control_unit_test:countrol_nit|state_controller:comb_3|state.T2 ; Stuck at GND due to stuck port data_in ;
; control_unit_test:countrol_nit|state_controller:comb_3|state.T3 ; Stuck at GND due to stuck port data_in ;
; control_unit_test:countrol_nit|state_controller:comb_3|state.T5 ; Stuck at GND due to stuck port data_in ;
; control_unit_test:countrol_nit|state_controller:comb_3|state.T6 ; Stuck at GND due to stuck port data_in ;
; control_unit_test:countrol_nit|state_controller:comb_3|state.T7 ; Stuck at GND due to stuck port data_in ;
; reg_8_bit:REG_A|one_bit_reg:r0|D_FF:comb_4|Q                    ; Stuck at GND due to stuck port data_in ;
; reg_8_bit:REG_A|one_bit_reg:r1|D_FF:comb_4|Q                    ; Stuck at GND due to stuck port data_in ;
; reg_8_bit:REG_A|one_bit_reg:r2|D_FF:comb_4|Q                    ; Stuck at GND due to stuck port data_in ;
; reg_8_bit:REG_A|one_bit_reg:r3|D_FF:comb_4|Q                    ; Stuck at GND due to stuck port data_in ;
; reg_8_bit:REG_A|one_bit_reg:r4|D_FF:comb_4|Q                    ; Stuck at GND due to stuck port data_in ;
; reg_8_bit:REG_A|one_bit_reg:r5|D_FF:comb_4|Q                    ; Stuck at GND due to stuck port data_in ;
; reg_8_bit:REG_A|one_bit_reg:r6|D_FF:comb_4|Q                    ; Stuck at GND due to stuck port data_in ;
; reg_8_bit:REG_A|one_bit_reg:r7|D_FF:comb_4|Q                    ; Stuck at GND due to stuck port data_in ;
; one_bit_reg:E|D_FF:comb_4|Q                                     ; Lost fanout                            ;
; Total Number of Removed Registers = 17                          ;                                        ;
+-----------------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                    ;
+-----------------------------------------------------------------+---------------------------+------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal        ; Registers Removed due to This Register                           ;
+-----------------------------------------------------------------+---------------------------+------------------------------------------------------------------+
; control_unit_test:countrol_nit|state_controller:comb_3|state.T4 ; Stuck at GND              ; reg_8_bit:REG_A|one_bit_reg:r0|D_FF:comb_4|Q,                    ;
;                                                                 ; due to stuck port data_in ; reg_8_bit:REG_A|one_bit_reg:r1|D_FF:comb_4|Q,                    ;
;                                                                 ;                           ; reg_8_bit:REG_A|one_bit_reg:r2|D_FF:comb_4|Q,                    ;
;                                                                 ;                           ; reg_8_bit:REG_A|one_bit_reg:r3|D_FF:comb_4|Q,                    ;
;                                                                 ;                           ; reg_8_bit:REG_A|one_bit_reg:r4|D_FF:comb_4|Q,                    ;
;                                                                 ;                           ; reg_8_bit:REG_A|one_bit_reg:r5|D_FF:comb_4|Q,                    ;
;                                                                 ;                           ; reg_8_bit:REG_A|one_bit_reg:r6|D_FF:comb_4|Q,                    ;
;                                                                 ;                           ; reg_8_bit:REG_A|one_bit_reg:r7|D_FF:comb_4|Q                     ;
; control_unit_test:countrol_nit|state_controller:comb_3|state.T1 ; Stuck at GND              ; control_unit_test:countrol_nit|state_controller:comb_3|state.T2, ;
;                                                                 ; due to stuck port data_in ; control_unit_test:countrol_nit|state_controller:comb_3|state.T3  ;
; control_unit_test:countrol_nit|state_controller:comb_3|state.T0 ; Lost Fanouts              ; one_bit_reg:E|D_FF:comb_4|Q                                      ;
; control_unit_test:countrol_nit|state_controller:comb_3|state.T5 ; Stuck at GND              ; control_unit_test:countrol_nit|state_controller:comb_3|state.T6  ;
;                                                                 ; due to stuck port data_in ;                                                                  ;
+-----------------------------------------------------------------+---------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orga_assgiment_Q2_v1|reg_8_bit:REG_B|one_bit_reg:r0|D_FF:comb_4|Q ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |orga_assgiment_Q2_v1|reg_8_bit:REG_A|one_bit_reg:r0|D_FF:comb_4|Q ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |orga_assgiment_Q2_v1|ALU:ALU|mux2x1_8_bit:main_mx|y[7]            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_unit_test:countrol_nit|state_controller:comb_3 ;
+----------------+----------+-------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                    ;
+----------------+----------+-------------------------------------------------------------------------+
; T0             ; 00000001 ; Unsigned Binary                                                         ;
; T1             ; 00000010 ; Unsigned Binary                                                         ;
; T2             ; 00000100 ; Unsigned Binary                                                         ;
; T3             ; 00001000 ; Unsigned Binary                                                         ;
; T4             ; 00010000 ; Unsigned Binary                                                         ;
; T5             ; 00100000 ; Unsigned Binary                                                         ;
; T6             ; 01000000 ; Unsigned Binary                                                         ;
; T7             ; 10000000 ; Unsigned Binary                                                         ;
+----------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit_test:countrol_nit|state_controller:comb_3"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; y[2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU|arthimtic_circuit:comb_3|mux4x1:mx7" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; I2   ; Input ; Info     ; Stuck at GND                                  ;
; I3   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU|arthimtic_circuit:comb_3|mux4x1:mx6" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; I2   ; Input ; Info     ; Stuck at GND                                  ;
; I3   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU|arthimtic_circuit:comb_3|mux4x1:mx5" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; I2   ; Input ; Info     ; Stuck at GND                                  ;
; I3   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU|arthimtic_circuit:comb_3|mux4x1:mx4" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; I2   ; Input ; Info     ; Stuck at GND                                  ;
; I3   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU|arthimtic_circuit:comb_3|mux4x1:mx3" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; I2   ; Input ; Info     ; Stuck at GND                                  ;
; I3   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU|arthimtic_circuit:comb_3|mux4x1:mx2" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; I2   ; Input ; Info     ; Stuck at GND                                  ;
; I3   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU|arthimtic_circuit:comb_3|mux4x1:mx1" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; I2   ; Input ; Info     ; Stuck at GND                                  ;
; I3   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU|arthimtic_circuit:comb_3|mux4x1:mx0" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; I2   ; Input ; Info     ; Stuck at GND                                  ;
; I3   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri May 17 20:18:15 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off orga_assgiment_Q2_v1 -c orga_assgiment_Q2_v1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.v
    Info (12023): Found entity 1: full_adder
Info (12021): Found 1 design units, including 1 entities, in source file mux4x1.v
    Info (12023): Found entity 1: mux4x1
Info (12021): Found 1 design units, including 1 entities, in source file arthimtic_circuit.v
    Info (12023): Found entity 1: arthimtic_circuit
Info (12021): Found 1 design units, including 1 entities, in source file logic_circuit.v
    Info (12023): Found entity 1: logic_circuit
Info (12021): Found 1 design units, including 1 entities, in source file mux2x1_4_bit.v
    Info (12023): Found entity 1: mux2x1_4_bit
Info (12021): Found 1 design units, including 1 entities, in source file mux2x1_8_bit.v
    Info (12023): Found entity 1: mux2x1_8_bit
Warning (10463): Verilog HDL Declaration warning at ALU.v(3): "logic" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.v
    Info (12023): Found entity 1: D_FF
Info (12021): Found 1 design units, including 1 entities, in source file mux2x1.v
    Info (12023): Found entity 1: mux2x1
Info (12021): Found 1 design units, including 1 entities, in source file one_bit_reg.v
    Info (12023): Found entity 1: one_bit_reg
Info (12021): Found 1 design units, including 1 entities, in source file reg_8_bit.v
    Info (12023): Found entity 1: reg_8_bit
Info (12021): Found 1 design units, including 1 entities, in source file orga_assgiment_q2_v1.bdf
    Info (12023): Found entity 1: orga_assgiment_Q2_v1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit
Info (12021): Found 1 design units, including 1 entities, in source file control_unit_test.v
    Info (12023): Found entity 1: control_unit_test
Info (12021): Found 1 design units, including 1 entities, in source file state_controller.v
    Info (12023): Found entity 1: state_controller
Info (12021): Found 1 design units, including 1 entities, in source file block1.bdf
    Info (12023): Found entity 1: Block1
Info (12021): Found 1 design units, including 1 entities, in source file alu_with_control.v
    Info (12023): Found entity 1: ALI_with_control
Warning (10236): Verilog HDL Implicit Net warning at ALU.v(6): created implicit net for "S0"
Warning (10236): Verilog HDL Implicit Net warning at control_unit.v(14): created implicit net for "td0"
Warning (10236): Verilog HDL Implicit Net warning at control_unit.v(15): created implicit net for "td1"
Warning (10236): Verilog HDL Implicit Net warning at control_unit.v(16): created implicit net for "td2"
Warning (10236): Verilog HDL Implicit Net warning at control_unit.v(17): created implicit net for "td3"
Warning (10236): Verilog HDL Implicit Net warning at control_unit.v(18): created implicit net for "td4"
Warning (10236): Verilog HDL Implicit Net warning at control_unit.v(19): created implicit net for "td5"
Warning (10236): Verilog HDL Implicit Net warning at control_unit.v(20): created implicit net for "td6"
Warning (10236): Verilog HDL Implicit Net warning at control_unit.v(21): created implicit net for "td7"
Warning (10236): Verilog HDL Implicit Net warning at control_unit_test.v(6): created implicit net for "resest"
Critical Warning (10846): Verilog HDL Instantiation warning at ALU.v(6): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at ALU.v(7): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at one_bit_reg.v(4): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at one_bit_reg.v(5): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at control_unit_test.v(6): instance has no name
Info (12127): Elaborating entity "orga_assgiment_Q2_v1" for the top level hierarchy
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU"
Info (12128): Elaborating entity "arthimtic_circuit" for hierarchy "ALU:ALU|arthimtic_circuit:comb_3"
Info (12128): Elaborating entity "mux4x1" for hierarchy "ALU:ALU|arthimtic_circuit:comb_3|mux4x1:mx0"
Info (12128): Elaborating entity "full_adder" for hierarchy "ALU:ALU|arthimtic_circuit:comb_3|full_adder:FA0"
Info (12128): Elaborating entity "logic_circuit" for hierarchy "ALU:ALU|logic_circuit:comb_4"
Info (12128): Elaborating entity "mux2x1_8_bit" for hierarchy "ALU:ALU|mux2x1_8_bit:main_mx"
Info (12128): Elaborating entity "control_unit_test" for hierarchy "control_unit_test:countrol_nit"
Info (12128): Elaborating entity "state_controller" for hierarchy "control_unit_test:countrol_nit|state_controller:comb_3"
Info (12128): Elaborating entity "reg_8_bit" for hierarchy "reg_8_bit:REG_A"
Info (12128): Elaborating entity "one_bit_reg" for hierarchy "reg_8_bit:REG_A|one_bit_reg:r0"
Info (12128): Elaborating entity "mux2x1" for hierarchy "reg_8_bit:REG_A|one_bit_reg:r0|mux2x1:comb_3"
Info (12128): Elaborating entity "D_FF" for hierarchy "reg_8_bit:REG_A|one_bit_reg:r0|D_FF:comb_4"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ALU:ALU|S0" is missing source, defaulting to GND
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cout" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "i0[0]"
    Warning (15610): No output dependent on input pin "A_out_load"
    Warning (15610): No output dependent on input pin "i0[1]"
    Warning (15610): No output dependent on input pin "i0[2]"
    Warning (15610): No output dependent on input pin "i0[3]"
    Warning (15610): No output dependent on input pin "i0[4]"
    Warning (15610): No output dependent on input pin "i0[5]"
    Warning (15610): No output dependent on input pin "i0[6]"
    Warning (15610): No output dependent on input pin "i0[7]"
Info (21057): Implemented 38 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 9 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 4678 megabytes
    Info: Processing ended: Fri May 17 20:18:16 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


