
TrekerSIM868.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000edd0  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006d8  0800eee0  0800eee0  0001eee0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800f5b8  0800f5b8  0001f5b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800f5bc  0800f5bc  0001f5bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000350  20000000  0800f5c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00002218  20000350  0800f910  00020350  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20002568  0800f910  00022568  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020350  2**0
                  CONTENTS, READONLY
  9 .debug_info   000212d0  00000000  00000000  00020379  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00004cb5  00000000  00000000  00041649  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001910  00000000  00000000  00046300  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000016d8  00000000  00000000  00047c10  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000efee  00000000  00000000  000492e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00007398  00000000  00000000  000582d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0005f66e  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000076e4  00000000  00000000  0005f6ec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000350 	.word	0x20000350
 800012c:	00000000 	.word	0x00000000
 8000130:	0800eec8 	.word	0x0800eec8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000354 	.word	0x20000354
 800014c:	0800eec8 	.word	0x0800eec8

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002b2:	f1a4 0401 	sub.w	r4, r4, #1
 80002b6:	d1e9      	bne.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f092 0f00 	teq	r2, #0
 800045e:	bf14      	ite	ne
 8000460:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 7460 	mov.w	r4, #896	; 0x380
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000470:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000474:	e720      	b.n	80002b8 <__adddf3+0x138>
 8000476:	bf00      	nop

08000478 <__aeabi_ul2d>:
 8000478:	ea50 0201 	orrs.w	r2, r0, r1
 800047c:	bf08      	it	eq
 800047e:	4770      	bxeq	lr
 8000480:	b530      	push	{r4, r5, lr}
 8000482:	f04f 0500 	mov.w	r5, #0
 8000486:	e00a      	b.n	800049e <__aeabi_l2d+0x16>

08000488 <__aeabi_l2d>:
 8000488:	ea50 0201 	orrs.w	r2, r0, r1
 800048c:	bf08      	it	eq
 800048e:	4770      	bxeq	lr
 8000490:	b530      	push	{r4, r5, lr}
 8000492:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000496:	d502      	bpl.n	800049e <__aeabi_l2d+0x16>
 8000498:	4240      	negs	r0, r0
 800049a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800049e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a2:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004aa:	f43f aedc 	beq.w	8000266 <__adddf3+0xe6>
 80004ae:	f04f 0203 	mov.w	r2, #3
 80004b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b6:	bf18      	it	ne
 80004b8:	3203      	addne	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004c6:	f1c2 0320 	rsb	r3, r2, #32
 80004ca:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ce:	fa20 f002 	lsr.w	r0, r0, r2
 80004d2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004d6:	ea40 000e 	orr.w	r0, r0, lr
 80004da:	fa21 f102 	lsr.w	r1, r1, r2
 80004de:	4414      	add	r4, r2
 80004e0:	e6c1      	b.n	8000266 <__adddf3+0xe6>
 80004e2:	bf00      	nop

080004e4 <__aeabi_dmul>:
 80004e4:	b570      	push	{r4, r5, r6, lr}
 80004e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004f2:	bf1d      	ittte	ne
 80004f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004f8:	ea94 0f0c 	teqne	r4, ip
 80004fc:	ea95 0f0c 	teqne	r5, ip
 8000500:	f000 f8de 	bleq	80006c0 <__aeabi_dmul+0x1dc>
 8000504:	442c      	add	r4, r5
 8000506:	ea81 0603 	eor.w	r6, r1, r3
 800050a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800050e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000512:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000516:	bf18      	it	ne
 8000518:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800051c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000520:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000524:	d038      	beq.n	8000598 <__aeabi_dmul+0xb4>
 8000526:	fba0 ce02 	umull	ip, lr, r0, r2
 800052a:	f04f 0500 	mov.w	r5, #0
 800052e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000532:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000536:	fbe0 e503 	umlal	lr, r5, r0, r3
 800053a:	f04f 0600 	mov.w	r6, #0
 800053e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000542:	f09c 0f00 	teq	ip, #0
 8000546:	bf18      	it	ne
 8000548:	f04e 0e01 	orrne.w	lr, lr, #1
 800054c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000550:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000554:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000558:	d204      	bcs.n	8000564 <__aeabi_dmul+0x80>
 800055a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800055e:	416d      	adcs	r5, r5
 8000560:	eb46 0606 	adc.w	r6, r6, r6
 8000564:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000568:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800056c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000570:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000574:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000578:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800057c:	bf88      	it	hi
 800057e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000582:	d81e      	bhi.n	80005c2 <__aeabi_dmul+0xde>
 8000584:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000588:	bf08      	it	eq
 800058a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800058e:	f150 0000 	adcs.w	r0, r0, #0
 8000592:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000596:	bd70      	pop	{r4, r5, r6, pc}
 8000598:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800059c:	ea46 0101 	orr.w	r1, r6, r1
 80005a0:	ea40 0002 	orr.w	r0, r0, r2
 80005a4:	ea81 0103 	eor.w	r1, r1, r3
 80005a8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005ac:	bfc2      	ittt	gt
 80005ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005b6:	bd70      	popgt	{r4, r5, r6, pc}
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f04f 0e00 	mov.w	lr, #0
 80005c0:	3c01      	subs	r4, #1
 80005c2:	f300 80ab 	bgt.w	800071c <__aeabi_dmul+0x238>
 80005c6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ca:	bfde      	ittt	le
 80005cc:	2000      	movle	r0, #0
 80005ce:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005d2:	bd70      	pople	{r4, r5, r6, pc}
 80005d4:	f1c4 0400 	rsb	r4, r4, #0
 80005d8:	3c20      	subs	r4, #32
 80005da:	da35      	bge.n	8000648 <__aeabi_dmul+0x164>
 80005dc:	340c      	adds	r4, #12
 80005de:	dc1b      	bgt.n	8000618 <__aeabi_dmul+0x134>
 80005e0:	f104 0414 	add.w	r4, r4, #20
 80005e4:	f1c4 0520 	rsb	r5, r4, #32
 80005e8:	fa00 f305 	lsl.w	r3, r0, r5
 80005ec:	fa20 f004 	lsr.w	r0, r0, r4
 80005f0:	fa01 f205 	lsl.w	r2, r1, r5
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000600:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000604:	fa21 f604 	lsr.w	r6, r1, r4
 8000608:	eb42 0106 	adc.w	r1, r2, r6
 800060c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000610:	bf08      	it	eq
 8000612:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000616:	bd70      	pop	{r4, r5, r6, pc}
 8000618:	f1c4 040c 	rsb	r4, r4, #12
 800061c:	f1c4 0520 	rsb	r5, r4, #32
 8000620:	fa00 f304 	lsl.w	r3, r0, r4
 8000624:	fa20 f005 	lsr.w	r0, r0, r5
 8000628:	fa01 f204 	lsl.w	r2, r1, r4
 800062c:	ea40 0002 	orr.w	r0, r0, r2
 8000630:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000634:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000638:	f141 0100 	adc.w	r1, r1, #0
 800063c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000640:	bf08      	it	eq
 8000642:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000646:	bd70      	pop	{r4, r5, r6, pc}
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f205 	lsl.w	r2, r0, r5
 8000650:	ea4e 0e02 	orr.w	lr, lr, r2
 8000654:	fa20 f304 	lsr.w	r3, r0, r4
 8000658:	fa01 f205 	lsl.w	r2, r1, r5
 800065c:	ea43 0302 	orr.w	r3, r3, r2
 8000660:	fa21 f004 	lsr.w	r0, r1, r4
 8000664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000668:	fa21 f204 	lsr.w	r2, r1, r4
 800066c:	ea20 0002 	bic.w	r0, r0, r2
 8000670:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000674:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000678:	bf08      	it	eq
 800067a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067e:	bd70      	pop	{r4, r5, r6, pc}
 8000680:	f094 0f00 	teq	r4, #0
 8000684:	d10f      	bne.n	80006a6 <__aeabi_dmul+0x1c2>
 8000686:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800068a:	0040      	lsls	r0, r0, #1
 800068c:	eb41 0101 	adc.w	r1, r1, r1
 8000690:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000694:	bf08      	it	eq
 8000696:	3c01      	subeq	r4, #1
 8000698:	d0f7      	beq.n	800068a <__aeabi_dmul+0x1a6>
 800069a:	ea41 0106 	orr.w	r1, r1, r6
 800069e:	f095 0f00 	teq	r5, #0
 80006a2:	bf18      	it	ne
 80006a4:	4770      	bxne	lr
 80006a6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006aa:	0052      	lsls	r2, r2, #1
 80006ac:	eb43 0303 	adc.w	r3, r3, r3
 80006b0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006b4:	bf08      	it	eq
 80006b6:	3d01      	subeq	r5, #1
 80006b8:	d0f7      	beq.n	80006aa <__aeabi_dmul+0x1c6>
 80006ba:	ea43 0306 	orr.w	r3, r3, r6
 80006be:	4770      	bx	lr
 80006c0:	ea94 0f0c 	teq	r4, ip
 80006c4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006c8:	bf18      	it	ne
 80006ca:	ea95 0f0c 	teqne	r5, ip
 80006ce:	d00c      	beq.n	80006ea <__aeabi_dmul+0x206>
 80006d0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d4:	bf18      	it	ne
 80006d6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006da:	d1d1      	bne.n	8000680 <__aeabi_dmul+0x19c>
 80006dc:	ea81 0103 	eor.w	r1, r1, r3
 80006e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e4:	f04f 0000 	mov.w	r0, #0
 80006e8:	bd70      	pop	{r4, r5, r6, pc}
 80006ea:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ee:	bf06      	itte	eq
 80006f0:	4610      	moveq	r0, r2
 80006f2:	4619      	moveq	r1, r3
 80006f4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006f8:	d019      	beq.n	800072e <__aeabi_dmul+0x24a>
 80006fa:	ea94 0f0c 	teq	r4, ip
 80006fe:	d102      	bne.n	8000706 <__aeabi_dmul+0x222>
 8000700:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000704:	d113      	bne.n	800072e <__aeabi_dmul+0x24a>
 8000706:	ea95 0f0c 	teq	r5, ip
 800070a:	d105      	bne.n	8000718 <__aeabi_dmul+0x234>
 800070c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000710:	bf1c      	itt	ne
 8000712:	4610      	movne	r0, r2
 8000714:	4619      	movne	r1, r3
 8000716:	d10a      	bne.n	800072e <__aeabi_dmul+0x24a>
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000720:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd70      	pop	{r4, r5, r6, pc}
 800072e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000732:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000736:	bd70      	pop	{r4, r5, r6, pc}

08000738 <__aeabi_ddiv>:
 8000738:	b570      	push	{r4, r5, r6, lr}
 800073a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800073e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000742:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000746:	bf1d      	ittte	ne
 8000748:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800074c:	ea94 0f0c 	teqne	r4, ip
 8000750:	ea95 0f0c 	teqne	r5, ip
 8000754:	f000 f8a7 	bleq	80008a6 <__aeabi_ddiv+0x16e>
 8000758:	eba4 0405 	sub.w	r4, r4, r5
 800075c:	ea81 0e03 	eor.w	lr, r1, r3
 8000760:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000764:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000768:	f000 8088 	beq.w	800087c <__aeabi_ddiv+0x144>
 800076c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000770:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000774:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000778:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800077c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000780:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000784:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000788:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800078c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000790:	429d      	cmp	r5, r3
 8000792:	bf08      	it	eq
 8000794:	4296      	cmpeq	r6, r2
 8000796:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800079a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800079e:	d202      	bcs.n	80007a6 <__aeabi_ddiv+0x6e>
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	1ab6      	subs	r6, r6, r2
 80007a8:	eb65 0503 	sbc.w	r5, r5, r3
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007b6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ba:	ebb6 0e02 	subs.w	lr, r6, r2
 80007be:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c2:	bf22      	ittt	cs
 80007c4:	1ab6      	subcs	r6, r6, r2
 80007c6:	4675      	movcs	r5, lr
 80007c8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007cc:	085b      	lsrs	r3, r3, #1
 80007ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007da:	bf22      	ittt	cs
 80007dc:	1ab6      	subcs	r6, r6, r2
 80007de:	4675      	movcs	r5, lr
 80007e0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007e4:	085b      	lsrs	r3, r3, #1
 80007e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ea:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ee:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f2:	bf22      	ittt	cs
 80007f4:	1ab6      	subcs	r6, r6, r2
 80007f6:	4675      	movcs	r5, lr
 80007f8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	ebb6 0e02 	subs.w	lr, r6, r2
 8000806:	eb75 0e03 	sbcs.w	lr, r5, r3
 800080a:	bf22      	ittt	cs
 800080c:	1ab6      	subcs	r6, r6, r2
 800080e:	4675      	movcs	r5, lr
 8000810:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000814:	ea55 0e06 	orrs.w	lr, r5, r6
 8000818:	d018      	beq.n	800084c <__aeabi_ddiv+0x114>
 800081a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800081e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000822:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000826:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800082a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800082e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000832:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000836:	d1c0      	bne.n	80007ba <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	d10b      	bne.n	8000856 <__aeabi_ddiv+0x11e>
 800083e:	ea41 0100 	orr.w	r1, r1, r0
 8000842:	f04f 0000 	mov.w	r0, #0
 8000846:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800084a:	e7b6      	b.n	80007ba <__aeabi_ddiv+0x82>
 800084c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000850:	bf04      	itt	eq
 8000852:	4301      	orreq	r1, r0
 8000854:	2000      	moveq	r0, #0
 8000856:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800085a:	bf88      	it	hi
 800085c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000860:	f63f aeaf 	bhi.w	80005c2 <__aeabi_dmul+0xde>
 8000864:	ebb5 0c03 	subs.w	ip, r5, r3
 8000868:	bf04      	itt	eq
 800086a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800086e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000872:	f150 0000 	adcs.w	r0, r0, #0
 8000876:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800087a:	bd70      	pop	{r4, r5, r6, pc}
 800087c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000880:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000884:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000888:	bfc2      	ittt	gt
 800088a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800088e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000892:	bd70      	popgt	{r4, r5, r6, pc}
 8000894:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000898:	f04f 0e00 	mov.w	lr, #0
 800089c:	3c01      	subs	r4, #1
 800089e:	e690      	b.n	80005c2 <__aeabi_dmul+0xde>
 80008a0:	ea45 0e06 	orr.w	lr, r5, r6
 80008a4:	e68d      	b.n	80005c2 <__aeabi_dmul+0xde>
 80008a6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008aa:	ea94 0f0c 	teq	r4, ip
 80008ae:	bf08      	it	eq
 80008b0:	ea95 0f0c 	teqeq	r5, ip
 80008b4:	f43f af3b 	beq.w	800072e <__aeabi_dmul+0x24a>
 80008b8:	ea94 0f0c 	teq	r4, ip
 80008bc:	d10a      	bne.n	80008d4 <__aeabi_ddiv+0x19c>
 80008be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008c2:	f47f af34 	bne.w	800072e <__aeabi_dmul+0x24a>
 80008c6:	ea95 0f0c 	teq	r5, ip
 80008ca:	f47f af25 	bne.w	8000718 <__aeabi_dmul+0x234>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e72c      	b.n	800072e <__aeabi_dmul+0x24a>
 80008d4:	ea95 0f0c 	teq	r5, ip
 80008d8:	d106      	bne.n	80008e8 <__aeabi_ddiv+0x1b0>
 80008da:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008de:	f43f aefd 	beq.w	80006dc <__aeabi_dmul+0x1f8>
 80008e2:	4610      	mov	r0, r2
 80008e4:	4619      	mov	r1, r3
 80008e6:	e722      	b.n	800072e <__aeabi_dmul+0x24a>
 80008e8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008ec:	bf18      	it	ne
 80008ee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008f2:	f47f aec5 	bne.w	8000680 <__aeabi_dmul+0x19c>
 80008f6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008fa:	f47f af0d 	bne.w	8000718 <__aeabi_dmul+0x234>
 80008fe:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000902:	f47f aeeb 	bne.w	80006dc <__aeabi_dmul+0x1f8>
 8000906:	e712      	b.n	800072e <__aeabi_dmul+0x24a>

08000908 <__gedf2>:
 8000908:	f04f 3cff 	mov.w	ip, #4294967295
 800090c:	e006      	b.n	800091c <__cmpdf2+0x4>
 800090e:	bf00      	nop

08000910 <__ledf2>:
 8000910:	f04f 0c01 	mov.w	ip, #1
 8000914:	e002      	b.n	800091c <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__cmpdf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000920:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000924:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000928:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800092c:	bf18      	it	ne
 800092e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000932:	d01b      	beq.n	800096c <__cmpdf2+0x54>
 8000934:	b001      	add	sp, #4
 8000936:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800093a:	bf0c      	ite	eq
 800093c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000940:	ea91 0f03 	teqne	r1, r3
 8000944:	bf02      	ittt	eq
 8000946:	ea90 0f02 	teqeq	r0, r2
 800094a:	2000      	moveq	r0, #0
 800094c:	4770      	bxeq	lr
 800094e:	f110 0f00 	cmn.w	r0, #0
 8000952:	ea91 0f03 	teq	r1, r3
 8000956:	bf58      	it	pl
 8000958:	4299      	cmppl	r1, r3
 800095a:	bf08      	it	eq
 800095c:	4290      	cmpeq	r0, r2
 800095e:	bf2c      	ite	cs
 8000960:	17d8      	asrcs	r0, r3, #31
 8000962:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000966:	f040 0001 	orr.w	r0, r0, #1
 800096a:	4770      	bx	lr
 800096c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000970:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000974:	d102      	bne.n	800097c <__cmpdf2+0x64>
 8000976:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800097a:	d107      	bne.n	800098c <__cmpdf2+0x74>
 800097c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	d1d6      	bne.n	8000934 <__cmpdf2+0x1c>
 8000986:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800098a:	d0d3      	beq.n	8000934 <__cmpdf2+0x1c>
 800098c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop

08000994 <__aeabi_cdrcmple>:
 8000994:	4684      	mov	ip, r0
 8000996:	4610      	mov	r0, r2
 8000998:	4662      	mov	r2, ip
 800099a:	468c      	mov	ip, r1
 800099c:	4619      	mov	r1, r3
 800099e:	4663      	mov	r3, ip
 80009a0:	e000      	b.n	80009a4 <__aeabi_cdcmpeq>
 80009a2:	bf00      	nop

080009a4 <__aeabi_cdcmpeq>:
 80009a4:	b501      	push	{r0, lr}
 80009a6:	f7ff ffb7 	bl	8000918 <__cmpdf2>
 80009aa:	2800      	cmp	r0, #0
 80009ac:	bf48      	it	mi
 80009ae:	f110 0f00 	cmnmi.w	r0, #0
 80009b2:	bd01      	pop	{r0, pc}

080009b4 <__aeabi_dcmpeq>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff fff4 	bl	80009a4 <__aeabi_cdcmpeq>
 80009bc:	bf0c      	ite	eq
 80009be:	2001      	moveq	r0, #1
 80009c0:	2000      	movne	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmplt>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffea 	bl	80009a4 <__aeabi_cdcmpeq>
 80009d0:	bf34      	ite	cc
 80009d2:	2001      	movcc	r0, #1
 80009d4:	2000      	movcs	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmple>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffe0 	bl	80009a4 <__aeabi_cdcmpeq>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpge>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffce 	bl	8000994 <__aeabi_cdrcmple>
 80009f8:	bf94      	ite	ls
 80009fa:	2001      	movls	r0, #1
 80009fc:	2000      	movhi	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpgt>:
 8000a04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a08:	f7ff ffc4 	bl	8000994 <__aeabi_cdrcmple>
 8000a0c:	bf34      	ite	cc
 8000a0e:	2001      	movcc	r0, #1
 8000a10:	2000      	movcs	r0, #0
 8000a12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a16:	bf00      	nop

08000a18 <__aeabi_d2iz>:
 8000a18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a20:	d215      	bcs.n	8000a4e <__aeabi_d2iz+0x36>
 8000a22:	d511      	bpl.n	8000a48 <__aeabi_d2iz+0x30>
 8000a24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a2c:	d912      	bls.n	8000a54 <__aeabi_d2iz+0x3c>
 8000a2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	bf18      	it	ne
 8000a44:	4240      	negne	r0, r0
 8000a46:	4770      	bx	lr
 8000a48:	f04f 0000 	mov.w	r0, #0
 8000a4c:	4770      	bx	lr
 8000a4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a52:	d105      	bne.n	8000a60 <__aeabi_d2iz+0x48>
 8000a54:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a58:	bf08      	it	eq
 8000a5a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop

08000a68 <__aeabi_d2uiz>:
 8000a68:	004a      	lsls	r2, r1, #1
 8000a6a:	d211      	bcs.n	8000a90 <__aeabi_d2uiz+0x28>
 8000a6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a70:	d211      	bcs.n	8000a96 <__aeabi_d2uiz+0x2e>
 8000a72:	d50d      	bpl.n	8000a90 <__aeabi_d2uiz+0x28>
 8000a74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a7c:	d40e      	bmi.n	8000a9c <__aeabi_d2uiz+0x34>
 8000a7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a8e:	4770      	bx	lr
 8000a90:	f04f 0000 	mov.w	r0, #0
 8000a94:	4770      	bx	lr
 8000a96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a9a:	d102      	bne.n	8000aa2 <__aeabi_d2uiz+0x3a>
 8000a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000aa0:	4770      	bx	lr
 8000aa2:	f04f 0000 	mov.w	r0, #0
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_frsub>:
 8000aa8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000aac:	e002      	b.n	8000ab4 <__addsf3>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_fsub>:
 8000ab0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ab4 <__addsf3>:
 8000ab4:	0042      	lsls	r2, r0, #1
 8000ab6:	bf1f      	itttt	ne
 8000ab8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000abc:	ea92 0f03 	teqne	r2, r3
 8000ac0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ac4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ac8:	d06a      	beq.n	8000ba0 <__addsf3+0xec>
 8000aca:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ace:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ad2:	bfc1      	itttt	gt
 8000ad4:	18d2      	addgt	r2, r2, r3
 8000ad6:	4041      	eorgt	r1, r0
 8000ad8:	4048      	eorgt	r0, r1
 8000ada:	4041      	eorgt	r1, r0
 8000adc:	bfb8      	it	lt
 8000ade:	425b      	neglt	r3, r3
 8000ae0:	2b19      	cmp	r3, #25
 8000ae2:	bf88      	it	hi
 8000ae4:	4770      	bxhi	lr
 8000ae6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aee:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000af2:	bf18      	it	ne
 8000af4:	4240      	negne	r0, r0
 8000af6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000afa:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000afe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b02:	bf18      	it	ne
 8000b04:	4249      	negne	r1, r1
 8000b06:	ea92 0f03 	teq	r2, r3
 8000b0a:	d03f      	beq.n	8000b8c <__addsf3+0xd8>
 8000b0c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b10:	fa41 fc03 	asr.w	ip, r1, r3
 8000b14:	eb10 000c 	adds.w	r0, r0, ip
 8000b18:	f1c3 0320 	rsb	r3, r3, #32
 8000b1c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b20:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b24:	d502      	bpl.n	8000b2c <__addsf3+0x78>
 8000b26:	4249      	negs	r1, r1
 8000b28:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b2c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b30:	d313      	bcc.n	8000b5a <__addsf3+0xa6>
 8000b32:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b36:	d306      	bcc.n	8000b46 <__addsf3+0x92>
 8000b38:	0840      	lsrs	r0, r0, #1
 8000b3a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b3e:	f102 0201 	add.w	r2, r2, #1
 8000b42:	2afe      	cmp	r2, #254	; 0xfe
 8000b44:	d251      	bcs.n	8000bea <__addsf3+0x136>
 8000b46:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b4a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b4e:	bf08      	it	eq
 8000b50:	f020 0001 	biceq.w	r0, r0, #1
 8000b54:	ea40 0003 	orr.w	r0, r0, r3
 8000b58:	4770      	bx	lr
 8000b5a:	0049      	lsls	r1, r1, #1
 8000b5c:	eb40 0000 	adc.w	r0, r0, r0
 8000b60:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b64:	f1a2 0201 	sub.w	r2, r2, #1
 8000b68:	d1ed      	bne.n	8000b46 <__addsf3+0x92>
 8000b6a:	fab0 fc80 	clz	ip, r0
 8000b6e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b72:	ebb2 020c 	subs.w	r2, r2, ip
 8000b76:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b7a:	bfaa      	itet	ge
 8000b7c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b80:	4252      	neglt	r2, r2
 8000b82:	4318      	orrge	r0, r3
 8000b84:	bfbc      	itt	lt
 8000b86:	40d0      	lsrlt	r0, r2
 8000b88:	4318      	orrlt	r0, r3
 8000b8a:	4770      	bx	lr
 8000b8c:	f092 0f00 	teq	r2, #0
 8000b90:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b94:	bf06      	itte	eq
 8000b96:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b9a:	3201      	addeq	r2, #1
 8000b9c:	3b01      	subne	r3, #1
 8000b9e:	e7b5      	b.n	8000b0c <__addsf3+0x58>
 8000ba0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ba4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ba8:	bf18      	it	ne
 8000baa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bae:	d021      	beq.n	8000bf4 <__addsf3+0x140>
 8000bb0:	ea92 0f03 	teq	r2, r3
 8000bb4:	d004      	beq.n	8000bc0 <__addsf3+0x10c>
 8000bb6:	f092 0f00 	teq	r2, #0
 8000bba:	bf08      	it	eq
 8000bbc:	4608      	moveq	r0, r1
 8000bbe:	4770      	bx	lr
 8000bc0:	ea90 0f01 	teq	r0, r1
 8000bc4:	bf1c      	itt	ne
 8000bc6:	2000      	movne	r0, #0
 8000bc8:	4770      	bxne	lr
 8000bca:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bce:	d104      	bne.n	8000bda <__addsf3+0x126>
 8000bd0:	0040      	lsls	r0, r0, #1
 8000bd2:	bf28      	it	cs
 8000bd4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bd8:	4770      	bx	lr
 8000bda:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bde:	bf3c      	itt	cc
 8000be0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000be4:	4770      	bxcc	lr
 8000be6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bea:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf2:	4770      	bx	lr
 8000bf4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bf8:	bf16      	itet	ne
 8000bfa:	4608      	movne	r0, r1
 8000bfc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c00:	4601      	movne	r1, r0
 8000c02:	0242      	lsls	r2, r0, #9
 8000c04:	bf06      	itte	eq
 8000c06:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c0a:	ea90 0f01 	teqeq	r0, r1
 8000c0e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c12:	4770      	bx	lr

08000c14 <__aeabi_ui2f>:
 8000c14:	f04f 0300 	mov.w	r3, #0
 8000c18:	e004      	b.n	8000c24 <__aeabi_i2f+0x8>
 8000c1a:	bf00      	nop

08000c1c <__aeabi_i2f>:
 8000c1c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c20:	bf48      	it	mi
 8000c22:	4240      	negmi	r0, r0
 8000c24:	ea5f 0c00 	movs.w	ip, r0
 8000c28:	bf08      	it	eq
 8000c2a:	4770      	bxeq	lr
 8000c2c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c30:	4601      	mov	r1, r0
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	e01c      	b.n	8000c72 <__aeabi_l2f+0x2a>

08000c38 <__aeabi_ul2f>:
 8000c38:	ea50 0201 	orrs.w	r2, r0, r1
 8000c3c:	bf08      	it	eq
 8000c3e:	4770      	bxeq	lr
 8000c40:	f04f 0300 	mov.w	r3, #0
 8000c44:	e00a      	b.n	8000c5c <__aeabi_l2f+0x14>
 8000c46:	bf00      	nop

08000c48 <__aeabi_l2f>:
 8000c48:	ea50 0201 	orrs.w	r2, r0, r1
 8000c4c:	bf08      	it	eq
 8000c4e:	4770      	bxeq	lr
 8000c50:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c54:	d502      	bpl.n	8000c5c <__aeabi_l2f+0x14>
 8000c56:	4240      	negs	r0, r0
 8000c58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c5c:	ea5f 0c01 	movs.w	ip, r1
 8000c60:	bf02      	ittt	eq
 8000c62:	4684      	moveq	ip, r0
 8000c64:	4601      	moveq	r1, r0
 8000c66:	2000      	moveq	r0, #0
 8000c68:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c6c:	bf08      	it	eq
 8000c6e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c72:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c76:	fabc f28c 	clz	r2, ip
 8000c7a:	3a08      	subs	r2, #8
 8000c7c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c80:	db10      	blt.n	8000ca4 <__aeabi_l2f+0x5c>
 8000c82:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c86:	4463      	add	r3, ip
 8000c88:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c94:	fa20 f202 	lsr.w	r2, r0, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ca2:	4770      	bx	lr
 8000ca4:	f102 0220 	add.w	r2, r2, #32
 8000ca8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cb4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cc2:	4770      	bx	lr

08000cc4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cca:	4a18      	ldr	r2, [pc, #96]	; (8000d2c <MX_DMA_Init+0x68>)
 8000ccc:	4b17      	ldr	r3, [pc, #92]	; (8000d2c <MX_DMA_Init+0x68>)
 8000cce:	695b      	ldr	r3, [r3, #20]
 8000cd0:	f043 0301 	orr.w	r3, r3, #1
 8000cd4:	6153      	str	r3, [r2, #20]
 8000cd6:	4b15      	ldr	r3, [pc, #84]	; (8000d2c <MX_DMA_Init+0x68>)
 8000cd8:	695b      	ldr	r3, [r3, #20]
 8000cda:	f003 0301 	and.w	r3, r3, #1
 8000cde:	607b      	str	r3, [r7, #4]
 8000ce0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2105      	movs	r1, #5
 8000ce6:	200e      	movs	r0, #14
 8000ce8:	f000 fe3e 	bl	8001968 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000cec:	200e      	movs	r0, #14
 8000cee:	f000 fe67 	bl	80019c0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	2105      	movs	r1, #5
 8000cf6:	200f      	movs	r0, #15
 8000cf8:	f000 fe36 	bl	8001968 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000cfc:	200f      	movs	r0, #15
 8000cfe:	f000 fe5f 	bl	80019c0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8000d02:	2200      	movs	r2, #0
 8000d04:	2105      	movs	r1, #5
 8000d06:	2010      	movs	r0, #16
 8000d08:	f000 fe2e 	bl	8001968 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000d0c:	2010      	movs	r0, #16
 8000d0e:	f000 fe57 	bl	80019c0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8000d12:	2200      	movs	r2, #0
 8000d14:	2105      	movs	r1, #5
 8000d16:	2011      	movs	r0, #17
 8000d18:	f000 fe26 	bl	8001968 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000d1c:	2011      	movs	r0, #17
 8000d1e:	f000 fe4f 	bl	80019c0 <HAL_NVIC_EnableIRQ>

}
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	40021000 	.word	0x40021000

08000d30 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000d30:	b480      	push	{r7}
 8000d32:	b085      	sub	sp, #20
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	60f8      	str	r0, [r7, #12]
 8000d38:	60b9      	str	r1, [r7, #8]
 8000d3a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	4a06      	ldr	r2, [pc, #24]	; (8000d58 <vApplicationGetIdleTaskMemory+0x28>)
 8000d40:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000d42:	68bb      	ldr	r3, [r7, #8]
 8000d44:	4a05      	ldr	r2, [pc, #20]	; (8000d5c <vApplicationGetIdleTaskMemory+0x2c>)
 8000d46:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	2280      	movs	r2, #128	; 0x80
 8000d4c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000d4e:	bf00      	nop
 8000d50:	3714      	adds	r7, #20
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bc80      	pop	{r7}
 8000d56:	4770      	bx	lr
 8000d58:	2000036c 	.word	0x2000036c
 8000d5c:	200003c0 	.word	0x200003c0

08000d60 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000d60:	b5b0      	push	{r4, r5, r7, lr}
 8000d62:	b09c      	sub	sp, #112	; 0x70
 8000d64:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of GPS */
  osThreadDef(GPS, StartGPS, osPriorityNormal, 0, 128);
 8000d66:	4b27      	ldr	r3, [pc, #156]	; (8000e04 <MX_FREERTOS_Init+0xa4>)
 8000d68:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000d6c:	461d      	mov	r5, r3
 8000d6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d72:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d76:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  GPSHandle = osThreadCreate(osThread(GPS), NULL);
 8000d7a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000d7e:	2100      	movs	r1, #0
 8000d80:	4618      	mov	r0, r3
 8000d82:	f008 ff7f 	bl	8009c84 <osThreadCreate>
 8000d86:	4602      	mov	r2, r0
 8000d88:	4b1f      	ldr	r3, [pc, #124]	; (8000e08 <MX_FREERTOS_Init+0xa8>)
 8000d8a:	601a      	str	r2, [r3, #0]

  /* definition and creation of GSM */
  osThreadDef(GSM, StartGSM, osPriorityIdle, 0, 128);
 8000d8c:	4b1f      	ldr	r3, [pc, #124]	; (8000e0c <MX_FREERTOS_Init+0xac>)
 8000d8e:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000d92:	461d      	mov	r5, r3
 8000d94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d98:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d9c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  GSMHandle = osThreadCreate(osThread(GSM), NULL);
 8000da0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000da4:	2100      	movs	r1, #0
 8000da6:	4618      	mov	r0, r3
 8000da8:	f008 ff6c 	bl	8009c84 <osThreadCreate>
 8000dac:	4602      	mov	r2, r0
 8000dae:	4b18      	ldr	r3, [pc, #96]	; (8000e10 <MX_FREERTOS_Init+0xb0>)
 8000db0:	601a      	str	r2, [r3, #0]

  /* definition and creation of Masage */
  osThreadDef(Masage, StartMasage, osPriorityIdle, 0, 128);
 8000db2:	4b18      	ldr	r3, [pc, #96]	; (8000e14 <MX_FREERTOS_Init+0xb4>)
 8000db4:	f107 041c 	add.w	r4, r7, #28
 8000db8:	461d      	mov	r5, r3
 8000dba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dbc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dbe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dc2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MasageHandle = osThreadCreate(osThread(Masage), NULL);
 8000dc6:	f107 031c 	add.w	r3, r7, #28
 8000dca:	2100      	movs	r1, #0
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f008 ff59 	bl	8009c84 <osThreadCreate>
 8000dd2:	4602      	mov	r2, r0
 8000dd4:	4b10      	ldr	r3, [pc, #64]	; (8000e18 <MX_FREERTOS_Init+0xb8>)
 8000dd6:	601a      	str	r2, [r3, #0]

  /* definition and creation of mySTATUS */
  osThreadDef(mySTATUS, StartSTATUS, osPriorityIdle, 0, 128);
 8000dd8:	4b10      	ldr	r3, [pc, #64]	; (8000e1c <MX_FREERTOS_Init+0xbc>)
 8000dda:	463c      	mov	r4, r7
 8000ddc:	461d      	mov	r5, r3
 8000dde:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000de0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000de2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000de6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  mySTATUSHandle = osThreadCreate(osThread(mySTATUS), NULL);
 8000dea:	463b      	mov	r3, r7
 8000dec:	2100      	movs	r1, #0
 8000dee:	4618      	mov	r0, r3
 8000df0:	f008 ff48 	bl	8009c84 <osThreadCreate>
 8000df4:	4602      	mov	r2, r0
 8000df6:	4b0a      	ldr	r3, [pc, #40]	; (8000e20 <MX_FREERTOS_Init+0xc0>)
 8000df8:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000dfa:	bf00      	nop
 8000dfc:	3770      	adds	r7, #112	; 0x70
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bdb0      	pop	{r4, r5, r7, pc}
 8000e02:	bf00      	nop
 8000e04:	0800eee4 	.word	0x0800eee4
 8000e08:	20001710 	.word	0x20001710
 8000e0c:	0800ef04 	.word	0x0800ef04
 8000e10:	2000171c 	.word	0x2000171c
 8000e14:	0800ef28 	.word	0x0800ef28
 8000e18:	20001718 	.word	0x20001718
 8000e1c:	0800ef50 	.word	0x0800ef50
 8000e20:	20001714 	.word	0x20001714

08000e24 <StartGPS>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartGPS */
void StartGPS(void const * argument)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000e2c:	f00a f8c6 	bl	800afbc <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartGPS */
  /* Infinite loop */
  for(;;)
  {
    osDelay(500);
 8000e30:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e34:	f008 ff72 	bl	8009d1c <osDelay>
    HAL_GPIO_WritePin(GPIOC, LED_WORK_Pin, GPIO_PIN_RESET);
 8000e38:	2200      	movs	r2, #0
 8000e3a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e3e:	4807      	ldr	r0, [pc, #28]	; (8000e5c <StartGPS+0x38>)
 8000e40:	f001 fb74 	bl	800252c <HAL_GPIO_WritePin>
    osDelay(500);
 8000e44:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e48:	f008 ff68 	bl	8009d1c <osDelay>
    HAL_GPIO_WritePin(GPIOC, LED_WORK_Pin, GPIO_PIN_SET);
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e52:	4802      	ldr	r0, [pc, #8]	; (8000e5c <StartGPS+0x38>)
 8000e54:	f001 fb6a 	bl	800252c <HAL_GPIO_WritePin>
    osDelay(500);
 8000e58:	e7ea      	b.n	8000e30 <StartGPS+0xc>
 8000e5a:	bf00      	nop
 8000e5c:	40011000 	.word	0x40011000

08000e60 <StartGSM>:
*/
/* USER CODE END Header_StartGSM */

    void ATcomand(char Comand);
void StartGSM(void const * argument)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
   // HAL_GPIO_WritePin(GNSS_EN_GPIO_Port, GNSS_EN_Pin, GPIO_PIN_RESET);
    //osDelay(5000);


  // ATcomand(AT);
   osDelay(2000);
 8000e68:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000e6c:	f008 ff56 	bl	8009d1c <osDelay>
   char get_coordinates( char* data1, struct Coordinates* coords);

    get_coordinates( "test",0);
 8000e70:	2100      	movs	r1, #0
 8000e72:	4802      	ldr	r0, [pc, #8]	; (8000e7c <StartGSM+0x1c>)
 8000e74:	f00a ff28 	bl	800bcc8 <get_coordinates>
  for(;;){
 8000e78:	e7f6      	b.n	8000e68 <StartGSM+0x8>
 8000e7a:	bf00      	nop
 8000e7c:	0800ef6c 	.word	0x0800ef6c

08000e80 <StartMasage>:
*/
/* USER CODE END Header_StartMasage */
void SendToUSB(void);

void StartMasage(void const * argument)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMasage */
  /* Infinite loop */
  for(;;)
  {

    osDelay(1000);
 8000e88:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e8c:	f008 ff46 	bl	8009d1c <osDelay>

    SendToUSB();
 8000e90:	f00a fd6c 	bl	800b96c <SendToUSB>
    osDelay(1000);
 8000e94:	e7f8      	b.n	8000e88 <StartMasage+0x8>
	...

08000e98 <StartSTATUS>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSTATUS */
void StartSTATUS(void const * argument)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSTATUS */
  /* Infinite loop */
  for(;;)
  {

      osDelay(500);
 8000ea0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ea4:	f008 ff3a 	bl	8009d1c <osDelay>
      HAL_GPIO_WritePin(GPIOC, LED_WORK_Pin, GPIO_PIN_RESET);
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000eae:	4807      	ldr	r0, [pc, #28]	; (8000ecc <StartSTATUS+0x34>)
 8000eb0:	f001 fb3c 	bl	800252c <HAL_GPIO_WritePin>
      osDelay(500);
 8000eb4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000eb8:	f008 ff30 	bl	8009d1c <osDelay>
      HAL_GPIO_WritePin(GPIOC, LED_WORK_Pin, GPIO_PIN_SET);
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ec2:	4802      	ldr	r0, [pc, #8]	; (8000ecc <StartSTATUS+0x34>)
 8000ec4:	f001 fb32 	bl	800252c <HAL_GPIO_WritePin>
      osDelay(500);
 8000ec8:	e7ea      	b.n	8000ea0 <StartSTATUS+0x8>
 8000eca:	bf00      	nop
 8000ecc:	40011000 	.word	0x40011000

08000ed0 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b088      	sub	sp, #32
 8000ed4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed6:	f107 0310 	add.w	r3, r7, #16
 8000eda:	2200      	movs	r2, #0
 8000edc:	601a      	str	r2, [r3, #0]
 8000ede:	605a      	str	r2, [r3, #4]
 8000ee0:	609a      	str	r2, [r3, #8]
 8000ee2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ee4:	4a3e      	ldr	r2, [pc, #248]	; (8000fe0 <MX_GPIO_Init+0x110>)
 8000ee6:	4b3e      	ldr	r3, [pc, #248]	; (8000fe0 <MX_GPIO_Init+0x110>)
 8000ee8:	699b      	ldr	r3, [r3, #24]
 8000eea:	f043 0310 	orr.w	r3, r3, #16
 8000eee:	6193      	str	r3, [r2, #24]
 8000ef0:	4b3b      	ldr	r3, [pc, #236]	; (8000fe0 <MX_GPIO_Init+0x110>)
 8000ef2:	699b      	ldr	r3, [r3, #24]
 8000ef4:	f003 0310 	and.w	r3, r3, #16
 8000ef8:	60fb      	str	r3, [r7, #12]
 8000efa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000efc:	4a38      	ldr	r2, [pc, #224]	; (8000fe0 <MX_GPIO_Init+0x110>)
 8000efe:	4b38      	ldr	r3, [pc, #224]	; (8000fe0 <MX_GPIO_Init+0x110>)
 8000f00:	699b      	ldr	r3, [r3, #24]
 8000f02:	f043 0320 	orr.w	r3, r3, #32
 8000f06:	6193      	str	r3, [r2, #24]
 8000f08:	4b35      	ldr	r3, [pc, #212]	; (8000fe0 <MX_GPIO_Init+0x110>)
 8000f0a:	699b      	ldr	r3, [r3, #24]
 8000f0c:	f003 0320 	and.w	r3, r3, #32
 8000f10:	60bb      	str	r3, [r7, #8]
 8000f12:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f14:	4a32      	ldr	r2, [pc, #200]	; (8000fe0 <MX_GPIO_Init+0x110>)
 8000f16:	4b32      	ldr	r3, [pc, #200]	; (8000fe0 <MX_GPIO_Init+0x110>)
 8000f18:	699b      	ldr	r3, [r3, #24]
 8000f1a:	f043 0304 	orr.w	r3, r3, #4
 8000f1e:	6193      	str	r3, [r2, #24]
 8000f20:	4b2f      	ldr	r3, [pc, #188]	; (8000fe0 <MX_GPIO_Init+0x110>)
 8000f22:	699b      	ldr	r3, [r3, #24]
 8000f24:	f003 0304 	and.w	r3, r3, #4
 8000f28:	607b      	str	r3, [r7, #4]
 8000f2a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f2c:	4a2c      	ldr	r2, [pc, #176]	; (8000fe0 <MX_GPIO_Init+0x110>)
 8000f2e:	4b2c      	ldr	r3, [pc, #176]	; (8000fe0 <MX_GPIO_Init+0x110>)
 8000f30:	699b      	ldr	r3, [r3, #24]
 8000f32:	f043 0308 	orr.w	r3, r3, #8
 8000f36:	6193      	str	r3, [r2, #24]
 8000f38:	4b29      	ldr	r3, [pc, #164]	; (8000fe0 <MX_GPIO_Init+0x110>)
 8000f3a:	699b      	ldr	r3, [r3, #24]
 8000f3c:	f003 0308 	and.w	r3, r3, #8
 8000f40:	603b      	str	r3, [r7, #0]
 8000f42:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_WORK_GPIO_Port, LED_WORK_Pin, GPIO_PIN_SET);
 8000f44:	2201      	movs	r2, #1
 8000f46:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f4a:	4826      	ldr	r0, [pc, #152]	; (8000fe4 <MX_GPIO_Init+0x114>)
 8000f4c:	f001 faee 	bl	800252c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DTR_SlEEP_Pin|SIM_PWR_KEY_Pin|GNSS_EN_Pin|PWR_Sensor_Pin, GPIO_PIN_RESET);
 8000f50:	2200      	movs	r2, #0
 8000f52:	2172      	movs	r1, #114	; 0x72
 8000f54:	4824      	ldr	r0, [pc, #144]	; (8000fe8 <MX_GPIO_Init+0x118>)
 8000f56:	f001 fae9 	bl	800252c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_WORK_Pin;
 8000f5a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f60:	2301      	movs	r3, #1
 8000f62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f68:	2302      	movs	r3, #2
 8000f6a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_WORK_GPIO_Port, &GPIO_InitStruct);
 8000f6c:	f107 0310 	add.w	r3, r7, #16
 8000f70:	4619      	mov	r1, r3
 8000f72:	481c      	ldr	r0, [pc, #112]	; (8000fe4 <MX_GPIO_Init+0x114>)
 8000f74:	f001 f8a0 	bl	80020b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000f78:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000f7c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f82:	f107 0310 	add.w	r3, r7, #16
 8000f86:	4619      	mov	r1, r3
 8000f88:	4816      	ldr	r0, [pc, #88]	; (8000fe4 <MX_GPIO_Init+0x114>)
 8000f8a:	f001 f895 	bl	80020b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = DTR_SlEEP_Pin|SIM_PWR_KEY_Pin|GNSS_EN_Pin|PWR_Sensor_Pin;
 8000f8e:	2372      	movs	r3, #114	; 0x72
 8000f90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f92:	2301      	movs	r3, #1
 8000f94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f96:	2300      	movs	r3, #0
 8000f98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9a:	2302      	movs	r3, #2
 8000f9c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f9e:	f107 0310 	add.w	r3, r7, #16
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	4810      	ldr	r0, [pc, #64]	; (8000fe8 <MX_GPIO_Init+0x118>)
 8000fa6:	f001 f887 	bl	80020b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA7 PA8 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_15;
 8000faa:	f248 1380 	movw	r3, #33152	; 0x8180
 8000fae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb4:	f107 0310 	add.w	r3, r7, #16
 8000fb8:	4619      	mov	r1, r3
 8000fba:	480b      	ldr	r0, [pc, #44]	; (8000fe8 <MX_GPIO_Init+0x118>)
 8000fbc:	f001 f87c 	bl	80020b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB14
                           PB15 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8000fc0:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 8000fc4:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fc6:	2303      	movs	r3, #3
 8000fc8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fca:	f107 0310 	add.w	r3, r7, #16
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4806      	ldr	r0, [pc, #24]	; (8000fec <MX_GPIO_Init+0x11c>)
 8000fd2:	f001 f871 	bl	80020b8 <HAL_GPIO_Init>

}
 8000fd6:	bf00      	nop
 8000fd8:	3720      	adds	r7, #32
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	40021000 	.word	0x40021000
 8000fe4:	40011000 	.word	0x40011000
 8000fe8:	40010800 	.word	0x40010800
 8000fec:	40010c00 	.word	0x40010c00

08000ff0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ff4:	f000 fbbe 	bl	8001774 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ff8:	f000 f818 	bl	800102c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ffc:	f7ff ff68 	bl	8000ed0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001000:	f7ff fe60 	bl	8000cc4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001004:	f000 fa24 	bl	8001450 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001008:	f000 fa4c 	bl	80014a4 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800100c:	f000 fa1a 	bl	8001444 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GNSS_EN_GPIO_Port, GNSS_EN_Pin, GPIO_PIN_SET);
 8001010:	2201      	movs	r2, #1
 8001012:	2120      	movs	r1, #32
 8001014:	4804      	ldr	r0, [pc, #16]	; (8001028 <main+0x38>)
 8001016:	f001 fa89 	bl	800252c <HAL_GPIO_WritePin>

  void ReadUart(void);
       ReadUart();
 800101a:	f00a fdeb 	bl	800bbf4 <ReadUart>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 800101e:	f7ff fe9f 	bl	8000d60 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001022:	f008 fe28 	bl	8009c76 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001026:	e7fe      	b.n	8001026 <main+0x36>
 8001028:	40010800 	.word	0x40010800

0800102c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b094      	sub	sp, #80	; 0x50
 8001030:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001032:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001036:	2228      	movs	r2, #40	; 0x28
 8001038:	2100      	movs	r1, #0
 800103a:	4618      	mov	r0, r3
 800103c:	f00b f84d 	bl	800c0da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001040:	f107 0314 	add.w	r3, r7, #20
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]
 8001048:	605a      	str	r2, [r3, #4]
 800104a:	609a      	str	r2, [r3, #8]
 800104c:	60da      	str	r2, [r3, #12]
 800104e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001050:	1d3b      	adds	r3, r7, #4
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	605a      	str	r2, [r3, #4]
 8001058:	609a      	str	r2, [r3, #8]
 800105a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800105c:	2301      	movs	r3, #1
 800105e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001060:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001064:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001066:	2300      	movs	r3, #0
 8001068:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800106a:	2301      	movs	r3, #1
 800106c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800106e:	2302      	movs	r3, #2
 8001070:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001072:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001076:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001078:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800107c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800107e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001082:	4618      	mov	r0, r3
 8001084:	f002 ff74 	bl	8003f70 <HAL_RCC_OscConfig>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800108e:	f000 f83b 	bl	8001108 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001092:	230f      	movs	r3, #15
 8001094:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001096:	2302      	movs	r3, #2
 8001098:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800109a:	2300      	movs	r3, #0
 800109c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800109e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010a2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010a4:	2300      	movs	r3, #0
 80010a6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80010a8:	f107 0314 	add.w	r3, r7, #20
 80010ac:	2101      	movs	r1, #1
 80010ae:	4618      	mov	r0, r3
 80010b0:	f003 face 	bl	8004650 <HAL_RCC_ClockConfig>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <SystemClock_Config+0x92>
  {
    Error_Handler();
 80010ba:	f000 f825 	bl	8001108 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80010be:	2310      	movs	r3, #16
 80010c0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80010c2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80010c6:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010c8:	1d3b      	adds	r3, r7, #4
 80010ca:	4618      	mov	r0, r3
 80010cc:	f003 fd44 	bl	8004b58 <HAL_RCCEx_PeriphCLKConfig>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <SystemClock_Config+0xae>
  {
    Error_Handler();
 80010d6:	f000 f817 	bl	8001108 <Error_Handler>
  }
}
 80010da:	bf00      	nop
 80010dc:	3750      	adds	r7, #80	; 0x50
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
	...

080010e4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a04      	ldr	r2, [pc, #16]	; (8001104 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d101      	bne.n	80010fa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80010f6:	f000 fb53 	bl	80017a0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80010fa:	bf00      	nop
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	40012c00 	.word	0x40012c00

08001108 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800110c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800110e:	e7fe      	b.n	800110e <Error_Handler+0x6>

08001110 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 800111a:	bf00      	nop
 800111c:	370c      	adds	r7, #12
 800111e:	46bd      	mov	sp, r7
 8001120:	bc80      	pop	{r7}
 8001122:	4770      	bx	lr

08001124 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800112a:	4a18      	ldr	r2, [pc, #96]	; (800118c <HAL_MspInit+0x68>)
 800112c:	4b17      	ldr	r3, [pc, #92]	; (800118c <HAL_MspInit+0x68>)
 800112e:	699b      	ldr	r3, [r3, #24]
 8001130:	f043 0301 	orr.w	r3, r3, #1
 8001134:	6193      	str	r3, [r2, #24]
 8001136:	4b15      	ldr	r3, [pc, #84]	; (800118c <HAL_MspInit+0x68>)
 8001138:	699b      	ldr	r3, [r3, #24]
 800113a:	f003 0301 	and.w	r3, r3, #1
 800113e:	60bb      	str	r3, [r7, #8]
 8001140:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001142:	4a12      	ldr	r2, [pc, #72]	; (800118c <HAL_MspInit+0x68>)
 8001144:	4b11      	ldr	r3, [pc, #68]	; (800118c <HAL_MspInit+0x68>)
 8001146:	69db      	ldr	r3, [r3, #28]
 8001148:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800114c:	61d3      	str	r3, [r2, #28]
 800114e:	4b0f      	ldr	r3, [pc, #60]	; (800118c <HAL_MspInit+0x68>)
 8001150:	69db      	ldr	r3, [r3, #28]
 8001152:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001156:	607b      	str	r3, [r7, #4]
 8001158:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800115a:	2200      	movs	r2, #0
 800115c:	210f      	movs	r1, #15
 800115e:	f06f 0001 	mvn.w	r0, #1
 8001162:	f000 fc01 	bl	8001968 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001166:	4b0a      	ldr	r3, [pc, #40]	; (8001190 <HAL_MspInit+0x6c>)
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	60fb      	str	r3, [r7, #12]
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001172:	60fb      	str	r3, [r7, #12]
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800117a:	60fb      	str	r3, [r7, #12]
 800117c:	4a04      	ldr	r2, [pc, #16]	; (8001190 <HAL_MspInit+0x6c>)
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001182:	bf00      	nop
 8001184:	3710      	adds	r7, #16
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40021000 	.word	0x40021000
 8001190:	40010000 	.word	0x40010000

08001194 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b08c      	sub	sp, #48	; 0x30
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800119c:	2300      	movs	r3, #0
 800119e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80011a0:	2300      	movs	r3, #0
 80011a2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 80011a4:	2200      	movs	r2, #0
 80011a6:	6879      	ldr	r1, [r7, #4]
 80011a8:	2019      	movs	r0, #25
 80011aa:	f000 fbdd 	bl	8001968 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80011ae:	2019      	movs	r0, #25
 80011b0:	f000 fc06 	bl	80019c0 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80011b4:	4a1e      	ldr	r2, [pc, #120]	; (8001230 <HAL_InitTick+0x9c>)
 80011b6:	4b1e      	ldr	r3, [pc, #120]	; (8001230 <HAL_InitTick+0x9c>)
 80011b8:	699b      	ldr	r3, [r3, #24]
 80011ba:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80011be:	6193      	str	r3, [r2, #24]
 80011c0:	4b1b      	ldr	r3, [pc, #108]	; (8001230 <HAL_InitTick+0x9c>)
 80011c2:	699b      	ldr	r3, [r3, #24]
 80011c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80011c8:	60fb      	str	r3, [r7, #12]
 80011ca:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80011cc:	f107 0210 	add.w	r2, r7, #16
 80011d0:	f107 0314 	add.w	r3, r7, #20
 80011d4:	4611      	mov	r1, r2
 80011d6:	4618      	mov	r0, r3
 80011d8:	f003 fc5e 	bl	8004a98 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80011dc:	f003 fc48 	bl	8004a70 <HAL_RCC_GetPCLK2Freq>
 80011e0:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80011e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011e4:	4a13      	ldr	r2, [pc, #76]	; (8001234 <HAL_InitTick+0xa0>)
 80011e6:	fba2 2303 	umull	r2, r3, r2, r3
 80011ea:	0c9b      	lsrs	r3, r3, #18
 80011ec:	3b01      	subs	r3, #1
 80011ee:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80011f0:	4b11      	ldr	r3, [pc, #68]	; (8001238 <HAL_InitTick+0xa4>)
 80011f2:	4a12      	ldr	r2, [pc, #72]	; (800123c <HAL_InitTick+0xa8>)
 80011f4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80011f6:	4b10      	ldr	r3, [pc, #64]	; (8001238 <HAL_InitTick+0xa4>)
 80011f8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80011fc:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80011fe:	4a0e      	ldr	r2, [pc, #56]	; (8001238 <HAL_InitTick+0xa4>)
 8001200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001202:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001204:	4b0c      	ldr	r3, [pc, #48]	; (8001238 <HAL_InitTick+0xa4>)
 8001206:	2200      	movs	r2, #0
 8001208:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800120a:	4b0b      	ldr	r3, [pc, #44]	; (8001238 <HAL_InitTick+0xa4>)
 800120c:	2200      	movs	r2, #0
 800120e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001210:	4809      	ldr	r0, [pc, #36]	; (8001238 <HAL_InitTick+0xa4>)
 8001212:	f003 fdab 	bl	8004d6c <HAL_TIM_Base_Init>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d104      	bne.n	8001226 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800121c:	4806      	ldr	r0, [pc, #24]	; (8001238 <HAL_InitTick+0xa4>)
 800121e:	f003 fe59 	bl	8004ed4 <HAL_TIM_Base_Start_IT>
 8001222:	4603      	mov	r3, r0
 8001224:	e000      	b.n	8001228 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
}
 8001228:	4618      	mov	r0, r3
 800122a:	3730      	adds	r7, #48	; 0x30
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	40021000 	.word	0x40021000
 8001234:	431bde83 	.word	0x431bde83
 8001238:	20001720 	.word	0x20001720
 800123c:	40012c00 	.word	0x40012c00

08001240 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001244:	e7fe      	b.n	8001244 <NMI_Handler+0x4>

08001246 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001246:	b480      	push	{r7}
 8001248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800124a:	e7fe      	b.n	800124a <HardFault_Handler+0x4>

0800124c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001250:	e7fe      	b.n	8001250 <MemManage_Handler+0x4>

08001252 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001252:	b480      	push	{r7}
 8001254:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001256:	e7fe      	b.n	8001256 <BusFault_Handler+0x4>

08001258 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800125c:	e7fe      	b.n	800125c <UsageFault_Handler+0x4>

0800125e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800125e:	b480      	push	{r7}
 8001260:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001262:	bf00      	nop
 8001264:	46bd      	mov	sp, r7
 8001266:	bc80      	pop	{r7}
 8001268:	4770      	bx	lr
	...

0800126c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001270:	4802      	ldr	r0, [pc, #8]	; (800127c <DMA1_Channel4_IRQHandler+0x10>)
 8001272:	f000 fde1 	bl	8001e38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	200017ac 	.word	0x200017ac

08001280 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001284:	4802      	ldr	r0, [pc, #8]	; (8001290 <DMA1_Channel5_IRQHandler+0x10>)
 8001286:	f000 fdd7 	bl	8001e38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800128a:	bf00      	nop
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	200017f0 	.word	0x200017f0

08001294 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001298:	4802      	ldr	r0, [pc, #8]	; (80012a4 <DMA1_Channel6_IRQHandler+0x10>)
 800129a:	f000 fdcd 	bl	8001e38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800129e:	bf00      	nop
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20001768 	.word	0x20001768

080012a8 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80012ac:	4802      	ldr	r0, [pc, #8]	; (80012b8 <DMA1_Channel7_IRQHandler+0x10>)
 80012ae:	f000 fdc3 	bl	8001e38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80012b2:	bf00      	nop
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	20001834 	.word	0x20001834

080012bc <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80012c0:	4802      	ldr	r0, [pc, #8]	; (80012cc <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80012c2:	f001 faa3 	bl	800280c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80012c6:	bf00      	nop
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	20001e90 	.word	0x20001e90

080012d0 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80012d4:	4802      	ldr	r0, [pc, #8]	; (80012e0 <TIM1_UP_IRQHandler+0x10>)
 80012d6:	f003 fe69 	bl	8004fac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80012da:	bf00      	nop
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20001720 	.word	0x20001720

080012e4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80012e8:	4802      	ldr	r0, [pc, #8]	; (80012f4 <USART1_IRQHandler+0x10>)
 80012ea:	f004 f963 	bl	80055b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80012ee:	bf00      	nop
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	20001878 	.word	0x20001878

080012f8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80012fc:	4802      	ldr	r0, [pc, #8]	; (8001308 <USART2_IRQHandler+0x10>)
 80012fe:	f004 f959 	bl	80055b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001302:	bf00      	nop
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	200018bc 	.word	0x200018bc

0800130c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800130c:	b590      	push	{r4, r7, lr}
 800130e:	b087      	sub	sp, #28
 8001310:	af00      	add	r7, sp, #0
 8001312:	60f8      	str	r0, [r7, #12]
 8001314:	60b9      	str	r1, [r7, #8]
 8001316:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001318:	2300      	movs	r3, #0
 800131a:	617b      	str	r3, [r7, #20]
 800131c:	e00a      	b.n	8001334 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800131e:	68bc      	ldr	r4, [r7, #8]
 8001320:	1c63      	adds	r3, r4, #1
 8001322:	60bb      	str	r3, [r7, #8]
 8001324:	f3af 8000 	nop.w
 8001328:	4603      	mov	r3, r0
 800132a:	b2db      	uxtb	r3, r3
 800132c:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800132e:	697b      	ldr	r3, [r7, #20]
 8001330:	3301      	adds	r3, #1
 8001332:	617b      	str	r3, [r7, #20]
 8001334:	697a      	ldr	r2, [r7, #20]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	429a      	cmp	r2, r3
 800133a:	dbf0      	blt.n	800131e <_read+0x12>
	}

return len;
 800133c:	687b      	ldr	r3, [r7, #4]
}
 800133e:	4618      	mov	r0, r3
 8001340:	371c      	adds	r7, #28
 8001342:	46bd      	mov	sp, r7
 8001344:	bd90      	pop	{r4, r7, pc}

08001346 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001346:	b580      	push	{r7, lr}
 8001348:	b086      	sub	sp, #24
 800134a:	af00      	add	r7, sp, #0
 800134c:	60f8      	str	r0, [r7, #12]
 800134e:	60b9      	str	r1, [r7, #8]
 8001350:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001352:	2300      	movs	r3, #0
 8001354:	617b      	str	r3, [r7, #20]
 8001356:	e009      	b.n	800136c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	1c5a      	adds	r2, r3, #1
 800135c:	60ba      	str	r2, [r7, #8]
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	4618      	mov	r0, r3
 8001362:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	3301      	adds	r3, #1
 800136a:	617b      	str	r3, [r7, #20]
 800136c:	697a      	ldr	r2, [r7, #20]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	429a      	cmp	r2, r3
 8001372:	dbf1      	blt.n	8001358 <_write+0x12>
	}
	return len;
 8001374:	687b      	ldr	r3, [r7, #4]
}
 8001376:	4618      	mov	r0, r3
 8001378:	3718      	adds	r7, #24
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
	...

08001380 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001388:	4b11      	ldr	r3, [pc, #68]	; (80013d0 <_sbrk+0x50>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d102      	bne.n	8001396 <_sbrk+0x16>
		heap_end = &end;
 8001390:	4b0f      	ldr	r3, [pc, #60]	; (80013d0 <_sbrk+0x50>)
 8001392:	4a10      	ldr	r2, [pc, #64]	; (80013d4 <_sbrk+0x54>)
 8001394:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001396:	4b0e      	ldr	r3, [pc, #56]	; (80013d0 <_sbrk+0x50>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800139c:	4b0c      	ldr	r3, [pc, #48]	; (80013d0 <_sbrk+0x50>)
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	4413      	add	r3, r2
 80013a4:	466a      	mov	r2, sp
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d907      	bls.n	80013ba <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80013aa:	f00a fe61 	bl	800c070 <__errno>
 80013ae:	4602      	mov	r2, r0
 80013b0:	230c      	movs	r3, #12
 80013b2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80013b4:	f04f 33ff 	mov.w	r3, #4294967295
 80013b8:	e006      	b.n	80013c8 <_sbrk+0x48>
	}

	heap_end += incr;
 80013ba:	4b05      	ldr	r3, [pc, #20]	; (80013d0 <_sbrk+0x50>)
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4413      	add	r3, r2
 80013c2:	4a03      	ldr	r2, [pc, #12]	; (80013d0 <_sbrk+0x50>)
 80013c4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80013c6:	68fb      	ldr	r3, [r7, #12]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3710      	adds	r7, #16
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	200005c0 	.word	0x200005c0
 80013d4:	20002568 	.word	0x20002568

080013d8 <_close>:

int _close(int file)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
	return -1;
 80013e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	370c      	adds	r7, #12
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bc80      	pop	{r7}
 80013ec:	4770      	bx	lr

080013ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013ee:	b480      	push	{r7}
 80013f0:	b083      	sub	sp, #12
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
 80013f6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013fe:	605a      	str	r2, [r3, #4]
	return 0;
 8001400:	2300      	movs	r3, #0
}
 8001402:	4618      	mov	r0, r3
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	bc80      	pop	{r7}
 800140a:	4770      	bx	lr

0800140c <_isatty>:

int _isatty(int file)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
	return 1;
 8001414:	2301      	movs	r3, #1
}
 8001416:	4618      	mov	r0, r3
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	bc80      	pop	{r7}
 800141e:	4770      	bx	lr

08001420 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001420:	b480      	push	{r7}
 8001422:	b085      	sub	sp, #20
 8001424:	af00      	add	r7, sp, #0
 8001426:	60f8      	str	r0, [r7, #12]
 8001428:	60b9      	str	r1, [r7, #8]
 800142a:	607a      	str	r2, [r7, #4]
	return 0;
 800142c:	2300      	movs	r3, #0
}
 800142e:	4618      	mov	r0, r3
 8001430:	3714      	adds	r7, #20
 8001432:	46bd      	mov	sp, r7
 8001434:	bc80      	pop	{r7}
 8001436:	4770      	bx	lr

08001438 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800143c:	bf00      	nop
 800143e:	46bd      	mov	sp, r7
 8001440:	bc80      	pop	{r7}
 8001442:	4770      	bx	lr

08001444 <MX_TIM2_Init>:

/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE END TIM2_Init 1 */
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001448:	bf00      	nop
 800144a:	46bd      	mov	sp, r7
 800144c:	bc80      	pop	{r7}
 800144e:	4770      	bx	lr

08001450 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001454:	4b11      	ldr	r3, [pc, #68]	; (800149c <MX_USART1_UART_Init+0x4c>)
 8001456:	4a12      	ldr	r2, [pc, #72]	; (80014a0 <MX_USART1_UART_Init+0x50>)
 8001458:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800145a:	4b10      	ldr	r3, [pc, #64]	; (800149c <MX_USART1_UART_Init+0x4c>)
 800145c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001460:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001462:	4b0e      	ldr	r3, [pc, #56]	; (800149c <MX_USART1_UART_Init+0x4c>)
 8001464:	2200      	movs	r2, #0
 8001466:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001468:	4b0c      	ldr	r3, [pc, #48]	; (800149c <MX_USART1_UART_Init+0x4c>)
 800146a:	2200      	movs	r2, #0
 800146c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800146e:	4b0b      	ldr	r3, [pc, #44]	; (800149c <MX_USART1_UART_Init+0x4c>)
 8001470:	2200      	movs	r2, #0
 8001472:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001474:	4b09      	ldr	r3, [pc, #36]	; (800149c <MX_USART1_UART_Init+0x4c>)
 8001476:	220c      	movs	r2, #12
 8001478:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800147a:	4b08      	ldr	r3, [pc, #32]	; (800149c <MX_USART1_UART_Init+0x4c>)
 800147c:	2200      	movs	r2, #0
 800147e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001480:	4b06      	ldr	r3, [pc, #24]	; (800149c <MX_USART1_UART_Init+0x4c>)
 8001482:	2200      	movs	r2, #0
 8001484:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001486:	4805      	ldr	r0, [pc, #20]	; (800149c <MX_USART1_UART_Init+0x4c>)
 8001488:	f003 ff30 	bl	80052ec <HAL_UART_Init>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001492:	f7ff fe39 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001496:	bf00      	nop
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	20001878 	.word	0x20001878
 80014a0:	40013800 	.word	0x40013800

080014a4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014a8:	4b11      	ldr	r3, [pc, #68]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014aa:	4a12      	ldr	r2, [pc, #72]	; (80014f4 <MX_USART2_UART_Init+0x50>)
 80014ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014ae:	4b10      	ldr	r3, [pc, #64]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014b6:	4b0e      	ldr	r3, [pc, #56]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014bc:	4b0c      	ldr	r3, [pc, #48]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014be:	2200      	movs	r2, #0
 80014c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014c2:	4b0b      	ldr	r3, [pc, #44]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014c8:	4b09      	ldr	r3, [pc, #36]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014ca:	220c      	movs	r2, #12
 80014cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ce:	4b08      	ldr	r3, [pc, #32]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014d4:	4b06      	ldr	r3, [pc, #24]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014da:	4805      	ldr	r0, [pc, #20]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014dc:	f003 ff06 	bl	80052ec <HAL_UART_Init>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014e6:	f7ff fe0f 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	200018bc 	.word	0x200018bc
 80014f4:	40004400 	.word	0x40004400

080014f8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b08a      	sub	sp, #40	; 0x28
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001500:	f107 0318 	add.w	r3, r7, #24
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	605a      	str	r2, [r3, #4]
 800150a:	609a      	str	r2, [r3, #8]
 800150c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a8c      	ldr	r2, [pc, #560]	; (8001744 <HAL_UART_MspInit+0x24c>)
 8001514:	4293      	cmp	r3, r2
 8001516:	f040 8087 	bne.w	8001628 <HAL_UART_MspInit+0x130>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800151a:	4a8b      	ldr	r2, [pc, #556]	; (8001748 <HAL_UART_MspInit+0x250>)
 800151c:	4b8a      	ldr	r3, [pc, #552]	; (8001748 <HAL_UART_MspInit+0x250>)
 800151e:	699b      	ldr	r3, [r3, #24]
 8001520:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001524:	6193      	str	r3, [r2, #24]
 8001526:	4b88      	ldr	r3, [pc, #544]	; (8001748 <HAL_UART_MspInit+0x250>)
 8001528:	699b      	ldr	r3, [r3, #24]
 800152a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800152e:	617b      	str	r3, [r7, #20]
 8001530:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001532:	4a85      	ldr	r2, [pc, #532]	; (8001748 <HAL_UART_MspInit+0x250>)
 8001534:	4b84      	ldr	r3, [pc, #528]	; (8001748 <HAL_UART_MspInit+0x250>)
 8001536:	699b      	ldr	r3, [r3, #24]
 8001538:	f043 0304 	orr.w	r3, r3, #4
 800153c:	6193      	str	r3, [r2, #24]
 800153e:	4b82      	ldr	r3, [pc, #520]	; (8001748 <HAL_UART_MspInit+0x250>)
 8001540:	699b      	ldr	r3, [r3, #24]
 8001542:	f003 0304 	and.w	r3, r3, #4
 8001546:	613b      	str	r3, [r7, #16]
 8001548:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800154a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800154e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001550:	2302      	movs	r3, #2
 8001552:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001554:	2303      	movs	r3, #3
 8001556:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001558:	f107 0318 	add.w	r3, r7, #24
 800155c:	4619      	mov	r1, r3
 800155e:	487b      	ldr	r0, [pc, #492]	; (800174c <HAL_UART_MspInit+0x254>)
 8001560:	f000 fdaa 	bl	80020b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001564:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001568:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800156a:	2300      	movs	r3, #0
 800156c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156e:	2300      	movs	r3, #0
 8001570:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001572:	f107 0318 	add.w	r3, r7, #24
 8001576:	4619      	mov	r1, r3
 8001578:	4874      	ldr	r0, [pc, #464]	; (800174c <HAL_UART_MspInit+0x254>)
 800157a:	f000 fd9d 	bl	80020b8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800157e:	4b74      	ldr	r3, [pc, #464]	; (8001750 <HAL_UART_MspInit+0x258>)
 8001580:	4a74      	ldr	r2, [pc, #464]	; (8001754 <HAL_UART_MspInit+0x25c>)
 8001582:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001584:	4b72      	ldr	r3, [pc, #456]	; (8001750 <HAL_UART_MspInit+0x258>)
 8001586:	2200      	movs	r2, #0
 8001588:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800158a:	4b71      	ldr	r3, [pc, #452]	; (8001750 <HAL_UART_MspInit+0x258>)
 800158c:	2200      	movs	r2, #0
 800158e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001590:	4b6f      	ldr	r3, [pc, #444]	; (8001750 <HAL_UART_MspInit+0x258>)
 8001592:	2280      	movs	r2, #128	; 0x80
 8001594:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001596:	4b6e      	ldr	r3, [pc, #440]	; (8001750 <HAL_UART_MspInit+0x258>)
 8001598:	2200      	movs	r2, #0
 800159a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800159c:	4b6c      	ldr	r3, [pc, #432]	; (8001750 <HAL_UART_MspInit+0x258>)
 800159e:	2200      	movs	r2, #0
 80015a0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80015a2:	4b6b      	ldr	r3, [pc, #428]	; (8001750 <HAL_UART_MspInit+0x258>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80015a8:	4b69      	ldr	r3, [pc, #420]	; (8001750 <HAL_UART_MspInit+0x258>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80015ae:	4868      	ldr	r0, [pc, #416]	; (8001750 <HAL_UART_MspInit+0x258>)
 80015b0:	f000 fa1e 	bl	80019f0 <HAL_DMA_Init>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 80015ba:	f7ff fda5 	bl	8001108 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4a63      	ldr	r2, [pc, #396]	; (8001750 <HAL_UART_MspInit+0x258>)
 80015c2:	639a      	str	r2, [r3, #56]	; 0x38
 80015c4:	4a62      	ldr	r2, [pc, #392]	; (8001750 <HAL_UART_MspInit+0x258>)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80015ca:	4b63      	ldr	r3, [pc, #396]	; (8001758 <HAL_UART_MspInit+0x260>)
 80015cc:	4a63      	ldr	r2, [pc, #396]	; (800175c <HAL_UART_MspInit+0x264>)
 80015ce:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015d0:	4b61      	ldr	r3, [pc, #388]	; (8001758 <HAL_UART_MspInit+0x260>)
 80015d2:	2210      	movs	r2, #16
 80015d4:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015d6:	4b60      	ldr	r3, [pc, #384]	; (8001758 <HAL_UART_MspInit+0x260>)
 80015d8:	2200      	movs	r2, #0
 80015da:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80015dc:	4b5e      	ldr	r3, [pc, #376]	; (8001758 <HAL_UART_MspInit+0x260>)
 80015de:	2280      	movs	r2, #128	; 0x80
 80015e0:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015e2:	4b5d      	ldr	r3, [pc, #372]	; (8001758 <HAL_UART_MspInit+0x260>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015e8:	4b5b      	ldr	r3, [pc, #364]	; (8001758 <HAL_UART_MspInit+0x260>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80015ee:	4b5a      	ldr	r3, [pc, #360]	; (8001758 <HAL_UART_MspInit+0x260>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80015f4:	4b58      	ldr	r3, [pc, #352]	; (8001758 <HAL_UART_MspInit+0x260>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80015fa:	4857      	ldr	r0, [pc, #348]	; (8001758 <HAL_UART_MspInit+0x260>)
 80015fc:	f000 f9f8 	bl	80019f0 <HAL_DMA_Init>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 8001606:	f7ff fd7f 	bl	8001108 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4a52      	ldr	r2, [pc, #328]	; (8001758 <HAL_UART_MspInit+0x260>)
 800160e:	635a      	str	r2, [r3, #52]	; 0x34
 8001610:	4a51      	ldr	r2, [pc, #324]	; (8001758 <HAL_UART_MspInit+0x260>)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001616:	2200      	movs	r2, #0
 8001618:	2105      	movs	r1, #5
 800161a:	2025      	movs	r0, #37	; 0x25
 800161c:	f000 f9a4 	bl	8001968 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001620:	2025      	movs	r0, #37	; 0x25
 8001622:	f000 f9cd 	bl	80019c0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001626:	e089      	b.n	800173c <HAL_UART_MspInit+0x244>
  else if(uartHandle->Instance==USART2)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a4c      	ldr	r2, [pc, #304]	; (8001760 <HAL_UART_MspInit+0x268>)
 800162e:	4293      	cmp	r3, r2
 8001630:	f040 8084 	bne.w	800173c <HAL_UART_MspInit+0x244>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001634:	4a44      	ldr	r2, [pc, #272]	; (8001748 <HAL_UART_MspInit+0x250>)
 8001636:	4b44      	ldr	r3, [pc, #272]	; (8001748 <HAL_UART_MspInit+0x250>)
 8001638:	69db      	ldr	r3, [r3, #28]
 800163a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800163e:	61d3      	str	r3, [r2, #28]
 8001640:	4b41      	ldr	r3, [pc, #260]	; (8001748 <HAL_UART_MspInit+0x250>)
 8001642:	69db      	ldr	r3, [r3, #28]
 8001644:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001648:	60fb      	str	r3, [r7, #12]
 800164a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800164c:	4a3e      	ldr	r2, [pc, #248]	; (8001748 <HAL_UART_MspInit+0x250>)
 800164e:	4b3e      	ldr	r3, [pc, #248]	; (8001748 <HAL_UART_MspInit+0x250>)
 8001650:	699b      	ldr	r3, [r3, #24]
 8001652:	f043 0304 	orr.w	r3, r3, #4
 8001656:	6193      	str	r3, [r2, #24]
 8001658:	4b3b      	ldr	r3, [pc, #236]	; (8001748 <HAL_UART_MspInit+0x250>)
 800165a:	699b      	ldr	r3, [r3, #24]
 800165c:	f003 0304 	and.w	r3, r3, #4
 8001660:	60bb      	str	r3, [r7, #8]
 8001662:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001664:	2304      	movs	r3, #4
 8001666:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001668:	2302      	movs	r3, #2
 800166a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800166c:	2303      	movs	r3, #3
 800166e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001670:	f107 0318 	add.w	r3, r7, #24
 8001674:	4619      	mov	r1, r3
 8001676:	4835      	ldr	r0, [pc, #212]	; (800174c <HAL_UART_MspInit+0x254>)
 8001678:	f000 fd1e 	bl	80020b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800167c:	2308      	movs	r3, #8
 800167e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001680:	2300      	movs	r3, #0
 8001682:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001684:	2300      	movs	r3, #0
 8001686:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001688:	f107 0318 	add.w	r3, r7, #24
 800168c:	4619      	mov	r1, r3
 800168e:	482f      	ldr	r0, [pc, #188]	; (800174c <HAL_UART_MspInit+0x254>)
 8001690:	f000 fd12 	bl	80020b8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001694:	4b33      	ldr	r3, [pc, #204]	; (8001764 <HAL_UART_MspInit+0x26c>)
 8001696:	4a34      	ldr	r2, [pc, #208]	; (8001768 <HAL_UART_MspInit+0x270>)
 8001698:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800169a:	4b32      	ldr	r3, [pc, #200]	; (8001764 <HAL_UART_MspInit+0x26c>)
 800169c:	2200      	movs	r2, #0
 800169e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016a0:	4b30      	ldr	r3, [pc, #192]	; (8001764 <HAL_UART_MspInit+0x26c>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80016a6:	4b2f      	ldr	r3, [pc, #188]	; (8001764 <HAL_UART_MspInit+0x26c>)
 80016a8:	2280      	movs	r2, #128	; 0x80
 80016aa:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016ac:	4b2d      	ldr	r3, [pc, #180]	; (8001764 <HAL_UART_MspInit+0x26c>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016b2:	4b2c      	ldr	r3, [pc, #176]	; (8001764 <HAL_UART_MspInit+0x26c>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80016b8:	4b2a      	ldr	r3, [pc, #168]	; (8001764 <HAL_UART_MspInit+0x26c>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80016be:	4b29      	ldr	r3, [pc, #164]	; (8001764 <HAL_UART_MspInit+0x26c>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80016c4:	4827      	ldr	r0, [pc, #156]	; (8001764 <HAL_UART_MspInit+0x26c>)
 80016c6:	f000 f993 	bl	80019f0 <HAL_DMA_Init>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <HAL_UART_MspInit+0x1dc>
      Error_Handler();
 80016d0:	f7ff fd1a 	bl	8001108 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	4a23      	ldr	r2, [pc, #140]	; (8001764 <HAL_UART_MspInit+0x26c>)
 80016d8:	639a      	str	r2, [r3, #56]	; 0x38
 80016da:	4a22      	ldr	r2, [pc, #136]	; (8001764 <HAL_UART_MspInit+0x26c>)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80016e0:	4b22      	ldr	r3, [pc, #136]	; (800176c <HAL_UART_MspInit+0x274>)
 80016e2:	4a23      	ldr	r2, [pc, #140]	; (8001770 <HAL_UART_MspInit+0x278>)
 80016e4:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80016e6:	4b21      	ldr	r3, [pc, #132]	; (800176c <HAL_UART_MspInit+0x274>)
 80016e8:	2210      	movs	r2, #16
 80016ea:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016ec:	4b1f      	ldr	r3, [pc, #124]	; (800176c <HAL_UART_MspInit+0x274>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80016f2:	4b1e      	ldr	r3, [pc, #120]	; (800176c <HAL_UART_MspInit+0x274>)
 80016f4:	2280      	movs	r2, #128	; 0x80
 80016f6:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016f8:	4b1c      	ldr	r3, [pc, #112]	; (800176c <HAL_UART_MspInit+0x274>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016fe:	4b1b      	ldr	r3, [pc, #108]	; (800176c <HAL_UART_MspInit+0x274>)
 8001700:	2200      	movs	r2, #0
 8001702:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001704:	4b19      	ldr	r3, [pc, #100]	; (800176c <HAL_UART_MspInit+0x274>)
 8001706:	2200      	movs	r2, #0
 8001708:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800170a:	4b18      	ldr	r3, [pc, #96]	; (800176c <HAL_UART_MspInit+0x274>)
 800170c:	2200      	movs	r2, #0
 800170e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001710:	4816      	ldr	r0, [pc, #88]	; (800176c <HAL_UART_MspInit+0x274>)
 8001712:	f000 f96d 	bl	80019f0 <HAL_DMA_Init>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <HAL_UART_MspInit+0x228>
      Error_Handler();
 800171c:	f7ff fcf4 	bl	8001108 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	4a12      	ldr	r2, [pc, #72]	; (800176c <HAL_UART_MspInit+0x274>)
 8001724:	635a      	str	r2, [r3, #52]	; 0x34
 8001726:	4a11      	ldr	r2, [pc, #68]	; (800176c <HAL_UART_MspInit+0x274>)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800172c:	2200      	movs	r2, #0
 800172e:	2105      	movs	r1, #5
 8001730:	2026      	movs	r0, #38	; 0x26
 8001732:	f000 f919 	bl	8001968 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001736:	2026      	movs	r0, #38	; 0x26
 8001738:	f000 f942 	bl	80019c0 <HAL_NVIC_EnableIRQ>
}
 800173c:	bf00      	nop
 800173e:	3728      	adds	r7, #40	; 0x28
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	40013800 	.word	0x40013800
 8001748:	40021000 	.word	0x40021000
 800174c:	40010800 	.word	0x40010800
 8001750:	200017f0 	.word	0x200017f0
 8001754:	40020058 	.word	0x40020058
 8001758:	200017ac 	.word	0x200017ac
 800175c:	40020044 	.word	0x40020044
 8001760:	40004400 	.word	0x40004400
 8001764:	20001768 	.word	0x20001768
 8001768:	4002006c 	.word	0x4002006c
 800176c:	20001834 	.word	0x20001834
 8001770:	40020080 	.word	0x40020080

08001774 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001778:	4a08      	ldr	r2, [pc, #32]	; (800179c <HAL_Init+0x28>)
 800177a:	4b08      	ldr	r3, [pc, #32]	; (800179c <HAL_Init+0x28>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f043 0310 	orr.w	r3, r3, #16
 8001782:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001784:	2003      	movs	r0, #3
 8001786:	f000 f8cf 	bl	8001928 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800178a:	200f      	movs	r0, #15
 800178c:	f7ff fd02 	bl	8001194 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001790:	f7ff fcc8 	bl	8001124 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001794:	2300      	movs	r3, #0
}
 8001796:	4618      	mov	r0, r3
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	40022000 	.word	0x40022000

080017a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017a4:	4b05      	ldr	r3, [pc, #20]	; (80017bc <HAL_IncTick+0x1c>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	461a      	mov	r2, r3
 80017aa:	4b05      	ldr	r3, [pc, #20]	; (80017c0 <HAL_IncTick+0x20>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4413      	add	r3, r2
 80017b0:	4a03      	ldr	r2, [pc, #12]	; (80017c0 <HAL_IncTick+0x20>)
 80017b2:	6013      	str	r3, [r2, #0]
}
 80017b4:	bf00      	nop
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bc80      	pop	{r7}
 80017ba:	4770      	bx	lr
 80017bc:	20000008 	.word	0x20000008
 80017c0:	20001900 	.word	0x20001900

080017c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  return uwTick;
 80017c8:	4b02      	ldr	r3, [pc, #8]	; (80017d4 <HAL_GetTick+0x10>)
 80017ca:	681b      	ldr	r3, [r3, #0]
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bc80      	pop	{r7}
 80017d2:	4770      	bx	lr
 80017d4:	20001900 	.word	0x20001900

080017d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017d8:	b480      	push	{r7}
 80017da:	b085      	sub	sp, #20
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	f003 0307 	and.w	r3, r3, #7
 80017e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017e8:	4b0c      	ldr	r3, [pc, #48]	; (800181c <__NVIC_SetPriorityGrouping+0x44>)
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017ee:	68ba      	ldr	r2, [r7, #8]
 80017f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017f4:	4013      	ands	r3, r2
 80017f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001800:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001804:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001808:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800180a:	4a04      	ldr	r2, [pc, #16]	; (800181c <__NVIC_SetPriorityGrouping+0x44>)
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	60d3      	str	r3, [r2, #12]
}
 8001810:	bf00      	nop
 8001812:	3714      	adds	r7, #20
 8001814:	46bd      	mov	sp, r7
 8001816:	bc80      	pop	{r7}
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	e000ed00 	.word	0xe000ed00

08001820 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001824:	4b04      	ldr	r3, [pc, #16]	; (8001838 <__NVIC_GetPriorityGrouping+0x18>)
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	0a1b      	lsrs	r3, r3, #8
 800182a:	f003 0307 	and.w	r3, r3, #7
}
 800182e:	4618      	mov	r0, r3
 8001830:	46bd      	mov	sp, r7
 8001832:	bc80      	pop	{r7}
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop
 8001838:	e000ed00 	.word	0xe000ed00

0800183c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	4603      	mov	r3, r0
 8001844:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800184a:	2b00      	cmp	r3, #0
 800184c:	db0b      	blt.n	8001866 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800184e:	4908      	ldr	r1, [pc, #32]	; (8001870 <__NVIC_EnableIRQ+0x34>)
 8001850:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001854:	095b      	lsrs	r3, r3, #5
 8001856:	79fa      	ldrb	r2, [r7, #7]
 8001858:	f002 021f 	and.w	r2, r2, #31
 800185c:	2001      	movs	r0, #1
 800185e:	fa00 f202 	lsl.w	r2, r0, r2
 8001862:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001866:	bf00      	nop
 8001868:	370c      	adds	r7, #12
 800186a:	46bd      	mov	sp, r7
 800186c:	bc80      	pop	{r7}
 800186e:	4770      	bx	lr
 8001870:	e000e100 	.word	0xe000e100

08001874 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001874:	b480      	push	{r7}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
 800187a:	4603      	mov	r3, r0
 800187c:	6039      	str	r1, [r7, #0]
 800187e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001880:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001884:	2b00      	cmp	r3, #0
 8001886:	db0a      	blt.n	800189e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001888:	490d      	ldr	r1, [pc, #52]	; (80018c0 <__NVIC_SetPriority+0x4c>)
 800188a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800188e:	683a      	ldr	r2, [r7, #0]
 8001890:	b2d2      	uxtb	r2, r2
 8001892:	0112      	lsls	r2, r2, #4
 8001894:	b2d2      	uxtb	r2, r2
 8001896:	440b      	add	r3, r1
 8001898:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800189c:	e00a      	b.n	80018b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800189e:	4909      	ldr	r1, [pc, #36]	; (80018c4 <__NVIC_SetPriority+0x50>)
 80018a0:	79fb      	ldrb	r3, [r7, #7]
 80018a2:	f003 030f 	and.w	r3, r3, #15
 80018a6:	3b04      	subs	r3, #4
 80018a8:	683a      	ldr	r2, [r7, #0]
 80018aa:	b2d2      	uxtb	r2, r2
 80018ac:	0112      	lsls	r2, r2, #4
 80018ae:	b2d2      	uxtb	r2, r2
 80018b0:	440b      	add	r3, r1
 80018b2:	761a      	strb	r2, [r3, #24]
}
 80018b4:	bf00      	nop
 80018b6:	370c      	adds	r7, #12
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bc80      	pop	{r7}
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	e000e100 	.word	0xe000e100
 80018c4:	e000ed00 	.word	0xe000ed00

080018c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b089      	sub	sp, #36	; 0x24
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	60f8      	str	r0, [r7, #12]
 80018d0:	60b9      	str	r1, [r7, #8]
 80018d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	f003 0307 	and.w	r3, r3, #7
 80018da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018dc:	69fb      	ldr	r3, [r7, #28]
 80018de:	f1c3 0307 	rsb	r3, r3, #7
 80018e2:	2b04      	cmp	r3, #4
 80018e4:	bf28      	it	cs
 80018e6:	2304      	movcs	r3, #4
 80018e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018ea:	69fb      	ldr	r3, [r7, #28]
 80018ec:	3304      	adds	r3, #4
 80018ee:	2b06      	cmp	r3, #6
 80018f0:	d902      	bls.n	80018f8 <NVIC_EncodePriority+0x30>
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	3b03      	subs	r3, #3
 80018f6:	e000      	b.n	80018fa <NVIC_EncodePriority+0x32>
 80018f8:	2300      	movs	r3, #0
 80018fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018fc:	2201      	movs	r2, #1
 80018fe:	69bb      	ldr	r3, [r7, #24]
 8001900:	fa02 f303 	lsl.w	r3, r2, r3
 8001904:	1e5a      	subs	r2, r3, #1
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	401a      	ands	r2, r3
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800190e:	2101      	movs	r1, #1
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	fa01 f303 	lsl.w	r3, r1, r3
 8001916:	1e59      	subs	r1, r3, #1
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800191c:	4313      	orrs	r3, r2
         );
}
 800191e:	4618      	mov	r0, r3
 8001920:	3724      	adds	r7, #36	; 0x24
 8001922:	46bd      	mov	sp, r7
 8001924:	bc80      	pop	{r7}
 8001926:	4770      	bx	lr

08001928 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2b07      	cmp	r3, #7
 8001934:	d00f      	beq.n	8001956 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2b06      	cmp	r3, #6
 800193a:	d00c      	beq.n	8001956 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2b05      	cmp	r3, #5
 8001940:	d009      	beq.n	8001956 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2b04      	cmp	r3, #4
 8001946:	d006      	beq.n	8001956 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2b03      	cmp	r3, #3
 800194c:	d003      	beq.n	8001956 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800194e:	2192      	movs	r1, #146	; 0x92
 8001950:	4804      	ldr	r0, [pc, #16]	; (8001964 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8001952:	f7ff fbdd 	bl	8001110 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	f7ff ff3e 	bl	80017d8 <__NVIC_SetPriorityGrouping>
}
 800195c:	bf00      	nop
 800195e:	3708      	adds	r7, #8
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	0800ef74 	.word	0x0800ef74

08001968 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001968:	b580      	push	{r7, lr}
 800196a:	b086      	sub	sp, #24
 800196c:	af00      	add	r7, sp, #0
 800196e:	4603      	mov	r3, r0
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	607a      	str	r2, [r7, #4]
 8001974:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001976:	2300      	movs	r3, #0
 8001978:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2b0f      	cmp	r3, #15
 800197e:	d903      	bls.n	8001988 <HAL_NVIC_SetPriority+0x20>
 8001980:	21aa      	movs	r1, #170	; 0xaa
 8001982:	480e      	ldr	r0, [pc, #56]	; (80019bc <HAL_NVIC_SetPriority+0x54>)
 8001984:	f7ff fbc4 	bl	8001110 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	2b0f      	cmp	r3, #15
 800198c:	d903      	bls.n	8001996 <HAL_NVIC_SetPriority+0x2e>
 800198e:	21ab      	movs	r1, #171	; 0xab
 8001990:	480a      	ldr	r0, [pc, #40]	; (80019bc <HAL_NVIC_SetPriority+0x54>)
 8001992:	f7ff fbbd 	bl	8001110 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001996:	f7ff ff43 	bl	8001820 <__NVIC_GetPriorityGrouping>
 800199a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800199c:	687a      	ldr	r2, [r7, #4]
 800199e:	68b9      	ldr	r1, [r7, #8]
 80019a0:	6978      	ldr	r0, [r7, #20]
 80019a2:	f7ff ff91 	bl	80018c8 <NVIC_EncodePriority>
 80019a6:	4602      	mov	r2, r0
 80019a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019ac:	4611      	mov	r1, r2
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff ff60 	bl	8001874 <__NVIC_SetPriority>
}
 80019b4:	bf00      	nop
 80019b6:	3718      	adds	r7, #24
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	0800ef74 	.word	0x0800ef74

080019c0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	4603      	mov	r3, r0
 80019c8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80019ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	da03      	bge.n	80019da <HAL_NVIC_EnableIRQ+0x1a>
 80019d2:	21be      	movs	r1, #190	; 0xbe
 80019d4:	4805      	ldr	r0, [pc, #20]	; (80019ec <HAL_NVIC_EnableIRQ+0x2c>)
 80019d6:	f7ff fb9b 	bl	8001110 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019de:	4618      	mov	r0, r3
 80019e0:	f7ff ff2c 	bl	800183c <__NVIC_EnableIRQ>
}
 80019e4:	bf00      	nop
 80019e6:	3708      	adds	r7, #8
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	0800ef74 	.word	0x0800ef74

080019f0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80019f8:	2300      	movs	r3, #0
 80019fa:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d101      	bne.n	8001a06 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e0da      	b.n	8001bbc <HAL_DMA_Init+0x1cc>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a6e      	ldr	r2, [pc, #440]	; (8001bc4 <HAL_DMA_Init+0x1d4>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d021      	beq.n	8001a54 <HAL_DMA_Init+0x64>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a6c      	ldr	r2, [pc, #432]	; (8001bc8 <HAL_DMA_Init+0x1d8>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d01c      	beq.n	8001a54 <HAL_DMA_Init+0x64>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a6b      	ldr	r2, [pc, #428]	; (8001bcc <HAL_DMA_Init+0x1dc>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d017      	beq.n	8001a54 <HAL_DMA_Init+0x64>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a69      	ldr	r2, [pc, #420]	; (8001bd0 <HAL_DMA_Init+0x1e0>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d012      	beq.n	8001a54 <HAL_DMA_Init+0x64>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a68      	ldr	r2, [pc, #416]	; (8001bd4 <HAL_DMA_Init+0x1e4>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d00d      	beq.n	8001a54 <HAL_DMA_Init+0x64>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a66      	ldr	r2, [pc, #408]	; (8001bd8 <HAL_DMA_Init+0x1e8>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d008      	beq.n	8001a54 <HAL_DMA_Init+0x64>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a65      	ldr	r2, [pc, #404]	; (8001bdc <HAL_DMA_Init+0x1ec>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d003      	beq.n	8001a54 <HAL_DMA_Init+0x64>
 8001a4c:	219a      	movs	r1, #154	; 0x9a
 8001a4e:	4864      	ldr	r0, [pc, #400]	; (8001be0 <HAL_DMA_Init+0x1f0>)
 8001a50:	f7ff fb5e 	bl	8001110 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d00c      	beq.n	8001a76 <HAL_DMA_Init+0x86>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	2b10      	cmp	r3, #16
 8001a62:	d008      	beq.n	8001a76 <HAL_DMA_Init+0x86>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001a6c:	d003      	beq.n	8001a76 <HAL_DMA_Init+0x86>
 8001a6e:	219b      	movs	r1, #155	; 0x9b
 8001a70:	485b      	ldr	r0, [pc, #364]	; (8001be0 <HAL_DMA_Init+0x1f0>)
 8001a72:	f7ff fb4d 	bl	8001110 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	2b40      	cmp	r3, #64	; 0x40
 8001a7c:	d007      	beq.n	8001a8e <HAL_DMA_Init+0x9e>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d003      	beq.n	8001a8e <HAL_DMA_Init+0x9e>
 8001a86:	219c      	movs	r1, #156	; 0x9c
 8001a88:	4855      	ldr	r0, [pc, #340]	; (8001be0 <HAL_DMA_Init+0x1f0>)
 8001a8a:	f7ff fb41 	bl	8001110 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	68db      	ldr	r3, [r3, #12]
 8001a92:	2b80      	cmp	r3, #128	; 0x80
 8001a94:	d007      	beq.n	8001aa6 <HAL_DMA_Init+0xb6>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	68db      	ldr	r3, [r3, #12]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d003      	beq.n	8001aa6 <HAL_DMA_Init+0xb6>
 8001a9e:	219d      	movs	r1, #157	; 0x9d
 8001aa0:	484f      	ldr	r0, [pc, #316]	; (8001be0 <HAL_DMA_Init+0x1f0>)
 8001aa2:	f7ff fb35 	bl	8001110 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	691b      	ldr	r3, [r3, #16]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d00d      	beq.n	8001aca <HAL_DMA_Init+0xda>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	691b      	ldr	r3, [r3, #16]
 8001ab2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ab6:	d008      	beq.n	8001aca <HAL_DMA_Init+0xda>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	691b      	ldr	r3, [r3, #16]
 8001abc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ac0:	d003      	beq.n	8001aca <HAL_DMA_Init+0xda>
 8001ac2:	219e      	movs	r1, #158	; 0x9e
 8001ac4:	4846      	ldr	r0, [pc, #280]	; (8001be0 <HAL_DMA_Init+0x1f0>)
 8001ac6:	f7ff fb23 	bl	8001110 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	695b      	ldr	r3, [r3, #20]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d00d      	beq.n	8001aee <HAL_DMA_Init+0xfe>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	695b      	ldr	r3, [r3, #20]
 8001ad6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ada:	d008      	beq.n	8001aee <HAL_DMA_Init+0xfe>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	695b      	ldr	r3, [r3, #20]
 8001ae0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001ae4:	d003      	beq.n	8001aee <HAL_DMA_Init+0xfe>
 8001ae6:	219f      	movs	r1, #159	; 0x9f
 8001ae8:	483d      	ldr	r0, [pc, #244]	; (8001be0 <HAL_DMA_Init+0x1f0>)
 8001aea:	f7ff fb11 	bl	8001110 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	699b      	ldr	r3, [r3, #24]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d007      	beq.n	8001b06 <HAL_DMA_Init+0x116>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	699b      	ldr	r3, [r3, #24]
 8001afa:	2b20      	cmp	r3, #32
 8001afc:	d003      	beq.n	8001b06 <HAL_DMA_Init+0x116>
 8001afe:	21a0      	movs	r1, #160	; 0xa0
 8001b00:	4837      	ldr	r0, [pc, #220]	; (8001be0 <HAL_DMA_Init+0x1f0>)
 8001b02:	f7ff fb05 	bl	8001110 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	69db      	ldr	r3, [r3, #28]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d012      	beq.n	8001b34 <HAL_DMA_Init+0x144>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	69db      	ldr	r3, [r3, #28]
 8001b12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b16:	d00d      	beq.n	8001b34 <HAL_DMA_Init+0x144>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	69db      	ldr	r3, [r3, #28]
 8001b1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b20:	d008      	beq.n	8001b34 <HAL_DMA_Init+0x144>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	69db      	ldr	r3, [r3, #28]
 8001b26:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8001b2a:	d003      	beq.n	8001b34 <HAL_DMA_Init+0x144>
 8001b2c:	21a1      	movs	r1, #161	; 0xa1
 8001b2e:	482c      	ldr	r0, [pc, #176]	; (8001be0 <HAL_DMA_Init+0x1f0>)
 8001b30:	f7ff faee 	bl	8001110 <assert_failed>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	461a      	mov	r2, r3
 8001b3a:	4b2a      	ldr	r3, [pc, #168]	; (8001be4 <HAL_DMA_Init+0x1f4>)
 8001b3c:	4413      	add	r3, r2
 8001b3e:	4a2a      	ldr	r2, [pc, #168]	; (8001be8 <HAL_DMA_Init+0x1f8>)
 8001b40:	fba2 2303 	umull	r2, r3, r2, r3
 8001b44:	091b      	lsrs	r3, r3, #4
 8001b46:	009a      	lsls	r2, r3, #2
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	4a27      	ldr	r2, [pc, #156]	; (8001bec <HAL_DMA_Init+0x1fc>)
 8001b50:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2202      	movs	r2, #2
 8001b56:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001b68:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001b6c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001b76:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	68db      	ldr	r3, [r3, #12]
 8001b7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b82:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	695b      	ldr	r3, [r3, #20]
 8001b88:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b8e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	69db      	ldr	r3, [r3, #28]
 8001b94:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001b96:	68fa      	ldr	r2, [r7, #12]
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	68fa      	ldr	r2, [r7, #12]
 8001ba2:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2201      	movs	r2, #1
 8001bae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001bba:	2300      	movs	r3, #0
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3710      	adds	r7, #16
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40020008 	.word	0x40020008
 8001bc8:	4002001c 	.word	0x4002001c
 8001bcc:	40020030 	.word	0x40020030
 8001bd0:	40020044 	.word	0x40020044
 8001bd4:	40020058 	.word	0x40020058
 8001bd8:	4002006c 	.word	0x4002006c
 8001bdc:	40020080 	.word	0x40020080
 8001be0:	0800efb0 	.word	0x0800efb0
 8001be4:	bffdfff8 	.word	0xbffdfff8
 8001be8:	cccccccd 	.word	0xcccccccd
 8001bec:	40020000 	.word	0x40020000

08001bf0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b086      	sub	sp, #24
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	60f8      	str	r0, [r7, #12]
 8001bf8:	60b9      	str	r1, [r7, #8]
 8001bfa:	607a      	str	r2, [r7, #4]
 8001bfc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d003      	beq.n	8001c10 <HAL_DMA_Start_IT+0x20>
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c0e:	d304      	bcc.n	8001c1a <HAL_DMA_Start_IT+0x2a>
 8001c10:	f240 116f 	movw	r1, #367	; 0x16f
 8001c14:	482c      	ldr	r0, [pc, #176]	; (8001cc8 <HAL_DMA_Start_IT+0xd8>)
 8001c16:	f7ff fa7b 	bl	8001110 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	d101      	bne.n	8001c28 <HAL_DMA_Start_IT+0x38>
 8001c24:	2302      	movs	r3, #2
 8001c26:	e04a      	b.n	8001cbe <HAL_DMA_Start_IT+0xce>
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001c36:	2b01      	cmp	r3, #1
 8001c38:	d13a      	bne.n	8001cb0 <HAL_DMA_Start_IT+0xc0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	2202      	movs	r2, #2
 8001c3e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	2200      	movs	r2, #0
 8001c46:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	68fa      	ldr	r2, [r7, #12]
 8001c4e:	6812      	ldr	r2, [r2, #0]
 8001c50:	6812      	ldr	r2, [r2, #0]
 8001c52:	f022 0201 	bic.w	r2, r2, #1
 8001c56:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	687a      	ldr	r2, [r7, #4]
 8001c5c:	68b9      	ldr	r1, [r7, #8]
 8001c5e:	68f8      	ldr	r0, [r7, #12]
 8001c60:	f000 f9fc 	bl	800205c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d008      	beq.n	8001c7e <HAL_DMA_Start_IT+0x8e>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	68fa      	ldr	r2, [r7, #12]
 8001c72:	6812      	ldr	r2, [r2, #0]
 8001c74:	6812      	ldr	r2, [r2, #0]
 8001c76:	f042 020e 	orr.w	r2, r2, #14
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	e00f      	b.n	8001c9e <HAL_DMA_Start_IT+0xae>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	68fa      	ldr	r2, [r7, #12]
 8001c84:	6812      	ldr	r2, [r2, #0]
 8001c86:	6812      	ldr	r2, [r2, #0]
 8001c88:	f022 0204 	bic.w	r2, r2, #4
 8001c8c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	68fa      	ldr	r2, [r7, #12]
 8001c94:	6812      	ldr	r2, [r2, #0]
 8001c96:	6812      	ldr	r2, [r2, #0]
 8001c98:	f042 020a 	orr.w	r2, r2, #10
 8001c9c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	68fa      	ldr	r2, [r7, #12]
 8001ca4:	6812      	ldr	r2, [r2, #0]
 8001ca6:	6812      	ldr	r2, [r2, #0]
 8001ca8:	f042 0201 	orr.w	r2, r2, #1
 8001cac:	601a      	str	r2, [r3, #0]
 8001cae:	e005      	b.n	8001cbc <HAL_DMA_Start_IT+0xcc>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001cb8:	2302      	movs	r3, #2
 8001cba:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001cbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3718      	adds	r7, #24
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	0800efb0 	.word	0x0800efb0

08001ccc <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b085      	sub	sp, #20
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d008      	beq.n	8001cf4 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2204      	movs	r2, #4
 8001ce6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2200      	movs	r2, #0
 8001cec:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e020      	b.n	8001d36 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	687a      	ldr	r2, [r7, #4]
 8001cfa:	6812      	ldr	r2, [r2, #0]
 8001cfc:	6812      	ldr	r2, [r2, #0]
 8001cfe:	f022 020e 	bic.w	r2, r2, #14
 8001d02:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	687a      	ldr	r2, [r7, #4]
 8001d0a:	6812      	ldr	r2, [r2, #0]
 8001d0c:	6812      	ldr	r2, [r2, #0]
 8001d0e:	f022 0201 	bic.w	r2, r2, #1
 8001d12:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d18:	687a      	ldr	r2, [r7, #4]
 8001d1a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001d1c:	2101      	movs	r1, #1
 8001d1e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d22:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2201      	movs	r2, #1
 8001d28:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3714      	adds	r7, #20
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bc80      	pop	{r7}
 8001d3e:	4770      	bx	lr

08001d40 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b084      	sub	sp, #16
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	d005      	beq.n	8001d62 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2204      	movs	r2, #4
 8001d5a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	73fb      	strb	r3, [r7, #15]
 8001d60:	e057      	b.n	8001e12 <HAL_DMA_Abort_IT+0xd2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	687a      	ldr	r2, [r7, #4]
 8001d68:	6812      	ldr	r2, [r2, #0]
 8001d6a:	6812      	ldr	r2, [r2, #0]
 8001d6c:	f022 020e 	bic.w	r2, r2, #14
 8001d70:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	6812      	ldr	r2, [r2, #0]
 8001d7a:	6812      	ldr	r2, [r2, #0]
 8001d7c:	f022 0201 	bic.w	r2, r2, #1
 8001d80:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001d82:	4a26      	ldr	r2, [pc, #152]	; (8001e1c <HAL_DMA_Abort_IT+0xdc>)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4619      	mov	r1, r3
 8001d8a:	4b25      	ldr	r3, [pc, #148]	; (8001e20 <HAL_DMA_Abort_IT+0xe0>)
 8001d8c:	4299      	cmp	r1, r3
 8001d8e:	d02e      	beq.n	8001dee <HAL_DMA_Abort_IT+0xae>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4619      	mov	r1, r3
 8001d96:	4b23      	ldr	r3, [pc, #140]	; (8001e24 <HAL_DMA_Abort_IT+0xe4>)
 8001d98:	4299      	cmp	r1, r3
 8001d9a:	d026      	beq.n	8001dea <HAL_DMA_Abort_IT+0xaa>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4619      	mov	r1, r3
 8001da2:	4b21      	ldr	r3, [pc, #132]	; (8001e28 <HAL_DMA_Abort_IT+0xe8>)
 8001da4:	4299      	cmp	r1, r3
 8001da6:	d01d      	beq.n	8001de4 <HAL_DMA_Abort_IT+0xa4>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4619      	mov	r1, r3
 8001dae:	4b1f      	ldr	r3, [pc, #124]	; (8001e2c <HAL_DMA_Abort_IT+0xec>)
 8001db0:	4299      	cmp	r1, r3
 8001db2:	d014      	beq.n	8001dde <HAL_DMA_Abort_IT+0x9e>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4619      	mov	r1, r3
 8001dba:	4b1d      	ldr	r3, [pc, #116]	; (8001e30 <HAL_DMA_Abort_IT+0xf0>)
 8001dbc:	4299      	cmp	r1, r3
 8001dbe:	d00b      	beq.n	8001dd8 <HAL_DMA_Abort_IT+0x98>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	4b1b      	ldr	r3, [pc, #108]	; (8001e34 <HAL_DMA_Abort_IT+0xf4>)
 8001dc8:	4299      	cmp	r1, r3
 8001dca:	d102      	bne.n	8001dd2 <HAL_DMA_Abort_IT+0x92>
 8001dcc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001dd0:	e00e      	b.n	8001df0 <HAL_DMA_Abort_IT+0xb0>
 8001dd2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001dd6:	e00b      	b.n	8001df0 <HAL_DMA_Abort_IT+0xb0>
 8001dd8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ddc:	e008      	b.n	8001df0 <HAL_DMA_Abort_IT+0xb0>
 8001dde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001de2:	e005      	b.n	8001df0 <HAL_DMA_Abort_IT+0xb0>
 8001de4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001de8:	e002      	b.n	8001df0 <HAL_DMA_Abort_IT+0xb0>
 8001dea:	2310      	movs	r3, #16
 8001dec:	e000      	b.n	8001df0 <HAL_DMA_Abort_IT+0xb0>
 8001dee:	2301      	movs	r3, #1
 8001df0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2201      	movs	r2, #1
 8001df6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d003      	beq.n	8001e12 <HAL_DMA_Abort_IT+0xd2>
    {
      hdma->XferAbortCallback(hdma);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	4798      	blx	r3
    } 
  }
  return status;
 8001e12:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3710      	adds	r7, #16
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	40020000 	.word	0x40020000
 8001e20:	40020008 	.word	0x40020008
 8001e24:	4002001c 	.word	0x4002001c
 8001e28:	40020030 	.word	0x40020030
 8001e2c:	40020044 	.word	0x40020044
 8001e30:	40020058 	.word	0x40020058
 8001e34:	4002006c 	.word	0x4002006c

08001e38 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e54:	2204      	movs	r2, #4
 8001e56:	409a      	lsls	r2, r3
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d055      	beq.n	8001f0c <HAL_DMA_IRQHandler+0xd4>
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	f003 0304 	and.w	r3, r3, #4
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d050      	beq.n	8001f0c <HAL_DMA_IRQHandler+0xd4>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 0320 	and.w	r3, r3, #32
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d107      	bne.n	8001e88 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	6812      	ldr	r2, [r2, #0]
 8001e80:	6812      	ldr	r2, [r2, #0]
 8001e82:	f022 0204 	bic.w	r2, r2, #4
 8001e86:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001e88:	4a6d      	ldr	r2, [pc, #436]	; (8002040 <HAL_DMA_IRQHandler+0x208>)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4619      	mov	r1, r3
 8001e90:	4b6c      	ldr	r3, [pc, #432]	; (8002044 <HAL_DMA_IRQHandler+0x20c>)
 8001e92:	4299      	cmp	r1, r3
 8001e94:	d02e      	beq.n	8001ef4 <HAL_DMA_IRQHandler+0xbc>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4b6a      	ldr	r3, [pc, #424]	; (8002048 <HAL_DMA_IRQHandler+0x210>)
 8001e9e:	4299      	cmp	r1, r3
 8001ea0:	d026      	beq.n	8001ef0 <HAL_DMA_IRQHandler+0xb8>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	4b68      	ldr	r3, [pc, #416]	; (800204c <HAL_DMA_IRQHandler+0x214>)
 8001eaa:	4299      	cmp	r1, r3
 8001eac:	d01d      	beq.n	8001eea <HAL_DMA_IRQHandler+0xb2>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	4b66      	ldr	r3, [pc, #408]	; (8002050 <HAL_DMA_IRQHandler+0x218>)
 8001eb6:	4299      	cmp	r1, r3
 8001eb8:	d014      	beq.n	8001ee4 <HAL_DMA_IRQHandler+0xac>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	4b64      	ldr	r3, [pc, #400]	; (8002054 <HAL_DMA_IRQHandler+0x21c>)
 8001ec2:	4299      	cmp	r1, r3
 8001ec4:	d00b      	beq.n	8001ede <HAL_DMA_IRQHandler+0xa6>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4619      	mov	r1, r3
 8001ecc:	4b62      	ldr	r3, [pc, #392]	; (8002058 <HAL_DMA_IRQHandler+0x220>)
 8001ece:	4299      	cmp	r1, r3
 8001ed0:	d102      	bne.n	8001ed8 <HAL_DMA_IRQHandler+0xa0>
 8001ed2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001ed6:	e00e      	b.n	8001ef6 <HAL_DMA_IRQHandler+0xbe>
 8001ed8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001edc:	e00b      	b.n	8001ef6 <HAL_DMA_IRQHandler+0xbe>
 8001ede:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001ee2:	e008      	b.n	8001ef6 <HAL_DMA_IRQHandler+0xbe>
 8001ee4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001ee8:	e005      	b.n	8001ef6 <HAL_DMA_IRQHandler+0xbe>
 8001eea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001eee:	e002      	b.n	8001ef6 <HAL_DMA_IRQHandler+0xbe>
 8001ef0:	2340      	movs	r3, #64	; 0x40
 8001ef2:	e000      	b.n	8001ef6 <HAL_DMA_IRQHandler+0xbe>
 8001ef4:	2304      	movs	r3, #4
 8001ef6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	f000 809a 	beq.w	8002036 <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f06:	6878      	ldr	r0, [r7, #4]
 8001f08:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001f0a:	e094      	b.n	8002036 <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f10:	2202      	movs	r2, #2
 8001f12:	409a      	lsls	r2, r3
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	4013      	ands	r3, r2
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d05c      	beq.n	8001fd6 <HAL_DMA_IRQHandler+0x19e>
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d057      	beq.n	8001fd6 <HAL_DMA_IRQHandler+0x19e>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f003 0320 	and.w	r3, r3, #32
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d10b      	bne.n	8001f4c <HAL_DMA_IRQHandler+0x114>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	6812      	ldr	r2, [r2, #0]
 8001f3c:	6812      	ldr	r2, [r2, #0]
 8001f3e:	f022 020a 	bic.w	r2, r2, #10
 8001f42:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2201      	movs	r2, #1
 8001f48:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001f4c:	4a3c      	ldr	r2, [pc, #240]	; (8002040 <HAL_DMA_IRQHandler+0x208>)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4619      	mov	r1, r3
 8001f54:	4b3b      	ldr	r3, [pc, #236]	; (8002044 <HAL_DMA_IRQHandler+0x20c>)
 8001f56:	4299      	cmp	r1, r3
 8001f58:	d02e      	beq.n	8001fb8 <HAL_DMA_IRQHandler+0x180>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4619      	mov	r1, r3
 8001f60:	4b39      	ldr	r3, [pc, #228]	; (8002048 <HAL_DMA_IRQHandler+0x210>)
 8001f62:	4299      	cmp	r1, r3
 8001f64:	d026      	beq.n	8001fb4 <HAL_DMA_IRQHandler+0x17c>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	4b37      	ldr	r3, [pc, #220]	; (800204c <HAL_DMA_IRQHandler+0x214>)
 8001f6e:	4299      	cmp	r1, r3
 8001f70:	d01d      	beq.n	8001fae <HAL_DMA_IRQHandler+0x176>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4619      	mov	r1, r3
 8001f78:	4b35      	ldr	r3, [pc, #212]	; (8002050 <HAL_DMA_IRQHandler+0x218>)
 8001f7a:	4299      	cmp	r1, r3
 8001f7c:	d014      	beq.n	8001fa8 <HAL_DMA_IRQHandler+0x170>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4619      	mov	r1, r3
 8001f84:	4b33      	ldr	r3, [pc, #204]	; (8002054 <HAL_DMA_IRQHandler+0x21c>)
 8001f86:	4299      	cmp	r1, r3
 8001f88:	d00b      	beq.n	8001fa2 <HAL_DMA_IRQHandler+0x16a>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4619      	mov	r1, r3
 8001f90:	4b31      	ldr	r3, [pc, #196]	; (8002058 <HAL_DMA_IRQHandler+0x220>)
 8001f92:	4299      	cmp	r1, r3
 8001f94:	d102      	bne.n	8001f9c <HAL_DMA_IRQHandler+0x164>
 8001f96:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001f9a:	e00e      	b.n	8001fba <HAL_DMA_IRQHandler+0x182>
 8001f9c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001fa0:	e00b      	b.n	8001fba <HAL_DMA_IRQHandler+0x182>
 8001fa2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001fa6:	e008      	b.n	8001fba <HAL_DMA_IRQHandler+0x182>
 8001fa8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fac:	e005      	b.n	8001fba <HAL_DMA_IRQHandler+0x182>
 8001fae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fb2:	e002      	b.n	8001fba <HAL_DMA_IRQHandler+0x182>
 8001fb4:	2320      	movs	r3, #32
 8001fb6:	e000      	b.n	8001fba <HAL_DMA_IRQHandler+0x182>
 8001fb8:	2302      	movs	r3, #2
 8001fba:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d034      	beq.n	8002036 <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001fd4:	e02f      	b.n	8002036 <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fda:	2208      	movs	r2, #8
 8001fdc:	409a      	lsls	r2, r3
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d028      	beq.n	8002038 <HAL_DMA_IRQHandler+0x200>
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	f003 0308 	and.w	r3, r3, #8
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d023      	beq.n	8002038 <HAL_DMA_IRQHandler+0x200>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	6812      	ldr	r2, [r2, #0]
 8001ff8:	6812      	ldr	r2, [r2, #0]
 8001ffa:	f022 020e 	bic.w	r2, r2, #14
 8001ffe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002004:	687a      	ldr	r2, [r7, #4]
 8002006:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002008:	2101      	movs	r1, #1
 800200a:	fa01 f202 	lsl.w	r2, r1, r2
 800200e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2201      	movs	r2, #1
 8002014:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2201      	movs	r2, #1
 800201a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202a:	2b00      	cmp	r3, #0
 800202c:	d004      	beq.n	8002038 <HAL_DMA_IRQHandler+0x200>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	4798      	blx	r3
    }
  }
  return;
 8002036:	bf00      	nop
 8002038:	bf00      	nop
}
 800203a:	3710      	adds	r7, #16
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	40020000 	.word	0x40020000
 8002044:	40020008 	.word	0x40020008
 8002048:	4002001c 	.word	0x4002001c
 800204c:	40020030 	.word	0x40020030
 8002050:	40020044 	.word	0x40020044
 8002054:	40020058 	.word	0x40020058
 8002058:	4002006c 	.word	0x4002006c

0800205c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800205c:	b480      	push	{r7}
 800205e:	b085      	sub	sp, #20
 8002060:	af00      	add	r7, sp, #0
 8002062:	60f8      	str	r0, [r7, #12]
 8002064:	60b9      	str	r1, [r7, #8]
 8002066:	607a      	str	r2, [r7, #4]
 8002068:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800206e:	68fa      	ldr	r2, [r7, #12]
 8002070:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002072:	2101      	movs	r1, #1
 8002074:	fa01 f202 	lsl.w	r2, r1, r2
 8002078:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	683a      	ldr	r2, [r7, #0]
 8002080:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	2b10      	cmp	r3, #16
 8002088:	d108      	bne.n	800209c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	68ba      	ldr	r2, [r7, #8]
 8002098:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800209a:	e007      	b.n	80020ac <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	68ba      	ldr	r2, [r7, #8]
 80020a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	687a      	ldr	r2, [r7, #4]
 80020aa:	60da      	str	r2, [r3, #12]
}
 80020ac:	bf00      	nop
 80020ae:	3714      	adds	r7, #20
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bc80      	pop	{r7}
 80020b4:	4770      	bx	lr
	...

080020b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b08a      	sub	sp, #40	; 0x28
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020c2:	2300      	movs	r3, #0
 80020c4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80020c6:	2300      	movs	r3, #0
 80020c8:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4a9c      	ldr	r2, [pc, #624]	; (8002340 <HAL_GPIO_Init+0x288>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d013      	beq.n	80020fa <HAL_GPIO_Init+0x42>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4a9b      	ldr	r2, [pc, #620]	; (8002344 <HAL_GPIO_Init+0x28c>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d00f      	beq.n	80020fa <HAL_GPIO_Init+0x42>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4a9a      	ldr	r2, [pc, #616]	; (8002348 <HAL_GPIO_Init+0x290>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d00b      	beq.n	80020fa <HAL_GPIO_Init+0x42>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4a99      	ldr	r2, [pc, #612]	; (800234c <HAL_GPIO_Init+0x294>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d007      	beq.n	80020fa <HAL_GPIO_Init+0x42>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a98      	ldr	r2, [pc, #608]	; (8002350 <HAL_GPIO_Init+0x298>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d003      	beq.n	80020fa <HAL_GPIO_Init+0x42>
 80020f2:	21bd      	movs	r1, #189	; 0xbd
 80020f4:	4897      	ldr	r0, [pc, #604]	; (8002354 <HAL_GPIO_Init+0x29c>)
 80020f6:	f7ff f80b 	bl	8001110 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	b29b      	uxth	r3, r3
 8002100:	2b00      	cmp	r3, #0
 8002102:	d005      	beq.n	8002110 <HAL_GPIO_Init+0x58>
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	0c1b      	lsrs	r3, r3, #16
 800210a:	041b      	lsls	r3, r3, #16
 800210c:	2b00      	cmp	r3, #0
 800210e:	d003      	beq.n	8002118 <HAL_GPIO_Init+0x60>
 8002110:	21be      	movs	r1, #190	; 0xbe
 8002112:	4890      	ldr	r0, [pc, #576]	; (8002354 <HAL_GPIO_Init+0x29c>)
 8002114:	f7fe fffc 	bl	8001110 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	2b00      	cmp	r3, #0
 800211e:	f000 81eb 	beq.w	80024f8 <HAL_GPIO_Init+0x440>
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	2b01      	cmp	r3, #1
 8002128:	f000 81e6 	beq.w	80024f8 <HAL_GPIO_Init+0x440>
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	2b11      	cmp	r3, #17
 8002132:	f000 81e1 	beq.w	80024f8 <HAL_GPIO_Init+0x440>
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	2b02      	cmp	r3, #2
 800213c:	f000 81dc 	beq.w	80024f8 <HAL_GPIO_Init+0x440>
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	2b12      	cmp	r3, #18
 8002146:	f000 81d7 	beq.w	80024f8 <HAL_GPIO_Init+0x440>
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	4a82      	ldr	r2, [pc, #520]	; (8002358 <HAL_GPIO_Init+0x2a0>)
 8002150:	4293      	cmp	r3, r2
 8002152:	f000 81d1 	beq.w	80024f8 <HAL_GPIO_Init+0x440>
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	4a80      	ldr	r2, [pc, #512]	; (800235c <HAL_GPIO_Init+0x2a4>)
 800215c:	4293      	cmp	r3, r2
 800215e:	f000 81cb 	beq.w	80024f8 <HAL_GPIO_Init+0x440>
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	4a7e      	ldr	r2, [pc, #504]	; (8002360 <HAL_GPIO_Init+0x2a8>)
 8002168:	4293      	cmp	r3, r2
 800216a:	f000 81c5 	beq.w	80024f8 <HAL_GPIO_Init+0x440>
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	4a7c      	ldr	r2, [pc, #496]	; (8002364 <HAL_GPIO_Init+0x2ac>)
 8002174:	4293      	cmp	r3, r2
 8002176:	f000 81bf 	beq.w	80024f8 <HAL_GPIO_Init+0x440>
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	4a7a      	ldr	r2, [pc, #488]	; (8002368 <HAL_GPIO_Init+0x2b0>)
 8002180:	4293      	cmp	r3, r2
 8002182:	f000 81b9 	beq.w	80024f8 <HAL_GPIO_Init+0x440>
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	4a78      	ldr	r2, [pc, #480]	; (800236c <HAL_GPIO_Init+0x2b4>)
 800218c:	4293      	cmp	r3, r2
 800218e:	f000 81b3 	beq.w	80024f8 <HAL_GPIO_Init+0x440>
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	2b03      	cmp	r3, #3
 8002198:	f000 81ae 	beq.w	80024f8 <HAL_GPIO_Init+0x440>
 800219c:	21bf      	movs	r1, #191	; 0xbf
 800219e:	486d      	ldr	r0, [pc, #436]	; (8002354 <HAL_GPIO_Init+0x29c>)
 80021a0:	f7fe ffb6 	bl	8001110 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021a4:	e1a8      	b.n	80024f8 <HAL_GPIO_Init+0x440>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80021a6:	2201      	movs	r2, #1
 80021a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021aa:	fa02 f303 	lsl.w	r3, r2, r3
 80021ae:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	4013      	ands	r3, r2
 80021b8:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80021ba:	69ba      	ldr	r2, [r7, #24]
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	429a      	cmp	r2, r3
 80021c0:	f040 8197 	bne.w	80024f2 <HAL_GPIO_Init+0x43a>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	4a5e      	ldr	r2, [pc, #376]	; (8002340 <HAL_GPIO_Init+0x288>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d013      	beq.n	80021f4 <HAL_GPIO_Init+0x13c>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4a5d      	ldr	r2, [pc, #372]	; (8002344 <HAL_GPIO_Init+0x28c>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d00f      	beq.n	80021f4 <HAL_GPIO_Init+0x13c>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	4a5c      	ldr	r2, [pc, #368]	; (8002348 <HAL_GPIO_Init+0x290>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d00b      	beq.n	80021f4 <HAL_GPIO_Init+0x13c>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	4a5b      	ldr	r2, [pc, #364]	; (800234c <HAL_GPIO_Init+0x294>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d007      	beq.n	80021f4 <HAL_GPIO_Init+0x13c>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	4a5a      	ldr	r2, [pc, #360]	; (8002350 <HAL_GPIO_Init+0x298>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d003      	beq.n	80021f4 <HAL_GPIO_Init+0x13c>
 80021ec:	21cd      	movs	r1, #205	; 0xcd
 80021ee:	4859      	ldr	r0, [pc, #356]	; (8002354 <HAL_GPIO_Init+0x29c>)
 80021f0:	f7fe ff8e 	bl	8001110 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	2b12      	cmp	r3, #18
 80021fa:	d065      	beq.n	80022c8 <HAL_GPIO_Init+0x210>
 80021fc:	2b12      	cmp	r3, #18
 80021fe:	d80e      	bhi.n	800221e <HAL_GPIO_Init+0x166>
 8002200:	2b02      	cmp	r3, #2
 8002202:	d04c      	beq.n	800229e <HAL_GPIO_Init+0x1e6>
 8002204:	2b02      	cmp	r3, #2
 8002206:	d804      	bhi.n	8002212 <HAL_GPIO_Init+0x15a>
 8002208:	2b00      	cmp	r3, #0
 800220a:	d072      	beq.n	80022f2 <HAL_GPIO_Init+0x23a>
 800220c:	2b01      	cmp	r3, #1
 800220e:	d01d      	beq.n	800224c <HAL_GPIO_Init+0x194>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002210:	e0b1      	b.n	8002376 <HAL_GPIO_Init+0x2be>
      switch (GPIO_Init->Mode)
 8002212:	2b03      	cmp	r3, #3
 8002214:	f000 80ac 	beq.w	8002370 <HAL_GPIO_Init+0x2b8>
 8002218:	2b11      	cmp	r3, #17
 800221a:	d02b      	beq.n	8002274 <HAL_GPIO_Init+0x1bc>
          break;
 800221c:	e0ab      	b.n	8002376 <HAL_GPIO_Init+0x2be>
      switch (GPIO_Init->Mode)
 800221e:	4a4f      	ldr	r2, [pc, #316]	; (800235c <HAL_GPIO_Init+0x2a4>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d066      	beq.n	80022f2 <HAL_GPIO_Init+0x23a>
 8002224:	4a4d      	ldr	r2, [pc, #308]	; (800235c <HAL_GPIO_Init+0x2a4>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d806      	bhi.n	8002238 <HAL_GPIO_Init+0x180>
 800222a:	4a4b      	ldr	r2, [pc, #300]	; (8002358 <HAL_GPIO_Init+0x2a0>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d060      	beq.n	80022f2 <HAL_GPIO_Init+0x23a>
 8002230:	4a4c      	ldr	r2, [pc, #304]	; (8002364 <HAL_GPIO_Init+0x2ac>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d05d      	beq.n	80022f2 <HAL_GPIO_Init+0x23a>
          break;
 8002236:	e09e      	b.n	8002376 <HAL_GPIO_Init+0x2be>
      switch (GPIO_Init->Mode)
 8002238:	4a49      	ldr	r2, [pc, #292]	; (8002360 <HAL_GPIO_Init+0x2a8>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d059      	beq.n	80022f2 <HAL_GPIO_Init+0x23a>
 800223e:	4a4b      	ldr	r2, [pc, #300]	; (800236c <HAL_GPIO_Init+0x2b4>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d056      	beq.n	80022f2 <HAL_GPIO_Init+0x23a>
 8002244:	4a48      	ldr	r2, [pc, #288]	; (8002368 <HAL_GPIO_Init+0x2b0>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d053      	beq.n	80022f2 <HAL_GPIO_Init+0x23a>
          break;
 800224a:	e094      	b.n	8002376 <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	2b02      	cmp	r3, #2
 8002252:	d00b      	beq.n	800226c <HAL_GPIO_Init+0x1b4>
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	2b01      	cmp	r3, #1
 800225a:	d007      	beq.n	800226c <HAL_GPIO_Init+0x1b4>
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	2b03      	cmp	r3, #3
 8002262:	d003      	beq.n	800226c <HAL_GPIO_Init+0x1b4>
 8002264:	21d5      	movs	r1, #213	; 0xd5
 8002266:	483b      	ldr	r0, [pc, #236]	; (8002354 <HAL_GPIO_Init+0x29c>)
 8002268:	f7fe ff52 	bl	8001110 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	623b      	str	r3, [r7, #32]
          break;
 8002272:	e080      	b.n	8002376 <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	68db      	ldr	r3, [r3, #12]
 8002278:	2b02      	cmp	r3, #2
 800227a:	d00b      	beq.n	8002294 <HAL_GPIO_Init+0x1dc>
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	2b01      	cmp	r3, #1
 8002282:	d007      	beq.n	8002294 <HAL_GPIO_Init+0x1dc>
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	68db      	ldr	r3, [r3, #12]
 8002288:	2b03      	cmp	r3, #3
 800228a:	d003      	beq.n	8002294 <HAL_GPIO_Init+0x1dc>
 800228c:	21dc      	movs	r1, #220	; 0xdc
 800228e:	4831      	ldr	r0, [pc, #196]	; (8002354 <HAL_GPIO_Init+0x29c>)
 8002290:	f7fe ff3e 	bl	8001110 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	3304      	adds	r3, #4
 800229a:	623b      	str	r3, [r7, #32]
          break;
 800229c:	e06b      	b.n	8002376 <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	68db      	ldr	r3, [r3, #12]
 80022a2:	2b02      	cmp	r3, #2
 80022a4:	d00b      	beq.n	80022be <HAL_GPIO_Init+0x206>
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	68db      	ldr	r3, [r3, #12]
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d007      	beq.n	80022be <HAL_GPIO_Init+0x206>
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	68db      	ldr	r3, [r3, #12]
 80022b2:	2b03      	cmp	r3, #3
 80022b4:	d003      	beq.n	80022be <HAL_GPIO_Init+0x206>
 80022b6:	21e3      	movs	r1, #227	; 0xe3
 80022b8:	4826      	ldr	r0, [pc, #152]	; (8002354 <HAL_GPIO_Init+0x29c>)
 80022ba:	f7fe ff29 	bl	8001110 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	68db      	ldr	r3, [r3, #12]
 80022c2:	3308      	adds	r3, #8
 80022c4:	623b      	str	r3, [r7, #32]
          break;
 80022c6:	e056      	b.n	8002376 <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	68db      	ldr	r3, [r3, #12]
 80022cc:	2b02      	cmp	r3, #2
 80022ce:	d00b      	beq.n	80022e8 <HAL_GPIO_Init+0x230>
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d007      	beq.n	80022e8 <HAL_GPIO_Init+0x230>
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	2b03      	cmp	r3, #3
 80022de:	d003      	beq.n	80022e8 <HAL_GPIO_Init+0x230>
 80022e0:	21ea      	movs	r1, #234	; 0xea
 80022e2:	481c      	ldr	r0, [pc, #112]	; (8002354 <HAL_GPIO_Init+0x29c>)
 80022e4:	f7fe ff14 	bl	8001110 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	330c      	adds	r3, #12
 80022ee:	623b      	str	r3, [r7, #32]
          break;
 80022f0:	e041      	b.n	8002376 <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d00b      	beq.n	8002312 <HAL_GPIO_Init+0x25a>
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d007      	beq.n	8002312 <HAL_GPIO_Init+0x25a>
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	2b02      	cmp	r3, #2
 8002308:	d003      	beq.n	8002312 <HAL_GPIO_Init+0x25a>
 800230a:	21f7      	movs	r1, #247	; 0xf7
 800230c:	4811      	ldr	r0, [pc, #68]	; (8002354 <HAL_GPIO_Init+0x29c>)
 800230e:	f7fe feff 	bl	8001110 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d102      	bne.n	8002320 <HAL_GPIO_Init+0x268>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800231a:	2304      	movs	r3, #4
 800231c:	623b      	str	r3, [r7, #32]
          break;
 800231e:	e02a      	b.n	8002376 <HAL_GPIO_Init+0x2be>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	2b01      	cmp	r3, #1
 8002326:	d105      	bne.n	8002334 <HAL_GPIO_Init+0x27c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002328:	2308      	movs	r3, #8
 800232a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	69fa      	ldr	r2, [r7, #28]
 8002330:	611a      	str	r2, [r3, #16]
          break;
 8002332:	e020      	b.n	8002376 <HAL_GPIO_Init+0x2be>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002334:	2308      	movs	r3, #8
 8002336:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	69fa      	ldr	r2, [r7, #28]
 800233c:	615a      	str	r2, [r3, #20]
          break;
 800233e:	e01a      	b.n	8002376 <HAL_GPIO_Init+0x2be>
 8002340:	40010800 	.word	0x40010800
 8002344:	40010c00 	.word	0x40010c00
 8002348:	40011000 	.word	0x40011000
 800234c:	40011400 	.word	0x40011400
 8002350:	40011800 	.word	0x40011800
 8002354:	0800efe8 	.word	0x0800efe8
 8002358:	10110000 	.word	0x10110000
 800235c:	10210000 	.word	0x10210000
 8002360:	10310000 	.word	0x10310000
 8002364:	10120000 	.word	0x10120000
 8002368:	10220000 	.word	0x10220000
 800236c:	10320000 	.word	0x10320000
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002370:	2300      	movs	r3, #0
 8002372:	623b      	str	r3, [r7, #32]
          break;
 8002374:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002376:	69bb      	ldr	r3, [r7, #24]
 8002378:	2bff      	cmp	r3, #255	; 0xff
 800237a:	d801      	bhi.n	8002380 <HAL_GPIO_Init+0x2c8>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	e001      	b.n	8002384 <HAL_GPIO_Init+0x2cc>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	3304      	adds	r3, #4
 8002384:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002386:	69bb      	ldr	r3, [r7, #24]
 8002388:	2bff      	cmp	r3, #255	; 0xff
 800238a:	d802      	bhi.n	8002392 <HAL_GPIO_Init+0x2da>
 800238c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	e002      	b.n	8002398 <HAL_GPIO_Init+0x2e0>
 8002392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002394:	3b08      	subs	r3, #8
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	210f      	movs	r1, #15
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	fa01 f303 	lsl.w	r3, r1, r3
 80023a6:	43db      	mvns	r3, r3
 80023a8:	401a      	ands	r2, r3
 80023aa:	6a39      	ldr	r1, [r7, #32]
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	fa01 f303 	lsl.w	r3, r1, r3
 80023b2:	431a      	orrs	r2, r3
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	f000 8096 	beq.w	80024f2 <HAL_GPIO_Init+0x43a>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80023c6:	4a52      	ldr	r2, [pc, #328]	; (8002510 <HAL_GPIO_Init+0x458>)
 80023c8:	4b51      	ldr	r3, [pc, #324]	; (8002510 <HAL_GPIO_Init+0x458>)
 80023ca:	699b      	ldr	r3, [r3, #24]
 80023cc:	f043 0301 	orr.w	r3, r3, #1
 80023d0:	6193      	str	r3, [r2, #24]
 80023d2:	4b4f      	ldr	r3, [pc, #316]	; (8002510 <HAL_GPIO_Init+0x458>)
 80023d4:	699b      	ldr	r3, [r3, #24]
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	60bb      	str	r3, [r7, #8]
 80023dc:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80023de:	4a4d      	ldr	r2, [pc, #308]	; (8002514 <HAL_GPIO_Init+0x45c>)
 80023e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e2:	089b      	lsrs	r3, r3, #2
 80023e4:	3302      	adds	r3, #2
 80023e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023ea:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80023ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ee:	f003 0303 	and.w	r3, r3, #3
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	220f      	movs	r2, #15
 80023f6:	fa02 f303 	lsl.w	r3, r2, r3
 80023fa:	43db      	mvns	r3, r3
 80023fc:	68fa      	ldr	r2, [r7, #12]
 80023fe:	4013      	ands	r3, r2
 8002400:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a44      	ldr	r2, [pc, #272]	; (8002518 <HAL_GPIO_Init+0x460>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d013      	beq.n	8002432 <HAL_GPIO_Init+0x37a>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a43      	ldr	r2, [pc, #268]	; (800251c <HAL_GPIO_Init+0x464>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d00d      	beq.n	800242e <HAL_GPIO_Init+0x376>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a42      	ldr	r2, [pc, #264]	; (8002520 <HAL_GPIO_Init+0x468>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d007      	beq.n	800242a <HAL_GPIO_Init+0x372>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a41      	ldr	r2, [pc, #260]	; (8002524 <HAL_GPIO_Init+0x46c>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d101      	bne.n	8002426 <HAL_GPIO_Init+0x36e>
 8002422:	2303      	movs	r3, #3
 8002424:	e006      	b.n	8002434 <HAL_GPIO_Init+0x37c>
 8002426:	2304      	movs	r3, #4
 8002428:	e004      	b.n	8002434 <HAL_GPIO_Init+0x37c>
 800242a:	2302      	movs	r3, #2
 800242c:	e002      	b.n	8002434 <HAL_GPIO_Init+0x37c>
 800242e:	2301      	movs	r3, #1
 8002430:	e000      	b.n	8002434 <HAL_GPIO_Init+0x37c>
 8002432:	2300      	movs	r3, #0
 8002434:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002436:	f002 0203 	and.w	r2, r2, #3
 800243a:	0092      	lsls	r2, r2, #2
 800243c:	4093      	lsls	r3, r2
 800243e:	68fa      	ldr	r2, [r7, #12]
 8002440:	4313      	orrs	r3, r2
 8002442:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002444:	4933      	ldr	r1, [pc, #204]	; (8002514 <HAL_GPIO_Init+0x45c>)
 8002446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002448:	089b      	lsrs	r3, r3, #2
 800244a:	3302      	adds	r3, #2
 800244c:	68fa      	ldr	r2, [r7, #12]
 800244e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d006      	beq.n	800246c <HAL_GPIO_Init+0x3b4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800245e:	4932      	ldr	r1, [pc, #200]	; (8002528 <HAL_GPIO_Init+0x470>)
 8002460:	4b31      	ldr	r3, [pc, #196]	; (8002528 <HAL_GPIO_Init+0x470>)
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	69bb      	ldr	r3, [r7, #24]
 8002466:	4313      	orrs	r3, r2
 8002468:	600b      	str	r3, [r1, #0]
 800246a:	e006      	b.n	800247a <HAL_GPIO_Init+0x3c2>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800246c:	492e      	ldr	r1, [pc, #184]	; (8002528 <HAL_GPIO_Init+0x470>)
 800246e:	4b2e      	ldr	r3, [pc, #184]	; (8002528 <HAL_GPIO_Init+0x470>)
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	43db      	mvns	r3, r3
 8002476:	4013      	ands	r3, r2
 8002478:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d006      	beq.n	8002494 <HAL_GPIO_Init+0x3dc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002486:	4928      	ldr	r1, [pc, #160]	; (8002528 <HAL_GPIO_Init+0x470>)
 8002488:	4b27      	ldr	r3, [pc, #156]	; (8002528 <HAL_GPIO_Init+0x470>)
 800248a:	685a      	ldr	r2, [r3, #4]
 800248c:	69bb      	ldr	r3, [r7, #24]
 800248e:	4313      	orrs	r3, r2
 8002490:	604b      	str	r3, [r1, #4]
 8002492:	e006      	b.n	80024a2 <HAL_GPIO_Init+0x3ea>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002494:	4924      	ldr	r1, [pc, #144]	; (8002528 <HAL_GPIO_Init+0x470>)
 8002496:	4b24      	ldr	r3, [pc, #144]	; (8002528 <HAL_GPIO_Init+0x470>)
 8002498:	685a      	ldr	r2, [r3, #4]
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	43db      	mvns	r3, r3
 800249e:	4013      	ands	r3, r2
 80024a0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d006      	beq.n	80024bc <HAL_GPIO_Init+0x404>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80024ae:	491e      	ldr	r1, [pc, #120]	; (8002528 <HAL_GPIO_Init+0x470>)
 80024b0:	4b1d      	ldr	r3, [pc, #116]	; (8002528 <HAL_GPIO_Init+0x470>)
 80024b2:	689a      	ldr	r2, [r3, #8]
 80024b4:	69bb      	ldr	r3, [r7, #24]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	608b      	str	r3, [r1, #8]
 80024ba:	e006      	b.n	80024ca <HAL_GPIO_Init+0x412>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80024bc:	491a      	ldr	r1, [pc, #104]	; (8002528 <HAL_GPIO_Init+0x470>)
 80024be:	4b1a      	ldr	r3, [pc, #104]	; (8002528 <HAL_GPIO_Init+0x470>)
 80024c0:	689a      	ldr	r2, [r3, #8]
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	43db      	mvns	r3, r3
 80024c6:	4013      	ands	r3, r2
 80024c8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d006      	beq.n	80024e4 <HAL_GPIO_Init+0x42c>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80024d6:	4914      	ldr	r1, [pc, #80]	; (8002528 <HAL_GPIO_Init+0x470>)
 80024d8:	4b13      	ldr	r3, [pc, #76]	; (8002528 <HAL_GPIO_Init+0x470>)
 80024da:	68da      	ldr	r2, [r3, #12]
 80024dc:	69bb      	ldr	r3, [r7, #24]
 80024de:	4313      	orrs	r3, r2
 80024e0:	60cb      	str	r3, [r1, #12]
 80024e2:	e006      	b.n	80024f2 <HAL_GPIO_Init+0x43a>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80024e4:	4910      	ldr	r1, [pc, #64]	; (8002528 <HAL_GPIO_Init+0x470>)
 80024e6:	4b10      	ldr	r3, [pc, #64]	; (8002528 <HAL_GPIO_Init+0x470>)
 80024e8:	68da      	ldr	r2, [r3, #12]
 80024ea:	69bb      	ldr	r3, [r7, #24]
 80024ec:	43db      	mvns	r3, r3
 80024ee:	4013      	ands	r3, r2
 80024f0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80024f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f4:	3301      	adds	r3, #1
 80024f6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002502:	2b00      	cmp	r3, #0
 8002504:	f47f ae4f 	bne.w	80021a6 <HAL_GPIO_Init+0xee>
  }
}
 8002508:	bf00      	nop
 800250a:	3728      	adds	r7, #40	; 0x28
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	40021000 	.word	0x40021000
 8002514:	40010000 	.word	0x40010000
 8002518:	40010800 	.word	0x40010800
 800251c:	40010c00 	.word	0x40010c00
 8002520:	40011000 	.word	0x40011000
 8002524:	40011400 	.word	0x40011400
 8002528:	40010400 	.word	0x40010400

0800252c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b082      	sub	sp, #8
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	460b      	mov	r3, r1
 8002536:	807b      	strh	r3, [r7, #2]
 8002538:	4613      	mov	r3, r2
 800253a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800253c:	887b      	ldrh	r3, [r7, #2]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d004      	beq.n	800254c <HAL_GPIO_WritePin+0x20>
 8002542:	887b      	ldrh	r3, [r7, #2]
 8002544:	0c1b      	lsrs	r3, r3, #16
 8002546:	041b      	lsls	r3, r3, #16
 8002548:	2b00      	cmp	r3, #0
 800254a:	d004      	beq.n	8002556 <HAL_GPIO_WritePin+0x2a>
 800254c:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 8002550:	480e      	ldr	r0, [pc, #56]	; (800258c <HAL_GPIO_WritePin+0x60>)
 8002552:	f7fe fddd 	bl	8001110 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8002556:	787b      	ldrb	r3, [r7, #1]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d007      	beq.n	800256c <HAL_GPIO_WritePin+0x40>
 800255c:	787b      	ldrb	r3, [r7, #1]
 800255e:	2b01      	cmp	r3, #1
 8002560:	d004      	beq.n	800256c <HAL_GPIO_WritePin+0x40>
 8002562:	f240 11d5 	movw	r1, #469	; 0x1d5
 8002566:	4809      	ldr	r0, [pc, #36]	; (800258c <HAL_GPIO_WritePin+0x60>)
 8002568:	f7fe fdd2 	bl	8001110 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 800256c:	787b      	ldrb	r3, [r7, #1]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d003      	beq.n	800257a <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002572:	887a      	ldrh	r2, [r7, #2]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002578:	e003      	b.n	8002582 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800257a:	887b      	ldrh	r3, [r7, #2]
 800257c:	041a      	lsls	r2, r3, #16
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	611a      	str	r2, [r3, #16]
}
 8002582:	bf00      	nop
 8002584:	3708      	adds	r7, #8
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	0800efe8 	.word	0x0800efe8

08002590 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002590:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002592:	b08b      	sub	sp, #44	; 0x2c
 8002594:	af06      	add	r7, sp, #24
 8002596:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d101      	bne.n	80025a2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e106      	b.n	80027b0 <HAL_PCD_Init+0x220>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a84      	ldr	r2, [pc, #528]	; (80027b8 <HAL_PCD_Init+0x228>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d003      	beq.n	80025b4 <HAL_PCD_Init+0x24>
 80025ac:	218e      	movs	r1, #142	; 0x8e
 80025ae:	4883      	ldr	r0, [pc, #524]	; (80027bc <HAL_PCD_Init+0x22c>)
 80025b0:	f7fe fdae 	bl	8001110 <assert_failed>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80025ba:	b2db      	uxtb	r3, r3
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d106      	bne.n	80025ce <HAL_PCD_Init+0x3e>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2200      	movs	r2, #0
 80025c4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80025c8:	6878      	ldr	r0, [r7, #4]
 80025ca:	f008 ff13 	bl	800b3f4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2203      	movs	r2, #3
 80025d2:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4618      	mov	r0, r3
 80025dc:	f003 fd66 	bl	80060ac <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	603b      	str	r3, [r7, #0]
 80025e6:	687e      	ldr	r6, [r7, #4]
 80025e8:	466d      	mov	r5, sp
 80025ea:	f106 0410 	add.w	r4, r6, #16
 80025ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80025f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80025f2:	6823      	ldr	r3, [r4, #0]
 80025f4:	602b      	str	r3, [r5, #0]
 80025f6:	1d33      	adds	r3, r6, #4
 80025f8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80025fa:	6838      	ldr	r0, [r7, #0]
 80025fc:	f003 fd30 	bl	8006060 <USB_CoreInit>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d005      	beq.n	8002612 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2202      	movs	r2, #2
 800260a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e0ce      	b.n	80027b0 <HAL_PCD_Init+0x220>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2100      	movs	r1, #0
 8002618:	4618      	mov	r0, r3
 800261a:	f003 fd61 	bl	80060e0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800261e:	2300      	movs	r3, #0
 8002620:	73fb      	strb	r3, [r7, #15]
 8002622:	e04c      	b.n	80026be <HAL_PCD_Init+0x12e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002624:	7bfb      	ldrb	r3, [r7, #15]
 8002626:	6879      	ldr	r1, [r7, #4]
 8002628:	1c5a      	adds	r2, r3, #1
 800262a:	4613      	mov	r3, r2
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	4413      	add	r3, r2
 8002630:	00db      	lsls	r3, r3, #3
 8002632:	440b      	add	r3, r1
 8002634:	3301      	adds	r3, #1
 8002636:	2201      	movs	r2, #1
 8002638:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800263a:	7bfb      	ldrb	r3, [r7, #15]
 800263c:	6879      	ldr	r1, [r7, #4]
 800263e:	1c5a      	adds	r2, r3, #1
 8002640:	4613      	mov	r3, r2
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	4413      	add	r3, r2
 8002646:	00db      	lsls	r3, r3, #3
 8002648:	440b      	add	r3, r1
 800264a:	7bfa      	ldrb	r2, [r7, #15]
 800264c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800264e:	7bfa      	ldrb	r2, [r7, #15]
 8002650:	7bfb      	ldrb	r3, [r7, #15]
 8002652:	b298      	uxth	r0, r3
 8002654:	6879      	ldr	r1, [r7, #4]
 8002656:	4613      	mov	r3, r2
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	4413      	add	r3, r2
 800265c:	00db      	lsls	r3, r3, #3
 800265e:	440b      	add	r3, r1
 8002660:	3336      	adds	r3, #54	; 0x36
 8002662:	4602      	mov	r2, r0
 8002664:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002666:	7bfb      	ldrb	r3, [r7, #15]
 8002668:	6879      	ldr	r1, [r7, #4]
 800266a:	1c5a      	adds	r2, r3, #1
 800266c:	4613      	mov	r3, r2
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	4413      	add	r3, r2
 8002672:	00db      	lsls	r3, r3, #3
 8002674:	440b      	add	r3, r1
 8002676:	3303      	adds	r3, #3
 8002678:	2200      	movs	r2, #0
 800267a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800267c:	7bfa      	ldrb	r2, [r7, #15]
 800267e:	6879      	ldr	r1, [r7, #4]
 8002680:	4613      	mov	r3, r2
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	4413      	add	r3, r2
 8002686:	00db      	lsls	r3, r3, #3
 8002688:	440b      	add	r3, r1
 800268a:	3338      	adds	r3, #56	; 0x38
 800268c:	2200      	movs	r2, #0
 800268e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002690:	7bfa      	ldrb	r2, [r7, #15]
 8002692:	6879      	ldr	r1, [r7, #4]
 8002694:	4613      	mov	r3, r2
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	4413      	add	r3, r2
 800269a:	00db      	lsls	r3, r3, #3
 800269c:	440b      	add	r3, r1
 800269e:	333c      	adds	r3, #60	; 0x3c
 80026a0:	2200      	movs	r2, #0
 80026a2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80026a4:	7bfa      	ldrb	r2, [r7, #15]
 80026a6:	6879      	ldr	r1, [r7, #4]
 80026a8:	4613      	mov	r3, r2
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	4413      	add	r3, r2
 80026ae:	00db      	lsls	r3, r3, #3
 80026b0:	440b      	add	r3, r1
 80026b2:	3340      	adds	r3, #64	; 0x40
 80026b4:	2200      	movs	r2, #0
 80026b6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026b8:	7bfb      	ldrb	r3, [r7, #15]
 80026ba:	3301      	adds	r3, #1
 80026bc:	73fb      	strb	r3, [r7, #15]
 80026be:	7bfa      	ldrb	r2, [r7, #15]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d3ad      	bcc.n	8002624 <HAL_PCD_Init+0x94>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026c8:	2300      	movs	r3, #0
 80026ca:	73fb      	strb	r3, [r7, #15]
 80026cc:	e044      	b.n	8002758 <HAL_PCD_Init+0x1c8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80026ce:	7bfa      	ldrb	r2, [r7, #15]
 80026d0:	6879      	ldr	r1, [r7, #4]
 80026d2:	4613      	mov	r3, r2
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	4413      	add	r3, r2
 80026d8:	00db      	lsls	r3, r3, #3
 80026da:	440b      	add	r3, r1
 80026dc:	f203 1369 	addw	r3, r3, #361	; 0x169
 80026e0:	2200      	movs	r2, #0
 80026e2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80026e4:	7bfa      	ldrb	r2, [r7, #15]
 80026e6:	6879      	ldr	r1, [r7, #4]
 80026e8:	4613      	mov	r3, r2
 80026ea:	009b      	lsls	r3, r3, #2
 80026ec:	4413      	add	r3, r2
 80026ee:	00db      	lsls	r3, r3, #3
 80026f0:	440b      	add	r3, r1
 80026f2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80026f6:	7bfa      	ldrb	r2, [r7, #15]
 80026f8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80026fa:	7bfa      	ldrb	r2, [r7, #15]
 80026fc:	6879      	ldr	r1, [r7, #4]
 80026fe:	4613      	mov	r3, r2
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	4413      	add	r3, r2
 8002704:	00db      	lsls	r3, r3, #3
 8002706:	440b      	add	r3, r1
 8002708:	f203 136b 	addw	r3, r3, #363	; 0x16b
 800270c:	2200      	movs	r2, #0
 800270e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002710:	7bfa      	ldrb	r2, [r7, #15]
 8002712:	6879      	ldr	r1, [r7, #4]
 8002714:	4613      	mov	r3, r2
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	4413      	add	r3, r2
 800271a:	00db      	lsls	r3, r3, #3
 800271c:	440b      	add	r3, r1
 800271e:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8002722:	2200      	movs	r2, #0
 8002724:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002726:	7bfa      	ldrb	r2, [r7, #15]
 8002728:	6879      	ldr	r1, [r7, #4]
 800272a:	4613      	mov	r3, r2
 800272c:	009b      	lsls	r3, r3, #2
 800272e:	4413      	add	r3, r2
 8002730:	00db      	lsls	r3, r3, #3
 8002732:	440b      	add	r3, r1
 8002734:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8002738:	2200      	movs	r2, #0
 800273a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800273c:	7bfa      	ldrb	r2, [r7, #15]
 800273e:	6879      	ldr	r1, [r7, #4]
 8002740:	4613      	mov	r3, r2
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	4413      	add	r3, r2
 8002746:	00db      	lsls	r3, r3, #3
 8002748:	440b      	add	r3, r1
 800274a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800274e:	2200      	movs	r2, #0
 8002750:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002752:	7bfb      	ldrb	r3, [r7, #15]
 8002754:	3301      	adds	r3, #1
 8002756:	73fb      	strb	r3, [r7, #15]
 8002758:	7bfa      	ldrb	r2, [r7, #15]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	429a      	cmp	r2, r3
 8002760:	d3b5      	bcc.n	80026ce <HAL_PCD_Init+0x13e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	603b      	str	r3, [r7, #0]
 8002768:	687e      	ldr	r6, [r7, #4]
 800276a:	466d      	mov	r5, sp
 800276c:	f106 0410 	add.w	r4, r6, #16
 8002770:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002772:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002774:	6823      	ldr	r3, [r4, #0]
 8002776:	602b      	str	r3, [r5, #0]
 8002778:	1d33      	adds	r3, r6, #4
 800277a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800277c:	6838      	ldr	r0, [r7, #0]
 800277e:	f003 fcbb 	bl	80060f8 <USB_DevInit>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d005      	beq.n	8002794 <HAL_PCD_Init+0x204>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2202      	movs	r2, #2
 800278c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e00d      	b.n	80027b0 <HAL_PCD_Init+0x220>
  }

  hpcd->USB_Address = 0U;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2200      	movs	r2, #0
 8002798:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2201      	movs	r2, #1
 80027a0:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4618      	mov	r0, r3
 80027aa:	f005 fe36 	bl	800841a <USB_DevDisconnect>

  return HAL_OK;
 80027ae:	2300      	movs	r3, #0
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3714      	adds	r7, #20
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027b8:	40005c00 	.word	0x40005c00
 80027bc:	0800f024 	.word	0x0800f024

080027c0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d101      	bne.n	80027d6 <HAL_PCD_Start+0x16>
 80027d2:	2302      	movs	r3, #2
 80027d4:	e016      	b.n	8002804 <HAL_PCD_Start+0x44>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2201      	movs	r2, #1
 80027da:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4618      	mov	r0, r3
 80027e4:	f003 fc4c 	bl	8006080 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80027e8:	2101      	movs	r1, #1
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f009 f875 	bl	800b8da <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4618      	mov	r0, r3
 80027f6:	f005 fe06 	bl	8008406 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002802:	2300      	movs	r3, #0
}
 8002804:	4618      	mov	r0, r3
 8002806:	3708      	adds	r7, #8
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}

0800280c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b088      	sub	sp, #32
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4618      	mov	r0, r3
 800281a:	f005 fe08 	bl	800842e <USB_ReadInterrupts>
 800281e:	4603      	mov	r3, r0
 8002820:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002824:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002828:	d102      	bne.n	8002830 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f000 fb61 	bl	8002ef2 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4618      	mov	r0, r3
 8002836:	f005 fdfa 	bl	800842e <USB_ReadInterrupts>
 800283a:	4603      	mov	r3, r0
 800283c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002840:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002844:	d112      	bne.n	800286c <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	6812      	ldr	r2, [r2, #0]
 800284e:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8002852:	b292      	uxth	r2, r2
 8002854:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002858:	b292      	uxth	r2, r2
 800285a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f008 fe43 	bl	800b4ea <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002864:	2100      	movs	r1, #0
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f000 f925 	bl	8002ab6 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4618      	mov	r0, r3
 8002872:	f005 fddc 	bl	800842e <USB_ReadInterrupts>
 8002876:	4603      	mov	r3, r0
 8002878:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800287c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002880:	d10b      	bne.n	800289a <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	6812      	ldr	r2, [r2, #0]
 800288a:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 800288e:	b292      	uxth	r2, r2
 8002890:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002894:	b292      	uxth	r2, r2
 8002896:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4618      	mov	r0, r3
 80028a0:	f005 fdc5 	bl	800842e <USB_ReadInterrupts>
 80028a4:	4603      	mov	r3, r0
 80028a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028ae:	d10b      	bne.n	80028c8 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	687a      	ldr	r2, [r7, #4]
 80028b6:	6812      	ldr	r2, [r2, #0]
 80028b8:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 80028bc:	b292      	uxth	r2, r2
 80028be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80028c2:	b292      	uxth	r2, r2
 80028c4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4618      	mov	r0, r3
 80028ce:	f005 fdae 	bl	800842e <USB_ReadInterrupts>
 80028d2:	4603      	mov	r3, r0
 80028d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028dc:	d126      	bne.n	800292c <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	6812      	ldr	r2, [r2, #0]
 80028e6:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 80028ea:	b292      	uxth	r2, r2
 80028ec:	f022 0204 	bic.w	r2, r2, #4
 80028f0:	b292      	uxth	r2, r2
 80028f2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	687a      	ldr	r2, [r7, #4]
 80028fc:	6812      	ldr	r2, [r2, #0]
 80028fe:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 8002902:	b292      	uxth	r2, r2
 8002904:	f022 0208 	bic.w	r2, r2, #8
 8002908:	b292      	uxth	r2, r2
 800290a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f008 fe24 	bl	800b55c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	687a      	ldr	r2, [r7, #4]
 800291a:	6812      	ldr	r2, [r2, #0]
 800291c:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8002920:	b292      	uxth	r2, r2
 8002922:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002926:	b292      	uxth	r2, r2
 8002928:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4618      	mov	r0, r3
 8002932:	f005 fd7c 	bl	800842e <USB_ReadInterrupts>
 8002936:	4603      	mov	r3, r0
 8002938:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800293c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002940:	f040 8084 	bne.w	8002a4c <HAL_PCD_IRQHandler+0x240>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8002944:	2300      	movs	r3, #0
 8002946:	77fb      	strb	r3, [r7, #31]
 8002948:	e011      	b.n	800296e <HAL_PCD_IRQHandler+0x162>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 800294a:	7ffb      	ldrb	r3, [r7, #31]
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	6812      	ldr	r2, [r2, #0]
 8002950:	4611      	mov	r1, r2
 8002952:	7ffa      	ldrb	r2, [r7, #31]
 8002954:	0092      	lsls	r2, r2, #2
 8002956:	440a      	add	r2, r1
 8002958:	8812      	ldrh	r2, [r2, #0]
 800295a:	b292      	uxth	r2, r2
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	f107 0120 	add.w	r1, r7, #32
 8002962:	440b      	add	r3, r1
 8002964:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 8002968:	7ffb      	ldrb	r3, [r7, #31]
 800296a:	3301      	adds	r3, #1
 800296c:	77fb      	strb	r3, [r7, #31]
 800296e:	7ffb      	ldrb	r3, [r7, #31]
 8002970:	2b07      	cmp	r3, #7
 8002972:	d9ea      	bls.n	800294a <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	6812      	ldr	r2, [r2, #0]
 800297c:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 8002980:	b292      	uxth	r2, r2
 8002982:	f042 0201 	orr.w	r2, r2, #1
 8002986:	b292      	uxth	r2, r2
 8002988:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	6812      	ldr	r2, [r2, #0]
 8002994:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 8002998:	b292      	uxth	r2, r2
 800299a:	f022 0201 	bic.w	r2, r2, #1
 800299e:	b292      	uxth	r2, r2
 80029a0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 80029a4:	bf00      	nop
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80029ae:	b29b      	uxth	r3, r3
 80029b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d0f6      	beq.n	80029a6 <HAL_PCD_IRQHandler+0x19a>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	6812      	ldr	r2, [r2, #0]
 80029c0:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 80029c4:	b292      	uxth	r2, r2
 80029c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029ca:	b292      	uxth	r2, r2
 80029cc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 80029d0:	2300      	movs	r3, #0
 80029d2:	77fb      	strb	r3, [r7, #31]
 80029d4:	e010      	b.n	80029f8 <HAL_PCD_IRQHandler+0x1ec>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	461a      	mov	r2, r3
 80029dc:	7ffb      	ldrb	r3, [r7, #31]
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	441a      	add	r2, r3
 80029e2:	7ffb      	ldrb	r3, [r7, #31]
 80029e4:	005b      	lsls	r3, r3, #1
 80029e6:	f107 0120 	add.w	r1, r7, #32
 80029ea:	440b      	add	r3, r1
 80029ec:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 80029f0:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 80029f2:	7ffb      	ldrb	r3, [r7, #31]
 80029f4:	3301      	adds	r3, #1
 80029f6:	77fb      	strb	r3, [r7, #31]
 80029f8:	7ffb      	ldrb	r3, [r7, #31]
 80029fa:	2b07      	cmp	r3, #7
 80029fc:	d9eb      	bls.n	80029d6 <HAL_PCD_IRQHandler+0x1ca>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	687a      	ldr	r2, [r7, #4]
 8002a04:	6812      	ldr	r2, [r2, #0]
 8002a06:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 8002a0a:	b292      	uxth	r2, r2
 8002a0c:	f042 0208 	orr.w	r2, r2, #8
 8002a10:	b292      	uxth	r2, r2
 8002a12:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	687a      	ldr	r2, [r7, #4]
 8002a1c:	6812      	ldr	r2, [r2, #0]
 8002a1e:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8002a22:	b292      	uxth	r2, r2
 8002a24:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a28:	b292      	uxth	r2, r2
 8002a2a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	687a      	ldr	r2, [r7, #4]
 8002a34:	6812      	ldr	r2, [r2, #0]
 8002a36:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 8002a3a:	b292      	uxth	r2, r2
 8002a3c:	f042 0204 	orr.w	r2, r2, #4
 8002a40:	b292      	uxth	r2, r2
 8002a42:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f008 fd6e 	bl	800b528 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4618      	mov	r0, r3
 8002a52:	f005 fcec 	bl	800842e <USB_ReadInterrupts>
 8002a56:	4603      	mov	r3, r0
 8002a58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a60:	d10e      	bne.n	8002a80 <HAL_PCD_IRQHandler+0x274>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	6812      	ldr	r2, [r2, #0]
 8002a6a:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8002a6e:	b292      	uxth	r2, r2
 8002a70:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002a74:	b292      	uxth	r2, r2
 8002a76:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f008 fd27 	bl	800b4ce <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4618      	mov	r0, r3
 8002a86:	f005 fcd2 	bl	800842e <USB_ReadInterrupts>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a94:	d10b      	bne.n	8002aae <HAL_PCD_IRQHandler+0x2a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	687a      	ldr	r2, [r7, #4]
 8002a9c:	6812      	ldr	r2, [r2, #0]
 8002a9e:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8002aa2:	b292      	uxth	r2, r2
 8002aa4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002aa8:	b292      	uxth	r2, r2
 8002aaa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8002aae:	bf00      	nop
 8002ab0:	3720      	adds	r7, #32
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}

08002ab6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002ab6:	b580      	push	{r7, lr}
 8002ab8:	b082      	sub	sp, #8
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	6078      	str	r0, [r7, #4]
 8002abe:	460b      	mov	r3, r1
 8002ac0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d101      	bne.n	8002ad0 <HAL_PCD_SetAddress+0x1a>
 8002acc:	2302      	movs	r3, #2
 8002ace:	e013      	b.n	8002af8 <HAL_PCD_SetAddress+0x42>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	78fa      	ldrb	r2, [r7, #3]
 8002adc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	78fa      	ldrb	r2, [r7, #3]
 8002ae6:	4611      	mov	r1, r2
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f005 fc79 	bl	80083e0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002af6:	2300      	movs	r3, #0
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3708      	adds	r7, #8
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	4608      	mov	r0, r1
 8002b0a:	4611      	mov	r1, r2
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	4603      	mov	r3, r0
 8002b10:	70fb      	strb	r3, [r7, #3]
 8002b12:	460b      	mov	r3, r1
 8002b14:	803b      	strh	r3, [r7, #0]
 8002b16:	4613      	mov	r3, r2
 8002b18:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002b1e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	da0e      	bge.n	8002b44 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b26:	78fb      	ldrb	r3, [r7, #3]
 8002b28:	f003 0307 	and.w	r3, r3, #7
 8002b2c:	1c5a      	adds	r2, r3, #1
 8002b2e:	4613      	mov	r3, r2
 8002b30:	009b      	lsls	r3, r3, #2
 8002b32:	4413      	add	r3, r2
 8002b34:	00db      	lsls	r3, r3, #3
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	4413      	add	r3, r2
 8002b3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	705a      	strb	r2, [r3, #1]
 8002b42:	e00e      	b.n	8002b62 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002b44:	78fb      	ldrb	r3, [r7, #3]
 8002b46:	f003 0207 	and.w	r2, r3, #7
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	009b      	lsls	r3, r3, #2
 8002b4e:	4413      	add	r3, r2
 8002b50:	00db      	lsls	r3, r3, #3
 8002b52:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	4413      	add	r3, r2
 8002b5a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002b62:	78fb      	ldrb	r3, [r7, #3]
 8002b64:	f003 0307 	and.w	r3, r3, #7
 8002b68:	b2da      	uxtb	r2, r3
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002b6e:	883a      	ldrh	r2, [r7, #0]
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	78ba      	ldrb	r2, [r7, #2]
 8002b78:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	785b      	ldrb	r3, [r3, #1]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d004      	beq.n	8002b8c <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	781b      	ldrb	r3, [r3, #0]
 8002b86:	b29a      	uxth	r2, r3
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002b8c:	78bb      	ldrb	r3, [r7, #2]
 8002b8e:	2b02      	cmp	r3, #2
 8002b90:	d102      	bne.n	8002b98 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	2200      	movs	r2, #0
 8002b96:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d101      	bne.n	8002ba6 <HAL_PCD_EP_Open+0xa6>
 8002ba2:	2302      	movs	r3, #2
 8002ba4:	e00e      	b.n	8002bc4 <HAL_PCD_EP_Open+0xc4>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2201      	movs	r2, #1
 8002baa:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	68f9      	ldr	r1, [r7, #12]
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f003 fabf 	bl	8006138 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8002bc2:	7afb      	ldrb	r3, [r7, #11]
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3710      	adds	r7, #16
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
 8002bd4:	460b      	mov	r3, r1
 8002bd6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002bd8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	da0e      	bge.n	8002bfe <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002be0:	78fb      	ldrb	r3, [r7, #3]
 8002be2:	f003 0307 	and.w	r3, r3, #7
 8002be6:	1c5a      	adds	r2, r3, #1
 8002be8:	4613      	mov	r3, r2
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	4413      	add	r3, r2
 8002bee:	00db      	lsls	r3, r3, #3
 8002bf0:	687a      	ldr	r2, [r7, #4]
 8002bf2:	4413      	add	r3, r2
 8002bf4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	705a      	strb	r2, [r3, #1]
 8002bfc:	e00e      	b.n	8002c1c <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002bfe:	78fb      	ldrb	r3, [r7, #3]
 8002c00:	f003 0207 	and.w	r2, r3, #7
 8002c04:	4613      	mov	r3, r2
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	4413      	add	r3, r2
 8002c0a:	00db      	lsls	r3, r3, #3
 8002c0c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002c10:	687a      	ldr	r2, [r7, #4]
 8002c12:	4413      	add	r3, r2
 8002c14:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002c1c:	78fb      	ldrb	r3, [r7, #3]
 8002c1e:	f003 0307 	and.w	r3, r3, #7
 8002c22:	b2da      	uxtb	r2, r3
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d101      	bne.n	8002c36 <HAL_PCD_EP_Close+0x6a>
 8002c32:	2302      	movs	r3, #2
 8002c34:	e00e      	b.n	8002c54 <HAL_PCD_EP_Close+0x88>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2201      	movs	r2, #1
 8002c3a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	68f9      	ldr	r1, [r7, #12]
 8002c44:	4618      	mov	r0, r3
 8002c46:	f003 fddb 	bl	8006800 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8002c52:	2300      	movs	r3, #0
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3710      	adds	r7, #16
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b086      	sub	sp, #24
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	60f8      	str	r0, [r7, #12]
 8002c64:	607a      	str	r2, [r7, #4]
 8002c66:	603b      	str	r3, [r7, #0]
 8002c68:	460b      	mov	r3, r1
 8002c6a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c6c:	7afb      	ldrb	r3, [r7, #11]
 8002c6e:	f003 0207 	and.w	r2, r3, #7
 8002c72:	4613      	mov	r3, r2
 8002c74:	009b      	lsls	r3, r3, #2
 8002c76:	4413      	add	r3, r2
 8002c78:	00db      	lsls	r3, r3, #3
 8002c7a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002c7e:	68fa      	ldr	r2, [r7, #12]
 8002c80:	4413      	add	r3, r2
 8002c82:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	687a      	ldr	r2, [r7, #4]
 8002c88:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	683a      	ldr	r2, [r7, #0]
 8002c8e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	2200      	movs	r2, #0
 8002c94:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002c9c:	7afb      	ldrb	r3, [r7, #11]
 8002c9e:	f003 0307 	and.w	r3, r3, #7
 8002ca2:	b2da      	uxtb	r2, r3
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002ca8:	7afb      	ldrb	r3, [r7, #11]
 8002caa:	f003 0307 	and.w	r3, r3, #7
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d106      	bne.n	8002cc0 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	6979      	ldr	r1, [r7, #20]
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f003 ff8d 	bl	8006bd8 <USB_EPStartXfer>
 8002cbe:	e005      	b.n	8002ccc <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	6979      	ldr	r1, [r7, #20]
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f003 ff86 	bl	8006bd8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002ccc:	2300      	movs	r3, #0
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3718      	adds	r7, #24
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}

08002cd6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002cd6:	b480      	push	{r7}
 8002cd8:	b083      	sub	sp, #12
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	6078      	str	r0, [r7, #4]
 8002cde:	460b      	mov	r3, r1
 8002ce0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002ce2:	78fb      	ldrb	r3, [r7, #3]
 8002ce4:	f003 0207 	and.w	r2, r3, #7
 8002ce8:	6879      	ldr	r1, [r7, #4]
 8002cea:	4613      	mov	r3, r2
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	4413      	add	r3, r2
 8002cf0:	00db      	lsls	r3, r3, #3
 8002cf2:	440b      	add	r3, r1
 8002cf4:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8002cf8:	681b      	ldr	r3, [r3, #0]
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	370c      	adds	r7, #12
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bc80      	pop	{r7}
 8002d02:	4770      	bx	lr

08002d04 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b086      	sub	sp, #24
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	607a      	str	r2, [r7, #4]
 8002d0e:	603b      	str	r3, [r7, #0]
 8002d10:	460b      	mov	r3, r1
 8002d12:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d14:	7afb      	ldrb	r3, [r7, #11]
 8002d16:	f003 0307 	and.w	r3, r3, #7
 8002d1a:	1c5a      	adds	r2, r3, #1
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	4413      	add	r3, r2
 8002d22:	00db      	lsls	r3, r3, #3
 8002d24:	68fa      	ldr	r2, [r7, #12]
 8002d26:	4413      	add	r3, r2
 8002d28:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	687a      	ldr	r2, [r7, #4]
 8002d2e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	683a      	ldr	r2, [r7, #0]
 8002d34:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	2201      	movs	r2, #1
 8002d3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	683a      	ldr	r2, [r7, #0]
 8002d42:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	2200      	movs	r2, #0
 8002d48:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002d50:	7afb      	ldrb	r3, [r7, #11]
 8002d52:	f003 0307 	and.w	r3, r3, #7
 8002d56:	b2da      	uxtb	r2, r3
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002d5c:	7afb      	ldrb	r3, [r7, #11]
 8002d5e:	f003 0307 	and.w	r3, r3, #7
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d106      	bne.n	8002d74 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	6979      	ldr	r1, [r7, #20]
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f003 ff33 	bl	8006bd8 <USB_EPStartXfer>
 8002d72:	e005      	b.n	8002d80 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	6979      	ldr	r1, [r7, #20]
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f003 ff2c 	bl	8006bd8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002d80:	2300      	movs	r3, #0
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3718      	adds	r7, #24
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}

08002d8a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002d8a:	b580      	push	{r7, lr}
 8002d8c:	b084      	sub	sp, #16
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	6078      	str	r0, [r7, #4]
 8002d92:	460b      	mov	r3, r1
 8002d94:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002d96:	78fb      	ldrb	r3, [r7, #3]
 8002d98:	f003 0207 	and.w	r2, r3, #7
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d901      	bls.n	8002da8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	e04c      	b.n	8002e42 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002da8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	da0e      	bge.n	8002dce <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002db0:	78fb      	ldrb	r3, [r7, #3]
 8002db2:	f003 0307 	and.w	r3, r3, #7
 8002db6:	1c5a      	adds	r2, r3, #1
 8002db8:	4613      	mov	r3, r2
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	4413      	add	r3, r2
 8002dbe:	00db      	lsls	r3, r3, #3
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	4413      	add	r3, r2
 8002dc4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2201      	movs	r2, #1
 8002dca:	705a      	strb	r2, [r3, #1]
 8002dcc:	e00c      	b.n	8002de8 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002dce:	78fa      	ldrb	r2, [r7, #3]
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	4413      	add	r3, r2
 8002dd6:	00db      	lsls	r3, r3, #3
 8002dd8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002ddc:	687a      	ldr	r2, [r7, #4]
 8002dde:	4413      	add	r3, r2
 8002de0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2200      	movs	r2, #0
 8002de6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2201      	movs	r2, #1
 8002dec:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002dee:	78fb      	ldrb	r3, [r7, #3]
 8002df0:	f003 0307 	and.w	r3, r3, #7
 8002df4:	b2da      	uxtb	r2, r3
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d101      	bne.n	8002e08 <HAL_PCD_EP_SetStall+0x7e>
 8002e04:	2302      	movs	r3, #2
 8002e06:	e01c      	b.n	8002e42 <HAL_PCD_EP_SetStall+0xb8>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	68f9      	ldr	r1, [r7, #12]
 8002e16:	4618      	mov	r0, r3
 8002e18:	f005 f9e5 	bl	80081e6 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002e1c:	78fb      	ldrb	r3, [r7, #3]
 8002e1e:	f003 0307 	and.w	r3, r3, #7
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d108      	bne.n	8002e38 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8002e30:	4619      	mov	r1, r3
 8002e32:	4610      	mov	r0, r2
 8002e34:	f005 fb0a 	bl	800844c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3710      	adds	r7, #16
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}

08002e4a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002e4a:	b580      	push	{r7, lr}
 8002e4c:	b084      	sub	sp, #16
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	6078      	str	r0, [r7, #4]
 8002e52:	460b      	mov	r3, r1
 8002e54:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002e56:	78fb      	ldrb	r3, [r7, #3]
 8002e58:	f003 020f 	and.w	r2, r3, #15
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d901      	bls.n	8002e68 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e040      	b.n	8002eea <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002e68:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	da0e      	bge.n	8002e8e <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e70:	78fb      	ldrb	r3, [r7, #3]
 8002e72:	f003 0307 	and.w	r3, r3, #7
 8002e76:	1c5a      	adds	r2, r3, #1
 8002e78:	4613      	mov	r3, r2
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	4413      	add	r3, r2
 8002e7e:	00db      	lsls	r3, r3, #3
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	4413      	add	r3, r2
 8002e84:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2201      	movs	r2, #1
 8002e8a:	705a      	strb	r2, [r3, #1]
 8002e8c:	e00e      	b.n	8002eac <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e8e:	78fb      	ldrb	r3, [r7, #3]
 8002e90:	f003 0207 	and.w	r2, r3, #7
 8002e94:	4613      	mov	r3, r2
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	4413      	add	r3, r2
 8002e9a:	00db      	lsls	r3, r3, #3
 8002e9c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	4413      	add	r3, r2
 8002ea4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002eb2:	78fb      	ldrb	r3, [r7, #3]
 8002eb4:	f003 0307 	and.w	r3, r3, #7
 8002eb8:	b2da      	uxtb	r2, r3
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d101      	bne.n	8002ecc <HAL_PCD_EP_ClrStall+0x82>
 8002ec8:	2302      	movs	r3, #2
 8002eca:	e00e      	b.n	8002eea <HAL_PCD_EP_ClrStall+0xa0>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2201      	movs	r2, #1
 8002ed0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	68f9      	ldr	r1, [r7, #12]
 8002eda:	4618      	mov	r0, r3
 8002edc:	f005 f9d3 	bl	8008286 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002ee8:	2300      	movs	r3, #0
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3710      	adds	r7, #16
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}

08002ef2 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002ef2:	b580      	push	{r7, lr}
 8002ef4:	b08e      	sub	sp, #56	; 0x38
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002efa:	e2ec      	b.n	80034d6 <PCD_EP_ISR_Handler+0x5e4>
  {
    wIstr = hpcd->Instance->ISTR;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002f04:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002f06:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	f003 030f 	and.w	r3, r3, #15
 8002f0e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8002f12:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	f040 8161 	bne.w	80031de <PCD_EP_ISR_Handler+0x2ec>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002f1c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002f1e:	f003 0310 	and.w	r3, r3, #16
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d152      	bne.n	8002fcc <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	881b      	ldrh	r3, [r3, #0]
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002f32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f36:	857b      	strh	r3, [r7, #42]	; 0x2a
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002f3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002f42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002f46:	b29b      	uxth	r3, r3
 8002f48:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	3328      	adds	r3, #40	; 0x28
 8002f4e:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002f58:	b29b      	uxth	r3, r3
 8002f5a:	461a      	mov	r2, r3
 8002f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	00db      	lsls	r3, r3, #3
 8002f62:	4413      	add	r3, r2
 8002f64:	3302      	adds	r3, #2
 8002f66:	005b      	lsls	r3, r3, #1
 8002f68:	687a      	ldr	r2, [r7, #4]
 8002f6a:	6812      	ldr	r2, [r2, #0]
 8002f6c:	4413      	add	r3, r2
 8002f6e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002f72:	881b      	ldrh	r3, [r3, #0]
 8002f74:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f7a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f7e:	695a      	ldr	r2, [r3, #20]
 8002f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f82:	69db      	ldr	r3, [r3, #28]
 8002f84:	441a      	add	r2, r3
 8002f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f88:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002f8a:	2100      	movs	r1, #0
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	f008 fa84 	bl	800b49a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	f000 829b 	beq.w	80034d6 <PCD_EP_ISR_Handler+0x5e4>
 8002fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa2:	699b      	ldr	r3, [r3, #24]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	f040 8296 	bne.w	80034d6 <PCD_EP_ISR_Handler+0x5e4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8002fb4:	b2d2      	uxtb	r2, r2
 8002fb6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002fba:	b2d2      	uxtb	r2, r2
 8002fbc:	b292      	uxth	r2, r2
 8002fbe:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002fca:	e284      	b.n	80034d6 <PCD_EP_ISR_Handler+0x5e4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002fd2:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	881b      	ldrh	r3, [r3, #0]
 8002fda:	847b      	strh	r3, [r7, #34]	; 0x22

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002fdc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002fde:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d034      	beq.n	8003050 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002fee:	b29b      	uxth	r3, r3
 8002ff0:	461a      	mov	r2, r3
 8002ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff4:	781b      	ldrb	r3, [r3, #0]
 8002ff6:	00db      	lsls	r3, r3, #3
 8002ff8:	4413      	add	r3, r2
 8002ffa:	3306      	adds	r3, #6
 8002ffc:	005b      	lsls	r3, r3, #1
 8002ffe:	687a      	ldr	r2, [r7, #4]
 8003000:	6812      	ldr	r2, [r2, #0]
 8003002:	4413      	add	r3, r2
 8003004:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003008:	881b      	ldrh	r3, [r3, #0]
 800300a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800300e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003010:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6818      	ldr	r0, [r3, #0]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 800301c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800301e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003022:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003024:	b29b      	uxth	r3, r3
 8003026:	f005 fa60 	bl	80084ea <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	881b      	ldrh	r3, [r3, #0]
 8003030:	b29a      	uxth	r2, r3
 8003032:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003036:	4013      	ands	r3, r2
 8003038:	843b      	strh	r3, [r7, #32]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	8c3a      	ldrh	r2, [r7, #32]
 8003040:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003044:	b292      	uxth	r2, r2
 8003046:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003048:	6878      	ldr	r0, [r7, #4]
 800304a:	f008 f9f9 	bl	800b440 <HAL_PCD_SetupStageCallback>
 800304e:	e242      	b.n	80034d6 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003050:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8003054:	2b00      	cmp	r3, #0
 8003056:	f280 823e 	bge.w	80034d6 <PCD_EP_ISR_Handler+0x5e4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	881b      	ldrh	r3, [r3, #0]
 8003060:	b29a      	uxth	r2, r3
 8003062:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003066:	4013      	ands	r3, r2
 8003068:	83fb      	strh	r3, [r7, #30]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	8bfa      	ldrh	r2, [r7, #30]
 8003070:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003074:	b292      	uxth	r2, r2
 8003076:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003080:	b29b      	uxth	r3, r3
 8003082:	461a      	mov	r2, r3
 8003084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	00db      	lsls	r3, r3, #3
 800308a:	4413      	add	r3, r2
 800308c:	3306      	adds	r3, #6
 800308e:	005b      	lsls	r3, r3, #1
 8003090:	687a      	ldr	r2, [r7, #4]
 8003092:	6812      	ldr	r2, [r2, #0]
 8003094:	4413      	add	r3, r2
 8003096:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800309a:	881b      	ldrh	r3, [r3, #0]
 800309c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80030a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a2:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80030a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a6:	69db      	ldr	r3, [r3, #28]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d019      	beq.n	80030e0 <PCD_EP_ISR_Handler+0x1ee>
 80030ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ae:	695b      	ldr	r3, [r3, #20]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d015      	beq.n	80030e0 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6818      	ldr	r0, [r3, #0]
 80030b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ba:	6959      	ldr	r1, [r3, #20]
 80030bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030be:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80030c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c2:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80030c4:	b29b      	uxth	r3, r3
 80030c6:	f005 fa10 	bl	80084ea <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80030ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030cc:	695a      	ldr	r2, [r3, #20]
 80030ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d0:	69db      	ldr	r3, [r3, #28]
 80030d2:	441a      	add	r2, r3
 80030d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d6:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80030d8:	2100      	movs	r1, #0
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f008 f9c2 	bl	800b464 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	881b      	ldrh	r3, [r3, #0]
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	f040 81f2 	bne.w	80034d6 <PCD_EP_ISR_Handler+0x5e4>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	61bb      	str	r3, [r7, #24]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003100:	b29b      	uxth	r3, r3
 8003102:	461a      	mov	r2, r3
 8003104:	69bb      	ldr	r3, [r7, #24]
 8003106:	4413      	add	r3, r2
 8003108:	61bb      	str	r3, [r7, #24]
 800310a:	69bb      	ldr	r3, [r7, #24]
 800310c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003110:	617b      	str	r3, [r7, #20]
 8003112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003114:	691b      	ldr	r3, [r3, #16]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d112      	bne.n	8003140 <PCD_EP_ISR_Handler+0x24e>
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	881b      	ldrh	r3, [r3, #0]
 800311e:	b29b      	uxth	r3, r3
 8003120:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003124:	b29a      	uxth	r2, r3
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	801a      	strh	r2, [r3, #0]
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	881b      	ldrh	r3, [r3, #0]
 800312e:	b29b      	uxth	r3, r3
 8003130:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003134:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003138:	b29a      	uxth	r2, r3
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	801a      	strh	r2, [r3, #0]
 800313e:	e02f      	b.n	80031a0 <PCD_EP_ISR_Handler+0x2ae>
 8003140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003142:	691b      	ldr	r3, [r3, #16]
 8003144:	2b3e      	cmp	r3, #62	; 0x3e
 8003146:	d813      	bhi.n	8003170 <PCD_EP_ISR_Handler+0x27e>
 8003148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800314a:	691b      	ldr	r3, [r3, #16]
 800314c:	085b      	lsrs	r3, r3, #1
 800314e:	633b      	str	r3, [r7, #48]	; 0x30
 8003150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003152:	691b      	ldr	r3, [r3, #16]
 8003154:	f003 0301 	and.w	r3, r3, #1
 8003158:	2b00      	cmp	r3, #0
 800315a:	d002      	beq.n	8003162 <PCD_EP_ISR_Handler+0x270>
 800315c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800315e:	3301      	adds	r3, #1
 8003160:	633b      	str	r3, [r7, #48]	; 0x30
 8003162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003164:	b29b      	uxth	r3, r3
 8003166:	029b      	lsls	r3, r3, #10
 8003168:	b29a      	uxth	r2, r3
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	801a      	strh	r2, [r3, #0]
 800316e:	e017      	b.n	80031a0 <PCD_EP_ISR_Handler+0x2ae>
 8003170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003172:	691b      	ldr	r3, [r3, #16]
 8003174:	095b      	lsrs	r3, r3, #5
 8003176:	633b      	str	r3, [r7, #48]	; 0x30
 8003178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800317a:	691b      	ldr	r3, [r3, #16]
 800317c:	f003 031f 	and.w	r3, r3, #31
 8003180:	2b00      	cmp	r3, #0
 8003182:	d102      	bne.n	800318a <PCD_EP_ISR_Handler+0x298>
 8003184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003186:	3b01      	subs	r3, #1
 8003188:	633b      	str	r3, [r7, #48]	; 0x30
 800318a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800318c:	b29b      	uxth	r3, r3
 800318e:	029b      	lsls	r3, r3, #10
 8003190:	b29b      	uxth	r3, r3
 8003192:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003196:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800319a:	b29a      	uxth	r2, r3
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	881b      	ldrh	r3, [r3, #0]
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031b0:	827b      	strh	r3, [r7, #18]
 80031b2:	8a7b      	ldrh	r3, [r7, #18]
 80031b4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80031b8:	827b      	strh	r3, [r7, #18]
 80031ba:	8a7b      	ldrh	r3, [r7, #18]
 80031bc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80031c0:	827b      	strh	r3, [r7, #18]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	8a7b      	ldrh	r3, [r7, #18]
 80031c8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80031cc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80031d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80031d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031d8:	b29b      	uxth	r3, r3
 80031da:	8013      	strh	r3, [r2, #0]
 80031dc:	e17b      	b.n	80034d6 <PCD_EP_ISR_Handler+0x5e4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	461a      	mov	r2, r3
 80031e4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	4413      	add	r3, r2
 80031ec:	881b      	ldrh	r3, [r3, #0]
 80031ee:	847b      	strh	r3, [r7, #34]	; 0x22

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80031f0:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	f280 80ea 	bge.w	80033ce <PCD_EP_ISR_Handler+0x4dc>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	461a      	mov	r2, r3
 8003200:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	4413      	add	r3, r2
 8003208:	881b      	ldrh	r3, [r3, #0]
 800320a:	b29a      	uxth	r2, r3
 800320c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003210:	4013      	ands	r3, r2
 8003212:	823b      	strh	r3, [r7, #16]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	461a      	mov	r2, r3
 800321a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	4413      	add	r3, r2
 8003222:	8a3a      	ldrh	r2, [r7, #16]
 8003224:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003228:	b292      	uxth	r2, r2
 800322a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800322c:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8003230:	4613      	mov	r3, r2
 8003232:	009b      	lsls	r3, r3, #2
 8003234:	4413      	add	r3, r2
 8003236:	00db      	lsls	r3, r3, #3
 8003238:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800323c:	687a      	ldr	r2, [r7, #4]
 800323e:	4413      	add	r3, r2
 8003240:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003244:	7b1b      	ldrb	r3, [r3, #12]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d122      	bne.n	8003290 <PCD_EP_ISR_Handler+0x39e>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003252:	b29b      	uxth	r3, r3
 8003254:	461a      	mov	r2, r3
 8003256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	00db      	lsls	r3, r3, #3
 800325c:	4413      	add	r3, r2
 800325e:	3306      	adds	r3, #6
 8003260:	005b      	lsls	r3, r3, #1
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	6812      	ldr	r2, [r2, #0]
 8003266:	4413      	add	r3, r2
 8003268:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800326c:	881b      	ldrh	r3, [r3, #0]
 800326e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003272:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8003274:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003276:	2b00      	cmp	r3, #0
 8003278:	f000 8087 	beq.w	800338a <PCD_EP_ISR_Handler+0x498>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6818      	ldr	r0, [r3, #0]
 8003280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003282:	6959      	ldr	r1, [r3, #20]
 8003284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003286:	88da      	ldrh	r2, [r3, #6]
 8003288:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800328a:	f005 f92e 	bl	80084ea <USB_ReadPMA>
 800328e:	e07c      	b.n	800338a <PCD_EP_ISR_Handler+0x498>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003292:	78db      	ldrb	r3, [r3, #3]
 8003294:	2b02      	cmp	r3, #2
 8003296:	d108      	bne.n	80032aa <PCD_EP_ISR_Handler+0x3b8>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003298:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800329a:	461a      	mov	r2, r3
 800329c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f000 f927 	bl	80034f2 <HAL_PCD_EP_DB_Receive>
 80032a4:	4603      	mov	r3, r0
 80032a6:	86fb      	strh	r3, [r7, #54]	; 0x36
 80032a8:	e06f      	b.n	800338a <PCD_EP_ISR_Handler+0x498>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	461a      	mov	r2, r3
 80032b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	009b      	lsls	r3, r3, #2
 80032b6:	4413      	add	r3, r2
 80032b8:	881b      	ldrh	r3, [r3, #0]
 80032ba:	b29b      	uxth	r3, r3
 80032bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80032c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032c4:	81fb      	strh	r3, [r7, #14]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	461a      	mov	r2, r3
 80032cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ce:	781b      	ldrb	r3, [r3, #0]
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	441a      	add	r2, r3
 80032d4:	89fb      	ldrh	r3, [r7, #14]
 80032d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80032da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80032de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80032e2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80032e6:	b29b      	uxth	r3, r3
 80032e8:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	461a      	mov	r2, r3
 80032f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f2:	781b      	ldrb	r3, [r3, #0]
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	4413      	add	r3, r2
 80032f8:	881b      	ldrh	r3, [r3, #0]
 80032fa:	b29b      	uxth	r3, r3
 80032fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003300:	2b00      	cmp	r3, #0
 8003302:	d021      	beq.n	8003348 <PCD_EP_ISR_Handler+0x456>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800330c:	b29b      	uxth	r3, r3
 800330e:	461a      	mov	r2, r3
 8003310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003312:	781b      	ldrb	r3, [r3, #0]
 8003314:	00db      	lsls	r3, r3, #3
 8003316:	4413      	add	r3, r2
 8003318:	3302      	adds	r3, #2
 800331a:	005b      	lsls	r3, r3, #1
 800331c:	687a      	ldr	r2, [r7, #4]
 800331e:	6812      	ldr	r2, [r2, #0]
 8003320:	4413      	add	r3, r2
 8003322:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003326:	881b      	ldrh	r3, [r3, #0]
 8003328:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800332c:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 800332e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003330:	2b00      	cmp	r3, #0
 8003332:	d02a      	beq.n	800338a <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6818      	ldr	r0, [r3, #0]
 8003338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800333a:	6959      	ldr	r1, [r3, #20]
 800333c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800333e:	891a      	ldrh	r2, [r3, #8]
 8003340:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003342:	f005 f8d2 	bl	80084ea <USB_ReadPMA>
 8003346:	e020      	b.n	800338a <PCD_EP_ISR_Handler+0x498>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003350:	b29b      	uxth	r3, r3
 8003352:	461a      	mov	r2, r3
 8003354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003356:	781b      	ldrb	r3, [r3, #0]
 8003358:	00db      	lsls	r3, r3, #3
 800335a:	4413      	add	r3, r2
 800335c:	3306      	adds	r3, #6
 800335e:	005b      	lsls	r3, r3, #1
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	6812      	ldr	r2, [r2, #0]
 8003364:	4413      	add	r3, r2
 8003366:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800336a:	881b      	ldrh	r3, [r3, #0]
 800336c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003370:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8003372:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003374:	2b00      	cmp	r3, #0
 8003376:	d008      	beq.n	800338a <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6818      	ldr	r0, [r3, #0]
 800337c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800337e:	6959      	ldr	r1, [r3, #20]
 8003380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003382:	895a      	ldrh	r2, [r3, #10]
 8003384:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003386:	f005 f8b0 	bl	80084ea <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800338a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800338c:	69da      	ldr	r2, [r3, #28]
 800338e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003390:	441a      	add	r2, r3
 8003392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003394:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003398:	695a      	ldr	r2, [r3, #20]
 800339a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800339c:	441a      	add	r2, r3
 800339e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a0:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80033a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a4:	699b      	ldr	r3, [r3, #24]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d004      	beq.n	80033b4 <PCD_EP_ISR_Handler+0x4c2>
 80033aa:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80033ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ae:	691b      	ldr	r3, [r3, #16]
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d206      	bcs.n	80033c2 <PCD_EP_ISR_Handler+0x4d0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80033b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b6:	781b      	ldrb	r3, [r3, #0]
 80033b8:	4619      	mov	r1, r3
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f008 f852 	bl	800b464 <HAL_PCD_DataOutStageCallback>
 80033c0:	e005      	b.n	80033ce <PCD_EP_ISR_Handler+0x4dc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80033c8:	4618      	mov	r0, r3
 80033ca:	f003 fc05 	bl	8006bd8 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80033ce:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80033d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d07e      	beq.n	80034d6 <PCD_EP_ISR_Handler+0x5e4>
      {
        ep = &hpcd->IN_ep[epindex];
 80033d8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80033dc:	1c5a      	adds	r2, r3, #1
 80033de:	4613      	mov	r3, r2
 80033e0:	009b      	lsls	r3, r3, #2
 80033e2:	4413      	add	r3, r2
 80033e4:	00db      	lsls	r3, r3, #3
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	4413      	add	r3, r2
 80033ea:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	461a      	mov	r2, r3
 80033f2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	4413      	add	r3, r2
 80033fa:	881b      	ldrh	r3, [r3, #0]
 80033fc:	b29b      	uxth	r3, r3
 80033fe:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003402:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003406:	81bb      	strh	r3, [r7, #12]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	461a      	mov	r2, r3
 800340e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	441a      	add	r2, r3
 8003416:	89bb      	ldrh	r3, [r7, #12]
 8003418:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800341c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003420:	b29b      	uxth	r3, r3
 8003422:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk/isoc transaction Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8003424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003426:	78db      	ldrb	r3, [r3, #3]
 8003428:	2b03      	cmp	r3, #3
 800342a:	d00c      	beq.n	8003446 <PCD_EP_ISR_Handler+0x554>
 800342c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800342e:	78db      	ldrb	r3, [r3, #3]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d008      	beq.n	8003446 <PCD_EP_ISR_Handler+0x554>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8003434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003436:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8003438:	2b02      	cmp	r3, #2
 800343a:	d146      	bne.n	80034ca <PCD_EP_ISR_Handler+0x5d8>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 800343c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800343e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003442:	2b00      	cmp	r3, #0
 8003444:	d141      	bne.n	80034ca <PCD_EP_ISR_Handler+0x5d8>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800344e:	b29b      	uxth	r3, r3
 8003450:	461a      	mov	r2, r3
 8003452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003454:	781b      	ldrb	r3, [r3, #0]
 8003456:	00db      	lsls	r3, r3, #3
 8003458:	4413      	add	r3, r2
 800345a:	3302      	adds	r3, #2
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	6812      	ldr	r2, [r2, #0]
 8003462:	4413      	add	r3, r2
 8003464:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003468:	881b      	ldrh	r3, [r3, #0]
 800346a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800346e:	817b      	strh	r3, [r7, #10]

          if (ep->xfer_len > TxByteNbre)
 8003470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003472:	699a      	ldr	r2, [r3, #24]
 8003474:	897b      	ldrh	r3, [r7, #10]
 8003476:	429a      	cmp	r2, r3
 8003478:	d906      	bls.n	8003488 <PCD_EP_ISR_Handler+0x596>
          {
            ep->xfer_len -= TxByteNbre;
 800347a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800347c:	699a      	ldr	r2, [r3, #24]
 800347e:	897b      	ldrh	r3, [r7, #10]
 8003480:	1ad2      	subs	r2, r2, r3
 8003482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003484:	619a      	str	r2, [r3, #24]
 8003486:	e002      	b.n	800348e <PCD_EP_ISR_Handler+0x59c>
          }
          else
          {
            ep->xfer_len = 0U;
 8003488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800348a:	2200      	movs	r2, #0
 800348c:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 800348e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003490:	699b      	ldr	r3, [r3, #24]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d106      	bne.n	80034a4 <PCD_EP_ISR_Handler+0x5b2>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	4619      	mov	r1, r3
 800349c:	6878      	ldr	r0, [r7, #4]
 800349e:	f007 fffc 	bl	800b49a <HAL_PCD_DataInStageCallback>
 80034a2:	e018      	b.n	80034d6 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 80034a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a6:	695a      	ldr	r2, [r3, #20]
 80034a8:	897b      	ldrh	r3, [r7, #10]
 80034aa:	441a      	add	r2, r3
 80034ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ae:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 80034b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034b2:	69da      	ldr	r2, [r3, #28]
 80034b4:	897b      	ldrh	r3, [r7, #10]
 80034b6:	441a      	add	r2, r3
 80034b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ba:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80034c2:	4618      	mov	r0, r3
 80034c4:	f003 fb88 	bl	8006bd8 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 80034c8:	e005      	b.n	80034d6 <PCD_EP_ISR_Handler+0x5e4>
          }
        }
        /* Double Buffer Iso/bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80034ca:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80034cc:	461a      	mov	r2, r3
 80034ce:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f000 f91b 	bl	800370c <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80034de:	b29b      	uxth	r3, r3
 80034e0:	b21b      	sxth	r3, r3
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	f6ff ad0a 	blt.w	8002efc <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80034e8:	2300      	movs	r3, #0
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3738      	adds	r7, #56	; 0x38
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}

080034f2 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80034f2:	b580      	push	{r7, lr}
 80034f4:	b088      	sub	sp, #32
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	60f8      	str	r0, [r7, #12]
 80034fa:	60b9      	str	r1, [r7, #8]
 80034fc:	4613      	mov	r3, r2
 80034fe:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003500:	88fb      	ldrh	r3, [r7, #6]
 8003502:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d07e      	beq.n	8003608 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003512:	b29b      	uxth	r3, r3
 8003514:	461a      	mov	r2, r3
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	781b      	ldrb	r3, [r3, #0]
 800351a:	00db      	lsls	r3, r3, #3
 800351c:	4413      	add	r3, r2
 800351e:	3302      	adds	r3, #2
 8003520:	005b      	lsls	r3, r3, #1
 8003522:	68fa      	ldr	r2, [r7, #12]
 8003524:	6812      	ldr	r2, [r2, #0]
 8003526:	4413      	add	r3, r2
 8003528:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800352c:	881b      	ldrh	r3, [r3, #0]
 800352e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003532:	83fb      	strh	r3, [r7, #30]

    if (ep->xfer_len >= count)
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	699a      	ldr	r2, [r3, #24]
 8003538:	8bfb      	ldrh	r3, [r7, #30]
 800353a:	429a      	cmp	r2, r3
 800353c:	d306      	bcc.n	800354c <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	699a      	ldr	r2, [r3, #24]
 8003542:	8bfb      	ldrh	r3, [r7, #30]
 8003544:	1ad2      	subs	r2, r2, r3
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	619a      	str	r2, [r3, #24]
 800354a:	e002      	b.n	8003552 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	2200      	movs	r2, #0
 8003550:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	699b      	ldr	r3, [r3, #24]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d123      	bne.n	80035a2 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	461a      	mov	r2, r3
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	781b      	ldrb	r3, [r3, #0]
 8003564:	009b      	lsls	r3, r3, #2
 8003566:	4413      	add	r3, r2
 8003568:	881b      	ldrh	r3, [r3, #0]
 800356a:	b29b      	uxth	r3, r3
 800356c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003570:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003574:	83bb      	strh	r3, [r7, #28]
 8003576:	8bbb      	ldrh	r3, [r7, #28]
 8003578:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800357c:	83bb      	strh	r3, [r7, #28]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	461a      	mov	r2, r3
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	781b      	ldrb	r3, [r3, #0]
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	441a      	add	r2, r3
 800358c:	8bbb      	ldrh	r3, [r7, #28]
 800358e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003592:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003596:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800359a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800359e:	b29b      	uxth	r3, r3
 80035a0:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80035a2:	88fb      	ldrh	r3, [r7, #6]
 80035a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d01f      	beq.n	80035ec <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	461a      	mov	r2, r3
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	781b      	ldrb	r3, [r3, #0]
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	4413      	add	r3, r2
 80035ba:	881b      	ldrh	r3, [r3, #0]
 80035bc:	b29b      	uxth	r3, r3
 80035be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035c6:	837b      	strh	r3, [r7, #26]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	461a      	mov	r2, r3
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	781b      	ldrb	r3, [r3, #0]
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	441a      	add	r2, r3
 80035d6:	8b7b      	ldrh	r3, [r7, #26]
 80035d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80035dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80035e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035e4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80035e8:	b29b      	uxth	r3, r3
 80035ea:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80035ec:	8bfb      	ldrh	r3, [r7, #30]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	f000 8087 	beq.w	8003702 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6818      	ldr	r0, [r3, #0]
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	6959      	ldr	r1, [r3, #20]
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	891a      	ldrh	r2, [r3, #8]
 8003600:	8bfb      	ldrh	r3, [r7, #30]
 8003602:	f004 ff72 	bl	80084ea <USB_ReadPMA>
 8003606:	e07c      	b.n	8003702 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003610:	b29b      	uxth	r3, r3
 8003612:	461a      	mov	r2, r3
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	781b      	ldrb	r3, [r3, #0]
 8003618:	00db      	lsls	r3, r3, #3
 800361a:	4413      	add	r3, r2
 800361c:	3306      	adds	r3, #6
 800361e:	005b      	lsls	r3, r3, #1
 8003620:	68fa      	ldr	r2, [r7, #12]
 8003622:	6812      	ldr	r2, [r2, #0]
 8003624:	4413      	add	r3, r2
 8003626:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800362a:	881b      	ldrh	r3, [r3, #0]
 800362c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003630:	83fb      	strh	r3, [r7, #30]

    if (ep->xfer_len >= count)
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	699a      	ldr	r2, [r3, #24]
 8003636:	8bfb      	ldrh	r3, [r7, #30]
 8003638:	429a      	cmp	r2, r3
 800363a:	d306      	bcc.n	800364a <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	699a      	ldr	r2, [r3, #24]
 8003640:	8bfb      	ldrh	r3, [r7, #30]
 8003642:	1ad2      	subs	r2, r2, r3
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	619a      	str	r2, [r3, #24]
 8003648:	e002      	b.n	8003650 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	2200      	movs	r2, #0
 800364e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	699b      	ldr	r3, [r3, #24]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d123      	bne.n	80036a0 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	461a      	mov	r2, r3
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	781b      	ldrb	r3, [r3, #0]
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	4413      	add	r3, r2
 8003666:	881b      	ldrh	r3, [r3, #0]
 8003668:	b29b      	uxth	r3, r3
 800366a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800366e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003672:	833b      	strh	r3, [r7, #24]
 8003674:	8b3b      	ldrh	r3, [r7, #24]
 8003676:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800367a:	833b      	strh	r3, [r7, #24]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	461a      	mov	r2, r3
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	781b      	ldrb	r3, [r3, #0]
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	441a      	add	r2, r3
 800368a:	8b3b      	ldrh	r3, [r7, #24]
 800368c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003690:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003694:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003698:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800369c:	b29b      	uxth	r3, r3
 800369e:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80036a0:	88fb      	ldrh	r3, [r7, #6]
 80036a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d11f      	bne.n	80036ea <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	461a      	mov	r2, r3
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	4413      	add	r3, r2
 80036b8:	881b      	ldrh	r3, [r3, #0]
 80036ba:	b29b      	uxth	r3, r3
 80036bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80036c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036c4:	82fb      	strh	r3, [r7, #22]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	461a      	mov	r2, r3
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	781b      	ldrb	r3, [r3, #0]
 80036d0:	009b      	lsls	r3, r3, #2
 80036d2:	441a      	add	r2, r3
 80036d4:	8afb      	ldrh	r3, [r7, #22]
 80036d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80036da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80036de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036e2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80036e6:	b29b      	uxth	r3, r3
 80036e8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80036ea:	8bfb      	ldrh	r3, [r7, #30]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d008      	beq.n	8003702 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6818      	ldr	r0, [r3, #0]
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	6959      	ldr	r1, [r3, #20]
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	895a      	ldrh	r2, [r3, #10]
 80036fc:	8bfb      	ldrh	r3, [r7, #30]
 80036fe:	f004 fef4 	bl	80084ea <USB_ReadPMA>
    }
  }

  return count;
 8003702:	8bfb      	ldrh	r3, [r7, #30]
}
 8003704:	4618      	mov	r0, r3
 8003706:	3720      	adds	r7, #32
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}

0800370c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b0a4      	sub	sp, #144	; 0x90
 8003710:	af00      	add	r7, sp, #0
 8003712:	60f8      	str	r0, [r7, #12]
 8003714:	60b9      	str	r1, [r7, #8]
 8003716:	4613      	mov	r3, r2
 8003718:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800371a:	88fb      	ldrh	r3, [r7, #6]
 800371c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003720:	2b00      	cmp	r3, #0
 8003722:	f000 81dd 	beq.w	8003ae0 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800372e:	b29b      	uxth	r3, r3
 8003730:	461a      	mov	r2, r3
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	781b      	ldrb	r3, [r3, #0]
 8003736:	00db      	lsls	r3, r3, #3
 8003738:	4413      	add	r3, r2
 800373a:	3302      	adds	r3, #2
 800373c:	005b      	lsls	r3, r3, #1
 800373e:	68fa      	ldr	r2, [r7, #12]
 8003740:	6812      	ldr	r2, [r2, #0]
 8003742:	4413      	add	r3, r2
 8003744:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003748:	881b      	ldrh	r3, [r3, #0]
 800374a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800374e:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82

    if (ep->xfer_len > TxByteNbre)
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	699a      	ldr	r2, [r3, #24]
 8003756:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800375a:	429a      	cmp	r2, r3
 800375c:	d907      	bls.n	800376e <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	699a      	ldr	r2, [r3, #24]
 8003762:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8003766:	1ad2      	subs	r2, r2, r3
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	619a      	str	r2, [r3, #24]
 800376c:	e002      	b.n	8003774 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	2200      	movs	r2, #0
 8003772:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	699b      	ldr	r3, [r3, #24]
 8003778:	2b00      	cmp	r3, #0
 800377a:	f040 80bb 	bne.w	80038f4 <HAL_PCD_EP_DB_Transmit+0x1e8>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	785b      	ldrb	r3, [r3, #1]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d126      	bne.n	80037d4 <HAL_PCD_EP_DB_Transmit+0xc8>
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003794:	b29b      	uxth	r3, r3
 8003796:	461a      	mov	r2, r3
 8003798:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800379a:	4413      	add	r3, r2
 800379c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	011a      	lsls	r2, r3, #4
 80037a4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80037a6:	4413      	add	r3, r2
 80037a8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80037ac:	67bb      	str	r3, [r7, #120]	; 0x78
 80037ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80037b0:	881b      	ldrh	r3, [r3, #0]
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80037b8:	b29a      	uxth	r2, r3
 80037ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80037bc:	801a      	strh	r2, [r3, #0]
 80037be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80037c0:	881b      	ldrh	r3, [r3, #0]
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80037c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80037cc:	b29a      	uxth	r2, r3
 80037ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80037d0:	801a      	strh	r2, [r3, #0]
 80037d2:	e01a      	b.n	800380a <HAL_PCD_EP_DB_Transmit+0xfe>
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	785b      	ldrb	r3, [r3, #1]
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d116      	bne.n	800380a <HAL_PCD_EP_DB_Transmit+0xfe>
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	677b      	str	r3, [r7, #116]	; 0x74
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80037ea:	b29b      	uxth	r3, r3
 80037ec:	461a      	mov	r2, r3
 80037ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80037f0:	4413      	add	r3, r2
 80037f2:	677b      	str	r3, [r7, #116]	; 0x74
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	781b      	ldrb	r3, [r3, #0]
 80037f8:	011a      	lsls	r2, r3, #4
 80037fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80037fc:	4413      	add	r3, r2
 80037fe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003802:	673b      	str	r3, [r7, #112]	; 0x70
 8003804:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003806:	2200      	movs	r2, #0
 8003808:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	785b      	ldrb	r3, [r3, #1]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d126      	bne.n	8003866 <HAL_PCD_EP_DB_Transmit+0x15a>
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	66bb      	str	r3, [r7, #104]	; 0x68
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003826:	b29b      	uxth	r3, r3
 8003828:	461a      	mov	r2, r3
 800382a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800382c:	4413      	add	r3, r2
 800382e:	66bb      	str	r3, [r7, #104]	; 0x68
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	781b      	ldrb	r3, [r3, #0]
 8003834:	011a      	lsls	r2, r3, #4
 8003836:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003838:	4413      	add	r3, r2
 800383a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800383e:	667b      	str	r3, [r7, #100]	; 0x64
 8003840:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003842:	881b      	ldrh	r3, [r3, #0]
 8003844:	b29b      	uxth	r3, r3
 8003846:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800384a:	b29a      	uxth	r2, r3
 800384c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800384e:	801a      	strh	r2, [r3, #0]
 8003850:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003852:	881b      	ldrh	r3, [r3, #0]
 8003854:	b29b      	uxth	r3, r3
 8003856:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800385a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800385e:	b29a      	uxth	r2, r3
 8003860:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003862:	801a      	strh	r2, [r3, #0]
 8003864:	e017      	b.n	8003896 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	785b      	ldrb	r3, [r3, #1]
 800386a:	2b01      	cmp	r3, #1
 800386c:	d113      	bne.n	8003896 <HAL_PCD_EP_DB_Transmit+0x18a>
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003876:	b29b      	uxth	r3, r3
 8003878:	461a      	mov	r2, r3
 800387a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800387c:	4413      	add	r3, r2
 800387e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	011a      	lsls	r2, r3, #4
 8003886:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003888:	4413      	add	r3, r2
 800388a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800388e:	663b      	str	r3, [r7, #96]	; 0x60
 8003890:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003892:	2200      	movs	r2, #0
 8003894:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	781b      	ldrb	r3, [r3, #0]
 800389a:	4619      	mov	r1, r3
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	f007 fdfc 	bl	800b49a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80038a2:	88fb      	ldrh	r3, [r7, #6]
 80038a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	f000 82f1 	beq.w	8003e90 <HAL_PCD_EP_DB_Transmit+0x784>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	461a      	mov	r2, r3
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	781b      	ldrb	r3, [r3, #0]
 80038b8:	009b      	lsls	r3, r3, #2
 80038ba:	4413      	add	r3, r2
 80038bc:	881b      	ldrh	r3, [r3, #0]
 80038be:	b29b      	uxth	r3, r3
 80038c0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038c8:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	461a      	mov	r2, r3
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	781b      	ldrb	r3, [r3, #0]
 80038d6:	009b      	lsls	r3, r3, #2
 80038d8:	441a      	add	r2, r3
 80038da:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80038de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80038e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80038e6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80038ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038ee:	b29b      	uxth	r3, r3
 80038f0:	8013      	strh	r3, [r2, #0]
 80038f2:	e2cd      	b.n	8003e90 <HAL_PCD_EP_DB_Transmit+0x784>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80038f4:	88fb      	ldrh	r3, [r7, #6]
 80038f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d021      	beq.n	8003942 <HAL_PCD_EP_DB_Transmit+0x236>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	461a      	mov	r2, r3
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	781b      	ldrb	r3, [r3, #0]
 8003908:	009b      	lsls	r3, r3, #2
 800390a:	4413      	add	r3, r2
 800390c:	881b      	ldrh	r3, [r3, #0]
 800390e:	b29b      	uxth	r3, r3
 8003910:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003914:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003918:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	461a      	mov	r2, r3
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	781b      	ldrb	r3, [r3, #0]
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	441a      	add	r2, r3
 800392a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800392e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003932:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003936:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800393a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800393e:	b29b      	uxth	r3, r3
 8003940:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003948:	2b01      	cmp	r3, #1
 800394a:	f040 82a1 	bne.w	8003e90 <HAL_PCD_EP_DB_Transmit+0x784>
      {
        ep->xfer_buff += TxByteNbre;
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	695a      	ldr	r2, [r3, #20]
 8003952:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8003956:	441a      	add	r2, r3
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	69da      	ldr	r2, [r3, #28]
 8003960:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8003964:	441a      	add	r2, r3
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	6a1a      	ldr	r2, [r3, #32]
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	691b      	ldr	r3, [r3, #16]
 8003972:	429a      	cmp	r2, r3
 8003974:	d30b      	bcc.n	800398e <HAL_PCD_EP_DB_Transmit+0x282>
        {
          len = ep->maxpacket;
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	691b      	ldr	r3, [r3, #16]
 800397a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	6a1a      	ldr	r2, [r3, #32]
 8003982:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003986:	1ad2      	subs	r2, r2, r3
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	621a      	str	r2, [r3, #32]
 800398c:	e017      	b.n	80039be <HAL_PCD_EP_DB_Transmit+0x2b2>
        }
        else if (ep->xfer_len_db == 0U)
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	6a1b      	ldr	r3, [r3, #32]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d108      	bne.n	80039a8 <HAL_PCD_EP_DB_Transmit+0x29c>
        {
          len = TxByteNbre;
 8003996:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800399a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 800399e:	68bb      	ldr	r3, [r7, #8]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80039a6:	e00a      	b.n	80039be <HAL_PCD_EP_DB_Transmit+0x2b2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	6a1b      	ldr	r3, [r3, #32]
 80039b4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	2200      	movs	r2, #0
 80039bc:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80039be:	68bb      	ldr	r3, [r7, #8]
 80039c0:	785b      	ldrb	r3, [r3, #1]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d163      	bne.n	8003a8e <HAL_PCD_EP_DB_Transmit+0x382>
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	65bb      	str	r3, [r7, #88]	; 0x58
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	461a      	mov	r2, r3
 80039d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80039da:	4413      	add	r3, r2
 80039dc:	65bb      	str	r3, [r7, #88]	; 0x58
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	781b      	ldrb	r3, [r3, #0]
 80039e2:	011a      	lsls	r2, r3, #4
 80039e4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80039e6:	4413      	add	r3, r2
 80039e8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80039ec:	657b      	str	r3, [r7, #84]	; 0x54
 80039ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d112      	bne.n	8003a1c <HAL_PCD_EP_DB_Transmit+0x310>
 80039f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039f8:	881b      	ldrh	r3, [r3, #0]
 80039fa:	b29b      	uxth	r3, r3
 80039fc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003a00:	b29a      	uxth	r2, r3
 8003a02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a04:	801a      	strh	r2, [r3, #0]
 8003a06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a08:	881b      	ldrh	r3, [r3, #0]
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003a10:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003a14:	b29a      	uxth	r2, r3
 8003a16:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a18:	801a      	strh	r2, [r3, #0]
 8003a1a:	e055      	b.n	8003ac8 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003a1c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a20:	2b3e      	cmp	r3, #62	; 0x3e
 8003a22:	d817      	bhi.n	8003a54 <HAL_PCD_EP_DB_Transmit+0x348>
 8003a24:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a28:	085b      	lsrs	r3, r3, #1
 8003a2a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003a2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a32:	f003 0301 	and.w	r3, r3, #1
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d004      	beq.n	8003a44 <HAL_PCD_EP_DB_Transmit+0x338>
 8003a3a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003a3e:	3301      	adds	r3, #1
 8003a40:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003a44:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	029b      	lsls	r3, r3, #10
 8003a4c:	b29a      	uxth	r2, r3
 8003a4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a50:	801a      	strh	r2, [r3, #0]
 8003a52:	e039      	b.n	8003ac8 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003a54:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a58:	095b      	lsrs	r3, r3, #5
 8003a5a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003a5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a62:	f003 031f 	and.w	r3, r3, #31
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d104      	bne.n	8003a74 <HAL_PCD_EP_DB_Transmit+0x368>
 8003a6a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003a6e:	3b01      	subs	r3, #1
 8003a70:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003a74:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	029b      	lsls	r3, r3, #10
 8003a7c:	b29b      	uxth	r3, r3
 8003a7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003a82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003a86:	b29a      	uxth	r2, r3
 8003a88:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a8a:	801a      	strh	r2, [r3, #0]
 8003a8c:	e01c      	b.n	8003ac8 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	785b      	ldrb	r3, [r3, #1]
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d118      	bne.n	8003ac8 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	653b      	str	r3, [r7, #80]	; 0x50
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003aa4:	b29b      	uxth	r3, r3
 8003aa6:	461a      	mov	r2, r3
 8003aa8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003aaa:	4413      	add	r3, r2
 8003aac:	653b      	str	r3, [r7, #80]	; 0x50
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	011a      	lsls	r2, r3, #4
 8003ab4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ab6:	4413      	add	r3, r2
 8003ab8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003abc:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003abe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003ac2:	b29a      	uxth	r2, r3
 8003ac4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ac6:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6818      	ldr	r0, [r3, #0]
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	6959      	ldr	r1, [r3, #20]
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	891a      	ldrh	r2, [r3, #8]
 8003ad4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	f004 fcc2 	bl	8008462 <USB_WritePMA>
 8003ade:	e1d7      	b.n	8003e90 <HAL_PCD_EP_DB_Transmit+0x784>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	461a      	mov	r2, r3
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	781b      	ldrb	r3, [r3, #0]
 8003af0:	00db      	lsls	r3, r3, #3
 8003af2:	4413      	add	r3, r2
 8003af4:	3306      	adds	r3, #6
 8003af6:	005b      	lsls	r3, r3, #1
 8003af8:	68fa      	ldr	r2, [r7, #12]
 8003afa:	6812      	ldr	r2, [r2, #0]
 8003afc:	4413      	add	r3, r2
 8003afe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b02:	881b      	ldrh	r3, [r3, #0]
 8003b04:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b08:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82

    if (ep->xfer_len >= TxByteNbre)
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	699a      	ldr	r2, [r3, #24]
 8003b10:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d307      	bcc.n	8003b28 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxByteNbre;
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	699a      	ldr	r2, [r3, #24]
 8003b1c:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8003b20:	1ad2      	subs	r2, r2, r3
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	619a      	str	r2, [r3, #24]
 8003b26:	e002      	b.n	8003b2e <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	699b      	ldr	r3, [r3, #24]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	f040 80b9 	bne.w	8003caa <HAL_PCD_EP_DB_Transmit+0x59e>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	785b      	ldrb	r3, [r3, #1]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d126      	bne.n	8003b8e <HAL_PCD_EP_DB_Transmit+0x482>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	64bb      	str	r3, [r7, #72]	; 0x48
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	461a      	mov	r2, r3
 8003b52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b54:	4413      	add	r3, r2
 8003b56:	64bb      	str	r3, [r7, #72]	; 0x48
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	011a      	lsls	r2, r3, #4
 8003b5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b60:	4413      	add	r3, r2
 8003b62:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003b66:	647b      	str	r3, [r7, #68]	; 0x44
 8003b68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b6a:	881b      	ldrh	r3, [r3, #0]
 8003b6c:	b29b      	uxth	r3, r3
 8003b6e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003b72:	b29a      	uxth	r2, r3
 8003b74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b76:	801a      	strh	r2, [r3, #0]
 8003b78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b7a:	881b      	ldrh	r3, [r3, #0]
 8003b7c:	b29b      	uxth	r3, r3
 8003b7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003b82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003b86:	b29a      	uxth	r2, r3
 8003b88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b8a:	801a      	strh	r2, [r3, #0]
 8003b8c:	e01a      	b.n	8003bc4 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	785b      	ldrb	r3, [r3, #1]
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d116      	bne.n	8003bc4 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	643b      	str	r3, [r7, #64]	; 0x40
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003baa:	4413      	add	r3, r2
 8003bac:	643b      	str	r3, [r7, #64]	; 0x40
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	781b      	ldrb	r3, [r3, #0]
 8003bb2:	011a      	lsls	r2, r3, #4
 8003bb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003bb6:	4413      	add	r3, r2
 8003bb8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003bbc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003bbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	63bb      	str	r3, [r7, #56]	; 0x38
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	785b      	ldrb	r3, [r3, #1]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d126      	bne.n	8003c20 <HAL_PCD_EP_DB_Transmit+0x514>
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	637b      	str	r3, [r7, #52]	; 0x34
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	461a      	mov	r2, r3
 8003be4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003be6:	4413      	add	r3, r2
 8003be8:	637b      	str	r3, [r7, #52]	; 0x34
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	781b      	ldrb	r3, [r3, #0]
 8003bee:	011a      	lsls	r2, r3, #4
 8003bf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bf2:	4413      	add	r3, r2
 8003bf4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003bf8:	633b      	str	r3, [r7, #48]	; 0x30
 8003bfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bfc:	881b      	ldrh	r3, [r3, #0]
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003c04:	b29a      	uxth	r2, r3
 8003c06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c08:	801a      	strh	r2, [r3, #0]
 8003c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c0c:	881b      	ldrh	r3, [r3, #0]
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c18:	b29a      	uxth	r2, r3
 8003c1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c1c:	801a      	strh	r2, [r3, #0]
 8003c1e:	e017      	b.n	8003c50 <HAL_PCD_EP_DB_Transmit+0x544>
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	785b      	ldrb	r3, [r3, #1]
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d113      	bne.n	8003c50 <HAL_PCD_EP_DB_Transmit+0x544>
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c30:	b29b      	uxth	r3, r3
 8003c32:	461a      	mov	r2, r3
 8003c34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c36:	4413      	add	r3, r2
 8003c38:	63bb      	str	r3, [r7, #56]	; 0x38
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	011a      	lsls	r2, r3, #4
 8003c40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c42:	4413      	add	r3, r2
 8003c44:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003c48:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	4619      	mov	r1, r3
 8003c56:	68f8      	ldr	r0, [r7, #12]
 8003c58:	f007 fc1f 	bl	800b49a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003c5c:	88fb      	ldrh	r3, [r7, #6]
 8003c5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	f040 8114 	bne.w	8003e90 <HAL_PCD_EP_DB_Transmit+0x784>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	781b      	ldrb	r3, [r3, #0]
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	4413      	add	r3, r2
 8003c76:	881b      	ldrh	r3, [r3, #0]
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c82:	857b      	strh	r3, [r7, #42]	; 0x2a
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	461a      	mov	r2, r3
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	781b      	ldrb	r3, [r3, #0]
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	441a      	add	r2, r3
 8003c92:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003c94:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003c98:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003c9c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003ca0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	8013      	strh	r3, [r2, #0]
 8003ca8:	e0f2      	b.n	8003e90 <HAL_PCD_EP_DB_Transmit+0x784>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003caa:	88fb      	ldrh	r3, [r7, #6]
 8003cac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d11f      	bne.n	8003cf4 <HAL_PCD_EP_DB_Transmit+0x5e8>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	461a      	mov	r2, r3
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	781b      	ldrb	r3, [r3, #0]
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	4413      	add	r3, r2
 8003cc2:	881b      	ldrh	r3, [r3, #0]
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003cca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cce:	853b      	strh	r3, [r7, #40]	; 0x28
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	441a      	add	r2, r3
 8003cde:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003ce0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003ce4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003ce8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003cec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cf0:	b29b      	uxth	r3, r3
 8003cf2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	f040 80c8 	bne.w	8003e90 <HAL_PCD_EP_DB_Transmit+0x784>
      {
        ep->xfer_buff += TxByteNbre;
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	695a      	ldr	r2, [r3, #20]
 8003d04:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8003d08:	441a      	add	r2, r3
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	69da      	ldr	r2, [r3, #28]
 8003d12:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8003d16:	441a      	add	r2, r3
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	6a1a      	ldr	r2, [r3, #32]
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	691b      	ldr	r3, [r3, #16]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d30b      	bcc.n	8003d40 <HAL_PCD_EP_DB_Transmit+0x634>
        {
          len = ep->maxpacket;
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	691b      	ldr	r3, [r3, #16]
 8003d2c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	6a1a      	ldr	r2, [r3, #32]
 8003d34:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003d38:	1ad2      	subs	r2, r2, r3
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	621a      	str	r2, [r3, #32]
 8003d3e:	e017      	b.n	8003d70 <HAL_PCD_EP_DB_Transmit+0x664>
        }
        else if (ep->xfer_len_db == 0U)
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	6a1b      	ldr	r3, [r3, #32]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d108      	bne.n	8003d5a <HAL_PCD_EP_DB_Transmit+0x64e>
        {
          len = TxByteNbre;
 8003d48:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8003d4c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	2200      	movs	r2, #0
 8003d54:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003d58:	e00a      	b.n	8003d70 <HAL_PCD_EP_DB_Transmit+0x664>
        }
        else
        {
          len = ep->xfer_len_db;
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	6a1b      	ldr	r3, [r3, #32]
 8003d5e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	2200      	movs	r2, #0
 8003d66:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	627b      	str	r3, [r7, #36]	; 0x24
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	785b      	ldrb	r3, [r3, #1]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d163      	bne.n	8003e46 <HAL_PCD_EP_DB_Transmit+0x73a>
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	623b      	str	r3, [r7, #32]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	461a      	mov	r2, r3
 8003d90:	6a3b      	ldr	r3, [r7, #32]
 8003d92:	4413      	add	r3, r2
 8003d94:	623b      	str	r3, [r7, #32]
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	011a      	lsls	r2, r3, #4
 8003d9c:	6a3b      	ldr	r3, [r7, #32]
 8003d9e:	4413      	add	r3, r2
 8003da0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003da4:	61fb      	str	r3, [r7, #28]
 8003da6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d112      	bne.n	8003dd4 <HAL_PCD_EP_DB_Transmit+0x6c8>
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	881b      	ldrh	r3, [r3, #0]
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003db8:	b29a      	uxth	r2, r3
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	801a      	strh	r2, [r3, #0]
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	881b      	ldrh	r3, [r3, #0]
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003dc8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003dcc:	b29a      	uxth	r2, r3
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	801a      	strh	r2, [r3, #0]
 8003dd2:	e052      	b.n	8003e7a <HAL_PCD_EP_DB_Transmit+0x76e>
 8003dd4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003dd8:	2b3e      	cmp	r3, #62	; 0x3e
 8003dda:	d817      	bhi.n	8003e0c <HAL_PCD_EP_DB_Transmit+0x700>
 8003ddc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003de0:	085b      	lsrs	r3, r3, #1
 8003de2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003de6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003dea:	f003 0301 	and.w	r3, r3, #1
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d004      	beq.n	8003dfc <HAL_PCD_EP_DB_Transmit+0x6f0>
 8003df2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003df6:	3301      	adds	r3, #1
 8003df8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003dfc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e00:	b29b      	uxth	r3, r3
 8003e02:	029b      	lsls	r3, r3, #10
 8003e04:	b29a      	uxth	r2, r3
 8003e06:	69fb      	ldr	r3, [r7, #28]
 8003e08:	801a      	strh	r2, [r3, #0]
 8003e0a:	e036      	b.n	8003e7a <HAL_PCD_EP_DB_Transmit+0x76e>
 8003e0c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e10:	095b      	lsrs	r3, r3, #5
 8003e12:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003e16:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e1a:	f003 031f 	and.w	r3, r3, #31
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d104      	bne.n	8003e2c <HAL_PCD_EP_DB_Transmit+0x720>
 8003e22:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e26:	3b01      	subs	r3, #1
 8003e28:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003e2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	029b      	lsls	r3, r3, #10
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e3a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e3e:	b29a      	uxth	r2, r3
 8003e40:	69fb      	ldr	r3, [r7, #28]
 8003e42:	801a      	strh	r2, [r3, #0]
 8003e44:	e019      	b.n	8003e7a <HAL_PCD_EP_DB_Transmit+0x76e>
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	785b      	ldrb	r3, [r3, #1]
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d115      	bne.n	8003e7a <HAL_PCD_EP_DB_Transmit+0x76e>
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	461a      	mov	r2, r3
 8003e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e5c:	4413      	add	r3, r2
 8003e5e:	627b      	str	r3, [r7, #36]	; 0x24
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	781b      	ldrb	r3, [r3, #0]
 8003e64:	011a      	lsls	r2, r3, #4
 8003e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e68:	4413      	add	r3, r2
 8003e6a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003e6e:	61bb      	str	r3, [r7, #24]
 8003e70:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e74:	b29a      	uxth	r2, r3
 8003e76:	69bb      	ldr	r3, [r7, #24]
 8003e78:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	6818      	ldr	r0, [r3, #0]
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	6959      	ldr	r1, [r3, #20]
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	895a      	ldrh	r2, [r3, #10]
 8003e86:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e8a:	b29b      	uxth	r3, r3
 8003e8c:	f004 fae9 	bl	8008462 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	461a      	mov	r2, r3
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	781b      	ldrb	r3, [r3, #0]
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	4413      	add	r3, r2
 8003e9e:	881b      	ldrh	r3, [r3, #0]
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ea6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003eaa:	82fb      	strh	r3, [r7, #22]
 8003eac:	8afb      	ldrh	r3, [r7, #22]
 8003eae:	f083 0310 	eor.w	r3, r3, #16
 8003eb2:	82fb      	strh	r3, [r7, #22]
 8003eb4:	8afb      	ldrh	r3, [r7, #22]
 8003eb6:	f083 0320 	eor.w	r3, r3, #32
 8003eba:	82fb      	strh	r3, [r7, #22]
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	461a      	mov	r2, r3
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	781b      	ldrb	r3, [r3, #0]
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	441a      	add	r2, r3
 8003eca:	8afb      	ldrh	r3, [r7, #22]
 8003ecc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003ed0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003ed4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ed8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003edc:	b29b      	uxth	r3, r3
 8003ede:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8003ee0:	2300      	movs	r3, #0
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3790      	adds	r7, #144	; 0x90
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}

08003eea <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8003eea:	b480      	push	{r7}
 8003eec:	b087      	sub	sp, #28
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	60f8      	str	r0, [r7, #12]
 8003ef2:	607b      	str	r3, [r7, #4]
 8003ef4:	460b      	mov	r3, r1
 8003ef6:	817b      	strh	r3, [r7, #10]
 8003ef8:	4613      	mov	r3, r2
 8003efa:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003efc:	897b      	ldrh	r3, [r7, #10]
 8003efe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f02:	b29b      	uxth	r3, r3
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d00b      	beq.n	8003f20 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f08:	897b      	ldrh	r3, [r7, #10]
 8003f0a:	f003 0307 	and.w	r3, r3, #7
 8003f0e:	1c5a      	adds	r2, r3, #1
 8003f10:	4613      	mov	r3, r2
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	4413      	add	r3, r2
 8003f16:	00db      	lsls	r3, r3, #3
 8003f18:	68fa      	ldr	r2, [r7, #12]
 8003f1a:	4413      	add	r3, r2
 8003f1c:	617b      	str	r3, [r7, #20]
 8003f1e:	e009      	b.n	8003f34 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003f20:	897a      	ldrh	r2, [r7, #10]
 8003f22:	4613      	mov	r3, r2
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	4413      	add	r3, r2
 8003f28:	00db      	lsls	r3, r3, #3
 8003f2a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003f2e:	68fa      	ldr	r2, [r7, #12]
 8003f30:	4413      	add	r3, r2
 8003f32:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003f34:	893b      	ldrh	r3, [r7, #8]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d107      	bne.n	8003f4a <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	b29a      	uxth	r2, r3
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	80da      	strh	r2, [r3, #6]
 8003f48:	e00b      	b.n	8003f62 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	b29a      	uxth	r2, r3
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	0c1b      	lsrs	r3, r3, #16
 8003f5c:	b29a      	uxth	r2, r3
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8003f62:	2300      	movs	r3, #0
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	371c      	adds	r7, #28
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bc80      	pop	{r7}
 8003f6c:	4770      	bx	lr
	...

08003f70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b086      	sub	sp, #24
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d101      	bne.n	8003f82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e35c      	b.n	800463c <HAL_RCC_OscConfig+0x6cc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d01c      	beq.n	8003fc4 <HAL_RCC_OscConfig+0x54>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0301 	and.w	r3, r3, #1
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d116      	bne.n	8003fc4 <HAL_RCC_OscConfig+0x54>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0302 	and.w	r3, r3, #2
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d110      	bne.n	8003fc4 <HAL_RCC_OscConfig+0x54>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0308 	and.w	r3, r3, #8
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d10a      	bne.n	8003fc4 <HAL_RCC_OscConfig+0x54>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0304 	and.w	r3, r3, #4
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d104      	bne.n	8003fc4 <HAL_RCC_OscConfig+0x54>
 8003fba:	f240 1167 	movw	r1, #359	; 0x167
 8003fbe:	48a5      	ldr	r0, [pc, #660]	; (8004254 <HAL_RCC_OscConfig+0x2e4>)
 8003fc0:	f7fd f8a6 	bl	8001110 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0301 	and.w	r3, r3, #1
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	f000 809a 	beq.w	8004106 <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d00e      	beq.n	8003ff8 <HAL_RCC_OscConfig+0x88>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fe2:	d009      	beq.n	8003ff8 <HAL_RCC_OscConfig+0x88>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003fec:	d004      	beq.n	8003ff8 <HAL_RCC_OscConfig+0x88>
 8003fee:	f240 116d 	movw	r1, #365	; 0x16d
 8003ff2:	4898      	ldr	r0, [pc, #608]	; (8004254 <HAL_RCC_OscConfig+0x2e4>)
 8003ff4:	f7fd f88c 	bl	8001110 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ff8:	4b97      	ldr	r3, [pc, #604]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	f003 030c 	and.w	r3, r3, #12
 8004000:	2b04      	cmp	r3, #4
 8004002:	d00c      	beq.n	800401e <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004004:	4b94      	ldr	r3, [pc, #592]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	f003 030c 	and.w	r3, r3, #12
 800400c:	2b08      	cmp	r3, #8
 800400e:	d112      	bne.n	8004036 <HAL_RCC_OscConfig+0xc6>
 8004010:	4b91      	ldr	r3, [pc, #580]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004018:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800401c:	d10b      	bne.n	8004036 <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800401e:	4b8e      	ldr	r3, [pc, #568]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d06c      	beq.n	8004104 <HAL_RCC_OscConfig+0x194>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d168      	bne.n	8004104 <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e302      	b.n	800463c <HAL_RCC_OscConfig+0x6cc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800403e:	d106      	bne.n	800404e <HAL_RCC_OscConfig+0xde>
 8004040:	4a85      	ldr	r2, [pc, #532]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 8004042:	4b85      	ldr	r3, [pc, #532]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800404a:	6013      	str	r3, [r2, #0]
 800404c:	e02e      	b.n	80040ac <HAL_RCC_OscConfig+0x13c>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d10c      	bne.n	8004070 <HAL_RCC_OscConfig+0x100>
 8004056:	4a80      	ldr	r2, [pc, #512]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 8004058:	4b7f      	ldr	r3, [pc, #508]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004060:	6013      	str	r3, [r2, #0]
 8004062:	4a7d      	ldr	r2, [pc, #500]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 8004064:	4b7c      	ldr	r3, [pc, #496]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800406c:	6013      	str	r3, [r2, #0]
 800406e:	e01d      	b.n	80040ac <HAL_RCC_OscConfig+0x13c>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004078:	d10c      	bne.n	8004094 <HAL_RCC_OscConfig+0x124>
 800407a:	4a77      	ldr	r2, [pc, #476]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 800407c:	4b76      	ldr	r3, [pc, #472]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004084:	6013      	str	r3, [r2, #0]
 8004086:	4a74      	ldr	r2, [pc, #464]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 8004088:	4b73      	ldr	r3, [pc, #460]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004090:	6013      	str	r3, [r2, #0]
 8004092:	e00b      	b.n	80040ac <HAL_RCC_OscConfig+0x13c>
 8004094:	4a70      	ldr	r2, [pc, #448]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 8004096:	4b70      	ldr	r3, [pc, #448]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800409e:	6013      	str	r3, [r2, #0]
 80040a0:	4a6d      	ldr	r2, [pc, #436]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 80040a2:	4b6d      	ldr	r3, [pc, #436]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040aa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d013      	beq.n	80040dc <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040b4:	f7fd fb86 	bl	80017c4 <HAL_GetTick>
 80040b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040ba:	e008      	b.n	80040ce <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040bc:	f7fd fb82 	bl	80017c4 <HAL_GetTick>
 80040c0:	4602      	mov	r2, r0
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	2b64      	cmp	r3, #100	; 0x64
 80040c8:	d901      	bls.n	80040ce <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e2b6      	b.n	800463c <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040ce:	4b62      	ldr	r3, [pc, #392]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d0f0      	beq.n	80040bc <HAL_RCC_OscConfig+0x14c>
 80040da:	e014      	b.n	8004106 <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040dc:	f7fd fb72 	bl	80017c4 <HAL_GetTick>
 80040e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040e2:	e008      	b.n	80040f6 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040e4:	f7fd fb6e 	bl	80017c4 <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	2b64      	cmp	r3, #100	; 0x64
 80040f0:	d901      	bls.n	80040f6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e2a2      	b.n	800463c <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040f6:	4b58      	ldr	r3, [pc, #352]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d1f0      	bne.n	80040e4 <HAL_RCC_OscConfig+0x174>
 8004102:	e000      	b.n	8004106 <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004104:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 0302 	and.w	r3, r3, #2
 800410e:	2b00      	cmp	r3, #0
 8004110:	d079      	beq.n	8004206 <HAL_RCC_OscConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	691b      	ldr	r3, [r3, #16]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d008      	beq.n	800412c <HAL_RCC_OscConfig+0x1bc>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	691b      	ldr	r3, [r3, #16]
 800411e:	2b01      	cmp	r3, #1
 8004120:	d004      	beq.n	800412c <HAL_RCC_OscConfig+0x1bc>
 8004122:	f240 11a1 	movw	r1, #417	; 0x1a1
 8004126:	484b      	ldr	r0, [pc, #300]	; (8004254 <HAL_RCC_OscConfig+0x2e4>)
 8004128:	f7fc fff2 	bl	8001110 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	695b      	ldr	r3, [r3, #20]
 8004130:	2b1f      	cmp	r3, #31
 8004132:	d904      	bls.n	800413e <HAL_RCC_OscConfig+0x1ce>
 8004134:	f44f 71d1 	mov.w	r1, #418	; 0x1a2
 8004138:	4846      	ldr	r0, [pc, #280]	; (8004254 <HAL_RCC_OscConfig+0x2e4>)
 800413a:	f7fc ffe9 	bl	8001110 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800413e:	4b46      	ldr	r3, [pc, #280]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f003 030c 	and.w	r3, r3, #12
 8004146:	2b00      	cmp	r3, #0
 8004148:	d00b      	beq.n	8004162 <HAL_RCC_OscConfig+0x1f2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800414a:	4b43      	ldr	r3, [pc, #268]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	f003 030c 	and.w	r3, r3, #12
 8004152:	2b08      	cmp	r3, #8
 8004154:	d11c      	bne.n	8004190 <HAL_RCC_OscConfig+0x220>
 8004156:	4b40      	ldr	r3, [pc, #256]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d116      	bne.n	8004190 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004162:	4b3d      	ldr	r3, [pc, #244]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0302 	and.w	r3, r3, #2
 800416a:	2b00      	cmp	r3, #0
 800416c:	d005      	beq.n	800417a <HAL_RCC_OscConfig+0x20a>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	691b      	ldr	r3, [r3, #16]
 8004172:	2b01      	cmp	r3, #1
 8004174:	d001      	beq.n	800417a <HAL_RCC_OscConfig+0x20a>
      {
        return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e260      	b.n	800463c <HAL_RCC_OscConfig+0x6cc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800417a:	4937      	ldr	r1, [pc, #220]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 800417c:	4b36      	ldr	r3, [pc, #216]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	695b      	ldr	r3, [r3, #20]
 8004188:	00db      	lsls	r3, r3, #3
 800418a:	4313      	orrs	r3, r2
 800418c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800418e:	e03a      	b.n	8004206 <HAL_RCC_OscConfig+0x296>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	691b      	ldr	r3, [r3, #16]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d020      	beq.n	80041da <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004198:	4b30      	ldr	r3, [pc, #192]	; (800425c <HAL_RCC_OscConfig+0x2ec>)
 800419a:	2201      	movs	r2, #1
 800419c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800419e:	f7fd fb11 	bl	80017c4 <HAL_GetTick>
 80041a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041a4:	e008      	b.n	80041b8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041a6:	f7fd fb0d 	bl	80017c4 <HAL_GetTick>
 80041aa:	4602      	mov	r2, r0
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	1ad3      	subs	r3, r2, r3
 80041b0:	2b02      	cmp	r3, #2
 80041b2:	d901      	bls.n	80041b8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80041b4:	2303      	movs	r3, #3
 80041b6:	e241      	b.n	800463c <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041b8:	4b27      	ldr	r3, [pc, #156]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0302 	and.w	r3, r3, #2
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d0f0      	beq.n	80041a6 <HAL_RCC_OscConfig+0x236>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041c4:	4924      	ldr	r1, [pc, #144]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 80041c6:	4b24      	ldr	r3, [pc, #144]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	695b      	ldr	r3, [r3, #20]
 80041d2:	00db      	lsls	r3, r3, #3
 80041d4:	4313      	orrs	r3, r2
 80041d6:	600b      	str	r3, [r1, #0]
 80041d8:	e015      	b.n	8004206 <HAL_RCC_OscConfig+0x296>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041da:	4b20      	ldr	r3, [pc, #128]	; (800425c <HAL_RCC_OscConfig+0x2ec>)
 80041dc:	2200      	movs	r2, #0
 80041de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041e0:	f7fd faf0 	bl	80017c4 <HAL_GetTick>
 80041e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041e6:	e008      	b.n	80041fa <HAL_RCC_OscConfig+0x28a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041e8:	f7fd faec 	bl	80017c4 <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d901      	bls.n	80041fa <HAL_RCC_OscConfig+0x28a>
          {
            return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e220      	b.n	800463c <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041fa:	4b17      	ldr	r3, [pc, #92]	; (8004258 <HAL_RCC_OscConfig+0x2e8>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0302 	and.w	r3, r3, #2
 8004202:	2b00      	cmp	r3, #0
 8004204:	d1f0      	bne.n	80041e8 <HAL_RCC_OscConfig+0x278>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 0308 	and.w	r3, r3, #8
 800420e:	2b00      	cmp	r3, #0
 8004210:	d048      	beq.n	80042a4 <HAL_RCC_OscConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	699b      	ldr	r3, [r3, #24]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d008      	beq.n	800422c <HAL_RCC_OscConfig+0x2bc>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	699b      	ldr	r3, [r3, #24]
 800421e:	2b01      	cmp	r3, #1
 8004220:	d004      	beq.n	800422c <HAL_RCC_OscConfig+0x2bc>
 8004222:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 8004226:	480b      	ldr	r0, [pc, #44]	; (8004254 <HAL_RCC_OscConfig+0x2e4>)
 8004228:	f7fc ff72 	bl	8001110 <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	699b      	ldr	r3, [r3, #24]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d021      	beq.n	8004278 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004234:	4b0a      	ldr	r3, [pc, #40]	; (8004260 <HAL_RCC_OscConfig+0x2f0>)
 8004236:	2201      	movs	r2, #1
 8004238:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800423a:	f7fd fac3 	bl	80017c4 <HAL_GetTick>
 800423e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004240:	e010      	b.n	8004264 <HAL_RCC_OscConfig+0x2f4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004242:	f7fd fabf 	bl	80017c4 <HAL_GetTick>
 8004246:	4602      	mov	r2, r0
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	2b02      	cmp	r3, #2
 800424e:	d909      	bls.n	8004264 <HAL_RCC_OscConfig+0x2f4>
        {
          return HAL_TIMEOUT;
 8004250:	2303      	movs	r3, #3
 8004252:	e1f3      	b.n	800463c <HAL_RCC_OscConfig+0x6cc>
 8004254:	0800f05c 	.word	0x0800f05c
 8004258:	40021000 	.word	0x40021000
 800425c:	42420000 	.word	0x42420000
 8004260:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004264:	4b67      	ldr	r3, [pc, #412]	; (8004404 <HAL_RCC_OscConfig+0x494>)
 8004266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004268:	f003 0302 	and.w	r3, r3, #2
 800426c:	2b00      	cmp	r3, #0
 800426e:	d0e8      	beq.n	8004242 <HAL_RCC_OscConfig+0x2d2>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004270:	2001      	movs	r0, #1
 8004272:	f000 fc53 	bl	8004b1c <RCC_Delay>
 8004276:	e015      	b.n	80042a4 <HAL_RCC_OscConfig+0x334>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004278:	4b63      	ldr	r3, [pc, #396]	; (8004408 <HAL_RCC_OscConfig+0x498>)
 800427a:	2200      	movs	r2, #0
 800427c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800427e:	f7fd faa1 	bl	80017c4 <HAL_GetTick>
 8004282:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004284:	e008      	b.n	8004298 <HAL_RCC_OscConfig+0x328>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004286:	f7fd fa9d 	bl	80017c4 <HAL_GetTick>
 800428a:	4602      	mov	r2, r0
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	1ad3      	subs	r3, r2, r3
 8004290:	2b02      	cmp	r3, #2
 8004292:	d901      	bls.n	8004298 <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 8004294:	2303      	movs	r3, #3
 8004296:	e1d1      	b.n	800463c <HAL_RCC_OscConfig+0x6cc>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004298:	4b5a      	ldr	r3, [pc, #360]	; (8004404 <HAL_RCC_OscConfig+0x494>)
 800429a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800429c:	f003 0302 	and.w	r3, r3, #2
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d1f0      	bne.n	8004286 <HAL_RCC_OscConfig+0x316>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0304 	and.w	r3, r3, #4
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	f000 80c0 	beq.w	8004432 <HAL_RCC_OscConfig+0x4c2>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042b2:	2300      	movs	r3, #0
 80042b4:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	68db      	ldr	r3, [r3, #12]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d00c      	beq.n	80042d8 <HAL_RCC_OscConfig+0x368>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	68db      	ldr	r3, [r3, #12]
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d008      	beq.n	80042d8 <HAL_RCC_OscConfig+0x368>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	68db      	ldr	r3, [r3, #12]
 80042ca:	2b05      	cmp	r3, #5
 80042cc:	d004      	beq.n	80042d8 <HAL_RCC_OscConfig+0x368>
 80042ce:	f240 2111 	movw	r1, #529	; 0x211
 80042d2:	484e      	ldr	r0, [pc, #312]	; (800440c <HAL_RCC_OscConfig+0x49c>)
 80042d4:	f7fc ff1c 	bl	8001110 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042d8:	4b4a      	ldr	r3, [pc, #296]	; (8004404 <HAL_RCC_OscConfig+0x494>)
 80042da:	69db      	ldr	r3, [r3, #28]
 80042dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d10d      	bne.n	8004300 <HAL_RCC_OscConfig+0x390>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042e4:	4a47      	ldr	r2, [pc, #284]	; (8004404 <HAL_RCC_OscConfig+0x494>)
 80042e6:	4b47      	ldr	r3, [pc, #284]	; (8004404 <HAL_RCC_OscConfig+0x494>)
 80042e8:	69db      	ldr	r3, [r3, #28]
 80042ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042ee:	61d3      	str	r3, [r2, #28]
 80042f0:	4b44      	ldr	r3, [pc, #272]	; (8004404 <HAL_RCC_OscConfig+0x494>)
 80042f2:	69db      	ldr	r3, [r3, #28]
 80042f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042f8:	60bb      	str	r3, [r7, #8]
 80042fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042fc:	2301      	movs	r3, #1
 80042fe:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004300:	4b43      	ldr	r3, [pc, #268]	; (8004410 <HAL_RCC_OscConfig+0x4a0>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004308:	2b00      	cmp	r3, #0
 800430a:	d118      	bne.n	800433e <HAL_RCC_OscConfig+0x3ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800430c:	4a40      	ldr	r2, [pc, #256]	; (8004410 <HAL_RCC_OscConfig+0x4a0>)
 800430e:	4b40      	ldr	r3, [pc, #256]	; (8004410 <HAL_RCC_OscConfig+0x4a0>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004316:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004318:	f7fd fa54 	bl	80017c4 <HAL_GetTick>
 800431c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800431e:	e008      	b.n	8004332 <HAL_RCC_OscConfig+0x3c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004320:	f7fd fa50 	bl	80017c4 <HAL_GetTick>
 8004324:	4602      	mov	r2, r0
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	2b64      	cmp	r3, #100	; 0x64
 800432c:	d901      	bls.n	8004332 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	e184      	b.n	800463c <HAL_RCC_OscConfig+0x6cc>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004332:	4b37      	ldr	r3, [pc, #220]	; (8004410 <HAL_RCC_OscConfig+0x4a0>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800433a:	2b00      	cmp	r3, #0
 800433c:	d0f0      	beq.n	8004320 <HAL_RCC_OscConfig+0x3b0>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	2b01      	cmp	r3, #1
 8004344:	d106      	bne.n	8004354 <HAL_RCC_OscConfig+0x3e4>
 8004346:	4a2f      	ldr	r2, [pc, #188]	; (8004404 <HAL_RCC_OscConfig+0x494>)
 8004348:	4b2e      	ldr	r3, [pc, #184]	; (8004404 <HAL_RCC_OscConfig+0x494>)
 800434a:	6a1b      	ldr	r3, [r3, #32]
 800434c:	f043 0301 	orr.w	r3, r3, #1
 8004350:	6213      	str	r3, [r2, #32]
 8004352:	e02d      	b.n	80043b0 <HAL_RCC_OscConfig+0x440>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	68db      	ldr	r3, [r3, #12]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d10c      	bne.n	8004376 <HAL_RCC_OscConfig+0x406>
 800435c:	4a29      	ldr	r2, [pc, #164]	; (8004404 <HAL_RCC_OscConfig+0x494>)
 800435e:	4b29      	ldr	r3, [pc, #164]	; (8004404 <HAL_RCC_OscConfig+0x494>)
 8004360:	6a1b      	ldr	r3, [r3, #32]
 8004362:	f023 0301 	bic.w	r3, r3, #1
 8004366:	6213      	str	r3, [r2, #32]
 8004368:	4a26      	ldr	r2, [pc, #152]	; (8004404 <HAL_RCC_OscConfig+0x494>)
 800436a:	4b26      	ldr	r3, [pc, #152]	; (8004404 <HAL_RCC_OscConfig+0x494>)
 800436c:	6a1b      	ldr	r3, [r3, #32]
 800436e:	f023 0304 	bic.w	r3, r3, #4
 8004372:	6213      	str	r3, [r2, #32]
 8004374:	e01c      	b.n	80043b0 <HAL_RCC_OscConfig+0x440>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	68db      	ldr	r3, [r3, #12]
 800437a:	2b05      	cmp	r3, #5
 800437c:	d10c      	bne.n	8004398 <HAL_RCC_OscConfig+0x428>
 800437e:	4a21      	ldr	r2, [pc, #132]	; (8004404 <HAL_RCC_OscConfig+0x494>)
 8004380:	4b20      	ldr	r3, [pc, #128]	; (8004404 <HAL_RCC_OscConfig+0x494>)
 8004382:	6a1b      	ldr	r3, [r3, #32]
 8004384:	f043 0304 	orr.w	r3, r3, #4
 8004388:	6213      	str	r3, [r2, #32]
 800438a:	4a1e      	ldr	r2, [pc, #120]	; (8004404 <HAL_RCC_OscConfig+0x494>)
 800438c:	4b1d      	ldr	r3, [pc, #116]	; (8004404 <HAL_RCC_OscConfig+0x494>)
 800438e:	6a1b      	ldr	r3, [r3, #32]
 8004390:	f043 0301 	orr.w	r3, r3, #1
 8004394:	6213      	str	r3, [r2, #32]
 8004396:	e00b      	b.n	80043b0 <HAL_RCC_OscConfig+0x440>
 8004398:	4a1a      	ldr	r2, [pc, #104]	; (8004404 <HAL_RCC_OscConfig+0x494>)
 800439a:	4b1a      	ldr	r3, [pc, #104]	; (8004404 <HAL_RCC_OscConfig+0x494>)
 800439c:	6a1b      	ldr	r3, [r3, #32]
 800439e:	f023 0301 	bic.w	r3, r3, #1
 80043a2:	6213      	str	r3, [r2, #32]
 80043a4:	4a17      	ldr	r2, [pc, #92]	; (8004404 <HAL_RCC_OscConfig+0x494>)
 80043a6:	4b17      	ldr	r3, [pc, #92]	; (8004404 <HAL_RCC_OscConfig+0x494>)
 80043a8:	6a1b      	ldr	r3, [r3, #32]
 80043aa:	f023 0304 	bic.w	r3, r3, #4
 80043ae:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d015      	beq.n	80043e4 <HAL_RCC_OscConfig+0x474>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043b8:	f7fd fa04 	bl	80017c4 <HAL_GetTick>
 80043bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043be:	e00a      	b.n	80043d6 <HAL_RCC_OscConfig+0x466>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043c0:	f7fd fa00 	bl	80017c4 <HAL_GetTick>
 80043c4:	4602      	mov	r2, r0
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	1ad3      	subs	r3, r2, r3
 80043ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d901      	bls.n	80043d6 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	e132      	b.n	800463c <HAL_RCC_OscConfig+0x6cc>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043d6:	4b0b      	ldr	r3, [pc, #44]	; (8004404 <HAL_RCC_OscConfig+0x494>)
 80043d8:	6a1b      	ldr	r3, [r3, #32]
 80043da:	f003 0302 	and.w	r3, r3, #2
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d0ee      	beq.n	80043c0 <HAL_RCC_OscConfig+0x450>
 80043e2:	e01d      	b.n	8004420 <HAL_RCC_OscConfig+0x4b0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043e4:	f7fd f9ee 	bl	80017c4 <HAL_GetTick>
 80043e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043ea:	e013      	b.n	8004414 <HAL_RCC_OscConfig+0x4a4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043ec:	f7fd f9ea 	bl	80017c4 <HAL_GetTick>
 80043f0:	4602      	mov	r2, r0
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	1ad3      	subs	r3, r2, r3
 80043f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d90a      	bls.n	8004414 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e11c      	b.n	800463c <HAL_RCC_OscConfig+0x6cc>
 8004402:	bf00      	nop
 8004404:	40021000 	.word	0x40021000
 8004408:	42420480 	.word	0x42420480
 800440c:	0800f05c 	.word	0x0800f05c
 8004410:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004414:	4b8b      	ldr	r3, [pc, #556]	; (8004644 <HAL_RCC_OscConfig+0x6d4>)
 8004416:	6a1b      	ldr	r3, [r3, #32]
 8004418:	f003 0302 	and.w	r3, r3, #2
 800441c:	2b00      	cmp	r3, #0
 800441e:	d1e5      	bne.n	80043ec <HAL_RCC_OscConfig+0x47c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004420:	7dfb      	ldrb	r3, [r7, #23]
 8004422:	2b01      	cmp	r3, #1
 8004424:	d105      	bne.n	8004432 <HAL_RCC_OscConfig+0x4c2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004426:	4a87      	ldr	r2, [pc, #540]	; (8004644 <HAL_RCC_OscConfig+0x6d4>)
 8004428:	4b86      	ldr	r3, [pc, #536]	; (8004644 <HAL_RCC_OscConfig+0x6d4>)
 800442a:	69db      	ldr	r3, [r3, #28]
 800442c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004430:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	69db      	ldr	r3, [r3, #28]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d00c      	beq.n	8004454 <HAL_RCC_OscConfig+0x4e4>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	69db      	ldr	r3, [r3, #28]
 800443e:	2b01      	cmp	r3, #1
 8004440:	d008      	beq.n	8004454 <HAL_RCC_OscConfig+0x4e4>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	69db      	ldr	r3, [r3, #28]
 8004446:	2b02      	cmp	r3, #2
 8004448:	d004      	beq.n	8004454 <HAL_RCC_OscConfig+0x4e4>
 800444a:	f240 21af 	movw	r1, #687	; 0x2af
 800444e:	487e      	ldr	r0, [pc, #504]	; (8004648 <HAL_RCC_OscConfig+0x6d8>)
 8004450:	f7fc fe5e 	bl	8001110 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	69db      	ldr	r3, [r3, #28]
 8004458:	2b00      	cmp	r3, #0
 800445a:	f000 80ee 	beq.w	800463a <HAL_RCC_OscConfig+0x6ca>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800445e:	4b79      	ldr	r3, [pc, #484]	; (8004644 <HAL_RCC_OscConfig+0x6d4>)
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	f003 030c 	and.w	r3, r3, #12
 8004466:	2b08      	cmp	r3, #8
 8004468:	f000 80ce 	beq.w	8004608 <HAL_RCC_OscConfig+0x698>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	69db      	ldr	r3, [r3, #28]
 8004470:	2b02      	cmp	r3, #2
 8004472:	f040 80b2 	bne.w	80045da <HAL_RCC_OscConfig+0x66a>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6a1b      	ldr	r3, [r3, #32]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d009      	beq.n	8004492 <HAL_RCC_OscConfig+0x522>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6a1b      	ldr	r3, [r3, #32]
 8004482:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004486:	d004      	beq.n	8004492 <HAL_RCC_OscConfig+0x522>
 8004488:	f44f 712e 	mov.w	r1, #696	; 0x2b8
 800448c:	486e      	ldr	r0, [pc, #440]	; (8004648 <HAL_RCC_OscConfig+0x6d8>)
 800448e:	f7fc fe3f 	bl	8001110 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004496:	2b00      	cmp	r3, #0
 8004498:	d04a      	beq.n	8004530 <HAL_RCC_OscConfig+0x5c0>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800449e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80044a2:	d045      	beq.n	8004530 <HAL_RCC_OscConfig+0x5c0>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80044ac:	d040      	beq.n	8004530 <HAL_RCC_OscConfig+0x5c0>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80044b6:	d03b      	beq.n	8004530 <HAL_RCC_OscConfig+0x5c0>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044c0:	d036      	beq.n	8004530 <HAL_RCC_OscConfig+0x5c0>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c6:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80044ca:	d031      	beq.n	8004530 <HAL_RCC_OscConfig+0x5c0>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d0:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80044d4:	d02c      	beq.n	8004530 <HAL_RCC_OscConfig+0x5c0>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044da:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80044de:	d027      	beq.n	8004530 <HAL_RCC_OscConfig+0x5c0>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80044e8:	d022      	beq.n	8004530 <HAL_RCC_OscConfig+0x5c0>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ee:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80044f2:	d01d      	beq.n	8004530 <HAL_RCC_OscConfig+0x5c0>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f8:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80044fc:	d018      	beq.n	8004530 <HAL_RCC_OscConfig+0x5c0>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004502:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004506:	d013      	beq.n	8004530 <HAL_RCC_OscConfig+0x5c0>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800450c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004510:	d00e      	beq.n	8004530 <HAL_RCC_OscConfig+0x5c0>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004516:	f5b3 1f50 	cmp.w	r3, #3407872	; 0x340000
 800451a:	d009      	beq.n	8004530 <HAL_RCC_OscConfig+0x5c0>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004520:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8004524:	d004      	beq.n	8004530 <HAL_RCC_OscConfig+0x5c0>
 8004526:	f240 21b9 	movw	r1, #697	; 0x2b9
 800452a:	4847      	ldr	r0, [pc, #284]	; (8004648 <HAL_RCC_OscConfig+0x6d8>)
 800452c:	f7fc fdf0 	bl	8001110 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004530:	4b46      	ldr	r3, [pc, #280]	; (800464c <HAL_RCC_OscConfig+0x6dc>)
 8004532:	2200      	movs	r2, #0
 8004534:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004536:	f7fd f945 	bl	80017c4 <HAL_GetTick>
 800453a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800453c:	e008      	b.n	8004550 <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800453e:	f7fd f941 	bl	80017c4 <HAL_GetTick>
 8004542:	4602      	mov	r2, r0
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	1ad3      	subs	r3, r2, r3
 8004548:	2b02      	cmp	r3, #2
 800454a:	d901      	bls.n	8004550 <HAL_RCC_OscConfig+0x5e0>
          {
            return HAL_TIMEOUT;
 800454c:	2303      	movs	r3, #3
 800454e:	e075      	b.n	800463c <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004550:	4b3c      	ldr	r3, [pc, #240]	; (8004644 <HAL_RCC_OscConfig+0x6d4>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004558:	2b00      	cmp	r3, #0
 800455a:	d1f0      	bne.n	800453e <HAL_RCC_OscConfig+0x5ce>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a1b      	ldr	r3, [r3, #32]
 8004560:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004564:	d116      	bne.n	8004594 <HAL_RCC_OscConfig+0x624>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d009      	beq.n	8004582 <HAL_RCC_OscConfig+0x612>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004576:	d004      	beq.n	8004582 <HAL_RCC_OscConfig+0x612>
 8004578:	f240 21cf 	movw	r1, #719	; 0x2cf
 800457c:	4832      	ldr	r0, [pc, #200]	; (8004648 <HAL_RCC_OscConfig+0x6d8>)
 800457e:	f7fc fdc7 	bl	8001110 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004582:	4930      	ldr	r1, [pc, #192]	; (8004644 <HAL_RCC_OscConfig+0x6d4>)
 8004584:	4b2f      	ldr	r3, [pc, #188]	; (8004644 <HAL_RCC_OscConfig+0x6d4>)
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	4313      	orrs	r3, r2
 8004592:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004594:	482b      	ldr	r0, [pc, #172]	; (8004644 <HAL_RCC_OscConfig+0x6d4>)
 8004596:	4b2b      	ldr	r3, [pc, #172]	; (8004644 <HAL_RCC_OscConfig+0x6d4>)
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a19      	ldr	r1, [r3, #32]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a6:	430b      	orrs	r3, r1
 80045a8:	4313      	orrs	r3, r2
 80045aa:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80045ac:	4b27      	ldr	r3, [pc, #156]	; (800464c <HAL_RCC_OscConfig+0x6dc>)
 80045ae:	2201      	movs	r2, #1
 80045b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045b2:	f7fd f907 	bl	80017c4 <HAL_GetTick>
 80045b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80045b8:	e008      	b.n	80045cc <HAL_RCC_OscConfig+0x65c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045ba:	f7fd f903 	bl	80017c4 <HAL_GetTick>
 80045be:	4602      	mov	r2, r0
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	1ad3      	subs	r3, r2, r3
 80045c4:	2b02      	cmp	r3, #2
 80045c6:	d901      	bls.n	80045cc <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 80045c8:	2303      	movs	r3, #3
 80045ca:	e037      	b.n	800463c <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80045cc:	4b1d      	ldr	r3, [pc, #116]	; (8004644 <HAL_RCC_OscConfig+0x6d4>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d0f0      	beq.n	80045ba <HAL_RCC_OscConfig+0x64a>
 80045d8:	e02f      	b.n	800463a <HAL_RCC_OscConfig+0x6ca>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045da:	4b1c      	ldr	r3, [pc, #112]	; (800464c <HAL_RCC_OscConfig+0x6dc>)
 80045dc:	2200      	movs	r2, #0
 80045de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045e0:	f7fd f8f0 	bl	80017c4 <HAL_GetTick>
 80045e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045e6:	e008      	b.n	80045fa <HAL_RCC_OscConfig+0x68a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045e8:	f7fd f8ec 	bl	80017c4 <HAL_GetTick>
 80045ec:	4602      	mov	r2, r0
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	d901      	bls.n	80045fa <HAL_RCC_OscConfig+0x68a>
          {
            return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e020      	b.n	800463c <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045fa:	4b12      	ldr	r3, [pc, #72]	; (8004644 <HAL_RCC_OscConfig+0x6d4>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004602:	2b00      	cmp	r3, #0
 8004604:	d1f0      	bne.n	80045e8 <HAL_RCC_OscConfig+0x678>
 8004606:	e018      	b.n	800463a <HAL_RCC_OscConfig+0x6ca>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	69db      	ldr	r3, [r3, #28]
 800460c:	2b01      	cmp	r3, #1
 800460e:	d101      	bne.n	8004614 <HAL_RCC_OscConfig+0x6a4>
      {
        return HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	e013      	b.n	800463c <HAL_RCC_OscConfig+0x6cc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004614:	4b0b      	ldr	r3, [pc, #44]	; (8004644 <HAL_RCC_OscConfig+0x6d4>)
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6a1b      	ldr	r3, [r3, #32]
 8004624:	429a      	cmp	r2, r3
 8004626:	d106      	bne.n	8004636 <HAL_RCC_OscConfig+0x6c6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004632:	429a      	cmp	r2, r3
 8004634:	d001      	beq.n	800463a <HAL_RCC_OscConfig+0x6ca>
        {
          return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e000      	b.n	800463c <HAL_RCC_OscConfig+0x6cc>
        }
      }
    }
  }

  return HAL_OK;
 800463a:	2300      	movs	r3, #0
}
 800463c:	4618      	mov	r0, r3
 800463e:	3718      	adds	r7, #24
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}
 8004644:	40021000 	.word	0x40021000
 8004648:	0800f05c 	.word	0x0800f05c
 800464c:	42420060 	.word	0x42420060

08004650 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b084      	sub	sp, #16
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d101      	bne.n	8004664 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	e176      	b.n	8004952 <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 0301 	and.w	r3, r3, #1
 800466c:	2b00      	cmp	r3, #0
 800466e:	d116      	bne.n	800469e <HAL_RCC_ClockConfig+0x4e>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 0302 	and.w	r3, r3, #2
 8004678:	2b00      	cmp	r3, #0
 800467a:	d110      	bne.n	800469e <HAL_RCC_ClockConfig+0x4e>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f003 0304 	and.w	r3, r3, #4
 8004684:	2b00      	cmp	r3, #0
 8004686:	d10a      	bne.n	800469e <HAL_RCC_ClockConfig+0x4e>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f003 0308 	and.w	r3, r3, #8
 8004690:	2b00      	cmp	r3, #0
 8004692:	d104      	bne.n	800469e <HAL_RCC_ClockConfig+0x4e>
 8004694:	f44f 714e 	mov.w	r1, #824	; 0x338
 8004698:	4874      	ldr	r0, [pc, #464]	; (800486c <HAL_RCC_ClockConfig+0x21c>)
 800469a:	f7fc fd39 	bl	8001110 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d00a      	beq.n	80046ba <HAL_RCC_ClockConfig+0x6a>
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d007      	beq.n	80046ba <HAL_RCC_ClockConfig+0x6a>
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	2b02      	cmp	r3, #2
 80046ae:	d004      	beq.n	80046ba <HAL_RCC_ClockConfig+0x6a>
 80046b0:	f240 3139 	movw	r1, #825	; 0x339
 80046b4:	486d      	ldr	r0, [pc, #436]	; (800486c <HAL_RCC_ClockConfig+0x21c>)
 80046b6:	f7fc fd2b 	bl	8001110 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80046ba:	4b6d      	ldr	r3, [pc, #436]	; (8004870 <HAL_RCC_ClockConfig+0x220>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0207 	and.w	r2, r3, #7
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	429a      	cmp	r2, r3
 80046c6:	d210      	bcs.n	80046ea <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046c8:	4969      	ldr	r1, [pc, #420]	; (8004870 <HAL_RCC_ClockConfig+0x220>)
 80046ca:	4b69      	ldr	r3, [pc, #420]	; (8004870 <HAL_RCC_ClockConfig+0x220>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f023 0207 	bic.w	r2, r3, #7
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	4313      	orrs	r3, r2
 80046d6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046d8:	4b65      	ldr	r3, [pc, #404]	; (8004870 <HAL_RCC_ClockConfig+0x220>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 0207 	and.w	r2, r3, #7
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	429a      	cmp	r2, r3
 80046e4:	d001      	beq.n	80046ea <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e133      	b.n	8004952 <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d049      	beq.n	800478a <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f003 0304 	and.w	r3, r3, #4
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d005      	beq.n	800470e <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004702:	4a5c      	ldr	r2, [pc, #368]	; (8004874 <HAL_RCC_ClockConfig+0x224>)
 8004704:	4b5b      	ldr	r3, [pc, #364]	; (8004874 <HAL_RCC_ClockConfig+0x224>)
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800470c:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 0308 	and.w	r3, r3, #8
 8004716:	2b00      	cmp	r3, #0
 8004718:	d005      	beq.n	8004726 <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800471a:	4a56      	ldr	r2, [pc, #344]	; (8004874 <HAL_RCC_ClockConfig+0x224>)
 800471c:	4b55      	ldr	r3, [pc, #340]	; (8004874 <HAL_RCC_ClockConfig+0x224>)
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004724:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d024      	beq.n	8004778 <HAL_RCC_ClockConfig+0x128>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	2b80      	cmp	r3, #128	; 0x80
 8004734:	d020      	beq.n	8004778 <HAL_RCC_ClockConfig+0x128>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	2b90      	cmp	r3, #144	; 0x90
 800473c:	d01c      	beq.n	8004778 <HAL_RCC_ClockConfig+0x128>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	2ba0      	cmp	r3, #160	; 0xa0
 8004744:	d018      	beq.n	8004778 <HAL_RCC_ClockConfig+0x128>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	2bb0      	cmp	r3, #176	; 0xb0
 800474c:	d014      	beq.n	8004778 <HAL_RCC_ClockConfig+0x128>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	2bc0      	cmp	r3, #192	; 0xc0
 8004754:	d010      	beq.n	8004778 <HAL_RCC_ClockConfig+0x128>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	689b      	ldr	r3, [r3, #8]
 800475a:	2bd0      	cmp	r3, #208	; 0xd0
 800475c:	d00c      	beq.n	8004778 <HAL_RCC_ClockConfig+0x128>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	2be0      	cmp	r3, #224	; 0xe0
 8004764:	d008      	beq.n	8004778 <HAL_RCC_ClockConfig+0x128>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	2bf0      	cmp	r3, #240	; 0xf0
 800476c:	d004      	beq.n	8004778 <HAL_RCC_ClockConfig+0x128>
 800476e:	f240 315f 	movw	r1, #863	; 0x35f
 8004772:	483e      	ldr	r0, [pc, #248]	; (800486c <HAL_RCC_ClockConfig+0x21c>)
 8004774:	f7fc fccc 	bl	8001110 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004778:	493e      	ldr	r1, [pc, #248]	; (8004874 <HAL_RCC_ClockConfig+0x224>)
 800477a:	4b3e      	ldr	r3, [pc, #248]	; (8004874 <HAL_RCC_ClockConfig+0x224>)
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	4313      	orrs	r3, r2
 8004788:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f003 0301 	and.w	r3, r3, #1
 8004792:	2b00      	cmp	r3, #0
 8004794:	d051      	beq.n	800483a <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d00c      	beq.n	80047b8 <HAL_RCC_ClockConfig+0x168>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	2b01      	cmp	r3, #1
 80047a4:	d008      	beq.n	80047b8 <HAL_RCC_ClockConfig+0x168>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	2b02      	cmp	r3, #2
 80047ac:	d004      	beq.n	80047b8 <HAL_RCC_ClockConfig+0x168>
 80047ae:	f240 3166 	movw	r1, #870	; 0x366
 80047b2:	482e      	ldr	r0, [pc, #184]	; (800486c <HAL_RCC_ClockConfig+0x21c>)
 80047b4:	f7fc fcac 	bl	8001110 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	2b01      	cmp	r3, #1
 80047be:	d107      	bne.n	80047d0 <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047c0:	4b2c      	ldr	r3, [pc, #176]	; (8004874 <HAL_RCC_ClockConfig+0x224>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d115      	bne.n	80047f8 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	e0c0      	b.n	8004952 <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	2b02      	cmp	r3, #2
 80047d6:	d107      	bne.n	80047e8 <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047d8:	4b26      	ldr	r3, [pc, #152]	; (8004874 <HAL_RCC_ClockConfig+0x224>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d109      	bne.n	80047f8 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e0b4      	b.n	8004952 <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047e8:	4b22      	ldr	r3, [pc, #136]	; (8004874 <HAL_RCC_ClockConfig+0x224>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0302 	and.w	r3, r3, #2
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d101      	bne.n	80047f8 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	e0ac      	b.n	8004952 <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047f8:	491e      	ldr	r1, [pc, #120]	; (8004874 <HAL_RCC_ClockConfig+0x224>)
 80047fa:	4b1e      	ldr	r3, [pc, #120]	; (8004874 <HAL_RCC_ClockConfig+0x224>)
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	f023 0203 	bic.w	r2, r3, #3
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	4313      	orrs	r3, r2
 8004808:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800480a:	f7fc ffdb 	bl	80017c4 <HAL_GetTick>
 800480e:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004810:	e00a      	b.n	8004828 <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004812:	f7fc ffd7 	bl	80017c4 <HAL_GetTick>
 8004816:	4602      	mov	r2, r0
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	1ad3      	subs	r3, r2, r3
 800481c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004820:	4293      	cmp	r3, r2
 8004822:	d901      	bls.n	8004828 <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 8004824:	2303      	movs	r3, #3
 8004826:	e094      	b.n	8004952 <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004828:	4b12      	ldr	r3, [pc, #72]	; (8004874 <HAL_RCC_ClockConfig+0x224>)
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	f003 020c 	and.w	r2, r3, #12
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	009b      	lsls	r3, r3, #2
 8004836:	429a      	cmp	r2, r3
 8004838:	d1eb      	bne.n	8004812 <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800483a:	4b0d      	ldr	r3, [pc, #52]	; (8004870 <HAL_RCC_ClockConfig+0x220>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0207 	and.w	r2, r3, #7
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	429a      	cmp	r2, r3
 8004846:	d917      	bls.n	8004878 <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004848:	4909      	ldr	r1, [pc, #36]	; (8004870 <HAL_RCC_ClockConfig+0x220>)
 800484a:	4b09      	ldr	r3, [pc, #36]	; (8004870 <HAL_RCC_ClockConfig+0x220>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f023 0207 	bic.w	r2, r3, #7
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	4313      	orrs	r3, r2
 8004856:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004858:	4b05      	ldr	r3, [pc, #20]	; (8004870 <HAL_RCC_ClockConfig+0x220>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 0207 	and.w	r2, r3, #7
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	429a      	cmp	r2, r3
 8004864:	d008      	beq.n	8004878 <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e073      	b.n	8004952 <HAL_RCC_ClockConfig+0x302>
 800486a:	bf00      	nop
 800486c:	0800f05c 	.word	0x0800f05c
 8004870:	40022000 	.word	0x40022000
 8004874:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 0304 	and.w	r3, r3, #4
 8004880:	2b00      	cmp	r3, #0
 8004882:	d025      	beq.n	80048d0 <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	68db      	ldr	r3, [r3, #12]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d018      	beq.n	80048be <HAL_RCC_ClockConfig+0x26e>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004894:	d013      	beq.n	80048be <HAL_RCC_ClockConfig+0x26e>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	68db      	ldr	r3, [r3, #12]
 800489a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800489e:	d00e      	beq.n	80048be <HAL_RCC_ClockConfig+0x26e>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80048a8:	d009      	beq.n	80048be <HAL_RCC_ClockConfig+0x26e>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	68db      	ldr	r3, [r3, #12]
 80048ae:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80048b2:	d004      	beq.n	80048be <HAL_RCC_ClockConfig+0x26e>
 80048b4:	f44f 7169 	mov.w	r1, #932	; 0x3a4
 80048b8:	4828      	ldr	r0, [pc, #160]	; (800495c <HAL_RCC_ClockConfig+0x30c>)
 80048ba:	f7fc fc29 	bl	8001110 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048be:	4928      	ldr	r1, [pc, #160]	; (8004960 <HAL_RCC_ClockConfig+0x310>)
 80048c0:	4b27      	ldr	r3, [pc, #156]	; (8004960 <HAL_RCC_ClockConfig+0x310>)
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	68db      	ldr	r3, [r3, #12]
 80048cc:	4313      	orrs	r3, r2
 80048ce:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f003 0308 	and.w	r3, r3, #8
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d026      	beq.n	800492a <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	691b      	ldr	r3, [r3, #16]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d018      	beq.n	8004916 <HAL_RCC_ClockConfig+0x2c6>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	691b      	ldr	r3, [r3, #16]
 80048e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048ec:	d013      	beq.n	8004916 <HAL_RCC_ClockConfig+0x2c6>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	691b      	ldr	r3, [r3, #16]
 80048f2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80048f6:	d00e      	beq.n	8004916 <HAL_RCC_ClockConfig+0x2c6>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	691b      	ldr	r3, [r3, #16]
 80048fc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004900:	d009      	beq.n	8004916 <HAL_RCC_ClockConfig+0x2c6>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	691b      	ldr	r3, [r3, #16]
 8004906:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800490a:	d004      	beq.n	8004916 <HAL_RCC_ClockConfig+0x2c6>
 800490c:	f240 31ab 	movw	r1, #939	; 0x3ab
 8004910:	4812      	ldr	r0, [pc, #72]	; (800495c <HAL_RCC_ClockConfig+0x30c>)
 8004912:	f7fc fbfd 	bl	8001110 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004916:	4912      	ldr	r1, [pc, #72]	; (8004960 <HAL_RCC_ClockConfig+0x310>)
 8004918:	4b11      	ldr	r3, [pc, #68]	; (8004960 <HAL_RCC_ClockConfig+0x310>)
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	691b      	ldr	r3, [r3, #16]
 8004924:	00db      	lsls	r3, r3, #3
 8004926:	4313      	orrs	r3, r2
 8004928:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800492a:	f000 f821 	bl	8004970 <HAL_RCC_GetSysClockFreq>
 800492e:	4601      	mov	r1, r0
 8004930:	4b0b      	ldr	r3, [pc, #44]	; (8004960 <HAL_RCC_ClockConfig+0x310>)
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	091b      	lsrs	r3, r3, #4
 8004936:	f003 030f 	and.w	r3, r3, #15
 800493a:	4a0a      	ldr	r2, [pc, #40]	; (8004964 <HAL_RCC_ClockConfig+0x314>)
 800493c:	5cd3      	ldrb	r3, [r2, r3]
 800493e:	fa21 f303 	lsr.w	r3, r1, r3
 8004942:	4a09      	ldr	r2, [pc, #36]	; (8004968 <HAL_RCC_ClockConfig+0x318>)
 8004944:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004946:	4b09      	ldr	r3, [pc, #36]	; (800496c <HAL_RCC_ClockConfig+0x31c>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4618      	mov	r0, r3
 800494c:	f7fc fc22 	bl	8001194 <HAL_InitTick>

  return HAL_OK;
 8004950:	2300      	movs	r3, #0
}
 8004952:	4618      	mov	r0, r3
 8004954:	3710      	adds	r7, #16
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}
 800495a:	bf00      	nop
 800495c:	0800f05c 	.word	0x0800f05c
 8004960:	40021000 	.word	0x40021000
 8004964:	0800f2a0 	.word	0x0800f2a0
 8004968:	20000000 	.word	0x20000000
 800496c:	20000004 	.word	0x20000004

08004970 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004970:	b490      	push	{r4, r7}
 8004972:	b08a      	sub	sp, #40	; 0x28
 8004974:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004976:	4b2a      	ldr	r3, [pc, #168]	; (8004a20 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004978:	1d3c      	adds	r4, r7, #4
 800497a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800497c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004980:	4b28      	ldr	r3, [pc, #160]	; (8004a24 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004982:	881b      	ldrh	r3, [r3, #0]
 8004984:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004986:	2300      	movs	r3, #0
 8004988:	61fb      	str	r3, [r7, #28]
 800498a:	2300      	movs	r3, #0
 800498c:	61bb      	str	r3, [r7, #24]
 800498e:	2300      	movs	r3, #0
 8004990:	627b      	str	r3, [r7, #36]	; 0x24
 8004992:	2300      	movs	r3, #0
 8004994:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004996:	2300      	movs	r3, #0
 8004998:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800499a:	4b23      	ldr	r3, [pc, #140]	; (8004a28 <HAL_RCC_GetSysClockFreq+0xb8>)
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	f003 030c 	and.w	r3, r3, #12
 80049a6:	2b04      	cmp	r3, #4
 80049a8:	d002      	beq.n	80049b0 <HAL_RCC_GetSysClockFreq+0x40>
 80049aa:	2b08      	cmp	r3, #8
 80049ac:	d003      	beq.n	80049b6 <HAL_RCC_GetSysClockFreq+0x46>
 80049ae:	e02d      	b.n	8004a0c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80049b0:	4b1e      	ldr	r3, [pc, #120]	; (8004a2c <HAL_RCC_GetSysClockFreq+0xbc>)
 80049b2:	623b      	str	r3, [r7, #32]
      break;
 80049b4:	e02d      	b.n	8004a12 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	0c9b      	lsrs	r3, r3, #18
 80049ba:	f003 030f 	and.w	r3, r3, #15
 80049be:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80049c2:	4413      	add	r3, r2
 80049c4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80049c8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d013      	beq.n	80049fc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80049d4:	4b14      	ldr	r3, [pc, #80]	; (8004a28 <HAL_RCC_GetSysClockFreq+0xb8>)
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	0c5b      	lsrs	r3, r3, #17
 80049da:	f003 0301 	and.w	r3, r3, #1
 80049de:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80049e2:	4413      	add	r3, r2
 80049e4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80049e8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	4a0f      	ldr	r2, [pc, #60]	; (8004a2c <HAL_RCC_GetSysClockFreq+0xbc>)
 80049ee:	fb02 f203 	mul.w	r2, r2, r3
 80049f2:	69bb      	ldr	r3, [r7, #24]
 80049f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80049f8:	627b      	str	r3, [r7, #36]	; 0x24
 80049fa:	e004      	b.n	8004a06 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	4a0c      	ldr	r2, [pc, #48]	; (8004a30 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004a00:	fb02 f303 	mul.w	r3, r2, r3
 8004a04:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a08:	623b      	str	r3, [r7, #32]
      break;
 8004a0a:	e002      	b.n	8004a12 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004a0c:	4b07      	ldr	r3, [pc, #28]	; (8004a2c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004a0e:	623b      	str	r3, [r7, #32]
      break;
 8004a10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a12:	6a3b      	ldr	r3, [r7, #32]
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3728      	adds	r7, #40	; 0x28
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bc90      	pop	{r4, r7}
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop
 8004a20:	0800f094 	.word	0x0800f094
 8004a24:	0800f0a4 	.word	0x0800f0a4
 8004a28:	40021000 	.word	0x40021000
 8004a2c:	007a1200 	.word	0x007a1200
 8004a30:	003d0900 	.word	0x003d0900

08004a34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a34:	b480      	push	{r7}
 8004a36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a38:	4b02      	ldr	r3, [pc, #8]	; (8004a44 <HAL_RCC_GetHCLKFreq+0x10>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bc80      	pop	{r7}
 8004a42:	4770      	bx	lr
 8004a44:	20000000 	.word	0x20000000

08004a48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a4c:	f7ff fff2 	bl	8004a34 <HAL_RCC_GetHCLKFreq>
 8004a50:	4601      	mov	r1, r0
 8004a52:	4b05      	ldr	r3, [pc, #20]	; (8004a68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	0a1b      	lsrs	r3, r3, #8
 8004a58:	f003 0307 	and.w	r3, r3, #7
 8004a5c:	4a03      	ldr	r2, [pc, #12]	; (8004a6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a5e:	5cd3      	ldrb	r3, [r2, r3]
 8004a60:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	bd80      	pop	{r7, pc}
 8004a68:	40021000 	.word	0x40021000
 8004a6c:	0800f2b0 	.word	0x0800f2b0

08004a70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a74:	f7ff ffde 	bl	8004a34 <HAL_RCC_GetHCLKFreq>
 8004a78:	4601      	mov	r1, r0
 8004a7a:	4b05      	ldr	r3, [pc, #20]	; (8004a90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	0adb      	lsrs	r3, r3, #11
 8004a80:	f003 0307 	and.w	r3, r3, #7
 8004a84:	4a03      	ldr	r2, [pc, #12]	; (8004a94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a86:	5cd3      	ldrb	r3, [r2, r3]
 8004a88:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	40021000 	.word	0x40021000
 8004a94:	0800f2b0 	.word	0x0800f2b0

08004a98 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b082      	sub	sp, #8
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d104      	bne.n	8004ab2 <HAL_RCC_GetClockConfig+0x1a>
 8004aa8:	f240 5123 	movw	r1, #1315	; 0x523
 8004aac:	4818      	ldr	r0, [pc, #96]	; (8004b10 <HAL_RCC_GetClockConfig+0x78>)
 8004aae:	f7fc fb2f 	bl	8001110 <assert_failed>
  assert_param(pFLatency != NULL);
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d104      	bne.n	8004ac2 <HAL_RCC_GetClockConfig+0x2a>
 8004ab8:	f240 5124 	movw	r1, #1316	; 0x524
 8004abc:	4814      	ldr	r0, [pc, #80]	; (8004b10 <HAL_RCC_GetClockConfig+0x78>)
 8004abe:	f7fc fb27 	bl	8001110 <assert_failed>

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	220f      	movs	r2, #15
 8004ac6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004ac8:	4b12      	ldr	r3, [pc, #72]	; (8004b14 <HAL_RCC_GetClockConfig+0x7c>)
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	f003 0203 	and.w	r2, r3, #3
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004ad4:	4b0f      	ldr	r3, [pc, #60]	; (8004b14 <HAL_RCC_GetClockConfig+0x7c>)
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004ae0:	4b0c      	ldr	r3, [pc, #48]	; (8004b14 <HAL_RCC_GetClockConfig+0x7c>)
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004aec:	4b09      	ldr	r3, [pc, #36]	; (8004b14 <HAL_RCC_GetClockConfig+0x7c>)
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	08db      	lsrs	r3, r3, #3
 8004af2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004afa:	4b07      	ldr	r3, [pc, #28]	; (8004b18 <HAL_RCC_GetClockConfig+0x80>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f003 0207 	and.w	r2, r3, #7
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8004b06:	bf00      	nop
 8004b08:	3708      	adds	r7, #8
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bd80      	pop	{r7, pc}
 8004b0e:	bf00      	nop
 8004b10:	0800f05c 	.word	0x0800f05c
 8004b14:	40021000 	.word	0x40021000
 8004b18:	40022000 	.word	0x40022000

08004b1c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b085      	sub	sp, #20
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004b24:	4b0a      	ldr	r3, [pc, #40]	; (8004b50 <RCC_Delay+0x34>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a0a      	ldr	r2, [pc, #40]	; (8004b54 <RCC_Delay+0x38>)
 8004b2a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b2e:	0a5b      	lsrs	r3, r3, #9
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	fb02 f303 	mul.w	r3, r2, r3
 8004b36:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004b38:	bf00      	nop
  }
  while (Delay --);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	1e5a      	subs	r2, r3, #1
 8004b3e:	60fa      	str	r2, [r7, #12]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d1f9      	bne.n	8004b38 <RCC_Delay+0x1c>
}
 8004b44:	bf00      	nop
 8004b46:	3714      	adds	r7, #20
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bc80      	pop	{r7}
 8004b4c:	4770      	bx	lr
 8004b4e:	bf00      	nop
 8004b50:	20000000 	.word	0x20000000
 8004b54:	10624dd3 	.word	0x10624dd3

08004b58 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b086      	sub	sp, #24
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004b60:	2300      	movs	r3, #0
 8004b62:	613b      	str	r3, [r7, #16]
 8004b64:	2300      	movs	r3, #0
 8004b66:	60fb      	str	r3, [r7, #12]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
#endif /* STM32F105xC || STM32F107xC */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 0301 	and.w	r3, r3, #1
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d10f      	bne.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 0302 	and.w	r3, r3, #2
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d109      	bne.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0310 	and.w	r3, r3, #16
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d103      	bne.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8004b8c:	216c      	movs	r1, #108	; 0x6c
 8004b8e:	4873      	ldr	r0, [pc, #460]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8004b90:	f7fc fabe 	bl	8001110 <assert_failed>

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f003 0301 	and.w	r3, r3, #1
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	f000 8095 	beq.w	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    FlagStatus pwrclkchanged = RESET;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	75fb      	strb	r3, [r7, #23]

    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d012      	beq.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bb6:	d00d      	beq.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bc0:	d008      	beq.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004bca:	d003      	beq.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004bcc:	2174      	movs	r1, #116	; 0x74
 8004bce:	4863      	ldr	r0, [pc, #396]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8004bd0:	f7fc fa9e 	bl	8001110 <assert_failed>

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bd4:	4b62      	ldr	r3, [pc, #392]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004bd6:	69db      	ldr	r3, [r3, #28]
 8004bd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d10d      	bne.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004be0:	4a5f      	ldr	r2, [pc, #380]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004be2:	4b5f      	ldr	r3, [pc, #380]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004be4:	69db      	ldr	r3, [r3, #28]
 8004be6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bea:	61d3      	str	r3, [r2, #28]
 8004bec:	4b5c      	ldr	r3, [pc, #368]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004bee:	69db      	ldr	r3, [r3, #28]
 8004bf0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bf4:	60bb      	str	r3, [r7, #8]
 8004bf6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bfc:	4b59      	ldr	r3, [pc, #356]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d118      	bne.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0xe2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c08:	4a56      	ldr	r2, [pc, #344]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8004c0a:	4b56      	ldr	r3, [pc, #344]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c12:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c14:	f7fc fdd6 	bl	80017c4 <HAL_GetTick>
 8004c18:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c1a:	e008      	b.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0xd6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c1c:	f7fc fdd2 	bl	80017c4 <HAL_GetTick>
 8004c20:	4602      	mov	r2, r0
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	1ad3      	subs	r3, r2, r3
 8004c26:	2b64      	cmp	r3, #100	; 0x64
 8004c28:	d901      	bls.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0xd6>
        {
          return HAL_TIMEOUT;
 8004c2a:	2303      	movs	r3, #3
 8004c2c:	e092      	b.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c2e:	4b4d      	ldr	r3, [pc, #308]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d0f0      	beq.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0xc4>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c3a:	4b49      	ldr	r3, [pc, #292]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004c3c:	6a1b      	ldr	r3, [r3, #32]
 8004c3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c42:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d02e      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x150>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	429a      	cmp	r2, r3
 8004c56:	d027      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c58:	4b41      	ldr	r3, [pc, #260]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004c5a:	6a1b      	ldr	r3, [r3, #32]
 8004c5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c60:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c62:	4b41      	ldr	r3, [pc, #260]	; (8004d68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004c64:	2201      	movs	r2, #1
 8004c66:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c68:	4b3f      	ldr	r3, [pc, #252]	; (8004d68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004c6e:	4a3c      	ldr	r2, [pc, #240]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f003 0301 	and.w	r3, r3, #1
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d014      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c7e:	f7fc fda1 	bl	80017c4 <HAL_GetTick>
 8004c82:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c84:	e00a      	b.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x144>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c86:	f7fc fd9d 	bl	80017c4 <HAL_GetTick>
 8004c8a:	4602      	mov	r2, r0
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	1ad3      	subs	r3, r2, r3
 8004c90:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d901      	bls.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x144>
          {
            return HAL_TIMEOUT;
 8004c98:	2303      	movs	r3, #3
 8004c9a:	e05b      	b.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c9c:	4b30      	ldr	r3, [pc, #192]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004c9e:	6a1b      	ldr	r3, [r3, #32]
 8004ca0:	f003 0302 	and.w	r3, r3, #2
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d0ee      	beq.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0x12e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ca8:	492d      	ldr	r1, [pc, #180]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004caa:	4b2d      	ldr	r3, [pc, #180]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004cac:	6a1b      	ldr	r3, [r3, #32]
 8004cae:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004cba:	7dfb      	ldrb	r3, [r7, #23]
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d105      	bne.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cc0:	4a27      	ldr	r2, [pc, #156]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004cc2:	4b27      	ldr	r3, [pc, #156]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004cc4:	69db      	ldr	r3, [r3, #28]
 8004cc6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cca:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0302 	and.w	r3, r3, #2
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d01f      	beq.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d012      	beq.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ce8:	d00d      	beq.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cf2:	d008      	beq.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004cfc:	d003      	beq.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8004cfe:	21b9      	movs	r1, #185	; 0xb9
 8004d00:	4816      	ldr	r0, [pc, #88]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8004d02:	f7fc fa05 	bl	8001110 <assert_failed>

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004d06:	4916      	ldr	r1, [pc, #88]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004d08:	4b15      	ldr	r3, [pc, #84]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 0310 	and.w	r3, r3, #16
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d016      	beq.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	68db      	ldr	r3, [r3, #12]
 8004d28:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d2c:	d008      	beq.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	68db      	ldr	r3, [r3, #12]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d004      	beq.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004d36:	f240 1115 	movw	r1, #277	; 0x115
 8004d3a:	4808      	ldr	r0, [pc, #32]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8004d3c:	f7fc f9e8 	bl	8001110 <assert_failed>

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d40:	4907      	ldr	r1, [pc, #28]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004d42:	4b07      	ldr	r3, [pc, #28]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	68db      	ldr	r3, [r3, #12]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004d52:	2300      	movs	r3, #0
}
 8004d54:	4618      	mov	r0, r3
 8004d56:	3718      	adds	r7, #24
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bd80      	pop	{r7, pc}
 8004d5c:	0800f0a8 	.word	0x0800f0a8
 8004d60:	40021000 	.word	0x40021000
 8004d64:	40007000 	.word	0x40007000
 8004d68:	42420440 	.word	0x42420440

08004d6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b082      	sub	sp, #8
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d101      	bne.n	8004d7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e093      	b.n	8004ea6 <HAL_TIM_Base_Init+0x13a>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a4b      	ldr	r2, [pc, #300]	; (8004eb0 <HAL_TIM_Base_Init+0x144>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d013      	beq.n	8004db0 <HAL_TIM_Base_Init+0x44>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d90:	d00e      	beq.n	8004db0 <HAL_TIM_Base_Init+0x44>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a47      	ldr	r2, [pc, #284]	; (8004eb4 <HAL_TIM_Base_Init+0x148>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d009      	beq.n	8004db0 <HAL_TIM_Base_Init+0x44>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a45      	ldr	r2, [pc, #276]	; (8004eb8 <HAL_TIM_Base_Init+0x14c>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d004      	beq.n	8004db0 <HAL_TIM_Base_Init+0x44>
 8004da6:	f240 1113 	movw	r1, #275	; 0x113
 8004daa:	4844      	ldr	r0, [pc, #272]	; (8004ebc <HAL_TIM_Base_Init+0x150>)
 8004dac:	f7fc f9b0 	bl	8001110 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d014      	beq.n	8004de2 <HAL_TIM_Base_Init+0x76>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	2b10      	cmp	r3, #16
 8004dbe:	d010      	beq.n	8004de2 <HAL_TIM_Base_Init+0x76>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	2b20      	cmp	r3, #32
 8004dc6:	d00c      	beq.n	8004de2 <HAL_TIM_Base_Init+0x76>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	2b40      	cmp	r3, #64	; 0x40
 8004dce:	d008      	beq.n	8004de2 <HAL_TIM_Base_Init+0x76>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	2b60      	cmp	r3, #96	; 0x60
 8004dd6:	d004      	beq.n	8004de2 <HAL_TIM_Base_Init+0x76>
 8004dd8:	f44f 718a 	mov.w	r1, #276	; 0x114
 8004ddc:	4837      	ldr	r0, [pc, #220]	; (8004ebc <HAL_TIM_Base_Init+0x150>)
 8004dde:	f7fc f997 	bl	8001110 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	691b      	ldr	r3, [r3, #16]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d00e      	beq.n	8004e08 <HAL_TIM_Base_Init+0x9c>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	691b      	ldr	r3, [r3, #16]
 8004dee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004df2:	d009      	beq.n	8004e08 <HAL_TIM_Base_Init+0x9c>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	691b      	ldr	r3, [r3, #16]
 8004df8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004dfc:	d004      	beq.n	8004e08 <HAL_TIM_Base_Init+0x9c>
 8004dfe:	f240 1115 	movw	r1, #277	; 0x115
 8004e02:	482e      	ldr	r0, [pc, #184]	; (8004ebc <HAL_TIM_Base_Init+0x150>)
 8004e04:	f7fc f984 	bl	8001110 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	699b      	ldr	r3, [r3, #24]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d008      	beq.n	8004e22 <HAL_TIM_Base_Init+0xb6>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	699b      	ldr	r3, [r3, #24]
 8004e14:	2b80      	cmp	r3, #128	; 0x80
 8004e16:	d004      	beq.n	8004e22 <HAL_TIM_Base_Init+0xb6>
 8004e18:	f44f 718b 	mov.w	r1, #278	; 0x116
 8004e1c:	4827      	ldr	r0, [pc, #156]	; (8004ebc <HAL_TIM_Base_Init+0x150>)
 8004e1e:	f7fc f977 	bl	8001110 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d106      	bne.n	8004e3c <HAL_TIM_Base_Init+0xd0>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2200      	movs	r2, #0
 8004e32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 f842 	bl	8004ec0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2202      	movs	r2, #2
 8004e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	3304      	adds	r3, #4
 8004e4c:	4619      	mov	r1, r3
 8004e4e:	4610      	mov	r0, r2
 8004e50:	f000 f9d8 	bl	8005204 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2201      	movs	r2, #1
 8004e58:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2201      	movs	r2, #1
 8004e68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2201      	movs	r2, #1
 8004e78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2201      	movs	r2, #1
 8004e88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2201      	movs	r2, #1
 8004e98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ea4:	2300      	movs	r3, #0
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3708      	adds	r7, #8
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	40012c00 	.word	0x40012c00
 8004eb4:	40000400 	.word	0x40000400
 8004eb8:	40000800 	.word	0x40000800
 8004ebc:	0800f0f8 	.word	0x0800f0f8

08004ec0 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b083      	sub	sp, #12
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004ec8:	bf00      	nop
 8004eca:	370c      	adds	r7, #12
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bc80      	pop	{r7}
 8004ed0:	4770      	bx	lr
	...

08004ed4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b084      	sub	sp, #16
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a2e      	ldr	r2, [pc, #184]	; (8004f9c <HAL_TIM_Base_Start_IT+0xc8>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d013      	beq.n	8004f0e <HAL_TIM_Base_Start_IT+0x3a>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eee:	d00e      	beq.n	8004f0e <HAL_TIM_Base_Start_IT+0x3a>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a2a      	ldr	r2, [pc, #168]	; (8004fa0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d009      	beq.n	8004f0e <HAL_TIM_Base_Start_IT+0x3a>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a29      	ldr	r2, [pc, #164]	; (8004fa4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d004      	beq.n	8004f0e <HAL_TIM_Base_Start_IT+0x3a>
 8004f04:	f240 11cf 	movw	r1, #463	; 0x1cf
 8004f08:	4827      	ldr	r0, [pc, #156]	; (8004fa8 <HAL_TIM_Base_Start_IT+0xd4>)
 8004f0a:	f7fc f901 	bl	8001110 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f14:	b2db      	uxtb	r3, r3
 8004f16:	2b01      	cmp	r3, #1
 8004f18:	d001      	beq.n	8004f1e <HAL_TIM_Base_Start_IT+0x4a>
  {
    return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e03a      	b.n	8004f94 <HAL_TIM_Base_Start_IT+0xc0>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2202      	movs	r2, #2
 8004f22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	687a      	ldr	r2, [r7, #4]
 8004f2c:	6812      	ldr	r2, [r2, #0]
 8004f2e:	68d2      	ldr	r2, [r2, #12]
 8004f30:	f042 0201 	orr.w	r2, r2, #1
 8004f34:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a18      	ldr	r2, [pc, #96]	; (8004f9c <HAL_TIM_Base_Start_IT+0xc8>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d00e      	beq.n	8004f5e <HAL_TIM_Base_Start_IT+0x8a>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f48:	d009      	beq.n	8004f5e <HAL_TIM_Base_Start_IT+0x8a>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a14      	ldr	r2, [pc, #80]	; (8004fa0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d004      	beq.n	8004f5e <HAL_TIM_Base_Start_IT+0x8a>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a12      	ldr	r2, [pc, #72]	; (8004fa4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d111      	bne.n	8004f82 <HAL_TIM_Base_Start_IT+0xae>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	f003 0307 	and.w	r3, r3, #7
 8004f68:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2b06      	cmp	r3, #6
 8004f6e:	d010      	beq.n	8004f92 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	687a      	ldr	r2, [r7, #4]
 8004f76:	6812      	ldr	r2, [r2, #0]
 8004f78:	6812      	ldr	r2, [r2, #0]
 8004f7a:	f042 0201 	orr.w	r2, r2, #1
 8004f7e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f80:	e007      	b.n	8004f92 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	687a      	ldr	r2, [r7, #4]
 8004f88:	6812      	ldr	r2, [r2, #0]
 8004f8a:	6812      	ldr	r2, [r2, #0]
 8004f8c:	f042 0201 	orr.w	r2, r2, #1
 8004f90:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f92:	2300      	movs	r3, #0
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3710      	adds	r7, #16
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	40012c00 	.word	0x40012c00
 8004fa0:	40000400 	.word	0x40000400
 8004fa4:	40000800 	.word	0x40000800
 8004fa8:	0800f0f8 	.word	0x0800f0f8

08004fac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b082      	sub	sp, #8
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	691b      	ldr	r3, [r3, #16]
 8004fba:	f003 0302 	and.w	r3, r3, #2
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	d122      	bne.n	8005008 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	68db      	ldr	r3, [r3, #12]
 8004fc8:	f003 0302 	and.w	r3, r3, #2
 8004fcc:	2b02      	cmp	r3, #2
 8004fce:	d11b      	bne.n	8005008 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f06f 0202 	mvn.w	r2, #2
 8004fd8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	699b      	ldr	r3, [r3, #24]
 8004fe6:	f003 0303 	and.w	r3, r3, #3
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d003      	beq.n	8004ff6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f000 f8ed 	bl	80051ce <HAL_TIM_IC_CaptureCallback>
 8004ff4:	e005      	b.n	8005002 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f000 f8e0 	bl	80051bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ffc:	6878      	ldr	r0, [r7, #4]
 8004ffe:	f000 f8ef 	bl	80051e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	691b      	ldr	r3, [r3, #16]
 800500e:	f003 0304 	and.w	r3, r3, #4
 8005012:	2b04      	cmp	r3, #4
 8005014:	d122      	bne.n	800505c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	f003 0304 	and.w	r3, r3, #4
 8005020:	2b04      	cmp	r3, #4
 8005022:	d11b      	bne.n	800505c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f06f 0204 	mvn.w	r2, #4
 800502c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2202      	movs	r2, #2
 8005032:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	699b      	ldr	r3, [r3, #24]
 800503a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800503e:	2b00      	cmp	r3, #0
 8005040:	d003      	beq.n	800504a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f000 f8c3 	bl	80051ce <HAL_TIM_IC_CaptureCallback>
 8005048:	e005      	b.n	8005056 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f000 f8b6 	bl	80051bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005050:	6878      	ldr	r0, [r7, #4]
 8005052:	f000 f8c5 	bl	80051e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2200      	movs	r2, #0
 800505a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	691b      	ldr	r3, [r3, #16]
 8005062:	f003 0308 	and.w	r3, r3, #8
 8005066:	2b08      	cmp	r3, #8
 8005068:	d122      	bne.n	80050b0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	f003 0308 	and.w	r3, r3, #8
 8005074:	2b08      	cmp	r3, #8
 8005076:	d11b      	bne.n	80050b0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f06f 0208 	mvn.w	r2, #8
 8005080:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2204      	movs	r2, #4
 8005086:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	69db      	ldr	r3, [r3, #28]
 800508e:	f003 0303 	and.w	r3, r3, #3
 8005092:	2b00      	cmp	r3, #0
 8005094:	d003      	beq.n	800509e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f000 f899 	bl	80051ce <HAL_TIM_IC_CaptureCallback>
 800509c:	e005      	b.n	80050aa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800509e:	6878      	ldr	r0, [r7, #4]
 80050a0:	f000 f88c 	bl	80051bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050a4:	6878      	ldr	r0, [r7, #4]
 80050a6:	f000 f89b 	bl	80051e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2200      	movs	r2, #0
 80050ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	691b      	ldr	r3, [r3, #16]
 80050b6:	f003 0310 	and.w	r3, r3, #16
 80050ba:	2b10      	cmp	r3, #16
 80050bc:	d122      	bne.n	8005104 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	68db      	ldr	r3, [r3, #12]
 80050c4:	f003 0310 	and.w	r3, r3, #16
 80050c8:	2b10      	cmp	r3, #16
 80050ca:	d11b      	bne.n	8005104 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f06f 0210 	mvn.w	r2, #16
 80050d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2208      	movs	r2, #8
 80050da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	69db      	ldr	r3, [r3, #28]
 80050e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d003      	beq.n	80050f2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	f000 f86f 	bl	80051ce <HAL_TIM_IC_CaptureCallback>
 80050f0:	e005      	b.n	80050fe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f000 f862 	bl	80051bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050f8:	6878      	ldr	r0, [r7, #4]
 80050fa:	f000 f871 	bl	80051e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	691b      	ldr	r3, [r3, #16]
 800510a:	f003 0301 	and.w	r3, r3, #1
 800510e:	2b01      	cmp	r3, #1
 8005110:	d10e      	bne.n	8005130 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	f003 0301 	and.w	r3, r3, #1
 800511c:	2b01      	cmp	r3, #1
 800511e:	d107      	bne.n	8005130 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f06f 0201 	mvn.w	r2, #1
 8005128:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800512a:	6878      	ldr	r0, [r7, #4]
 800512c:	f7fb ffda 	bl	80010e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	691b      	ldr	r3, [r3, #16]
 8005136:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800513a:	2b80      	cmp	r3, #128	; 0x80
 800513c:	d10e      	bne.n	800515c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	68db      	ldr	r3, [r3, #12]
 8005144:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005148:	2b80      	cmp	r3, #128	; 0x80
 800514a:	d107      	bne.n	800515c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005154:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f000 f8bf 	bl	80052da <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	691b      	ldr	r3, [r3, #16]
 8005162:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005166:	2b40      	cmp	r3, #64	; 0x40
 8005168:	d10e      	bne.n	8005188 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	68db      	ldr	r3, [r3, #12]
 8005170:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005174:	2b40      	cmp	r3, #64	; 0x40
 8005176:	d107      	bne.n	8005188 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005180:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f000 f835 	bl	80051f2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	691b      	ldr	r3, [r3, #16]
 800518e:	f003 0320 	and.w	r3, r3, #32
 8005192:	2b20      	cmp	r3, #32
 8005194:	d10e      	bne.n	80051b4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	f003 0320 	and.w	r3, r3, #32
 80051a0:	2b20      	cmp	r3, #32
 80051a2:	d107      	bne.n	80051b4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f06f 0220 	mvn.w	r2, #32
 80051ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	f000 f88a 	bl	80052c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80051b4:	bf00      	nop
 80051b6:	3708      	adds	r7, #8
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}

080051bc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80051bc:	b480      	push	{r7}
 80051be:	b083      	sub	sp, #12
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80051c4:	bf00      	nop
 80051c6:	370c      	adds	r7, #12
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bc80      	pop	{r7}
 80051cc:	4770      	bx	lr

080051ce <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80051ce:	b480      	push	{r7}
 80051d0:	b083      	sub	sp, #12
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80051d6:	bf00      	nop
 80051d8:	370c      	adds	r7, #12
 80051da:	46bd      	mov	sp, r7
 80051dc:	bc80      	pop	{r7}
 80051de:	4770      	bx	lr

080051e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b083      	sub	sp, #12
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80051e8:	bf00      	nop
 80051ea:	370c      	adds	r7, #12
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bc80      	pop	{r7}
 80051f0:	4770      	bx	lr

080051f2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80051f2:	b480      	push	{r7}
 80051f4:	b083      	sub	sp, #12
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80051fa:	bf00      	nop
 80051fc:	370c      	adds	r7, #12
 80051fe:	46bd      	mov	sp, r7
 8005200:	bc80      	pop	{r7}
 8005202:	4770      	bx	lr

08005204 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005204:	b480      	push	{r7}
 8005206:	b085      	sub	sp, #20
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	4a29      	ldr	r2, [pc, #164]	; (80052bc <TIM_Base_SetConfig+0xb8>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d00b      	beq.n	8005234 <TIM_Base_SetConfig+0x30>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005222:	d007      	beq.n	8005234 <TIM_Base_SetConfig+0x30>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	4a26      	ldr	r2, [pc, #152]	; (80052c0 <TIM_Base_SetConfig+0xbc>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d003      	beq.n	8005234 <TIM_Base_SetConfig+0x30>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	4a25      	ldr	r2, [pc, #148]	; (80052c4 <TIM_Base_SetConfig+0xc0>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d108      	bne.n	8005246 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800523a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	68fa      	ldr	r2, [r7, #12]
 8005242:	4313      	orrs	r3, r2
 8005244:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	4a1c      	ldr	r2, [pc, #112]	; (80052bc <TIM_Base_SetConfig+0xb8>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d00b      	beq.n	8005266 <TIM_Base_SetConfig+0x62>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005254:	d007      	beq.n	8005266 <TIM_Base_SetConfig+0x62>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	4a19      	ldr	r2, [pc, #100]	; (80052c0 <TIM_Base_SetConfig+0xbc>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d003      	beq.n	8005266 <TIM_Base_SetConfig+0x62>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4a18      	ldr	r2, [pc, #96]	; (80052c4 <TIM_Base_SetConfig+0xc0>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d108      	bne.n	8005278 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800526c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	68db      	ldr	r3, [r3, #12]
 8005272:	68fa      	ldr	r2, [r7, #12]
 8005274:	4313      	orrs	r3, r2
 8005276:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	695b      	ldr	r3, [r3, #20]
 8005282:	4313      	orrs	r3, r2
 8005284:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	68fa      	ldr	r2, [r7, #12]
 800528a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	689a      	ldr	r2, [r3, #8]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	4a07      	ldr	r2, [pc, #28]	; (80052bc <TIM_Base_SetConfig+0xb8>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d103      	bne.n	80052ac <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	691a      	ldr	r2, [r3, #16]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	615a      	str	r2, [r3, #20]
}
 80052b2:	bf00      	nop
 80052b4:	3714      	adds	r7, #20
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bc80      	pop	{r7}
 80052ba:	4770      	bx	lr
 80052bc:	40012c00 	.word	0x40012c00
 80052c0:	40000400 	.word	0x40000400
 80052c4:	40000800 	.word	0x40000800

080052c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b083      	sub	sp, #12
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80052d0:	bf00      	nop
 80052d2:	370c      	adds	r7, #12
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bc80      	pop	{r7}
 80052d8:	4770      	bx	lr

080052da <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80052da:	b480      	push	{r7}
 80052dc:	b083      	sub	sp, #12
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80052e2:	bf00      	nop
 80052e4:	370c      	adds	r7, #12
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bc80      	pop	{r7}
 80052ea:	4770      	bx	lr

080052ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b082      	sub	sp, #8
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d101      	bne.n	80052fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e092      	b.n	8005424 <HAL_UART_Init+0x138>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	699b      	ldr	r3, [r3, #24]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d02c      	beq.n	8005360 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2 and USART3 */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a48      	ldr	r2, [pc, #288]	; (800542c <HAL_UART_Init+0x140>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d00e      	beq.n	800532e <HAL_UART_Init+0x42>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a46      	ldr	r2, [pc, #280]	; (8005430 <HAL_UART_Init+0x144>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d009      	beq.n	800532e <HAL_UART_Init+0x42>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a45      	ldr	r2, [pc, #276]	; (8005434 <HAL_UART_Init+0x148>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d004      	beq.n	800532e <HAL_UART_Init+0x42>
 8005324:	f44f 71b6 	mov.w	r1, #364	; 0x16c
 8005328:	4843      	ldr	r0, [pc, #268]	; (8005438 <HAL_UART_Init+0x14c>)
 800532a:	f7fb fef1 	bl	8001110 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	699b      	ldr	r3, [r3, #24]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d028      	beq.n	8005388 <HAL_UART_Init+0x9c>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	699b      	ldr	r3, [r3, #24]
 800533a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800533e:	d023      	beq.n	8005388 <HAL_UART_Init+0x9c>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	699b      	ldr	r3, [r3, #24]
 8005344:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005348:	d01e      	beq.n	8005388 <HAL_UART_Init+0x9c>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	699b      	ldr	r3, [r3, #24]
 800534e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005352:	d019      	beq.n	8005388 <HAL_UART_Init+0x9c>
 8005354:	f240 116d 	movw	r1, #365	; 0x16d
 8005358:	4837      	ldr	r0, [pc, #220]	; (8005438 <HAL_UART_Init+0x14c>)
 800535a:	f7fb fed9 	bl	8001110 <assert_failed>
 800535e:	e013      	b.n	8005388 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a31      	ldr	r2, [pc, #196]	; (800542c <HAL_UART_Init+0x140>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d00e      	beq.n	8005388 <HAL_UART_Init+0x9c>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a30      	ldr	r2, [pc, #192]	; (8005430 <HAL_UART_Init+0x144>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d009      	beq.n	8005388 <HAL_UART_Init+0x9c>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a2e      	ldr	r2, [pc, #184]	; (8005434 <HAL_UART_Init+0x148>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d004      	beq.n	8005388 <HAL_UART_Init+0x9c>
 800537e:	f240 1171 	movw	r1, #369	; 0x171
 8005382:	482d      	ldr	r0, [pc, #180]	; (8005438 <HAL_UART_Init+0x14c>)
 8005384:	f7fb fec4 	bl	8001110 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	689b      	ldr	r3, [r3, #8]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d009      	beq.n	80053a4 <HAL_UART_Init+0xb8>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005398:	d004      	beq.n	80053a4 <HAL_UART_Init+0xb8>
 800539a:	f240 1173 	movw	r1, #371	; 0x173
 800539e:	4826      	ldr	r0, [pc, #152]	; (8005438 <HAL_UART_Init+0x14c>)
 80053a0:	f7fb feb6 	bl	8001110 <assert_failed>
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d106      	bne.n	80053be <HAL_UART_Init+0xd2>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2200      	movs	r2, #0
 80053b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f7fc f89d 	bl	80014f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2224      	movs	r2, #36	; 0x24
 80053c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	687a      	ldr	r2, [r7, #4]
 80053cc:	6812      	ldr	r2, [r2, #0]
 80053ce:	68d2      	ldr	r2, [r2, #12]
 80053d0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053d4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 fd74 	bl	8005ec4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	687a      	ldr	r2, [r7, #4]
 80053e2:	6812      	ldr	r2, [r2, #0]
 80053e4:	6912      	ldr	r2, [r2, #16]
 80053e6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80053ea:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	687a      	ldr	r2, [r7, #4]
 80053f2:	6812      	ldr	r2, [r2, #0]
 80053f4:	6952      	ldr	r2, [r2, #20]
 80053f6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80053fa:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	687a      	ldr	r2, [r7, #4]
 8005402:	6812      	ldr	r2, [r2, #0]
 8005404:	68d2      	ldr	r2, [r2, #12]
 8005406:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800540a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2200      	movs	r2, #0
 8005410:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2220      	movs	r2, #32
 8005416:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2220      	movs	r2, #32
 800541e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005422:	2300      	movs	r3, #0
}
 8005424:	4618      	mov	r0, r3
 8005426:	3708      	adds	r7, #8
 8005428:	46bd      	mov	sp, r7
 800542a:	bd80      	pop	{r7, pc}
 800542c:	40013800 	.word	0x40013800
 8005430:	40004400 	.word	0x40004400
 8005434:	40004800 	.word	0x40004800
 8005438:	0800f130 	.word	0x0800f130

0800543c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b086      	sub	sp, #24
 8005440:	af00      	add	r7, sp, #0
 8005442:	60f8      	str	r0, [r7, #12]
 8005444:	60b9      	str	r1, [r7, #8]
 8005446:	4613      	mov	r3, r2
 8005448:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005450:	b2db      	uxtb	r3, r3
 8005452:	2b20      	cmp	r3, #32
 8005454:	d153      	bne.n	80054fe <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d002      	beq.n	8005462 <HAL_UART_Transmit_DMA+0x26>
 800545c:	88fb      	ldrh	r3, [r7, #6]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d101      	bne.n	8005466 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	e04c      	b.n	8005500 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800546c:	2b01      	cmp	r3, #1
 800546e:	d101      	bne.n	8005474 <HAL_UART_Transmit_DMA+0x38>
 8005470:	2302      	movs	r3, #2
 8005472:	e045      	b.n	8005500 <HAL_UART_Transmit_DMA+0xc4>
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2201      	movs	r2, #1
 8005478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800547c:	68ba      	ldr	r2, [r7, #8]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	88fa      	ldrh	r2, [r7, #6]
 8005486:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	88fa      	ldrh	r2, [r7, #6]
 800548c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2200      	movs	r2, #0
 8005492:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2221      	movs	r2, #33	; 0x21
 8005498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054a0:	4a19      	ldr	r2, [pc, #100]	; (8005508 <HAL_UART_Transmit_DMA+0xcc>)
 80054a2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054a8:	4a18      	ldr	r2, [pc, #96]	; (800550c <HAL_UART_Transmit_DMA+0xd0>)
 80054aa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054b0:	4a17      	ldr	r2, [pc, #92]	; (8005510 <HAL_UART_Transmit_DMA+0xd4>)
 80054b2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054b8:	2200      	movs	r2, #0
 80054ba:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 80054bc:	f107 0308 	add.w	r3, r7, #8
 80054c0:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	6819      	ldr	r1, [r3, #0]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	3304      	adds	r3, #4
 80054d0:	461a      	mov	r2, r3
 80054d2:	88fb      	ldrh	r3, [r7, #6]
 80054d4:	f7fc fb8c 	bl	8001bf0 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80054e0:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2200      	movs	r2, #0
 80054e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	68fa      	ldr	r2, [r7, #12]
 80054f0:	6812      	ldr	r2, [r2, #0]
 80054f2:	6952      	ldr	r2, [r2, #20]
 80054f4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80054f8:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80054fa:	2300      	movs	r3, #0
 80054fc:	e000      	b.n	8005500 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 80054fe:	2302      	movs	r3, #2
  }
}
 8005500:	4618      	mov	r0, r3
 8005502:	3718      	adds	r7, #24
 8005504:	46bd      	mov	sp, r7
 8005506:	bd80      	pop	{r7, pc}
 8005508:	08005967 	.word	0x08005967
 800550c:	080059b9 	.word	0x080059b9
 8005510:	08005aa1 	.word	0x08005aa1

08005514 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b086      	sub	sp, #24
 8005518:	af00      	add	r7, sp, #0
 800551a:	60f8      	str	r0, [r7, #12]
 800551c:	60b9      	str	r1, [r7, #8]
 800551e:	4613      	mov	r3, r2
 8005520:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005528:	b2db      	uxtb	r3, r3
 800552a:	2b20      	cmp	r3, #32
 800552c:	d13c      	bne.n	80055a8 <HAL_UARTEx_ReceiveToIdle_DMA+0x94>
  {
    if ((pData == NULL) || (Size == 0U))
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d002      	beq.n	800553a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8005534:	88fb      	ldrh	r3, [r7, #6]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d101      	bne.n	800553e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e035      	b.n	80055aa <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
    }

    __HAL_LOCK(huart);
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005544:	2b01      	cmp	r3, #1
 8005546:	d101      	bne.n	800554c <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8005548:	2302      	movs	r3, #2
 800554a:	e02e      	b.n	80055aa <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	2201      	movs	r2, #1
 8005550:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2201      	movs	r2, #1
 8005558:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800555a:	88fb      	ldrh	r3, [r7, #6]
 800555c:	461a      	mov	r2, r3
 800555e:	68b9      	ldr	r1, [r7, #8]
 8005560:	68f8      	ldr	r0, [r7, #12]
 8005562:	f000 fae7 	bl	8005b34 <UART_Start_Receive_DMA>
 8005566:	4603      	mov	r3, r0
 8005568:	75fb      	strb	r3, [r7, #23]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800556a:	7dfb      	ldrb	r3, [r7, #23]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d119      	bne.n	80055a4 <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005574:	2b01      	cmp	r3, #1
 8005576:	d113      	bne.n	80055a0 <HAL_UARTEx_ReceiveToIdle_DMA+0x8c>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005578:	2300      	movs	r3, #0
 800557a:	613b      	str	r3, [r7, #16]
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	613b      	str	r3, [r7, #16]
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	613b      	str	r3, [r7, #16]
 800558c:	693b      	ldr	r3, [r7, #16]
        SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	68fa      	ldr	r2, [r7, #12]
 8005594:	6812      	ldr	r2, [r2, #0]
 8005596:	68d2      	ldr	r2, [r2, #12]
 8005598:	f042 0210 	orr.w	r2, r2, #16
 800559c:	60da      	str	r2, [r3, #12]
 800559e:	e001      	b.n	80055a4 <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	75fb      	strb	r3, [r7, #23]
      }
    }

    return status;
 80055a4:	7dfb      	ldrb	r3, [r7, #23]
 80055a6:	e000      	b.n	80055aa <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
  }
  else
  {
    return HAL_BUSY;
 80055a8:	2302      	movs	r3, #2
  }
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3718      	adds	r7, #24
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
	...

080055b4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b08a      	sub	sp, #40	; 0x28
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	68db      	ldr	r3, [r3, #12]
 80055ca:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	695b      	ldr	r3, [r3, #20]
 80055d2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80055d4:	2300      	movs	r3, #0
 80055d6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80055d8:	2300      	movs	r3, #0
 80055da:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80055dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055de:	f003 030f 	and.w	r3, r3, #15
 80055e2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80055e4:	69bb      	ldr	r3, [r7, #24]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d10d      	bne.n	8005606 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80055ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ec:	f003 0320 	and.w	r3, r3, #32
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d008      	beq.n	8005606 <HAL_UART_IRQHandler+0x52>
 80055f4:	6a3b      	ldr	r3, [r7, #32]
 80055f6:	f003 0320 	and.w	r3, r3, #32
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d003      	beq.n	8005606 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f000 fbb7 	bl	8005d72 <UART_Receive_IT>
      return;
 8005604:	e17c      	b.n	8005900 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005606:	69bb      	ldr	r3, [r7, #24]
 8005608:	2b00      	cmp	r3, #0
 800560a:	f000 80b1 	beq.w	8005770 <HAL_UART_IRQHandler+0x1bc>
 800560e:	69fb      	ldr	r3, [r7, #28]
 8005610:	f003 0301 	and.w	r3, r3, #1
 8005614:	2b00      	cmp	r3, #0
 8005616:	d105      	bne.n	8005624 <HAL_UART_IRQHandler+0x70>
 8005618:	6a3b      	ldr	r3, [r7, #32]
 800561a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800561e:	2b00      	cmp	r3, #0
 8005620:	f000 80a6 	beq.w	8005770 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005626:	f003 0301 	and.w	r3, r3, #1
 800562a:	2b00      	cmp	r3, #0
 800562c:	d00a      	beq.n	8005644 <HAL_UART_IRQHandler+0x90>
 800562e:	6a3b      	ldr	r3, [r7, #32]
 8005630:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005634:	2b00      	cmp	r3, #0
 8005636:	d005      	beq.n	8005644 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800563c:	f043 0201 	orr.w	r2, r3, #1
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005646:	f003 0304 	and.w	r3, r3, #4
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00a      	beq.n	8005664 <HAL_UART_IRQHandler+0xb0>
 800564e:	69fb      	ldr	r3, [r7, #28]
 8005650:	f003 0301 	and.w	r3, r3, #1
 8005654:	2b00      	cmp	r3, #0
 8005656:	d005      	beq.n	8005664 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800565c:	f043 0202 	orr.w	r2, r3, #2
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005666:	f003 0302 	and.w	r3, r3, #2
 800566a:	2b00      	cmp	r3, #0
 800566c:	d00a      	beq.n	8005684 <HAL_UART_IRQHandler+0xd0>
 800566e:	69fb      	ldr	r3, [r7, #28]
 8005670:	f003 0301 	and.w	r3, r3, #1
 8005674:	2b00      	cmp	r3, #0
 8005676:	d005      	beq.n	8005684 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567c:	f043 0204 	orr.w	r2, r3, #4
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005686:	f003 0308 	and.w	r3, r3, #8
 800568a:	2b00      	cmp	r3, #0
 800568c:	d00f      	beq.n	80056ae <HAL_UART_IRQHandler+0xfa>
 800568e:	6a3b      	ldr	r3, [r7, #32]
 8005690:	f003 0320 	and.w	r3, r3, #32
 8005694:	2b00      	cmp	r3, #0
 8005696:	d104      	bne.n	80056a2 <HAL_UART_IRQHandler+0xee>
 8005698:	69fb      	ldr	r3, [r7, #28]
 800569a:	f003 0301 	and.w	r3, r3, #1
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d005      	beq.n	80056ae <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056a6:	f043 0208 	orr.w	r2, r3, #8
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	f000 811f 	beq.w	80058f6 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80056b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ba:	f003 0320 	and.w	r3, r3, #32
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d007      	beq.n	80056d2 <HAL_UART_IRQHandler+0x11e>
 80056c2:	6a3b      	ldr	r3, [r7, #32]
 80056c4:	f003 0320 	and.w	r3, r3, #32
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d002      	beq.n	80056d2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f000 fb50 	bl	8005d72 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	695b      	ldr	r3, [r3, #20]
 80056d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056dc:	2b00      	cmp	r3, #0
 80056de:	bf14      	ite	ne
 80056e0:	2301      	movne	r3, #1
 80056e2:	2300      	moveq	r3, #0
 80056e4:	b2db      	uxtb	r3, r3
 80056e6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ec:	f003 0308 	and.w	r3, r3, #8
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d102      	bne.n	80056fa <HAL_UART_IRQHandler+0x146>
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d031      	beq.n	800575e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f000 fa93 	bl	8005c26 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	695b      	ldr	r3, [r3, #20]
 8005706:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800570a:	2b00      	cmp	r3, #0
 800570c:	d023      	beq.n	8005756 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	687a      	ldr	r2, [r7, #4]
 8005714:	6812      	ldr	r2, [r2, #0]
 8005716:	6952      	ldr	r2, [r2, #20]
 8005718:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800571c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005722:	2b00      	cmp	r3, #0
 8005724:	d013      	beq.n	800574e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800572a:	4a77      	ldr	r2, [pc, #476]	; (8005908 <HAL_UART_IRQHandler+0x354>)
 800572c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005732:	4618      	mov	r0, r3
 8005734:	f7fc fb04 	bl	8001d40 <HAL_DMA_Abort_IT>
 8005738:	4603      	mov	r3, r0
 800573a:	2b00      	cmp	r3, #0
 800573c:	d016      	beq.n	800576c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005742:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005744:	687a      	ldr	r2, [r7, #4]
 8005746:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005748:	4610      	mov	r0, r2
 800574a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800574c:	e00e      	b.n	800576c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f000 f900 	bl	8005954 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005754:	e00a      	b.n	800576c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	f000 f8fc 	bl	8005954 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800575c:	e006      	b.n	800576c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f000 f8f8 	bl	8005954 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2200      	movs	r2, #0
 8005768:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800576a:	e0c4      	b.n	80058f6 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800576c:	bf00      	nop
    return;
 800576e:	e0c2      	b.n	80058f6 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005774:	2b01      	cmp	r3, #1
 8005776:	f040 80a1 	bne.w	80058bc <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800577a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800577c:	f003 0310 	and.w	r3, r3, #16
 8005780:	2b00      	cmp	r3, #0
 8005782:	f000 809b 	beq.w	80058bc <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005786:	6a3b      	ldr	r3, [r7, #32]
 8005788:	f003 0310 	and.w	r3, r3, #16
 800578c:	2b00      	cmp	r3, #0
 800578e:	f000 8095 	beq.w	80058bc <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005792:	2300      	movs	r3, #0
 8005794:	60fb      	str	r3, [r7, #12]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	60fb      	str	r3, [r7, #12]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	60fb      	str	r3, [r7, #12]
 80057a6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	695b      	ldr	r3, [r3, #20]
 80057ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d04e      	beq.n	8005854 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	827b      	strh	r3, [r7, #18]
      if (  (nb_remaining_rx_data > 0U)
 80057c0:	8a7b      	ldrh	r3, [r7, #18]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	f000 8099 	beq.w	80058fa <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80057cc:	8a7a      	ldrh	r2, [r7, #18]
 80057ce:	429a      	cmp	r2, r3
 80057d0:	f080 8093 	bcs.w	80058fa <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	8a7a      	ldrh	r2, [r7, #18]
 80057d8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057de:	699b      	ldr	r3, [r3, #24]
 80057e0:	2b20      	cmp	r3, #32
 80057e2:	d02b      	beq.n	800583c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	687a      	ldr	r2, [r7, #4]
 80057ea:	6812      	ldr	r2, [r2, #0]
 80057ec:	68d2      	ldr	r2, [r2, #12]
 80057ee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80057f2:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	687a      	ldr	r2, [r7, #4]
 80057fa:	6812      	ldr	r2, [r2, #0]
 80057fc:	6952      	ldr	r2, [r2, #20]
 80057fe:	f022 0201 	bic.w	r2, r2, #1
 8005802:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	6812      	ldr	r2, [r2, #0]
 800580c:	6952      	ldr	r2, [r2, #20]
 800580e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005812:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2220      	movs	r2, #32
 8005818:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2200      	movs	r2, #0
 8005820:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	687a      	ldr	r2, [r7, #4]
 8005828:	6812      	ldr	r2, [r2, #0]
 800582a:	68d2      	ldr	r2, [r2, #12]
 800582c:	f022 0210 	bic.w	r2, r2, #16
 8005830:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005836:	4618      	mov	r0, r3
 8005838:	f7fc fa48 	bl	8001ccc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005844:	b29b      	uxth	r3, r3
 8005846:	1ad3      	subs	r3, r2, r3
 8005848:	b29b      	uxth	r3, r3
 800584a:	4619      	mov	r1, r3
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	f006 f8f7 	bl	800ba40 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005852:	e052      	b.n	80058fa <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800585c:	b29b      	uxth	r3, r3
 800585e:	1ad3      	subs	r3, r2, r3
 8005860:	823b      	strh	r3, [r7, #16]
      if (  (huart->RxXferCount > 0U)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005866:	b29b      	uxth	r3, r3
 8005868:	2b00      	cmp	r3, #0
 800586a:	d048      	beq.n	80058fe <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 800586c:	8a3b      	ldrh	r3, [r7, #16]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d045      	beq.n	80058fe <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	687a      	ldr	r2, [r7, #4]
 8005878:	6812      	ldr	r2, [r2, #0]
 800587a:	68d2      	ldr	r2, [r2, #12]
 800587c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005880:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	687a      	ldr	r2, [r7, #4]
 8005888:	6812      	ldr	r2, [r2, #0]
 800588a:	6952      	ldr	r2, [r2, #20]
 800588c:	f022 0201 	bic.w	r2, r2, #1
 8005890:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2220      	movs	r2, #32
 8005896:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	687a      	ldr	r2, [r7, #4]
 80058a6:	6812      	ldr	r2, [r2, #0]
 80058a8:	68d2      	ldr	r2, [r2, #12]
 80058aa:	f022 0210 	bic.w	r2, r2, #16
 80058ae:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80058b0:	8a3b      	ldrh	r3, [r7, #16]
 80058b2:	4619      	mov	r1, r3
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f006 f8c3 	bl	800ba40 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80058ba:	e020      	b.n	80058fe <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80058bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d008      	beq.n	80058d8 <HAL_UART_IRQHandler+0x324>
 80058c6:	6a3b      	ldr	r3, [r7, #32]
 80058c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d003      	beq.n	80058d8 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	f000 f9e8 	bl	8005ca6 <UART_Transmit_IT>
    return;
 80058d6:	e013      	b.n	8005900 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80058d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d00e      	beq.n	8005900 <HAL_UART_IRQHandler+0x34c>
 80058e2:	6a3b      	ldr	r3, [r7, #32]
 80058e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d009      	beq.n	8005900 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	f000 fa28 	bl	8005d42 <UART_EndTransmit_IT>
    return;
 80058f2:	bf00      	nop
 80058f4:	e004      	b.n	8005900 <HAL_UART_IRQHandler+0x34c>
    return;
 80058f6:	bf00      	nop
 80058f8:	e002      	b.n	8005900 <HAL_UART_IRQHandler+0x34c>
      return;
 80058fa:	bf00      	nop
 80058fc:	e000      	b.n	8005900 <HAL_UART_IRQHandler+0x34c>
      return;
 80058fe:	bf00      	nop
  }
}
 8005900:	3728      	adds	r7, #40	; 0x28
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}
 8005906:	bf00      	nop
 8005908:	08005c7f 	.word	0x08005c7f

0800590c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800590c:	b480      	push	{r7}
 800590e:	b083      	sub	sp, #12
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005914:	bf00      	nop
 8005916:	370c      	adds	r7, #12
 8005918:	46bd      	mov	sp, r7
 800591a:	bc80      	pop	{r7}
 800591c:	4770      	bx	lr

0800591e <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800591e:	b480      	push	{r7}
 8005920:	b083      	sub	sp, #12
 8005922:	af00      	add	r7, sp, #0
 8005924:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005926:	bf00      	nop
 8005928:	370c      	adds	r7, #12
 800592a:	46bd      	mov	sp, r7
 800592c:	bc80      	pop	{r7}
 800592e:	4770      	bx	lr

08005930 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005930:	b480      	push	{r7}
 8005932:	b083      	sub	sp, #12
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005938:	bf00      	nop
 800593a:	370c      	adds	r7, #12
 800593c:	46bd      	mov	sp, r7
 800593e:	bc80      	pop	{r7}
 8005940:	4770      	bx	lr

08005942 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005942:	b480      	push	{r7}
 8005944:	b083      	sub	sp, #12
 8005946:	af00      	add	r7, sp, #0
 8005948:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800594a:	bf00      	nop
 800594c:	370c      	adds	r7, #12
 800594e:	46bd      	mov	sp, r7
 8005950:	bc80      	pop	{r7}
 8005952:	4770      	bx	lr

08005954 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005954:	b480      	push	{r7}
 8005956:	b083      	sub	sp, #12
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800595c:	bf00      	nop
 800595e:	370c      	adds	r7, #12
 8005960:	46bd      	mov	sp, r7
 8005962:	bc80      	pop	{r7}
 8005964:	4770      	bx	lr

08005966 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005966:	b580      	push	{r7, lr}
 8005968:	b084      	sub	sp, #16
 800596a:	af00      	add	r7, sp, #0
 800596c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005972:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f003 0320 	and.w	r3, r3, #32
 800597e:	2b00      	cmp	r3, #0
 8005980:	d113      	bne.n	80059aa <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2200      	movs	r2, #0
 8005986:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	68fa      	ldr	r2, [r7, #12]
 800598e:	6812      	ldr	r2, [r2, #0]
 8005990:	6952      	ldr	r2, [r2, #20]
 8005992:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005996:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	68fa      	ldr	r2, [r7, #12]
 800599e:	6812      	ldr	r2, [r2, #0]
 80059a0:	68d2      	ldr	r2, [r2, #12]
 80059a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059a6:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80059a8:	e002      	b.n	80059b0 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 80059aa:	68f8      	ldr	r0, [r7, #12]
 80059ac:	f7ff ffae 	bl	800590c <HAL_UART_TxCpltCallback>
}
 80059b0:	bf00      	nop
 80059b2:	3710      	adds	r7, #16
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}

080059b8 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b084      	sub	sp, #16
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80059c6:	68f8      	ldr	r0, [r7, #12]
 80059c8:	f7ff ffa9 	bl	800591e <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059cc:	bf00      	nop
 80059ce:	3710      	adds	r7, #16
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}

080059d4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b084      	sub	sp, #16
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059e0:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f003 0320 	and.w	r3, r3, #32
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d12a      	bne.n	8005a46 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2200      	movs	r2, #0
 80059f4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	68fa      	ldr	r2, [r7, #12]
 80059fc:	6812      	ldr	r2, [r2, #0]
 80059fe:	68d2      	ldr	r2, [r2, #12]
 8005a00:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a04:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	68fa      	ldr	r2, [r7, #12]
 8005a0c:	6812      	ldr	r2, [r2, #0]
 8005a0e:	6952      	ldr	r2, [r2, #20]
 8005a10:	f022 0201 	bic.w	r2, r2, #1
 8005a14:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	68fa      	ldr	r2, [r7, #12]
 8005a1c:	6812      	ldr	r2, [r2, #0]
 8005a1e:	6952      	ldr	r2, [r2, #20]
 8005a20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a24:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2220      	movs	r2, #32
 8005a2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d107      	bne.n	8005a46 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	68fa      	ldr	r2, [r7, #12]
 8005a3c:	6812      	ldr	r2, [r2, #0]
 8005a3e:	68d2      	ldr	r2, [r2, #12]
 8005a40:	f022 0210 	bic.w	r2, r2, #16
 8005a44:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	d106      	bne.n	8005a5c <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005a52:	4619      	mov	r1, r3
 8005a54:	68f8      	ldr	r0, [r7, #12]
 8005a56:	f005 fff3 	bl	800ba40 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005a5a:	e002      	b.n	8005a62 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8005a5c:	68f8      	ldr	r0, [r7, #12]
 8005a5e:	f7ff ff67 	bl	8005930 <HAL_UART_RxCpltCallback>
}
 8005a62:	bf00      	nop
 8005a64:	3710      	adds	r7, #16
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bd80      	pop	{r7, pc}

08005a6a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005a6a:	b580      	push	{r7, lr}
 8005a6c:	b084      	sub	sp, #16
 8005a6e:	af00      	add	r7, sp, #0
 8005a70:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a76:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d108      	bne.n	8005a92 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005a84:	085b      	lsrs	r3, r3, #1
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	4619      	mov	r1, r3
 8005a8a:	68f8      	ldr	r0, [r7, #12]
 8005a8c:	f005 ffd8 	bl	800ba40 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005a90:	e002      	b.n	8005a98 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8005a92:	68f8      	ldr	r0, [r7, #12]
 8005a94:	f7ff ff55 	bl	8005942 <HAL_UART_RxHalfCpltCallback>
}
 8005a98:	bf00      	nop
 8005a9a:	3710      	adds	r7, #16
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	bd80      	pop	{r7, pc}

08005aa0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b084      	sub	sp, #16
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	695b      	ldr	r3, [r3, #20]
 8005ab8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	bf14      	ite	ne
 8005ac0:	2301      	movne	r3, #1
 8005ac2:	2300      	moveq	r3, #0
 8005ac4:	b2db      	uxtb	r3, r3
 8005ac6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ace:	b2db      	uxtb	r3, r3
 8005ad0:	2b21      	cmp	r3, #33	; 0x21
 8005ad2:	d108      	bne.n	8005ae6 <UART_DMAError+0x46>
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d005      	beq.n	8005ae6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	2200      	movs	r2, #0
 8005ade:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005ae0:	68b8      	ldr	r0, [r7, #8]
 8005ae2:	f000 f88b 	bl	8005bfc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	695b      	ldr	r3, [r3, #20]
 8005aec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	bf14      	ite	ne
 8005af4:	2301      	movne	r3, #1
 8005af6:	2300      	moveq	r3, #0
 8005af8:	b2db      	uxtb	r3, r3
 8005afa:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b02:	b2db      	uxtb	r3, r3
 8005b04:	2b22      	cmp	r3, #34	; 0x22
 8005b06:	d108      	bne.n	8005b1a <UART_DMAError+0x7a>
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d005      	beq.n	8005b1a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	2200      	movs	r2, #0
 8005b12:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005b14:	68b8      	ldr	r0, [r7, #8]
 8005b16:	f000 f886 	bl	8005c26 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b1e:	f043 0210 	orr.w	r2, r3, #16
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b26:	68b8      	ldr	r0, [r7, #8]
 8005b28:	f7ff ff14 	bl	8005954 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b2c:	bf00      	nop
 8005b2e:	3710      	adds	r7, #16
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bd80      	pop	{r7, pc}

08005b34 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b086      	sub	sp, #24
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	60f8      	str	r0, [r7, #12]
 8005b3c:	60b9      	str	r1, [r7, #8]
 8005b3e:	4613      	mov	r3, r2
 8005b40:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005b42:	68ba      	ldr	r2, [r7, #8]
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	88fa      	ldrh	r2, [r7, #6]
 8005b4c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2200      	movs	r2, #0
 8005b52:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2222      	movs	r2, #34	; 0x22
 8005b58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b60:	4a23      	ldr	r2, [pc, #140]	; (8005bf0 <UART_Start_Receive_DMA+0xbc>)
 8005b62:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b68:	4a22      	ldr	r2, [pc, #136]	; (8005bf4 <UART_Start_Receive_DMA+0xc0>)
 8005b6a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b70:	4a21      	ldr	r2, [pc, #132]	; (8005bf8 <UART_Start_Receive_DMA+0xc4>)
 8005b72:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b78:	2200      	movs	r2, #0
 8005b7a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005b7c:	f107 0308 	add.w	r3, r7, #8
 8005b80:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	3304      	adds	r3, #4
 8005b8c:	4619      	mov	r1, r3
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	681a      	ldr	r2, [r3, #0]
 8005b92:	88fb      	ldrh	r3, [r7, #6]
 8005b94:	f7fc f82c 	bl	8001bf0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005b98:	2300      	movs	r3, #0
 8005b9a:	613b      	str	r3, [r7, #16]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	613b      	str	r3, [r7, #16]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	613b      	str	r3, [r7, #16]
 8005bac:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	68fa      	ldr	r2, [r7, #12]
 8005bbc:	6812      	ldr	r2, [r2, #0]
 8005bbe:	68d2      	ldr	r2, [r2, #12]
 8005bc0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005bc4:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	68fa      	ldr	r2, [r7, #12]
 8005bcc:	6812      	ldr	r2, [r2, #0]
 8005bce:	6952      	ldr	r2, [r2, #20]
 8005bd0:	f042 0201 	orr.w	r2, r2, #1
 8005bd4:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	68fa      	ldr	r2, [r7, #12]
 8005bdc:	6812      	ldr	r2, [r2, #0]
 8005bde:	6952      	ldr	r2, [r2, #20]
 8005be0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005be4:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8005be6:	2300      	movs	r3, #0
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	3718      	adds	r7, #24
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}
 8005bf0:	080059d5 	.word	0x080059d5
 8005bf4:	08005a6b 	.word	0x08005a6b
 8005bf8:	08005aa1 	.word	0x08005aa1

08005bfc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b083      	sub	sp, #12
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	687a      	ldr	r2, [r7, #4]
 8005c0a:	6812      	ldr	r2, [r2, #0]
 8005c0c:	68d2      	ldr	r2, [r2, #12]
 8005c0e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005c12:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2220      	movs	r2, #32
 8005c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005c1c:	bf00      	nop
 8005c1e:	370c      	adds	r7, #12
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bc80      	pop	{r7}
 8005c24:	4770      	bx	lr

08005c26 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c26:	b480      	push	{r7}
 8005c28:	b083      	sub	sp, #12
 8005c2a:	af00      	add	r7, sp, #0
 8005c2c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	687a      	ldr	r2, [r7, #4]
 8005c34:	6812      	ldr	r2, [r2, #0]
 8005c36:	68d2      	ldr	r2, [r2, #12]
 8005c38:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005c3c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	687a      	ldr	r2, [r7, #4]
 8005c44:	6812      	ldr	r2, [r2, #0]
 8005c46:	6952      	ldr	r2, [r2, #20]
 8005c48:	f022 0201 	bic.w	r2, r2, #1
 8005c4c:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c52:	2b01      	cmp	r3, #1
 8005c54:	d107      	bne.n	8005c66 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	687a      	ldr	r2, [r7, #4]
 8005c5c:	6812      	ldr	r2, [r2, #0]
 8005c5e:	68d2      	ldr	r2, [r2, #12]
 8005c60:	f022 0210 	bic.w	r2, r2, #16
 8005c64:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2220      	movs	r2, #32
 8005c6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2200      	movs	r2, #0
 8005c72:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005c74:	bf00      	nop
 8005c76:	370c      	adds	r7, #12
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bc80      	pop	{r7}
 8005c7c:	4770      	bx	lr

08005c7e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c7e:	b580      	push	{r7, lr}
 8005c80:	b084      	sub	sp, #16
 8005c82:	af00      	add	r7, sp, #0
 8005c84:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c8a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2200      	movs	r2, #0
 8005c96:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c98:	68f8      	ldr	r0, [r7, #12]
 8005c9a:	f7ff fe5b 	bl	8005954 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c9e:	bf00      	nop
 8005ca0:	3710      	adds	r7, #16
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}

08005ca6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005ca6:	b480      	push	{r7}
 8005ca8:	b085      	sub	sp, #20
 8005caa:	af00      	add	r7, sp, #0
 8005cac:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cb4:	b2db      	uxtb	r3, r3
 8005cb6:	2b21      	cmp	r3, #33	; 0x21
 8005cb8:	d13d      	bne.n	8005d36 <UART_Transmit_IT+0x90>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	689b      	ldr	r3, [r3, #8]
 8005cbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cc2:	d113      	bne.n	8005cec <UART_Transmit_IT+0x46>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	691b      	ldr	r3, [r3, #16]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d10f      	bne.n	8005cec <UART_Transmit_IT+0x46>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6a1b      	ldr	r3, [r3, #32]
 8005cd0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	68fa      	ldr	r2, [r7, #12]
 8005cd8:	8812      	ldrh	r2, [r2, #0]
 8005cda:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005cde:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6a1b      	ldr	r3, [r3, #32]
 8005ce4:	1c9a      	adds	r2, r3, #2
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	621a      	str	r2, [r3, #32]
 8005cea:	e008      	b.n	8005cfe <UART_Transmit_IT+0x58>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6a1b      	ldr	r3, [r3, #32]
 8005cf4:	1c58      	adds	r0, r3, #1
 8005cf6:	6879      	ldr	r1, [r7, #4]
 8005cf8:	6208      	str	r0, [r1, #32]
 8005cfa:	781b      	ldrb	r3, [r3, #0]
 8005cfc:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005d02:	b29b      	uxth	r3, r3
 8005d04:	3b01      	subs	r3, #1
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	687a      	ldr	r2, [r7, #4]
 8005d0a:	4619      	mov	r1, r3
 8005d0c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d10f      	bne.n	8005d32 <UART_Transmit_IT+0x8c>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	687a      	ldr	r2, [r7, #4]
 8005d18:	6812      	ldr	r2, [r2, #0]
 8005d1a:	68d2      	ldr	r2, [r2, #12]
 8005d1c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005d20:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	687a      	ldr	r2, [r7, #4]
 8005d28:	6812      	ldr	r2, [r2, #0]
 8005d2a:	68d2      	ldr	r2, [r2, #12]
 8005d2c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d30:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005d32:	2300      	movs	r3, #0
 8005d34:	e000      	b.n	8005d38 <UART_Transmit_IT+0x92>
  }
  else
  {
    return HAL_BUSY;
 8005d36:	2302      	movs	r3, #2
  }
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3714      	adds	r7, #20
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bc80      	pop	{r7}
 8005d40:	4770      	bx	lr

08005d42 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005d42:	b580      	push	{r7, lr}
 8005d44:	b082      	sub	sp, #8
 8005d46:	af00      	add	r7, sp, #0
 8005d48:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	687a      	ldr	r2, [r7, #4]
 8005d50:	6812      	ldr	r2, [r2, #0]
 8005d52:	68d2      	ldr	r2, [r2, #12]
 8005d54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d58:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2220      	movs	r2, #32
 8005d5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f7ff fdd2 	bl	800590c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005d68:	2300      	movs	r3, #0
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3708      	adds	r7, #8
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}

08005d72 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005d72:	b580      	push	{r7, lr}
 8005d74:	b086      	sub	sp, #24
 8005d76:	af00      	add	r7, sp, #0
 8005d78:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	2b22      	cmp	r3, #34	; 0x22
 8005d84:	f040 8099 	bne.w	8005eba <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d90:	d117      	bne.n	8005dc2 <UART_Receive_IT+0x50>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	691b      	ldr	r3, [r3, #16]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d113      	bne.n	8005dc2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005da2:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	b29b      	uxth	r3, r3
 8005dac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005db0:	b29a      	uxth	r2, r3
 8005db2:	693b      	ldr	r3, [r7, #16]
 8005db4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dba:	1c9a      	adds	r2, r3, #2
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	629a      	str	r2, [r3, #40]	; 0x28
 8005dc0:	e026      	b.n	8005e10 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dc6:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8005dc8:	2300      	movs	r3, #0
 8005dca:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	689b      	ldr	r3, [r3, #8]
 8005dd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005dd4:	d007      	beq.n	8005de6 <UART_Receive_IT+0x74>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d10a      	bne.n	8005df4 <UART_Receive_IT+0x82>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	691b      	ldr	r3, [r3, #16]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d106      	bne.n	8005df4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	b2da      	uxtb	r2, r3
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	701a      	strb	r2, [r3, #0]
 8005df2:	e008      	b.n	8005e06 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e00:	b2da      	uxtb	r2, r3
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e0a:	1c5a      	adds	r2, r3, #1
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e14:	b29b      	uxth	r3, r3
 8005e16:	3b01      	subs	r3, #1
 8005e18:	b29b      	uxth	r3, r3
 8005e1a:	687a      	ldr	r2, [r7, #4]
 8005e1c:	4619      	mov	r1, r3
 8005e1e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d148      	bne.n	8005eb6 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	687a      	ldr	r2, [r7, #4]
 8005e2a:	6812      	ldr	r2, [r2, #0]
 8005e2c:	68d2      	ldr	r2, [r2, #12]
 8005e2e:	f022 0220 	bic.w	r2, r2, #32
 8005e32:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	687a      	ldr	r2, [r7, #4]
 8005e3a:	6812      	ldr	r2, [r2, #0]
 8005e3c:	68d2      	ldr	r2, [r2, #12]
 8005e3e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005e42:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	687a      	ldr	r2, [r7, #4]
 8005e4a:	6812      	ldr	r2, [r2, #0]
 8005e4c:	6952      	ldr	r2, [r2, #20]
 8005e4e:	f022 0201 	bic.w	r2, r2, #1
 8005e52:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2220      	movs	r2, #32
 8005e58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e60:	2b01      	cmp	r3, #1
 8005e62:	d123      	bne.n	8005eac <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2200      	movs	r2, #0
 8005e68:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	6812      	ldr	r2, [r2, #0]
 8005e72:	68d2      	ldr	r2, [r2, #12]
 8005e74:	f022 0210 	bic.w	r2, r2, #16
 8005e78:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f003 0310 	and.w	r3, r3, #16
 8005e84:	2b10      	cmp	r3, #16
 8005e86:	d10a      	bne.n	8005e9e <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e88:	2300      	movs	r3, #0
 8005e8a:	60fb      	str	r3, [r7, #12]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	60fb      	str	r3, [r7, #12]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	60fb      	str	r3, [r7, #12]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005ea2:	4619      	mov	r1, r3
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f005 fdcb 	bl	800ba40 <HAL_UARTEx_RxEventCallback>
 8005eaa:	e002      	b.n	8005eb2 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f7ff fd3f 	bl	8005930 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	e002      	b.n	8005ebc <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	e000      	b.n	8005ebc <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005eba:	2302      	movs	r3, #2
  }
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	3718      	adds	r7, #24
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}

08005ec4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ec4:	b590      	push	{r4, r7, lr}
 8005ec6:	b085      	sub	sp, #20
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	4a5f      	ldr	r2, [pc, #380]	; (8006050 <UART_SetConfig+0x18c>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d904      	bls.n	8005ee0 <UART_SetConfig+0x1c>
 8005ed6:	f640 6153 	movw	r1, #3667	; 0xe53
 8005eda:	485e      	ldr	r0, [pc, #376]	; (8006054 <UART_SetConfig+0x190>)
 8005edc:	f7fb f918 	bl	8001110 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d009      	beq.n	8005efc <UART_SetConfig+0x38>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	68db      	ldr	r3, [r3, #12]
 8005eec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ef0:	d004      	beq.n	8005efc <UART_SetConfig+0x38>
 8005ef2:	f640 6154 	movw	r1, #3668	; 0xe54
 8005ef6:	4857      	ldr	r0, [pc, #348]	; (8006054 <UART_SetConfig+0x190>)
 8005ef8:	f7fb f90a 	bl	8001110 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	691b      	ldr	r3, [r3, #16]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d00e      	beq.n	8005f22 <UART_SetConfig+0x5e>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	691b      	ldr	r3, [r3, #16]
 8005f08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f0c:	d009      	beq.n	8005f22 <UART_SetConfig+0x5e>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	691b      	ldr	r3, [r3, #16]
 8005f12:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005f16:	d004      	beq.n	8005f22 <UART_SetConfig+0x5e>
 8005f18:	f640 6155 	movw	r1, #3669	; 0xe55
 8005f1c:	484d      	ldr	r0, [pc, #308]	; (8006054 <UART_SetConfig+0x190>)
 8005f1e:	f7fb f8f7 	bl	8001110 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	695a      	ldr	r2, [r3, #20]
 8005f26:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8005f2a:	4013      	ands	r3, r2
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d103      	bne.n	8005f38 <UART_SetConfig+0x74>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	695b      	ldr	r3, [r3, #20]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d104      	bne.n	8005f42 <UART_SetConfig+0x7e>
 8005f38:	f640 6156 	movw	r1, #3670	; 0xe56
 8005f3c:	4845      	ldr	r0, [pc, #276]	; (8006054 <UART_SetConfig+0x190>)
 8005f3e:	f7fb f8e7 	bl	8001110 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	6812      	ldr	r2, [r2, #0]
 8005f4a:	6912      	ldr	r2, [r2, #16]
 8005f4c:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8005f50:	687a      	ldr	r2, [r7, #4]
 8005f52:	68d2      	ldr	r2, [r2, #12]
 8005f54:	430a      	orrs	r2, r1
 8005f56:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	689a      	ldr	r2, [r3, #8]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	691b      	ldr	r3, [r3, #16]
 8005f60:	431a      	orrs	r2, r3
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	695b      	ldr	r3, [r3, #20]
 8005f66:	4313      	orrs	r3, r2
 8005f68:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681a      	ldr	r2, [r3, #0]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	68db      	ldr	r3, [r3, #12]
 8005f74:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005f78:	f023 030c 	bic.w	r3, r3, #12
 8005f7c:	68b9      	ldr	r1, [r7, #8]
 8005f7e:	430b      	orrs	r3, r1
 8005f80:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	6812      	ldr	r2, [r2, #0]
 8005f8a:	6952      	ldr	r2, [r2, #20]
 8005f8c:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8005f90:	687a      	ldr	r2, [r7, #4]
 8005f92:	6992      	ldr	r2, [r2, #24]
 8005f94:	430a      	orrs	r2, r1
 8005f96:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4a2e      	ldr	r2, [pc, #184]	; (8006058 <UART_SetConfig+0x194>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d103      	bne.n	8005faa <UART_SetConfig+0xe6>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005fa2:	f7fe fd65 	bl	8004a70 <HAL_RCC_GetPCLK2Freq>
 8005fa6:	60f8      	str	r0, [r7, #12]
 8005fa8:	e002      	b.n	8005fb0 <UART_SetConfig+0xec>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005faa:	f7fe fd4d 	bl	8004a48 <HAL_RCC_GetPCLK1Freq>
 8005fae:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6819      	ldr	r1, [r3, #0]
 8005fb4:	68fa      	ldr	r2, [r7, #12]
 8005fb6:	4613      	mov	r3, r2
 8005fb8:	009b      	lsls	r3, r3, #2
 8005fba:	4413      	add	r3, r2
 8005fbc:	009a      	lsls	r2, r3, #2
 8005fbe:	441a      	add	r2, r3
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	009b      	lsls	r3, r3, #2
 8005fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fca:	4a24      	ldr	r2, [pc, #144]	; (800605c <UART_SetConfig+0x198>)
 8005fcc:	fba2 2303 	umull	r2, r3, r2, r3
 8005fd0:	095b      	lsrs	r3, r3, #5
 8005fd2:	0118      	lsls	r0, r3, #4
 8005fd4:	68fa      	ldr	r2, [r7, #12]
 8005fd6:	4613      	mov	r3, r2
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	4413      	add	r3, r2
 8005fdc:	009a      	lsls	r2, r3, #2
 8005fde:	441a      	add	r2, r3
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	009b      	lsls	r3, r3, #2
 8005fe6:	fbb2 f2f3 	udiv	r2, r2, r3
 8005fea:	4b1c      	ldr	r3, [pc, #112]	; (800605c <UART_SetConfig+0x198>)
 8005fec:	fba3 4302 	umull	r4, r3, r3, r2
 8005ff0:	095b      	lsrs	r3, r3, #5
 8005ff2:	2464      	movs	r4, #100	; 0x64
 8005ff4:	fb04 f303 	mul.w	r3, r4, r3
 8005ff8:	1ad3      	subs	r3, r2, r3
 8005ffa:	011b      	lsls	r3, r3, #4
 8005ffc:	3332      	adds	r3, #50	; 0x32
 8005ffe:	4a17      	ldr	r2, [pc, #92]	; (800605c <UART_SetConfig+0x198>)
 8006000:	fba2 2303 	umull	r2, r3, r2, r3
 8006004:	095b      	lsrs	r3, r3, #5
 8006006:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800600a:	4418      	add	r0, r3
 800600c:	68fa      	ldr	r2, [r7, #12]
 800600e:	4613      	mov	r3, r2
 8006010:	009b      	lsls	r3, r3, #2
 8006012:	4413      	add	r3, r2
 8006014:	009a      	lsls	r2, r3, #2
 8006016:	441a      	add	r2, r3
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	009b      	lsls	r3, r3, #2
 800601e:	fbb2 f2f3 	udiv	r2, r2, r3
 8006022:	4b0e      	ldr	r3, [pc, #56]	; (800605c <UART_SetConfig+0x198>)
 8006024:	fba3 4302 	umull	r4, r3, r3, r2
 8006028:	095b      	lsrs	r3, r3, #5
 800602a:	2464      	movs	r4, #100	; 0x64
 800602c:	fb04 f303 	mul.w	r3, r4, r3
 8006030:	1ad3      	subs	r3, r2, r3
 8006032:	011b      	lsls	r3, r3, #4
 8006034:	3332      	adds	r3, #50	; 0x32
 8006036:	4a09      	ldr	r2, [pc, #36]	; (800605c <UART_SetConfig+0x198>)
 8006038:	fba2 2303 	umull	r2, r3, r2, r3
 800603c:	095b      	lsrs	r3, r3, #5
 800603e:	f003 030f 	and.w	r3, r3, #15
 8006042:	4403      	add	r3, r0
 8006044:	608b      	str	r3, [r1, #8]
#endif /* USART_CR1_OVER8 */
}
 8006046:	bf00      	nop
 8006048:	3714      	adds	r7, #20
 800604a:	46bd      	mov	sp, r7
 800604c:	bd90      	pop	{r4, r7, pc}
 800604e:	bf00      	nop
 8006050:	0044aa20 	.word	0x0044aa20
 8006054:	0800f130 	.word	0x0800f130
 8006058:	40013800 	.word	0x40013800
 800605c:	51eb851f 	.word	0x51eb851f

08006060 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006060:	b084      	sub	sp, #16
 8006062:	b480      	push	{r7}
 8006064:	b083      	sub	sp, #12
 8006066:	af00      	add	r7, sp, #0
 8006068:	6078      	str	r0, [r7, #4]
 800606a:	f107 0014 	add.w	r0, r7, #20
 800606e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006072:	2300      	movs	r3, #0
}
 8006074:	4618      	mov	r0, r3
 8006076:	370c      	adds	r7, #12
 8006078:	46bd      	mov	sp, r7
 800607a:	bc80      	pop	{r7}
 800607c:	b004      	add	sp, #16
 800607e:	4770      	bx	lr

08006080 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8006080:	b480      	push	{r7}
 8006082:	b085      	sub	sp, #20
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2200      	movs	r2, #0
 800608c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006090:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006094:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	b29a      	uxth	r2, r3
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80060a0:	2300      	movs	r3, #0
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3714      	adds	r7, #20
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bc80      	pop	{r7}
 80060aa:	4770      	bx	lr

080060ac <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b085      	sub	sp, #20
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80060b4:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80060b8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80060c0:	b29a      	uxth	r2, r3
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	b29b      	uxth	r3, r3
 80060c6:	43db      	mvns	r3, r3
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	4013      	ands	r3, r2
 80060cc:	b29a      	uxth	r2, r3
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80060d4:	2300      	movs	r3, #0
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	3714      	adds	r7, #20
 80060da:	46bd      	mov	sp, r7
 80060dc:	bc80      	pop	{r7}
 80060de:	4770      	bx	lr

080060e0 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b083      	sub	sp, #12
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
 80060e8:	460b      	mov	r3, r1
 80060ea:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80060ec:	2300      	movs	r3, #0
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	370c      	adds	r7, #12
 80060f2:	46bd      	mov	sp, r7
 80060f4:	bc80      	pop	{r7}
 80060f6:	4770      	bx	lr

080060f8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80060f8:	b084      	sub	sp, #16
 80060fa:	b480      	push	{r7}
 80060fc:	b083      	sub	sp, #12
 80060fe:	af00      	add	r7, sp, #0
 8006100:	6078      	str	r0, [r7, #4]
 8006102:	f107 0014 	add.w	r0, r7, #20
 8006106:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2201      	movs	r2, #1
 800610e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2200      	movs	r2, #0
 8006116:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2200      	movs	r2, #0
 800611e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2200      	movs	r2, #0
 8006126:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800612a:	2300      	movs	r3, #0
}
 800612c:	4618      	mov	r0, r3
 800612e:	370c      	adds	r7, #12
 8006130:	46bd      	mov	sp, r7
 8006132:	bc80      	pop	{r7}
 8006134:	b004      	add	sp, #16
 8006136:	4770      	bx	lr

08006138 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006138:	b480      	push	{r7}
 800613a:	b09b      	sub	sp, #108	; 0x6c
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
 8006140:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8006142:	2300      	movs	r3, #0
 8006144:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006148:	687a      	ldr	r2, [r7, #4]
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	781b      	ldrb	r3, [r3, #0]
 800614e:	009b      	lsls	r3, r3, #2
 8006150:	4413      	add	r3, r2
 8006152:	881b      	ldrh	r3, [r3, #0]
 8006154:	b29b      	uxth	r3, r3
 8006156:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800615a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800615e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	78db      	ldrb	r3, [r3, #3]
 8006166:	2b03      	cmp	r3, #3
 8006168:	d81f      	bhi.n	80061aa <USB_ActivateEndpoint+0x72>
 800616a:	a201      	add	r2, pc, #4	; (adr r2, 8006170 <USB_ActivateEndpoint+0x38>)
 800616c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006170:	08006181 	.word	0x08006181
 8006174:	0800619d 	.word	0x0800619d
 8006178:	080061b3 	.word	0x080061b3
 800617c:	0800618f 	.word	0x0800618f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8006180:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006184:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006188:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 800618c:	e012      	b.n	80061b4 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800618e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006192:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8006196:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 800619a:	e00b      	b.n	80061b4 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800619c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80061a0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80061a4:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 80061a8:	e004      	b.n	80061b4 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80061aa:	2301      	movs	r3, #1
 80061ac:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 80061b0:	e000      	b.n	80061b4 <USB_ActivateEndpoint+0x7c>
      break;
 80061b2:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	781b      	ldrb	r3, [r3, #0]
 80061ba:	009b      	lsls	r3, r3, #2
 80061bc:	441a      	add	r2, r3
 80061be:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80061c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80061c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80061ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061d2:	b29b      	uxth	r3, r3
 80061d4:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80061d6:	687a      	ldr	r2, [r7, #4]
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	781b      	ldrb	r3, [r3, #0]
 80061dc:	009b      	lsls	r3, r3, #2
 80061de:	4413      	add	r3, r2
 80061e0:	881b      	ldrh	r3, [r3, #0]
 80061e2:	b29b      	uxth	r3, r3
 80061e4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80061e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061ec:	b29a      	uxth	r2, r3
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	781b      	ldrb	r3, [r3, #0]
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	4313      	orrs	r3, r2
 80061f6:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80061fa:	687a      	ldr	r2, [r7, #4]
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	781b      	ldrb	r3, [r3, #0]
 8006200:	009b      	lsls	r3, r3, #2
 8006202:	441a      	add	r2, r3
 8006204:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8006208:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800620c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006210:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006214:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006218:	b29b      	uxth	r3, r3
 800621a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	7b1b      	ldrb	r3, [r3, #12]
 8006220:	2b00      	cmp	r3, #0
 8006222:	f040 8153 	bne.w	80064cc <USB_ActivateEndpoint+0x394>
  {
    if (ep->is_in != 0U)
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	785b      	ldrb	r3, [r3, #1]
 800622a:	2b00      	cmp	r3, #0
 800622c:	f000 808e 	beq.w	800634c <USB_ActivateEndpoint+0x214>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	65bb      	str	r3, [r7, #88]	; 0x58
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800623a:	b29b      	uxth	r3, r3
 800623c:	461a      	mov	r2, r3
 800623e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006240:	4413      	add	r3, r2
 8006242:	65bb      	str	r3, [r7, #88]	; 0x58
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	781b      	ldrb	r3, [r3, #0]
 8006248:	011a      	lsls	r2, r3, #4
 800624a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800624c:	4413      	add	r3, r2
 800624e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006252:	657b      	str	r3, [r7, #84]	; 0x54
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	88db      	ldrh	r3, [r3, #6]
 8006258:	085b      	lsrs	r3, r3, #1
 800625a:	b29b      	uxth	r3, r3
 800625c:	005b      	lsls	r3, r3, #1
 800625e:	b29a      	uxth	r2, r3
 8006260:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006262:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006264:	687a      	ldr	r2, [r7, #4]
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	781b      	ldrb	r3, [r3, #0]
 800626a:	009b      	lsls	r3, r3, #2
 800626c:	4413      	add	r3, r2
 800626e:	881b      	ldrh	r3, [r3, #0]
 8006270:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8006274:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8006278:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800627c:	2b00      	cmp	r3, #0
 800627e:	d01d      	beq.n	80062bc <USB_ActivateEndpoint+0x184>
 8006280:	687a      	ldr	r2, [r7, #4]
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	781b      	ldrb	r3, [r3, #0]
 8006286:	009b      	lsls	r3, r3, #2
 8006288:	4413      	add	r3, r2
 800628a:	881b      	ldrh	r3, [r3, #0]
 800628c:	b29b      	uxth	r3, r3
 800628e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006292:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006296:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 800629a:	687a      	ldr	r2, [r7, #4]
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	781b      	ldrb	r3, [r3, #0]
 80062a0:	009b      	lsls	r3, r3, #2
 80062a2:	441a      	add	r2, r3
 80062a4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80062a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80062ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80062b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80062b4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80062b8:	b29b      	uxth	r3, r3
 80062ba:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	78db      	ldrb	r3, [r3, #3]
 80062c0:	2b01      	cmp	r3, #1
 80062c2:	d024      	beq.n	800630e <USB_ActivateEndpoint+0x1d6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80062c4:	687a      	ldr	r2, [r7, #4]
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	781b      	ldrb	r3, [r3, #0]
 80062ca:	009b      	lsls	r3, r3, #2
 80062cc:	4413      	add	r3, r2
 80062ce:	881b      	ldrh	r3, [r3, #0]
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80062d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062da:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80062de:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80062e2:	f083 0320 	eor.w	r3, r3, #32
 80062e6:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80062ea:	687a      	ldr	r2, [r7, #4]
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	781b      	ldrb	r3, [r3, #0]
 80062f0:	009b      	lsls	r3, r3, #2
 80062f2:	441a      	add	r2, r3
 80062f4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80062f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80062fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006300:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006304:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006308:	b29b      	uxth	r3, r3
 800630a:	8013      	strh	r3, [r2, #0]
 800630c:	e271      	b.n	80067f2 <USB_ActivateEndpoint+0x6ba>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800630e:	687a      	ldr	r2, [r7, #4]
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	781b      	ldrb	r3, [r3, #0]
 8006314:	009b      	lsls	r3, r3, #2
 8006316:	4413      	add	r3, r2
 8006318:	881b      	ldrh	r3, [r3, #0]
 800631a:	b29b      	uxth	r3, r3
 800631c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006320:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006324:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8006328:	687a      	ldr	r2, [r7, #4]
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	781b      	ldrb	r3, [r3, #0]
 800632e:	009b      	lsls	r3, r3, #2
 8006330:	441a      	add	r2, r3
 8006332:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8006336:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800633a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800633e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006342:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006346:	b29b      	uxth	r3, r3
 8006348:	8013      	strh	r3, [r2, #0]
 800634a:	e252      	b.n	80067f2 <USB_ActivateEndpoint+0x6ba>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006356:	b29b      	uxth	r3, r3
 8006358:	461a      	mov	r2, r3
 800635a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800635c:	4413      	add	r3, r2
 800635e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	781b      	ldrb	r3, [r3, #0]
 8006364:	011a      	lsls	r2, r3, #4
 8006366:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006368:	4413      	add	r3, r2
 800636a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800636e:	647b      	str	r3, [r7, #68]	; 0x44
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	88db      	ldrh	r3, [r3, #6]
 8006374:	085b      	lsrs	r3, r3, #1
 8006376:	b29b      	uxth	r3, r3
 8006378:	005b      	lsls	r3, r3, #1
 800637a:	b29a      	uxth	r2, r3
 800637c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800637e:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	643b      	str	r3, [r7, #64]	; 0x40
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800638a:	b29b      	uxth	r3, r3
 800638c:	461a      	mov	r2, r3
 800638e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006390:	4413      	add	r3, r2
 8006392:	643b      	str	r3, [r7, #64]	; 0x40
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	781b      	ldrb	r3, [r3, #0]
 8006398:	011a      	lsls	r2, r3, #4
 800639a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800639c:	4413      	add	r3, r2
 800639e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80063a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	691b      	ldr	r3, [r3, #16]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d112      	bne.n	80063d2 <USB_ActivateEndpoint+0x29a>
 80063ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063ae:	881b      	ldrh	r3, [r3, #0]
 80063b0:	b29b      	uxth	r3, r3
 80063b2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80063b6:	b29a      	uxth	r2, r3
 80063b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063ba:	801a      	strh	r2, [r3, #0]
 80063bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063be:	881b      	ldrh	r3, [r3, #0]
 80063c0:	b29b      	uxth	r3, r3
 80063c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063ca:	b29a      	uxth	r2, r3
 80063cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063ce:	801a      	strh	r2, [r3, #0]
 80063d0:	e02f      	b.n	8006432 <USB_ActivateEndpoint+0x2fa>
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	691b      	ldr	r3, [r3, #16]
 80063d6:	2b3e      	cmp	r3, #62	; 0x3e
 80063d8:	d813      	bhi.n	8006402 <USB_ActivateEndpoint+0x2ca>
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	691b      	ldr	r3, [r3, #16]
 80063de:	085b      	lsrs	r3, r3, #1
 80063e0:	663b      	str	r3, [r7, #96]	; 0x60
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	691b      	ldr	r3, [r3, #16]
 80063e6:	f003 0301 	and.w	r3, r3, #1
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d002      	beq.n	80063f4 <USB_ActivateEndpoint+0x2bc>
 80063ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80063f0:	3301      	adds	r3, #1
 80063f2:	663b      	str	r3, [r7, #96]	; 0x60
 80063f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80063f6:	b29b      	uxth	r3, r3
 80063f8:	029b      	lsls	r3, r3, #10
 80063fa:	b29a      	uxth	r2, r3
 80063fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063fe:	801a      	strh	r2, [r3, #0]
 8006400:	e017      	b.n	8006432 <USB_ActivateEndpoint+0x2fa>
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	691b      	ldr	r3, [r3, #16]
 8006406:	095b      	lsrs	r3, r3, #5
 8006408:	663b      	str	r3, [r7, #96]	; 0x60
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	691b      	ldr	r3, [r3, #16]
 800640e:	f003 031f 	and.w	r3, r3, #31
 8006412:	2b00      	cmp	r3, #0
 8006414:	d102      	bne.n	800641c <USB_ActivateEndpoint+0x2e4>
 8006416:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006418:	3b01      	subs	r3, #1
 800641a:	663b      	str	r3, [r7, #96]	; 0x60
 800641c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800641e:	b29b      	uxth	r3, r3
 8006420:	029b      	lsls	r3, r3, #10
 8006422:	b29b      	uxth	r3, r3
 8006424:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006428:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800642c:	b29a      	uxth	r2, r3
 800642e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006430:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006432:	687a      	ldr	r2, [r7, #4]
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	781b      	ldrb	r3, [r3, #0]
 8006438:	009b      	lsls	r3, r3, #2
 800643a:	4413      	add	r3, r2
 800643c:	881b      	ldrh	r3, [r3, #0]
 800643e:	877b      	strh	r3, [r7, #58]	; 0x3a
 8006440:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8006442:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006446:	2b00      	cmp	r3, #0
 8006448:	d01b      	beq.n	8006482 <USB_ActivateEndpoint+0x34a>
 800644a:	687a      	ldr	r2, [r7, #4]
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	781b      	ldrb	r3, [r3, #0]
 8006450:	009b      	lsls	r3, r3, #2
 8006452:	4413      	add	r3, r2
 8006454:	881b      	ldrh	r3, [r3, #0]
 8006456:	b29b      	uxth	r3, r3
 8006458:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800645c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006460:	873b      	strh	r3, [r7, #56]	; 0x38
 8006462:	687a      	ldr	r2, [r7, #4]
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	781b      	ldrb	r3, [r3, #0]
 8006468:	009b      	lsls	r3, r3, #2
 800646a:	441a      	add	r2, r3
 800646c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800646e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006472:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006476:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800647a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800647e:	b29b      	uxth	r3, r3
 8006480:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006482:	687a      	ldr	r2, [r7, #4]
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	781b      	ldrb	r3, [r3, #0]
 8006488:	009b      	lsls	r3, r3, #2
 800648a:	4413      	add	r3, r2
 800648c:	881b      	ldrh	r3, [r3, #0]
 800648e:	b29b      	uxth	r3, r3
 8006490:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006494:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006498:	86fb      	strh	r3, [r7, #54]	; 0x36
 800649a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800649c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80064a0:	86fb      	strh	r3, [r7, #54]	; 0x36
 80064a2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80064a4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80064a8:	86fb      	strh	r3, [r7, #54]	; 0x36
 80064aa:	687a      	ldr	r2, [r7, #4]
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	781b      	ldrb	r3, [r3, #0]
 80064b0:	009b      	lsls	r3, r3, #2
 80064b2:	441a      	add	r2, r3
 80064b4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80064b6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80064ba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80064be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80064c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064c6:	b29b      	uxth	r3, r3
 80064c8:	8013      	strh	r3, [r2, #0]
 80064ca:	e192      	b.n	80067f2 <USB_ActivateEndpoint+0x6ba>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 80064cc:	687a      	ldr	r2, [r7, #4]
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	781b      	ldrb	r3, [r3, #0]
 80064d2:	009b      	lsls	r3, r3, #2
 80064d4:	4413      	add	r3, r2
 80064d6:	881b      	ldrh	r3, [r3, #0]
 80064d8:	b29b      	uxth	r3, r3
 80064da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80064de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064e2:	86bb      	strh	r3, [r7, #52]	; 0x34
 80064e4:	687a      	ldr	r2, [r7, #4]
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	781b      	ldrb	r3, [r3, #0]
 80064ea:	009b      	lsls	r3, r3, #2
 80064ec:	441a      	add	r2, r3
 80064ee:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80064f0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80064f4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80064f8:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80064fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006500:	b29b      	uxth	r3, r3
 8006502:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	633b      	str	r3, [r7, #48]	; 0x30
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800650e:	b29b      	uxth	r3, r3
 8006510:	461a      	mov	r2, r3
 8006512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006514:	4413      	add	r3, r2
 8006516:	633b      	str	r3, [r7, #48]	; 0x30
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	781b      	ldrb	r3, [r3, #0]
 800651c:	011a      	lsls	r2, r3, #4
 800651e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006520:	4413      	add	r3, r2
 8006522:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006526:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	891b      	ldrh	r3, [r3, #8]
 800652c:	085b      	lsrs	r3, r3, #1
 800652e:	b29b      	uxth	r3, r3
 8006530:	005b      	lsls	r3, r3, #1
 8006532:	b29a      	uxth	r2, r3
 8006534:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006536:	801a      	strh	r2, [r3, #0]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	62bb      	str	r3, [r7, #40]	; 0x28
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006542:	b29b      	uxth	r3, r3
 8006544:	461a      	mov	r2, r3
 8006546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006548:	4413      	add	r3, r2
 800654a:	62bb      	str	r3, [r7, #40]	; 0x28
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	781b      	ldrb	r3, [r3, #0]
 8006550:	011a      	lsls	r2, r3, #4
 8006552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006554:	4413      	add	r3, r2
 8006556:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800655a:	627b      	str	r3, [r7, #36]	; 0x24
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	895b      	ldrh	r3, [r3, #10]
 8006560:	085b      	lsrs	r3, r3, #1
 8006562:	b29b      	uxth	r3, r3
 8006564:	005b      	lsls	r3, r3, #1
 8006566:	b29a      	uxth	r2, r3
 8006568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800656a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	785b      	ldrb	r3, [r3, #1]
 8006570:	2b00      	cmp	r3, #0
 8006572:	f040 8091 	bne.w	8006698 <USB_ActivateEndpoint+0x560>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006576:	687a      	ldr	r2, [r7, #4]
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	781b      	ldrb	r3, [r3, #0]
 800657c:	009b      	lsls	r3, r3, #2
 800657e:	4413      	add	r3, r2
 8006580:	881b      	ldrh	r3, [r3, #0]
 8006582:	847b      	strh	r3, [r7, #34]	; 0x22
 8006584:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006586:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800658a:	2b00      	cmp	r3, #0
 800658c:	d01b      	beq.n	80065c6 <USB_ActivateEndpoint+0x48e>
 800658e:	687a      	ldr	r2, [r7, #4]
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	781b      	ldrb	r3, [r3, #0]
 8006594:	009b      	lsls	r3, r3, #2
 8006596:	4413      	add	r3, r2
 8006598:	881b      	ldrh	r3, [r3, #0]
 800659a:	b29b      	uxth	r3, r3
 800659c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80065a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065a4:	843b      	strh	r3, [r7, #32]
 80065a6:	687a      	ldr	r2, [r7, #4]
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	781b      	ldrb	r3, [r3, #0]
 80065ac:	009b      	lsls	r3, r3, #2
 80065ae:	441a      	add	r2, r3
 80065b0:	8c3b      	ldrh	r3, [r7, #32]
 80065b2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80065b6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80065ba:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80065be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80065c2:	b29b      	uxth	r3, r3
 80065c4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80065c6:	687a      	ldr	r2, [r7, #4]
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	781b      	ldrb	r3, [r3, #0]
 80065cc:	009b      	lsls	r3, r3, #2
 80065ce:	4413      	add	r3, r2
 80065d0:	881b      	ldrh	r3, [r3, #0]
 80065d2:	83fb      	strh	r3, [r7, #30]
 80065d4:	8bfb      	ldrh	r3, [r7, #30]
 80065d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d01b      	beq.n	8006616 <USB_ActivateEndpoint+0x4de>
 80065de:	687a      	ldr	r2, [r7, #4]
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	781b      	ldrb	r3, [r3, #0]
 80065e4:	009b      	lsls	r3, r3, #2
 80065e6:	4413      	add	r3, r2
 80065e8:	881b      	ldrh	r3, [r3, #0]
 80065ea:	b29b      	uxth	r3, r3
 80065ec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80065f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065f4:	83bb      	strh	r3, [r7, #28]
 80065f6:	687a      	ldr	r2, [r7, #4]
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	781b      	ldrb	r3, [r3, #0]
 80065fc:	009b      	lsls	r3, r3, #2
 80065fe:	441a      	add	r2, r3
 8006600:	8bbb      	ldrh	r3, [r7, #28]
 8006602:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006606:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800660a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800660e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006612:	b29b      	uxth	r3, r3
 8006614:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006616:	687a      	ldr	r2, [r7, #4]
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	781b      	ldrb	r3, [r3, #0]
 800661c:	009b      	lsls	r3, r3, #2
 800661e:	4413      	add	r3, r2
 8006620:	881b      	ldrh	r3, [r3, #0]
 8006622:	b29b      	uxth	r3, r3
 8006624:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006628:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800662c:	837b      	strh	r3, [r7, #26]
 800662e:	8b7b      	ldrh	r3, [r7, #26]
 8006630:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006634:	837b      	strh	r3, [r7, #26]
 8006636:	8b7b      	ldrh	r3, [r7, #26]
 8006638:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800663c:	837b      	strh	r3, [r7, #26]
 800663e:	687a      	ldr	r2, [r7, #4]
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	781b      	ldrb	r3, [r3, #0]
 8006644:	009b      	lsls	r3, r3, #2
 8006646:	441a      	add	r2, r3
 8006648:	8b7b      	ldrh	r3, [r7, #26]
 800664a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800664e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006652:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006656:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800665a:	b29b      	uxth	r3, r3
 800665c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800665e:	687a      	ldr	r2, [r7, #4]
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	781b      	ldrb	r3, [r3, #0]
 8006664:	009b      	lsls	r3, r3, #2
 8006666:	4413      	add	r3, r2
 8006668:	881b      	ldrh	r3, [r3, #0]
 800666a:	b29b      	uxth	r3, r3
 800666c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006670:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006674:	833b      	strh	r3, [r7, #24]
 8006676:	687a      	ldr	r2, [r7, #4]
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	781b      	ldrb	r3, [r3, #0]
 800667c:	009b      	lsls	r3, r3, #2
 800667e:	441a      	add	r2, r3
 8006680:	8b3b      	ldrh	r3, [r7, #24]
 8006682:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006686:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800668a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800668e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006692:	b29b      	uxth	r3, r3
 8006694:	8013      	strh	r3, [r2, #0]
 8006696:	e0ac      	b.n	80067f2 <USB_ActivateEndpoint+0x6ba>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006698:	687a      	ldr	r2, [r7, #4]
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	781b      	ldrb	r3, [r3, #0]
 800669e:	009b      	lsls	r3, r3, #2
 80066a0:	4413      	add	r3, r2
 80066a2:	881b      	ldrh	r3, [r3, #0]
 80066a4:	82fb      	strh	r3, [r7, #22]
 80066a6:	8afb      	ldrh	r3, [r7, #22]
 80066a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d01b      	beq.n	80066e8 <USB_ActivateEndpoint+0x5b0>
 80066b0:	687a      	ldr	r2, [r7, #4]
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	781b      	ldrb	r3, [r3, #0]
 80066b6:	009b      	lsls	r3, r3, #2
 80066b8:	4413      	add	r3, r2
 80066ba:	881b      	ldrh	r3, [r3, #0]
 80066bc:	b29b      	uxth	r3, r3
 80066be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066c6:	82bb      	strh	r3, [r7, #20]
 80066c8:	687a      	ldr	r2, [r7, #4]
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	781b      	ldrb	r3, [r3, #0]
 80066ce:	009b      	lsls	r3, r3, #2
 80066d0:	441a      	add	r2, r3
 80066d2:	8abb      	ldrh	r3, [r7, #20]
 80066d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80066d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80066dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80066e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80066e8:	687a      	ldr	r2, [r7, #4]
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	781b      	ldrb	r3, [r3, #0]
 80066ee:	009b      	lsls	r3, r3, #2
 80066f0:	4413      	add	r3, r2
 80066f2:	881b      	ldrh	r3, [r3, #0]
 80066f4:	827b      	strh	r3, [r7, #18]
 80066f6:	8a7b      	ldrh	r3, [r7, #18]
 80066f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d01b      	beq.n	8006738 <USB_ActivateEndpoint+0x600>
 8006700:	687a      	ldr	r2, [r7, #4]
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	781b      	ldrb	r3, [r3, #0]
 8006706:	009b      	lsls	r3, r3, #2
 8006708:	4413      	add	r3, r2
 800670a:	881b      	ldrh	r3, [r3, #0]
 800670c:	b29b      	uxth	r3, r3
 800670e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006712:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006716:	823b      	strh	r3, [r7, #16]
 8006718:	687a      	ldr	r2, [r7, #4]
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	781b      	ldrb	r3, [r3, #0]
 800671e:	009b      	lsls	r3, r3, #2
 8006720:	441a      	add	r2, r3
 8006722:	8a3b      	ldrh	r3, [r7, #16]
 8006724:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006728:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800672c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006730:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006734:	b29b      	uxth	r3, r3
 8006736:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	78db      	ldrb	r3, [r3, #3]
 800673c:	2b01      	cmp	r3, #1
 800673e:	d020      	beq.n	8006782 <USB_ActivateEndpoint+0x64a>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006740:	687a      	ldr	r2, [r7, #4]
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	781b      	ldrb	r3, [r3, #0]
 8006746:	009b      	lsls	r3, r3, #2
 8006748:	4413      	add	r3, r2
 800674a:	881b      	ldrh	r3, [r3, #0]
 800674c:	b29b      	uxth	r3, r3
 800674e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006752:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006756:	81fb      	strh	r3, [r7, #14]
 8006758:	89fb      	ldrh	r3, [r7, #14]
 800675a:	f083 0320 	eor.w	r3, r3, #32
 800675e:	81fb      	strh	r3, [r7, #14]
 8006760:	687a      	ldr	r2, [r7, #4]
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	781b      	ldrb	r3, [r3, #0]
 8006766:	009b      	lsls	r3, r3, #2
 8006768:	441a      	add	r2, r3
 800676a:	89fb      	ldrh	r3, [r7, #14]
 800676c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006770:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006774:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006778:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800677c:	b29b      	uxth	r3, r3
 800677e:	8013      	strh	r3, [r2, #0]
 8006780:	e01b      	b.n	80067ba <USB_ActivateEndpoint+0x682>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006782:	687a      	ldr	r2, [r7, #4]
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	781b      	ldrb	r3, [r3, #0]
 8006788:	009b      	lsls	r3, r3, #2
 800678a:	4413      	add	r3, r2
 800678c:	881b      	ldrh	r3, [r3, #0]
 800678e:	b29b      	uxth	r3, r3
 8006790:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006794:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006798:	81bb      	strh	r3, [r7, #12]
 800679a:	687a      	ldr	r2, [r7, #4]
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	781b      	ldrb	r3, [r3, #0]
 80067a0:	009b      	lsls	r3, r3, #2
 80067a2:	441a      	add	r2, r3
 80067a4:	89bb      	ldrh	r3, [r7, #12]
 80067a6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80067aa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80067ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80067b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067b6:	b29b      	uxth	r3, r3
 80067b8:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80067ba:	687a      	ldr	r2, [r7, #4]
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	781b      	ldrb	r3, [r3, #0]
 80067c0:	009b      	lsls	r3, r3, #2
 80067c2:	4413      	add	r3, r2
 80067c4:	881b      	ldrh	r3, [r3, #0]
 80067c6:	b29b      	uxth	r3, r3
 80067c8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80067cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067d0:	817b      	strh	r3, [r7, #10]
 80067d2:	687a      	ldr	r2, [r7, #4]
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	781b      	ldrb	r3, [r3, #0]
 80067d8:	009b      	lsls	r3, r3, #2
 80067da:	441a      	add	r2, r3
 80067dc:	897b      	ldrh	r3, [r7, #10]
 80067de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80067e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80067e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80067ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067ee:	b29b      	uxth	r3, r3
 80067f0:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80067f2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	376c      	adds	r7, #108	; 0x6c
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bc80      	pop	{r7}
 80067fe:	4770      	bx	lr

08006800 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006800:	b480      	push	{r7}
 8006802:	b08d      	sub	sp, #52	; 0x34
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
 8006808:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	7b1b      	ldrb	r3, [r3, #12]
 800680e:	2b00      	cmp	r3, #0
 8006810:	f040 808e 	bne.w	8006930 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	785b      	ldrb	r3, [r3, #1]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d044      	beq.n	80068a6 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800681c:	687a      	ldr	r2, [r7, #4]
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	781b      	ldrb	r3, [r3, #0]
 8006822:	009b      	lsls	r3, r3, #2
 8006824:	4413      	add	r3, r2
 8006826:	881b      	ldrh	r3, [r3, #0]
 8006828:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800682a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800682c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006830:	2b00      	cmp	r3, #0
 8006832:	d01b      	beq.n	800686c <USB_DeactivateEndpoint+0x6c>
 8006834:	687a      	ldr	r2, [r7, #4]
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	781b      	ldrb	r3, [r3, #0]
 800683a:	009b      	lsls	r3, r3, #2
 800683c:	4413      	add	r3, r2
 800683e:	881b      	ldrh	r3, [r3, #0]
 8006840:	b29b      	uxth	r3, r3
 8006842:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006846:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800684a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800684c:	687a      	ldr	r2, [r7, #4]
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	781b      	ldrb	r3, [r3, #0]
 8006852:	009b      	lsls	r3, r3, #2
 8006854:	441a      	add	r2, r3
 8006856:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006858:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800685c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006860:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006864:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006868:	b29b      	uxth	r3, r3
 800686a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800686c:	687a      	ldr	r2, [r7, #4]
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	009b      	lsls	r3, r3, #2
 8006874:	4413      	add	r3, r2
 8006876:	881b      	ldrh	r3, [r3, #0]
 8006878:	b29b      	uxth	r3, r3
 800687a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800687e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006882:	857b      	strh	r3, [r7, #42]	; 0x2a
 8006884:	687a      	ldr	r2, [r7, #4]
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	781b      	ldrb	r3, [r3, #0]
 800688a:	009b      	lsls	r3, r3, #2
 800688c:	441a      	add	r2, r3
 800688e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006890:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006894:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006898:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800689c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068a0:	b29b      	uxth	r3, r3
 80068a2:	8013      	strh	r3, [r2, #0]
 80068a4:	e192      	b.n	8006bcc <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80068a6:	687a      	ldr	r2, [r7, #4]
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	781b      	ldrb	r3, [r3, #0]
 80068ac:	009b      	lsls	r3, r3, #2
 80068ae:	4413      	add	r3, r2
 80068b0:	881b      	ldrh	r3, [r3, #0]
 80068b2:	853b      	strh	r3, [r7, #40]	; 0x28
 80068b4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80068b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d01b      	beq.n	80068f6 <USB_DeactivateEndpoint+0xf6>
 80068be:	687a      	ldr	r2, [r7, #4]
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	781b      	ldrb	r3, [r3, #0]
 80068c4:	009b      	lsls	r3, r3, #2
 80068c6:	4413      	add	r3, r2
 80068c8:	881b      	ldrh	r3, [r3, #0]
 80068ca:	b29b      	uxth	r3, r3
 80068cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068d4:	84fb      	strh	r3, [r7, #38]	; 0x26
 80068d6:	687a      	ldr	r2, [r7, #4]
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	781b      	ldrb	r3, [r3, #0]
 80068dc:	009b      	lsls	r3, r3, #2
 80068de:	441a      	add	r2, r3
 80068e0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80068e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80068e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80068ea:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80068ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068f2:	b29b      	uxth	r3, r3
 80068f4:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80068f6:	687a      	ldr	r2, [r7, #4]
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	781b      	ldrb	r3, [r3, #0]
 80068fc:	009b      	lsls	r3, r3, #2
 80068fe:	4413      	add	r3, r2
 8006900:	881b      	ldrh	r3, [r3, #0]
 8006902:	b29b      	uxth	r3, r3
 8006904:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006908:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800690c:	84bb      	strh	r3, [r7, #36]	; 0x24
 800690e:	687a      	ldr	r2, [r7, #4]
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	781b      	ldrb	r3, [r3, #0]
 8006914:	009b      	lsls	r3, r3, #2
 8006916:	441a      	add	r2, r3
 8006918:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800691a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800691e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006922:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006926:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800692a:	b29b      	uxth	r3, r3
 800692c:	8013      	strh	r3, [r2, #0]
 800692e:	e14d      	b.n	8006bcc <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	785b      	ldrb	r3, [r3, #1]
 8006934:	2b00      	cmp	r3, #0
 8006936:	f040 80a5 	bne.w	8006a84 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	781b      	ldrb	r3, [r3, #0]
 8006940:	009b      	lsls	r3, r3, #2
 8006942:	4413      	add	r3, r2
 8006944:	881b      	ldrh	r3, [r3, #0]
 8006946:	847b      	strh	r3, [r7, #34]	; 0x22
 8006948:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800694a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800694e:	2b00      	cmp	r3, #0
 8006950:	d01b      	beq.n	800698a <USB_DeactivateEndpoint+0x18a>
 8006952:	687a      	ldr	r2, [r7, #4]
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	781b      	ldrb	r3, [r3, #0]
 8006958:	009b      	lsls	r3, r3, #2
 800695a:	4413      	add	r3, r2
 800695c:	881b      	ldrh	r3, [r3, #0]
 800695e:	b29b      	uxth	r3, r3
 8006960:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006964:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006968:	843b      	strh	r3, [r7, #32]
 800696a:	687a      	ldr	r2, [r7, #4]
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	781b      	ldrb	r3, [r3, #0]
 8006970:	009b      	lsls	r3, r3, #2
 8006972:	441a      	add	r2, r3
 8006974:	8c3b      	ldrh	r3, [r7, #32]
 8006976:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800697a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800697e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006982:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006986:	b29b      	uxth	r3, r3
 8006988:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800698a:	687a      	ldr	r2, [r7, #4]
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	781b      	ldrb	r3, [r3, #0]
 8006990:	009b      	lsls	r3, r3, #2
 8006992:	4413      	add	r3, r2
 8006994:	881b      	ldrh	r3, [r3, #0]
 8006996:	83fb      	strh	r3, [r7, #30]
 8006998:	8bfb      	ldrh	r3, [r7, #30]
 800699a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d01b      	beq.n	80069da <USB_DeactivateEndpoint+0x1da>
 80069a2:	687a      	ldr	r2, [r7, #4]
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	781b      	ldrb	r3, [r3, #0]
 80069a8:	009b      	lsls	r3, r3, #2
 80069aa:	4413      	add	r3, r2
 80069ac:	881b      	ldrh	r3, [r3, #0]
 80069ae:	b29b      	uxth	r3, r3
 80069b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069b8:	83bb      	strh	r3, [r7, #28]
 80069ba:	687a      	ldr	r2, [r7, #4]
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	781b      	ldrb	r3, [r3, #0]
 80069c0:	009b      	lsls	r3, r3, #2
 80069c2:	441a      	add	r2, r3
 80069c4:	8bbb      	ldrh	r3, [r7, #28]
 80069c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80069ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80069ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80069d2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80069d6:	b29b      	uxth	r3, r3
 80069d8:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80069da:	687a      	ldr	r2, [r7, #4]
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	781b      	ldrb	r3, [r3, #0]
 80069e0:	009b      	lsls	r3, r3, #2
 80069e2:	4413      	add	r3, r2
 80069e4:	881b      	ldrh	r3, [r3, #0]
 80069e6:	b29b      	uxth	r3, r3
 80069e8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069f0:	837b      	strh	r3, [r7, #26]
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	781b      	ldrb	r3, [r3, #0]
 80069f8:	009b      	lsls	r3, r3, #2
 80069fa:	441a      	add	r2, r3
 80069fc:	8b7b      	ldrh	r3, [r7, #26]
 80069fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006a02:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006a06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a0a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006a0e:	b29b      	uxth	r3, r3
 8006a10:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006a12:	687a      	ldr	r2, [r7, #4]
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	781b      	ldrb	r3, [r3, #0]
 8006a18:	009b      	lsls	r3, r3, #2
 8006a1a:	4413      	add	r3, r2
 8006a1c:	881b      	ldrh	r3, [r3, #0]
 8006a1e:	b29b      	uxth	r3, r3
 8006a20:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006a24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a28:	833b      	strh	r3, [r7, #24]
 8006a2a:	687a      	ldr	r2, [r7, #4]
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	781b      	ldrb	r3, [r3, #0]
 8006a30:	009b      	lsls	r3, r3, #2
 8006a32:	441a      	add	r2, r3
 8006a34:	8b3b      	ldrh	r3, [r7, #24]
 8006a36:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006a3a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006a3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a46:	b29b      	uxth	r3, r3
 8006a48:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006a4a:	687a      	ldr	r2, [r7, #4]
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	781b      	ldrb	r3, [r3, #0]
 8006a50:	009b      	lsls	r3, r3, #2
 8006a52:	4413      	add	r3, r2
 8006a54:	881b      	ldrh	r3, [r3, #0]
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a60:	82fb      	strh	r3, [r7, #22]
 8006a62:	687a      	ldr	r2, [r7, #4]
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	781b      	ldrb	r3, [r3, #0]
 8006a68:	009b      	lsls	r3, r3, #2
 8006a6a:	441a      	add	r2, r3
 8006a6c:	8afb      	ldrh	r3, [r7, #22]
 8006a6e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006a72:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006a76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a7e:	b29b      	uxth	r3, r3
 8006a80:	8013      	strh	r3, [r2, #0]
 8006a82:	e0a3      	b.n	8006bcc <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006a84:	687a      	ldr	r2, [r7, #4]
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	781b      	ldrb	r3, [r3, #0]
 8006a8a:	009b      	lsls	r3, r3, #2
 8006a8c:	4413      	add	r3, r2
 8006a8e:	881b      	ldrh	r3, [r3, #0]
 8006a90:	82bb      	strh	r3, [r7, #20]
 8006a92:	8abb      	ldrh	r3, [r7, #20]
 8006a94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d01b      	beq.n	8006ad4 <USB_DeactivateEndpoint+0x2d4>
 8006a9c:	687a      	ldr	r2, [r7, #4]
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	781b      	ldrb	r3, [r3, #0]
 8006aa2:	009b      	lsls	r3, r3, #2
 8006aa4:	4413      	add	r3, r2
 8006aa6:	881b      	ldrh	r3, [r3, #0]
 8006aa8:	b29b      	uxth	r3, r3
 8006aaa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006aae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ab2:	827b      	strh	r3, [r7, #18]
 8006ab4:	687a      	ldr	r2, [r7, #4]
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	781b      	ldrb	r3, [r3, #0]
 8006aba:	009b      	lsls	r3, r3, #2
 8006abc:	441a      	add	r2, r3
 8006abe:	8a7b      	ldrh	r3, [r7, #18]
 8006ac0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006ac4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006ac8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006acc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ad0:	b29b      	uxth	r3, r3
 8006ad2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006ad4:	687a      	ldr	r2, [r7, #4]
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	781b      	ldrb	r3, [r3, #0]
 8006ada:	009b      	lsls	r3, r3, #2
 8006adc:	4413      	add	r3, r2
 8006ade:	881b      	ldrh	r3, [r3, #0]
 8006ae0:	823b      	strh	r3, [r7, #16]
 8006ae2:	8a3b      	ldrh	r3, [r7, #16]
 8006ae4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d01b      	beq.n	8006b24 <USB_DeactivateEndpoint+0x324>
 8006aec:	687a      	ldr	r2, [r7, #4]
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	781b      	ldrb	r3, [r3, #0]
 8006af2:	009b      	lsls	r3, r3, #2
 8006af4:	4413      	add	r3, r2
 8006af6:	881b      	ldrh	r3, [r3, #0]
 8006af8:	b29b      	uxth	r3, r3
 8006afa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006afe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b02:	81fb      	strh	r3, [r7, #14]
 8006b04:	687a      	ldr	r2, [r7, #4]
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	781b      	ldrb	r3, [r3, #0]
 8006b0a:	009b      	lsls	r3, r3, #2
 8006b0c:	441a      	add	r2, r3
 8006b0e:	89fb      	ldrh	r3, [r7, #14]
 8006b10:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b14:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b18:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b1c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006b20:	b29b      	uxth	r3, r3
 8006b22:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006b24:	687a      	ldr	r2, [r7, #4]
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	781b      	ldrb	r3, [r3, #0]
 8006b2a:	009b      	lsls	r3, r3, #2
 8006b2c:	4413      	add	r3, r2
 8006b2e:	881b      	ldrh	r3, [r3, #0]
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b3a:	81bb      	strh	r3, [r7, #12]
 8006b3c:	687a      	ldr	r2, [r7, #4]
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	781b      	ldrb	r3, [r3, #0]
 8006b42:	009b      	lsls	r3, r3, #2
 8006b44:	441a      	add	r2, r3
 8006b46:	89bb      	ldrh	r3, [r7, #12]
 8006b48:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b4c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b50:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006b54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b58:	b29b      	uxth	r3, r3
 8006b5a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006b5c:	687a      	ldr	r2, [r7, #4]
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	781b      	ldrb	r3, [r3, #0]
 8006b62:	009b      	lsls	r3, r3, #2
 8006b64:	4413      	add	r3, r2
 8006b66:	881b      	ldrh	r3, [r3, #0]
 8006b68:	b29b      	uxth	r3, r3
 8006b6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b72:	817b      	strh	r3, [r7, #10]
 8006b74:	687a      	ldr	r2, [r7, #4]
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	781b      	ldrb	r3, [r3, #0]
 8006b7a:	009b      	lsls	r3, r3, #2
 8006b7c:	441a      	add	r2, r3
 8006b7e:	897b      	ldrh	r3, [r7, #10]
 8006b80:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b84:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b88:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b90:	b29b      	uxth	r3, r3
 8006b92:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006b94:	687a      	ldr	r2, [r7, #4]
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	781b      	ldrb	r3, [r3, #0]
 8006b9a:	009b      	lsls	r3, r3, #2
 8006b9c:	4413      	add	r3, r2
 8006b9e:	881b      	ldrh	r3, [r3, #0]
 8006ba0:	b29b      	uxth	r3, r3
 8006ba2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006ba6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006baa:	813b      	strh	r3, [r7, #8]
 8006bac:	687a      	ldr	r2, [r7, #4]
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	781b      	ldrb	r3, [r3, #0]
 8006bb2:	009b      	lsls	r3, r3, #2
 8006bb4:	441a      	add	r2, r3
 8006bb6:	893b      	ldrh	r3, [r7, #8]
 8006bb8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006bbc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006bc0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006bc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bc8:	b29b      	uxth	r3, r3
 8006bca:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8006bcc:	2300      	movs	r3, #0
}
 8006bce:	4618      	mov	r0, r3
 8006bd0:	3734      	adds	r7, #52	; 0x34
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bc80      	pop	{r7}
 8006bd6:	4770      	bx	lr

08006bd8 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b0ce      	sub	sp, #312	; 0x138
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	1d3b      	adds	r3, r7, #4
 8006be0:	6018      	str	r0, [r3, #0]
 8006be2:	463b      	mov	r3, r7
 8006be4:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006be6:	463b      	mov	r3, r7
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	785b      	ldrb	r3, [r3, #1]
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	f040 873e 	bne.w	8007a6e <USB_EPStartXfer+0xe96>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8006bf2:	463b      	mov	r3, r7
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	699a      	ldr	r2, [r3, #24]
 8006bf8:	463b      	mov	r3, r7
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	691b      	ldr	r3, [r3, #16]
 8006bfe:	429a      	cmp	r2, r3
 8006c00:	d905      	bls.n	8006c0e <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 8006c02:	463b      	mov	r3, r7
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	691b      	ldr	r3, [r3, #16]
 8006c08:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8006c0c:	e004      	b.n	8006c18 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8006c0e:	463b      	mov	r3, r7
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	699b      	ldr	r3, [r3, #24]
 8006c14:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8006c18:	463b      	mov	r3, r7
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	7b1b      	ldrb	r3, [r3, #12]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d12e      	bne.n	8006c80 <USB_EPStartXfer+0xa8>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8006c22:	463b      	mov	r3, r7
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	6959      	ldr	r1, [r3, #20]
 8006c28:	463b      	mov	r3, r7
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	88da      	ldrh	r2, [r3, #6]
 8006c2e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006c32:	b29b      	uxth	r3, r3
 8006c34:	1d38      	adds	r0, r7, #4
 8006c36:	6800      	ldr	r0, [r0, #0]
 8006c38:	f001 fc13 	bl	8008462 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006c3c:	1d3b      	adds	r3, r7, #4
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006c44:	1d3b      	adds	r3, r7, #4
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006c4c:	b29b      	uxth	r3, r3
 8006c4e:	461a      	mov	r2, r3
 8006c50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006c54:	4413      	add	r3, r2
 8006c56:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006c5a:	463b      	mov	r3, r7
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	781b      	ldrb	r3, [r3, #0]
 8006c60:	011a      	lsls	r2, r3, #4
 8006c62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006c66:	4413      	add	r3, r2
 8006c68:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006c6c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006c70:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006c74:	b29a      	uxth	r2, r3
 8006c76:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006c7a:	801a      	strh	r2, [r3, #0]
 8006c7c:	f000 bec2 	b.w	8007a04 <USB_EPStartXfer+0xe2c>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8006c80:	463b      	mov	r3, r7
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	78db      	ldrb	r3, [r3, #3]
 8006c86:	2b02      	cmp	r3, #2
 8006c88:	f040 836a 	bne.w	8007360 <USB_EPStartXfer+0x788>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8006c8c:	463b      	mov	r3, r7
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	6a1a      	ldr	r2, [r3, #32]
 8006c92:	463b      	mov	r3, r7
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	691b      	ldr	r3, [r3, #16]
 8006c98:	429a      	cmp	r2, r3
 8006c9a:	f240 830e 	bls.w	80072ba <USB_EPStartXfer+0x6e2>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8006c9e:	1d3b      	adds	r3, r7, #4
 8006ca0:	681a      	ldr	r2, [r3, #0]
 8006ca2:	463b      	mov	r3, r7
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	781b      	ldrb	r3, [r3, #0]
 8006ca8:	009b      	lsls	r3, r3, #2
 8006caa:	4413      	add	r3, r2
 8006cac:	881b      	ldrh	r3, [r3, #0]
 8006cae:	b29b      	uxth	r3, r3
 8006cb0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006cb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cb8:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
 8006cbc:	1d3b      	adds	r3, r7, #4
 8006cbe:	681a      	ldr	r2, [r3, #0]
 8006cc0:	463b      	mov	r3, r7
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	781b      	ldrb	r3, [r3, #0]
 8006cc6:	009b      	lsls	r3, r3, #2
 8006cc8:	441a      	add	r2, r3
 8006cca:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8006cce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006cd2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006cd6:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8006cda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cde:	b29b      	uxth	r3, r3
 8006ce0:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8006ce2:	463b      	mov	r3, r7
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	6a1a      	ldr	r2, [r3, #32]
 8006ce8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006cec:	1ad2      	subs	r2, r2, r3
 8006cee:	463b      	mov	r3, r7
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006cf4:	1d3b      	adds	r3, r7, #4
 8006cf6:	681a      	ldr	r2, [r3, #0]
 8006cf8:	463b      	mov	r3, r7
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	781b      	ldrb	r3, [r3, #0]
 8006cfe:	009b      	lsls	r3, r3, #2
 8006d00:	4413      	add	r3, r2
 8006d02:	881b      	ldrh	r3, [r3, #0]
 8006d04:	b29b      	uxth	r3, r3
 8006d06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	f000 817c 	beq.w	8007008 <USB_EPStartXfer+0x430>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006d10:	1d3b      	adds	r3, r7, #4
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006d18:	463b      	mov	r3, r7
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	785b      	ldrb	r3, [r3, #1]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d16f      	bne.n	8006e02 <USB_EPStartXfer+0x22a>
 8006d22:	1d3b      	adds	r3, r7, #4
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006d2a:	1d3b      	adds	r3, r7, #4
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d32:	b29b      	uxth	r3, r3
 8006d34:	461a      	mov	r2, r3
 8006d36:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006d3a:	4413      	add	r3, r2
 8006d3c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006d40:	463b      	mov	r3, r7
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	781b      	ldrb	r3, [r3, #0]
 8006d46:	011a      	lsls	r2, r3, #4
 8006d48:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006d4c:	4413      	add	r3, r2
 8006d4e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006d52:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006d56:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d116      	bne.n	8006d8c <USB_EPStartXfer+0x1b4>
 8006d5e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006d62:	881b      	ldrh	r3, [r3, #0]
 8006d64:	b29b      	uxth	r3, r3
 8006d66:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006d6a:	b29a      	uxth	r2, r3
 8006d6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006d70:	801a      	strh	r2, [r3, #0]
 8006d72:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006d76:	881b      	ldrh	r3, [r3, #0]
 8006d78:	b29b      	uxth	r3, r3
 8006d7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d82:	b29a      	uxth	r2, r3
 8006d84:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006d88:	801a      	strh	r2, [r3, #0]
 8006d8a:	e05b      	b.n	8006e44 <USB_EPStartXfer+0x26c>
 8006d8c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006d90:	2b3e      	cmp	r3, #62	; 0x3e
 8006d92:	d818      	bhi.n	8006dc6 <USB_EPStartXfer+0x1ee>
 8006d94:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006d98:	085b      	lsrs	r3, r3, #1
 8006d9a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8006d9e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006da2:	f003 0301 	and.w	r3, r3, #1
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d004      	beq.n	8006db4 <USB_EPStartXfer+0x1dc>
 8006daa:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006dae:	3301      	adds	r3, #1
 8006db0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8006db4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006db8:	b29b      	uxth	r3, r3
 8006dba:	029b      	lsls	r3, r3, #10
 8006dbc:	b29a      	uxth	r2, r3
 8006dbe:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006dc2:	801a      	strh	r2, [r3, #0]
 8006dc4:	e03e      	b.n	8006e44 <USB_EPStartXfer+0x26c>
 8006dc6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006dca:	095b      	lsrs	r3, r3, #5
 8006dcc:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8006dd0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006dd4:	f003 031f 	and.w	r3, r3, #31
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d104      	bne.n	8006de6 <USB_EPStartXfer+0x20e>
 8006ddc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006de0:	3b01      	subs	r3, #1
 8006de2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8006de6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006dea:	b29b      	uxth	r3, r3
 8006dec:	029b      	lsls	r3, r3, #10
 8006dee:	b29b      	uxth	r3, r3
 8006df0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006df4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006df8:	b29a      	uxth	r2, r3
 8006dfa:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006dfe:	801a      	strh	r2, [r3, #0]
 8006e00:	e020      	b.n	8006e44 <USB_EPStartXfer+0x26c>
 8006e02:	463b      	mov	r3, r7
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	785b      	ldrb	r3, [r3, #1]
 8006e08:	2b01      	cmp	r3, #1
 8006e0a:	d11b      	bne.n	8006e44 <USB_EPStartXfer+0x26c>
 8006e0c:	1d3b      	adds	r3, r7, #4
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e14:	b29b      	uxth	r3, r3
 8006e16:	461a      	mov	r2, r3
 8006e18:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006e1c:	4413      	add	r3, r2
 8006e1e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006e22:	463b      	mov	r3, r7
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	781b      	ldrb	r3, [r3, #0]
 8006e28:	011a      	lsls	r2, r3, #4
 8006e2a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006e2e:	4413      	add	r3, r2
 8006e30:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006e34:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006e38:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006e3c:	b29a      	uxth	r2, r3
 8006e3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006e42:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006e44:	463b      	mov	r3, r7
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	895b      	ldrh	r3, [r3, #10]
 8006e4a:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006e4e:	463b      	mov	r3, r7
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	6959      	ldr	r1, [r3, #20]
 8006e54:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006e58:	b29b      	uxth	r3, r3
 8006e5a:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 8006e5e:	1d38      	adds	r0, r7, #4
 8006e60:	6800      	ldr	r0, [r0, #0]
 8006e62:	f001 fafe 	bl	8008462 <USB_WritePMA>
            ep->xfer_buff += len;
 8006e66:	463b      	mov	r3, r7
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	695a      	ldr	r2, [r3, #20]
 8006e6c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006e70:	441a      	add	r2, r3
 8006e72:	463b      	mov	r3, r7
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006e78:	463b      	mov	r3, r7
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	6a1a      	ldr	r2, [r3, #32]
 8006e7e:	463b      	mov	r3, r7
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	691b      	ldr	r3, [r3, #16]
 8006e84:	429a      	cmp	r2, r3
 8006e86:	d909      	bls.n	8006e9c <USB_EPStartXfer+0x2c4>
            {
              ep->xfer_len_db -= len;
 8006e88:	463b      	mov	r3, r7
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	6a1a      	ldr	r2, [r3, #32]
 8006e8e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006e92:	1ad2      	subs	r2, r2, r3
 8006e94:	463b      	mov	r3, r7
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	621a      	str	r2, [r3, #32]
 8006e9a:	e008      	b.n	8006eae <USB_EPStartXfer+0x2d6>
            }
            else
            {
              len = ep->xfer_len_db;
 8006e9c:	463b      	mov	r3, r7
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	6a1b      	ldr	r3, [r3, #32]
 8006ea2:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
              ep->xfer_len_db = 0U;
 8006ea6:	463b      	mov	r3, r7
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006eae:	463b      	mov	r3, r7
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	785b      	ldrb	r3, [r3, #1]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d16f      	bne.n	8006f98 <USB_EPStartXfer+0x3c0>
 8006eb8:	1d3b      	adds	r3, r7, #4
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8006ec0:	1d3b      	adds	r3, r7, #4
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	461a      	mov	r2, r3
 8006ecc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006ed0:	4413      	add	r3, r2
 8006ed2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8006ed6:	463b      	mov	r3, r7
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	781b      	ldrb	r3, [r3, #0]
 8006edc:	011a      	lsls	r2, r3, #4
 8006ede:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006ee2:	4413      	add	r3, r2
 8006ee4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006ee8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006eec:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d116      	bne.n	8006f22 <USB_EPStartXfer+0x34a>
 8006ef4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006ef8:	881b      	ldrh	r3, [r3, #0]
 8006efa:	b29b      	uxth	r3, r3
 8006efc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006f00:	b29a      	uxth	r2, r3
 8006f02:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006f06:	801a      	strh	r2, [r3, #0]
 8006f08:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006f0c:	881b      	ldrh	r3, [r3, #0]
 8006f0e:	b29b      	uxth	r3, r3
 8006f10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f18:	b29a      	uxth	r2, r3
 8006f1a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006f1e:	801a      	strh	r2, [r3, #0]
 8006f20:	e05f      	b.n	8006fe2 <USB_EPStartXfer+0x40a>
 8006f22:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006f26:	2b3e      	cmp	r3, #62	; 0x3e
 8006f28:	d818      	bhi.n	8006f5c <USB_EPStartXfer+0x384>
 8006f2a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006f2e:	085b      	lsrs	r3, r3, #1
 8006f30:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8006f34:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006f38:	f003 0301 	and.w	r3, r3, #1
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d004      	beq.n	8006f4a <USB_EPStartXfer+0x372>
 8006f40:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f44:	3301      	adds	r3, #1
 8006f46:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8006f4a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f4e:	b29b      	uxth	r3, r3
 8006f50:	029b      	lsls	r3, r3, #10
 8006f52:	b29a      	uxth	r2, r3
 8006f54:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006f58:	801a      	strh	r2, [r3, #0]
 8006f5a:	e042      	b.n	8006fe2 <USB_EPStartXfer+0x40a>
 8006f5c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006f60:	095b      	lsrs	r3, r3, #5
 8006f62:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8006f66:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006f6a:	f003 031f 	and.w	r3, r3, #31
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d104      	bne.n	8006f7c <USB_EPStartXfer+0x3a4>
 8006f72:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f76:	3b01      	subs	r3, #1
 8006f78:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8006f7c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f80:	b29b      	uxth	r3, r3
 8006f82:	029b      	lsls	r3, r3, #10
 8006f84:	b29b      	uxth	r3, r3
 8006f86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f8e:	b29a      	uxth	r2, r3
 8006f90:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006f94:	801a      	strh	r2, [r3, #0]
 8006f96:	e024      	b.n	8006fe2 <USB_EPStartXfer+0x40a>
 8006f98:	463b      	mov	r3, r7
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	785b      	ldrb	r3, [r3, #1]
 8006f9e:	2b01      	cmp	r3, #1
 8006fa0:	d11f      	bne.n	8006fe2 <USB_EPStartXfer+0x40a>
 8006fa2:	1d3b      	adds	r3, r7, #4
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006faa:	1d3b      	adds	r3, r7, #4
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006fb2:	b29b      	uxth	r3, r3
 8006fb4:	461a      	mov	r2, r3
 8006fb6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006fba:	4413      	add	r3, r2
 8006fbc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006fc0:	463b      	mov	r3, r7
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	781b      	ldrb	r3, [r3, #0]
 8006fc6:	011a      	lsls	r2, r3, #4
 8006fc8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006fcc:	4413      	add	r3, r2
 8006fce:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006fd2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006fd6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006fda:	b29a      	uxth	r2, r3
 8006fdc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006fe0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006fe2:	463b      	mov	r3, r7
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	891b      	ldrh	r3, [r3, #8]
 8006fe8:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006fec:	463b      	mov	r3, r7
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	6959      	ldr	r1, [r3, #20]
 8006ff2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006ff6:	b29b      	uxth	r3, r3
 8006ff8:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 8006ffc:	1d38      	adds	r0, r7, #4
 8006ffe:	6800      	ldr	r0, [r0, #0]
 8007000:	f001 fa2f 	bl	8008462 <USB_WritePMA>
 8007004:	f000 bcfe 	b.w	8007a04 <USB_EPStartXfer+0xe2c>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007008:	463b      	mov	r3, r7
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	785b      	ldrb	r3, [r3, #1]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d164      	bne.n	80070dc <USB_EPStartXfer+0x504>
 8007012:	1d3b      	adds	r3, r7, #4
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007018:	1d3b      	adds	r3, r7, #4
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007020:	b29b      	uxth	r3, r3
 8007022:	461a      	mov	r2, r3
 8007024:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007026:	4413      	add	r3, r2
 8007028:	67fb      	str	r3, [r7, #124]	; 0x7c
 800702a:	463b      	mov	r3, r7
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	781b      	ldrb	r3, [r3, #0]
 8007030:	011a      	lsls	r2, r3, #4
 8007032:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007034:	4413      	add	r3, r2
 8007036:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800703a:	67bb      	str	r3, [r7, #120]	; 0x78
 800703c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007040:	2b00      	cmp	r3, #0
 8007042:	d112      	bne.n	800706a <USB_EPStartXfer+0x492>
 8007044:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007046:	881b      	ldrh	r3, [r3, #0]
 8007048:	b29b      	uxth	r3, r3
 800704a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800704e:	b29a      	uxth	r2, r3
 8007050:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007052:	801a      	strh	r2, [r3, #0]
 8007054:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007056:	881b      	ldrh	r3, [r3, #0]
 8007058:	b29b      	uxth	r3, r3
 800705a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800705e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007062:	b29a      	uxth	r2, r3
 8007064:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007066:	801a      	strh	r2, [r3, #0]
 8007068:	e057      	b.n	800711a <USB_EPStartXfer+0x542>
 800706a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800706e:	2b3e      	cmp	r3, #62	; 0x3e
 8007070:	d817      	bhi.n	80070a2 <USB_EPStartXfer+0x4ca>
 8007072:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007076:	085b      	lsrs	r3, r3, #1
 8007078:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800707c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007080:	f003 0301 	and.w	r3, r3, #1
 8007084:	2b00      	cmp	r3, #0
 8007086:	d004      	beq.n	8007092 <USB_EPStartXfer+0x4ba>
 8007088:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800708c:	3301      	adds	r3, #1
 800708e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8007092:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007096:	b29b      	uxth	r3, r3
 8007098:	029b      	lsls	r3, r3, #10
 800709a:	b29a      	uxth	r2, r3
 800709c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800709e:	801a      	strh	r2, [r3, #0]
 80070a0:	e03b      	b.n	800711a <USB_EPStartXfer+0x542>
 80070a2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80070a6:	095b      	lsrs	r3, r3, #5
 80070a8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80070ac:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80070b0:	f003 031f 	and.w	r3, r3, #31
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d104      	bne.n	80070c2 <USB_EPStartXfer+0x4ea>
 80070b8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80070bc:	3b01      	subs	r3, #1
 80070be:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80070c2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80070c6:	b29b      	uxth	r3, r3
 80070c8:	029b      	lsls	r3, r3, #10
 80070ca:	b29b      	uxth	r3, r3
 80070cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070d4:	b29a      	uxth	r2, r3
 80070d6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80070d8:	801a      	strh	r2, [r3, #0]
 80070da:	e01e      	b.n	800711a <USB_EPStartXfer+0x542>
 80070dc:	463b      	mov	r3, r7
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	785b      	ldrb	r3, [r3, #1]
 80070e2:	2b01      	cmp	r3, #1
 80070e4:	d119      	bne.n	800711a <USB_EPStartXfer+0x542>
 80070e6:	1d3b      	adds	r3, r7, #4
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	677b      	str	r3, [r7, #116]	; 0x74
 80070ec:	1d3b      	adds	r3, r7, #4
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80070f4:	b29b      	uxth	r3, r3
 80070f6:	461a      	mov	r2, r3
 80070f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80070fa:	4413      	add	r3, r2
 80070fc:	677b      	str	r3, [r7, #116]	; 0x74
 80070fe:	463b      	mov	r3, r7
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	781b      	ldrb	r3, [r3, #0]
 8007104:	011a      	lsls	r2, r3, #4
 8007106:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007108:	4413      	add	r3, r2
 800710a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800710e:	673b      	str	r3, [r7, #112]	; 0x70
 8007110:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007114:	b29a      	uxth	r2, r3
 8007116:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007118:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800711a:	463b      	mov	r3, r7
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	891b      	ldrh	r3, [r3, #8]
 8007120:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007124:	463b      	mov	r3, r7
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	6959      	ldr	r1, [r3, #20]
 800712a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800712e:	b29b      	uxth	r3, r3
 8007130:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 8007134:	1d38      	adds	r0, r7, #4
 8007136:	6800      	ldr	r0, [r0, #0]
 8007138:	f001 f993 	bl	8008462 <USB_WritePMA>
            ep->xfer_buff += len;
 800713c:	463b      	mov	r3, r7
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	695a      	ldr	r2, [r3, #20]
 8007142:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007146:	441a      	add	r2, r3
 8007148:	463b      	mov	r3, r7
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800714e:	463b      	mov	r3, r7
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	6a1a      	ldr	r2, [r3, #32]
 8007154:	463b      	mov	r3, r7
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	691b      	ldr	r3, [r3, #16]
 800715a:	429a      	cmp	r2, r3
 800715c:	d909      	bls.n	8007172 <USB_EPStartXfer+0x59a>
            {
              ep->xfer_len_db -= len;
 800715e:	463b      	mov	r3, r7
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	6a1a      	ldr	r2, [r3, #32]
 8007164:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007168:	1ad2      	subs	r2, r2, r3
 800716a:	463b      	mov	r3, r7
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	621a      	str	r2, [r3, #32]
 8007170:	e008      	b.n	8007184 <USB_EPStartXfer+0x5ac>
            }
            else
            {
              len = ep->xfer_len_db;
 8007172:	463b      	mov	r3, r7
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	6a1b      	ldr	r3, [r3, #32]
 8007178:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
              ep->xfer_len_db = 0U;
 800717c:	463b      	mov	r3, r7
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	2200      	movs	r2, #0
 8007182:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007184:	1d3b      	adds	r3, r7, #4
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	66fb      	str	r3, [r7, #108]	; 0x6c
 800718a:	463b      	mov	r3, r7
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	785b      	ldrb	r3, [r3, #1]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d164      	bne.n	800725e <USB_EPStartXfer+0x686>
 8007194:	1d3b      	adds	r3, r7, #4
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	66bb      	str	r3, [r7, #104]	; 0x68
 800719a:	1d3b      	adds	r3, r7, #4
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80071a2:	b29b      	uxth	r3, r3
 80071a4:	461a      	mov	r2, r3
 80071a6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80071a8:	4413      	add	r3, r2
 80071aa:	66bb      	str	r3, [r7, #104]	; 0x68
 80071ac:	463b      	mov	r3, r7
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	781b      	ldrb	r3, [r3, #0]
 80071b2:	011a      	lsls	r2, r3, #4
 80071b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80071b6:	4413      	add	r3, r2
 80071b8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80071bc:	667b      	str	r3, [r7, #100]	; 0x64
 80071be:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d112      	bne.n	80071ec <USB_EPStartXfer+0x614>
 80071c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071c8:	881b      	ldrh	r3, [r3, #0]
 80071ca:	b29b      	uxth	r3, r3
 80071cc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80071d0:	b29a      	uxth	r2, r3
 80071d2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071d4:	801a      	strh	r2, [r3, #0]
 80071d6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071d8:	881b      	ldrh	r3, [r3, #0]
 80071da:	b29b      	uxth	r3, r3
 80071dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071e4:	b29a      	uxth	r2, r3
 80071e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071e8:	801a      	strh	r2, [r3, #0]
 80071ea:	e054      	b.n	8007296 <USB_EPStartXfer+0x6be>
 80071ec:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80071f0:	2b3e      	cmp	r3, #62	; 0x3e
 80071f2:	d817      	bhi.n	8007224 <USB_EPStartXfer+0x64c>
 80071f4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80071f8:	085b      	lsrs	r3, r3, #1
 80071fa:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80071fe:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007202:	f003 0301 	and.w	r3, r3, #1
 8007206:	2b00      	cmp	r3, #0
 8007208:	d004      	beq.n	8007214 <USB_EPStartXfer+0x63c>
 800720a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800720e:	3301      	adds	r3, #1
 8007210:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8007214:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8007218:	b29b      	uxth	r3, r3
 800721a:	029b      	lsls	r3, r3, #10
 800721c:	b29a      	uxth	r2, r3
 800721e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007220:	801a      	strh	r2, [r3, #0]
 8007222:	e038      	b.n	8007296 <USB_EPStartXfer+0x6be>
 8007224:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007228:	095b      	lsrs	r3, r3, #5
 800722a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800722e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007232:	f003 031f 	and.w	r3, r3, #31
 8007236:	2b00      	cmp	r3, #0
 8007238:	d104      	bne.n	8007244 <USB_EPStartXfer+0x66c>
 800723a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800723e:	3b01      	subs	r3, #1
 8007240:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8007244:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8007248:	b29b      	uxth	r3, r3
 800724a:	029b      	lsls	r3, r3, #10
 800724c:	b29b      	uxth	r3, r3
 800724e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007252:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007256:	b29a      	uxth	r2, r3
 8007258:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800725a:	801a      	strh	r2, [r3, #0]
 800725c:	e01b      	b.n	8007296 <USB_EPStartXfer+0x6be>
 800725e:	463b      	mov	r3, r7
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	785b      	ldrb	r3, [r3, #1]
 8007264:	2b01      	cmp	r3, #1
 8007266:	d116      	bne.n	8007296 <USB_EPStartXfer+0x6be>
 8007268:	1d3b      	adds	r3, r7, #4
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007270:	b29b      	uxth	r3, r3
 8007272:	461a      	mov	r2, r3
 8007274:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007276:	4413      	add	r3, r2
 8007278:	66fb      	str	r3, [r7, #108]	; 0x6c
 800727a:	463b      	mov	r3, r7
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	781b      	ldrb	r3, [r3, #0]
 8007280:	011a      	lsls	r2, r3, #4
 8007282:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007284:	4413      	add	r3, r2
 8007286:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800728a:	663b      	str	r3, [r7, #96]	; 0x60
 800728c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007290:	b29a      	uxth	r2, r3
 8007292:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007294:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007296:	463b      	mov	r3, r7
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	895b      	ldrh	r3, [r3, #10]
 800729c:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80072a0:	463b      	mov	r3, r7
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	6959      	ldr	r1, [r3, #20]
 80072a6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80072aa:	b29b      	uxth	r3, r3
 80072ac:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 80072b0:	1d38      	adds	r0, r7, #4
 80072b2:	6800      	ldr	r0, [r0, #0]
 80072b4:	f001 f8d5 	bl	8008462 <USB_WritePMA>
 80072b8:	e3a4      	b.n	8007a04 <USB_EPStartXfer+0xe2c>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80072ba:	463b      	mov	r3, r7
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	6a1b      	ldr	r3, [r3, #32]
 80072c0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 80072c4:	1d3b      	adds	r3, r7, #4
 80072c6:	681a      	ldr	r2, [r3, #0]
 80072c8:	463b      	mov	r3, r7
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	781b      	ldrb	r3, [r3, #0]
 80072ce:	009b      	lsls	r3, r3, #2
 80072d0:	4413      	add	r3, r2
 80072d2:	881b      	ldrh	r3, [r3, #0]
 80072d4:	b29b      	uxth	r3, r3
 80072d6:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 80072da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072de:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80072e2:	1d3b      	adds	r3, r7, #4
 80072e4:	681a      	ldr	r2, [r3, #0]
 80072e6:	463b      	mov	r3, r7
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	781b      	ldrb	r3, [r3, #0]
 80072ec:	009b      	lsls	r3, r3, #2
 80072ee:	441a      	add	r2, r3
 80072f0:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80072f4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80072f8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80072fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007300:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007304:	b29b      	uxth	r3, r3
 8007306:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007308:	1d3b      	adds	r3, r7, #4
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	65bb      	str	r3, [r7, #88]	; 0x58
 800730e:	1d3b      	adds	r3, r7, #4
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007316:	b29b      	uxth	r3, r3
 8007318:	461a      	mov	r2, r3
 800731a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800731c:	4413      	add	r3, r2
 800731e:	65bb      	str	r3, [r7, #88]	; 0x58
 8007320:	463b      	mov	r3, r7
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	781b      	ldrb	r3, [r3, #0]
 8007326:	011a      	lsls	r2, r3, #4
 8007328:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800732a:	4413      	add	r3, r2
 800732c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007330:	657b      	str	r3, [r7, #84]	; 0x54
 8007332:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007336:	b29a      	uxth	r2, r3
 8007338:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800733a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800733c:	463b      	mov	r3, r7
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	891b      	ldrh	r3, [r3, #8]
 8007342:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007346:	463b      	mov	r3, r7
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	6959      	ldr	r1, [r3, #20]
 800734c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007350:	b29b      	uxth	r3, r3
 8007352:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 8007356:	1d38      	adds	r0, r7, #4
 8007358:	6800      	ldr	r0, [r0, #0]
 800735a:	f001 f882 	bl	8008462 <USB_WritePMA>
 800735e:	e351      	b.n	8007a04 <USB_EPStartXfer+0xe2c>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* enable double buffer */
        PCD_SET_EP_DBUF(USBx, ep->num);
 8007360:	1d3b      	adds	r3, r7, #4
 8007362:	681a      	ldr	r2, [r3, #0]
 8007364:	463b      	mov	r3, r7
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	781b      	ldrb	r3, [r3, #0]
 800736a:	009b      	lsls	r3, r3, #2
 800736c:	4413      	add	r3, r2
 800736e:	881b      	ldrh	r3, [r3, #0]
 8007370:	b29b      	uxth	r3, r3
 8007372:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007376:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800737a:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 800737e:	1d3b      	adds	r3, r7, #4
 8007380:	681a      	ldr	r2, [r3, #0]
 8007382:	463b      	mov	r3, r7
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	781b      	ldrb	r3, [r3, #0]
 8007388:	009b      	lsls	r3, r3, #2
 800738a:	441a      	add	r2, r3
 800738c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8007390:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007394:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007398:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800739c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073a0:	b29b      	uxth	r3, r3
 80073a2:	8013      	strh	r3, [r2, #0]

        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80073a4:	463b      	mov	r3, r7
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	6a1a      	ldr	r2, [r3, #32]
 80073aa:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80073ae:	1ad2      	subs	r2, r2, r3
 80073b0:	463b      	mov	r3, r7
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80073b6:	1d3b      	adds	r3, r7, #4
 80073b8:	681a      	ldr	r2, [r3, #0]
 80073ba:	463b      	mov	r3, r7
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	781b      	ldrb	r3, [r3, #0]
 80073c0:	009b      	lsls	r3, r3, #2
 80073c2:	4413      	add	r3, r2
 80073c4:	881b      	ldrh	r3, [r3, #0]
 80073c6:	b29b      	uxth	r3, r3
 80073c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	f000 8178 	beq.w	80076c2 <USB_EPStartXfer+0xaea>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80073d2:	1d3b      	adds	r3, r7, #4
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80073d8:	463b      	mov	r3, r7
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	785b      	ldrb	r3, [r3, #1]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d164      	bne.n	80074ac <USB_EPStartXfer+0x8d4>
 80073e2:	1d3b      	adds	r3, r7, #4
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	64bb      	str	r3, [r7, #72]	; 0x48
 80073e8:	1d3b      	adds	r3, r7, #4
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	461a      	mov	r2, r3
 80073f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073f6:	4413      	add	r3, r2
 80073f8:	64bb      	str	r3, [r7, #72]	; 0x48
 80073fa:	463b      	mov	r3, r7
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	781b      	ldrb	r3, [r3, #0]
 8007400:	011a      	lsls	r2, r3, #4
 8007402:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007404:	4413      	add	r3, r2
 8007406:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800740a:	647b      	str	r3, [r7, #68]	; 0x44
 800740c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007410:	2b00      	cmp	r3, #0
 8007412:	d112      	bne.n	800743a <USB_EPStartXfer+0x862>
 8007414:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007416:	881b      	ldrh	r3, [r3, #0]
 8007418:	b29b      	uxth	r3, r3
 800741a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800741e:	b29a      	uxth	r2, r3
 8007420:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007422:	801a      	strh	r2, [r3, #0]
 8007424:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007426:	881b      	ldrh	r3, [r3, #0]
 8007428:	b29b      	uxth	r3, r3
 800742a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800742e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007432:	b29a      	uxth	r2, r3
 8007434:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007436:	801a      	strh	r2, [r3, #0]
 8007438:	e054      	b.n	80074e4 <USB_EPStartXfer+0x90c>
 800743a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800743e:	2b3e      	cmp	r3, #62	; 0x3e
 8007440:	d817      	bhi.n	8007472 <USB_EPStartXfer+0x89a>
 8007442:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007446:	085b      	lsrs	r3, r3, #1
 8007448:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800744c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007450:	f003 0301 	and.w	r3, r3, #1
 8007454:	2b00      	cmp	r3, #0
 8007456:	d004      	beq.n	8007462 <USB_EPStartXfer+0x88a>
 8007458:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800745c:	3301      	adds	r3, #1
 800745e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8007462:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8007466:	b29b      	uxth	r3, r3
 8007468:	029b      	lsls	r3, r3, #10
 800746a:	b29a      	uxth	r2, r3
 800746c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800746e:	801a      	strh	r2, [r3, #0]
 8007470:	e038      	b.n	80074e4 <USB_EPStartXfer+0x90c>
 8007472:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007476:	095b      	lsrs	r3, r3, #5
 8007478:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800747c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007480:	f003 031f 	and.w	r3, r3, #31
 8007484:	2b00      	cmp	r3, #0
 8007486:	d104      	bne.n	8007492 <USB_EPStartXfer+0x8ba>
 8007488:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800748c:	3b01      	subs	r3, #1
 800748e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8007492:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8007496:	b29b      	uxth	r3, r3
 8007498:	029b      	lsls	r3, r3, #10
 800749a:	b29b      	uxth	r3, r3
 800749c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074a4:	b29a      	uxth	r2, r3
 80074a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80074a8:	801a      	strh	r2, [r3, #0]
 80074aa:	e01b      	b.n	80074e4 <USB_EPStartXfer+0x90c>
 80074ac:	463b      	mov	r3, r7
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	785b      	ldrb	r3, [r3, #1]
 80074b2:	2b01      	cmp	r3, #1
 80074b4:	d116      	bne.n	80074e4 <USB_EPStartXfer+0x90c>
 80074b6:	1d3b      	adds	r3, r7, #4
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80074be:	b29b      	uxth	r3, r3
 80074c0:	461a      	mov	r2, r3
 80074c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80074c4:	4413      	add	r3, r2
 80074c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80074c8:	463b      	mov	r3, r7
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	781b      	ldrb	r3, [r3, #0]
 80074ce:	011a      	lsls	r2, r3, #4
 80074d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80074d2:	4413      	add	r3, r2
 80074d4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80074d8:	643b      	str	r3, [r7, #64]	; 0x40
 80074da:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80074de:	b29a      	uxth	r2, r3
 80074e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074e2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80074e4:	463b      	mov	r3, r7
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	895b      	ldrh	r3, [r3, #10]
 80074ea:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80074ee:	463b      	mov	r3, r7
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	6959      	ldr	r1, [r3, #20]
 80074f4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80074f8:	b29b      	uxth	r3, r3
 80074fa:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 80074fe:	1d38      	adds	r0, r7, #4
 8007500:	6800      	ldr	r0, [r0, #0]
 8007502:	f000 ffae 	bl	8008462 <USB_WritePMA>
          ep->xfer_buff += len;
 8007506:	463b      	mov	r3, r7
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	695a      	ldr	r2, [r3, #20]
 800750c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007510:	441a      	add	r2, r3
 8007512:	463b      	mov	r3, r7
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8007518:	463b      	mov	r3, r7
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	6a1a      	ldr	r2, [r3, #32]
 800751e:	463b      	mov	r3, r7
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	691b      	ldr	r3, [r3, #16]
 8007524:	429a      	cmp	r2, r3
 8007526:	d909      	bls.n	800753c <USB_EPStartXfer+0x964>
          {
            ep->xfer_len_db -= len;
 8007528:	463b      	mov	r3, r7
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	6a1a      	ldr	r2, [r3, #32]
 800752e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007532:	1ad2      	subs	r2, r2, r3
 8007534:	463b      	mov	r3, r7
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	621a      	str	r2, [r3, #32]
 800753a:	e008      	b.n	800754e <USB_EPStartXfer+0x976>
          }
          else
          {
            len = ep->xfer_len_db;
 800753c:	463b      	mov	r3, r7
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	6a1b      	ldr	r3, [r3, #32]
 8007542:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
            ep->xfer_len_db = 0U;
 8007546:	463b      	mov	r3, r7
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	2200      	movs	r2, #0
 800754c:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 800754e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007552:	2b00      	cmp	r3, #0
 8007554:	f000 8256 	beq.w	8007a04 <USB_EPStartXfer+0xe2c>
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007558:	463b      	mov	r3, r7
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	785b      	ldrb	r3, [r3, #1]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d172      	bne.n	8007648 <USB_EPStartXfer+0xa70>
 8007562:	1d3b      	adds	r3, r7, #4
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007568:	1d3b      	adds	r3, r7, #4
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007570:	b29b      	uxth	r3, r3
 8007572:	461a      	mov	r2, r3
 8007574:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007576:	4413      	add	r3, r2
 8007578:	63fb      	str	r3, [r7, #60]	; 0x3c
 800757a:	463b      	mov	r3, r7
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	781b      	ldrb	r3, [r3, #0]
 8007580:	011a      	lsls	r2, r3, #4
 8007582:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007584:	4413      	add	r3, r2
 8007586:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800758a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800758e:	601a      	str	r2, [r3, #0]
 8007590:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007594:	2b00      	cmp	r3, #0
 8007596:	d11a      	bne.n	80075ce <USB_EPStartXfer+0x9f6>
 8007598:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	881b      	ldrh	r3, [r3, #0]
 80075a0:	b29b      	uxth	r3, r3
 80075a2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80075a6:	b29a      	uxth	r2, r3
 80075a8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	801a      	strh	r2, [r3, #0]
 80075b0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	881b      	ldrh	r3, [r3, #0]
 80075b8:	b29b      	uxth	r3, r3
 80075ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80075be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80075c2:	b29a      	uxth	r2, r3
 80075c4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	801a      	strh	r2, [r3, #0]
 80075cc:	e067      	b.n	800769e <USB_EPStartXfer+0xac6>
 80075ce:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80075d2:	2b3e      	cmp	r3, #62	; 0x3e
 80075d4:	d819      	bhi.n	800760a <USB_EPStartXfer+0xa32>
 80075d6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80075da:	085b      	lsrs	r3, r3, #1
 80075dc:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80075e0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80075e4:	f003 0301 	and.w	r3, r3, #1
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d004      	beq.n	80075f6 <USB_EPStartXfer+0xa1e>
 80075ec:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80075f0:	3301      	adds	r3, #1
 80075f2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80075f6:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80075fa:	b29b      	uxth	r3, r3
 80075fc:	029b      	lsls	r3, r3, #10
 80075fe:	b29a      	uxth	r2, r3
 8007600:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	801a      	strh	r2, [r3, #0]
 8007608:	e049      	b.n	800769e <USB_EPStartXfer+0xac6>
 800760a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800760e:	095b      	lsrs	r3, r3, #5
 8007610:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8007614:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007618:	f003 031f 	and.w	r3, r3, #31
 800761c:	2b00      	cmp	r3, #0
 800761e:	d104      	bne.n	800762a <USB_EPStartXfer+0xa52>
 8007620:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007624:	3b01      	subs	r3, #1
 8007626:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800762a:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800762e:	b29b      	uxth	r3, r3
 8007630:	029b      	lsls	r3, r3, #10
 8007632:	b29b      	uxth	r3, r3
 8007634:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007638:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800763c:	b29a      	uxth	r2, r3
 800763e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	801a      	strh	r2, [r3, #0]
 8007646:	e02a      	b.n	800769e <USB_EPStartXfer+0xac6>
 8007648:	463b      	mov	r3, r7
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	785b      	ldrb	r3, [r3, #1]
 800764e:	2b01      	cmp	r3, #1
 8007650:	d125      	bne.n	800769e <USB_EPStartXfer+0xac6>
 8007652:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8007656:	1d3a      	adds	r2, r7, #4
 8007658:	6812      	ldr	r2, [r2, #0]
 800765a:	601a      	str	r2, [r3, #0]
 800765c:	1d3b      	adds	r3, r7, #4
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007664:	b29b      	uxth	r3, r3
 8007666:	4619      	mov	r1, r3
 8007668:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800766c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8007670:	6812      	ldr	r2, [r2, #0]
 8007672:	440a      	add	r2, r1
 8007674:	601a      	str	r2, [r3, #0]
 8007676:	463b      	mov	r3, r7
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	781b      	ldrb	r3, [r3, #0]
 800767c:	011a      	lsls	r2, r3, #4
 800767e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	4413      	add	r3, r2
 8007686:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800768a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800768e:	601a      	str	r2, [r3, #0]
 8007690:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007694:	b29a      	uxth	r2, r3
 8007696:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800769e:	463b      	mov	r3, r7
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	891b      	ldrh	r3, [r3, #8]
 80076a4:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80076a8:	463b      	mov	r3, r7
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	6959      	ldr	r1, [r3, #20]
 80076ae:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80076b2:	b29b      	uxth	r3, r3
 80076b4:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 80076b8:	1d38      	adds	r0, r7, #4
 80076ba:	6800      	ldr	r0, [r0, #0]
 80076bc:	f000 fed1 	bl	8008462 <USB_WritePMA>
 80076c0:	e1a0      	b.n	8007a04 <USB_EPStartXfer+0xe2c>
          }
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80076c2:	463b      	mov	r3, r7
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	785b      	ldrb	r3, [r3, #1]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d17a      	bne.n	80077c2 <USB_EPStartXfer+0xbea>
 80076cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80076d0:	1d3a      	adds	r2, r7, #4
 80076d2:	6812      	ldr	r2, [r2, #0]
 80076d4:	601a      	str	r2, [r3, #0]
 80076d6:	1d3b      	adds	r3, r7, #4
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80076de:	b29b      	uxth	r3, r3
 80076e0:	4619      	mov	r1, r3
 80076e2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80076e6:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80076ea:	6812      	ldr	r2, [r2, #0]
 80076ec:	440a      	add	r2, r1
 80076ee:	601a      	str	r2, [r3, #0]
 80076f0:	463b      	mov	r3, r7
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	781b      	ldrb	r3, [r3, #0]
 80076f6:	011a      	lsls	r2, r3, #4
 80076f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	4413      	add	r3, r2
 8007700:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8007704:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007708:	601a      	str	r2, [r3, #0]
 800770a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800770e:	2b00      	cmp	r3, #0
 8007710:	d11a      	bne.n	8007748 <USB_EPStartXfer+0xb70>
 8007712:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	881b      	ldrh	r3, [r3, #0]
 800771a:	b29b      	uxth	r3, r3
 800771c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007720:	b29a      	uxth	r2, r3
 8007722:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	801a      	strh	r2, [r3, #0]
 800772a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	881b      	ldrh	r3, [r3, #0]
 8007732:	b29b      	uxth	r3, r3
 8007734:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007738:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800773c:	b29a      	uxth	r2, r3
 800773e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	801a      	strh	r2, [r3, #0]
 8007746:	e067      	b.n	8007818 <USB_EPStartXfer+0xc40>
 8007748:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800774c:	2b3e      	cmp	r3, #62	; 0x3e
 800774e:	d819      	bhi.n	8007784 <USB_EPStartXfer+0xbac>
 8007750:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007754:	085b      	lsrs	r3, r3, #1
 8007756:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800775a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800775e:	f003 0301 	and.w	r3, r3, #1
 8007762:	2b00      	cmp	r3, #0
 8007764:	d004      	beq.n	8007770 <USB_EPStartXfer+0xb98>
 8007766:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800776a:	3301      	adds	r3, #1
 800776c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8007770:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8007774:	b29b      	uxth	r3, r3
 8007776:	029b      	lsls	r3, r3, #10
 8007778:	b29a      	uxth	r2, r3
 800777a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	801a      	strh	r2, [r3, #0]
 8007782:	e049      	b.n	8007818 <USB_EPStartXfer+0xc40>
 8007784:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007788:	095b      	lsrs	r3, r3, #5
 800778a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800778e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007792:	f003 031f 	and.w	r3, r3, #31
 8007796:	2b00      	cmp	r3, #0
 8007798:	d104      	bne.n	80077a4 <USB_EPStartXfer+0xbcc>
 800779a:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800779e:	3b01      	subs	r3, #1
 80077a0:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80077a4:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80077a8:	b29b      	uxth	r3, r3
 80077aa:	029b      	lsls	r3, r3, #10
 80077ac:	b29b      	uxth	r3, r3
 80077ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077b6:	b29a      	uxth	r2, r3
 80077b8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	801a      	strh	r2, [r3, #0]
 80077c0:	e02a      	b.n	8007818 <USB_EPStartXfer+0xc40>
 80077c2:	463b      	mov	r3, r7
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	785b      	ldrb	r3, [r3, #1]
 80077c8:	2b01      	cmp	r3, #1
 80077ca:	d125      	bne.n	8007818 <USB_EPStartXfer+0xc40>
 80077cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80077d0:	1d3a      	adds	r2, r7, #4
 80077d2:	6812      	ldr	r2, [r2, #0]
 80077d4:	601a      	str	r2, [r3, #0]
 80077d6:	1d3b      	adds	r3, r7, #4
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80077de:	b29b      	uxth	r3, r3
 80077e0:	4619      	mov	r1, r3
 80077e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80077e6:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80077ea:	6812      	ldr	r2, [r2, #0]
 80077ec:	440a      	add	r2, r1
 80077ee:	601a      	str	r2, [r3, #0]
 80077f0:	463b      	mov	r3, r7
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	781b      	ldrb	r3, [r3, #0]
 80077f6:	011a      	lsls	r2, r3, #4
 80077f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	4413      	add	r3, r2
 8007800:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8007804:	f107 0320 	add.w	r3, r7, #32
 8007808:	601a      	str	r2, [r3, #0]
 800780a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800780e:	b29a      	uxth	r2, r3
 8007810:	f107 0320 	add.w	r3, r7, #32
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007818:	463b      	mov	r3, r7
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	891b      	ldrh	r3, [r3, #8]
 800781e:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007822:	463b      	mov	r3, r7
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	6959      	ldr	r1, [r3, #20]
 8007828:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800782c:	b29b      	uxth	r3, r3
 800782e:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 8007832:	1d38      	adds	r0, r7, #4
 8007834:	6800      	ldr	r0, [r0, #0]
 8007836:	f000 fe14 	bl	8008462 <USB_WritePMA>
          ep->xfer_buff += len;
 800783a:	463b      	mov	r3, r7
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	695a      	ldr	r2, [r3, #20]
 8007840:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007844:	441a      	add	r2, r3
 8007846:	463b      	mov	r3, r7
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 800784c:	463b      	mov	r3, r7
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	6a1a      	ldr	r2, [r3, #32]
 8007852:	463b      	mov	r3, r7
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	691b      	ldr	r3, [r3, #16]
 8007858:	429a      	cmp	r2, r3
 800785a:	d909      	bls.n	8007870 <USB_EPStartXfer+0xc98>
          {
            ep->xfer_len_db -= len;
 800785c:	463b      	mov	r3, r7
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	6a1a      	ldr	r2, [r3, #32]
 8007862:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007866:	1ad2      	subs	r2, r2, r3
 8007868:	463b      	mov	r3, r7
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	621a      	str	r2, [r3, #32]
 800786e:	e008      	b.n	8007882 <USB_EPStartXfer+0xcaa>
          }
          else
          {
            len = ep->xfer_len_db;
 8007870:	463b      	mov	r3, r7
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	6a1b      	ldr	r3, [r3, #32]
 8007876:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
            ep->xfer_len_db = 0U;
 800787a:	463b      	mov	r3, r7
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	2200      	movs	r2, #0
 8007880:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 8007882:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007886:	2b00      	cmp	r3, #0
 8007888:	f000 80bc 	beq.w	8007a04 <USB_EPStartXfer+0xe2c>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800788c:	f107 031c 	add.w	r3, r7, #28
 8007890:	1d3a      	adds	r2, r7, #4
 8007892:	6812      	ldr	r2, [r2, #0]
 8007894:	601a      	str	r2, [r3, #0]
 8007896:	463b      	mov	r3, r7
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	785b      	ldrb	r3, [r3, #1]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d17a      	bne.n	8007996 <USB_EPStartXfer+0xdbe>
 80078a0:	f107 0318 	add.w	r3, r7, #24
 80078a4:	1d3a      	adds	r2, r7, #4
 80078a6:	6812      	ldr	r2, [r2, #0]
 80078a8:	601a      	str	r2, [r3, #0]
 80078aa:	1d3b      	adds	r3, r7, #4
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80078b2:	b29b      	uxth	r3, r3
 80078b4:	4619      	mov	r1, r3
 80078b6:	f107 0318 	add.w	r3, r7, #24
 80078ba:	f107 0218 	add.w	r2, r7, #24
 80078be:	6812      	ldr	r2, [r2, #0]
 80078c0:	440a      	add	r2, r1
 80078c2:	601a      	str	r2, [r3, #0]
 80078c4:	463b      	mov	r3, r7
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	781b      	ldrb	r3, [r3, #0]
 80078ca:	011a      	lsls	r2, r3, #4
 80078cc:	f107 0318 	add.w	r3, r7, #24
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	4413      	add	r3, r2
 80078d4:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 80078d8:	f107 0314 	add.w	r3, r7, #20
 80078dc:	601a      	str	r2, [r3, #0]
 80078de:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d11a      	bne.n	800791c <USB_EPStartXfer+0xd44>
 80078e6:	f107 0314 	add.w	r3, r7, #20
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	881b      	ldrh	r3, [r3, #0]
 80078ee:	b29b      	uxth	r3, r3
 80078f0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80078f4:	b29a      	uxth	r2, r3
 80078f6:	f107 0314 	add.w	r3, r7, #20
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	801a      	strh	r2, [r3, #0]
 80078fe:	f107 0314 	add.w	r3, r7, #20
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	881b      	ldrh	r3, [r3, #0]
 8007906:	b29b      	uxth	r3, r3
 8007908:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800790c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007910:	b29a      	uxth	r2, r3
 8007912:	f107 0314 	add.w	r3, r7, #20
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	801a      	strh	r2, [r3, #0]
 800791a:	e062      	b.n	80079e2 <USB_EPStartXfer+0xe0a>
 800791c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007920:	2b3e      	cmp	r3, #62	; 0x3e
 8007922:	d819      	bhi.n	8007958 <USB_EPStartXfer+0xd80>
 8007924:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007928:	085b      	lsrs	r3, r3, #1
 800792a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800792e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007932:	f003 0301 	and.w	r3, r3, #1
 8007936:	2b00      	cmp	r3, #0
 8007938:	d004      	beq.n	8007944 <USB_EPStartXfer+0xd6c>
 800793a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800793e:	3301      	adds	r3, #1
 8007940:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8007944:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007948:	b29b      	uxth	r3, r3
 800794a:	029b      	lsls	r3, r3, #10
 800794c:	b29a      	uxth	r2, r3
 800794e:	f107 0314 	add.w	r3, r7, #20
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	801a      	strh	r2, [r3, #0]
 8007956:	e044      	b.n	80079e2 <USB_EPStartXfer+0xe0a>
 8007958:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800795c:	095b      	lsrs	r3, r3, #5
 800795e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8007962:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007966:	f003 031f 	and.w	r3, r3, #31
 800796a:	2b00      	cmp	r3, #0
 800796c:	d104      	bne.n	8007978 <USB_EPStartXfer+0xda0>
 800796e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007972:	3b01      	subs	r3, #1
 8007974:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8007978:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800797c:	b29b      	uxth	r3, r3
 800797e:	029b      	lsls	r3, r3, #10
 8007980:	b29b      	uxth	r3, r3
 8007982:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007986:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800798a:	b29a      	uxth	r2, r3
 800798c:	f107 0314 	add.w	r3, r7, #20
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	801a      	strh	r2, [r3, #0]
 8007994:	e025      	b.n	80079e2 <USB_EPStartXfer+0xe0a>
 8007996:	463b      	mov	r3, r7
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	785b      	ldrb	r3, [r3, #1]
 800799c:	2b01      	cmp	r3, #1
 800799e:	d120      	bne.n	80079e2 <USB_EPStartXfer+0xe0a>
 80079a0:	1d3b      	adds	r3, r7, #4
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80079a8:	b29b      	uxth	r3, r3
 80079aa:	4619      	mov	r1, r3
 80079ac:	f107 031c 	add.w	r3, r7, #28
 80079b0:	f107 021c 	add.w	r2, r7, #28
 80079b4:	6812      	ldr	r2, [r2, #0]
 80079b6:	440a      	add	r2, r1
 80079b8:	601a      	str	r2, [r3, #0]
 80079ba:	463b      	mov	r3, r7
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	781b      	ldrb	r3, [r3, #0]
 80079c0:	011a      	lsls	r2, r3, #4
 80079c2:	f107 031c 	add.w	r3, r7, #28
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4413      	add	r3, r2
 80079ca:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 80079ce:	f107 0310 	add.w	r3, r7, #16
 80079d2:	601a      	str	r2, [r3, #0]
 80079d4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80079d8:	b29a      	uxth	r2, r3
 80079da:	f107 0310 	add.w	r3, r7, #16
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80079e2:	463b      	mov	r3, r7
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	895b      	ldrh	r3, [r3, #10]
 80079e8:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80079ec:	463b      	mov	r3, r7
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	6959      	ldr	r1, [r3, #20]
 80079f2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80079f6:	b29b      	uxth	r3, r3
 80079f8:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 80079fc:	1d38      	adds	r0, r7, #4
 80079fe:	6800      	ldr	r0, [r0, #0]
 8007a00:	f000 fd2f 	bl	8008462 <USB_WritePMA>
          }
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007a04:	1d3b      	adds	r3, r7, #4
 8007a06:	681a      	ldr	r2, [r3, #0]
 8007a08:	463b      	mov	r3, r7
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	781b      	ldrb	r3, [r3, #0]
 8007a0e:	009b      	lsls	r3, r3, #2
 8007a10:	4413      	add	r3, r2
 8007a12:	881b      	ldrh	r3, [r3, #0]
 8007a14:	b29b      	uxth	r3, r3
 8007a16:	f107 020e 	add.w	r2, r7, #14
 8007a1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a1e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a22:	8013      	strh	r3, [r2, #0]
 8007a24:	f107 030e 	add.w	r3, r7, #14
 8007a28:	f107 020e 	add.w	r2, r7, #14
 8007a2c:	8812      	ldrh	r2, [r2, #0]
 8007a2e:	f082 0210 	eor.w	r2, r2, #16
 8007a32:	801a      	strh	r2, [r3, #0]
 8007a34:	f107 030e 	add.w	r3, r7, #14
 8007a38:	f107 020e 	add.w	r2, r7, #14
 8007a3c:	8812      	ldrh	r2, [r2, #0]
 8007a3e:	f082 0220 	eor.w	r2, r2, #32
 8007a42:	801a      	strh	r2, [r3, #0]
 8007a44:	1d3b      	adds	r3, r7, #4
 8007a46:	681a      	ldr	r2, [r3, #0]
 8007a48:	463b      	mov	r3, r7
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	781b      	ldrb	r3, [r3, #0]
 8007a4e:	009b      	lsls	r3, r3, #2
 8007a50:	441a      	add	r2, r3
 8007a52:	f107 030e 	add.w	r3, r7, #14
 8007a56:	881b      	ldrh	r3, [r3, #0]
 8007a58:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a5c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a60:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a68:	b29b      	uxth	r3, r3
 8007a6a:	8013      	strh	r3, [r2, #0]
 8007a6c:	e3b5      	b.n	80081da <USB_EPStartXfer+0x1602>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8007a6e:	463b      	mov	r3, r7
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	7b1b      	ldrb	r3, [r3, #12]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	f040 8090 	bne.w	8007b9a <USB_EPStartXfer+0xfc2>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8007a7a:	463b      	mov	r3, r7
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	699a      	ldr	r2, [r3, #24]
 8007a80:	463b      	mov	r3, r7
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	691b      	ldr	r3, [r3, #16]
 8007a86:	429a      	cmp	r2, r3
 8007a88:	d90e      	bls.n	8007aa8 <USB_EPStartXfer+0xed0>
      {
        len = ep->maxpacket;
 8007a8a:	463b      	mov	r3, r7
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	691b      	ldr	r3, [r3, #16]
 8007a90:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
        ep->xfer_len -= len;
 8007a94:	463b      	mov	r3, r7
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	699a      	ldr	r2, [r3, #24]
 8007a9a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007a9e:	1ad2      	subs	r2, r2, r3
 8007aa0:	463b      	mov	r3, r7
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	619a      	str	r2, [r3, #24]
 8007aa6:	e008      	b.n	8007aba <USB_EPStartXfer+0xee2>
      }
      else
      {
        len = ep->xfer_len;
 8007aa8:	463b      	mov	r3, r7
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	699b      	ldr	r3, [r3, #24]
 8007aae:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
        ep->xfer_len = 0U;
 8007ab2:	463b      	mov	r3, r7
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007aba:	1d3b      	adds	r3, r7, #4
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007ac2:	1d3b      	adds	r3, r7, #4
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007aca:	b29b      	uxth	r3, r3
 8007acc:	461a      	mov	r2, r3
 8007ace:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007ad2:	4413      	add	r3, r2
 8007ad4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007ad8:	463b      	mov	r3, r7
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	781b      	ldrb	r3, [r3, #0]
 8007ade:	011a      	lsls	r2, r3, #4
 8007ae0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007ae4:	4413      	add	r3, r2
 8007ae6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007aea:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007aee:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d116      	bne.n	8007b24 <USB_EPStartXfer+0xf4c>
 8007af6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007afa:	881b      	ldrh	r3, [r3, #0]
 8007afc:	b29b      	uxth	r3, r3
 8007afe:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007b02:	b29a      	uxth	r2, r3
 8007b04:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007b08:	801a      	strh	r2, [r3, #0]
 8007b0a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007b0e:	881b      	ldrh	r3, [r3, #0]
 8007b10:	b29b      	uxth	r3, r3
 8007b12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b1a:	b29a      	uxth	r2, r3
 8007b1c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007b20:	801a      	strh	r2, [r3, #0]
 8007b22:	e32c      	b.n	800817e <USB_EPStartXfer+0x15a6>
 8007b24:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007b28:	2b3e      	cmp	r3, #62	; 0x3e
 8007b2a:	d818      	bhi.n	8007b5e <USB_EPStartXfer+0xf86>
 8007b2c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007b30:	085b      	lsrs	r3, r3, #1
 8007b32:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8007b36:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007b3a:	f003 0301 	and.w	r3, r3, #1
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d004      	beq.n	8007b4c <USB_EPStartXfer+0xf74>
 8007b42:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007b46:	3301      	adds	r3, #1
 8007b48:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8007b4c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007b50:	b29b      	uxth	r3, r3
 8007b52:	029b      	lsls	r3, r3, #10
 8007b54:	b29a      	uxth	r2, r3
 8007b56:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007b5a:	801a      	strh	r2, [r3, #0]
 8007b5c:	e30f      	b.n	800817e <USB_EPStartXfer+0x15a6>
 8007b5e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007b62:	095b      	lsrs	r3, r3, #5
 8007b64:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8007b68:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007b6c:	f003 031f 	and.w	r3, r3, #31
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d104      	bne.n	8007b7e <USB_EPStartXfer+0xfa6>
 8007b74:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007b78:	3b01      	subs	r3, #1
 8007b7a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8007b7e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007b82:	b29b      	uxth	r3, r3
 8007b84:	029b      	lsls	r3, r3, #10
 8007b86:	b29b      	uxth	r3, r3
 8007b88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b90:	b29a      	uxth	r2, r3
 8007b92:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007b96:	801a      	strh	r2, [r3, #0]
 8007b98:	e2f1      	b.n	800817e <USB_EPStartXfer+0x15a6>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007b9a:	463b      	mov	r3, r7
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	78db      	ldrb	r3, [r3, #3]
 8007ba0:	2b02      	cmp	r3, #2
 8007ba2:	f040 818f 	bne.w	8007ec4 <USB_EPStartXfer+0x12ec>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8007ba6:	463b      	mov	r3, r7
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	785b      	ldrb	r3, [r3, #1]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d175      	bne.n	8007c9c <USB_EPStartXfer+0x10c4>
 8007bb0:	1d3b      	adds	r3, r7, #4
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007bb8:	1d3b      	adds	r3, r7, #4
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007bc0:	b29b      	uxth	r3, r3
 8007bc2:	461a      	mov	r2, r3
 8007bc4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007bc8:	4413      	add	r3, r2
 8007bca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007bce:	463b      	mov	r3, r7
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	781b      	ldrb	r3, [r3, #0]
 8007bd4:	011a      	lsls	r2, r3, #4
 8007bd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007bda:	4413      	add	r3, r2
 8007bdc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007be0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007be4:	463b      	mov	r3, r7
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	691b      	ldr	r3, [r3, #16]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d116      	bne.n	8007c1c <USB_EPStartXfer+0x1044>
 8007bee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007bf2:	881b      	ldrh	r3, [r3, #0]
 8007bf4:	b29b      	uxth	r3, r3
 8007bf6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007bfa:	b29a      	uxth	r2, r3
 8007bfc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007c00:	801a      	strh	r2, [r3, #0]
 8007c02:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007c06:	881b      	ldrh	r3, [r3, #0]
 8007c08:	b29b      	uxth	r3, r3
 8007c0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c12:	b29a      	uxth	r2, r3
 8007c14:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007c18:	801a      	strh	r2, [r3, #0]
 8007c1a:	e065      	b.n	8007ce8 <USB_EPStartXfer+0x1110>
 8007c1c:	463b      	mov	r3, r7
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	691b      	ldr	r3, [r3, #16]
 8007c22:	2b3e      	cmp	r3, #62	; 0x3e
 8007c24:	d81a      	bhi.n	8007c5c <USB_EPStartXfer+0x1084>
 8007c26:	463b      	mov	r3, r7
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	691b      	ldr	r3, [r3, #16]
 8007c2c:	085b      	lsrs	r3, r3, #1
 8007c2e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007c32:	463b      	mov	r3, r7
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	691b      	ldr	r3, [r3, #16]
 8007c38:	f003 0301 	and.w	r3, r3, #1
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d004      	beq.n	8007c4a <USB_EPStartXfer+0x1072>
 8007c40:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c44:	3301      	adds	r3, #1
 8007c46:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007c4a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c4e:	b29b      	uxth	r3, r3
 8007c50:	029b      	lsls	r3, r3, #10
 8007c52:	b29a      	uxth	r2, r3
 8007c54:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007c58:	801a      	strh	r2, [r3, #0]
 8007c5a:	e045      	b.n	8007ce8 <USB_EPStartXfer+0x1110>
 8007c5c:	463b      	mov	r3, r7
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	691b      	ldr	r3, [r3, #16]
 8007c62:	095b      	lsrs	r3, r3, #5
 8007c64:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007c68:	463b      	mov	r3, r7
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	691b      	ldr	r3, [r3, #16]
 8007c6e:	f003 031f 	and.w	r3, r3, #31
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d104      	bne.n	8007c80 <USB_EPStartXfer+0x10a8>
 8007c76:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c7a:	3b01      	subs	r3, #1
 8007c7c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007c80:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c84:	b29b      	uxth	r3, r3
 8007c86:	029b      	lsls	r3, r3, #10
 8007c88:	b29b      	uxth	r3, r3
 8007c8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c92:	b29a      	uxth	r2, r3
 8007c94:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007c98:	801a      	strh	r2, [r3, #0]
 8007c9a:	e025      	b.n	8007ce8 <USB_EPStartXfer+0x1110>
 8007c9c:	463b      	mov	r3, r7
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	785b      	ldrb	r3, [r3, #1]
 8007ca2:	2b01      	cmp	r3, #1
 8007ca4:	d120      	bne.n	8007ce8 <USB_EPStartXfer+0x1110>
 8007ca6:	1d3b      	adds	r3, r7, #4
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8007cae:	1d3b      	adds	r3, r7, #4
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007cb6:	b29b      	uxth	r3, r3
 8007cb8:	461a      	mov	r2, r3
 8007cba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007cbe:	4413      	add	r3, r2
 8007cc0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8007cc4:	463b      	mov	r3, r7
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	781b      	ldrb	r3, [r3, #0]
 8007cca:	011a      	lsls	r2, r3, #4
 8007ccc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007cd0:	4413      	add	r3, r2
 8007cd2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007cd6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007cda:	463b      	mov	r3, r7
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	691b      	ldr	r3, [r3, #16]
 8007ce0:	b29a      	uxth	r2, r3
 8007ce2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8007ce6:	801a      	strh	r2, [r3, #0]
 8007ce8:	1d3b      	adds	r3, r7, #4
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007cf0:	463b      	mov	r3, r7
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	785b      	ldrb	r3, [r3, #1]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d175      	bne.n	8007de6 <USB_EPStartXfer+0x120e>
 8007cfa:	1d3b      	adds	r3, r7, #4
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007d02:	1d3b      	adds	r3, r7, #4
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007d0a:	b29b      	uxth	r3, r3
 8007d0c:	461a      	mov	r2, r3
 8007d0e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007d12:	4413      	add	r3, r2
 8007d14:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007d18:	463b      	mov	r3, r7
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	781b      	ldrb	r3, [r3, #0]
 8007d1e:	011a      	lsls	r2, r3, #4
 8007d20:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007d24:	4413      	add	r3, r2
 8007d26:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007d2a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007d2e:	463b      	mov	r3, r7
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	691b      	ldr	r3, [r3, #16]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d116      	bne.n	8007d66 <USB_EPStartXfer+0x118e>
 8007d38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007d3c:	881b      	ldrh	r3, [r3, #0]
 8007d3e:	b29b      	uxth	r3, r3
 8007d40:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007d44:	b29a      	uxth	r2, r3
 8007d46:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007d4a:	801a      	strh	r2, [r3, #0]
 8007d4c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007d50:	881b      	ldrh	r3, [r3, #0]
 8007d52:	b29b      	uxth	r3, r3
 8007d54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d5c:	b29a      	uxth	r2, r3
 8007d5e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007d62:	801a      	strh	r2, [r3, #0]
 8007d64:	e061      	b.n	8007e2a <USB_EPStartXfer+0x1252>
 8007d66:	463b      	mov	r3, r7
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	691b      	ldr	r3, [r3, #16]
 8007d6c:	2b3e      	cmp	r3, #62	; 0x3e
 8007d6e:	d81a      	bhi.n	8007da6 <USB_EPStartXfer+0x11ce>
 8007d70:	463b      	mov	r3, r7
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	691b      	ldr	r3, [r3, #16]
 8007d76:	085b      	lsrs	r3, r3, #1
 8007d78:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8007d7c:	463b      	mov	r3, r7
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	691b      	ldr	r3, [r3, #16]
 8007d82:	f003 0301 	and.w	r3, r3, #1
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d004      	beq.n	8007d94 <USB_EPStartXfer+0x11bc>
 8007d8a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007d8e:	3301      	adds	r3, #1
 8007d90:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8007d94:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007d98:	b29b      	uxth	r3, r3
 8007d9a:	029b      	lsls	r3, r3, #10
 8007d9c:	b29a      	uxth	r2, r3
 8007d9e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007da2:	801a      	strh	r2, [r3, #0]
 8007da4:	e041      	b.n	8007e2a <USB_EPStartXfer+0x1252>
 8007da6:	463b      	mov	r3, r7
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	691b      	ldr	r3, [r3, #16]
 8007dac:	095b      	lsrs	r3, r3, #5
 8007dae:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8007db2:	463b      	mov	r3, r7
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	691b      	ldr	r3, [r3, #16]
 8007db8:	f003 031f 	and.w	r3, r3, #31
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d104      	bne.n	8007dca <USB_EPStartXfer+0x11f2>
 8007dc0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007dc4:	3b01      	subs	r3, #1
 8007dc6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8007dca:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007dce:	b29b      	uxth	r3, r3
 8007dd0:	029b      	lsls	r3, r3, #10
 8007dd2:	b29b      	uxth	r3, r3
 8007dd4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007dd8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ddc:	b29a      	uxth	r2, r3
 8007dde:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007de2:	801a      	strh	r2, [r3, #0]
 8007de4:	e021      	b.n	8007e2a <USB_EPStartXfer+0x1252>
 8007de6:	463b      	mov	r3, r7
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	785b      	ldrb	r3, [r3, #1]
 8007dec:	2b01      	cmp	r3, #1
 8007dee:	d11c      	bne.n	8007e2a <USB_EPStartXfer+0x1252>
 8007df0:	1d3b      	adds	r3, r7, #4
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007df8:	b29b      	uxth	r3, r3
 8007dfa:	461a      	mov	r2, r3
 8007dfc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007e00:	4413      	add	r3, r2
 8007e02:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007e06:	463b      	mov	r3, r7
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	781b      	ldrb	r3, [r3, #0]
 8007e0c:	011a      	lsls	r2, r3, #4
 8007e0e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007e12:	4413      	add	r3, r2
 8007e14:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007e18:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007e1c:	463b      	mov	r3, r7
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	691b      	ldr	r3, [r3, #16]
 8007e22:	b29a      	uxth	r2, r3
 8007e24:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007e28:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007e2a:	463b      	mov	r3, r7
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	69db      	ldr	r3, [r3, #28]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	f000 81a4 	beq.w	800817e <USB_EPStartXfer+0x15a6>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007e36:	1d3b      	adds	r3, r7, #4
 8007e38:	681a      	ldr	r2, [r3, #0]
 8007e3a:	463b      	mov	r3, r7
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	781b      	ldrb	r3, [r3, #0]
 8007e40:	009b      	lsls	r3, r3, #2
 8007e42:	4413      	add	r3, r2
 8007e44:	881b      	ldrh	r3, [r3, #0]
 8007e46:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007e4a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007e4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d005      	beq.n	8007e62 <USB_EPStartXfer+0x128a>
 8007e56:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007e5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d10d      	bne.n	8007e7e <USB_EPStartXfer+0x12a6>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007e62:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007e66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	f040 8187 	bne.w	800817e <USB_EPStartXfer+0x15a6>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007e70:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007e74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	f040 8180 	bne.w	800817e <USB_EPStartXfer+0x15a6>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8007e7e:	1d3b      	adds	r3, r7, #4
 8007e80:	681a      	ldr	r2, [r3, #0]
 8007e82:	463b      	mov	r3, r7
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	781b      	ldrb	r3, [r3, #0]
 8007e88:	009b      	lsls	r3, r3, #2
 8007e8a:	4413      	add	r3, r2
 8007e8c:	881b      	ldrh	r3, [r3, #0]
 8007e8e:	b29b      	uxth	r3, r3
 8007e90:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e98:	f8a7 30bc 	strh.w	r3, [r7, #188]	; 0xbc
 8007e9c:	1d3b      	adds	r3, r7, #4
 8007e9e:	681a      	ldr	r2, [r3, #0]
 8007ea0:	463b      	mov	r3, r7
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	781b      	ldrb	r3, [r3, #0]
 8007ea6:	009b      	lsls	r3, r3, #2
 8007ea8:	441a      	add	r2, r3
 8007eaa:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 8007eae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007eb2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007eb6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007eba:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007ebe:	b29b      	uxth	r3, r3
 8007ec0:	8013      	strh	r3, [r2, #0]
 8007ec2:	e15c      	b.n	800817e <USB_EPStartXfer+0x15a6>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8007ec4:	463b      	mov	r3, r7
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	78db      	ldrb	r3, [r3, #3]
 8007eca:	2b01      	cmp	r3, #1
 8007ecc:	f040 8155 	bne.w	800817a <USB_EPStartXfer+0x15a2>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8007ed0:	463b      	mov	r3, r7
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	699a      	ldr	r2, [r3, #24]
 8007ed6:	463b      	mov	r3, r7
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	691b      	ldr	r3, [r3, #16]
 8007edc:	429a      	cmp	r2, r3
 8007ede:	d90e      	bls.n	8007efe <USB_EPStartXfer+0x1326>
        {
          len = ep->maxpacket;
 8007ee0:	463b      	mov	r3, r7
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	691b      	ldr	r3, [r3, #16]
 8007ee6:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
          ep->xfer_len -= len;
 8007eea:	463b      	mov	r3, r7
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	699a      	ldr	r2, [r3, #24]
 8007ef0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007ef4:	1ad2      	subs	r2, r2, r3
 8007ef6:	463b      	mov	r3, r7
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	619a      	str	r2, [r3, #24]
 8007efc:	e008      	b.n	8007f10 <USB_EPStartXfer+0x1338>
        }
        else
        {
          len = ep->xfer_len;
 8007efe:	463b      	mov	r3, r7
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	699b      	ldr	r3, [r3, #24]
 8007f04:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
          ep->xfer_len = 0U;
 8007f08:	463b      	mov	r3, r7
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007f10:	463b      	mov	r3, r7
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	785b      	ldrb	r3, [r3, #1]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d16f      	bne.n	8007ffa <USB_EPStartXfer+0x1422>
 8007f1a:	1d3b      	adds	r3, r7, #4
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007f22:	1d3b      	adds	r3, r7, #4
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007f2a:	b29b      	uxth	r3, r3
 8007f2c:	461a      	mov	r2, r3
 8007f2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f32:	4413      	add	r3, r2
 8007f34:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007f38:	463b      	mov	r3, r7
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	781b      	ldrb	r3, [r3, #0]
 8007f3e:	011a      	lsls	r2, r3, #4
 8007f40:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f44:	4413      	add	r3, r2
 8007f46:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007f4a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007f4e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d116      	bne.n	8007f84 <USB_EPStartXfer+0x13ac>
 8007f56:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007f5a:	881b      	ldrh	r3, [r3, #0]
 8007f5c:	b29b      	uxth	r3, r3
 8007f5e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007f62:	b29a      	uxth	r2, r3
 8007f64:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007f68:	801a      	strh	r2, [r3, #0]
 8007f6a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007f6e:	881b      	ldrh	r3, [r3, #0]
 8007f70:	b29b      	uxth	r3, r3
 8007f72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f7a:	b29a      	uxth	r2, r3
 8007f7c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007f80:	801a      	strh	r2, [r3, #0]
 8007f82:	e05f      	b.n	8008044 <USB_EPStartXfer+0x146c>
 8007f84:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007f88:	2b3e      	cmp	r3, #62	; 0x3e
 8007f8a:	d818      	bhi.n	8007fbe <USB_EPStartXfer+0x13e6>
 8007f8c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007f90:	085b      	lsrs	r3, r3, #1
 8007f92:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007f96:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007f9a:	f003 0301 	and.w	r3, r3, #1
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d004      	beq.n	8007fac <USB_EPStartXfer+0x13d4>
 8007fa2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007fa6:	3301      	adds	r3, #1
 8007fa8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007fac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007fb0:	b29b      	uxth	r3, r3
 8007fb2:	029b      	lsls	r3, r3, #10
 8007fb4:	b29a      	uxth	r2, r3
 8007fb6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007fba:	801a      	strh	r2, [r3, #0]
 8007fbc:	e042      	b.n	8008044 <USB_EPStartXfer+0x146c>
 8007fbe:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007fc2:	095b      	lsrs	r3, r3, #5
 8007fc4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007fc8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007fcc:	f003 031f 	and.w	r3, r3, #31
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d104      	bne.n	8007fde <USB_EPStartXfer+0x1406>
 8007fd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007fd8:	3b01      	subs	r3, #1
 8007fda:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007fde:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007fe2:	b29b      	uxth	r3, r3
 8007fe4:	029b      	lsls	r3, r3, #10
 8007fe6:	b29b      	uxth	r3, r3
 8007fe8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007fec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ff0:	b29a      	uxth	r2, r3
 8007ff2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007ff6:	801a      	strh	r2, [r3, #0]
 8007ff8:	e024      	b.n	8008044 <USB_EPStartXfer+0x146c>
 8007ffa:	463b      	mov	r3, r7
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	785b      	ldrb	r3, [r3, #1]
 8008000:	2b01      	cmp	r3, #1
 8008002:	d11f      	bne.n	8008044 <USB_EPStartXfer+0x146c>
 8008004:	1d3b      	adds	r3, r7, #4
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800800c:	1d3b      	adds	r3, r7, #4
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008014:	b29b      	uxth	r3, r3
 8008016:	461a      	mov	r2, r3
 8008018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800801c:	4413      	add	r3, r2
 800801e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008022:	463b      	mov	r3, r7
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	781b      	ldrb	r3, [r3, #0]
 8008028:	011a      	lsls	r2, r3, #4
 800802a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800802e:	4413      	add	r3, r2
 8008030:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008034:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008038:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800803c:	b29a      	uxth	r2, r3
 800803e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008042:	801a      	strh	r2, [r3, #0]
 8008044:	1d3b      	adds	r3, r7, #4
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800804c:	463b      	mov	r3, r7
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	785b      	ldrb	r3, [r3, #1]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d16f      	bne.n	8008136 <USB_EPStartXfer+0x155e>
 8008056:	1d3b      	adds	r3, r7, #4
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800805e:	1d3b      	adds	r3, r7, #4
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008066:	b29b      	uxth	r3, r3
 8008068:	461a      	mov	r2, r3
 800806a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800806e:	4413      	add	r3, r2
 8008070:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008074:	463b      	mov	r3, r7
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	781b      	ldrb	r3, [r3, #0]
 800807a:	011a      	lsls	r2, r3, #4
 800807c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008080:	4413      	add	r3, r2
 8008082:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008086:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800808a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800808e:	2b00      	cmp	r3, #0
 8008090:	d116      	bne.n	80080c0 <USB_EPStartXfer+0x14e8>
 8008092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008096:	881b      	ldrh	r3, [r3, #0]
 8008098:	b29b      	uxth	r3, r3
 800809a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800809e:	b29a      	uxth	r2, r3
 80080a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080a4:	801a      	strh	r2, [r3, #0]
 80080a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080aa:	881b      	ldrh	r3, [r3, #0]
 80080ac:	b29b      	uxth	r3, r3
 80080ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80080b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80080b6:	b29a      	uxth	r2, r3
 80080b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080bc:	801a      	strh	r2, [r3, #0]
 80080be:	e05e      	b.n	800817e <USB_EPStartXfer+0x15a6>
 80080c0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80080c4:	2b3e      	cmp	r3, #62	; 0x3e
 80080c6:	d818      	bhi.n	80080fa <USB_EPStartXfer+0x1522>
 80080c8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80080cc:	085b      	lsrs	r3, r3, #1
 80080ce:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80080d2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80080d6:	f003 0301 	and.w	r3, r3, #1
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d004      	beq.n	80080e8 <USB_EPStartXfer+0x1510>
 80080de:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80080e2:	3301      	adds	r3, #1
 80080e4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80080e8:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80080ec:	b29b      	uxth	r3, r3
 80080ee:	029b      	lsls	r3, r3, #10
 80080f0:	b29a      	uxth	r2, r3
 80080f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080f6:	801a      	strh	r2, [r3, #0]
 80080f8:	e041      	b.n	800817e <USB_EPStartXfer+0x15a6>
 80080fa:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80080fe:	095b      	lsrs	r3, r3, #5
 8008100:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008104:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008108:	f003 031f 	and.w	r3, r3, #31
 800810c:	2b00      	cmp	r3, #0
 800810e:	d104      	bne.n	800811a <USB_EPStartXfer+0x1542>
 8008110:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008114:	3b01      	subs	r3, #1
 8008116:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800811a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800811e:	b29b      	uxth	r3, r3
 8008120:	029b      	lsls	r3, r3, #10
 8008122:	b29b      	uxth	r3, r3
 8008124:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008128:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800812c:	b29a      	uxth	r2, r3
 800812e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008132:	801a      	strh	r2, [r3, #0]
 8008134:	e023      	b.n	800817e <USB_EPStartXfer+0x15a6>
 8008136:	463b      	mov	r3, r7
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	785b      	ldrb	r3, [r3, #1]
 800813c:	2b01      	cmp	r3, #1
 800813e:	d11e      	bne.n	800817e <USB_EPStartXfer+0x15a6>
 8008140:	1d3b      	adds	r3, r7, #4
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008148:	b29b      	uxth	r3, r3
 800814a:	461a      	mov	r2, r3
 800814c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008150:	4413      	add	r3, r2
 8008152:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008156:	463b      	mov	r3, r7
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	781b      	ldrb	r3, [r3, #0]
 800815c:	011a      	lsls	r2, r3, #4
 800815e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008162:	4413      	add	r3, r2
 8008164:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008168:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800816c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008170:	b29a      	uxth	r2, r3
 8008172:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008176:	801a      	strh	r2, [r3, #0]
 8008178:	e001      	b.n	800817e <USB_EPStartXfer+0x15a6>
      }
      else
      {
        return HAL_ERROR;
 800817a:	2301      	movs	r3, #1
 800817c:	e02e      	b.n	80081dc <USB_EPStartXfer+0x1604>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800817e:	1d3b      	adds	r3, r7, #4
 8008180:	681a      	ldr	r2, [r3, #0]
 8008182:	463b      	mov	r3, r7
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	781b      	ldrb	r3, [r3, #0]
 8008188:	009b      	lsls	r3, r3, #2
 800818a:	4413      	add	r3, r2
 800818c:	881b      	ldrh	r3, [r3, #0]
 800818e:	b29b      	uxth	r3, r3
 8008190:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008194:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008198:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
 800819c:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 80081a0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80081a4:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
 80081a8:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 80081ac:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80081b0:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
 80081b4:	1d3b      	adds	r3, r7, #4
 80081b6:	681a      	ldr	r2, [r3, #0]
 80081b8:	463b      	mov	r3, r7
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	781b      	ldrb	r3, [r3, #0]
 80081be:	009b      	lsls	r3, r3, #2
 80081c0:	441a      	add	r2, r3
 80081c2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 80081c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80081ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80081ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80081d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081d6:	b29b      	uxth	r3, r3
 80081d8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80081da:	2300      	movs	r3, #0
}
 80081dc:	4618      	mov	r0, r3
 80081de:	f507 779c 	add.w	r7, r7, #312	; 0x138
 80081e2:	46bd      	mov	sp, r7
 80081e4:	bd80      	pop	{r7, pc}

080081e6 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80081e6:	b480      	push	{r7}
 80081e8:	b085      	sub	sp, #20
 80081ea:	af00      	add	r7, sp, #0
 80081ec:	6078      	str	r0, [r7, #4]
 80081ee:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	785b      	ldrb	r3, [r3, #1]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d020      	beq.n	800823a <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80081f8:	687a      	ldr	r2, [r7, #4]
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	781b      	ldrb	r3, [r3, #0]
 80081fe:	009b      	lsls	r3, r3, #2
 8008200:	4413      	add	r3, r2
 8008202:	881b      	ldrh	r3, [r3, #0]
 8008204:	b29b      	uxth	r3, r3
 8008206:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800820a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800820e:	81fb      	strh	r3, [r7, #14]
 8008210:	89fb      	ldrh	r3, [r7, #14]
 8008212:	f083 0310 	eor.w	r3, r3, #16
 8008216:	81fb      	strh	r3, [r7, #14]
 8008218:	687a      	ldr	r2, [r7, #4]
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	781b      	ldrb	r3, [r3, #0]
 800821e:	009b      	lsls	r3, r3, #2
 8008220:	441a      	add	r2, r3
 8008222:	89fb      	ldrh	r3, [r7, #14]
 8008224:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008228:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800822c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008230:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008234:	b29b      	uxth	r3, r3
 8008236:	8013      	strh	r3, [r2, #0]
 8008238:	e01f      	b.n	800827a <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800823a:	687a      	ldr	r2, [r7, #4]
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	781b      	ldrb	r3, [r3, #0]
 8008240:	009b      	lsls	r3, r3, #2
 8008242:	4413      	add	r3, r2
 8008244:	881b      	ldrh	r3, [r3, #0]
 8008246:	b29b      	uxth	r3, r3
 8008248:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800824c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008250:	81bb      	strh	r3, [r7, #12]
 8008252:	89bb      	ldrh	r3, [r7, #12]
 8008254:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008258:	81bb      	strh	r3, [r7, #12]
 800825a:	687a      	ldr	r2, [r7, #4]
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	781b      	ldrb	r3, [r3, #0]
 8008260:	009b      	lsls	r3, r3, #2
 8008262:	441a      	add	r2, r3
 8008264:	89bb      	ldrh	r3, [r7, #12]
 8008266:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800826a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800826e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008272:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008276:	b29b      	uxth	r3, r3
 8008278:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800827a:	2300      	movs	r3, #0
}
 800827c:	4618      	mov	r0, r3
 800827e:	3714      	adds	r7, #20
 8008280:	46bd      	mov	sp, r7
 8008282:	bc80      	pop	{r7}
 8008284:	4770      	bx	lr

08008286 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008286:	b480      	push	{r7}
 8008288:	b087      	sub	sp, #28
 800828a:	af00      	add	r7, sp, #0
 800828c:	6078      	str	r0, [r7, #4]
 800828e:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	7b1b      	ldrb	r3, [r3, #12]
 8008294:	2b00      	cmp	r3, #0
 8008296:	f040 809d 	bne.w	80083d4 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	785b      	ldrb	r3, [r3, #1]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d04c      	beq.n	800833c <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80082a2:	687a      	ldr	r2, [r7, #4]
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	781b      	ldrb	r3, [r3, #0]
 80082a8:	009b      	lsls	r3, r3, #2
 80082aa:	4413      	add	r3, r2
 80082ac:	881b      	ldrh	r3, [r3, #0]
 80082ae:	82fb      	strh	r3, [r7, #22]
 80082b0:	8afb      	ldrh	r3, [r7, #22]
 80082b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d01b      	beq.n	80082f2 <USB_EPClearStall+0x6c>
 80082ba:	687a      	ldr	r2, [r7, #4]
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	781b      	ldrb	r3, [r3, #0]
 80082c0:	009b      	lsls	r3, r3, #2
 80082c2:	4413      	add	r3, r2
 80082c4:	881b      	ldrh	r3, [r3, #0]
 80082c6:	b29b      	uxth	r3, r3
 80082c8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80082cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082d0:	82bb      	strh	r3, [r7, #20]
 80082d2:	687a      	ldr	r2, [r7, #4]
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	781b      	ldrb	r3, [r3, #0]
 80082d8:	009b      	lsls	r3, r3, #2
 80082da:	441a      	add	r2, r3
 80082dc:	8abb      	ldrh	r3, [r7, #20]
 80082de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80082e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80082e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80082ea:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80082ee:	b29b      	uxth	r3, r3
 80082f0:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	78db      	ldrb	r3, [r3, #3]
 80082f6:	2b01      	cmp	r3, #1
 80082f8:	d06c      	beq.n	80083d4 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80082fa:	687a      	ldr	r2, [r7, #4]
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	781b      	ldrb	r3, [r3, #0]
 8008300:	009b      	lsls	r3, r3, #2
 8008302:	4413      	add	r3, r2
 8008304:	881b      	ldrh	r3, [r3, #0]
 8008306:	b29b      	uxth	r3, r3
 8008308:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800830c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008310:	827b      	strh	r3, [r7, #18]
 8008312:	8a7b      	ldrh	r3, [r7, #18]
 8008314:	f083 0320 	eor.w	r3, r3, #32
 8008318:	827b      	strh	r3, [r7, #18]
 800831a:	687a      	ldr	r2, [r7, #4]
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	781b      	ldrb	r3, [r3, #0]
 8008320:	009b      	lsls	r3, r3, #2
 8008322:	441a      	add	r2, r3
 8008324:	8a7b      	ldrh	r3, [r7, #18]
 8008326:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800832a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800832e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008332:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008336:	b29b      	uxth	r3, r3
 8008338:	8013      	strh	r3, [r2, #0]
 800833a:	e04b      	b.n	80083d4 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800833c:	687a      	ldr	r2, [r7, #4]
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	781b      	ldrb	r3, [r3, #0]
 8008342:	009b      	lsls	r3, r3, #2
 8008344:	4413      	add	r3, r2
 8008346:	881b      	ldrh	r3, [r3, #0]
 8008348:	823b      	strh	r3, [r7, #16]
 800834a:	8a3b      	ldrh	r3, [r7, #16]
 800834c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008350:	2b00      	cmp	r3, #0
 8008352:	d01b      	beq.n	800838c <USB_EPClearStall+0x106>
 8008354:	687a      	ldr	r2, [r7, #4]
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	781b      	ldrb	r3, [r3, #0]
 800835a:	009b      	lsls	r3, r3, #2
 800835c:	4413      	add	r3, r2
 800835e:	881b      	ldrh	r3, [r3, #0]
 8008360:	b29b      	uxth	r3, r3
 8008362:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008366:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800836a:	81fb      	strh	r3, [r7, #14]
 800836c:	687a      	ldr	r2, [r7, #4]
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	781b      	ldrb	r3, [r3, #0]
 8008372:	009b      	lsls	r3, r3, #2
 8008374:	441a      	add	r2, r3
 8008376:	89fb      	ldrh	r3, [r7, #14]
 8008378:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800837c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008380:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008384:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008388:	b29b      	uxth	r3, r3
 800838a:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800838c:	687a      	ldr	r2, [r7, #4]
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	781b      	ldrb	r3, [r3, #0]
 8008392:	009b      	lsls	r3, r3, #2
 8008394:	4413      	add	r3, r2
 8008396:	881b      	ldrh	r3, [r3, #0]
 8008398:	b29b      	uxth	r3, r3
 800839a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800839e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083a2:	81bb      	strh	r3, [r7, #12]
 80083a4:	89bb      	ldrh	r3, [r7, #12]
 80083a6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80083aa:	81bb      	strh	r3, [r7, #12]
 80083ac:	89bb      	ldrh	r3, [r7, #12]
 80083ae:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80083b2:	81bb      	strh	r3, [r7, #12]
 80083b4:	687a      	ldr	r2, [r7, #4]
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	781b      	ldrb	r3, [r3, #0]
 80083ba:	009b      	lsls	r3, r3, #2
 80083bc:	441a      	add	r2, r3
 80083be:	89bb      	ldrh	r3, [r7, #12]
 80083c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80083c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80083c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80083cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083d0:	b29b      	uxth	r3, r3
 80083d2:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80083d4:	2300      	movs	r3, #0
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	371c      	adds	r7, #28
 80083da:	46bd      	mov	sp, r7
 80083dc:	bc80      	pop	{r7}
 80083de:	4770      	bx	lr

080083e0 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80083e0:	b480      	push	{r7}
 80083e2:	b083      	sub	sp, #12
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
 80083e8:	460b      	mov	r3, r1
 80083ea:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80083ec:	78fb      	ldrb	r3, [r7, #3]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d103      	bne.n	80083fa <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2280      	movs	r2, #128	; 0x80
 80083f6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80083fa:	2300      	movs	r3, #0
}
 80083fc:	4618      	mov	r0, r3
 80083fe:	370c      	adds	r7, #12
 8008400:	46bd      	mov	sp, r7
 8008402:	bc80      	pop	{r7}
 8008404:	4770      	bx	lr

08008406 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8008406:	b480      	push	{r7}
 8008408:	b083      	sub	sp, #12
 800840a:	af00      	add	r7, sp, #0
 800840c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800840e:	2300      	movs	r3, #0
}
 8008410:	4618      	mov	r0, r3
 8008412:	370c      	adds	r7, #12
 8008414:	46bd      	mov	sp, r7
 8008416:	bc80      	pop	{r7}
 8008418:	4770      	bx	lr

0800841a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800841a:	b480      	push	{r7}
 800841c:	b083      	sub	sp, #12
 800841e:	af00      	add	r7, sp, #0
 8008420:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008422:	2300      	movs	r3, #0
}
 8008424:	4618      	mov	r0, r3
 8008426:	370c      	adds	r7, #12
 8008428:	46bd      	mov	sp, r7
 800842a:	bc80      	pop	{r7}
 800842c:	4770      	bx	lr

0800842e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800842e:	b480      	push	{r7}
 8008430:	b085      	sub	sp, #20
 8008432:	af00      	add	r7, sp, #0
 8008434:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800843c:	b29b      	uxth	r3, r3
 800843e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8008440:	68fb      	ldr	r3, [r7, #12]
}
 8008442:	4618      	mov	r0, r3
 8008444:	3714      	adds	r7, #20
 8008446:	46bd      	mov	sp, r7
 8008448:	bc80      	pop	{r7}
 800844a:	4770      	bx	lr

0800844c <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800844c:	b480      	push	{r7}
 800844e:	b083      	sub	sp, #12
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
 8008454:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8008456:	2300      	movs	r3, #0
}
 8008458:	4618      	mov	r0, r3
 800845a:	370c      	adds	r7, #12
 800845c:	46bd      	mov	sp, r7
 800845e:	bc80      	pop	{r7}
 8008460:	4770      	bx	lr

08008462 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008462:	b480      	push	{r7}
 8008464:	b08d      	sub	sp, #52	; 0x34
 8008466:	af00      	add	r7, sp, #0
 8008468:	60f8      	str	r0, [r7, #12]
 800846a:	60b9      	str	r1, [r7, #8]
 800846c:	4611      	mov	r1, r2
 800846e:	461a      	mov	r2, r3
 8008470:	460b      	mov	r3, r1
 8008472:	80fb      	strh	r3, [r7, #6]
 8008474:	4613      	mov	r3, r2
 8008476:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008478:	88bb      	ldrh	r3, [r7, #4]
 800847a:	3301      	adds	r3, #1
 800847c:	085b      	lsrs	r3, r3, #1
 800847e:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008488:	88fb      	ldrh	r3, [r7, #6]
 800848a:	005a      	lsls	r2, r3, #1
 800848c:	69fb      	ldr	r3, [r7, #28]
 800848e:	4413      	add	r3, r2
 8008490:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008494:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8008496:	6a3b      	ldr	r3, [r7, #32]
 8008498:	62fb      	str	r3, [r7, #44]	; 0x2c
 800849a:	e01e      	b.n	80084da <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 800849c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800849e:	781b      	ldrb	r3, [r3, #0]
 80084a0:	61bb      	str	r3, [r7, #24]
    pBuf++;
 80084a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084a4:	3301      	adds	r3, #1
 80084a6:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 80084a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084aa:	781b      	ldrb	r3, [r3, #0]
 80084ac:	b29b      	uxth	r3, r3
 80084ae:	021b      	lsls	r3, r3, #8
 80084b0:	b29b      	uxth	r3, r3
 80084b2:	461a      	mov	r2, r3
 80084b4:	69bb      	ldr	r3, [r7, #24]
 80084b6:	4313      	orrs	r3, r2
 80084b8:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 80084ba:	697b      	ldr	r3, [r7, #20]
 80084bc:	b29a      	uxth	r2, r3
 80084be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084c0:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80084c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084c4:	3302      	adds	r3, #2
 80084c6:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 80084c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084ca:	3302      	adds	r3, #2
 80084cc:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 80084ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084d0:	3301      	adds	r3, #1
 80084d2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 80084d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084d6:	3b01      	subs	r3, #1
 80084d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80084da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d1dd      	bne.n	800849c <USB_WritePMA+0x3a>
  }
}
 80084e0:	bf00      	nop
 80084e2:	3734      	adds	r7, #52	; 0x34
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bc80      	pop	{r7}
 80084e8:	4770      	bx	lr

080084ea <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80084ea:	b480      	push	{r7}
 80084ec:	b08b      	sub	sp, #44	; 0x2c
 80084ee:	af00      	add	r7, sp, #0
 80084f0:	60f8      	str	r0, [r7, #12]
 80084f2:	60b9      	str	r1, [r7, #8]
 80084f4:	4611      	mov	r1, r2
 80084f6:	461a      	mov	r2, r3
 80084f8:	460b      	mov	r3, r1
 80084fa:	80fb      	strh	r3, [r7, #6]
 80084fc:	4613      	mov	r3, r2
 80084fe:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008500:	88bb      	ldrh	r3, [r7, #4]
 8008502:	085b      	lsrs	r3, r3, #1
 8008504:	b29b      	uxth	r3, r3
 8008506:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008510:	88fb      	ldrh	r3, [r7, #6]
 8008512:	005a      	lsls	r2, r3, #1
 8008514:	697b      	ldr	r3, [r7, #20]
 8008516:	4413      	add	r3, r2
 8008518:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800851c:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800851e:	69bb      	ldr	r3, [r7, #24]
 8008520:	627b      	str	r3, [r7, #36]	; 0x24
 8008522:	e01b      	b.n	800855c <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8008524:	6a3b      	ldr	r3, [r7, #32]
 8008526:	881b      	ldrh	r3, [r3, #0]
 8008528:	b29b      	uxth	r3, r3
 800852a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800852c:	6a3b      	ldr	r3, [r7, #32]
 800852e:	3302      	adds	r3, #2
 8008530:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	b2da      	uxtb	r2, r3
 8008536:	69fb      	ldr	r3, [r7, #28]
 8008538:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800853a:	69fb      	ldr	r3, [r7, #28]
 800853c:	3301      	adds	r3, #1
 800853e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8008540:	693b      	ldr	r3, [r7, #16]
 8008542:	0a1b      	lsrs	r3, r3, #8
 8008544:	b2da      	uxtb	r2, r3
 8008546:	69fb      	ldr	r3, [r7, #28]
 8008548:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800854a:	69fb      	ldr	r3, [r7, #28]
 800854c:	3301      	adds	r3, #1
 800854e:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008550:	6a3b      	ldr	r3, [r7, #32]
 8008552:	3302      	adds	r3, #2
 8008554:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8008556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008558:	3b01      	subs	r3, #1
 800855a:	627b      	str	r3, [r7, #36]	; 0x24
 800855c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800855e:	2b00      	cmp	r3, #0
 8008560:	d1e0      	bne.n	8008524 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8008562:	88bb      	ldrh	r3, [r7, #4]
 8008564:	f003 0301 	and.w	r3, r3, #1
 8008568:	b29b      	uxth	r3, r3
 800856a:	2b00      	cmp	r3, #0
 800856c:	d007      	beq.n	800857e <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 800856e:	6a3b      	ldr	r3, [r7, #32]
 8008570:	881b      	ldrh	r3, [r3, #0]
 8008572:	b29b      	uxth	r3, r3
 8008574:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8008576:	693b      	ldr	r3, [r7, #16]
 8008578:	b2da      	uxtb	r2, r3
 800857a:	69fb      	ldr	r3, [r7, #28]
 800857c:	701a      	strb	r2, [r3, #0]
  }
}
 800857e:	bf00      	nop
 8008580:	372c      	adds	r7, #44	; 0x2c
 8008582:	46bd      	mov	sp, r7
 8008584:	bc80      	pop	{r7}
 8008586:	4770      	bx	lr

08008588 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b084      	sub	sp, #16
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
 8008590:	460b      	mov	r3, r1
 8008592:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008594:	2300      	movs	r3, #0
 8008596:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	7c1b      	ldrb	r3, [r3, #16]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d115      	bne.n	80085cc <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80085a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80085a4:	2202      	movs	r2, #2
 80085a6:	2181      	movs	r1, #129	; 0x81
 80085a8:	6878      	ldr	r0, [r7, #4]
 80085aa:	f003 f85a 	bl	800b662 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2201      	movs	r2, #1
 80085b2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80085b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80085b8:	2202      	movs	r2, #2
 80085ba:	2101      	movs	r1, #1
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	f003 f850 	bl	800b662 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	2201      	movs	r2, #1
 80085c6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 80085ca:	e012      	b.n	80085f2 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80085cc:	2340      	movs	r3, #64	; 0x40
 80085ce:	2202      	movs	r2, #2
 80085d0:	2181      	movs	r1, #129	; 0x81
 80085d2:	6878      	ldr	r0, [r7, #4]
 80085d4:	f003 f845 	bl	800b662 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2201      	movs	r2, #1
 80085dc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80085de:	2340      	movs	r3, #64	; 0x40
 80085e0:	2202      	movs	r2, #2
 80085e2:	2101      	movs	r1, #1
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f003 f83c 	bl	800b662 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2201      	movs	r2, #1
 80085ee:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80085f2:	2308      	movs	r3, #8
 80085f4:	2203      	movs	r2, #3
 80085f6:	2182      	movs	r1, #130	; 0x82
 80085f8:	6878      	ldr	r0, [r7, #4]
 80085fa:	f003 f832 	bl	800b662 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2201      	movs	r2, #1
 8008602:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008604:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008608:	f003 f952 	bl	800b8b0 <USBD_static_malloc>
 800860c:	4602      	mov	r2, r0
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800861a:	2b00      	cmp	r3, #0
 800861c:	d102      	bne.n	8008624 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800861e:	2301      	movs	r3, #1
 8008620:	73fb      	strb	r3, [r7, #15]
 8008622:	e026      	b.n	8008672 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800862a:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	2200      	movs	r2, #0
 800863a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	2200      	movs	r2, #0
 8008642:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	7c1b      	ldrb	r3, [r3, #16]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d109      	bne.n	8008662 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800864e:	68bb      	ldr	r3, [r7, #8]
 8008650:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008654:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008658:	2101      	movs	r1, #1
 800865a:	6878      	ldr	r0, [r7, #4]
 800865c:	f003 f8f2 	bl	800b844 <USBD_LL_PrepareReceive>
 8008660:	e007      	b.n	8008672 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008668:	2340      	movs	r3, #64	; 0x40
 800866a:	2101      	movs	r1, #1
 800866c:	6878      	ldr	r0, [r7, #4]
 800866e:	f003 f8e9 	bl	800b844 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8008672:	7bfb      	ldrb	r3, [r7, #15]
}
 8008674:	4618      	mov	r0, r3
 8008676:	3710      	adds	r7, #16
 8008678:	46bd      	mov	sp, r7
 800867a:	bd80      	pop	{r7, pc}

0800867c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b084      	sub	sp, #16
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
 8008684:	460b      	mov	r3, r1
 8008686:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008688:	2300      	movs	r3, #0
 800868a:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800868c:	2181      	movs	r1, #129	; 0x81
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f003 f80d 	bl	800b6ae <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2200      	movs	r2, #0
 8008698:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800869a:	2101      	movs	r1, #1
 800869c:	6878      	ldr	r0, [r7, #4]
 800869e:	f003 f806 	bl	800b6ae <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2200      	movs	r2, #0
 80086a6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80086aa:	2182      	movs	r1, #130	; 0x82
 80086ac:	6878      	ldr	r0, [r7, #4]
 80086ae:	f002 fffe 	bl	800b6ae <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2200      	movs	r2, #0
 80086b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d00e      	beq.n	80086e0 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80086c8:	685b      	ldr	r3, [r3, #4]
 80086ca:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086d2:	4618      	mov	r0, r3
 80086d4:	f003 f8f8 	bl	800b8c8 <USBD_static_free>
    pdev->pClassData = NULL;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2200      	movs	r2, #0
 80086dc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 80086e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80086e2:	4618      	mov	r0, r3
 80086e4:	3710      	adds	r7, #16
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd80      	pop	{r7, pc}

080086ea <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80086ea:	b580      	push	{r7, lr}
 80086ec:	b086      	sub	sp, #24
 80086ee:	af00      	add	r7, sp, #0
 80086f0:	6078      	str	r0, [r7, #4]
 80086f2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086fa:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80086fc:	2300      	movs	r3, #0
 80086fe:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8008700:	2300      	movs	r3, #0
 8008702:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8008704:	2300      	movs	r3, #0
 8008706:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	781b      	ldrb	r3, [r3, #0]
 800870c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008710:	2b00      	cmp	r3, #0
 8008712:	d039      	beq.n	8008788 <USBD_CDC_Setup+0x9e>
 8008714:	2b20      	cmp	r3, #32
 8008716:	d17c      	bne.n	8008812 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	88db      	ldrh	r3, [r3, #6]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d029      	beq.n	8008774 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	781b      	ldrb	r3, [r3, #0]
 8008724:	b25b      	sxtb	r3, r3
 8008726:	2b00      	cmp	r3, #0
 8008728:	da11      	bge.n	800874e <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008730:	689b      	ldr	r3, [r3, #8]
 8008732:	683a      	ldr	r2, [r7, #0]
 8008734:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8008736:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008738:	683a      	ldr	r2, [r7, #0]
 800873a:	88d2      	ldrh	r2, [r2, #6]
 800873c:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800873e:	6939      	ldr	r1, [r7, #16]
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	88db      	ldrh	r3, [r3, #6]
 8008744:	461a      	mov	r2, r3
 8008746:	6878      	ldr	r0, [r7, #4]
 8008748:	f001 f9fa 	bl	8009b40 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800874c:	e068      	b.n	8008820 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	785a      	ldrb	r2, [r3, #1]
 8008752:	693b      	ldr	r3, [r7, #16]
 8008754:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	88db      	ldrh	r3, [r3, #6]
 800875c:	b2da      	uxtb	r2, r3
 800875e:	693b      	ldr	r3, [r7, #16]
 8008760:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008764:	6939      	ldr	r1, [r7, #16]
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	88db      	ldrh	r3, [r3, #6]
 800876a:	461a      	mov	r2, r3
 800876c:	6878      	ldr	r0, [r7, #4]
 800876e:	f001 fa15 	bl	8009b9c <USBD_CtlPrepareRx>
      break;
 8008772:	e055      	b.n	8008820 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800877a:	689b      	ldr	r3, [r3, #8]
 800877c:	683a      	ldr	r2, [r7, #0]
 800877e:	7850      	ldrb	r0, [r2, #1]
 8008780:	2200      	movs	r2, #0
 8008782:	6839      	ldr	r1, [r7, #0]
 8008784:	4798      	blx	r3
      break;
 8008786:	e04b      	b.n	8008820 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	785b      	ldrb	r3, [r3, #1]
 800878c:	2b0a      	cmp	r3, #10
 800878e:	d017      	beq.n	80087c0 <USBD_CDC_Setup+0xd6>
 8008790:	2b0b      	cmp	r3, #11
 8008792:	d029      	beq.n	80087e8 <USBD_CDC_Setup+0xfe>
 8008794:	2b00      	cmp	r3, #0
 8008796:	d133      	bne.n	8008800 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800879e:	2b03      	cmp	r3, #3
 80087a0:	d107      	bne.n	80087b2 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80087a2:	f107 030c 	add.w	r3, r7, #12
 80087a6:	2202      	movs	r2, #2
 80087a8:	4619      	mov	r1, r3
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f001 f9c8 	bl	8009b40 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80087b0:	e02e      	b.n	8008810 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 80087b2:	6839      	ldr	r1, [r7, #0]
 80087b4:	6878      	ldr	r0, [r7, #4]
 80087b6:	f001 f959 	bl	8009a6c <USBD_CtlError>
            ret = USBD_FAIL;
 80087ba:	2302      	movs	r3, #2
 80087bc:	75fb      	strb	r3, [r7, #23]
          break;
 80087be:	e027      	b.n	8008810 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80087c6:	2b03      	cmp	r3, #3
 80087c8:	d107      	bne.n	80087da <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80087ca:	f107 030f 	add.w	r3, r7, #15
 80087ce:	2201      	movs	r2, #1
 80087d0:	4619      	mov	r1, r3
 80087d2:	6878      	ldr	r0, [r7, #4]
 80087d4:	f001 f9b4 	bl	8009b40 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80087d8:	e01a      	b.n	8008810 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 80087da:	6839      	ldr	r1, [r7, #0]
 80087dc:	6878      	ldr	r0, [r7, #4]
 80087de:	f001 f945 	bl	8009a6c <USBD_CtlError>
            ret = USBD_FAIL;
 80087e2:	2302      	movs	r3, #2
 80087e4:	75fb      	strb	r3, [r7, #23]
          break;
 80087e6:	e013      	b.n	8008810 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80087ee:	2b03      	cmp	r3, #3
 80087f0:	d00d      	beq.n	800880e <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 80087f2:	6839      	ldr	r1, [r7, #0]
 80087f4:	6878      	ldr	r0, [r7, #4]
 80087f6:	f001 f939 	bl	8009a6c <USBD_CtlError>
            ret = USBD_FAIL;
 80087fa:	2302      	movs	r3, #2
 80087fc:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80087fe:	e006      	b.n	800880e <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 8008800:	6839      	ldr	r1, [r7, #0]
 8008802:	6878      	ldr	r0, [r7, #4]
 8008804:	f001 f932 	bl	8009a6c <USBD_CtlError>
          ret = USBD_FAIL;
 8008808:	2302      	movs	r3, #2
 800880a:	75fb      	strb	r3, [r7, #23]
          break;
 800880c:	e000      	b.n	8008810 <USBD_CDC_Setup+0x126>
          break;
 800880e:	bf00      	nop
      }
      break;
 8008810:	e006      	b.n	8008820 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 8008812:	6839      	ldr	r1, [r7, #0]
 8008814:	6878      	ldr	r0, [r7, #4]
 8008816:	f001 f929 	bl	8009a6c <USBD_CtlError>
      ret = USBD_FAIL;
 800881a:	2302      	movs	r3, #2
 800881c:	75fb      	strb	r3, [r7, #23]
      break;
 800881e:	bf00      	nop
  }

  return ret;
 8008820:	7dfb      	ldrb	r3, [r7, #23]
}
 8008822:	4618      	mov	r0, r3
 8008824:	3718      	adds	r7, #24
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}

0800882a <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800882a:	b580      	push	{r7, lr}
 800882c:	b084      	sub	sp, #16
 800882e:	af00      	add	r7, sp, #0
 8008830:	6078      	str	r0, [r7, #4]
 8008832:	460b      	mov	r3, r1
 8008834:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800883c:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008844:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800884c:	2b00      	cmp	r3, #0
 800884e:	d03a      	beq.n	80088c6 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008850:	78fa      	ldrb	r2, [r7, #3]
 8008852:	6879      	ldr	r1, [r7, #4]
 8008854:	4613      	mov	r3, r2
 8008856:	009b      	lsls	r3, r3, #2
 8008858:	4413      	add	r3, r2
 800885a:	009b      	lsls	r3, r3, #2
 800885c:	440b      	add	r3, r1
 800885e:	331c      	adds	r3, #28
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d029      	beq.n	80088ba <USBD_CDC_DataIn+0x90>
 8008866:	78fa      	ldrb	r2, [r7, #3]
 8008868:	6879      	ldr	r1, [r7, #4]
 800886a:	4613      	mov	r3, r2
 800886c:	009b      	lsls	r3, r3, #2
 800886e:	4413      	add	r3, r2
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	440b      	add	r3, r1
 8008874:	331c      	adds	r3, #28
 8008876:	681a      	ldr	r2, [r3, #0]
 8008878:	78f9      	ldrb	r1, [r7, #3]
 800887a:	68b8      	ldr	r0, [r7, #8]
 800887c:	460b      	mov	r3, r1
 800887e:	009b      	lsls	r3, r3, #2
 8008880:	440b      	add	r3, r1
 8008882:	00db      	lsls	r3, r3, #3
 8008884:	4403      	add	r3, r0
 8008886:	3338      	adds	r3, #56	; 0x38
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	fbb2 f1f3 	udiv	r1, r2, r3
 800888e:	fb03 f301 	mul.w	r3, r3, r1
 8008892:	1ad3      	subs	r3, r2, r3
 8008894:	2b00      	cmp	r3, #0
 8008896:	d110      	bne.n	80088ba <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8008898:	78fa      	ldrb	r2, [r7, #3]
 800889a:	6879      	ldr	r1, [r7, #4]
 800889c:	4613      	mov	r3, r2
 800889e:	009b      	lsls	r3, r3, #2
 80088a0:	4413      	add	r3, r2
 80088a2:	009b      	lsls	r3, r3, #2
 80088a4:	440b      	add	r3, r1
 80088a6:	331c      	adds	r3, #28
 80088a8:	2200      	movs	r2, #0
 80088aa:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80088ac:	78f9      	ldrb	r1, [r7, #3]
 80088ae:	2300      	movs	r3, #0
 80088b0:	2200      	movs	r2, #0
 80088b2:	6878      	ldr	r0, [r7, #4]
 80088b4:	f002 ffa3 	bl	800b7fe <USBD_LL_Transmit>
 80088b8:	e003      	b.n	80088c2 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	2200      	movs	r2, #0
 80088be:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 80088c2:	2300      	movs	r3, #0
 80088c4:	e000      	b.n	80088c8 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 80088c6:	2302      	movs	r3, #2
  }
}
 80088c8:	4618      	mov	r0, r3
 80088ca:	3710      	adds	r7, #16
 80088cc:	46bd      	mov	sp, r7
 80088ce:	bd80      	pop	{r7, pc}

080088d0 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b084      	sub	sp, #16
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
 80088d8:	460b      	mov	r3, r1
 80088da:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80088e2:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80088e4:	78fb      	ldrb	r3, [r7, #3]
 80088e6:	4619      	mov	r1, r3
 80088e8:	6878      	ldr	r0, [r7, #4]
 80088ea:	f002 ffce 	bl	800b88a <USBD_LL_GetRxDataSize>
 80088ee:	4602      	mov	r2, r0
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d00d      	beq.n	800891c <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008906:	68db      	ldr	r3, [r3, #12]
 8008908:	68fa      	ldr	r2, [r7, #12]
 800890a:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800890e:	68fa      	ldr	r2, [r7, #12]
 8008910:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8008914:	4611      	mov	r1, r2
 8008916:	4798      	blx	r3

    return USBD_OK;
 8008918:	2300      	movs	r3, #0
 800891a:	e000      	b.n	800891e <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800891c:	2302      	movs	r3, #2
  }
}
 800891e:	4618      	mov	r0, r3
 8008920:	3710      	adds	r7, #16
 8008922:	46bd      	mov	sp, r7
 8008924:	bd80      	pop	{r7, pc}

08008926 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008926:	b580      	push	{r7, lr}
 8008928:	b084      	sub	sp, #16
 800892a:	af00      	add	r7, sp, #0
 800892c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008934:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800893c:	2b00      	cmp	r3, #0
 800893e:	d015      	beq.n	800896c <USBD_CDC_EP0_RxReady+0x46>
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008946:	2bff      	cmp	r3, #255	; 0xff
 8008948:	d010      	beq.n	800896c <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008950:	689b      	ldr	r3, [r3, #8]
 8008952:	68fa      	ldr	r2, [r7, #12]
 8008954:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8008958:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800895a:	68fa      	ldr	r2, [r7, #12]
 800895c:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008960:	b292      	uxth	r2, r2
 8008962:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	22ff      	movs	r2, #255	; 0xff
 8008968:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800896c:	2300      	movs	r3, #0
}
 800896e:	4618      	mov	r0, r3
 8008970:	3710      	adds	r7, #16
 8008972:	46bd      	mov	sp, r7
 8008974:	bd80      	pop	{r7, pc}
	...

08008978 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008978:	b480      	push	{r7}
 800897a:	b083      	sub	sp, #12
 800897c:	af00      	add	r7, sp, #0
 800897e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2243      	movs	r2, #67	; 0x43
 8008984:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8008986:	4b03      	ldr	r3, [pc, #12]	; (8008994 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008988:	4618      	mov	r0, r3
 800898a:	370c      	adds	r7, #12
 800898c:	46bd      	mov	sp, r7
 800898e:	bc80      	pop	{r7}
 8008990:	4770      	bx	lr
 8008992:	bf00      	nop
 8008994:	20000094 	.word	0x20000094

08008998 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008998:	b480      	push	{r7}
 800899a:	b083      	sub	sp, #12
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2243      	movs	r2, #67	; 0x43
 80089a4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80089a6:	4b03      	ldr	r3, [pc, #12]	; (80089b4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80089a8:	4618      	mov	r0, r3
 80089aa:	370c      	adds	r7, #12
 80089ac:	46bd      	mov	sp, r7
 80089ae:	bc80      	pop	{r7}
 80089b0:	4770      	bx	lr
 80089b2:	bf00      	nop
 80089b4:	20000050 	.word	0x20000050

080089b8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80089b8:	b480      	push	{r7}
 80089ba:	b083      	sub	sp, #12
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2243      	movs	r2, #67	; 0x43
 80089c4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80089c6:	4b03      	ldr	r3, [pc, #12]	; (80089d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80089c8:	4618      	mov	r0, r3
 80089ca:	370c      	adds	r7, #12
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bc80      	pop	{r7}
 80089d0:	4770      	bx	lr
 80089d2:	bf00      	nop
 80089d4:	200000d8 	.word	0x200000d8

080089d8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80089d8:	b480      	push	{r7}
 80089da:	b083      	sub	sp, #12
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	220a      	movs	r2, #10
 80089e4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80089e6:	4b03      	ldr	r3, [pc, #12]	; (80089f4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80089e8:	4618      	mov	r0, r3
 80089ea:	370c      	adds	r7, #12
 80089ec:	46bd      	mov	sp, r7
 80089ee:	bc80      	pop	{r7}
 80089f0:	4770      	bx	lr
 80089f2:	bf00      	nop
 80089f4:	2000000c 	.word	0x2000000c

080089f8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80089f8:	b480      	push	{r7}
 80089fa:	b085      	sub	sp, #20
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
 8008a00:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8008a02:	2302      	movs	r3, #2
 8008a04:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d005      	beq.n	8008a18 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	683a      	ldr	r2, [r7, #0]
 8008a10:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8008a14:	2300      	movs	r3, #0
 8008a16:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008a18:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	3714      	adds	r7, #20
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	bc80      	pop	{r7}
 8008a22:	4770      	bx	lr

08008a24 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8008a24:	b480      	push	{r7}
 8008a26:	b087      	sub	sp, #28
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	60f8      	str	r0, [r7, #12]
 8008a2c:	60b9      	str	r1, [r7, #8]
 8008a2e:	4613      	mov	r3, r2
 8008a30:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a38:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8008a3a:	697b      	ldr	r3, [r7, #20]
 8008a3c:	68ba      	ldr	r2, [r7, #8]
 8008a3e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008a42:	88fa      	ldrh	r2, [r7, #6]
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8008a4a:	2300      	movs	r3, #0
}
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	371c      	adds	r7, #28
 8008a50:	46bd      	mov	sp, r7
 8008a52:	bc80      	pop	{r7}
 8008a54:	4770      	bx	lr

08008a56 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8008a56:	b480      	push	{r7}
 8008a58:	b085      	sub	sp, #20
 8008a5a:	af00      	add	r7, sp, #0
 8008a5c:	6078      	str	r0, [r7, #4]
 8008a5e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a66:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	683a      	ldr	r2, [r7, #0]
 8008a6c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8008a70:	2300      	movs	r3, #0
}
 8008a72:	4618      	mov	r0, r3
 8008a74:	3714      	adds	r7, #20
 8008a76:	46bd      	mov	sp, r7
 8008a78:	bc80      	pop	{r7}
 8008a7a:	4770      	bx	lr

08008a7c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b084      	sub	sp, #16
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a8a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d01c      	beq.n	8008ad0 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d115      	bne.n	8008acc <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	2201      	movs	r2, #1
 8008aa4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008abe:	b29b      	uxth	r3, r3
 8008ac0:	2181      	movs	r1, #129	; 0x81
 8008ac2:	6878      	ldr	r0, [r7, #4]
 8008ac4:	f002 fe9b 	bl	800b7fe <USBD_LL_Transmit>

      return USBD_OK;
 8008ac8:	2300      	movs	r3, #0
 8008aca:	e002      	b.n	8008ad2 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8008acc:	2301      	movs	r3, #1
 8008ace:	e000      	b.n	8008ad2 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8008ad0:	2302      	movs	r3, #2
  }
}
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	3710      	adds	r7, #16
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}

08008ada <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008ada:	b580      	push	{r7, lr}
 8008adc:	b084      	sub	sp, #16
 8008ade:	af00      	add	r7, sp, #0
 8008ae0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ae8:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d017      	beq.n	8008b24 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	7c1b      	ldrb	r3, [r3, #16]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d109      	bne.n	8008b10 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008b02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008b06:	2101      	movs	r1, #1
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f002 fe9b 	bl	800b844 <USBD_LL_PrepareReceive>
 8008b0e:	e007      	b.n	8008b20 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008b16:	2340      	movs	r3, #64	; 0x40
 8008b18:	2101      	movs	r1, #1
 8008b1a:	6878      	ldr	r0, [r7, #4]
 8008b1c:	f002 fe92 	bl	800b844 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8008b20:	2300      	movs	r3, #0
 8008b22:	e000      	b.n	8008b26 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8008b24:	2302      	movs	r3, #2
  }
}
 8008b26:	4618      	mov	r0, r3
 8008b28:	3710      	adds	r7, #16
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	bd80      	pop	{r7, pc}

08008b2e <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008b2e:	b580      	push	{r7, lr}
 8008b30:	b084      	sub	sp, #16
 8008b32:	af00      	add	r7, sp, #0
 8008b34:	60f8      	str	r0, [r7, #12]
 8008b36:	60b9      	str	r1, [r7, #8]
 8008b38:	4613      	mov	r3, r2
 8008b3a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d101      	bne.n	8008b46 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008b42:	2302      	movs	r3, #2
 8008b44:	e01a      	b.n	8008b7c <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d003      	beq.n	8008b58 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	2200      	movs	r2, #0
 8008b54:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d003      	beq.n	8008b66 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	68ba      	ldr	r2, [r7, #8]
 8008b62:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	2201      	movs	r2, #1
 8008b6a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	79fa      	ldrb	r2, [r7, #7]
 8008b72:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8008b74:	68f8      	ldr	r0, [r7, #12]
 8008b76:	f002 fcff 	bl	800b578 <USBD_LL_Init>

  return USBD_OK;
 8008b7a:	2300      	movs	r3, #0
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	3710      	adds	r7, #16
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bd80      	pop	{r7, pc}

08008b84 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008b84:	b480      	push	{r7}
 8008b86:	b085      	sub	sp, #20
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
 8008b8c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8008b8e:	2300      	movs	r3, #0
 8008b90:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d006      	beq.n	8008ba6 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	683a      	ldr	r2, [r7, #0]
 8008b9c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	73fb      	strb	r3, [r7, #15]
 8008ba4:	e001      	b.n	8008baa <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8008ba6:	2302      	movs	r3, #2
 8008ba8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008baa:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bac:	4618      	mov	r0, r3
 8008bae:	3714      	adds	r7, #20
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	bc80      	pop	{r7}
 8008bb4:	4770      	bx	lr

08008bb6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008bb6:	b580      	push	{r7, lr}
 8008bb8:	b082      	sub	sp, #8
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8008bbe:	6878      	ldr	r0, [r7, #4]
 8008bc0:	f002 fd34 	bl	800b62c <USBD_LL_Start>

  return USBD_OK;
 8008bc4:	2300      	movs	r3, #0
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	3708      	adds	r7, #8
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bd80      	pop	{r7, pc}

08008bce <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008bce:	b480      	push	{r7}
 8008bd0:	b083      	sub	sp, #12
 8008bd2:	af00      	add	r7, sp, #0
 8008bd4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008bd6:	2300      	movs	r3, #0
}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	370c      	adds	r7, #12
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bc80      	pop	{r7}
 8008be0:	4770      	bx	lr

08008be2 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008be2:	b580      	push	{r7, lr}
 8008be4:	b084      	sub	sp, #16
 8008be6:	af00      	add	r7, sp, #0
 8008be8:	6078      	str	r0, [r7, #4]
 8008bea:	460b      	mov	r3, r1
 8008bec:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008bee:	2302      	movs	r3, #2
 8008bf0:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d00c      	beq.n	8008c16 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	78fa      	ldrb	r2, [r7, #3]
 8008c06:	4611      	mov	r1, r2
 8008c08:	6878      	ldr	r0, [r7, #4]
 8008c0a:	4798      	blx	r3
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d101      	bne.n	8008c16 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8008c12:	2300      	movs	r3, #0
 8008c14:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8008c16:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c18:	4618      	mov	r0, r3
 8008c1a:	3710      	adds	r7, #16
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	bd80      	pop	{r7, pc}

08008c20 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b082      	sub	sp, #8
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
 8008c28:	460b      	mov	r3, r1
 8008c2a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008c32:	685b      	ldr	r3, [r3, #4]
 8008c34:	78fa      	ldrb	r2, [r7, #3]
 8008c36:	4611      	mov	r1, r2
 8008c38:	6878      	ldr	r0, [r7, #4]
 8008c3a:	4798      	blx	r3

  return USBD_OK;
 8008c3c:	2300      	movs	r3, #0
}
 8008c3e:	4618      	mov	r0, r3
 8008c40:	3708      	adds	r7, #8
 8008c42:	46bd      	mov	sp, r7
 8008c44:	bd80      	pop	{r7, pc}

08008c46 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008c46:	b580      	push	{r7, lr}
 8008c48:	b082      	sub	sp, #8
 8008c4a:	af00      	add	r7, sp, #0
 8008c4c:	6078      	str	r0, [r7, #4]
 8008c4e:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008c56:	6839      	ldr	r1, [r7, #0]
 8008c58:	4618      	mov	r0, r3
 8008c5a:	f000 fecb 	bl	80099f4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2201      	movs	r2, #1
 8008c62:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008c6c:	461a      	mov	r2, r3
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008c7a:	f003 031f 	and.w	r3, r3, #31
 8008c7e:	2b01      	cmp	r3, #1
 8008c80:	d00c      	beq.n	8008c9c <USBD_LL_SetupStage+0x56>
 8008c82:	2b01      	cmp	r3, #1
 8008c84:	d302      	bcc.n	8008c8c <USBD_LL_SetupStage+0x46>
 8008c86:	2b02      	cmp	r3, #2
 8008c88:	d010      	beq.n	8008cac <USBD_LL_SetupStage+0x66>
 8008c8a:	e017      	b.n	8008cbc <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008c92:	4619      	mov	r1, r3
 8008c94:	6878      	ldr	r0, [r7, #4]
 8008c96:	f000 f9cb 	bl	8009030 <USBD_StdDevReq>
      break;
 8008c9a:	e01a      	b.n	8008cd2 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008ca2:	4619      	mov	r1, r3
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f000 fa2d 	bl	8009104 <USBD_StdItfReq>
      break;
 8008caa:	e012      	b.n	8008cd2 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008cb2:	4619      	mov	r1, r3
 8008cb4:	6878      	ldr	r0, [r7, #4]
 8008cb6:	f000 fa6b 	bl	8009190 <USBD_StdEPReq>
      break;
 8008cba:	e00a      	b.n	8008cd2 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008cc2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008cc6:	b2db      	uxtb	r3, r3
 8008cc8:	4619      	mov	r1, r3
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f002 fd0e 	bl	800b6ec <USBD_LL_StallEP>
      break;
 8008cd0:	bf00      	nop
  }

  return USBD_OK;
 8008cd2:	2300      	movs	r3, #0
}
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	3708      	adds	r7, #8
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	bd80      	pop	{r7, pc}

08008cdc <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b086      	sub	sp, #24
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	60f8      	str	r0, [r7, #12]
 8008ce4:	460b      	mov	r3, r1
 8008ce6:	607a      	str	r2, [r7, #4]
 8008ce8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008cea:	7afb      	ldrb	r3, [r7, #11]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d14b      	bne.n	8008d88 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8008cf6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008cfe:	2b03      	cmp	r3, #3
 8008d00:	d134      	bne.n	8008d6c <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8008d02:	697b      	ldr	r3, [r7, #20]
 8008d04:	68da      	ldr	r2, [r3, #12]
 8008d06:	697b      	ldr	r3, [r7, #20]
 8008d08:	691b      	ldr	r3, [r3, #16]
 8008d0a:	429a      	cmp	r2, r3
 8008d0c:	d919      	bls.n	8008d42 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	68da      	ldr	r2, [r3, #12]
 8008d12:	697b      	ldr	r3, [r7, #20]
 8008d14:	691b      	ldr	r3, [r3, #16]
 8008d16:	1ad2      	subs	r2, r2, r3
 8008d18:	697b      	ldr	r3, [r7, #20]
 8008d1a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008d1c:	697b      	ldr	r3, [r7, #20]
 8008d1e:	68da      	ldr	r2, [r3, #12]
 8008d20:	697b      	ldr	r3, [r7, #20]
 8008d22:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008d24:	429a      	cmp	r2, r3
 8008d26:	d203      	bcs.n	8008d30 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8008d2c:	b29b      	uxth	r3, r3
 8008d2e:	e002      	b.n	8008d36 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008d30:	697b      	ldr	r3, [r7, #20]
 8008d32:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008d34:	b29b      	uxth	r3, r3
 8008d36:	461a      	mov	r2, r3
 8008d38:	6879      	ldr	r1, [r7, #4]
 8008d3a:	68f8      	ldr	r0, [r7, #12]
 8008d3c:	f000 ff4c 	bl	8009bd8 <USBD_CtlContinueRx>
 8008d40:	e038      	b.n	8008db4 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d48:	691b      	ldr	r3, [r3, #16]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d00a      	beq.n	8008d64 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008d54:	2b03      	cmp	r3, #3
 8008d56:	d105      	bne.n	8008d64 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d5e:	691b      	ldr	r3, [r3, #16]
 8008d60:	68f8      	ldr	r0, [r7, #12]
 8008d62:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008d64:	68f8      	ldr	r0, [r7, #12]
 8008d66:	f000 ff49 	bl	8009bfc <USBD_CtlSendStatus>
 8008d6a:	e023      	b.n	8008db4 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008d72:	2b05      	cmp	r3, #5
 8008d74:	d11e      	bne.n	8008db4 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	2200      	movs	r2, #0
 8008d7a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8008d7e:	2100      	movs	r1, #0
 8008d80:	68f8      	ldr	r0, [r7, #12]
 8008d82:	f002 fcb3 	bl	800b6ec <USBD_LL_StallEP>
 8008d86:	e015      	b.n	8008db4 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d8e:	699b      	ldr	r3, [r3, #24]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d00d      	beq.n	8008db0 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8008d9a:	2b03      	cmp	r3, #3
 8008d9c:	d108      	bne.n	8008db0 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008da4:	699b      	ldr	r3, [r3, #24]
 8008da6:	7afa      	ldrb	r2, [r7, #11]
 8008da8:	4611      	mov	r1, r2
 8008daa:	68f8      	ldr	r0, [r7, #12]
 8008dac:	4798      	blx	r3
 8008dae:	e001      	b.n	8008db4 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008db0:	2302      	movs	r3, #2
 8008db2:	e000      	b.n	8008db6 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8008db4:	2300      	movs	r3, #0
}
 8008db6:	4618      	mov	r0, r3
 8008db8:	3718      	adds	r7, #24
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	bd80      	pop	{r7, pc}

08008dbe <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008dbe:	b580      	push	{r7, lr}
 8008dc0:	b086      	sub	sp, #24
 8008dc2:	af00      	add	r7, sp, #0
 8008dc4:	60f8      	str	r0, [r7, #12]
 8008dc6:	460b      	mov	r3, r1
 8008dc8:	607a      	str	r2, [r7, #4]
 8008dca:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008dcc:	7afb      	ldrb	r3, [r7, #11]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d17f      	bne.n	8008ed2 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	3314      	adds	r3, #20
 8008dd6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008dde:	2b02      	cmp	r3, #2
 8008de0:	d15c      	bne.n	8008e9c <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8008de2:	697b      	ldr	r3, [r7, #20]
 8008de4:	68da      	ldr	r2, [r3, #12]
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	691b      	ldr	r3, [r3, #16]
 8008dea:	429a      	cmp	r2, r3
 8008dec:	d915      	bls.n	8008e1a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	68da      	ldr	r2, [r3, #12]
 8008df2:	697b      	ldr	r3, [r7, #20]
 8008df4:	691b      	ldr	r3, [r3, #16]
 8008df6:	1ad2      	subs	r2, r2, r3
 8008df8:	697b      	ldr	r3, [r7, #20]
 8008dfa:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008dfc:	697b      	ldr	r3, [r7, #20]
 8008dfe:	68db      	ldr	r3, [r3, #12]
 8008e00:	b29b      	uxth	r3, r3
 8008e02:	461a      	mov	r2, r3
 8008e04:	6879      	ldr	r1, [r7, #4]
 8008e06:	68f8      	ldr	r0, [r7, #12]
 8008e08:	f000 feb6 	bl	8009b78 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	2200      	movs	r2, #0
 8008e10:	2100      	movs	r1, #0
 8008e12:	68f8      	ldr	r0, [r7, #12]
 8008e14:	f002 fd16 	bl	800b844 <USBD_LL_PrepareReceive>
 8008e18:	e04e      	b.n	8008eb8 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008e1a:	697b      	ldr	r3, [r7, #20]
 8008e1c:	689b      	ldr	r3, [r3, #8]
 8008e1e:	697a      	ldr	r2, [r7, #20]
 8008e20:	6912      	ldr	r2, [r2, #16]
 8008e22:	fbb3 f1f2 	udiv	r1, r3, r2
 8008e26:	fb02 f201 	mul.w	r2, r2, r1
 8008e2a:	1a9b      	subs	r3, r3, r2
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d11c      	bne.n	8008e6a <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8008e30:	697b      	ldr	r3, [r7, #20]
 8008e32:	689a      	ldr	r2, [r3, #8]
 8008e34:	697b      	ldr	r3, [r7, #20]
 8008e36:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008e38:	429a      	cmp	r2, r3
 8008e3a:	d316      	bcc.n	8008e6a <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8008e3c:	697b      	ldr	r3, [r7, #20]
 8008e3e:	689a      	ldr	r2, [r3, #8]
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008e46:	429a      	cmp	r2, r3
 8008e48:	d20f      	bcs.n	8008e6a <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	2100      	movs	r1, #0
 8008e4e:	68f8      	ldr	r0, [r7, #12]
 8008e50:	f000 fe92 	bl	8009b78 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	2200      	movs	r2, #0
 8008e58:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	2200      	movs	r2, #0
 8008e60:	2100      	movs	r1, #0
 8008e62:	68f8      	ldr	r0, [r7, #12]
 8008e64:	f002 fcee 	bl	800b844 <USBD_LL_PrepareReceive>
 8008e68:	e026      	b.n	8008eb8 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e70:	68db      	ldr	r3, [r3, #12]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d00a      	beq.n	8008e8c <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008e7c:	2b03      	cmp	r3, #3
 8008e7e:	d105      	bne.n	8008e8c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e86:	68db      	ldr	r3, [r3, #12]
 8008e88:	68f8      	ldr	r0, [r7, #12]
 8008e8a:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8008e8c:	2180      	movs	r1, #128	; 0x80
 8008e8e:	68f8      	ldr	r0, [r7, #12]
 8008e90:	f002 fc2c 	bl	800b6ec <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8008e94:	68f8      	ldr	r0, [r7, #12]
 8008e96:	f000 fec4 	bl	8009c22 <USBD_CtlReceiveStatus>
 8008e9a:	e00d      	b.n	8008eb8 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008ea2:	2b04      	cmp	r3, #4
 8008ea4:	d004      	beq.n	8008eb0 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d103      	bne.n	8008eb8 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8008eb0:	2180      	movs	r1, #128	; 0x80
 8008eb2:	68f8      	ldr	r0, [r7, #12]
 8008eb4:	f002 fc1a 	bl	800b6ec <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008ebe:	2b01      	cmp	r3, #1
 8008ec0:	d11d      	bne.n	8008efe <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8008ec2:	68f8      	ldr	r0, [r7, #12]
 8008ec4:	f7ff fe83 	bl	8008bce <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	2200      	movs	r2, #0
 8008ecc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008ed0:	e015      	b.n	8008efe <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ed8:	695b      	ldr	r3, [r3, #20]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d00d      	beq.n	8008efa <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8008ee4:	2b03      	cmp	r3, #3
 8008ee6:	d108      	bne.n	8008efa <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008eee:	695b      	ldr	r3, [r3, #20]
 8008ef0:	7afa      	ldrb	r2, [r7, #11]
 8008ef2:	4611      	mov	r1, r2
 8008ef4:	68f8      	ldr	r0, [r7, #12]
 8008ef6:	4798      	blx	r3
 8008ef8:	e001      	b.n	8008efe <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008efa:	2302      	movs	r3, #2
 8008efc:	e000      	b.n	8008f00 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008efe:	2300      	movs	r3, #0
}
 8008f00:	4618      	mov	r0, r3
 8008f02:	3718      	adds	r7, #24
 8008f04:	46bd      	mov	sp, r7
 8008f06:	bd80      	pop	{r7, pc}

08008f08 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008f08:	b580      	push	{r7, lr}
 8008f0a:	b082      	sub	sp, #8
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008f10:	2340      	movs	r3, #64	; 0x40
 8008f12:	2200      	movs	r2, #0
 8008f14:	2100      	movs	r1, #0
 8008f16:	6878      	ldr	r0, [r7, #4]
 8008f18:	f002 fba3 	bl	800b662 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2201      	movs	r2, #1
 8008f20:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2240      	movs	r2, #64	; 0x40
 8008f28:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008f2c:	2340      	movs	r3, #64	; 0x40
 8008f2e:	2200      	movs	r2, #0
 8008f30:	2180      	movs	r1, #128	; 0x80
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	f002 fb95 	bl	800b662 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2201      	movs	r2, #1
 8008f3c:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	2240      	movs	r2, #64	; 0x40
 8008f42:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	2201      	movs	r2, #1
 8008f48:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2200      	movs	r2, #0
 8008f50:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2200      	movs	r2, #0
 8008f58:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d009      	beq.n	8008f80 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	687a      	ldr	r2, [r7, #4]
 8008f76:	6852      	ldr	r2, [r2, #4]
 8008f78:	b2d2      	uxtb	r2, r2
 8008f7a:	4611      	mov	r1, r2
 8008f7c:	6878      	ldr	r0, [r7, #4]
 8008f7e:	4798      	blx	r3
  }

  return USBD_OK;
 8008f80:	2300      	movs	r3, #0
}
 8008f82:	4618      	mov	r0, r3
 8008f84:	3708      	adds	r7, #8
 8008f86:	46bd      	mov	sp, r7
 8008f88:	bd80      	pop	{r7, pc}

08008f8a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008f8a:	b480      	push	{r7}
 8008f8c:	b083      	sub	sp, #12
 8008f8e:	af00      	add	r7, sp, #0
 8008f90:	6078      	str	r0, [r7, #4]
 8008f92:	460b      	mov	r3, r1
 8008f94:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	78fa      	ldrb	r2, [r7, #3]
 8008f9a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008f9c:	2300      	movs	r3, #0
}
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	370c      	adds	r7, #12
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	bc80      	pop	{r7}
 8008fa6:	4770      	bx	lr

08008fa8 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b083      	sub	sp, #12
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2204      	movs	r2, #4
 8008fc0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008fc4:	2300      	movs	r3, #0
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	370c      	adds	r7, #12
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bc80      	pop	{r7}
 8008fce:	4770      	bx	lr

08008fd0 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	b083      	sub	sp, #12
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008fde:	2b04      	cmp	r3, #4
 8008fe0:	d105      	bne.n	8008fee <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008fee:	2300      	movs	r3, #0
}
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	370c      	adds	r7, #12
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	bc80      	pop	{r7}
 8008ff8:	4770      	bx	lr

08008ffa <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008ffa:	b580      	push	{r7, lr}
 8008ffc:	b082      	sub	sp, #8
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009008:	2b03      	cmp	r3, #3
 800900a:	d10b      	bne.n	8009024 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009012:	69db      	ldr	r3, [r3, #28]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d005      	beq.n	8009024 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800901e:	69db      	ldr	r3, [r3, #28]
 8009020:	6878      	ldr	r0, [r7, #4]
 8009022:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009024:	2300      	movs	r3, #0
}
 8009026:	4618      	mov	r0, r3
 8009028:	3708      	adds	r7, #8
 800902a:	46bd      	mov	sp, r7
 800902c:	bd80      	pop	{r7, pc}
	...

08009030 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009030:	b580      	push	{r7, lr}
 8009032:	b084      	sub	sp, #16
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
 8009038:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800903a:	2300      	movs	r3, #0
 800903c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	781b      	ldrb	r3, [r3, #0]
 8009042:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009046:	2b20      	cmp	r3, #32
 8009048:	d004      	beq.n	8009054 <USBD_StdDevReq+0x24>
 800904a:	2b40      	cmp	r3, #64	; 0x40
 800904c:	d002      	beq.n	8009054 <USBD_StdDevReq+0x24>
 800904e:	2b00      	cmp	r3, #0
 8009050:	d008      	beq.n	8009064 <USBD_StdDevReq+0x34>
 8009052:	e04c      	b.n	80090ee <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800905a:	689b      	ldr	r3, [r3, #8]
 800905c:	6839      	ldr	r1, [r7, #0]
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	4798      	blx	r3
      break;
 8009062:	e049      	b.n	80090f8 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	785b      	ldrb	r3, [r3, #1]
 8009068:	2b09      	cmp	r3, #9
 800906a:	d83a      	bhi.n	80090e2 <USBD_StdDevReq+0xb2>
 800906c:	a201      	add	r2, pc, #4	; (adr r2, 8009074 <USBD_StdDevReq+0x44>)
 800906e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009072:	bf00      	nop
 8009074:	080090c5 	.word	0x080090c5
 8009078:	080090d9 	.word	0x080090d9
 800907c:	080090e3 	.word	0x080090e3
 8009080:	080090cf 	.word	0x080090cf
 8009084:	080090e3 	.word	0x080090e3
 8009088:	080090a7 	.word	0x080090a7
 800908c:	0800909d 	.word	0x0800909d
 8009090:	080090e3 	.word	0x080090e3
 8009094:	080090bb 	.word	0x080090bb
 8009098:	080090b1 	.word	0x080090b1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800909c:	6839      	ldr	r1, [r7, #0]
 800909e:	6878      	ldr	r0, [r7, #4]
 80090a0:	f000 f9d4 	bl	800944c <USBD_GetDescriptor>
          break;
 80090a4:	e022      	b.n	80090ec <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80090a6:	6839      	ldr	r1, [r7, #0]
 80090a8:	6878      	ldr	r0, [r7, #4]
 80090aa:	f000 fb37 	bl	800971c <USBD_SetAddress>
          break;
 80090ae:	e01d      	b.n	80090ec <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80090b0:	6839      	ldr	r1, [r7, #0]
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	f000 fb74 	bl	80097a0 <USBD_SetConfig>
          break;
 80090b8:	e018      	b.n	80090ec <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80090ba:	6839      	ldr	r1, [r7, #0]
 80090bc:	6878      	ldr	r0, [r7, #4]
 80090be:	f000 fbfd 	bl	80098bc <USBD_GetConfig>
          break;
 80090c2:	e013      	b.n	80090ec <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80090c4:	6839      	ldr	r1, [r7, #0]
 80090c6:	6878      	ldr	r0, [r7, #4]
 80090c8:	f000 fc2c 	bl	8009924 <USBD_GetStatus>
          break;
 80090cc:	e00e      	b.n	80090ec <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80090ce:	6839      	ldr	r1, [r7, #0]
 80090d0:	6878      	ldr	r0, [r7, #4]
 80090d2:	f000 fc5a 	bl	800998a <USBD_SetFeature>
          break;
 80090d6:	e009      	b.n	80090ec <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80090d8:	6839      	ldr	r1, [r7, #0]
 80090da:	6878      	ldr	r0, [r7, #4]
 80090dc:	f000 fc69 	bl	80099b2 <USBD_ClrFeature>
          break;
 80090e0:	e004      	b.n	80090ec <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80090e2:	6839      	ldr	r1, [r7, #0]
 80090e4:	6878      	ldr	r0, [r7, #4]
 80090e6:	f000 fcc1 	bl	8009a6c <USBD_CtlError>
          break;
 80090ea:	bf00      	nop
      }
      break;
 80090ec:	e004      	b.n	80090f8 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80090ee:	6839      	ldr	r1, [r7, #0]
 80090f0:	6878      	ldr	r0, [r7, #4]
 80090f2:	f000 fcbb 	bl	8009a6c <USBD_CtlError>
      break;
 80090f6:	bf00      	nop
  }

  return ret;
 80090f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80090fa:	4618      	mov	r0, r3
 80090fc:	3710      	adds	r7, #16
 80090fe:	46bd      	mov	sp, r7
 8009100:	bd80      	pop	{r7, pc}
 8009102:	bf00      	nop

08009104 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b084      	sub	sp, #16
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
 800910c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800910e:	2300      	movs	r3, #0
 8009110:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	781b      	ldrb	r3, [r3, #0]
 8009116:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800911a:	2b20      	cmp	r3, #32
 800911c:	d003      	beq.n	8009126 <USBD_StdItfReq+0x22>
 800911e:	2b40      	cmp	r3, #64	; 0x40
 8009120:	d001      	beq.n	8009126 <USBD_StdItfReq+0x22>
 8009122:	2b00      	cmp	r3, #0
 8009124:	d12a      	bne.n	800917c <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800912c:	3b01      	subs	r3, #1
 800912e:	2b02      	cmp	r3, #2
 8009130:	d81d      	bhi.n	800916e <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	889b      	ldrh	r3, [r3, #4]
 8009136:	b2db      	uxtb	r3, r3
 8009138:	2b01      	cmp	r3, #1
 800913a:	d813      	bhi.n	8009164 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009142:	689b      	ldr	r3, [r3, #8]
 8009144:	6839      	ldr	r1, [r7, #0]
 8009146:	6878      	ldr	r0, [r7, #4]
 8009148:	4798      	blx	r3
 800914a:	4603      	mov	r3, r0
 800914c:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	88db      	ldrh	r3, [r3, #6]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d110      	bne.n	8009178 <USBD_StdItfReq+0x74>
 8009156:	7bfb      	ldrb	r3, [r7, #15]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d10d      	bne.n	8009178 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 800915c:	6878      	ldr	r0, [r7, #4]
 800915e:	f000 fd4d 	bl	8009bfc <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009162:	e009      	b.n	8009178 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8009164:	6839      	ldr	r1, [r7, #0]
 8009166:	6878      	ldr	r0, [r7, #4]
 8009168:	f000 fc80 	bl	8009a6c <USBD_CtlError>
          break;
 800916c:	e004      	b.n	8009178 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800916e:	6839      	ldr	r1, [r7, #0]
 8009170:	6878      	ldr	r0, [r7, #4]
 8009172:	f000 fc7b 	bl	8009a6c <USBD_CtlError>
          break;
 8009176:	e000      	b.n	800917a <USBD_StdItfReq+0x76>
          break;
 8009178:	bf00      	nop
      }
      break;
 800917a:	e004      	b.n	8009186 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 800917c:	6839      	ldr	r1, [r7, #0]
 800917e:	6878      	ldr	r0, [r7, #4]
 8009180:	f000 fc74 	bl	8009a6c <USBD_CtlError>
      break;
 8009184:	bf00      	nop
  }

  return USBD_OK;
 8009186:	2300      	movs	r3, #0
}
 8009188:	4618      	mov	r0, r3
 800918a:	3710      	adds	r7, #16
 800918c:	46bd      	mov	sp, r7
 800918e:	bd80      	pop	{r7, pc}

08009190 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8009190:	b580      	push	{r7, lr}
 8009192:	b084      	sub	sp, #16
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
 8009198:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800919a:	2300      	movs	r3, #0
 800919c:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800919e:	683b      	ldr	r3, [r7, #0]
 80091a0:	889b      	ldrh	r3, [r3, #4]
 80091a2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	781b      	ldrb	r3, [r3, #0]
 80091a8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80091ac:	2b20      	cmp	r3, #32
 80091ae:	d004      	beq.n	80091ba <USBD_StdEPReq+0x2a>
 80091b0:	2b40      	cmp	r3, #64	; 0x40
 80091b2:	d002      	beq.n	80091ba <USBD_StdEPReq+0x2a>
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d008      	beq.n	80091ca <USBD_StdEPReq+0x3a>
 80091b8:	e13d      	b.n	8009436 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091c0:	689b      	ldr	r3, [r3, #8]
 80091c2:	6839      	ldr	r1, [r7, #0]
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	4798      	blx	r3
      break;
 80091c8:	e13a      	b.n	8009440 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80091ca:	683b      	ldr	r3, [r7, #0]
 80091cc:	781b      	ldrb	r3, [r3, #0]
 80091ce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80091d2:	2b20      	cmp	r3, #32
 80091d4:	d10a      	bne.n	80091ec <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091dc:	689b      	ldr	r3, [r3, #8]
 80091de:	6839      	ldr	r1, [r7, #0]
 80091e0:	6878      	ldr	r0, [r7, #4]
 80091e2:	4798      	blx	r3
 80091e4:	4603      	mov	r3, r0
 80091e6:	73fb      	strb	r3, [r7, #15]

        return ret;
 80091e8:	7bfb      	ldrb	r3, [r7, #15]
 80091ea:	e12a      	b.n	8009442 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	785b      	ldrb	r3, [r3, #1]
 80091f0:	2b01      	cmp	r3, #1
 80091f2:	d03e      	beq.n	8009272 <USBD_StdEPReq+0xe2>
 80091f4:	2b03      	cmp	r3, #3
 80091f6:	d002      	beq.n	80091fe <USBD_StdEPReq+0x6e>
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d070      	beq.n	80092de <USBD_StdEPReq+0x14e>
 80091fc:	e115      	b.n	800942a <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009204:	2b02      	cmp	r3, #2
 8009206:	d002      	beq.n	800920e <USBD_StdEPReq+0x7e>
 8009208:	2b03      	cmp	r3, #3
 800920a:	d015      	beq.n	8009238 <USBD_StdEPReq+0xa8>
 800920c:	e02b      	b.n	8009266 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800920e:	7bbb      	ldrb	r3, [r7, #14]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d00c      	beq.n	800922e <USBD_StdEPReq+0x9e>
 8009214:	7bbb      	ldrb	r3, [r7, #14]
 8009216:	2b80      	cmp	r3, #128	; 0x80
 8009218:	d009      	beq.n	800922e <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800921a:	7bbb      	ldrb	r3, [r7, #14]
 800921c:	4619      	mov	r1, r3
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f002 fa64 	bl	800b6ec <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009224:	2180      	movs	r1, #128	; 0x80
 8009226:	6878      	ldr	r0, [r7, #4]
 8009228:	f002 fa60 	bl	800b6ec <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800922c:	e020      	b.n	8009270 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800922e:	6839      	ldr	r1, [r7, #0]
 8009230:	6878      	ldr	r0, [r7, #4]
 8009232:	f000 fc1b 	bl	8009a6c <USBD_CtlError>
              break;
 8009236:	e01b      	b.n	8009270 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	885b      	ldrh	r3, [r3, #2]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d10e      	bne.n	800925e <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8009240:	7bbb      	ldrb	r3, [r7, #14]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d00b      	beq.n	800925e <USBD_StdEPReq+0xce>
 8009246:	7bbb      	ldrb	r3, [r7, #14]
 8009248:	2b80      	cmp	r3, #128	; 0x80
 800924a:	d008      	beq.n	800925e <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800924c:	683b      	ldr	r3, [r7, #0]
 800924e:	88db      	ldrh	r3, [r3, #6]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d104      	bne.n	800925e <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8009254:	7bbb      	ldrb	r3, [r7, #14]
 8009256:	4619      	mov	r1, r3
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f002 fa47 	bl	800b6ec <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800925e:	6878      	ldr	r0, [r7, #4]
 8009260:	f000 fccc 	bl	8009bfc <USBD_CtlSendStatus>

              break;
 8009264:	e004      	b.n	8009270 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8009266:	6839      	ldr	r1, [r7, #0]
 8009268:	6878      	ldr	r0, [r7, #4]
 800926a:	f000 fbff 	bl	8009a6c <USBD_CtlError>
              break;
 800926e:	bf00      	nop
          }
          break;
 8009270:	e0e0      	b.n	8009434 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009278:	2b02      	cmp	r3, #2
 800927a:	d002      	beq.n	8009282 <USBD_StdEPReq+0xf2>
 800927c:	2b03      	cmp	r3, #3
 800927e:	d015      	beq.n	80092ac <USBD_StdEPReq+0x11c>
 8009280:	e026      	b.n	80092d0 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009282:	7bbb      	ldrb	r3, [r7, #14]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d00c      	beq.n	80092a2 <USBD_StdEPReq+0x112>
 8009288:	7bbb      	ldrb	r3, [r7, #14]
 800928a:	2b80      	cmp	r3, #128	; 0x80
 800928c:	d009      	beq.n	80092a2 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800928e:	7bbb      	ldrb	r3, [r7, #14]
 8009290:	4619      	mov	r1, r3
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	f002 fa2a 	bl	800b6ec <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009298:	2180      	movs	r1, #128	; 0x80
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f002 fa26 	bl	800b6ec <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80092a0:	e01c      	b.n	80092dc <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 80092a2:	6839      	ldr	r1, [r7, #0]
 80092a4:	6878      	ldr	r0, [r7, #4]
 80092a6:	f000 fbe1 	bl	8009a6c <USBD_CtlError>
              break;
 80092aa:	e017      	b.n	80092dc <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	885b      	ldrh	r3, [r3, #2]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d112      	bne.n	80092da <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80092b4:	7bbb      	ldrb	r3, [r7, #14]
 80092b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d004      	beq.n	80092c8 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80092be:	7bbb      	ldrb	r3, [r7, #14]
 80092c0:	4619      	mov	r1, r3
 80092c2:	6878      	ldr	r0, [r7, #4]
 80092c4:	f002 fa31 	bl	800b72a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80092c8:	6878      	ldr	r0, [r7, #4]
 80092ca:	f000 fc97 	bl	8009bfc <USBD_CtlSendStatus>
              }
              break;
 80092ce:	e004      	b.n	80092da <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 80092d0:	6839      	ldr	r1, [r7, #0]
 80092d2:	6878      	ldr	r0, [r7, #4]
 80092d4:	f000 fbca 	bl	8009a6c <USBD_CtlError>
              break;
 80092d8:	e000      	b.n	80092dc <USBD_StdEPReq+0x14c>
              break;
 80092da:	bf00      	nop
          }
          break;
 80092dc:	e0aa      	b.n	8009434 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092e4:	2b02      	cmp	r3, #2
 80092e6:	d002      	beq.n	80092ee <USBD_StdEPReq+0x15e>
 80092e8:	2b03      	cmp	r3, #3
 80092ea:	d032      	beq.n	8009352 <USBD_StdEPReq+0x1c2>
 80092ec:	e097      	b.n	800941e <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80092ee:	7bbb      	ldrb	r3, [r7, #14]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d007      	beq.n	8009304 <USBD_StdEPReq+0x174>
 80092f4:	7bbb      	ldrb	r3, [r7, #14]
 80092f6:	2b80      	cmp	r3, #128	; 0x80
 80092f8:	d004      	beq.n	8009304 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 80092fa:	6839      	ldr	r1, [r7, #0]
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f000 fbb5 	bl	8009a6c <USBD_CtlError>
                break;
 8009302:	e091      	b.n	8009428 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009304:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009308:	2b00      	cmp	r3, #0
 800930a:	da0b      	bge.n	8009324 <USBD_StdEPReq+0x194>
 800930c:	7bbb      	ldrb	r3, [r7, #14]
 800930e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009312:	4613      	mov	r3, r2
 8009314:	009b      	lsls	r3, r3, #2
 8009316:	4413      	add	r3, r2
 8009318:	009b      	lsls	r3, r3, #2
 800931a:	3310      	adds	r3, #16
 800931c:	687a      	ldr	r2, [r7, #4]
 800931e:	4413      	add	r3, r2
 8009320:	3304      	adds	r3, #4
 8009322:	e00b      	b.n	800933c <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009324:	7bbb      	ldrb	r3, [r7, #14]
 8009326:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800932a:	4613      	mov	r3, r2
 800932c:	009b      	lsls	r3, r3, #2
 800932e:	4413      	add	r3, r2
 8009330:	009b      	lsls	r3, r3, #2
 8009332:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009336:	687a      	ldr	r2, [r7, #4]
 8009338:	4413      	add	r3, r2
 800933a:	3304      	adds	r3, #4
 800933c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800933e:	68bb      	ldr	r3, [r7, #8]
 8009340:	2200      	movs	r2, #0
 8009342:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	2202      	movs	r2, #2
 8009348:	4619      	mov	r1, r3
 800934a:	6878      	ldr	r0, [r7, #4]
 800934c:	f000 fbf8 	bl	8009b40 <USBD_CtlSendData>
              break;
 8009350:	e06a      	b.n	8009428 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009352:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009356:	2b00      	cmp	r3, #0
 8009358:	da11      	bge.n	800937e <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800935a:	7bbb      	ldrb	r3, [r7, #14]
 800935c:	f003 020f 	and.w	r2, r3, #15
 8009360:	6879      	ldr	r1, [r7, #4]
 8009362:	4613      	mov	r3, r2
 8009364:	009b      	lsls	r3, r3, #2
 8009366:	4413      	add	r3, r2
 8009368:	009b      	lsls	r3, r3, #2
 800936a:	440b      	add	r3, r1
 800936c:	3318      	adds	r3, #24
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d117      	bne.n	80093a4 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8009374:	6839      	ldr	r1, [r7, #0]
 8009376:	6878      	ldr	r0, [r7, #4]
 8009378:	f000 fb78 	bl	8009a6c <USBD_CtlError>
                  break;
 800937c:	e054      	b.n	8009428 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800937e:	7bbb      	ldrb	r3, [r7, #14]
 8009380:	f003 020f 	and.w	r2, r3, #15
 8009384:	6879      	ldr	r1, [r7, #4]
 8009386:	4613      	mov	r3, r2
 8009388:	009b      	lsls	r3, r3, #2
 800938a:	4413      	add	r3, r2
 800938c:	009b      	lsls	r3, r3, #2
 800938e:	440b      	add	r3, r1
 8009390:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d104      	bne.n	80093a4 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800939a:	6839      	ldr	r1, [r7, #0]
 800939c:	6878      	ldr	r0, [r7, #4]
 800939e:	f000 fb65 	bl	8009a6c <USBD_CtlError>
                  break;
 80093a2:	e041      	b.n	8009428 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80093a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	da0b      	bge.n	80093c4 <USBD_StdEPReq+0x234>
 80093ac:	7bbb      	ldrb	r3, [r7, #14]
 80093ae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80093b2:	4613      	mov	r3, r2
 80093b4:	009b      	lsls	r3, r3, #2
 80093b6:	4413      	add	r3, r2
 80093b8:	009b      	lsls	r3, r3, #2
 80093ba:	3310      	adds	r3, #16
 80093bc:	687a      	ldr	r2, [r7, #4]
 80093be:	4413      	add	r3, r2
 80093c0:	3304      	adds	r3, #4
 80093c2:	e00b      	b.n	80093dc <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80093c4:	7bbb      	ldrb	r3, [r7, #14]
 80093c6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80093ca:	4613      	mov	r3, r2
 80093cc:	009b      	lsls	r3, r3, #2
 80093ce:	4413      	add	r3, r2
 80093d0:	009b      	lsls	r3, r3, #2
 80093d2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80093d6:	687a      	ldr	r2, [r7, #4]
 80093d8:	4413      	add	r3, r2
 80093da:	3304      	adds	r3, #4
 80093dc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80093de:	7bbb      	ldrb	r3, [r7, #14]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d002      	beq.n	80093ea <USBD_StdEPReq+0x25a>
 80093e4:	7bbb      	ldrb	r3, [r7, #14]
 80093e6:	2b80      	cmp	r3, #128	; 0x80
 80093e8:	d103      	bne.n	80093f2 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 80093ea:	68bb      	ldr	r3, [r7, #8]
 80093ec:	2200      	movs	r2, #0
 80093ee:	601a      	str	r2, [r3, #0]
 80093f0:	e00e      	b.n	8009410 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80093f2:	7bbb      	ldrb	r3, [r7, #14]
 80093f4:	4619      	mov	r1, r3
 80093f6:	6878      	ldr	r0, [r7, #4]
 80093f8:	f002 f9b6 	bl	800b768 <USBD_LL_IsStallEP>
 80093fc:	4603      	mov	r3, r0
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d003      	beq.n	800940a <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8009402:	68bb      	ldr	r3, [r7, #8]
 8009404:	2201      	movs	r2, #1
 8009406:	601a      	str	r2, [r3, #0]
 8009408:	e002      	b.n	8009410 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800940a:	68bb      	ldr	r3, [r7, #8]
 800940c:	2200      	movs	r2, #0
 800940e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	2202      	movs	r2, #2
 8009414:	4619      	mov	r1, r3
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f000 fb92 	bl	8009b40 <USBD_CtlSendData>
              break;
 800941c:	e004      	b.n	8009428 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800941e:	6839      	ldr	r1, [r7, #0]
 8009420:	6878      	ldr	r0, [r7, #4]
 8009422:	f000 fb23 	bl	8009a6c <USBD_CtlError>
              break;
 8009426:	bf00      	nop
          }
          break;
 8009428:	e004      	b.n	8009434 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800942a:	6839      	ldr	r1, [r7, #0]
 800942c:	6878      	ldr	r0, [r7, #4]
 800942e:	f000 fb1d 	bl	8009a6c <USBD_CtlError>
          break;
 8009432:	bf00      	nop
      }
      break;
 8009434:	e004      	b.n	8009440 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8009436:	6839      	ldr	r1, [r7, #0]
 8009438:	6878      	ldr	r0, [r7, #4]
 800943a:	f000 fb17 	bl	8009a6c <USBD_CtlError>
      break;
 800943e:	bf00      	nop
  }

  return ret;
 8009440:	7bfb      	ldrb	r3, [r7, #15]
}
 8009442:	4618      	mov	r0, r3
 8009444:	3710      	adds	r7, #16
 8009446:	46bd      	mov	sp, r7
 8009448:	bd80      	pop	{r7, pc}
	...

0800944c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b084      	sub	sp, #16
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
 8009454:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009456:	2300      	movs	r3, #0
 8009458:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800945a:	2300      	movs	r3, #0
 800945c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800945e:	2300      	movs	r3, #0
 8009460:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	885b      	ldrh	r3, [r3, #2]
 8009466:	0a1b      	lsrs	r3, r3, #8
 8009468:	b29b      	uxth	r3, r3
 800946a:	3b01      	subs	r3, #1
 800946c:	2b06      	cmp	r3, #6
 800946e:	f200 8128 	bhi.w	80096c2 <USBD_GetDescriptor+0x276>
 8009472:	a201      	add	r2, pc, #4	; (adr r2, 8009478 <USBD_GetDescriptor+0x2c>)
 8009474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009478:	08009495 	.word	0x08009495
 800947c:	080094ad 	.word	0x080094ad
 8009480:	080094ed 	.word	0x080094ed
 8009484:	080096c3 	.word	0x080096c3
 8009488:	080096c3 	.word	0x080096c3
 800948c:	08009663 	.word	0x08009663
 8009490:	0800968f 	.word	0x0800968f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	687a      	ldr	r2, [r7, #4]
 800949e:	7c12      	ldrb	r2, [r2, #16]
 80094a0:	f107 0108 	add.w	r1, r7, #8
 80094a4:	4610      	mov	r0, r2
 80094a6:	4798      	blx	r3
 80094a8:	60f8      	str	r0, [r7, #12]
      break;
 80094aa:	e112      	b.n	80096d2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	7c1b      	ldrb	r3, [r3, #16]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d10d      	bne.n	80094d0 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80094ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094bc:	f107 0208 	add.w	r2, r7, #8
 80094c0:	4610      	mov	r0, r2
 80094c2:	4798      	blx	r3
 80094c4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	3301      	adds	r3, #1
 80094ca:	2202      	movs	r2, #2
 80094cc:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80094ce:	e100      	b.n	80096d2 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80094d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094d8:	f107 0208 	add.w	r2, r7, #8
 80094dc:	4610      	mov	r0, r2
 80094de:	4798      	blx	r3
 80094e0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	3301      	adds	r3, #1
 80094e6:	2202      	movs	r2, #2
 80094e8:	701a      	strb	r2, [r3, #0]
      break;
 80094ea:	e0f2      	b.n	80096d2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	885b      	ldrh	r3, [r3, #2]
 80094f0:	b2db      	uxtb	r3, r3
 80094f2:	2b05      	cmp	r3, #5
 80094f4:	f200 80ac 	bhi.w	8009650 <USBD_GetDescriptor+0x204>
 80094f8:	a201      	add	r2, pc, #4	; (adr r2, 8009500 <USBD_GetDescriptor+0xb4>)
 80094fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094fe:	bf00      	nop
 8009500:	08009519 	.word	0x08009519
 8009504:	0800954d 	.word	0x0800954d
 8009508:	08009581 	.word	0x08009581
 800950c:	080095b5 	.word	0x080095b5
 8009510:	080095e9 	.word	0x080095e9
 8009514:	0800961d 	.word	0x0800961d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800951e:	685b      	ldr	r3, [r3, #4]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d00b      	beq.n	800953c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800952a:	685b      	ldr	r3, [r3, #4]
 800952c:	687a      	ldr	r2, [r7, #4]
 800952e:	7c12      	ldrb	r2, [r2, #16]
 8009530:	f107 0108 	add.w	r1, r7, #8
 8009534:	4610      	mov	r0, r2
 8009536:	4798      	blx	r3
 8009538:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800953a:	e091      	b.n	8009660 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800953c:	6839      	ldr	r1, [r7, #0]
 800953e:	6878      	ldr	r0, [r7, #4]
 8009540:	f000 fa94 	bl	8009a6c <USBD_CtlError>
            err++;
 8009544:	7afb      	ldrb	r3, [r7, #11]
 8009546:	3301      	adds	r3, #1
 8009548:	72fb      	strb	r3, [r7, #11]
          break;
 800954a:	e089      	b.n	8009660 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009552:	689b      	ldr	r3, [r3, #8]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d00b      	beq.n	8009570 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800955e:	689b      	ldr	r3, [r3, #8]
 8009560:	687a      	ldr	r2, [r7, #4]
 8009562:	7c12      	ldrb	r2, [r2, #16]
 8009564:	f107 0108 	add.w	r1, r7, #8
 8009568:	4610      	mov	r0, r2
 800956a:	4798      	blx	r3
 800956c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800956e:	e077      	b.n	8009660 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009570:	6839      	ldr	r1, [r7, #0]
 8009572:	6878      	ldr	r0, [r7, #4]
 8009574:	f000 fa7a 	bl	8009a6c <USBD_CtlError>
            err++;
 8009578:	7afb      	ldrb	r3, [r7, #11]
 800957a:	3301      	adds	r3, #1
 800957c:	72fb      	strb	r3, [r7, #11]
          break;
 800957e:	e06f      	b.n	8009660 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009586:	68db      	ldr	r3, [r3, #12]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d00b      	beq.n	80095a4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009592:	68db      	ldr	r3, [r3, #12]
 8009594:	687a      	ldr	r2, [r7, #4]
 8009596:	7c12      	ldrb	r2, [r2, #16]
 8009598:	f107 0108 	add.w	r1, r7, #8
 800959c:	4610      	mov	r0, r2
 800959e:	4798      	blx	r3
 80095a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80095a2:	e05d      	b.n	8009660 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80095a4:	6839      	ldr	r1, [r7, #0]
 80095a6:	6878      	ldr	r0, [r7, #4]
 80095a8:	f000 fa60 	bl	8009a6c <USBD_CtlError>
            err++;
 80095ac:	7afb      	ldrb	r3, [r7, #11]
 80095ae:	3301      	adds	r3, #1
 80095b0:	72fb      	strb	r3, [r7, #11]
          break;
 80095b2:	e055      	b.n	8009660 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80095ba:	691b      	ldr	r3, [r3, #16]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d00b      	beq.n	80095d8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80095c6:	691b      	ldr	r3, [r3, #16]
 80095c8:	687a      	ldr	r2, [r7, #4]
 80095ca:	7c12      	ldrb	r2, [r2, #16]
 80095cc:	f107 0108 	add.w	r1, r7, #8
 80095d0:	4610      	mov	r0, r2
 80095d2:	4798      	blx	r3
 80095d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80095d6:	e043      	b.n	8009660 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80095d8:	6839      	ldr	r1, [r7, #0]
 80095da:	6878      	ldr	r0, [r7, #4]
 80095dc:	f000 fa46 	bl	8009a6c <USBD_CtlError>
            err++;
 80095e0:	7afb      	ldrb	r3, [r7, #11]
 80095e2:	3301      	adds	r3, #1
 80095e4:	72fb      	strb	r3, [r7, #11]
          break;
 80095e6:	e03b      	b.n	8009660 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80095ee:	695b      	ldr	r3, [r3, #20]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d00b      	beq.n	800960c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80095fa:	695b      	ldr	r3, [r3, #20]
 80095fc:	687a      	ldr	r2, [r7, #4]
 80095fe:	7c12      	ldrb	r2, [r2, #16]
 8009600:	f107 0108 	add.w	r1, r7, #8
 8009604:	4610      	mov	r0, r2
 8009606:	4798      	blx	r3
 8009608:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800960a:	e029      	b.n	8009660 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800960c:	6839      	ldr	r1, [r7, #0]
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	f000 fa2c 	bl	8009a6c <USBD_CtlError>
            err++;
 8009614:	7afb      	ldrb	r3, [r7, #11]
 8009616:	3301      	adds	r3, #1
 8009618:	72fb      	strb	r3, [r7, #11]
          break;
 800961a:	e021      	b.n	8009660 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009622:	699b      	ldr	r3, [r3, #24]
 8009624:	2b00      	cmp	r3, #0
 8009626:	d00b      	beq.n	8009640 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800962e:	699b      	ldr	r3, [r3, #24]
 8009630:	687a      	ldr	r2, [r7, #4]
 8009632:	7c12      	ldrb	r2, [r2, #16]
 8009634:	f107 0108 	add.w	r1, r7, #8
 8009638:	4610      	mov	r0, r2
 800963a:	4798      	blx	r3
 800963c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800963e:	e00f      	b.n	8009660 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009640:	6839      	ldr	r1, [r7, #0]
 8009642:	6878      	ldr	r0, [r7, #4]
 8009644:	f000 fa12 	bl	8009a6c <USBD_CtlError>
            err++;
 8009648:	7afb      	ldrb	r3, [r7, #11]
 800964a:	3301      	adds	r3, #1
 800964c:	72fb      	strb	r3, [r7, #11]
          break;
 800964e:	e007      	b.n	8009660 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8009650:	6839      	ldr	r1, [r7, #0]
 8009652:	6878      	ldr	r0, [r7, #4]
 8009654:	f000 fa0a 	bl	8009a6c <USBD_CtlError>
          err++;
 8009658:	7afb      	ldrb	r3, [r7, #11]
 800965a:	3301      	adds	r3, #1
 800965c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800965e:	e038      	b.n	80096d2 <USBD_GetDescriptor+0x286>
 8009660:	e037      	b.n	80096d2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	7c1b      	ldrb	r3, [r3, #16]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d109      	bne.n	800967e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009670:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009672:	f107 0208 	add.w	r2, r7, #8
 8009676:	4610      	mov	r0, r2
 8009678:	4798      	blx	r3
 800967a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800967c:	e029      	b.n	80096d2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800967e:	6839      	ldr	r1, [r7, #0]
 8009680:	6878      	ldr	r0, [r7, #4]
 8009682:	f000 f9f3 	bl	8009a6c <USBD_CtlError>
        err++;
 8009686:	7afb      	ldrb	r3, [r7, #11]
 8009688:	3301      	adds	r3, #1
 800968a:	72fb      	strb	r3, [r7, #11]
      break;
 800968c:	e021      	b.n	80096d2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	7c1b      	ldrb	r3, [r3, #16]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d10d      	bne.n	80096b2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800969c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800969e:	f107 0208 	add.w	r2, r7, #8
 80096a2:	4610      	mov	r0, r2
 80096a4:	4798      	blx	r3
 80096a6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	3301      	adds	r3, #1
 80096ac:	2207      	movs	r2, #7
 80096ae:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80096b0:	e00f      	b.n	80096d2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80096b2:	6839      	ldr	r1, [r7, #0]
 80096b4:	6878      	ldr	r0, [r7, #4]
 80096b6:	f000 f9d9 	bl	8009a6c <USBD_CtlError>
        err++;
 80096ba:	7afb      	ldrb	r3, [r7, #11]
 80096bc:	3301      	adds	r3, #1
 80096be:	72fb      	strb	r3, [r7, #11]
      break;
 80096c0:	e007      	b.n	80096d2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80096c2:	6839      	ldr	r1, [r7, #0]
 80096c4:	6878      	ldr	r0, [r7, #4]
 80096c6:	f000 f9d1 	bl	8009a6c <USBD_CtlError>
      err++;
 80096ca:	7afb      	ldrb	r3, [r7, #11]
 80096cc:	3301      	adds	r3, #1
 80096ce:	72fb      	strb	r3, [r7, #11]
      break;
 80096d0:	bf00      	nop
  }

  if (err != 0U)
 80096d2:	7afb      	ldrb	r3, [r7, #11]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d11c      	bne.n	8009712 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80096d8:	893b      	ldrh	r3, [r7, #8]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d011      	beq.n	8009702 <USBD_GetDescriptor+0x2b6>
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	88db      	ldrh	r3, [r3, #6]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d00d      	beq.n	8009702 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80096e6:	683b      	ldr	r3, [r7, #0]
 80096e8:	88da      	ldrh	r2, [r3, #6]
 80096ea:	893b      	ldrh	r3, [r7, #8]
 80096ec:	4293      	cmp	r3, r2
 80096ee:	bf28      	it	cs
 80096f0:	4613      	movcs	r3, r2
 80096f2:	b29b      	uxth	r3, r3
 80096f4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80096f6:	893b      	ldrh	r3, [r7, #8]
 80096f8:	461a      	mov	r2, r3
 80096fa:	68f9      	ldr	r1, [r7, #12]
 80096fc:	6878      	ldr	r0, [r7, #4]
 80096fe:	f000 fa1f 	bl	8009b40 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8009702:	683b      	ldr	r3, [r7, #0]
 8009704:	88db      	ldrh	r3, [r3, #6]
 8009706:	2b00      	cmp	r3, #0
 8009708:	d104      	bne.n	8009714 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	f000 fa76 	bl	8009bfc <USBD_CtlSendStatus>
 8009710:	e000      	b.n	8009714 <USBD_GetDescriptor+0x2c8>
    return;
 8009712:	bf00      	nop
    }
  }
}
 8009714:	3710      	adds	r7, #16
 8009716:	46bd      	mov	sp, r7
 8009718:	bd80      	pop	{r7, pc}
 800971a:	bf00      	nop

0800971c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b084      	sub	sp, #16
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
 8009724:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	889b      	ldrh	r3, [r3, #4]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d130      	bne.n	8009790 <USBD_SetAddress+0x74>
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	88db      	ldrh	r3, [r3, #6]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d12c      	bne.n	8009790 <USBD_SetAddress+0x74>
 8009736:	683b      	ldr	r3, [r7, #0]
 8009738:	885b      	ldrh	r3, [r3, #2]
 800973a:	2b7f      	cmp	r3, #127	; 0x7f
 800973c:	d828      	bhi.n	8009790 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	885b      	ldrh	r3, [r3, #2]
 8009742:	b2db      	uxtb	r3, r3
 8009744:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009748:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009750:	2b03      	cmp	r3, #3
 8009752:	d104      	bne.n	800975e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009754:	6839      	ldr	r1, [r7, #0]
 8009756:	6878      	ldr	r0, [r7, #4]
 8009758:	f000 f988 	bl	8009a6c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800975c:	e01c      	b.n	8009798 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	7bfa      	ldrb	r2, [r7, #15]
 8009762:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009766:	7bfb      	ldrb	r3, [r7, #15]
 8009768:	4619      	mov	r1, r3
 800976a:	6878      	ldr	r0, [r7, #4]
 800976c:	f002 f828 	bl	800b7c0 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	f000 fa43 	bl	8009bfc <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009776:	7bfb      	ldrb	r3, [r7, #15]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d004      	beq.n	8009786 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2202      	movs	r2, #2
 8009780:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009784:	e008      	b.n	8009798 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	2201      	movs	r2, #1
 800978a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800978e:	e003      	b.n	8009798 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009790:	6839      	ldr	r1, [r7, #0]
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	f000 f96a 	bl	8009a6c <USBD_CtlError>
  }
}
 8009798:	bf00      	nop
 800979a:	3710      	adds	r7, #16
 800979c:	46bd      	mov	sp, r7
 800979e:	bd80      	pop	{r7, pc}

080097a0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b082      	sub	sp, #8
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
 80097a8:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	885b      	ldrh	r3, [r3, #2]
 80097ae:	b2da      	uxtb	r2, r3
 80097b0:	4b41      	ldr	r3, [pc, #260]	; (80098b8 <USBD_SetConfig+0x118>)
 80097b2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80097b4:	4b40      	ldr	r3, [pc, #256]	; (80098b8 <USBD_SetConfig+0x118>)
 80097b6:	781b      	ldrb	r3, [r3, #0]
 80097b8:	2b01      	cmp	r3, #1
 80097ba:	d904      	bls.n	80097c6 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 80097bc:	6839      	ldr	r1, [r7, #0]
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	f000 f954 	bl	8009a6c <USBD_CtlError>
 80097c4:	e075      	b.n	80098b2 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80097cc:	2b02      	cmp	r3, #2
 80097ce:	d002      	beq.n	80097d6 <USBD_SetConfig+0x36>
 80097d0:	2b03      	cmp	r3, #3
 80097d2:	d023      	beq.n	800981c <USBD_SetConfig+0x7c>
 80097d4:	e062      	b.n	800989c <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80097d6:	4b38      	ldr	r3, [pc, #224]	; (80098b8 <USBD_SetConfig+0x118>)
 80097d8:	781b      	ldrb	r3, [r3, #0]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d01a      	beq.n	8009814 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 80097de:	4b36      	ldr	r3, [pc, #216]	; (80098b8 <USBD_SetConfig+0x118>)
 80097e0:	781b      	ldrb	r3, [r3, #0]
 80097e2:	461a      	mov	r2, r3
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2203      	movs	r2, #3
 80097ec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80097f0:	4b31      	ldr	r3, [pc, #196]	; (80098b8 <USBD_SetConfig+0x118>)
 80097f2:	781b      	ldrb	r3, [r3, #0]
 80097f4:	4619      	mov	r1, r3
 80097f6:	6878      	ldr	r0, [r7, #4]
 80097f8:	f7ff f9f3 	bl	8008be2 <USBD_SetClassConfig>
 80097fc:	4603      	mov	r3, r0
 80097fe:	2b02      	cmp	r3, #2
 8009800:	d104      	bne.n	800980c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8009802:	6839      	ldr	r1, [r7, #0]
 8009804:	6878      	ldr	r0, [r7, #4]
 8009806:	f000 f931 	bl	8009a6c <USBD_CtlError>
            return;
 800980a:	e052      	b.n	80098b2 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800980c:	6878      	ldr	r0, [r7, #4]
 800980e:	f000 f9f5 	bl	8009bfc <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009812:	e04e      	b.n	80098b2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009814:	6878      	ldr	r0, [r7, #4]
 8009816:	f000 f9f1 	bl	8009bfc <USBD_CtlSendStatus>
        break;
 800981a:	e04a      	b.n	80098b2 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800981c:	4b26      	ldr	r3, [pc, #152]	; (80098b8 <USBD_SetConfig+0x118>)
 800981e:	781b      	ldrb	r3, [r3, #0]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d112      	bne.n	800984a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2202      	movs	r2, #2
 8009828:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800982c:	4b22      	ldr	r3, [pc, #136]	; (80098b8 <USBD_SetConfig+0x118>)
 800982e:	781b      	ldrb	r3, [r3, #0]
 8009830:	461a      	mov	r2, r3
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8009836:	4b20      	ldr	r3, [pc, #128]	; (80098b8 <USBD_SetConfig+0x118>)
 8009838:	781b      	ldrb	r3, [r3, #0]
 800983a:	4619      	mov	r1, r3
 800983c:	6878      	ldr	r0, [r7, #4]
 800983e:	f7ff f9ef 	bl	8008c20 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8009842:	6878      	ldr	r0, [r7, #4]
 8009844:	f000 f9da 	bl	8009bfc <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009848:	e033      	b.n	80098b2 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800984a:	4b1b      	ldr	r3, [pc, #108]	; (80098b8 <USBD_SetConfig+0x118>)
 800984c:	781b      	ldrb	r3, [r3, #0]
 800984e:	461a      	mov	r2, r3
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	685b      	ldr	r3, [r3, #4]
 8009854:	429a      	cmp	r2, r3
 8009856:	d01d      	beq.n	8009894 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	685b      	ldr	r3, [r3, #4]
 800985c:	b2db      	uxtb	r3, r3
 800985e:	4619      	mov	r1, r3
 8009860:	6878      	ldr	r0, [r7, #4]
 8009862:	f7ff f9dd 	bl	8008c20 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8009866:	4b14      	ldr	r3, [pc, #80]	; (80098b8 <USBD_SetConfig+0x118>)
 8009868:	781b      	ldrb	r3, [r3, #0]
 800986a:	461a      	mov	r2, r3
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009870:	4b11      	ldr	r3, [pc, #68]	; (80098b8 <USBD_SetConfig+0x118>)
 8009872:	781b      	ldrb	r3, [r3, #0]
 8009874:	4619      	mov	r1, r3
 8009876:	6878      	ldr	r0, [r7, #4]
 8009878:	f7ff f9b3 	bl	8008be2 <USBD_SetClassConfig>
 800987c:	4603      	mov	r3, r0
 800987e:	2b02      	cmp	r3, #2
 8009880:	d104      	bne.n	800988c <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8009882:	6839      	ldr	r1, [r7, #0]
 8009884:	6878      	ldr	r0, [r7, #4]
 8009886:	f000 f8f1 	bl	8009a6c <USBD_CtlError>
            return;
 800988a:	e012      	b.n	80098b2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800988c:	6878      	ldr	r0, [r7, #4]
 800988e:	f000 f9b5 	bl	8009bfc <USBD_CtlSendStatus>
        break;
 8009892:	e00e      	b.n	80098b2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009894:	6878      	ldr	r0, [r7, #4]
 8009896:	f000 f9b1 	bl	8009bfc <USBD_CtlSendStatus>
        break;
 800989a:	e00a      	b.n	80098b2 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800989c:	6839      	ldr	r1, [r7, #0]
 800989e:	6878      	ldr	r0, [r7, #4]
 80098a0:	f000 f8e4 	bl	8009a6c <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80098a4:	4b04      	ldr	r3, [pc, #16]	; (80098b8 <USBD_SetConfig+0x118>)
 80098a6:	781b      	ldrb	r3, [r3, #0]
 80098a8:	4619      	mov	r1, r3
 80098aa:	6878      	ldr	r0, [r7, #4]
 80098ac:	f7ff f9b8 	bl	8008c20 <USBD_ClrClassConfig>
        break;
 80098b0:	bf00      	nop
    }
  }
}
 80098b2:	3708      	adds	r7, #8
 80098b4:	46bd      	mov	sp, r7
 80098b6:	bd80      	pop	{r7, pc}
 80098b8:	200005c4 	.word	0x200005c4

080098bc <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b082      	sub	sp, #8
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
 80098c4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80098c6:	683b      	ldr	r3, [r7, #0]
 80098c8:	88db      	ldrh	r3, [r3, #6]
 80098ca:	2b01      	cmp	r3, #1
 80098cc:	d004      	beq.n	80098d8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80098ce:	6839      	ldr	r1, [r7, #0]
 80098d0:	6878      	ldr	r0, [r7, #4]
 80098d2:	f000 f8cb 	bl	8009a6c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80098d6:	e021      	b.n	800991c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80098de:	2b01      	cmp	r3, #1
 80098e0:	db17      	blt.n	8009912 <USBD_GetConfig+0x56>
 80098e2:	2b02      	cmp	r3, #2
 80098e4:	dd02      	ble.n	80098ec <USBD_GetConfig+0x30>
 80098e6:	2b03      	cmp	r3, #3
 80098e8:	d00b      	beq.n	8009902 <USBD_GetConfig+0x46>
 80098ea:	e012      	b.n	8009912 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	2200      	movs	r2, #0
 80098f0:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	3308      	adds	r3, #8
 80098f6:	2201      	movs	r2, #1
 80098f8:	4619      	mov	r1, r3
 80098fa:	6878      	ldr	r0, [r7, #4]
 80098fc:	f000 f920 	bl	8009b40 <USBD_CtlSendData>
        break;
 8009900:	e00c      	b.n	800991c <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	3304      	adds	r3, #4
 8009906:	2201      	movs	r2, #1
 8009908:	4619      	mov	r1, r3
 800990a:	6878      	ldr	r0, [r7, #4]
 800990c:	f000 f918 	bl	8009b40 <USBD_CtlSendData>
        break;
 8009910:	e004      	b.n	800991c <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 8009912:	6839      	ldr	r1, [r7, #0]
 8009914:	6878      	ldr	r0, [r7, #4]
 8009916:	f000 f8a9 	bl	8009a6c <USBD_CtlError>
        break;
 800991a:	bf00      	nop
}
 800991c:	bf00      	nop
 800991e:	3708      	adds	r7, #8
 8009920:	46bd      	mov	sp, r7
 8009922:	bd80      	pop	{r7, pc}

08009924 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009924:	b580      	push	{r7, lr}
 8009926:	b082      	sub	sp, #8
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
 800992c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009934:	3b01      	subs	r3, #1
 8009936:	2b02      	cmp	r3, #2
 8009938:	d81e      	bhi.n	8009978 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800993a:	683b      	ldr	r3, [r7, #0]
 800993c:	88db      	ldrh	r3, [r3, #6]
 800993e:	2b02      	cmp	r3, #2
 8009940:	d004      	beq.n	800994c <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8009942:	6839      	ldr	r1, [r7, #0]
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f000 f891 	bl	8009a6c <USBD_CtlError>
        break;
 800994a:	e01a      	b.n	8009982 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2201      	movs	r2, #1
 8009950:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009958:	2b00      	cmp	r3, #0
 800995a:	d005      	beq.n	8009968 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	68db      	ldr	r3, [r3, #12]
 8009960:	f043 0202 	orr.w	r2, r3, #2
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	330c      	adds	r3, #12
 800996c:	2202      	movs	r2, #2
 800996e:	4619      	mov	r1, r3
 8009970:	6878      	ldr	r0, [r7, #4]
 8009972:	f000 f8e5 	bl	8009b40 <USBD_CtlSendData>
      break;
 8009976:	e004      	b.n	8009982 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8009978:	6839      	ldr	r1, [r7, #0]
 800997a:	6878      	ldr	r0, [r7, #4]
 800997c:	f000 f876 	bl	8009a6c <USBD_CtlError>
      break;
 8009980:	bf00      	nop
  }
}
 8009982:	bf00      	nop
 8009984:	3708      	adds	r7, #8
 8009986:	46bd      	mov	sp, r7
 8009988:	bd80      	pop	{r7, pc}

0800998a <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800998a:	b580      	push	{r7, lr}
 800998c:	b082      	sub	sp, #8
 800998e:	af00      	add	r7, sp, #0
 8009990:	6078      	str	r0, [r7, #4]
 8009992:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	885b      	ldrh	r3, [r3, #2]
 8009998:	2b01      	cmp	r3, #1
 800999a:	d106      	bne.n	80099aa <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2201      	movs	r2, #1
 80099a0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 80099a4:	6878      	ldr	r0, [r7, #4]
 80099a6:	f000 f929 	bl	8009bfc <USBD_CtlSendStatus>
  }
}
 80099aa:	bf00      	nop
 80099ac:	3708      	adds	r7, #8
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bd80      	pop	{r7, pc}

080099b2 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80099b2:	b580      	push	{r7, lr}
 80099b4:	b082      	sub	sp, #8
 80099b6:	af00      	add	r7, sp, #0
 80099b8:	6078      	str	r0, [r7, #4]
 80099ba:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80099c2:	3b01      	subs	r3, #1
 80099c4:	2b02      	cmp	r3, #2
 80099c6:	d80b      	bhi.n	80099e0 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	885b      	ldrh	r3, [r3, #2]
 80099cc:	2b01      	cmp	r3, #1
 80099ce:	d10c      	bne.n	80099ea <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2200      	movs	r2, #0
 80099d4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 80099d8:	6878      	ldr	r0, [r7, #4]
 80099da:	f000 f90f 	bl	8009bfc <USBD_CtlSendStatus>
      }
      break;
 80099de:	e004      	b.n	80099ea <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80099e0:	6839      	ldr	r1, [r7, #0]
 80099e2:	6878      	ldr	r0, [r7, #4]
 80099e4:	f000 f842 	bl	8009a6c <USBD_CtlError>
      break;
 80099e8:	e000      	b.n	80099ec <USBD_ClrFeature+0x3a>
      break;
 80099ea:	bf00      	nop
  }
}
 80099ec:	bf00      	nop
 80099ee:	3708      	adds	r7, #8
 80099f0:	46bd      	mov	sp, r7
 80099f2:	bd80      	pop	{r7, pc}

080099f4 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80099f4:	b480      	push	{r7}
 80099f6:	b083      	sub	sp, #12
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
 80099fc:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	781a      	ldrb	r2, [r3, #0]
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	785a      	ldrb	r2, [r3, #1]
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	3302      	adds	r3, #2
 8009a12:	781b      	ldrb	r3, [r3, #0]
 8009a14:	b29a      	uxth	r2, r3
 8009a16:	683b      	ldr	r3, [r7, #0]
 8009a18:	3303      	adds	r3, #3
 8009a1a:	781b      	ldrb	r3, [r3, #0]
 8009a1c:	b29b      	uxth	r3, r3
 8009a1e:	021b      	lsls	r3, r3, #8
 8009a20:	b29b      	uxth	r3, r3
 8009a22:	4413      	add	r3, r2
 8009a24:	b29a      	uxth	r2, r3
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8009a2a:	683b      	ldr	r3, [r7, #0]
 8009a2c:	3304      	adds	r3, #4
 8009a2e:	781b      	ldrb	r3, [r3, #0]
 8009a30:	b29a      	uxth	r2, r3
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	3305      	adds	r3, #5
 8009a36:	781b      	ldrb	r3, [r3, #0]
 8009a38:	b29b      	uxth	r3, r3
 8009a3a:	021b      	lsls	r3, r3, #8
 8009a3c:	b29b      	uxth	r3, r3
 8009a3e:	4413      	add	r3, r2
 8009a40:	b29a      	uxth	r2, r3
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	3306      	adds	r3, #6
 8009a4a:	781b      	ldrb	r3, [r3, #0]
 8009a4c:	b29a      	uxth	r2, r3
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	3307      	adds	r3, #7
 8009a52:	781b      	ldrb	r3, [r3, #0]
 8009a54:	b29b      	uxth	r3, r3
 8009a56:	021b      	lsls	r3, r3, #8
 8009a58:	b29b      	uxth	r3, r3
 8009a5a:	4413      	add	r3, r2
 8009a5c:	b29a      	uxth	r2, r3
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	80da      	strh	r2, [r3, #6]

}
 8009a62:	bf00      	nop
 8009a64:	370c      	adds	r7, #12
 8009a66:	46bd      	mov	sp, r7
 8009a68:	bc80      	pop	{r7}
 8009a6a:	4770      	bx	lr

08009a6c <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8009a6c:	b580      	push	{r7, lr}
 8009a6e:	b082      	sub	sp, #8
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	6078      	str	r0, [r7, #4]
 8009a74:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8009a76:	2180      	movs	r1, #128	; 0x80
 8009a78:	6878      	ldr	r0, [r7, #4]
 8009a7a:	f001 fe37 	bl	800b6ec <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009a7e:	2100      	movs	r1, #0
 8009a80:	6878      	ldr	r0, [r7, #4]
 8009a82:	f001 fe33 	bl	800b6ec <USBD_LL_StallEP>
}
 8009a86:	bf00      	nop
 8009a88:	3708      	adds	r7, #8
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	bd80      	pop	{r7, pc}

08009a8e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009a8e:	b580      	push	{r7, lr}
 8009a90:	b086      	sub	sp, #24
 8009a92:	af00      	add	r7, sp, #0
 8009a94:	60f8      	str	r0, [r7, #12]
 8009a96:	60b9      	str	r1, [r7, #8]
 8009a98:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d032      	beq.n	8009b0a <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8009aa4:	68f8      	ldr	r0, [r7, #12]
 8009aa6:	f000 f834 	bl	8009b12 <USBD_GetLen>
 8009aaa:	4603      	mov	r3, r0
 8009aac:	3301      	adds	r3, #1
 8009aae:	b29b      	uxth	r3, r3
 8009ab0:	005b      	lsls	r3, r3, #1
 8009ab2:	b29a      	uxth	r2, r3
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8009ab8:	7dfb      	ldrb	r3, [r7, #23]
 8009aba:	1c5a      	adds	r2, r3, #1
 8009abc:	75fa      	strb	r2, [r7, #23]
 8009abe:	461a      	mov	r2, r3
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	4413      	add	r3, r2
 8009ac4:	687a      	ldr	r2, [r7, #4]
 8009ac6:	7812      	ldrb	r2, [r2, #0]
 8009ac8:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8009aca:	7dfb      	ldrb	r3, [r7, #23]
 8009acc:	1c5a      	adds	r2, r3, #1
 8009ace:	75fa      	strb	r2, [r7, #23]
 8009ad0:	461a      	mov	r2, r3
 8009ad2:	68bb      	ldr	r3, [r7, #8]
 8009ad4:	4413      	add	r3, r2
 8009ad6:	2203      	movs	r2, #3
 8009ad8:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8009ada:	e012      	b.n	8009b02 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8009adc:	7dfb      	ldrb	r3, [r7, #23]
 8009ade:	1c5a      	adds	r2, r3, #1
 8009ae0:	75fa      	strb	r2, [r7, #23]
 8009ae2:	461a      	mov	r2, r3
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	441a      	add	r2, r3
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	1c59      	adds	r1, r3, #1
 8009aec:	60f9      	str	r1, [r7, #12]
 8009aee:	781b      	ldrb	r3, [r3, #0]
 8009af0:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8009af2:	7dfb      	ldrb	r3, [r7, #23]
 8009af4:	1c5a      	adds	r2, r3, #1
 8009af6:	75fa      	strb	r2, [r7, #23]
 8009af8:	461a      	mov	r2, r3
 8009afa:	68bb      	ldr	r3, [r7, #8]
 8009afc:	4413      	add	r3, r2
 8009afe:	2200      	movs	r2, #0
 8009b00:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	781b      	ldrb	r3, [r3, #0]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d1e8      	bne.n	8009adc <USBD_GetString+0x4e>
    }
  }
}
 8009b0a:	bf00      	nop
 8009b0c:	3718      	adds	r7, #24
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	bd80      	pop	{r7, pc}

08009b12 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009b12:	b480      	push	{r7}
 8009b14:	b085      	sub	sp, #20
 8009b16:	af00      	add	r7, sp, #0
 8009b18:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8009b1e:	e005      	b.n	8009b2c <USBD_GetLen+0x1a>
  {
    len++;
 8009b20:	7bfb      	ldrb	r3, [r7, #15]
 8009b22:	3301      	adds	r3, #1
 8009b24:	73fb      	strb	r3, [r7, #15]
    buf++;
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	3301      	adds	r3, #1
 8009b2a:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	781b      	ldrb	r3, [r3, #0]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d1f5      	bne.n	8009b20 <USBD_GetLen+0xe>
  }

  return len;
 8009b34:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b36:	4618      	mov	r0, r3
 8009b38:	3714      	adds	r7, #20
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	bc80      	pop	{r7}
 8009b3e:	4770      	bx	lr

08009b40 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b084      	sub	sp, #16
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	60f8      	str	r0, [r7, #12]
 8009b48:	60b9      	str	r1, [r7, #8]
 8009b4a:	4613      	mov	r3, r2
 8009b4c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	2202      	movs	r2, #2
 8009b52:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009b56:	88fa      	ldrh	r2, [r7, #6]
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8009b5c:	88fa      	ldrh	r2, [r7, #6]
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009b62:	88fb      	ldrh	r3, [r7, #6]
 8009b64:	68ba      	ldr	r2, [r7, #8]
 8009b66:	2100      	movs	r1, #0
 8009b68:	68f8      	ldr	r0, [r7, #12]
 8009b6a:	f001 fe48 	bl	800b7fe <USBD_LL_Transmit>

  return USBD_OK;
 8009b6e:	2300      	movs	r3, #0
}
 8009b70:	4618      	mov	r0, r3
 8009b72:	3710      	adds	r7, #16
 8009b74:	46bd      	mov	sp, r7
 8009b76:	bd80      	pop	{r7, pc}

08009b78 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b084      	sub	sp, #16
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	60f8      	str	r0, [r7, #12]
 8009b80:	60b9      	str	r1, [r7, #8]
 8009b82:	4613      	mov	r3, r2
 8009b84:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009b86:	88fb      	ldrh	r3, [r7, #6]
 8009b88:	68ba      	ldr	r2, [r7, #8]
 8009b8a:	2100      	movs	r1, #0
 8009b8c:	68f8      	ldr	r0, [r7, #12]
 8009b8e:	f001 fe36 	bl	800b7fe <USBD_LL_Transmit>

  return USBD_OK;
 8009b92:	2300      	movs	r3, #0
}
 8009b94:	4618      	mov	r0, r3
 8009b96:	3710      	adds	r7, #16
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	bd80      	pop	{r7, pc}

08009b9c <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b084      	sub	sp, #16
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	60f8      	str	r0, [r7, #12]
 8009ba4:	60b9      	str	r1, [r7, #8]
 8009ba6:	4613      	mov	r3, r2
 8009ba8:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	2203      	movs	r2, #3
 8009bae:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8009bb2:	88fa      	ldrh	r2, [r7, #6]
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8009bba:	88fa      	ldrh	r2, [r7, #6]
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009bc2:	88fb      	ldrh	r3, [r7, #6]
 8009bc4:	68ba      	ldr	r2, [r7, #8]
 8009bc6:	2100      	movs	r1, #0
 8009bc8:	68f8      	ldr	r0, [r7, #12]
 8009bca:	f001 fe3b 	bl	800b844 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009bce:	2300      	movs	r3, #0
}
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	3710      	adds	r7, #16
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	bd80      	pop	{r7, pc}

08009bd8 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b084      	sub	sp, #16
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	60f8      	str	r0, [r7, #12]
 8009be0:	60b9      	str	r1, [r7, #8]
 8009be2:	4613      	mov	r3, r2
 8009be4:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009be6:	88fb      	ldrh	r3, [r7, #6]
 8009be8:	68ba      	ldr	r2, [r7, #8]
 8009bea:	2100      	movs	r1, #0
 8009bec:	68f8      	ldr	r0, [r7, #12]
 8009bee:	f001 fe29 	bl	800b844 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009bf2:	2300      	movs	r3, #0
}
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	3710      	adds	r7, #16
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	bd80      	pop	{r7, pc}

08009bfc <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b082      	sub	sp, #8
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	2204      	movs	r2, #4
 8009c08:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	2200      	movs	r2, #0
 8009c10:	2100      	movs	r1, #0
 8009c12:	6878      	ldr	r0, [r7, #4]
 8009c14:	f001 fdf3 	bl	800b7fe <USBD_LL_Transmit>

  return USBD_OK;
 8009c18:	2300      	movs	r3, #0
}
 8009c1a:	4618      	mov	r0, r3
 8009c1c:	3708      	adds	r7, #8
 8009c1e:	46bd      	mov	sp, r7
 8009c20:	bd80      	pop	{r7, pc}

08009c22 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009c22:	b580      	push	{r7, lr}
 8009c24:	b082      	sub	sp, #8
 8009c26:	af00      	add	r7, sp, #0
 8009c28:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2205      	movs	r2, #5
 8009c2e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009c32:	2300      	movs	r3, #0
 8009c34:	2200      	movs	r2, #0
 8009c36:	2100      	movs	r1, #0
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	f001 fe03 	bl	800b844 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009c3e:	2300      	movs	r3, #0
}
 8009c40:	4618      	mov	r0, r3
 8009c42:	3708      	adds	r7, #8
 8009c44:	46bd      	mov	sp, r7
 8009c46:	bd80      	pop	{r7, pc}

08009c48 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009c48:	b480      	push	{r7}
 8009c4a:	b085      	sub	sp, #20
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	4603      	mov	r3, r0
 8009c50:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009c52:	2300      	movs	r3, #0
 8009c54:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009c56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009c5a:	2b84      	cmp	r3, #132	; 0x84
 8009c5c:	d005      	beq.n	8009c6a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009c5e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	4413      	add	r3, r2
 8009c66:	3303      	adds	r3, #3
 8009c68:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009c6a:	68fb      	ldr	r3, [r7, #12]
}
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	3714      	adds	r7, #20
 8009c70:	46bd      	mov	sp, r7
 8009c72:	bc80      	pop	{r7}
 8009c74:	4770      	bx	lr

08009c76 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009c76:	b580      	push	{r7, lr}
 8009c78:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009c7a:	f000 fe45 	bl	800a908 <vTaskStartScheduler>
  
  return osOK;
 8009c7e:	2300      	movs	r3, #0
}
 8009c80:	4618      	mov	r0, r3
 8009c82:	bd80      	pop	{r7, pc}

08009c84 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009c84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c86:	b089      	sub	sp, #36	; 0x24
 8009c88:	af04      	add	r7, sp, #16
 8009c8a:	6078      	str	r0, [r7, #4]
 8009c8c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	695b      	ldr	r3, [r3, #20]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d020      	beq.n	8009cd8 <osThreadCreate+0x54>
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	699b      	ldr	r3, [r3, #24]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d01c      	beq.n	8009cd8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	685c      	ldr	r4, [r3, #4]
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681d      	ldr	r5, [r3, #0]
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	691e      	ldr	r6, [r3, #16]
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	f7ff ffc9 	bl	8009c48 <makeFreeRtosPriority>
 8009cb6:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	695b      	ldr	r3, [r3, #20]
 8009cbc:	687a      	ldr	r2, [r7, #4]
 8009cbe:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009cc0:	9202      	str	r2, [sp, #8]
 8009cc2:	9301      	str	r3, [sp, #4]
 8009cc4:	9100      	str	r1, [sp, #0]
 8009cc6:	683b      	ldr	r3, [r7, #0]
 8009cc8:	4632      	mov	r2, r6
 8009cca:	4629      	mov	r1, r5
 8009ccc:	4620      	mov	r0, r4
 8009cce:	f000 fc61 	bl	800a594 <xTaskCreateStatic>
 8009cd2:	4603      	mov	r3, r0
 8009cd4:	60fb      	str	r3, [r7, #12]
 8009cd6:	e01c      	b.n	8009d12 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	685c      	ldr	r4, [r3, #4]
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009ce4:	b29e      	uxth	r6, r3
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009cec:	4618      	mov	r0, r3
 8009cee:	f7ff ffab 	bl	8009c48 <makeFreeRtosPriority>
 8009cf2:	4602      	mov	r2, r0
 8009cf4:	f107 030c 	add.w	r3, r7, #12
 8009cf8:	9301      	str	r3, [sp, #4]
 8009cfa:	9200      	str	r2, [sp, #0]
 8009cfc:	683b      	ldr	r3, [r7, #0]
 8009cfe:	4632      	mov	r2, r6
 8009d00:	4629      	mov	r1, r5
 8009d02:	4620      	mov	r0, r4
 8009d04:	f000 fc9f 	bl	800a646 <xTaskCreate>
 8009d08:	4603      	mov	r3, r0
 8009d0a:	2b01      	cmp	r3, #1
 8009d0c:	d001      	beq.n	8009d12 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	e000      	b.n	8009d14 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009d12:	68fb      	ldr	r3, [r7, #12]
}
 8009d14:	4618      	mov	r0, r3
 8009d16:	3714      	adds	r7, #20
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009d1c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b084      	sub	sp, #16
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d001      	beq.n	8009d32 <osDelay+0x16>
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	e000      	b.n	8009d34 <osDelay+0x18>
 8009d32:	2301      	movs	r3, #1
 8009d34:	4618      	mov	r0, r3
 8009d36:	f000 fdb3 	bl	800a8a0 <vTaskDelay>
  
  return osOK;
 8009d3a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	3710      	adds	r7, #16
 8009d40:	46bd      	mov	sp, r7
 8009d42:	bd80      	pop	{r7, pc}

08009d44 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009d44:	b480      	push	{r7}
 8009d46:	b083      	sub	sp, #12
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	f103 0208 	add.w	r2, r3, #8
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	f04f 32ff 	mov.w	r2, #4294967295
 8009d5c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	f103 0208 	add.w	r2, r3, #8
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	f103 0208 	add.w	r2, r3, #8
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	2200      	movs	r2, #0
 8009d76:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009d78:	bf00      	nop
 8009d7a:	370c      	adds	r7, #12
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	bc80      	pop	{r7}
 8009d80:	4770      	bx	lr

08009d82 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009d82:	b480      	push	{r7}
 8009d84:	b083      	sub	sp, #12
 8009d86:	af00      	add	r7, sp, #0
 8009d88:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009d90:	bf00      	nop
 8009d92:	370c      	adds	r7, #12
 8009d94:	46bd      	mov	sp, r7
 8009d96:	bc80      	pop	{r7}
 8009d98:	4770      	bx	lr

08009d9a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009d9a:	b480      	push	{r7}
 8009d9c:	b085      	sub	sp, #20
 8009d9e:	af00      	add	r7, sp, #0
 8009da0:	6078      	str	r0, [r7, #4]
 8009da2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	685b      	ldr	r3, [r3, #4]
 8009da8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009daa:	683b      	ldr	r3, [r7, #0]
 8009dac:	68fa      	ldr	r2, [r7, #12]
 8009dae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	689a      	ldr	r2, [r3, #8]
 8009db4:	683b      	ldr	r3, [r7, #0]
 8009db6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	689b      	ldr	r3, [r3, #8]
 8009dbc:	683a      	ldr	r2, [r7, #0]
 8009dbe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	683a      	ldr	r2, [r7, #0]
 8009dc4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	687a      	ldr	r2, [r7, #4]
 8009dca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	1c5a      	adds	r2, r3, #1
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	601a      	str	r2, [r3, #0]
}
 8009dd6:	bf00      	nop
 8009dd8:	3714      	adds	r7, #20
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	bc80      	pop	{r7}
 8009dde:	4770      	bx	lr

08009de0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009de0:	b480      	push	{r7}
 8009de2:	b085      	sub	sp, #20
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	6078      	str	r0, [r7, #4]
 8009de8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009df0:	68bb      	ldr	r3, [r7, #8]
 8009df2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009df6:	d103      	bne.n	8009e00 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	691b      	ldr	r3, [r3, #16]
 8009dfc:	60fb      	str	r3, [r7, #12]
 8009dfe:	e00c      	b.n	8009e1a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	3308      	adds	r3, #8
 8009e04:	60fb      	str	r3, [r7, #12]
 8009e06:	e002      	b.n	8009e0e <vListInsert+0x2e>
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	685b      	ldr	r3, [r3, #4]
 8009e0c:	60fb      	str	r3, [r7, #12]
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	685b      	ldr	r3, [r3, #4]
 8009e12:	681a      	ldr	r2, [r3, #0]
 8009e14:	68bb      	ldr	r3, [r7, #8]
 8009e16:	429a      	cmp	r2, r3
 8009e18:	d9f6      	bls.n	8009e08 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	685a      	ldr	r2, [r3, #4]
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	685b      	ldr	r3, [r3, #4]
 8009e26:	683a      	ldr	r2, [r7, #0]
 8009e28:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	68fa      	ldr	r2, [r7, #12]
 8009e2e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	683a      	ldr	r2, [r7, #0]
 8009e34:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8009e36:	683b      	ldr	r3, [r7, #0]
 8009e38:	687a      	ldr	r2, [r7, #4]
 8009e3a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	1c5a      	adds	r2, r3, #1
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	601a      	str	r2, [r3, #0]
}
 8009e46:	bf00      	nop
 8009e48:	3714      	adds	r7, #20
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	bc80      	pop	{r7}
 8009e4e:	4770      	bx	lr

08009e50 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009e50:	b480      	push	{r7}
 8009e52:	b085      	sub	sp, #20
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	691b      	ldr	r3, [r3, #16]
 8009e5c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	685b      	ldr	r3, [r3, #4]
 8009e62:	687a      	ldr	r2, [r7, #4]
 8009e64:	6892      	ldr	r2, [r2, #8]
 8009e66:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	689b      	ldr	r3, [r3, #8]
 8009e6c:	687a      	ldr	r2, [r7, #4]
 8009e6e:	6852      	ldr	r2, [r2, #4]
 8009e70:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	685a      	ldr	r2, [r3, #4]
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	429a      	cmp	r2, r3
 8009e7a:	d103      	bne.n	8009e84 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	689a      	ldr	r2, [r3, #8]
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	2200      	movs	r2, #0
 8009e88:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	1e5a      	subs	r2, r3, #1
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	681b      	ldr	r3, [r3, #0]
}
 8009e98:	4618      	mov	r0, r3
 8009e9a:	3714      	adds	r7, #20
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bc80      	pop	{r7}
 8009ea0:	4770      	bx	lr
	...

08009ea4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009ea4:	b480      	push	{r7}
 8009ea6:	b085      	sub	sp, #20
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	60f8      	str	r0, [r7, #12]
 8009eac:	60b9      	str	r1, [r7, #8]
 8009eae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	3b04      	subs	r3, #4
 8009eb4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009ebc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	3b04      	subs	r3, #4
 8009ec2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009ec4:	68bb      	ldr	r3, [r7, #8]
 8009ec6:	f023 0201 	bic.w	r2, r3, #1
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	3b04      	subs	r3, #4
 8009ed2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009ed4:	4a08      	ldr	r2, [pc, #32]	; (8009ef8 <pxPortInitialiseStack+0x54>)
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	3b14      	subs	r3, #20
 8009ede:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009ee0:	687a      	ldr	r2, [r7, #4]
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	3b20      	subs	r3, #32
 8009eea:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009eec:	68fb      	ldr	r3, [r7, #12]
}
 8009eee:	4618      	mov	r0, r3
 8009ef0:	3714      	adds	r7, #20
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bc80      	pop	{r7}
 8009ef6:	4770      	bx	lr
 8009ef8:	08009efd 	.word	0x08009efd

08009efc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009efc:	b480      	push	{r7}
 8009efe:	b085      	sub	sp, #20
 8009f00:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8009f02:	2300      	movs	r3, #0
 8009f04:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009f06:	4b10      	ldr	r3, [pc, #64]	; (8009f48 <prvTaskExitError+0x4c>)
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f0e:	d009      	beq.n	8009f24 <prvTaskExitError+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f14:	f383 8811 	msr	BASEPRI, r3
 8009f18:	f3bf 8f6f 	isb	sy
 8009f1c:	f3bf 8f4f 	dsb	sy
 8009f20:	60fb      	str	r3, [r7, #12]
 8009f22:	e7fe      	b.n	8009f22 <prvTaskExitError+0x26>
 8009f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f28:	f383 8811 	msr	BASEPRI, r3
 8009f2c:	f3bf 8f6f 	isb	sy
 8009f30:	f3bf 8f4f 	dsb	sy
 8009f34:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009f36:	bf00      	nop
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d0fc      	beq.n	8009f38 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009f3e:	bf00      	nop
 8009f40:	3714      	adds	r7, #20
 8009f42:	46bd      	mov	sp, r7
 8009f44:	bc80      	pop	{r7}
 8009f46:	4770      	bx	lr
 8009f48:	2000011c 	.word	0x2000011c
 8009f4c:	00000000 	.word	0x00000000

08009f50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009f50:	4b07      	ldr	r3, [pc, #28]	; (8009f70 <pxCurrentTCBConst2>)
 8009f52:	6819      	ldr	r1, [r3, #0]
 8009f54:	6808      	ldr	r0, [r1, #0]
 8009f56:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009f5a:	f380 8809 	msr	PSP, r0
 8009f5e:	f3bf 8f6f 	isb	sy
 8009f62:	f04f 0000 	mov.w	r0, #0
 8009f66:	f380 8811 	msr	BASEPRI, r0
 8009f6a:	f04e 0e0d 	orr.w	lr, lr, #13
 8009f6e:	4770      	bx	lr

08009f70 <pxCurrentTCBConst2>:
 8009f70:	200011e4 	.word	0x200011e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009f74:	bf00      	nop
 8009f76:	bf00      	nop

08009f78 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8009f78:	4806      	ldr	r0, [pc, #24]	; (8009f94 <prvPortStartFirstTask+0x1c>)
 8009f7a:	6800      	ldr	r0, [r0, #0]
 8009f7c:	6800      	ldr	r0, [r0, #0]
 8009f7e:	f380 8808 	msr	MSP, r0
 8009f82:	b662      	cpsie	i
 8009f84:	b661      	cpsie	f
 8009f86:	f3bf 8f4f 	dsb	sy
 8009f8a:	f3bf 8f6f 	isb	sy
 8009f8e:	df00      	svc	0
 8009f90:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009f92:	bf00      	nop
 8009f94:	e000ed08 	.word	0xe000ed08

08009f98 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b084      	sub	sp, #16
 8009f9c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009f9e:	4b31      	ldr	r3, [pc, #196]	; (800a064 <xPortStartScheduler+0xcc>)
 8009fa0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	781b      	ldrb	r3, [r3, #0]
 8009fa6:	b2db      	uxtb	r3, r3
 8009fa8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	22ff      	movs	r2, #255	; 0xff
 8009fae:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	781b      	ldrb	r3, [r3, #0]
 8009fb4:	b2db      	uxtb	r3, r3
 8009fb6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009fb8:	78fb      	ldrb	r3, [r7, #3]
 8009fba:	b2db      	uxtb	r3, r3
 8009fbc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009fc0:	b2da      	uxtb	r2, r3
 8009fc2:	4b29      	ldr	r3, [pc, #164]	; (800a068 <xPortStartScheduler+0xd0>)
 8009fc4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009fc6:	4b29      	ldr	r3, [pc, #164]	; (800a06c <xPortStartScheduler+0xd4>)
 8009fc8:	2207      	movs	r2, #7
 8009fca:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009fcc:	e009      	b.n	8009fe2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8009fce:	4b27      	ldr	r3, [pc, #156]	; (800a06c <xPortStartScheduler+0xd4>)
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	3b01      	subs	r3, #1
 8009fd4:	4a25      	ldr	r2, [pc, #148]	; (800a06c <xPortStartScheduler+0xd4>)
 8009fd6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009fd8:	78fb      	ldrb	r3, [r7, #3]
 8009fda:	b2db      	uxtb	r3, r3
 8009fdc:	005b      	lsls	r3, r3, #1
 8009fde:	b2db      	uxtb	r3, r3
 8009fe0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009fe2:	78fb      	ldrb	r3, [r7, #3]
 8009fe4:	b2db      	uxtb	r3, r3
 8009fe6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009fea:	2b80      	cmp	r3, #128	; 0x80
 8009fec:	d0ef      	beq.n	8009fce <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009fee:	4b1f      	ldr	r3, [pc, #124]	; (800a06c <xPortStartScheduler+0xd4>)
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	f1c3 0307 	rsb	r3, r3, #7
 8009ff6:	2b04      	cmp	r3, #4
 8009ff8:	d009      	beq.n	800a00e <xPortStartScheduler+0x76>
 8009ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ffe:	f383 8811 	msr	BASEPRI, r3
 800a002:	f3bf 8f6f 	isb	sy
 800a006:	f3bf 8f4f 	dsb	sy
 800a00a:	60bb      	str	r3, [r7, #8]
 800a00c:	e7fe      	b.n	800a00c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a00e:	4b17      	ldr	r3, [pc, #92]	; (800a06c <xPortStartScheduler+0xd4>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	021b      	lsls	r3, r3, #8
 800a014:	4a15      	ldr	r2, [pc, #84]	; (800a06c <xPortStartScheduler+0xd4>)
 800a016:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a018:	4b14      	ldr	r3, [pc, #80]	; (800a06c <xPortStartScheduler+0xd4>)
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a020:	4a12      	ldr	r2, [pc, #72]	; (800a06c <xPortStartScheduler+0xd4>)
 800a022:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	b2da      	uxtb	r2, r3
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a02c:	4a10      	ldr	r2, [pc, #64]	; (800a070 <xPortStartScheduler+0xd8>)
 800a02e:	4b10      	ldr	r3, [pc, #64]	; (800a070 <xPortStartScheduler+0xd8>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a036:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a038:	4a0d      	ldr	r2, [pc, #52]	; (800a070 <xPortStartScheduler+0xd8>)
 800a03a:	4b0d      	ldr	r3, [pc, #52]	; (800a070 <xPortStartScheduler+0xd8>)
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a042:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a044:	f000 f8b0 	bl	800a1a8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a048:	4b0a      	ldr	r3, [pc, #40]	; (800a074 <xPortStartScheduler+0xdc>)
 800a04a:	2200      	movs	r2, #0
 800a04c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a04e:	f7ff ff93 	bl	8009f78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a052:	f000 fe1d 	bl	800ac90 <vTaskSwitchContext>
	prvTaskExitError();
 800a056:	f7ff ff51 	bl	8009efc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a05a:	2300      	movs	r3, #0
}
 800a05c:	4618      	mov	r0, r3
 800a05e:	3710      	adds	r7, #16
 800a060:	46bd      	mov	sp, r7
 800a062:	bd80      	pop	{r7, pc}
 800a064:	e000e400 	.word	0xe000e400
 800a068:	200005c5 	.word	0x200005c5
 800a06c:	200005c8 	.word	0x200005c8
 800a070:	e000ed20 	.word	0xe000ed20
 800a074:	2000011c 	.word	0x2000011c

0800a078 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a078:	b480      	push	{r7}
 800a07a:	b083      	sub	sp, #12
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a082:	f383 8811 	msr	BASEPRI, r3
 800a086:	f3bf 8f6f 	isb	sy
 800a08a:	f3bf 8f4f 	dsb	sy
 800a08e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a090:	4b0e      	ldr	r3, [pc, #56]	; (800a0cc <vPortEnterCritical+0x54>)
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	3301      	adds	r3, #1
 800a096:	4a0d      	ldr	r2, [pc, #52]	; (800a0cc <vPortEnterCritical+0x54>)
 800a098:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a09a:	4b0c      	ldr	r3, [pc, #48]	; (800a0cc <vPortEnterCritical+0x54>)
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	2b01      	cmp	r3, #1
 800a0a0:	d10e      	bne.n	800a0c0 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a0a2:	4b0b      	ldr	r3, [pc, #44]	; (800a0d0 <vPortEnterCritical+0x58>)
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	b2db      	uxtb	r3, r3
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d009      	beq.n	800a0c0 <vPortEnterCritical+0x48>
 800a0ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0b0:	f383 8811 	msr	BASEPRI, r3
 800a0b4:	f3bf 8f6f 	isb	sy
 800a0b8:	f3bf 8f4f 	dsb	sy
 800a0bc:	603b      	str	r3, [r7, #0]
 800a0be:	e7fe      	b.n	800a0be <vPortEnterCritical+0x46>
	}
}
 800a0c0:	bf00      	nop
 800a0c2:	370c      	adds	r7, #12
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bc80      	pop	{r7}
 800a0c8:	4770      	bx	lr
 800a0ca:	bf00      	nop
 800a0cc:	2000011c 	.word	0x2000011c
 800a0d0:	e000ed04 	.word	0xe000ed04

0800a0d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a0d4:	b480      	push	{r7}
 800a0d6:	b083      	sub	sp, #12
 800a0d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a0da:	4b10      	ldr	r3, [pc, #64]	; (800a11c <vPortExitCritical+0x48>)
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d109      	bne.n	800a0f6 <vPortExitCritical+0x22>
 800a0e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0e6:	f383 8811 	msr	BASEPRI, r3
 800a0ea:	f3bf 8f6f 	isb	sy
 800a0ee:	f3bf 8f4f 	dsb	sy
 800a0f2:	607b      	str	r3, [r7, #4]
 800a0f4:	e7fe      	b.n	800a0f4 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800a0f6:	4b09      	ldr	r3, [pc, #36]	; (800a11c <vPortExitCritical+0x48>)
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	3b01      	subs	r3, #1
 800a0fc:	4a07      	ldr	r2, [pc, #28]	; (800a11c <vPortExitCritical+0x48>)
 800a0fe:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a100:	4b06      	ldr	r3, [pc, #24]	; (800a11c <vPortExitCritical+0x48>)
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	2b00      	cmp	r3, #0
 800a106:	d104      	bne.n	800a112 <vPortExitCritical+0x3e>
 800a108:	2300      	movs	r3, #0
 800a10a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800a112:	bf00      	nop
 800a114:	370c      	adds	r7, #12
 800a116:	46bd      	mov	sp, r7
 800a118:	bc80      	pop	{r7}
 800a11a:	4770      	bx	lr
 800a11c:	2000011c 	.word	0x2000011c

0800a120 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a120:	f3ef 8009 	mrs	r0, PSP
 800a124:	f3bf 8f6f 	isb	sy
 800a128:	4b0d      	ldr	r3, [pc, #52]	; (800a160 <pxCurrentTCBConst>)
 800a12a:	681a      	ldr	r2, [r3, #0]
 800a12c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a130:	6010      	str	r0, [r2, #0]
 800a132:	e92d 4008 	stmdb	sp!, {r3, lr}
 800a136:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a13a:	f380 8811 	msr	BASEPRI, r0
 800a13e:	f000 fda7 	bl	800ac90 <vTaskSwitchContext>
 800a142:	f04f 0000 	mov.w	r0, #0
 800a146:	f380 8811 	msr	BASEPRI, r0
 800a14a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a14e:	6819      	ldr	r1, [r3, #0]
 800a150:	6808      	ldr	r0, [r1, #0]
 800a152:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a156:	f380 8809 	msr	PSP, r0
 800a15a:	f3bf 8f6f 	isb	sy
 800a15e:	4770      	bx	lr

0800a160 <pxCurrentTCBConst>:
 800a160:	200011e4 	.word	0x200011e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a164:	bf00      	nop
 800a166:	bf00      	nop

0800a168 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	b082      	sub	sp, #8
 800a16c:	af00      	add	r7, sp, #0
	__asm volatile
 800a16e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a172:	f383 8811 	msr	BASEPRI, r3
 800a176:	f3bf 8f6f 	isb	sy
 800a17a:	f3bf 8f4f 	dsb	sy
 800a17e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a180:	f000 fcca 	bl	800ab18 <xTaskIncrementTick>
 800a184:	4603      	mov	r3, r0
 800a186:	2b00      	cmp	r3, #0
 800a188:	d003      	beq.n	800a192 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a18a:	4b06      	ldr	r3, [pc, #24]	; (800a1a4 <SysTick_Handler+0x3c>)
 800a18c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a190:	601a      	str	r2, [r3, #0]
 800a192:	2300      	movs	r3, #0
 800a194:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a196:	683b      	ldr	r3, [r7, #0]
 800a198:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800a19c:	bf00      	nop
 800a19e:	3708      	adds	r7, #8
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	bd80      	pop	{r7, pc}
 800a1a4:	e000ed04 	.word	0xe000ed04

0800a1a8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a1a8:	b480      	push	{r7}
 800a1aa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a1ac:	4b0a      	ldr	r3, [pc, #40]	; (800a1d8 <vPortSetupTimerInterrupt+0x30>)
 800a1ae:	2200      	movs	r2, #0
 800a1b0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a1b2:	4b0a      	ldr	r3, [pc, #40]	; (800a1dc <vPortSetupTimerInterrupt+0x34>)
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a1b8:	4a09      	ldr	r2, [pc, #36]	; (800a1e0 <vPortSetupTimerInterrupt+0x38>)
 800a1ba:	4b0a      	ldr	r3, [pc, #40]	; (800a1e4 <vPortSetupTimerInterrupt+0x3c>)
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	490a      	ldr	r1, [pc, #40]	; (800a1e8 <vPortSetupTimerInterrupt+0x40>)
 800a1c0:	fba1 1303 	umull	r1, r3, r1, r3
 800a1c4:	099b      	lsrs	r3, r3, #6
 800a1c6:	3b01      	subs	r3, #1
 800a1c8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a1ca:	4b03      	ldr	r3, [pc, #12]	; (800a1d8 <vPortSetupTimerInterrupt+0x30>)
 800a1cc:	2207      	movs	r2, #7
 800a1ce:	601a      	str	r2, [r3, #0]
}
 800a1d0:	bf00      	nop
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	bc80      	pop	{r7}
 800a1d6:	4770      	bx	lr
 800a1d8:	e000e010 	.word	0xe000e010
 800a1dc:	e000e018 	.word	0xe000e018
 800a1e0:	e000e014 	.word	0xe000e014
 800a1e4:	20000000 	.word	0x20000000
 800a1e8:	10624dd3 	.word	0x10624dd3

0800a1ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b08a      	sub	sp, #40	; 0x28
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a1f8:	f000 fbe4 	bl	800a9c4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a1fc:	4b57      	ldr	r3, [pc, #348]	; (800a35c <pvPortMalloc+0x170>)
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	2b00      	cmp	r3, #0
 800a202:	d101      	bne.n	800a208 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a204:	f000 f90c 	bl	800a420 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a208:	4b55      	ldr	r3, [pc, #340]	; (800a360 <pvPortMalloc+0x174>)
 800a20a:	681a      	ldr	r2, [r3, #0]
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	4013      	ands	r3, r2
 800a210:	2b00      	cmp	r3, #0
 800a212:	f040 808c 	bne.w	800a32e <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d01c      	beq.n	800a256 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800a21c:	2208      	movs	r2, #8
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	4413      	add	r3, r2
 800a222:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	f003 0307 	and.w	r3, r3, #7
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d013      	beq.n	800a256 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	f023 0307 	bic.w	r3, r3, #7
 800a234:	3308      	adds	r3, #8
 800a236:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	f003 0307 	and.w	r3, r3, #7
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d009      	beq.n	800a256 <pvPortMalloc+0x6a>
	__asm volatile
 800a242:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a246:	f383 8811 	msr	BASEPRI, r3
 800a24a:	f3bf 8f6f 	isb	sy
 800a24e:	f3bf 8f4f 	dsb	sy
 800a252:	617b      	str	r3, [r7, #20]
 800a254:	e7fe      	b.n	800a254 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d068      	beq.n	800a32e <pvPortMalloc+0x142>
 800a25c:	4b41      	ldr	r3, [pc, #260]	; (800a364 <pvPortMalloc+0x178>)
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	687a      	ldr	r2, [r7, #4]
 800a262:	429a      	cmp	r2, r3
 800a264:	d863      	bhi.n	800a32e <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a266:	4b40      	ldr	r3, [pc, #256]	; (800a368 <pvPortMalloc+0x17c>)
 800a268:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a26a:	4b3f      	ldr	r3, [pc, #252]	; (800a368 <pvPortMalloc+0x17c>)
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a270:	e004      	b.n	800a27c <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800a272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a274:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a27c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a27e:	685a      	ldr	r2, [r3, #4]
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	429a      	cmp	r2, r3
 800a284:	d203      	bcs.n	800a28e <pvPortMalloc+0xa2>
 800a286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d1f1      	bne.n	800a272 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a28e:	4b33      	ldr	r3, [pc, #204]	; (800a35c <pvPortMalloc+0x170>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a294:	429a      	cmp	r2, r3
 800a296:	d04a      	beq.n	800a32e <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a298:	6a3b      	ldr	r3, [r7, #32]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	2208      	movs	r2, #8
 800a29e:	4413      	add	r3, r2
 800a2a0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a2a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2a4:	681a      	ldr	r2, [r3, #0]
 800a2a6:	6a3b      	ldr	r3, [r7, #32]
 800a2a8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a2aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2ac:	685a      	ldr	r2, [r3, #4]
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	1ad2      	subs	r2, r2, r3
 800a2b2:	2308      	movs	r3, #8
 800a2b4:	005b      	lsls	r3, r3, #1
 800a2b6:	429a      	cmp	r2, r3
 800a2b8:	d91e      	bls.n	800a2f8 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a2ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	4413      	add	r3, r2
 800a2c0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a2c2:	69bb      	ldr	r3, [r7, #24]
 800a2c4:	f003 0307 	and.w	r3, r3, #7
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d009      	beq.n	800a2e0 <pvPortMalloc+0xf4>
 800a2cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2d0:	f383 8811 	msr	BASEPRI, r3
 800a2d4:	f3bf 8f6f 	isb	sy
 800a2d8:	f3bf 8f4f 	dsb	sy
 800a2dc:	613b      	str	r3, [r7, #16]
 800a2de:	e7fe      	b.n	800a2de <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a2e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2e2:	685a      	ldr	r2, [r3, #4]
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	1ad2      	subs	r2, r2, r3
 800a2e8:	69bb      	ldr	r3, [r7, #24]
 800a2ea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a2ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2ee:	687a      	ldr	r2, [r7, #4]
 800a2f0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a2f2:	69b8      	ldr	r0, [r7, #24]
 800a2f4:	f000 f8f6 	bl	800a4e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a2f8:	4b1a      	ldr	r3, [pc, #104]	; (800a364 <pvPortMalloc+0x178>)
 800a2fa:	681a      	ldr	r2, [r3, #0]
 800a2fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2fe:	685b      	ldr	r3, [r3, #4]
 800a300:	1ad3      	subs	r3, r2, r3
 800a302:	4a18      	ldr	r2, [pc, #96]	; (800a364 <pvPortMalloc+0x178>)
 800a304:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a306:	4b17      	ldr	r3, [pc, #92]	; (800a364 <pvPortMalloc+0x178>)
 800a308:	681a      	ldr	r2, [r3, #0]
 800a30a:	4b18      	ldr	r3, [pc, #96]	; (800a36c <pvPortMalloc+0x180>)
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	429a      	cmp	r2, r3
 800a310:	d203      	bcs.n	800a31a <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a312:	4b14      	ldr	r3, [pc, #80]	; (800a364 <pvPortMalloc+0x178>)
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	4a15      	ldr	r2, [pc, #84]	; (800a36c <pvPortMalloc+0x180>)
 800a318:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a31a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a31c:	685a      	ldr	r2, [r3, #4]
 800a31e:	4b10      	ldr	r3, [pc, #64]	; (800a360 <pvPortMalloc+0x174>)
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	431a      	orrs	r2, r3
 800a324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a326:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a32a:	2200      	movs	r2, #0
 800a32c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a32e:	f000 fb57 	bl	800a9e0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a332:	69fb      	ldr	r3, [r7, #28]
 800a334:	f003 0307 	and.w	r3, r3, #7
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d009      	beq.n	800a350 <pvPortMalloc+0x164>
 800a33c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a340:	f383 8811 	msr	BASEPRI, r3
 800a344:	f3bf 8f6f 	isb	sy
 800a348:	f3bf 8f4f 	dsb	sy
 800a34c:	60fb      	str	r3, [r7, #12]
 800a34e:	e7fe      	b.n	800a34e <pvPortMalloc+0x162>
	return pvReturn;
 800a350:	69fb      	ldr	r3, [r7, #28]
}
 800a352:	4618      	mov	r0, r3
 800a354:	3728      	adds	r7, #40	; 0x28
 800a356:	46bd      	mov	sp, r7
 800a358:	bd80      	pop	{r7, pc}
 800a35a:	bf00      	nop
 800a35c:	200011d4 	.word	0x200011d4
 800a360:	200011e0 	.word	0x200011e0
 800a364:	200011d8 	.word	0x200011d8
 800a368:	200011cc 	.word	0x200011cc
 800a36c:	200011dc 	.word	0x200011dc

0800a370 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a370:	b580      	push	{r7, lr}
 800a372:	b086      	sub	sp, #24
 800a374:	af00      	add	r7, sp, #0
 800a376:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d046      	beq.n	800a410 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a382:	2308      	movs	r3, #8
 800a384:	425b      	negs	r3, r3
 800a386:	697a      	ldr	r2, [r7, #20]
 800a388:	4413      	add	r3, r2
 800a38a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a38c:	697b      	ldr	r3, [r7, #20]
 800a38e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a390:	693b      	ldr	r3, [r7, #16]
 800a392:	685a      	ldr	r2, [r3, #4]
 800a394:	4b20      	ldr	r3, [pc, #128]	; (800a418 <vPortFree+0xa8>)
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	4013      	ands	r3, r2
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d109      	bne.n	800a3b2 <vPortFree+0x42>
 800a39e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3a2:	f383 8811 	msr	BASEPRI, r3
 800a3a6:	f3bf 8f6f 	isb	sy
 800a3aa:	f3bf 8f4f 	dsb	sy
 800a3ae:	60fb      	str	r3, [r7, #12]
 800a3b0:	e7fe      	b.n	800a3b0 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a3b2:	693b      	ldr	r3, [r7, #16]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d009      	beq.n	800a3ce <vPortFree+0x5e>
 800a3ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3be:	f383 8811 	msr	BASEPRI, r3
 800a3c2:	f3bf 8f6f 	isb	sy
 800a3c6:	f3bf 8f4f 	dsb	sy
 800a3ca:	60bb      	str	r3, [r7, #8]
 800a3cc:	e7fe      	b.n	800a3cc <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a3ce:	693b      	ldr	r3, [r7, #16]
 800a3d0:	685a      	ldr	r2, [r3, #4]
 800a3d2:	4b11      	ldr	r3, [pc, #68]	; (800a418 <vPortFree+0xa8>)
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	4013      	ands	r3, r2
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d019      	beq.n	800a410 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a3dc:	693b      	ldr	r3, [r7, #16]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d115      	bne.n	800a410 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a3e4:	693b      	ldr	r3, [r7, #16]
 800a3e6:	685a      	ldr	r2, [r3, #4]
 800a3e8:	4b0b      	ldr	r3, [pc, #44]	; (800a418 <vPortFree+0xa8>)
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	43db      	mvns	r3, r3
 800a3ee:	401a      	ands	r2, r3
 800a3f0:	693b      	ldr	r3, [r7, #16]
 800a3f2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a3f4:	f000 fae6 	bl	800a9c4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a3f8:	693b      	ldr	r3, [r7, #16]
 800a3fa:	685a      	ldr	r2, [r3, #4]
 800a3fc:	4b07      	ldr	r3, [pc, #28]	; (800a41c <vPortFree+0xac>)
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	4413      	add	r3, r2
 800a402:	4a06      	ldr	r2, [pc, #24]	; (800a41c <vPortFree+0xac>)
 800a404:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a406:	6938      	ldr	r0, [r7, #16]
 800a408:	f000 f86c 	bl	800a4e4 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a40c:	f000 fae8 	bl	800a9e0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a410:	bf00      	nop
 800a412:	3718      	adds	r7, #24
 800a414:	46bd      	mov	sp, r7
 800a416:	bd80      	pop	{r7, pc}
 800a418:	200011e0 	.word	0x200011e0
 800a41c:	200011d8 	.word	0x200011d8

0800a420 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a420:	b480      	push	{r7}
 800a422:	b085      	sub	sp, #20
 800a424:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a426:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800a42a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a42c:	4b27      	ldr	r3, [pc, #156]	; (800a4cc <prvHeapInit+0xac>)
 800a42e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	f003 0307 	and.w	r3, r3, #7
 800a436:	2b00      	cmp	r3, #0
 800a438:	d00c      	beq.n	800a454 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	3307      	adds	r3, #7
 800a43e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	f023 0307 	bic.w	r3, r3, #7
 800a446:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a448:	68ba      	ldr	r2, [r7, #8]
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	1ad3      	subs	r3, r2, r3
 800a44e:	4a1f      	ldr	r2, [pc, #124]	; (800a4cc <prvHeapInit+0xac>)
 800a450:	4413      	add	r3, r2
 800a452:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a458:	4a1d      	ldr	r2, [pc, #116]	; (800a4d0 <prvHeapInit+0xb0>)
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a45e:	4b1c      	ldr	r3, [pc, #112]	; (800a4d0 <prvHeapInit+0xb0>)
 800a460:	2200      	movs	r2, #0
 800a462:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a464:	687a      	ldr	r2, [r7, #4]
 800a466:	68bb      	ldr	r3, [r7, #8]
 800a468:	4413      	add	r3, r2
 800a46a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a46c:	2208      	movs	r2, #8
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	1a9b      	subs	r3, r3, r2
 800a472:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	f023 0307 	bic.w	r3, r3, #7
 800a47a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	4a15      	ldr	r2, [pc, #84]	; (800a4d4 <prvHeapInit+0xb4>)
 800a480:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a482:	4b14      	ldr	r3, [pc, #80]	; (800a4d4 <prvHeapInit+0xb4>)
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	2200      	movs	r2, #0
 800a488:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a48a:	4b12      	ldr	r3, [pc, #72]	; (800a4d4 <prvHeapInit+0xb4>)
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	2200      	movs	r2, #0
 800a490:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a496:	683b      	ldr	r3, [r7, #0]
 800a498:	68fa      	ldr	r2, [r7, #12]
 800a49a:	1ad2      	subs	r2, r2, r3
 800a49c:	683b      	ldr	r3, [r7, #0]
 800a49e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a4a0:	4b0c      	ldr	r3, [pc, #48]	; (800a4d4 <prvHeapInit+0xb4>)
 800a4a2:	681a      	ldr	r2, [r3, #0]
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a4a8:	683b      	ldr	r3, [r7, #0]
 800a4aa:	685b      	ldr	r3, [r3, #4]
 800a4ac:	4a0a      	ldr	r2, [pc, #40]	; (800a4d8 <prvHeapInit+0xb8>)
 800a4ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a4b0:	683b      	ldr	r3, [r7, #0]
 800a4b2:	685b      	ldr	r3, [r3, #4]
 800a4b4:	4a09      	ldr	r2, [pc, #36]	; (800a4dc <prvHeapInit+0xbc>)
 800a4b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a4b8:	4b09      	ldr	r3, [pc, #36]	; (800a4e0 <prvHeapInit+0xc0>)
 800a4ba:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a4be:	601a      	str	r2, [r3, #0]
}
 800a4c0:	bf00      	nop
 800a4c2:	3714      	adds	r7, #20
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	bc80      	pop	{r7}
 800a4c8:	4770      	bx	lr
 800a4ca:	bf00      	nop
 800a4cc:	200005cc 	.word	0x200005cc
 800a4d0:	200011cc 	.word	0x200011cc
 800a4d4:	200011d4 	.word	0x200011d4
 800a4d8:	200011dc 	.word	0x200011dc
 800a4dc:	200011d8 	.word	0x200011d8
 800a4e0:	200011e0 	.word	0x200011e0

0800a4e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a4e4:	b480      	push	{r7}
 800a4e6:	b085      	sub	sp, #20
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a4ec:	4b27      	ldr	r3, [pc, #156]	; (800a58c <prvInsertBlockIntoFreeList+0xa8>)
 800a4ee:	60fb      	str	r3, [r7, #12]
 800a4f0:	e002      	b.n	800a4f8 <prvInsertBlockIntoFreeList+0x14>
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	60fb      	str	r3, [r7, #12]
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	681a      	ldr	r2, [r3, #0]
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	429a      	cmp	r2, r3
 800a500:	d3f7      	bcc.n	800a4f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	685b      	ldr	r3, [r3, #4]
 800a50a:	68ba      	ldr	r2, [r7, #8]
 800a50c:	441a      	add	r2, r3
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	429a      	cmp	r2, r3
 800a512:	d108      	bne.n	800a526 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	685a      	ldr	r2, [r3, #4]
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	685b      	ldr	r3, [r3, #4]
 800a51c:	441a      	add	r2, r3
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	685b      	ldr	r3, [r3, #4]
 800a52e:	68ba      	ldr	r2, [r7, #8]
 800a530:	441a      	add	r2, r3
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	429a      	cmp	r2, r3
 800a538:	d118      	bne.n	800a56c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	681a      	ldr	r2, [r3, #0]
 800a53e:	4b14      	ldr	r3, [pc, #80]	; (800a590 <prvInsertBlockIntoFreeList+0xac>)
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	429a      	cmp	r2, r3
 800a544:	d00d      	beq.n	800a562 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	685a      	ldr	r2, [r3, #4]
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	685b      	ldr	r3, [r3, #4]
 800a550:	441a      	add	r2, r3
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	681a      	ldr	r2, [r3, #0]
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	601a      	str	r2, [r3, #0]
 800a560:	e008      	b.n	800a574 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a562:	4b0b      	ldr	r3, [pc, #44]	; (800a590 <prvInsertBlockIntoFreeList+0xac>)
 800a564:	681a      	ldr	r2, [r3, #0]
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	601a      	str	r2, [r3, #0]
 800a56a:	e003      	b.n	800a574 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	681a      	ldr	r2, [r3, #0]
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a574:	68fa      	ldr	r2, [r7, #12]
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	429a      	cmp	r2, r3
 800a57a:	d002      	beq.n	800a582 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	687a      	ldr	r2, [r7, #4]
 800a580:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a582:	bf00      	nop
 800a584:	3714      	adds	r7, #20
 800a586:	46bd      	mov	sp, r7
 800a588:	bc80      	pop	{r7}
 800a58a:	4770      	bx	lr
 800a58c:	200011cc 	.word	0x200011cc
 800a590:	200011d4 	.word	0x200011d4

0800a594 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a594:	b580      	push	{r7, lr}
 800a596:	b08e      	sub	sp, #56	; 0x38
 800a598:	af04      	add	r7, sp, #16
 800a59a:	60f8      	str	r0, [r7, #12]
 800a59c:	60b9      	str	r1, [r7, #8]
 800a59e:	607a      	str	r2, [r7, #4]
 800a5a0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a5a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d109      	bne.n	800a5bc <xTaskCreateStatic+0x28>
 800a5a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5ac:	f383 8811 	msr	BASEPRI, r3
 800a5b0:	f3bf 8f6f 	isb	sy
 800a5b4:	f3bf 8f4f 	dsb	sy
 800a5b8:	623b      	str	r3, [r7, #32]
 800a5ba:	e7fe      	b.n	800a5ba <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800a5bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d109      	bne.n	800a5d6 <xTaskCreateStatic+0x42>
 800a5c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5c6:	f383 8811 	msr	BASEPRI, r3
 800a5ca:	f3bf 8f6f 	isb	sy
 800a5ce:	f3bf 8f4f 	dsb	sy
 800a5d2:	61fb      	str	r3, [r7, #28]
 800a5d4:	e7fe      	b.n	800a5d4 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a5d6:	2354      	movs	r3, #84	; 0x54
 800a5d8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a5da:	693b      	ldr	r3, [r7, #16]
 800a5dc:	2b54      	cmp	r3, #84	; 0x54
 800a5de:	d009      	beq.n	800a5f4 <xTaskCreateStatic+0x60>
 800a5e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5e4:	f383 8811 	msr	BASEPRI, r3
 800a5e8:	f3bf 8f6f 	isb	sy
 800a5ec:	f3bf 8f4f 	dsb	sy
 800a5f0:	61bb      	str	r3, [r7, #24]
 800a5f2:	e7fe      	b.n	800a5f2 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a5f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d01e      	beq.n	800a638 <xTaskCreateStatic+0xa4>
 800a5fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d01b      	beq.n	800a638 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a600:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a602:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a606:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a608:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a60a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a60c:	2202      	movs	r2, #2
 800a60e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a612:	2300      	movs	r3, #0
 800a614:	9303      	str	r3, [sp, #12]
 800a616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a618:	9302      	str	r3, [sp, #8]
 800a61a:	f107 0314 	add.w	r3, r7, #20
 800a61e:	9301      	str	r3, [sp, #4]
 800a620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a622:	9300      	str	r3, [sp, #0]
 800a624:	683b      	ldr	r3, [r7, #0]
 800a626:	687a      	ldr	r2, [r7, #4]
 800a628:	68b9      	ldr	r1, [r7, #8]
 800a62a:	68f8      	ldr	r0, [r7, #12]
 800a62c:	f000 f850 	bl	800a6d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a630:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a632:	f000 f8cb 	bl	800a7cc <prvAddNewTaskToReadyList>
 800a636:	e001      	b.n	800a63c <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 800a638:	2300      	movs	r3, #0
 800a63a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a63c:	697b      	ldr	r3, [r7, #20]
	}
 800a63e:	4618      	mov	r0, r3
 800a640:	3728      	adds	r7, #40	; 0x28
 800a642:	46bd      	mov	sp, r7
 800a644:	bd80      	pop	{r7, pc}

0800a646 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a646:	b580      	push	{r7, lr}
 800a648:	b08c      	sub	sp, #48	; 0x30
 800a64a:	af04      	add	r7, sp, #16
 800a64c:	60f8      	str	r0, [r7, #12]
 800a64e:	60b9      	str	r1, [r7, #8]
 800a650:	603b      	str	r3, [r7, #0]
 800a652:	4613      	mov	r3, r2
 800a654:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a656:	88fb      	ldrh	r3, [r7, #6]
 800a658:	009b      	lsls	r3, r3, #2
 800a65a:	4618      	mov	r0, r3
 800a65c:	f7ff fdc6 	bl	800a1ec <pvPortMalloc>
 800a660:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a662:	697b      	ldr	r3, [r7, #20]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d00e      	beq.n	800a686 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800a668:	2054      	movs	r0, #84	; 0x54
 800a66a:	f7ff fdbf 	bl	800a1ec <pvPortMalloc>
 800a66e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a670:	69fb      	ldr	r3, [r7, #28]
 800a672:	2b00      	cmp	r3, #0
 800a674:	d003      	beq.n	800a67e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a676:	69fb      	ldr	r3, [r7, #28]
 800a678:	697a      	ldr	r2, [r7, #20]
 800a67a:	631a      	str	r2, [r3, #48]	; 0x30
 800a67c:	e005      	b.n	800a68a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a67e:	6978      	ldr	r0, [r7, #20]
 800a680:	f7ff fe76 	bl	800a370 <vPortFree>
 800a684:	e001      	b.n	800a68a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a686:	2300      	movs	r3, #0
 800a688:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a68a:	69fb      	ldr	r3, [r7, #28]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d017      	beq.n	800a6c0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a690:	69fb      	ldr	r3, [r7, #28]
 800a692:	2200      	movs	r2, #0
 800a694:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a698:	88fa      	ldrh	r2, [r7, #6]
 800a69a:	2300      	movs	r3, #0
 800a69c:	9303      	str	r3, [sp, #12]
 800a69e:	69fb      	ldr	r3, [r7, #28]
 800a6a0:	9302      	str	r3, [sp, #8]
 800a6a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6a4:	9301      	str	r3, [sp, #4]
 800a6a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6a8:	9300      	str	r3, [sp, #0]
 800a6aa:	683b      	ldr	r3, [r7, #0]
 800a6ac:	68b9      	ldr	r1, [r7, #8]
 800a6ae:	68f8      	ldr	r0, [r7, #12]
 800a6b0:	f000 f80e 	bl	800a6d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a6b4:	69f8      	ldr	r0, [r7, #28]
 800a6b6:	f000 f889 	bl	800a7cc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a6ba:	2301      	movs	r3, #1
 800a6bc:	61bb      	str	r3, [r7, #24]
 800a6be:	e002      	b.n	800a6c6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a6c0:	f04f 33ff 	mov.w	r3, #4294967295
 800a6c4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a6c6:	69bb      	ldr	r3, [r7, #24]
	}
 800a6c8:	4618      	mov	r0, r3
 800a6ca:	3720      	adds	r7, #32
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	bd80      	pop	{r7, pc}

0800a6d0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b088      	sub	sp, #32
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	60f8      	str	r0, [r7, #12]
 800a6d8:	60b9      	str	r1, [r7, #8]
 800a6da:	607a      	str	r2, [r7, #4]
 800a6dc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800a6de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a6e8:	3b01      	subs	r3, #1
 800a6ea:	009b      	lsls	r3, r3, #2
 800a6ec:	4413      	add	r3, r2
 800a6ee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800a6f0:	69bb      	ldr	r3, [r7, #24]
 800a6f2:	f023 0307 	bic.w	r3, r3, #7
 800a6f6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a6f8:	69bb      	ldr	r3, [r7, #24]
 800a6fa:	f003 0307 	and.w	r3, r3, #7
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d009      	beq.n	800a716 <prvInitialiseNewTask+0x46>
 800a702:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a706:	f383 8811 	msr	BASEPRI, r3
 800a70a:	f3bf 8f6f 	isb	sy
 800a70e:	f3bf 8f4f 	dsb	sy
 800a712:	617b      	str	r3, [r7, #20]
 800a714:	e7fe      	b.n	800a714 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a716:	2300      	movs	r3, #0
 800a718:	61fb      	str	r3, [r7, #28]
 800a71a:	e012      	b.n	800a742 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a71c:	68ba      	ldr	r2, [r7, #8]
 800a71e:	69fb      	ldr	r3, [r7, #28]
 800a720:	4413      	add	r3, r2
 800a722:	7819      	ldrb	r1, [r3, #0]
 800a724:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a726:	69fb      	ldr	r3, [r7, #28]
 800a728:	4413      	add	r3, r2
 800a72a:	3334      	adds	r3, #52	; 0x34
 800a72c:	460a      	mov	r2, r1
 800a72e:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800a730:	68ba      	ldr	r2, [r7, #8]
 800a732:	69fb      	ldr	r3, [r7, #28]
 800a734:	4413      	add	r3, r2
 800a736:	781b      	ldrb	r3, [r3, #0]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d006      	beq.n	800a74a <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a73c:	69fb      	ldr	r3, [r7, #28]
 800a73e:	3301      	adds	r3, #1
 800a740:	61fb      	str	r3, [r7, #28]
 800a742:	69fb      	ldr	r3, [r7, #28]
 800a744:	2b0f      	cmp	r3, #15
 800a746:	d9e9      	bls.n	800a71c <prvInitialiseNewTask+0x4c>
 800a748:	e000      	b.n	800a74c <prvInitialiseNewTask+0x7c>
		{
			break;
 800a74a:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a74c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a74e:	2200      	movs	r2, #0
 800a750:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a756:	2b06      	cmp	r3, #6
 800a758:	d901      	bls.n	800a75e <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a75a:	2306      	movs	r3, #6
 800a75c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a75e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a760:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a762:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a766:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a768:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800a76a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a76c:	2200      	movs	r2, #0
 800a76e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a772:	3304      	adds	r3, #4
 800a774:	4618      	mov	r0, r3
 800a776:	f7ff fb04 	bl	8009d82 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a77a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a77c:	3318      	adds	r3, #24
 800a77e:	4618      	mov	r0, r3
 800a780:	f7ff faff 	bl	8009d82 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a786:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a788:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a78a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a78c:	f1c3 0207 	rsb	r2, r3, #7
 800a790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a792:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a796:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a798:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a79a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a79c:	2200      	movs	r2, #0
 800a79e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a7a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a7a8:	683a      	ldr	r2, [r7, #0]
 800a7aa:	68f9      	ldr	r1, [r7, #12]
 800a7ac:	69b8      	ldr	r0, [r7, #24]
 800a7ae:	f7ff fb79 	bl	8009ea4 <pxPortInitialiseStack>
 800a7b2:	4602      	mov	r2, r0
 800a7b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7b6:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800a7b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d002      	beq.n	800a7c4 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a7be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a7c2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a7c4:	bf00      	nop
 800a7c6:	3720      	adds	r7, #32
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	bd80      	pop	{r7, pc}

0800a7cc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b082      	sub	sp, #8
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a7d4:	f7ff fc50 	bl	800a078 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a7d8:	4b2a      	ldr	r3, [pc, #168]	; (800a884 <prvAddNewTaskToReadyList+0xb8>)
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	3301      	adds	r3, #1
 800a7de:	4a29      	ldr	r2, [pc, #164]	; (800a884 <prvAddNewTaskToReadyList+0xb8>)
 800a7e0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a7e2:	4b29      	ldr	r3, [pc, #164]	; (800a888 <prvAddNewTaskToReadyList+0xbc>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d109      	bne.n	800a7fe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a7ea:	4a27      	ldr	r2, [pc, #156]	; (800a888 <prvAddNewTaskToReadyList+0xbc>)
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a7f0:	4b24      	ldr	r3, [pc, #144]	; (800a884 <prvAddNewTaskToReadyList+0xb8>)
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	2b01      	cmp	r3, #1
 800a7f6:	d110      	bne.n	800a81a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a7f8:	f000 fabc 	bl	800ad74 <prvInitialiseTaskLists>
 800a7fc:	e00d      	b.n	800a81a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a7fe:	4b23      	ldr	r3, [pc, #140]	; (800a88c <prvAddNewTaskToReadyList+0xc0>)
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	2b00      	cmp	r3, #0
 800a804:	d109      	bne.n	800a81a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a806:	4b20      	ldr	r3, [pc, #128]	; (800a888 <prvAddNewTaskToReadyList+0xbc>)
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a810:	429a      	cmp	r2, r3
 800a812:	d802      	bhi.n	800a81a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a814:	4a1c      	ldr	r2, [pc, #112]	; (800a888 <prvAddNewTaskToReadyList+0xbc>)
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a81a:	4b1d      	ldr	r3, [pc, #116]	; (800a890 <prvAddNewTaskToReadyList+0xc4>)
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	3301      	adds	r3, #1
 800a820:	4a1b      	ldr	r2, [pc, #108]	; (800a890 <prvAddNewTaskToReadyList+0xc4>)
 800a822:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a828:	2201      	movs	r2, #1
 800a82a:	409a      	lsls	r2, r3
 800a82c:	4b19      	ldr	r3, [pc, #100]	; (800a894 <prvAddNewTaskToReadyList+0xc8>)
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	4313      	orrs	r3, r2
 800a832:	4a18      	ldr	r2, [pc, #96]	; (800a894 <prvAddNewTaskToReadyList+0xc8>)
 800a834:	6013      	str	r3, [r2, #0]
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a83a:	4613      	mov	r3, r2
 800a83c:	009b      	lsls	r3, r3, #2
 800a83e:	4413      	add	r3, r2
 800a840:	009b      	lsls	r3, r3, #2
 800a842:	4a15      	ldr	r2, [pc, #84]	; (800a898 <prvAddNewTaskToReadyList+0xcc>)
 800a844:	441a      	add	r2, r3
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	3304      	adds	r3, #4
 800a84a:	4619      	mov	r1, r3
 800a84c:	4610      	mov	r0, r2
 800a84e:	f7ff faa4 	bl	8009d9a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a852:	f7ff fc3f 	bl	800a0d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a856:	4b0d      	ldr	r3, [pc, #52]	; (800a88c <prvAddNewTaskToReadyList+0xc0>)
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d00e      	beq.n	800a87c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a85e:	4b0a      	ldr	r3, [pc, #40]	; (800a888 <prvAddNewTaskToReadyList+0xbc>)
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a868:	429a      	cmp	r2, r3
 800a86a:	d207      	bcs.n	800a87c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a86c:	4b0b      	ldr	r3, [pc, #44]	; (800a89c <prvAddNewTaskToReadyList+0xd0>)
 800a86e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a872:	601a      	str	r2, [r3, #0]
 800a874:	f3bf 8f4f 	dsb	sy
 800a878:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a87c:	bf00      	nop
 800a87e:	3708      	adds	r7, #8
 800a880:	46bd      	mov	sp, r7
 800a882:	bd80      	pop	{r7, pc}
 800a884:	200012e4 	.word	0x200012e4
 800a888:	200011e4 	.word	0x200011e4
 800a88c:	200012f0 	.word	0x200012f0
 800a890:	20001300 	.word	0x20001300
 800a894:	200012ec 	.word	0x200012ec
 800a898:	200011e8 	.word	0x200011e8
 800a89c:	e000ed04 	.word	0xe000ed04

0800a8a0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b084      	sub	sp, #16
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d016      	beq.n	800a8e0 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a8b2:	4b13      	ldr	r3, [pc, #76]	; (800a900 <vTaskDelay+0x60>)
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d009      	beq.n	800a8ce <vTaskDelay+0x2e>
 800a8ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8be:	f383 8811 	msr	BASEPRI, r3
 800a8c2:	f3bf 8f6f 	isb	sy
 800a8c6:	f3bf 8f4f 	dsb	sy
 800a8ca:	60bb      	str	r3, [r7, #8]
 800a8cc:	e7fe      	b.n	800a8cc <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800a8ce:	f000 f879 	bl	800a9c4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a8d2:	2100      	movs	r1, #0
 800a8d4:	6878      	ldr	r0, [r7, #4]
 800a8d6:	f000 fb0b 	bl	800aef0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a8da:	f000 f881 	bl	800a9e0 <xTaskResumeAll>
 800a8de:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d107      	bne.n	800a8f6 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800a8e6:	4b07      	ldr	r3, [pc, #28]	; (800a904 <vTaskDelay+0x64>)
 800a8e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a8ec:	601a      	str	r2, [r3, #0]
 800a8ee:	f3bf 8f4f 	dsb	sy
 800a8f2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a8f6:	bf00      	nop
 800a8f8:	3710      	adds	r7, #16
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	bd80      	pop	{r7, pc}
 800a8fe:	bf00      	nop
 800a900:	2000130c 	.word	0x2000130c
 800a904:	e000ed04 	.word	0xe000ed04

0800a908 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b08a      	sub	sp, #40	; 0x28
 800a90c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a90e:	2300      	movs	r3, #0
 800a910:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a912:	2300      	movs	r3, #0
 800a914:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a916:	463a      	mov	r2, r7
 800a918:	1d39      	adds	r1, r7, #4
 800a91a:	f107 0308 	add.w	r3, r7, #8
 800a91e:	4618      	mov	r0, r3
 800a920:	f7f6 fa06 	bl	8000d30 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a924:	6839      	ldr	r1, [r7, #0]
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	68ba      	ldr	r2, [r7, #8]
 800a92a:	9202      	str	r2, [sp, #8]
 800a92c:	9301      	str	r3, [sp, #4]
 800a92e:	2300      	movs	r3, #0
 800a930:	9300      	str	r3, [sp, #0]
 800a932:	2300      	movs	r3, #0
 800a934:	460a      	mov	r2, r1
 800a936:	491d      	ldr	r1, [pc, #116]	; (800a9ac <vTaskStartScheduler+0xa4>)
 800a938:	481d      	ldr	r0, [pc, #116]	; (800a9b0 <vTaskStartScheduler+0xa8>)
 800a93a:	f7ff fe2b 	bl	800a594 <xTaskCreateStatic>
 800a93e:	4602      	mov	r2, r0
 800a940:	4b1c      	ldr	r3, [pc, #112]	; (800a9b4 <vTaskStartScheduler+0xac>)
 800a942:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a944:	4b1b      	ldr	r3, [pc, #108]	; (800a9b4 <vTaskStartScheduler+0xac>)
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d002      	beq.n	800a952 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a94c:	2301      	movs	r3, #1
 800a94e:	617b      	str	r3, [r7, #20]
 800a950:	e001      	b.n	800a956 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a952:	2300      	movs	r3, #0
 800a954:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a956:	697b      	ldr	r3, [r7, #20]
 800a958:	2b01      	cmp	r3, #1
 800a95a:	d115      	bne.n	800a988 <vTaskStartScheduler+0x80>
 800a95c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a960:	f383 8811 	msr	BASEPRI, r3
 800a964:	f3bf 8f6f 	isb	sy
 800a968:	f3bf 8f4f 	dsb	sy
 800a96c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a96e:	4b12      	ldr	r3, [pc, #72]	; (800a9b8 <vTaskStartScheduler+0xb0>)
 800a970:	f04f 32ff 	mov.w	r2, #4294967295
 800a974:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a976:	4b11      	ldr	r3, [pc, #68]	; (800a9bc <vTaskStartScheduler+0xb4>)
 800a978:	2201      	movs	r2, #1
 800a97a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800a97c:	4b10      	ldr	r3, [pc, #64]	; (800a9c0 <vTaskStartScheduler+0xb8>)
 800a97e:	2200      	movs	r2, #0
 800a980:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a982:	f7ff fb09 	bl	8009f98 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a986:	e00d      	b.n	800a9a4 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a988:	697b      	ldr	r3, [r7, #20]
 800a98a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a98e:	d109      	bne.n	800a9a4 <vTaskStartScheduler+0x9c>
 800a990:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a994:	f383 8811 	msr	BASEPRI, r3
 800a998:	f3bf 8f6f 	isb	sy
 800a99c:	f3bf 8f4f 	dsb	sy
 800a9a0:	60fb      	str	r3, [r7, #12]
 800a9a2:	e7fe      	b.n	800a9a2 <vTaskStartScheduler+0x9a>
}
 800a9a4:	bf00      	nop
 800a9a6:	3718      	adds	r7, #24
 800a9a8:	46bd      	mov	sp, r7
 800a9aa:	bd80      	pop	{r7, pc}
 800a9ac:	0800f16c 	.word	0x0800f16c
 800a9b0:	0800ad45 	.word	0x0800ad45
 800a9b4:	20001308 	.word	0x20001308
 800a9b8:	20001304 	.word	0x20001304
 800a9bc:	200012f0 	.word	0x200012f0
 800a9c0:	200012e8 	.word	0x200012e8

0800a9c4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a9c4:	b480      	push	{r7}
 800a9c6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800a9c8:	4b04      	ldr	r3, [pc, #16]	; (800a9dc <vTaskSuspendAll+0x18>)
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	3301      	adds	r3, #1
 800a9ce:	4a03      	ldr	r2, [pc, #12]	; (800a9dc <vTaskSuspendAll+0x18>)
 800a9d0:	6013      	str	r3, [r2, #0]
}
 800a9d2:	bf00      	nop
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	bc80      	pop	{r7}
 800a9d8:	4770      	bx	lr
 800a9da:	bf00      	nop
 800a9dc:	2000130c 	.word	0x2000130c

0800a9e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a9e0:	b580      	push	{r7, lr}
 800a9e2:	b084      	sub	sp, #16
 800a9e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a9ee:	4b41      	ldr	r3, [pc, #260]	; (800aaf4 <xTaskResumeAll+0x114>)
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d109      	bne.n	800aa0a <xTaskResumeAll+0x2a>
 800a9f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9fa:	f383 8811 	msr	BASEPRI, r3
 800a9fe:	f3bf 8f6f 	isb	sy
 800aa02:	f3bf 8f4f 	dsb	sy
 800aa06:	603b      	str	r3, [r7, #0]
 800aa08:	e7fe      	b.n	800aa08 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800aa0a:	f7ff fb35 	bl	800a078 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800aa0e:	4b39      	ldr	r3, [pc, #228]	; (800aaf4 <xTaskResumeAll+0x114>)
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	3b01      	subs	r3, #1
 800aa14:	4a37      	ldr	r2, [pc, #220]	; (800aaf4 <xTaskResumeAll+0x114>)
 800aa16:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aa18:	4b36      	ldr	r3, [pc, #216]	; (800aaf4 <xTaskResumeAll+0x114>)
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d161      	bne.n	800aae4 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800aa20:	4b35      	ldr	r3, [pc, #212]	; (800aaf8 <xTaskResumeAll+0x118>)
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d05d      	beq.n	800aae4 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aa28:	e02e      	b.n	800aa88 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800aa2a:	4b34      	ldr	r3, [pc, #208]	; (800aafc <xTaskResumeAll+0x11c>)
 800aa2c:	68db      	ldr	r3, [r3, #12]
 800aa2e:	68db      	ldr	r3, [r3, #12]
 800aa30:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	3318      	adds	r3, #24
 800aa36:	4618      	mov	r0, r3
 800aa38:	f7ff fa0a 	bl	8009e50 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	3304      	adds	r3, #4
 800aa40:	4618      	mov	r0, r3
 800aa42:	f7ff fa05 	bl	8009e50 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa4a:	2201      	movs	r2, #1
 800aa4c:	409a      	lsls	r2, r3
 800aa4e:	4b2c      	ldr	r3, [pc, #176]	; (800ab00 <xTaskResumeAll+0x120>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	4313      	orrs	r3, r2
 800aa54:	4a2a      	ldr	r2, [pc, #168]	; (800ab00 <xTaskResumeAll+0x120>)
 800aa56:	6013      	str	r3, [r2, #0]
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa5c:	4613      	mov	r3, r2
 800aa5e:	009b      	lsls	r3, r3, #2
 800aa60:	4413      	add	r3, r2
 800aa62:	009b      	lsls	r3, r3, #2
 800aa64:	4a27      	ldr	r2, [pc, #156]	; (800ab04 <xTaskResumeAll+0x124>)
 800aa66:	441a      	add	r2, r3
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	3304      	adds	r3, #4
 800aa6c:	4619      	mov	r1, r3
 800aa6e:	4610      	mov	r0, r2
 800aa70:	f7ff f993 	bl	8009d9a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa78:	4b23      	ldr	r3, [pc, #140]	; (800ab08 <xTaskResumeAll+0x128>)
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa7e:	429a      	cmp	r2, r3
 800aa80:	d302      	bcc.n	800aa88 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800aa82:	4b22      	ldr	r3, [pc, #136]	; (800ab0c <xTaskResumeAll+0x12c>)
 800aa84:	2201      	movs	r2, #1
 800aa86:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aa88:	4b1c      	ldr	r3, [pc, #112]	; (800aafc <xTaskResumeAll+0x11c>)
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d1cc      	bne.n	800aa2a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d001      	beq.n	800aa9a <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800aa96:	f000 fa07 	bl	800aea8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800aa9a:	4b1d      	ldr	r3, [pc, #116]	; (800ab10 <xTaskResumeAll+0x130>)
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d010      	beq.n	800aac8 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800aaa6:	f000 f837 	bl	800ab18 <xTaskIncrementTick>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d002      	beq.n	800aab6 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800aab0:	4b16      	ldr	r3, [pc, #88]	; (800ab0c <xTaskResumeAll+0x12c>)
 800aab2:	2201      	movs	r2, #1
 800aab4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	3b01      	subs	r3, #1
 800aaba:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d1f1      	bne.n	800aaa6 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800aac2:	4b13      	ldr	r3, [pc, #76]	; (800ab10 <xTaskResumeAll+0x130>)
 800aac4:	2200      	movs	r2, #0
 800aac6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800aac8:	4b10      	ldr	r3, [pc, #64]	; (800ab0c <xTaskResumeAll+0x12c>)
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d009      	beq.n	800aae4 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800aad0:	2301      	movs	r3, #1
 800aad2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800aad4:	4b0f      	ldr	r3, [pc, #60]	; (800ab14 <xTaskResumeAll+0x134>)
 800aad6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aada:	601a      	str	r2, [r3, #0]
 800aadc:	f3bf 8f4f 	dsb	sy
 800aae0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aae4:	f7ff faf6 	bl	800a0d4 <vPortExitCritical>

	return xAlreadyYielded;
 800aae8:	68bb      	ldr	r3, [r7, #8]
}
 800aaea:	4618      	mov	r0, r3
 800aaec:	3710      	adds	r7, #16
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	bd80      	pop	{r7, pc}
 800aaf2:	bf00      	nop
 800aaf4:	2000130c 	.word	0x2000130c
 800aaf8:	200012e4 	.word	0x200012e4
 800aafc:	200012a4 	.word	0x200012a4
 800ab00:	200012ec 	.word	0x200012ec
 800ab04:	200011e8 	.word	0x200011e8
 800ab08:	200011e4 	.word	0x200011e4
 800ab0c:	200012f8 	.word	0x200012f8
 800ab10:	200012f4 	.word	0x200012f4
 800ab14:	e000ed04 	.word	0xe000ed04

0800ab18 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ab18:	b580      	push	{r7, lr}
 800ab1a:	b086      	sub	sp, #24
 800ab1c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ab1e:	2300      	movs	r3, #0
 800ab20:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab22:	4b50      	ldr	r3, [pc, #320]	; (800ac64 <xTaskIncrementTick+0x14c>)
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	f040 808c 	bne.w	800ac44 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ab2c:	4b4e      	ldr	r3, [pc, #312]	; (800ac68 <xTaskIncrementTick+0x150>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	3301      	adds	r3, #1
 800ab32:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ab34:	4a4c      	ldr	r2, [pc, #304]	; (800ac68 <xTaskIncrementTick+0x150>)
 800ab36:	693b      	ldr	r3, [r7, #16]
 800ab38:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ab3a:	693b      	ldr	r3, [r7, #16]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d11f      	bne.n	800ab80 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800ab40:	4b4a      	ldr	r3, [pc, #296]	; (800ac6c <xTaskIncrementTick+0x154>)
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d009      	beq.n	800ab5e <xTaskIncrementTick+0x46>
 800ab4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab4e:	f383 8811 	msr	BASEPRI, r3
 800ab52:	f3bf 8f6f 	isb	sy
 800ab56:	f3bf 8f4f 	dsb	sy
 800ab5a:	603b      	str	r3, [r7, #0]
 800ab5c:	e7fe      	b.n	800ab5c <xTaskIncrementTick+0x44>
 800ab5e:	4b43      	ldr	r3, [pc, #268]	; (800ac6c <xTaskIncrementTick+0x154>)
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	60fb      	str	r3, [r7, #12]
 800ab64:	4b42      	ldr	r3, [pc, #264]	; (800ac70 <xTaskIncrementTick+0x158>)
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	4a40      	ldr	r2, [pc, #256]	; (800ac6c <xTaskIncrementTick+0x154>)
 800ab6a:	6013      	str	r3, [r2, #0]
 800ab6c:	4a40      	ldr	r2, [pc, #256]	; (800ac70 <xTaskIncrementTick+0x158>)
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	6013      	str	r3, [r2, #0]
 800ab72:	4b40      	ldr	r3, [pc, #256]	; (800ac74 <xTaskIncrementTick+0x15c>)
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	3301      	adds	r3, #1
 800ab78:	4a3e      	ldr	r2, [pc, #248]	; (800ac74 <xTaskIncrementTick+0x15c>)
 800ab7a:	6013      	str	r3, [r2, #0]
 800ab7c:	f000 f994 	bl	800aea8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ab80:	4b3d      	ldr	r3, [pc, #244]	; (800ac78 <xTaskIncrementTick+0x160>)
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	693a      	ldr	r2, [r7, #16]
 800ab86:	429a      	cmp	r2, r3
 800ab88:	d34d      	bcc.n	800ac26 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ab8a:	4b38      	ldr	r3, [pc, #224]	; (800ac6c <xTaskIncrementTick+0x154>)
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d101      	bne.n	800ab98 <xTaskIncrementTick+0x80>
 800ab94:	2301      	movs	r3, #1
 800ab96:	e000      	b.n	800ab9a <xTaskIncrementTick+0x82>
 800ab98:	2300      	movs	r3, #0
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d004      	beq.n	800aba8 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab9e:	4b36      	ldr	r3, [pc, #216]	; (800ac78 <xTaskIncrementTick+0x160>)
 800aba0:	f04f 32ff 	mov.w	r2, #4294967295
 800aba4:	601a      	str	r2, [r3, #0]
					break;
 800aba6:	e03e      	b.n	800ac26 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800aba8:	4b30      	ldr	r3, [pc, #192]	; (800ac6c <xTaskIncrementTick+0x154>)
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	68db      	ldr	r3, [r3, #12]
 800abae:	68db      	ldr	r3, [r3, #12]
 800abb0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800abb2:	68bb      	ldr	r3, [r7, #8]
 800abb4:	685b      	ldr	r3, [r3, #4]
 800abb6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800abb8:	693a      	ldr	r2, [r7, #16]
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	429a      	cmp	r2, r3
 800abbe:	d203      	bcs.n	800abc8 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800abc0:	4a2d      	ldr	r2, [pc, #180]	; (800ac78 <xTaskIncrementTick+0x160>)
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	6013      	str	r3, [r2, #0]
						break;
 800abc6:	e02e      	b.n	800ac26 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800abc8:	68bb      	ldr	r3, [r7, #8]
 800abca:	3304      	adds	r3, #4
 800abcc:	4618      	mov	r0, r3
 800abce:	f7ff f93f 	bl	8009e50 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800abd2:	68bb      	ldr	r3, [r7, #8]
 800abd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d004      	beq.n	800abe4 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800abda:	68bb      	ldr	r3, [r7, #8]
 800abdc:	3318      	adds	r3, #24
 800abde:	4618      	mov	r0, r3
 800abe0:	f7ff f936 	bl	8009e50 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800abe4:	68bb      	ldr	r3, [r7, #8]
 800abe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abe8:	2201      	movs	r2, #1
 800abea:	409a      	lsls	r2, r3
 800abec:	4b23      	ldr	r3, [pc, #140]	; (800ac7c <xTaskIncrementTick+0x164>)
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	4313      	orrs	r3, r2
 800abf2:	4a22      	ldr	r2, [pc, #136]	; (800ac7c <xTaskIncrementTick+0x164>)
 800abf4:	6013      	str	r3, [r2, #0]
 800abf6:	68bb      	ldr	r3, [r7, #8]
 800abf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abfa:	4613      	mov	r3, r2
 800abfc:	009b      	lsls	r3, r3, #2
 800abfe:	4413      	add	r3, r2
 800ac00:	009b      	lsls	r3, r3, #2
 800ac02:	4a1f      	ldr	r2, [pc, #124]	; (800ac80 <xTaskIncrementTick+0x168>)
 800ac04:	441a      	add	r2, r3
 800ac06:	68bb      	ldr	r3, [r7, #8]
 800ac08:	3304      	adds	r3, #4
 800ac0a:	4619      	mov	r1, r3
 800ac0c:	4610      	mov	r0, r2
 800ac0e:	f7ff f8c4 	bl	8009d9a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ac12:	68bb      	ldr	r3, [r7, #8]
 800ac14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac16:	4b1b      	ldr	r3, [pc, #108]	; (800ac84 <xTaskIncrementTick+0x16c>)
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac1c:	429a      	cmp	r2, r3
 800ac1e:	d3b4      	bcc.n	800ab8a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800ac20:	2301      	movs	r3, #1
 800ac22:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ac24:	e7b1      	b.n	800ab8a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ac26:	4b17      	ldr	r3, [pc, #92]	; (800ac84 <xTaskIncrementTick+0x16c>)
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac2c:	4914      	ldr	r1, [pc, #80]	; (800ac80 <xTaskIncrementTick+0x168>)
 800ac2e:	4613      	mov	r3, r2
 800ac30:	009b      	lsls	r3, r3, #2
 800ac32:	4413      	add	r3, r2
 800ac34:	009b      	lsls	r3, r3, #2
 800ac36:	440b      	add	r3, r1
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	2b01      	cmp	r3, #1
 800ac3c:	d907      	bls.n	800ac4e <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 800ac3e:	2301      	movs	r3, #1
 800ac40:	617b      	str	r3, [r7, #20]
 800ac42:	e004      	b.n	800ac4e <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800ac44:	4b10      	ldr	r3, [pc, #64]	; (800ac88 <xTaskIncrementTick+0x170>)
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	3301      	adds	r3, #1
 800ac4a:	4a0f      	ldr	r2, [pc, #60]	; (800ac88 <xTaskIncrementTick+0x170>)
 800ac4c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800ac4e:	4b0f      	ldr	r3, [pc, #60]	; (800ac8c <xTaskIncrementTick+0x174>)
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d001      	beq.n	800ac5a <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800ac56:	2301      	movs	r3, #1
 800ac58:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800ac5a:	697b      	ldr	r3, [r7, #20]
}
 800ac5c:	4618      	mov	r0, r3
 800ac5e:	3718      	adds	r7, #24
 800ac60:	46bd      	mov	sp, r7
 800ac62:	bd80      	pop	{r7, pc}
 800ac64:	2000130c 	.word	0x2000130c
 800ac68:	200012e8 	.word	0x200012e8
 800ac6c:	2000129c 	.word	0x2000129c
 800ac70:	200012a0 	.word	0x200012a0
 800ac74:	200012fc 	.word	0x200012fc
 800ac78:	20001304 	.word	0x20001304
 800ac7c:	200012ec 	.word	0x200012ec
 800ac80:	200011e8 	.word	0x200011e8
 800ac84:	200011e4 	.word	0x200011e4
 800ac88:	200012f4 	.word	0x200012f4
 800ac8c:	200012f8 	.word	0x200012f8

0800ac90 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ac90:	b480      	push	{r7}
 800ac92:	b087      	sub	sp, #28
 800ac94:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ac96:	4b26      	ldr	r3, [pc, #152]	; (800ad30 <vTaskSwitchContext+0xa0>)
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d003      	beq.n	800aca6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ac9e:	4b25      	ldr	r3, [pc, #148]	; (800ad34 <vTaskSwitchContext+0xa4>)
 800aca0:	2201      	movs	r2, #1
 800aca2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800aca4:	e03e      	b.n	800ad24 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800aca6:	4b23      	ldr	r3, [pc, #140]	; (800ad34 <vTaskSwitchContext+0xa4>)
 800aca8:	2200      	movs	r2, #0
 800acaa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800acac:	4b22      	ldr	r3, [pc, #136]	; (800ad38 <vTaskSwitchContext+0xa8>)
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	fab3 f383 	clz	r3, r3
 800acb8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800acba:	7afb      	ldrb	r3, [r7, #11]
 800acbc:	f1c3 031f 	rsb	r3, r3, #31
 800acc0:	617b      	str	r3, [r7, #20]
 800acc2:	491e      	ldr	r1, [pc, #120]	; (800ad3c <vTaskSwitchContext+0xac>)
 800acc4:	697a      	ldr	r2, [r7, #20]
 800acc6:	4613      	mov	r3, r2
 800acc8:	009b      	lsls	r3, r3, #2
 800acca:	4413      	add	r3, r2
 800accc:	009b      	lsls	r3, r3, #2
 800acce:	440b      	add	r3, r1
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d109      	bne.n	800acea <vTaskSwitchContext+0x5a>
	__asm volatile
 800acd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acda:	f383 8811 	msr	BASEPRI, r3
 800acde:	f3bf 8f6f 	isb	sy
 800ace2:	f3bf 8f4f 	dsb	sy
 800ace6:	607b      	str	r3, [r7, #4]
 800ace8:	e7fe      	b.n	800ace8 <vTaskSwitchContext+0x58>
 800acea:	697a      	ldr	r2, [r7, #20]
 800acec:	4613      	mov	r3, r2
 800acee:	009b      	lsls	r3, r3, #2
 800acf0:	4413      	add	r3, r2
 800acf2:	009b      	lsls	r3, r3, #2
 800acf4:	4a11      	ldr	r2, [pc, #68]	; (800ad3c <vTaskSwitchContext+0xac>)
 800acf6:	4413      	add	r3, r2
 800acf8:	613b      	str	r3, [r7, #16]
 800acfa:	693b      	ldr	r3, [r7, #16]
 800acfc:	685b      	ldr	r3, [r3, #4]
 800acfe:	685a      	ldr	r2, [r3, #4]
 800ad00:	693b      	ldr	r3, [r7, #16]
 800ad02:	605a      	str	r2, [r3, #4]
 800ad04:	693b      	ldr	r3, [r7, #16]
 800ad06:	685a      	ldr	r2, [r3, #4]
 800ad08:	693b      	ldr	r3, [r7, #16]
 800ad0a:	3308      	adds	r3, #8
 800ad0c:	429a      	cmp	r2, r3
 800ad0e:	d104      	bne.n	800ad1a <vTaskSwitchContext+0x8a>
 800ad10:	693b      	ldr	r3, [r7, #16]
 800ad12:	685b      	ldr	r3, [r3, #4]
 800ad14:	685a      	ldr	r2, [r3, #4]
 800ad16:	693b      	ldr	r3, [r7, #16]
 800ad18:	605a      	str	r2, [r3, #4]
 800ad1a:	693b      	ldr	r3, [r7, #16]
 800ad1c:	685b      	ldr	r3, [r3, #4]
 800ad1e:	68db      	ldr	r3, [r3, #12]
 800ad20:	4a07      	ldr	r2, [pc, #28]	; (800ad40 <vTaskSwitchContext+0xb0>)
 800ad22:	6013      	str	r3, [r2, #0]
}
 800ad24:	bf00      	nop
 800ad26:	371c      	adds	r7, #28
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	bc80      	pop	{r7}
 800ad2c:	4770      	bx	lr
 800ad2e:	bf00      	nop
 800ad30:	2000130c 	.word	0x2000130c
 800ad34:	200012f8 	.word	0x200012f8
 800ad38:	200012ec 	.word	0x200012ec
 800ad3c:	200011e8 	.word	0x200011e8
 800ad40:	200011e4 	.word	0x200011e4

0800ad44 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b082      	sub	sp, #8
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ad4c:	f000 f852 	bl	800adf4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ad50:	4b06      	ldr	r3, [pc, #24]	; (800ad6c <prvIdleTask+0x28>)
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	2b01      	cmp	r3, #1
 800ad56:	d9f9      	bls.n	800ad4c <prvIdleTask+0x8>
			{
				taskYIELD();
 800ad58:	4b05      	ldr	r3, [pc, #20]	; (800ad70 <prvIdleTask+0x2c>)
 800ad5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad5e:	601a      	str	r2, [r3, #0]
 800ad60:	f3bf 8f4f 	dsb	sy
 800ad64:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ad68:	e7f0      	b.n	800ad4c <prvIdleTask+0x8>
 800ad6a:	bf00      	nop
 800ad6c:	200011e8 	.word	0x200011e8
 800ad70:	e000ed04 	.word	0xe000ed04

0800ad74 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ad74:	b580      	push	{r7, lr}
 800ad76:	b082      	sub	sp, #8
 800ad78:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	607b      	str	r3, [r7, #4]
 800ad7e:	e00c      	b.n	800ad9a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ad80:	687a      	ldr	r2, [r7, #4]
 800ad82:	4613      	mov	r3, r2
 800ad84:	009b      	lsls	r3, r3, #2
 800ad86:	4413      	add	r3, r2
 800ad88:	009b      	lsls	r3, r3, #2
 800ad8a:	4a12      	ldr	r2, [pc, #72]	; (800add4 <prvInitialiseTaskLists+0x60>)
 800ad8c:	4413      	add	r3, r2
 800ad8e:	4618      	mov	r0, r3
 800ad90:	f7fe ffd8 	bl	8009d44 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	3301      	adds	r3, #1
 800ad98:	607b      	str	r3, [r7, #4]
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	2b06      	cmp	r3, #6
 800ad9e:	d9ef      	bls.n	800ad80 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ada0:	480d      	ldr	r0, [pc, #52]	; (800add8 <prvInitialiseTaskLists+0x64>)
 800ada2:	f7fe ffcf 	bl	8009d44 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ada6:	480d      	ldr	r0, [pc, #52]	; (800addc <prvInitialiseTaskLists+0x68>)
 800ada8:	f7fe ffcc 	bl	8009d44 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800adac:	480c      	ldr	r0, [pc, #48]	; (800ade0 <prvInitialiseTaskLists+0x6c>)
 800adae:	f7fe ffc9 	bl	8009d44 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800adb2:	480c      	ldr	r0, [pc, #48]	; (800ade4 <prvInitialiseTaskLists+0x70>)
 800adb4:	f7fe ffc6 	bl	8009d44 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800adb8:	480b      	ldr	r0, [pc, #44]	; (800ade8 <prvInitialiseTaskLists+0x74>)
 800adba:	f7fe ffc3 	bl	8009d44 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800adbe:	4b0b      	ldr	r3, [pc, #44]	; (800adec <prvInitialiseTaskLists+0x78>)
 800adc0:	4a05      	ldr	r2, [pc, #20]	; (800add8 <prvInitialiseTaskLists+0x64>)
 800adc2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800adc4:	4b0a      	ldr	r3, [pc, #40]	; (800adf0 <prvInitialiseTaskLists+0x7c>)
 800adc6:	4a05      	ldr	r2, [pc, #20]	; (800addc <prvInitialiseTaskLists+0x68>)
 800adc8:	601a      	str	r2, [r3, #0]
}
 800adca:	bf00      	nop
 800adcc:	3708      	adds	r7, #8
 800adce:	46bd      	mov	sp, r7
 800add0:	bd80      	pop	{r7, pc}
 800add2:	bf00      	nop
 800add4:	200011e8 	.word	0x200011e8
 800add8:	20001274 	.word	0x20001274
 800addc:	20001288 	.word	0x20001288
 800ade0:	200012a4 	.word	0x200012a4
 800ade4:	200012b8 	.word	0x200012b8
 800ade8:	200012d0 	.word	0x200012d0
 800adec:	2000129c 	.word	0x2000129c
 800adf0:	200012a0 	.word	0x200012a0

0800adf4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b082      	sub	sp, #8
 800adf8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800adfa:	e019      	b.n	800ae30 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800adfc:	f7ff f93c 	bl	800a078 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800ae00:	4b0f      	ldr	r3, [pc, #60]	; (800ae40 <prvCheckTasksWaitingTermination+0x4c>)
 800ae02:	68db      	ldr	r3, [r3, #12]
 800ae04:	68db      	ldr	r3, [r3, #12]
 800ae06:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	3304      	adds	r3, #4
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	f7ff f81f 	bl	8009e50 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ae12:	4b0c      	ldr	r3, [pc, #48]	; (800ae44 <prvCheckTasksWaitingTermination+0x50>)
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	3b01      	subs	r3, #1
 800ae18:	4a0a      	ldr	r2, [pc, #40]	; (800ae44 <prvCheckTasksWaitingTermination+0x50>)
 800ae1a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ae1c:	4b0a      	ldr	r3, [pc, #40]	; (800ae48 <prvCheckTasksWaitingTermination+0x54>)
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	3b01      	subs	r3, #1
 800ae22:	4a09      	ldr	r2, [pc, #36]	; (800ae48 <prvCheckTasksWaitingTermination+0x54>)
 800ae24:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ae26:	f7ff f955 	bl	800a0d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ae2a:	6878      	ldr	r0, [r7, #4]
 800ae2c:	f000 f80e 	bl	800ae4c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ae30:	4b05      	ldr	r3, [pc, #20]	; (800ae48 <prvCheckTasksWaitingTermination+0x54>)
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d1e1      	bne.n	800adfc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ae38:	bf00      	nop
 800ae3a:	3708      	adds	r7, #8
 800ae3c:	46bd      	mov	sp, r7
 800ae3e:	bd80      	pop	{r7, pc}
 800ae40:	200012b8 	.word	0x200012b8
 800ae44:	200012e4 	.word	0x200012e4
 800ae48:	200012cc 	.word	0x200012cc

0800ae4c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b084      	sub	sp, #16
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d108      	bne.n	800ae70 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae62:	4618      	mov	r0, r3
 800ae64:	f7ff fa84 	bl	800a370 <vPortFree>
				vPortFree( pxTCB );
 800ae68:	6878      	ldr	r0, [r7, #4]
 800ae6a:	f7ff fa81 	bl	800a370 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ae6e:	e017      	b.n	800aea0 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ae76:	2b01      	cmp	r3, #1
 800ae78:	d103      	bne.n	800ae82 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800ae7a:	6878      	ldr	r0, [r7, #4]
 800ae7c:	f7ff fa78 	bl	800a370 <vPortFree>
	}
 800ae80:	e00e      	b.n	800aea0 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ae88:	2b02      	cmp	r3, #2
 800ae8a:	d009      	beq.n	800aea0 <prvDeleteTCB+0x54>
 800ae8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae90:	f383 8811 	msr	BASEPRI, r3
 800ae94:	f3bf 8f6f 	isb	sy
 800ae98:	f3bf 8f4f 	dsb	sy
 800ae9c:	60fb      	str	r3, [r7, #12]
 800ae9e:	e7fe      	b.n	800ae9e <prvDeleteTCB+0x52>
	}
 800aea0:	bf00      	nop
 800aea2:	3710      	adds	r7, #16
 800aea4:	46bd      	mov	sp, r7
 800aea6:	bd80      	pop	{r7, pc}

0800aea8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800aea8:	b480      	push	{r7}
 800aeaa:	b083      	sub	sp, #12
 800aeac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aeae:	4b0e      	ldr	r3, [pc, #56]	; (800aee8 <prvResetNextTaskUnblockTime+0x40>)
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d101      	bne.n	800aebc <prvResetNextTaskUnblockTime+0x14>
 800aeb8:	2301      	movs	r3, #1
 800aeba:	e000      	b.n	800aebe <prvResetNextTaskUnblockTime+0x16>
 800aebc:	2300      	movs	r3, #0
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d004      	beq.n	800aecc <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800aec2:	4b0a      	ldr	r3, [pc, #40]	; (800aeec <prvResetNextTaskUnblockTime+0x44>)
 800aec4:	f04f 32ff 	mov.w	r2, #4294967295
 800aec8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800aeca:	e008      	b.n	800aede <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800aecc:	4b06      	ldr	r3, [pc, #24]	; (800aee8 <prvResetNextTaskUnblockTime+0x40>)
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	68db      	ldr	r3, [r3, #12]
 800aed2:	68db      	ldr	r3, [r3, #12]
 800aed4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	685b      	ldr	r3, [r3, #4]
 800aeda:	4a04      	ldr	r2, [pc, #16]	; (800aeec <prvResetNextTaskUnblockTime+0x44>)
 800aedc:	6013      	str	r3, [r2, #0]
}
 800aede:	bf00      	nop
 800aee0:	370c      	adds	r7, #12
 800aee2:	46bd      	mov	sp, r7
 800aee4:	bc80      	pop	{r7}
 800aee6:	4770      	bx	lr
 800aee8:	2000129c 	.word	0x2000129c
 800aeec:	20001304 	.word	0x20001304

0800aef0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800aef0:	b580      	push	{r7, lr}
 800aef2:	b084      	sub	sp, #16
 800aef4:	af00      	add	r7, sp, #0
 800aef6:	6078      	str	r0, [r7, #4]
 800aef8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800aefa:	4b29      	ldr	r3, [pc, #164]	; (800afa0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800af00:	4b28      	ldr	r3, [pc, #160]	; (800afa4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	3304      	adds	r3, #4
 800af06:	4618      	mov	r0, r3
 800af08:	f7fe ffa2 	bl	8009e50 <uxListRemove>
 800af0c:	4603      	mov	r3, r0
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d10b      	bne.n	800af2a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800af12:	4b24      	ldr	r3, [pc, #144]	; (800afa4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af18:	2201      	movs	r2, #1
 800af1a:	fa02 f303 	lsl.w	r3, r2, r3
 800af1e:	43da      	mvns	r2, r3
 800af20:	4b21      	ldr	r3, [pc, #132]	; (800afa8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	4013      	ands	r3, r2
 800af26:	4a20      	ldr	r2, [pc, #128]	; (800afa8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800af28:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af30:	d10a      	bne.n	800af48 <prvAddCurrentTaskToDelayedList+0x58>
 800af32:	683b      	ldr	r3, [r7, #0]
 800af34:	2b00      	cmp	r3, #0
 800af36:	d007      	beq.n	800af48 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800af38:	4b1a      	ldr	r3, [pc, #104]	; (800afa4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	3304      	adds	r3, #4
 800af3e:	4619      	mov	r1, r3
 800af40:	481a      	ldr	r0, [pc, #104]	; (800afac <prvAddCurrentTaskToDelayedList+0xbc>)
 800af42:	f7fe ff2a 	bl	8009d9a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800af46:	e026      	b.n	800af96 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800af48:	68fa      	ldr	r2, [r7, #12]
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	4413      	add	r3, r2
 800af4e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800af50:	4b14      	ldr	r3, [pc, #80]	; (800afa4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	68ba      	ldr	r2, [r7, #8]
 800af56:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800af58:	68ba      	ldr	r2, [r7, #8]
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	429a      	cmp	r2, r3
 800af5e:	d209      	bcs.n	800af74 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800af60:	4b13      	ldr	r3, [pc, #76]	; (800afb0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800af62:	681a      	ldr	r2, [r3, #0]
 800af64:	4b0f      	ldr	r3, [pc, #60]	; (800afa4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	3304      	adds	r3, #4
 800af6a:	4619      	mov	r1, r3
 800af6c:	4610      	mov	r0, r2
 800af6e:	f7fe ff37 	bl	8009de0 <vListInsert>
}
 800af72:	e010      	b.n	800af96 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800af74:	4b0f      	ldr	r3, [pc, #60]	; (800afb4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800af76:	681a      	ldr	r2, [r3, #0]
 800af78:	4b0a      	ldr	r3, [pc, #40]	; (800afa4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	3304      	adds	r3, #4
 800af7e:	4619      	mov	r1, r3
 800af80:	4610      	mov	r0, r2
 800af82:	f7fe ff2d 	bl	8009de0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800af86:	4b0c      	ldr	r3, [pc, #48]	; (800afb8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	68ba      	ldr	r2, [r7, #8]
 800af8c:	429a      	cmp	r2, r3
 800af8e:	d202      	bcs.n	800af96 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800af90:	4a09      	ldr	r2, [pc, #36]	; (800afb8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800af92:	68bb      	ldr	r3, [r7, #8]
 800af94:	6013      	str	r3, [r2, #0]
}
 800af96:	bf00      	nop
 800af98:	3710      	adds	r7, #16
 800af9a:	46bd      	mov	sp, r7
 800af9c:	bd80      	pop	{r7, pc}
 800af9e:	bf00      	nop
 800afa0:	200012e8 	.word	0x200012e8
 800afa4:	200011e4 	.word	0x200011e4
 800afa8:	200012ec 	.word	0x200012ec
 800afac:	200012d0 	.word	0x200012d0
 800afb0:	200012a0 	.word	0x200012a0
 800afb4:	2000129c 	.word	0x2000129c
 800afb8:	20001304 	.word	0x20001304

0800afbc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800afbc:	b580      	push	{r7, lr}
 800afbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800afc0:	2200      	movs	r2, #0
 800afc2:	4912      	ldr	r1, [pc, #72]	; (800b00c <MX_USB_DEVICE_Init+0x50>)
 800afc4:	4812      	ldr	r0, [pc, #72]	; (800b010 <MX_USB_DEVICE_Init+0x54>)
 800afc6:	f7fd fdb2 	bl	8008b2e <USBD_Init>
 800afca:	4603      	mov	r3, r0
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d001      	beq.n	800afd4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800afd0:	f7f6 f89a 	bl	8001108 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800afd4:	490f      	ldr	r1, [pc, #60]	; (800b014 <MX_USB_DEVICE_Init+0x58>)
 800afd6:	480e      	ldr	r0, [pc, #56]	; (800b010 <MX_USB_DEVICE_Init+0x54>)
 800afd8:	f7fd fdd4 	bl	8008b84 <USBD_RegisterClass>
 800afdc:	4603      	mov	r3, r0
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d001      	beq.n	800afe6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800afe2:	f7f6 f891 	bl	8001108 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800afe6:	490c      	ldr	r1, [pc, #48]	; (800b018 <MX_USB_DEVICE_Init+0x5c>)
 800afe8:	4809      	ldr	r0, [pc, #36]	; (800b010 <MX_USB_DEVICE_Init+0x54>)
 800afea:	f7fd fd05 	bl	80089f8 <USBD_CDC_RegisterInterface>
 800afee:	4603      	mov	r3, r0
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d001      	beq.n	800aff8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800aff4:	f7f6 f888 	bl	8001108 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800aff8:	4805      	ldr	r0, [pc, #20]	; (800b010 <MX_USB_DEVICE_Init+0x54>)
 800affa:	f7fd fddc 	bl	8008bb6 <USBD_Start>
 800affe:	4603      	mov	r3, r0
 800b000:	2b00      	cmp	r3, #0
 800b002:	d001      	beq.n	800b008 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b004:	f7f6 f880 	bl	8001108 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b008:	bf00      	nop
 800b00a:	bd80      	pop	{r7, pc}
 800b00c:	20000130 	.word	0x20000130
 800b010:	20001904 	.word	0x20001904
 800b014:	20000018 	.word	0x20000018
 800b018:	20000120 	.word	0x20000120

0800b01c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b020:	2200      	movs	r2, #0
 800b022:	4905      	ldr	r1, [pc, #20]	; (800b038 <CDC_Init_FS+0x1c>)
 800b024:	4805      	ldr	r0, [pc, #20]	; (800b03c <CDC_Init_FS+0x20>)
 800b026:	f7fd fcfd 	bl	8008a24 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b02a:	4905      	ldr	r1, [pc, #20]	; (800b040 <CDC_Init_FS+0x24>)
 800b02c:	4803      	ldr	r0, [pc, #12]	; (800b03c <CDC_Init_FS+0x20>)
 800b02e:	f7fd fd12 	bl	8008a56 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b032:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b034:	4618      	mov	r0, r3
 800b036:	bd80      	pop	{r7, pc}
 800b038:	20001c2c 	.word	0x20001c2c
 800b03c:	20001904 	.word	0x20001904
 800b040:	20001bc8 	.word	0x20001bc8

0800b044 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b044:	b480      	push	{r7}
 800b046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b048:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b04a:	4618      	mov	r0, r3
 800b04c:	46bd      	mov	sp, r7
 800b04e:	bc80      	pop	{r7}
 800b050:	4770      	bx	lr
	...

0800b054 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b054:	b480      	push	{r7}
 800b056:	b083      	sub	sp, #12
 800b058:	af00      	add	r7, sp, #0
 800b05a:	4603      	mov	r3, r0
 800b05c:	6039      	str	r1, [r7, #0]
 800b05e:	71fb      	strb	r3, [r7, #7]
 800b060:	4613      	mov	r3, r2
 800b062:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b064:	79fb      	ldrb	r3, [r7, #7]
 800b066:	2b23      	cmp	r3, #35	; 0x23
 800b068:	d84a      	bhi.n	800b100 <CDC_Control_FS+0xac>
 800b06a:	a201      	add	r2, pc, #4	; (adr r2, 800b070 <CDC_Control_FS+0x1c>)
 800b06c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b070:	0800b101 	.word	0x0800b101
 800b074:	0800b101 	.word	0x0800b101
 800b078:	0800b101 	.word	0x0800b101
 800b07c:	0800b101 	.word	0x0800b101
 800b080:	0800b101 	.word	0x0800b101
 800b084:	0800b101 	.word	0x0800b101
 800b088:	0800b101 	.word	0x0800b101
 800b08c:	0800b101 	.word	0x0800b101
 800b090:	0800b101 	.word	0x0800b101
 800b094:	0800b101 	.word	0x0800b101
 800b098:	0800b101 	.word	0x0800b101
 800b09c:	0800b101 	.word	0x0800b101
 800b0a0:	0800b101 	.word	0x0800b101
 800b0a4:	0800b101 	.word	0x0800b101
 800b0a8:	0800b101 	.word	0x0800b101
 800b0ac:	0800b101 	.word	0x0800b101
 800b0b0:	0800b101 	.word	0x0800b101
 800b0b4:	0800b101 	.word	0x0800b101
 800b0b8:	0800b101 	.word	0x0800b101
 800b0bc:	0800b101 	.word	0x0800b101
 800b0c0:	0800b101 	.word	0x0800b101
 800b0c4:	0800b101 	.word	0x0800b101
 800b0c8:	0800b101 	.word	0x0800b101
 800b0cc:	0800b101 	.word	0x0800b101
 800b0d0:	0800b101 	.word	0x0800b101
 800b0d4:	0800b101 	.word	0x0800b101
 800b0d8:	0800b101 	.word	0x0800b101
 800b0dc:	0800b101 	.word	0x0800b101
 800b0e0:	0800b101 	.word	0x0800b101
 800b0e4:	0800b101 	.word	0x0800b101
 800b0e8:	0800b101 	.word	0x0800b101
 800b0ec:	0800b101 	.word	0x0800b101
 800b0f0:	0800b101 	.word	0x0800b101
 800b0f4:	0800b101 	.word	0x0800b101
 800b0f8:	0800b101 	.word	0x0800b101
 800b0fc:	0800b101 	.word	0x0800b101
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b100:	bf00      	nop
  }

  return (USBD_OK);
 800b102:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b104:	4618      	mov	r0, r3
 800b106:	370c      	adds	r7, #12
 800b108:	46bd      	mov	sp, r7
 800b10a:	bc80      	pop	{r7}
 800b10c:	4770      	bx	lr
 800b10e:	bf00      	nop

0800b110 <CDC_Receive_FS>:
int idx=0;
void ReadComand(char * Bufer,int Leng);


static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b110:	b580      	push	{r7, lr}
 800b112:	b082      	sub	sp, #8
 800b114:	af00      	add	r7, sp, #0
 800b116:	6078      	str	r0, [r7, #4]
 800b118:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b11a:	6879      	ldr	r1, [r7, #4]
 800b11c:	4818      	ldr	r0, [pc, #96]	; (800b180 <CDC_Receive_FS+0x70>)
 800b11e:	f7fd fc9a 	bl	8008a56 <USBD_CDC_SetRxBuffer>



  if(Buf[0]=='\r'){
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	781b      	ldrb	r3, [r3, #0]
 800b126:	2b0d      	cmp	r3, #13
 800b128:	d112      	bne.n	800b150 <CDC_Receive_FS+0x40>
     BuferUsb[idx++]=Buf[0];
 800b12a:	4b16      	ldr	r3, [pc, #88]	; (800b184 <CDC_Receive_FS+0x74>)
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	1c5a      	adds	r2, r3, #1
 800b130:	4914      	ldr	r1, [pc, #80]	; (800b184 <CDC_Receive_FS+0x74>)
 800b132:	600a      	str	r2, [r1, #0]
 800b134:	687a      	ldr	r2, [r7, #4]
 800b136:	7811      	ldrb	r1, [r2, #0]
 800b138:	4a13      	ldr	r2, [pc, #76]	; (800b188 <CDC_Receive_FS+0x78>)
 800b13a:	54d1      	strb	r1, [r2, r3]
    ReadComand(BuferUsb,idx);
 800b13c:	4b11      	ldr	r3, [pc, #68]	; (800b184 <CDC_Receive_FS+0x74>)
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	4619      	mov	r1, r3
 800b142:	4811      	ldr	r0, [pc, #68]	; (800b188 <CDC_Receive_FS+0x78>)
 800b144:	f000 fc00 	bl	800b948 <ReadComand>
     idx=0;
 800b148:	4b0e      	ldr	r3, [pc, #56]	; (800b184 <CDC_Receive_FS+0x74>)
 800b14a:	2200      	movs	r2, #0
 800b14c:	601a      	str	r2, [r3, #0]
 800b14e:	e00f      	b.n	800b170 <CDC_Receive_FS+0x60>

  }else{
      if(idx>=100){idx=0;}
 800b150:	4b0c      	ldr	r3, [pc, #48]	; (800b184 <CDC_Receive_FS+0x74>)
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	2b63      	cmp	r3, #99	; 0x63
 800b156:	dd02      	ble.n	800b15e <CDC_Receive_FS+0x4e>
 800b158:	4b0a      	ldr	r3, [pc, #40]	; (800b184 <CDC_Receive_FS+0x74>)
 800b15a:	2200      	movs	r2, #0
 800b15c:	601a      	str	r2, [r3, #0]
      BuferUsb[idx++]=Buf[0];
 800b15e:	4b09      	ldr	r3, [pc, #36]	; (800b184 <CDC_Receive_FS+0x74>)
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	1c5a      	adds	r2, r3, #1
 800b164:	4907      	ldr	r1, [pc, #28]	; (800b184 <CDC_Receive_FS+0x74>)
 800b166:	600a      	str	r2, [r1, #0]
 800b168:	687a      	ldr	r2, [r7, #4]
 800b16a:	7811      	ldrb	r1, [r2, #0]
 800b16c:	4a06      	ldr	r2, [pc, #24]	; (800b188 <CDC_Receive_FS+0x78>)
 800b16e:	54d1      	strb	r1, [r2, r3]

  }



  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b170:	4803      	ldr	r0, [pc, #12]	; (800b180 <CDC_Receive_FS+0x70>)
 800b172:	f7fd fcb2 	bl	8008ada <USBD_CDC_ReceivePacket>


  return (USBD_OK);
 800b176:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b178:	4618      	mov	r0, r3
 800b17a:	3708      	adds	r7, #8
 800b17c:	46bd      	mov	sp, r7
 800b17e:	bd80      	pop	{r7, pc}
 800b180:	20001904 	.word	0x20001904
 800b184:	20001374 	.word	0x20001374
 800b188:	20001310 	.word	0x20001310

0800b18c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b18c:	b580      	push	{r7, lr}
 800b18e:	b084      	sub	sp, #16
 800b190:	af00      	add	r7, sp, #0
 800b192:	6078      	str	r0, [r7, #4]
 800b194:	460b      	mov	r3, r1
 800b196:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b198:	2300      	movs	r3, #0
 800b19a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b19c:	4b0d      	ldr	r3, [pc, #52]	; (800b1d4 <CDC_Transmit_FS+0x48>)
 800b19e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b1a2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b1a4:	68bb      	ldr	r3, [r7, #8]
 800b1a6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d001      	beq.n	800b1b2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b1ae:	2301      	movs	r3, #1
 800b1b0:	e00b      	b.n	800b1ca <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b1b2:	887b      	ldrh	r3, [r7, #2]
 800b1b4:	461a      	mov	r2, r3
 800b1b6:	6879      	ldr	r1, [r7, #4]
 800b1b8:	4806      	ldr	r0, [pc, #24]	; (800b1d4 <CDC_Transmit_FS+0x48>)
 800b1ba:	f7fd fc33 	bl	8008a24 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b1be:	4805      	ldr	r0, [pc, #20]	; (800b1d4 <CDC_Transmit_FS+0x48>)
 800b1c0:	f7fd fc5c 	bl	8008a7c <USBD_CDC_TransmitPacket>
 800b1c4:	4603      	mov	r3, r0
 800b1c6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b1c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1ca:	4618      	mov	r0, r3
 800b1cc:	3710      	adds	r7, #16
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	bd80      	pop	{r7, pc}
 800b1d2:	bf00      	nop
 800b1d4:	20001904 	.word	0x20001904

0800b1d8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b1d8:	b480      	push	{r7}
 800b1da:	b083      	sub	sp, #12
 800b1dc:	af00      	add	r7, sp, #0
 800b1de:	4603      	mov	r3, r0
 800b1e0:	6039      	str	r1, [r7, #0]
 800b1e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b1e4:	683b      	ldr	r3, [r7, #0]
 800b1e6:	2212      	movs	r2, #18
 800b1e8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b1ea:	4b03      	ldr	r3, [pc, #12]	; (800b1f8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	370c      	adds	r7, #12
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	bc80      	pop	{r7}
 800b1f4:	4770      	bx	lr
 800b1f6:	bf00      	nop
 800b1f8:	2000014c 	.word	0x2000014c

0800b1fc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b1fc:	b480      	push	{r7}
 800b1fe:	b083      	sub	sp, #12
 800b200:	af00      	add	r7, sp, #0
 800b202:	4603      	mov	r3, r0
 800b204:	6039      	str	r1, [r7, #0]
 800b206:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b208:	683b      	ldr	r3, [r7, #0]
 800b20a:	2204      	movs	r2, #4
 800b20c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b20e:	4b03      	ldr	r3, [pc, #12]	; (800b21c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b210:	4618      	mov	r0, r3
 800b212:	370c      	adds	r7, #12
 800b214:	46bd      	mov	sp, r7
 800b216:	bc80      	pop	{r7}
 800b218:	4770      	bx	lr
 800b21a:	bf00      	nop
 800b21c:	20000160 	.word	0x20000160

0800b220 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b220:	b580      	push	{r7, lr}
 800b222:	b082      	sub	sp, #8
 800b224:	af00      	add	r7, sp, #0
 800b226:	4603      	mov	r3, r0
 800b228:	6039      	str	r1, [r7, #0]
 800b22a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b22c:	79fb      	ldrb	r3, [r7, #7]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d105      	bne.n	800b23e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b232:	683a      	ldr	r2, [r7, #0]
 800b234:	4907      	ldr	r1, [pc, #28]	; (800b254 <USBD_FS_ProductStrDescriptor+0x34>)
 800b236:	4808      	ldr	r0, [pc, #32]	; (800b258 <USBD_FS_ProductStrDescriptor+0x38>)
 800b238:	f7fe fc29 	bl	8009a8e <USBD_GetString>
 800b23c:	e004      	b.n	800b248 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b23e:	683a      	ldr	r2, [r7, #0]
 800b240:	4904      	ldr	r1, [pc, #16]	; (800b254 <USBD_FS_ProductStrDescriptor+0x34>)
 800b242:	4805      	ldr	r0, [pc, #20]	; (800b258 <USBD_FS_ProductStrDescriptor+0x38>)
 800b244:	f7fe fc23 	bl	8009a8e <USBD_GetString>
  }
  return USBD_StrDesc;
 800b248:	4b02      	ldr	r3, [pc, #8]	; (800b254 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b24a:	4618      	mov	r0, r3
 800b24c:	3708      	adds	r7, #8
 800b24e:	46bd      	mov	sp, r7
 800b250:	bd80      	pop	{r7, pc}
 800b252:	bf00      	nop
 800b254:	20001c90 	.word	0x20001c90
 800b258:	0800f174 	.word	0x0800f174

0800b25c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b25c:	b580      	push	{r7, lr}
 800b25e:	b082      	sub	sp, #8
 800b260:	af00      	add	r7, sp, #0
 800b262:	4603      	mov	r3, r0
 800b264:	6039      	str	r1, [r7, #0]
 800b266:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b268:	683a      	ldr	r2, [r7, #0]
 800b26a:	4904      	ldr	r1, [pc, #16]	; (800b27c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b26c:	4804      	ldr	r0, [pc, #16]	; (800b280 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b26e:	f7fe fc0e 	bl	8009a8e <USBD_GetString>
  return USBD_StrDesc;
 800b272:	4b02      	ldr	r3, [pc, #8]	; (800b27c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b274:	4618      	mov	r0, r3
 800b276:	3708      	adds	r7, #8
 800b278:	46bd      	mov	sp, r7
 800b27a:	bd80      	pop	{r7, pc}
 800b27c:	20001c90 	.word	0x20001c90
 800b280:	0800f17c 	.word	0x0800f17c

0800b284 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b284:	b580      	push	{r7, lr}
 800b286:	b082      	sub	sp, #8
 800b288:	af00      	add	r7, sp, #0
 800b28a:	4603      	mov	r3, r0
 800b28c:	6039      	str	r1, [r7, #0]
 800b28e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	221a      	movs	r2, #26
 800b294:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b296:	f000 f843 	bl	800b320 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b29a:	4b02      	ldr	r3, [pc, #8]	; (800b2a4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b29c:	4618      	mov	r0, r3
 800b29e:	3708      	adds	r7, #8
 800b2a0:	46bd      	mov	sp, r7
 800b2a2:	bd80      	pop	{r7, pc}
 800b2a4:	20000164 	.word	0x20000164

0800b2a8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	b082      	sub	sp, #8
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	4603      	mov	r3, r0
 800b2b0:	6039      	str	r1, [r7, #0]
 800b2b2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b2b4:	79fb      	ldrb	r3, [r7, #7]
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d105      	bne.n	800b2c6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b2ba:	683a      	ldr	r2, [r7, #0]
 800b2bc:	4907      	ldr	r1, [pc, #28]	; (800b2dc <USBD_FS_ConfigStrDescriptor+0x34>)
 800b2be:	4808      	ldr	r0, [pc, #32]	; (800b2e0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b2c0:	f7fe fbe5 	bl	8009a8e <USBD_GetString>
 800b2c4:	e004      	b.n	800b2d0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b2c6:	683a      	ldr	r2, [r7, #0]
 800b2c8:	4904      	ldr	r1, [pc, #16]	; (800b2dc <USBD_FS_ConfigStrDescriptor+0x34>)
 800b2ca:	4805      	ldr	r0, [pc, #20]	; (800b2e0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b2cc:	f7fe fbdf 	bl	8009a8e <USBD_GetString>
  }
  return USBD_StrDesc;
 800b2d0:	4b02      	ldr	r3, [pc, #8]	; (800b2dc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	3708      	adds	r7, #8
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	bd80      	pop	{r7, pc}
 800b2da:	bf00      	nop
 800b2dc:	20001c90 	.word	0x20001c90
 800b2e0:	0800f190 	.word	0x0800f190

0800b2e4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b2e4:	b580      	push	{r7, lr}
 800b2e6:	b082      	sub	sp, #8
 800b2e8:	af00      	add	r7, sp, #0
 800b2ea:	4603      	mov	r3, r0
 800b2ec:	6039      	str	r1, [r7, #0]
 800b2ee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b2f0:	79fb      	ldrb	r3, [r7, #7]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d105      	bne.n	800b302 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b2f6:	683a      	ldr	r2, [r7, #0]
 800b2f8:	4907      	ldr	r1, [pc, #28]	; (800b318 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b2fa:	4808      	ldr	r0, [pc, #32]	; (800b31c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b2fc:	f7fe fbc7 	bl	8009a8e <USBD_GetString>
 800b300:	e004      	b.n	800b30c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b302:	683a      	ldr	r2, [r7, #0]
 800b304:	4904      	ldr	r1, [pc, #16]	; (800b318 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b306:	4805      	ldr	r0, [pc, #20]	; (800b31c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b308:	f7fe fbc1 	bl	8009a8e <USBD_GetString>
  }
  return USBD_StrDesc;
 800b30c:	4b02      	ldr	r3, [pc, #8]	; (800b318 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b30e:	4618      	mov	r0, r3
 800b310:	3708      	adds	r7, #8
 800b312:	46bd      	mov	sp, r7
 800b314:	bd80      	pop	{r7, pc}
 800b316:	bf00      	nop
 800b318:	20001c90 	.word	0x20001c90
 800b31c:	0800f19c 	.word	0x0800f19c

0800b320 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b320:	b580      	push	{r7, lr}
 800b322:	b084      	sub	sp, #16
 800b324:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b326:	4b0f      	ldr	r3, [pc, #60]	; (800b364 <Get_SerialNum+0x44>)
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b32c:	4b0e      	ldr	r3, [pc, #56]	; (800b368 <Get_SerialNum+0x48>)
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b332:	4b0e      	ldr	r3, [pc, #56]	; (800b36c <Get_SerialNum+0x4c>)
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b338:	68fa      	ldr	r2, [r7, #12]
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	4413      	add	r3, r2
 800b33e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d009      	beq.n	800b35a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b346:	2208      	movs	r2, #8
 800b348:	4909      	ldr	r1, [pc, #36]	; (800b370 <Get_SerialNum+0x50>)
 800b34a:	68f8      	ldr	r0, [r7, #12]
 800b34c:	f000 f814 	bl	800b378 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b350:	2204      	movs	r2, #4
 800b352:	4908      	ldr	r1, [pc, #32]	; (800b374 <Get_SerialNum+0x54>)
 800b354:	68b8      	ldr	r0, [r7, #8]
 800b356:	f000 f80f 	bl	800b378 <IntToUnicode>
  }
}
 800b35a:	bf00      	nop
 800b35c:	3710      	adds	r7, #16
 800b35e:	46bd      	mov	sp, r7
 800b360:	bd80      	pop	{r7, pc}
 800b362:	bf00      	nop
 800b364:	1ffff7e8 	.word	0x1ffff7e8
 800b368:	1ffff7ec 	.word	0x1ffff7ec
 800b36c:	1ffff7f0 	.word	0x1ffff7f0
 800b370:	20000166 	.word	0x20000166
 800b374:	20000176 	.word	0x20000176

0800b378 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b378:	b480      	push	{r7}
 800b37a:	b087      	sub	sp, #28
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	60f8      	str	r0, [r7, #12]
 800b380:	60b9      	str	r1, [r7, #8]
 800b382:	4613      	mov	r3, r2
 800b384:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b386:	2300      	movs	r3, #0
 800b388:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b38a:	2300      	movs	r3, #0
 800b38c:	75fb      	strb	r3, [r7, #23]
 800b38e:	e027      	b.n	800b3e0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	0f1b      	lsrs	r3, r3, #28
 800b394:	2b09      	cmp	r3, #9
 800b396:	d80b      	bhi.n	800b3b0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b398:	7dfb      	ldrb	r3, [r7, #23]
 800b39a:	005b      	lsls	r3, r3, #1
 800b39c:	461a      	mov	r2, r3
 800b39e:	68bb      	ldr	r3, [r7, #8]
 800b3a0:	4413      	add	r3, r2
 800b3a2:	68fa      	ldr	r2, [r7, #12]
 800b3a4:	0f12      	lsrs	r2, r2, #28
 800b3a6:	b2d2      	uxtb	r2, r2
 800b3a8:	3230      	adds	r2, #48	; 0x30
 800b3aa:	b2d2      	uxtb	r2, r2
 800b3ac:	701a      	strb	r2, [r3, #0]
 800b3ae:	e00a      	b.n	800b3c6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b3b0:	7dfb      	ldrb	r3, [r7, #23]
 800b3b2:	005b      	lsls	r3, r3, #1
 800b3b4:	461a      	mov	r2, r3
 800b3b6:	68bb      	ldr	r3, [r7, #8]
 800b3b8:	4413      	add	r3, r2
 800b3ba:	68fa      	ldr	r2, [r7, #12]
 800b3bc:	0f12      	lsrs	r2, r2, #28
 800b3be:	b2d2      	uxtb	r2, r2
 800b3c0:	3237      	adds	r2, #55	; 0x37
 800b3c2:	b2d2      	uxtb	r2, r2
 800b3c4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	011b      	lsls	r3, r3, #4
 800b3ca:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b3cc:	7dfb      	ldrb	r3, [r7, #23]
 800b3ce:	005b      	lsls	r3, r3, #1
 800b3d0:	3301      	adds	r3, #1
 800b3d2:	68ba      	ldr	r2, [r7, #8]
 800b3d4:	4413      	add	r3, r2
 800b3d6:	2200      	movs	r2, #0
 800b3d8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b3da:	7dfb      	ldrb	r3, [r7, #23]
 800b3dc:	3301      	adds	r3, #1
 800b3de:	75fb      	strb	r3, [r7, #23]
 800b3e0:	7dfa      	ldrb	r2, [r7, #23]
 800b3e2:	79fb      	ldrb	r3, [r7, #7]
 800b3e4:	429a      	cmp	r2, r3
 800b3e6:	d3d3      	bcc.n	800b390 <IntToUnicode+0x18>
  }
}
 800b3e8:	bf00      	nop
 800b3ea:	371c      	adds	r7, #28
 800b3ec:	46bd      	mov	sp, r7
 800b3ee:	bc80      	pop	{r7}
 800b3f0:	4770      	bx	lr
	...

0800b3f4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b084      	sub	sp, #16
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	4a0d      	ldr	r2, [pc, #52]	; (800b438 <HAL_PCD_MspInit+0x44>)
 800b402:	4293      	cmp	r3, r2
 800b404:	d113      	bne.n	800b42e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800b406:	4a0d      	ldr	r2, [pc, #52]	; (800b43c <HAL_PCD_MspInit+0x48>)
 800b408:	4b0c      	ldr	r3, [pc, #48]	; (800b43c <HAL_PCD_MspInit+0x48>)
 800b40a:	69db      	ldr	r3, [r3, #28]
 800b40c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b410:	61d3      	str	r3, [r2, #28]
 800b412:	4b0a      	ldr	r3, [pc, #40]	; (800b43c <HAL_PCD_MspInit+0x48>)
 800b414:	69db      	ldr	r3, [r3, #28]
 800b416:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b41a:	60fb      	str	r3, [r7, #12]
 800b41c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 800b41e:	2200      	movs	r2, #0
 800b420:	2105      	movs	r1, #5
 800b422:	2014      	movs	r0, #20
 800b424:	f7f6 faa0 	bl	8001968 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800b428:	2014      	movs	r0, #20
 800b42a:	f7f6 fac9 	bl	80019c0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800b42e:	bf00      	nop
 800b430:	3710      	adds	r7, #16
 800b432:	46bd      	mov	sp, r7
 800b434:	bd80      	pop	{r7, pc}
 800b436:	bf00      	nop
 800b438:	40005c00 	.word	0x40005c00
 800b43c:	40021000 	.word	0x40021000

0800b440 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b440:	b580      	push	{r7, lr}
 800b442:	b082      	sub	sp, #8
 800b444:	af00      	add	r7, sp, #0
 800b446:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800b454:	4619      	mov	r1, r3
 800b456:	4610      	mov	r0, r2
 800b458:	f7fd fbf5 	bl	8008c46 <USBD_LL_SetupStage>
}
 800b45c:	bf00      	nop
 800b45e:	3708      	adds	r7, #8
 800b460:	46bd      	mov	sp, r7
 800b462:	bd80      	pop	{r7, pc}

0800b464 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b464:	b580      	push	{r7, lr}
 800b466:	b082      	sub	sp, #8
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
 800b46c:	460b      	mov	r3, r1
 800b46e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800b476:	78fa      	ldrb	r2, [r7, #3]
 800b478:	6879      	ldr	r1, [r7, #4]
 800b47a:	4613      	mov	r3, r2
 800b47c:	009b      	lsls	r3, r3, #2
 800b47e:	4413      	add	r3, r2
 800b480:	00db      	lsls	r3, r3, #3
 800b482:	440b      	add	r3, r1
 800b484:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800b488:	681a      	ldr	r2, [r3, #0]
 800b48a:	78fb      	ldrb	r3, [r7, #3]
 800b48c:	4619      	mov	r1, r3
 800b48e:	f7fd fc25 	bl	8008cdc <USBD_LL_DataOutStage>
}
 800b492:	bf00      	nop
 800b494:	3708      	adds	r7, #8
 800b496:	46bd      	mov	sp, r7
 800b498:	bd80      	pop	{r7, pc}

0800b49a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b49a:	b580      	push	{r7, lr}
 800b49c:	b082      	sub	sp, #8
 800b49e:	af00      	add	r7, sp, #0
 800b4a0:	6078      	str	r0, [r7, #4]
 800b4a2:	460b      	mov	r3, r1
 800b4a4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800b4ac:	78fa      	ldrb	r2, [r7, #3]
 800b4ae:	6879      	ldr	r1, [r7, #4]
 800b4b0:	4613      	mov	r3, r2
 800b4b2:	009b      	lsls	r3, r3, #2
 800b4b4:	4413      	add	r3, r2
 800b4b6:	00db      	lsls	r3, r3, #3
 800b4b8:	440b      	add	r3, r1
 800b4ba:	333c      	adds	r3, #60	; 0x3c
 800b4bc:	681a      	ldr	r2, [r3, #0]
 800b4be:	78fb      	ldrb	r3, [r7, #3]
 800b4c0:	4619      	mov	r1, r3
 800b4c2:	f7fd fc7c 	bl	8008dbe <USBD_LL_DataInStage>
}
 800b4c6:	bf00      	nop
 800b4c8:	3708      	adds	r7, #8
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	bd80      	pop	{r7, pc}

0800b4ce <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b4ce:	b580      	push	{r7, lr}
 800b4d0:	b082      	sub	sp, #8
 800b4d2:	af00      	add	r7, sp, #0
 800b4d4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b4dc:	4618      	mov	r0, r3
 800b4de:	f7fd fd8c 	bl	8008ffa <USBD_LL_SOF>
}
 800b4e2:	bf00      	nop
 800b4e4:	3708      	adds	r7, #8
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	bd80      	pop	{r7, pc}

0800b4ea <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b4ea:	b580      	push	{r7, lr}
 800b4ec:	b084      	sub	sp, #16
 800b4ee:	af00      	add	r7, sp, #0
 800b4f0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b4f2:	2301      	movs	r3, #1
 800b4f4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	689b      	ldr	r3, [r3, #8]
 800b4fa:	2b02      	cmp	r3, #2
 800b4fc:	d001      	beq.n	800b502 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800b4fe:	f7f5 fe03 	bl	8001108 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b508:	7bfa      	ldrb	r2, [r7, #15]
 800b50a:	4611      	mov	r1, r2
 800b50c:	4618      	mov	r0, r3
 800b50e:	f7fd fd3c 	bl	8008f8a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b518:	4618      	mov	r0, r3
 800b51a:	f7fd fcf5 	bl	8008f08 <USBD_LL_Reset>
}
 800b51e:	bf00      	nop
 800b520:	3710      	adds	r7, #16
 800b522:	46bd      	mov	sp, r7
 800b524:	bd80      	pop	{r7, pc}
	...

0800b528 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b082      	sub	sp, #8
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b536:	4618      	mov	r0, r3
 800b538:	f7fd fd36 	bl	8008fa8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	699b      	ldr	r3, [r3, #24]
 800b540:	2b00      	cmp	r3, #0
 800b542:	d005      	beq.n	800b550 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b544:	4a04      	ldr	r2, [pc, #16]	; (800b558 <HAL_PCD_SuspendCallback+0x30>)
 800b546:	4b04      	ldr	r3, [pc, #16]	; (800b558 <HAL_PCD_SuspendCallback+0x30>)
 800b548:	691b      	ldr	r3, [r3, #16]
 800b54a:	f043 0306 	orr.w	r3, r3, #6
 800b54e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b550:	bf00      	nop
 800b552:	3708      	adds	r7, #8
 800b554:	46bd      	mov	sp, r7
 800b556:	bd80      	pop	{r7, pc}
 800b558:	e000ed00 	.word	0xe000ed00

0800b55c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	b082      	sub	sp, #8
 800b560:	af00      	add	r7, sp, #0
 800b562:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b56a:	4618      	mov	r0, r3
 800b56c:	f7fd fd30 	bl	8008fd0 <USBD_LL_Resume>
}
 800b570:	bf00      	nop
 800b572:	3708      	adds	r7, #8
 800b574:	46bd      	mov	sp, r7
 800b576:	bd80      	pop	{r7, pc}

0800b578 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b578:	b580      	push	{r7, lr}
 800b57a:	b082      	sub	sp, #8
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800b580:	4a28      	ldr	r2, [pc, #160]	; (800b624 <USBD_LL_Init+0xac>)
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	4a26      	ldr	r2, [pc, #152]	; (800b624 <USBD_LL_Init+0xac>)
 800b58c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800b590:	4b24      	ldr	r3, [pc, #144]	; (800b624 <USBD_LL_Init+0xac>)
 800b592:	4a25      	ldr	r2, [pc, #148]	; (800b628 <USBD_LL_Init+0xb0>)
 800b594:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800b596:	4b23      	ldr	r3, [pc, #140]	; (800b624 <USBD_LL_Init+0xac>)
 800b598:	2208      	movs	r2, #8
 800b59a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800b59c:	4b21      	ldr	r3, [pc, #132]	; (800b624 <USBD_LL_Init+0xac>)
 800b59e:	2202      	movs	r2, #2
 800b5a0:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800b5a2:	4b20      	ldr	r3, [pc, #128]	; (800b624 <USBD_LL_Init+0xac>)
 800b5a4:	2200      	movs	r2, #0
 800b5a6:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800b5a8:	4b1e      	ldr	r3, [pc, #120]	; (800b624 <USBD_LL_Init+0xac>)
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800b5ae:	4b1d      	ldr	r3, [pc, #116]	; (800b624 <USBD_LL_Init+0xac>)
 800b5b0:	2200      	movs	r2, #0
 800b5b2:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800b5b4:	481b      	ldr	r0, [pc, #108]	; (800b624 <USBD_LL_Init+0xac>)
 800b5b6:	f7f6 ffeb 	bl	8002590 <HAL_PCD_Init>
 800b5ba:	4603      	mov	r3, r0
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d001      	beq.n	800b5c4 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800b5c0:	f7f5 fda2 	bl	8001108 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b5ca:	2318      	movs	r3, #24
 800b5cc:	2200      	movs	r2, #0
 800b5ce:	2100      	movs	r1, #0
 800b5d0:	f7f8 fc8b 	bl	8003eea <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b5da:	2358      	movs	r3, #88	; 0x58
 800b5dc:	2200      	movs	r2, #0
 800b5de:	2180      	movs	r1, #128	; 0x80
 800b5e0:	f7f8 fc83 	bl	8003eea <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b5ea:	23c0      	movs	r3, #192	; 0xc0
 800b5ec:	2200      	movs	r2, #0
 800b5ee:	2181      	movs	r1, #129	; 0x81
 800b5f0:	f7f8 fc7b 	bl	8003eea <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b5fa:	f44f 7388 	mov.w	r3, #272	; 0x110
 800b5fe:	2200      	movs	r2, #0
 800b600:	2101      	movs	r1, #1
 800b602:	f7f8 fc72 	bl	8003eea <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b60c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b610:	2200      	movs	r2, #0
 800b612:	2182      	movs	r1, #130	; 0x82
 800b614:	f7f8 fc69 	bl	8003eea <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800b618:	2300      	movs	r3, #0
}
 800b61a:	4618      	mov	r0, r3
 800b61c:	3708      	adds	r7, #8
 800b61e:	46bd      	mov	sp, r7
 800b620:	bd80      	pop	{r7, pc}
 800b622:	bf00      	nop
 800b624:	20001e90 	.word	0x20001e90
 800b628:	40005c00 	.word	0x40005c00

0800b62c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b62c:	b580      	push	{r7, lr}
 800b62e:	b084      	sub	sp, #16
 800b630:	af00      	add	r7, sp, #0
 800b632:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b634:	2300      	movs	r3, #0
 800b636:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b638:	2300      	movs	r3, #0
 800b63a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b642:	4618      	mov	r0, r3
 800b644:	f7f7 f8bc 	bl	80027c0 <HAL_PCD_Start>
 800b648:	4603      	mov	r3, r0
 800b64a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b64c:	7bfb      	ldrb	r3, [r7, #15]
 800b64e:	4618      	mov	r0, r3
 800b650:	f000 f94e 	bl	800b8f0 <USBD_Get_USB_Status>
 800b654:	4603      	mov	r3, r0
 800b656:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b658:	7bbb      	ldrb	r3, [r7, #14]
}
 800b65a:	4618      	mov	r0, r3
 800b65c:	3710      	adds	r7, #16
 800b65e:	46bd      	mov	sp, r7
 800b660:	bd80      	pop	{r7, pc}

0800b662 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b662:	b580      	push	{r7, lr}
 800b664:	b084      	sub	sp, #16
 800b666:	af00      	add	r7, sp, #0
 800b668:	6078      	str	r0, [r7, #4]
 800b66a:	4608      	mov	r0, r1
 800b66c:	4611      	mov	r1, r2
 800b66e:	461a      	mov	r2, r3
 800b670:	4603      	mov	r3, r0
 800b672:	70fb      	strb	r3, [r7, #3]
 800b674:	460b      	mov	r3, r1
 800b676:	70bb      	strb	r3, [r7, #2]
 800b678:	4613      	mov	r3, r2
 800b67a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b67c:	2300      	movs	r3, #0
 800b67e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b680:	2300      	movs	r3, #0
 800b682:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b68a:	78bb      	ldrb	r3, [r7, #2]
 800b68c:	883a      	ldrh	r2, [r7, #0]
 800b68e:	78f9      	ldrb	r1, [r7, #3]
 800b690:	f7f7 fa36 	bl	8002b00 <HAL_PCD_EP_Open>
 800b694:	4603      	mov	r3, r0
 800b696:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b698:	7bfb      	ldrb	r3, [r7, #15]
 800b69a:	4618      	mov	r0, r3
 800b69c:	f000 f928 	bl	800b8f0 <USBD_Get_USB_Status>
 800b6a0:	4603      	mov	r3, r0
 800b6a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b6a4:	7bbb      	ldrb	r3, [r7, #14]
}
 800b6a6:	4618      	mov	r0, r3
 800b6a8:	3710      	adds	r7, #16
 800b6aa:	46bd      	mov	sp, r7
 800b6ac:	bd80      	pop	{r7, pc}

0800b6ae <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b6ae:	b580      	push	{r7, lr}
 800b6b0:	b084      	sub	sp, #16
 800b6b2:	af00      	add	r7, sp, #0
 800b6b4:	6078      	str	r0, [r7, #4]
 800b6b6:	460b      	mov	r3, r1
 800b6b8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6ba:	2300      	movs	r3, #0
 800b6bc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b6be:	2300      	movs	r3, #0
 800b6c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b6c8:	78fa      	ldrb	r2, [r7, #3]
 800b6ca:	4611      	mov	r1, r2
 800b6cc:	4618      	mov	r0, r3
 800b6ce:	f7f7 fa7d 	bl	8002bcc <HAL_PCD_EP_Close>
 800b6d2:	4603      	mov	r3, r0
 800b6d4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b6d6:	7bfb      	ldrb	r3, [r7, #15]
 800b6d8:	4618      	mov	r0, r3
 800b6da:	f000 f909 	bl	800b8f0 <USBD_Get_USB_Status>
 800b6de:	4603      	mov	r3, r0
 800b6e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b6e2:	7bbb      	ldrb	r3, [r7, #14]
}
 800b6e4:	4618      	mov	r0, r3
 800b6e6:	3710      	adds	r7, #16
 800b6e8:	46bd      	mov	sp, r7
 800b6ea:	bd80      	pop	{r7, pc}

0800b6ec <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b6ec:	b580      	push	{r7, lr}
 800b6ee:	b084      	sub	sp, #16
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	6078      	str	r0, [r7, #4]
 800b6f4:	460b      	mov	r3, r1
 800b6f6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b706:	78fa      	ldrb	r2, [r7, #3]
 800b708:	4611      	mov	r1, r2
 800b70a:	4618      	mov	r0, r3
 800b70c:	f7f7 fb3d 	bl	8002d8a <HAL_PCD_EP_SetStall>
 800b710:	4603      	mov	r3, r0
 800b712:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b714:	7bfb      	ldrb	r3, [r7, #15]
 800b716:	4618      	mov	r0, r3
 800b718:	f000 f8ea 	bl	800b8f0 <USBD_Get_USB_Status>
 800b71c:	4603      	mov	r3, r0
 800b71e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b720:	7bbb      	ldrb	r3, [r7, #14]
}
 800b722:	4618      	mov	r0, r3
 800b724:	3710      	adds	r7, #16
 800b726:	46bd      	mov	sp, r7
 800b728:	bd80      	pop	{r7, pc}

0800b72a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b72a:	b580      	push	{r7, lr}
 800b72c:	b084      	sub	sp, #16
 800b72e:	af00      	add	r7, sp, #0
 800b730:	6078      	str	r0, [r7, #4]
 800b732:	460b      	mov	r3, r1
 800b734:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b736:	2300      	movs	r3, #0
 800b738:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b73a:	2300      	movs	r3, #0
 800b73c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b744:	78fa      	ldrb	r2, [r7, #3]
 800b746:	4611      	mov	r1, r2
 800b748:	4618      	mov	r0, r3
 800b74a:	f7f7 fb7e 	bl	8002e4a <HAL_PCD_EP_ClrStall>
 800b74e:	4603      	mov	r3, r0
 800b750:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b752:	7bfb      	ldrb	r3, [r7, #15]
 800b754:	4618      	mov	r0, r3
 800b756:	f000 f8cb 	bl	800b8f0 <USBD_Get_USB_Status>
 800b75a:	4603      	mov	r3, r0
 800b75c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b75e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b760:	4618      	mov	r0, r3
 800b762:	3710      	adds	r7, #16
 800b764:	46bd      	mov	sp, r7
 800b766:	bd80      	pop	{r7, pc}

0800b768 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b768:	b480      	push	{r7}
 800b76a:	b085      	sub	sp, #20
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	6078      	str	r0, [r7, #4]
 800b770:	460b      	mov	r3, r1
 800b772:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b77a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b77c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b780:	2b00      	cmp	r3, #0
 800b782:	da0c      	bge.n	800b79e <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b784:	78fb      	ldrb	r3, [r7, #3]
 800b786:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b78a:	68f9      	ldr	r1, [r7, #12]
 800b78c:	1c5a      	adds	r2, r3, #1
 800b78e:	4613      	mov	r3, r2
 800b790:	009b      	lsls	r3, r3, #2
 800b792:	4413      	add	r3, r2
 800b794:	00db      	lsls	r3, r3, #3
 800b796:	440b      	add	r3, r1
 800b798:	3302      	adds	r3, #2
 800b79a:	781b      	ldrb	r3, [r3, #0]
 800b79c:	e00b      	b.n	800b7b6 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b79e:	78fb      	ldrb	r3, [r7, #3]
 800b7a0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b7a4:	68f9      	ldr	r1, [r7, #12]
 800b7a6:	4613      	mov	r3, r2
 800b7a8:	009b      	lsls	r3, r3, #2
 800b7aa:	4413      	add	r3, r2
 800b7ac:	00db      	lsls	r3, r3, #3
 800b7ae:	440b      	add	r3, r1
 800b7b0:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800b7b4:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b7b6:	4618      	mov	r0, r3
 800b7b8:	3714      	adds	r7, #20
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	bc80      	pop	{r7}
 800b7be:	4770      	bx	lr

0800b7c0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b7c0:	b580      	push	{r7, lr}
 800b7c2:	b084      	sub	sp, #16
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	6078      	str	r0, [r7, #4]
 800b7c8:	460b      	mov	r3, r1
 800b7ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b7cc:	2300      	movs	r3, #0
 800b7ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b7d0:	2300      	movs	r3, #0
 800b7d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b7da:	78fa      	ldrb	r2, [r7, #3]
 800b7dc:	4611      	mov	r1, r2
 800b7de:	4618      	mov	r0, r3
 800b7e0:	f7f7 f969 	bl	8002ab6 <HAL_PCD_SetAddress>
 800b7e4:	4603      	mov	r3, r0
 800b7e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b7e8:	7bfb      	ldrb	r3, [r7, #15]
 800b7ea:	4618      	mov	r0, r3
 800b7ec:	f000 f880 	bl	800b8f0 <USBD_Get_USB_Status>
 800b7f0:	4603      	mov	r3, r0
 800b7f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b7f4:	7bbb      	ldrb	r3, [r7, #14]
}
 800b7f6:	4618      	mov	r0, r3
 800b7f8:	3710      	adds	r7, #16
 800b7fa:	46bd      	mov	sp, r7
 800b7fc:	bd80      	pop	{r7, pc}

0800b7fe <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b7fe:	b580      	push	{r7, lr}
 800b800:	b086      	sub	sp, #24
 800b802:	af00      	add	r7, sp, #0
 800b804:	60f8      	str	r0, [r7, #12]
 800b806:	607a      	str	r2, [r7, #4]
 800b808:	461a      	mov	r2, r3
 800b80a:	460b      	mov	r3, r1
 800b80c:	72fb      	strb	r3, [r7, #11]
 800b80e:	4613      	mov	r3, r2
 800b810:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b812:	2300      	movs	r3, #0
 800b814:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b816:	2300      	movs	r3, #0
 800b818:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b820:	893b      	ldrh	r3, [r7, #8]
 800b822:	7af9      	ldrb	r1, [r7, #11]
 800b824:	687a      	ldr	r2, [r7, #4]
 800b826:	f7f7 fa6d 	bl	8002d04 <HAL_PCD_EP_Transmit>
 800b82a:	4603      	mov	r3, r0
 800b82c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b82e:	7dfb      	ldrb	r3, [r7, #23]
 800b830:	4618      	mov	r0, r3
 800b832:	f000 f85d 	bl	800b8f0 <USBD_Get_USB_Status>
 800b836:	4603      	mov	r3, r0
 800b838:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b83a:	7dbb      	ldrb	r3, [r7, #22]
}
 800b83c:	4618      	mov	r0, r3
 800b83e:	3718      	adds	r7, #24
 800b840:	46bd      	mov	sp, r7
 800b842:	bd80      	pop	{r7, pc}

0800b844 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b086      	sub	sp, #24
 800b848:	af00      	add	r7, sp, #0
 800b84a:	60f8      	str	r0, [r7, #12]
 800b84c:	607a      	str	r2, [r7, #4]
 800b84e:	461a      	mov	r2, r3
 800b850:	460b      	mov	r3, r1
 800b852:	72fb      	strb	r3, [r7, #11]
 800b854:	4613      	mov	r3, r2
 800b856:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b858:	2300      	movs	r3, #0
 800b85a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b85c:	2300      	movs	r3, #0
 800b85e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b866:	893b      	ldrh	r3, [r7, #8]
 800b868:	7af9      	ldrb	r1, [r7, #11]
 800b86a:	687a      	ldr	r2, [r7, #4]
 800b86c:	f7f7 f9f6 	bl	8002c5c <HAL_PCD_EP_Receive>
 800b870:	4603      	mov	r3, r0
 800b872:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b874:	7dfb      	ldrb	r3, [r7, #23]
 800b876:	4618      	mov	r0, r3
 800b878:	f000 f83a 	bl	800b8f0 <USBD_Get_USB_Status>
 800b87c:	4603      	mov	r3, r0
 800b87e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b880:	7dbb      	ldrb	r3, [r7, #22]
}
 800b882:	4618      	mov	r0, r3
 800b884:	3718      	adds	r7, #24
 800b886:	46bd      	mov	sp, r7
 800b888:	bd80      	pop	{r7, pc}

0800b88a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b88a:	b580      	push	{r7, lr}
 800b88c:	b082      	sub	sp, #8
 800b88e:	af00      	add	r7, sp, #0
 800b890:	6078      	str	r0, [r7, #4]
 800b892:	460b      	mov	r3, r1
 800b894:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b89c:	78fa      	ldrb	r2, [r7, #3]
 800b89e:	4611      	mov	r1, r2
 800b8a0:	4618      	mov	r0, r3
 800b8a2:	f7f7 fa18 	bl	8002cd6 <HAL_PCD_EP_GetRxCount>
 800b8a6:	4603      	mov	r3, r0
}
 800b8a8:	4618      	mov	r0, r3
 800b8aa:	3708      	adds	r7, #8
 800b8ac:	46bd      	mov	sp, r7
 800b8ae:	bd80      	pop	{r7, pc}

0800b8b0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b8b0:	b480      	push	{r7}
 800b8b2:	b083      	sub	sp, #12
 800b8b4:	af00      	add	r7, sp, #0
 800b8b6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b8b8:	4b02      	ldr	r3, [pc, #8]	; (800b8c4 <USBD_static_malloc+0x14>)
}
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	370c      	adds	r7, #12
 800b8be:	46bd      	mov	sp, r7
 800b8c0:	bc80      	pop	{r7}
 800b8c2:	4770      	bx	lr
 800b8c4:	20001378 	.word	0x20001378

0800b8c8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b8c8:	b480      	push	{r7}
 800b8ca:	b083      	sub	sp, #12
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	6078      	str	r0, [r7, #4]

}
 800b8d0:	bf00      	nop
 800b8d2:	370c      	adds	r7, #12
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	bc80      	pop	{r7}
 800b8d8:	4770      	bx	lr

0800b8da <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b8da:	b480      	push	{r7}
 800b8dc:	b083      	sub	sp, #12
 800b8de:	af00      	add	r7, sp, #0
 800b8e0:	6078      	str	r0, [r7, #4]
 800b8e2:	460b      	mov	r3, r1
 800b8e4:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800b8e6:	bf00      	nop
 800b8e8:	370c      	adds	r7, #12
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	bc80      	pop	{r7}
 800b8ee:	4770      	bx	lr

0800b8f0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b8f0:	b480      	push	{r7}
 800b8f2:	b085      	sub	sp, #20
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	4603      	mov	r3, r0
 800b8f8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b8fe:	79fb      	ldrb	r3, [r7, #7]
 800b900:	2b03      	cmp	r3, #3
 800b902:	d817      	bhi.n	800b934 <USBD_Get_USB_Status+0x44>
 800b904:	a201      	add	r2, pc, #4	; (adr r2, 800b90c <USBD_Get_USB_Status+0x1c>)
 800b906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b90a:	bf00      	nop
 800b90c:	0800b91d 	.word	0x0800b91d
 800b910:	0800b923 	.word	0x0800b923
 800b914:	0800b929 	.word	0x0800b929
 800b918:	0800b92f 	.word	0x0800b92f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b91c:	2300      	movs	r3, #0
 800b91e:	73fb      	strb	r3, [r7, #15]
    break;
 800b920:	e00b      	b.n	800b93a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b922:	2302      	movs	r3, #2
 800b924:	73fb      	strb	r3, [r7, #15]
    break;
 800b926:	e008      	b.n	800b93a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b928:	2301      	movs	r3, #1
 800b92a:	73fb      	strb	r3, [r7, #15]
    break;
 800b92c:	e005      	b.n	800b93a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b92e:	2302      	movs	r3, #2
 800b930:	73fb      	strb	r3, [r7, #15]
    break;
 800b932:	e002      	b.n	800b93a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b934:	2302      	movs	r3, #2
 800b936:	73fb      	strb	r3, [r7, #15]
    break;
 800b938:	bf00      	nop
  }
  return usb_status;
 800b93a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b93c:	4618      	mov	r0, r3
 800b93e:	3714      	adds	r7, #20
 800b940:	46bd      	mov	sp, r7
 800b942:	bc80      	pop	{r7}
 800b944:	4770      	bx	lr
 800b946:	bf00      	nop

0800b948 <ReadComand>:





void ReadComand(char * Bufer,int Leng){
 800b948:	b580      	push	{r7, lr}
 800b94a:	b082      	sub	sp, #8
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	6078      	str	r0, [r7, #4]
 800b950:	6039      	str	r1, [r7, #0]


 /// HAL_UARTEx_ReceiveToIdle_DMA(&huart1 ,RxData,1);
//	HAL_UARTEx_ReceiveToIdle_DMA(&huart1 ,RxData,ReceivSize);
  HAL_UART_Transmit_DMA (&huart1  ,Bufer,Leng);
 800b952:	683b      	ldr	r3, [r7, #0]
 800b954:	b29b      	uxth	r3, r3
 800b956:	461a      	mov	r2, r3
 800b958:	6879      	ldr	r1, [r7, #4]
 800b95a:	4803      	ldr	r0, [pc, #12]	; (800b968 <ReadComand+0x20>)
 800b95c:	f7f9 fd6e 	bl	800543c <HAL_UART_Transmit_DMA>

  //CDC_Transmit_FS(Bufer, Leng);



}
 800b960:	bf00      	nop
 800b962:	3708      	adds	r7, #8
 800b964:	46bd      	mov	sp, r7
 800b966:	bd80      	pop	{r7, pc}
 800b968:	20001878 	.word	0x20001878

0800b96c <SendToUSB>:




  int GPS_Read(char *data);
void SendToUSB(void){
 800b96c:	b580      	push	{r7, lr}
 800b96e:	af00      	add	r7, sp, #0

  if((SizeGSM !=0) &&(statusDMA==0)){
 800b970:	4b15      	ldr	r3, [pc, #84]	; (800b9c8 <SendToUSB+0x5c>)
 800b972:	781b      	ldrb	r3, [r3, #0]
 800b974:	2b00      	cmp	r3, #0
 800b976:	d010      	beq.n	800b99a <SendToUSB+0x2e>
 800b978:	4b14      	ldr	r3, [pc, #80]	; (800b9cc <SendToUSB+0x60>)
 800b97a:	781b      	ldrb	r3, [r3, #0]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d10c      	bne.n	800b99a <SendToUSB+0x2e>
	  statusDMA=1;
 800b980:	4b12      	ldr	r3, [pc, #72]	; (800b9cc <SendToUSB+0x60>)
 800b982:	2201      	movs	r2, #1
 800b984:	701a      	strb	r2, [r3, #0]
      CDC_Transmit_FS(RxDataGSM,SizeGSM);
 800b986:	4b10      	ldr	r3, [pc, #64]	; (800b9c8 <SendToUSB+0x5c>)
 800b988:	781b      	ldrb	r3, [r3, #0]
 800b98a:	b29b      	uxth	r3, r3
 800b98c:	4619      	mov	r1, r3
 800b98e:	4810      	ldr	r0, [pc, #64]	; (800b9d0 <SendToUSB+0x64>)
 800b990:	f7ff fbfc 	bl	800b18c <CDC_Transmit_FS>
      SizeGSM=0;
 800b994:	4b0c      	ldr	r3, [pc, #48]	; (800b9c8 <SendToUSB+0x5c>)
 800b996:	2200      	movs	r2, #0
 800b998:	701a      	strb	r2, [r3, #0]
  }

  if((SizeGPS !=0) &&(statusDMA==0)){
 800b99a:	4b0e      	ldr	r3, [pc, #56]	; (800b9d4 <SendToUSB+0x68>)
 800b99c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d00c      	beq.n	800b9be <SendToUSB+0x52>
 800b9a4:	4b09      	ldr	r3, [pc, #36]	; (800b9cc <SendToUSB+0x60>)
 800b9a6:	781b      	ldrb	r3, [r3, #0]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d108      	bne.n	800b9be <SendToUSB+0x52>
	  statusDMA=1;
 800b9ac:	4b07      	ldr	r3, [pc, #28]	; (800b9cc <SendToUSB+0x60>)
 800b9ae:	2201      	movs	r2, #1
 800b9b0:	701a      	strb	r2, [r3, #0]
      GPS_Read(RxDataGPS);
 800b9b2:	4809      	ldr	r0, [pc, #36]	; (800b9d8 <SendToUSB+0x6c>)
 800b9b4:	f000 fad0 	bl	800bf58 <GPS_Read>
	   // CDC_Transmit_FS(RxDataGPS,SizeGPS);
      SizeGPS=0;
 800b9b8:	4b06      	ldr	r3, [pc, #24]	; (800b9d4 <SendToUSB+0x68>)
 800b9ba:	2200      	movs	r2, #0
 800b9bc:	801a      	strh	r2, [r3, #0]





  statusDMA=0;
 800b9be:	4b03      	ldr	r3, [pc, #12]	; (800b9cc <SendToUSB+0x60>)
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	701a      	strb	r2, [r3, #0]

}
 800b9c4:	bf00      	nop
 800b9c6:	bd80      	pop	{r7, pc}
 800b9c8:	20001598 	.word	0x20001598
 800b9cc:	2000169e 	.word	0x2000169e
 800b9d0:	2000159c 	.word	0x2000159c
 800b9d4:	2000169c 	.word	0x2000169c
 800b9d8:	2000217c 	.word	0x2000217c

0800b9dc <SendUSB_DT>:


void SendUSB_DT(char *Bufer, short Leng){
 800b9dc:	b480      	push	{r7}
 800b9de:	b085      	sub	sp, #20
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
 800b9e4:	460b      	mov	r3, r1
 800b9e6:	807b      	strh	r3, [r7, #2]
	SizeGPS=0;
 800b9e8:	4b12      	ldr	r3, [pc, #72]	; (800ba34 <SendUSB_DT+0x58>)
 800b9ea:	2200      	movs	r2, #0
 800b9ec:	801a      	strh	r2, [r3, #0]
	for (short var = 0;  var < Leng ;var++ ) {
 800b9ee:	2300      	movs	r3, #0
 800b9f0:	81fb      	strh	r3, [r7, #14]
 800b9f2:	e013      	b.n	800ba1c <SendUSB_DT+0x40>
	  RxDataGSM[SizeGSM++] = Bufer[var];
 800b9f4:	4b10      	ldr	r3, [pc, #64]	; (800ba38 <SendUSB_DT+0x5c>)
 800b9f6:	781b      	ldrb	r3, [r3, #0]
 800b9f8:	1c5a      	adds	r2, r3, #1
 800b9fa:	b2d1      	uxtb	r1, r2
 800b9fc:	4a0e      	ldr	r2, [pc, #56]	; (800ba38 <SendUSB_DT+0x5c>)
 800b9fe:	7011      	strb	r1, [r2, #0]
 800ba00:	4619      	mov	r1, r3
 800ba02:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800ba06:	687a      	ldr	r2, [r7, #4]
 800ba08:	4413      	add	r3, r2
 800ba0a:	781a      	ldrb	r2, [r3, #0]
 800ba0c:	4b0b      	ldr	r3, [pc, #44]	; (800ba3c <SendUSB_DT+0x60>)
 800ba0e:	545a      	strb	r2, [r3, r1]
	for (short var = 0;  var < Leng ;var++ ) {
 800ba10:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800ba14:	b29b      	uxth	r3, r3
 800ba16:	3301      	adds	r3, #1
 800ba18:	b29b      	uxth	r3, r3
 800ba1a:	81fb      	strh	r3, [r7, #14]
 800ba1c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800ba20:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ba24:	429a      	cmp	r2, r3
 800ba26:	dbe5      	blt.n	800b9f4 <SendUSB_DT+0x18>
	                          } }
 800ba28:	bf00      	nop
 800ba2a:	3714      	adds	r7, #20
 800ba2c:	46bd      	mov	sp, r7
 800ba2e:	bc80      	pop	{r7}
 800ba30:	4770      	bx	lr
 800ba32:	bf00      	nop
 800ba34:	2000169c 	.word	0x2000169c
 800ba38:	20001598 	.word	0x20001598
 800ba3c:	2000159c 	.word	0x2000159c

0800ba40 <HAL_UARTEx_RxEventCallback>:





 void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 800ba40:	b580      	push	{r7, lr}
 800ba42:	b0c4      	sub	sp, #272	; 0x110
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	1d3b      	adds	r3, r7, #4
 800ba48:	6018      	str	r0, [r3, #0]
 800ba4a:	460a      	mov	r2, r1
 800ba4c:	1cbb      	adds	r3, r7, #2
 800ba4e:	801a      	strh	r2, [r3, #0]
      HAL_StatusTypeDef  error;
      unsigned char RxDataBuf[256];
      statusDMA=1;
 800ba50:	4b60      	ldr	r3, [pc, #384]	; (800bbd4 <HAL_UARTEx_RxEventCallback+0x194>)
 800ba52:	2201      	movs	r2, #1
 800ba54:	701a      	strb	r2, [r3, #0]

      if(huart ==&huart1 ){
 800ba56:	1d3b      	adds	r3, r7, #4
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	4a5f      	ldr	r2, [pc, #380]	; (800bbd8 <HAL_UARTEx_RxEventCallback+0x198>)
 800ba5c:	4293      	cmp	r3, r2
 800ba5e:	d153      	bne.n	800bb08 <HAL_UARTEx_RxEventCallback+0xc8>

          error = HAL_UARTEx_ReceiveToIdle_DMA(&huart1 ,RxDataBuf,Size);
 800ba60:	1cbb      	adds	r3, r7, #2
 800ba62:	881a      	ldrh	r2, [r3, #0]
 800ba64:	f107 0308 	add.w	r3, r7, #8
 800ba68:	4619      	mov	r1, r3
 800ba6a:	485b      	ldr	r0, [pc, #364]	; (800bbd8 <HAL_UARTEx_RxEventCallback+0x198>)
 800ba6c:	f7f9 fd52 	bl	8005514 <HAL_UARTEx_ReceiveToIdle_DMA>
 800ba70:	4603      	mov	r3, r0
 800ba72:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
                           if( error == HAL_OK){
 800ba76:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d128      	bne.n	800bad0 <HAL_UARTEx_RxEventCallback+0x90>
                            for (short var = 0;  var < Size; ) {RxDataGSM[SizeGSM++] = RxDataBuf[var++];}
 800ba7e:	2300      	movs	r3, #0
 800ba80:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
 800ba84:	e012      	b.n	800baac <HAL_UARTEx_RxEventCallback+0x6c>
 800ba86:	4b55      	ldr	r3, [pc, #340]	; (800bbdc <HAL_UARTEx_RxEventCallback+0x19c>)
 800ba88:	781b      	ldrb	r3, [r3, #0]
 800ba8a:	1c5a      	adds	r2, r3, #1
 800ba8c:	b2d1      	uxtb	r1, r2
 800ba8e:	4a53      	ldr	r2, [pc, #332]	; (800bbdc <HAL_UARTEx_RxEventCallback+0x19c>)
 800ba90:	7011      	strb	r1, [r2, #0]
 800ba92:	4619      	mov	r1, r3
 800ba94:	f9b7 210e 	ldrsh.w	r2, [r7, #270]	; 0x10e
 800ba98:	b293      	uxth	r3, r2
 800ba9a:	3301      	adds	r3, #1
 800ba9c:	b29b      	uxth	r3, r3
 800ba9e:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
 800baa2:	f107 0308 	add.w	r3, r7, #8
 800baa6:	5c9a      	ldrb	r2, [r3, r2]
 800baa8:	4b4d      	ldr	r3, [pc, #308]	; (800bbe0 <HAL_UARTEx_RxEventCallback+0x1a0>)
 800baaa:	545a      	strb	r2, [r3, r1]
 800baac:	f9b7 210e 	ldrsh.w	r2, [r7, #270]	; 0x10e
 800bab0:	1cbb      	adds	r3, r7, #2
 800bab2:	881b      	ldrh	r3, [r3, #0]
 800bab4:	429a      	cmp	r2, r3
 800bab6:	dbe6      	blt.n	800ba86 <HAL_UARTEx_RxEventCallback+0x46>
                            error = HAL_UARTEx_ReceiveToIdle_DMA(&huart1 ,RxDataBuf,Size);
 800bab8:	1cbb      	adds	r3, r7, #2
 800baba:	881a      	ldrh	r2, [r3, #0]
 800babc:	f107 0308 	add.w	r3, r7, #8
 800bac0:	4619      	mov	r1, r3
 800bac2:	4845      	ldr	r0, [pc, #276]	; (800bbd8 <HAL_UARTEx_RxEventCallback+0x198>)
 800bac4:	f7f9 fd26 	bl	8005514 <HAL_UARTEx_ReceiveToIdle_DMA>
 800bac8:	4603      	mov	r3, r0
 800baca:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
 800bace:	e079      	b.n	800bbc4 <HAL_UARTEx_RxEventCallback+0x184>
                           }else{

                         if( error ==HAL_BUSY){HAL_GPIO_WritePin(GPIOC, LED_WORK_Pin, GPIO_PIN_RESET);}else{
 800bad0:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 800bad4:	2b02      	cmp	r3, #2
 800bad6:	d106      	bne.n	800bae6 <HAL_UARTEx_RxEventCallback+0xa6>
 800bad8:	2200      	movs	r2, #0
 800bada:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bade:	4841      	ldr	r0, [pc, #260]	; (800bbe4 <HAL_UARTEx_RxEventCallback+0x1a4>)
 800bae0:	f7f6 fd24 	bl	800252c <HAL_GPIO_WritePin>
 800bae4:	e06e      	b.n	800bbc4 <HAL_UARTEx_RxEventCallback+0x184>
                          if( error ==HAL_ERROR){
 800bae6:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 800baea:	2b01      	cmp	r3, #1
 800baec:	d16a      	bne.n	800bbc4 <HAL_UARTEx_RxEventCallback+0x184>
                           MX_USART1_UART_Init();
 800baee:	f7f5 fcaf 	bl	8001450 <MX_USART1_UART_Init>
           error =  HAL_UARTEx_ReceiveToIdle_DMA(&huart1 ,RxDataGSM,ReceivSize);
 800baf2:	2364      	movs	r3, #100	; 0x64
 800baf4:	b29b      	uxth	r3, r3
 800baf6:	461a      	mov	r2, r3
 800baf8:	4939      	ldr	r1, [pc, #228]	; (800bbe0 <HAL_UARTEx_RxEventCallback+0x1a0>)
 800bafa:	4837      	ldr	r0, [pc, #220]	; (800bbd8 <HAL_UARTEx_RxEventCallback+0x198>)
 800bafc:	f7f9 fd0a 	bl	8005514 <HAL_UARTEx_ReceiveToIdle_DMA>
 800bb00:	4603      	mov	r3, r0
 800bb02:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
 800bb06:	e05d      	b.n	800bbc4 <HAL_UARTEx_RxEventCallback+0x184>
                          }}}


      }else{
                if(huart==&huart2 ){
 800bb08:	1d3b      	adds	r3, r7, #4
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	4a36      	ldr	r2, [pc, #216]	; (800bbe8 <HAL_UARTEx_RxEventCallback+0x1a8>)
 800bb0e:	4293      	cmp	r3, r2
 800bb10:	d158      	bne.n	800bbc4 <HAL_UARTEx_RxEventCallback+0x184>
                error = HAL_UARTEx_ReceiveToIdle_DMA(&huart2 ,RxDataBuf,10);
 800bb12:	f107 0308 	add.w	r3, r7, #8
 800bb16:	220a      	movs	r2, #10
 800bb18:	4619      	mov	r1, r3
 800bb1a:	4833      	ldr	r0, [pc, #204]	; (800bbe8 <HAL_UARTEx_RxEventCallback+0x1a8>)
 800bb1c:	f7f9 fcfa 	bl	8005514 <HAL_UARTEx_ReceiveToIdle_DMA>
 800bb20:	4603      	mov	r3, r0
 800bb22:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
                                 if( error == HAL_OK){
 800bb26:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d131      	bne.n	800bb92 <HAL_UARTEx_RxEventCallback+0x152>
                                  for (short var = 0;  var < Size; ) {
 800bb2e:	2300      	movs	r3, #0
 800bb30:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
 800bb34:	e01c      	b.n	800bb70 <HAL_UARTEx_RxEventCallback+0x130>
                                        RxDataGPS[SizeGPS++] = RxDataBuf[var++];
 800bb36:	4b2d      	ldr	r3, [pc, #180]	; (800bbec <HAL_UARTEx_RxEventCallback+0x1ac>)
 800bb38:	f9b3 2000 	ldrsh.w	r2, [r3]
 800bb3c:	b293      	uxth	r3, r2
 800bb3e:	3301      	adds	r3, #1
 800bb40:	b29b      	uxth	r3, r3
 800bb42:	b219      	sxth	r1, r3
 800bb44:	4b29      	ldr	r3, [pc, #164]	; (800bbec <HAL_UARTEx_RxEventCallback+0x1ac>)
 800bb46:	8019      	strh	r1, [r3, #0]
 800bb48:	4611      	mov	r1, r2
 800bb4a:	f9b7 210c 	ldrsh.w	r2, [r7, #268]	; 0x10c
 800bb4e:	b293      	uxth	r3, r2
 800bb50:	3301      	adds	r3, #1
 800bb52:	b29b      	uxth	r3, r3
 800bb54:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
 800bb58:	f107 0308 	add.w	r3, r7, #8
 800bb5c:	5c9a      	ldrb	r2, [r3, r2]
 800bb5e:	4b24      	ldr	r3, [pc, #144]	; (800bbf0 <HAL_UARTEx_RxEventCallback+0x1b0>)
 800bb60:	545a      	strb	r2, [r3, r1]
                                        RxDataBuf[var-1]=0; }
 800bb62:	f9b7 310c 	ldrsh.w	r3, [r7, #268]	; 0x10c
 800bb66:	3b01      	subs	r3, #1
 800bb68:	f107 0208 	add.w	r2, r7, #8
 800bb6c:	2100      	movs	r1, #0
 800bb6e:	54d1      	strb	r1, [r2, r3]
                                  for (short var = 0;  var < Size; ) {
 800bb70:	f9b7 210c 	ldrsh.w	r2, [r7, #268]	; 0x10c
 800bb74:	1cbb      	adds	r3, r7, #2
 800bb76:	881b      	ldrh	r3, [r3, #0]
 800bb78:	429a      	cmp	r2, r3
 800bb7a:	dbdc      	blt.n	800bb36 <HAL_UARTEx_RxEventCallback+0xf6>
                                  //GPS_Read(RxDataGPS);
                                 // CDC_Transmit_FS(RxDataGPS,SizeGPS);
                                 // SizeGSM=0;


                                  error = HAL_UARTEx_ReceiveToIdle_DMA(&huart2 ,RxDataBuf,255);}else{
 800bb7c:	f107 0308 	add.w	r3, r7, #8
 800bb80:	22ff      	movs	r2, #255	; 0xff
 800bb82:	4619      	mov	r1, r3
 800bb84:	4818      	ldr	r0, [pc, #96]	; (800bbe8 <HAL_UARTEx_RxEventCallback+0x1a8>)
 800bb86:	f7f9 fcc5 	bl	8005514 <HAL_UARTEx_ReceiveToIdle_DMA>
 800bb8a:	4603      	mov	r3, r0
 800bb8c:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
 800bb90:	e018      	b.n	800bbc4 <HAL_UARTEx_RxEventCallback+0x184>
                               if( error ==HAL_BUSY){ HAL_GPIO_WritePin(GPIOC, LED_WORK_Pin, GPIO_PIN_RESET);}else{
 800bb92:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 800bb96:	2b02      	cmp	r3, #2
 800bb98:	d106      	bne.n	800bba8 <HAL_UARTEx_RxEventCallback+0x168>
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bba0:	4810      	ldr	r0, [pc, #64]	; (800bbe4 <HAL_UARTEx_RxEventCallback+0x1a4>)
 800bba2:	f7f6 fcc3 	bl	800252c <HAL_GPIO_WritePin>
 800bba6:	e00d      	b.n	800bbc4 <HAL_UARTEx_RxEventCallback+0x184>
                                if( error ==HAL_ERROR){
 800bba8:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 800bbac:	2b01      	cmp	r3, #1
 800bbae:	d109      	bne.n	800bbc4 <HAL_UARTEx_RxEventCallback+0x184>
                                 MX_USART1_UART_Init();
 800bbb0:	f7f5 fc4e 	bl	8001450 <MX_USART1_UART_Init>
                 error =  HAL_UARTEx_ReceiveToIdle_DMA(&huart2 ,RxDataGPS,10);
 800bbb4:	220a      	movs	r2, #10
 800bbb6:	490e      	ldr	r1, [pc, #56]	; (800bbf0 <HAL_UARTEx_RxEventCallback+0x1b0>)
 800bbb8:	480b      	ldr	r0, [pc, #44]	; (800bbe8 <HAL_UARTEx_RxEventCallback+0x1a8>)
 800bbba:	f7f9 fcab 	bl	8005514 <HAL_UARTEx_ReceiveToIdle_DMA>
 800bbbe:	4603      	mov	r3, r0
 800bbc0:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
                                }}}  }}
                                 statusDMA=0;
 800bbc4:	4b03      	ldr	r3, [pc, #12]	; (800bbd4 <HAL_UARTEx_RxEventCallback+0x194>)
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	701a      	strb	r2, [r3, #0]
}
 800bbca:	bf00      	nop
 800bbcc:	f507 7788 	add.w	r7, r7, #272	; 0x110
 800bbd0:	46bd      	mov	sp, r7
 800bbd2:	bd80      	pop	{r7, pc}
 800bbd4:	2000169e 	.word	0x2000169e
 800bbd8:	20001878 	.word	0x20001878
 800bbdc:	20001598 	.word	0x20001598
 800bbe0:	2000159c 	.word	0x2000159c
 800bbe4:	40011000 	.word	0x40011000
 800bbe8:	200018bc 	.word	0x200018bc
 800bbec:	2000169c 	.word	0x2000169c
 800bbf0:	2000217c 	.word	0x2000217c

0800bbf4 <ReadUart>:


void  ReadUart(void){
 800bbf4:	b580      	push	{r7, lr}
 800bbf6:	af00      	add	r7, sp, #0
	        HAL_UARTEx_ReceiveToIdle_DMA(&huart1 ,RxDataGSM, ReceivSize);
 800bbf8:	2364      	movs	r3, #100	; 0x64
 800bbfa:	b29b      	uxth	r3, r3
 800bbfc:	461a      	mov	r2, r3
 800bbfe:	4906      	ldr	r1, [pc, #24]	; (800bc18 <ReadUart+0x24>)
 800bc00:	4806      	ldr	r0, [pc, #24]	; (800bc1c <ReadUart+0x28>)
 800bc02:	f7f9 fc87 	bl	8005514 <HAL_UARTEx_ReceiveToIdle_DMA>
	        HAL_UARTEx_ReceiveToIdle_DMA(&huart2 ,RxDataGPS, ReceivSize);
 800bc06:	2364      	movs	r3, #100	; 0x64
 800bc08:	b29b      	uxth	r3, r3
 800bc0a:	461a      	mov	r2, r3
 800bc0c:	4904      	ldr	r1, [pc, #16]	; (800bc20 <ReadUart+0x2c>)
 800bc0e:	4805      	ldr	r0, [pc, #20]	; (800bc24 <ReadUart+0x30>)
 800bc10:	f7f9 fc80 	bl	8005514 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800bc14:	bf00      	nop
 800bc16:	bd80      	pop	{r7, pc}
 800bc18:	2000159c 	.word	0x2000159c
 800bc1c:	20001878 	.word	0x20001878
 800bc20:	2000217c 	.word	0x2000217c
 800bc24:	200018bc 	.word	0x200018bc

0800bc28 <_strtok>:
    next_token++; //       

    return token_start; //     
}

char * _strtok(char *str, const char *delim) {
 800bc28:	b480      	push	{r7}
 800bc2a:	b085      	sub	sp, #20
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	6078      	str	r0, [r7, #4]
 800bc30:	6039      	str	r1, [r7, #0]
    static char *last = NULL;
    if (str != NULL) {
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d003      	beq.n	800bc40 <_strtok+0x18>
        last = str;
 800bc38:	4a22      	ldr	r2, [pc, #136]	; (800bcc4 <_strtok+0x9c>)
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	6013      	str	r3, [r2, #0]
 800bc3e:	e002      	b.n	800bc46 <_strtok+0x1e>
    } else {
        str = last;
 800bc40:	4b20      	ldr	r3, [pc, #128]	; (800bcc4 <_strtok+0x9c>)
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	607b      	str	r3, [r7, #4]
    }
    if (str == NULL) {
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d101      	bne.n	800bc50 <_strtok+0x28>
        return NULL;
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	e034      	b.n	800bcba <_strtok+0x92>
    }
    char *token = str;
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	60fb      	str	r3, [r7, #12]
    while (*str != '\0') {
 800bc54:	e023      	b.n	800bc9e <_strtok+0x76>
        const char *d = delim;
 800bc56:	683b      	ldr	r3, [r7, #0]
 800bc58:	60bb      	str	r3, [r7, #8]
        while (*d != '\0') {
 800bc5a:	e019      	b.n	800bc90 <_strtok+0x68>
            if (*str == *d) {
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	781a      	ldrb	r2, [r3, #0]
 800bc60:	68bb      	ldr	r3, [r7, #8]
 800bc62:	781b      	ldrb	r3, [r3, #0]
 800bc64:	429a      	cmp	r2, r3
 800bc66:	d110      	bne.n	800bc8a <_strtok+0x62>
                *str = '\0';
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	2200      	movs	r2, #0
 800bc6c:	701a      	strb	r2, [r3, #0]
                last = str + 1;
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	3301      	adds	r3, #1
 800bc72:	4a14      	ldr	r2, [pc, #80]	; (800bcc4 <_strtok+0x9c>)
 800bc74:	6013      	str	r3, [r2, #0]
                if (token != str) {
 800bc76:	68fa      	ldr	r2, [r7, #12]
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	429a      	cmp	r2, r3
 800bc7c:	d001      	beq.n	800bc82 <_strtok+0x5a>
                    return token;
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	e01b      	b.n	800bcba <_strtok+0x92>
                } else {
                    token = last;
 800bc82:	4b10      	ldr	r3, [pc, #64]	; (800bcc4 <_strtok+0x9c>)
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	60fb      	str	r3, [r7, #12]
                    break;
 800bc88:	e006      	b.n	800bc98 <_strtok+0x70>
                }
            }
            d++;
 800bc8a:	68bb      	ldr	r3, [r7, #8]
 800bc8c:	3301      	adds	r3, #1
 800bc8e:	60bb      	str	r3, [r7, #8]
        while (*d != '\0') {
 800bc90:	68bb      	ldr	r3, [r7, #8]
 800bc92:	781b      	ldrb	r3, [r3, #0]
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d1e1      	bne.n	800bc5c <_strtok+0x34>
        }
        str++;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	3301      	adds	r3, #1
 800bc9c:	607b      	str	r3, [r7, #4]
    while (*str != '\0') {
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	781b      	ldrb	r3, [r3, #0]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d1d7      	bne.n	800bc56 <_strtok+0x2e>
    }
    last = NULL;
 800bca6:	4b07      	ldr	r3, [pc, #28]	; (800bcc4 <_strtok+0x9c>)
 800bca8:	2200      	movs	r2, #0
 800bcaa:	601a      	str	r2, [r3, #0]
    if (token == str) {
 800bcac:	68fa      	ldr	r2, [r7, #12]
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	429a      	cmp	r2, r3
 800bcb2:	d101      	bne.n	800bcb8 <_strtok+0x90>
        return NULL;
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	e000      	b.n	800bcba <_strtok+0x92>
    } else {
        return token;
 800bcb8:	68fb      	ldr	r3, [r7, #12]
    }
}
 800bcba:	4618      	mov	r0, r3
 800bcbc:	3714      	adds	r7, #20
 800bcbe:	46bd      	mov	sp, r7
 800bcc0:	bc80      	pop	{r7}
 800bcc2:	4770      	bx	lr
 800bcc4:	200016a0 	.word	0x200016a0

0800bcc8 <get_coordinates>:



char str[100];
// char str[] = "$GNGGA,223114.000,5046.311516,N,02522.257864,E,1,5,2.66,157.344,M,33.970,M,,*47";
char get_coordinates( char* data1, struct Coordinates* coords) {
 800bcc8:	b5b0      	push	{r4, r5, r7, lr}
 800bcca:	b0c0      	sub	sp, #256	; 0x100
 800bccc:	af00      	add	r7, sp, #0
 800bcce:	6078      	str	r0, [r7, #4]
 800bcd0:	463b      	mov	r3, r7
 800bcd2:	6019      	str	r1, [r3, #0]

char data[] = "$GNGGA,223114.000,5046.311516,N,02522.257864,E,1,5,2.66,157.344,M,33.970,M,,*47";
 800bcd4:	4a94      	ldr	r2, [pc, #592]	; (800bf28 <get_coordinates+0x260>)
 800bcd6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800bcda:	4611      	mov	r1, r2
 800bcdc:	2250      	movs	r2, #80	; 0x50
 800bcde:	4618      	mov	r0, r3
 800bce0:	f000 f9f0 	bl	800c0c4 <memcpy>
//$GNRMC,153652.621,A,5045.030632,N,02520.324466,E,0.10,0.00,210423,,,A*70$GNVTG,0.00,T,,M,0.10,N,0.18,K,A*2B
static char gps_data[100];
strcpy(gps_data, "$GNGGA,223114.000,5046.311516,N,02522.257864,E,1,5,2.66,157.344,M,33.970,M,,*47");
 800bce4:	4a91      	ldr	r2, [pc, #580]	; (800bf2c <get_coordinates+0x264>)
 800bce6:	4b90      	ldr	r3, [pc, #576]	; (800bf28 <get_coordinates+0x260>)
 800bce8:	4610      	mov	r0, r2
 800bcea:	4619      	mov	r1, r3
 800bcec:	2350      	movs	r3, #80	; 0x50
 800bcee:	461a      	mov	r2, r3
 800bcf0:	f000 f9e8 	bl	800c0c4 <memcpy>




char str[] = "apple,world,cherry,donut,22222,3333,9";
 800bcf4:	4b8e      	ldr	r3, [pc, #568]	; (800bf30 <get_coordinates+0x268>)
 800bcf6:	f107 0474 	add.w	r4, r7, #116	; 0x74
 800bcfa:	461d      	mov	r5, r3
 800bcfc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bcfe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800bd00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bd02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800bd04:	e895 0003 	ldmia.w	r5, {r0, r1}
 800bd08:	6020      	str	r0, [r4, #0]
 800bd0a:	3404      	adds	r4, #4
 800bd0c:	8021      	strh	r1, [r4, #0]
char tokens[5][10] ;
char delimiter[] = ",";
 800bd0e:	232c      	movs	r3, #44	; 0x2c
 800bd10:	87bb      	strh	r3, [r7, #60]	; 0x3c
int i=0;
 800bd12:	2300      	movs	r3, #0
 800bd14:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc

 char *tokenq = _strtok(str,",");
 800bd18:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800bd1c:	4985      	ldr	r1, [pc, #532]	; (800bf34 <get_coordinates+0x26c>)
 800bd1e:	4618      	mov	r0, r3
 800bd20:	f7ff ff82 	bl	800bc28 <_strtok>
 800bd24:	f8c7 00f8 	str.w	r0, [r7, #248]	; 0xf8

 while (tokenq != NULL) {
 800bd28:	e02f      	b.n	800bd8a <get_coordinates+0xc2>

   if (strcmp(tokenq, "world") == 0) {
 800bd2a:	4983      	ldr	r1, [pc, #524]	; (800bf38 <get_coordinates+0x270>)
 800bd2c:	f8d7 00f8 	ldr.w	r0, [r7, #248]	; 0xf8
 800bd30:	f7f4 fa0e 	bl	8000150 <strcmp>
 800bd34:	4603      	mov	r3, r0
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d110      	bne.n	800bd5c <get_coordinates+0x94>
		 strcpy(tokens[i++], tokenq);
 800bd3a:	f8d7 20fc 	ldr.w	r2, [r7, #252]	; 0xfc
 800bd3e:	1c53      	adds	r3, r2, #1
 800bd40:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800bd44:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800bd48:	4613      	mov	r3, r2
 800bd4a:	009b      	lsls	r3, r3, #2
 800bd4c:	4413      	add	r3, r2
 800bd4e:	005b      	lsls	r3, r3, #1
 800bd50:	440b      	add	r3, r1
 800bd52:	f8d7 10f8 	ldr.w	r1, [r7, #248]	; 0xf8
 800bd56:	4618      	mov	r0, r3
 800bd58:	f000 fa13 	bl	800c182 <strcpy>
   }

	 tokenq = _strtok(NULL, ",");
 800bd5c:	4975      	ldr	r1, [pc, #468]	; (800bf34 <get_coordinates+0x26c>)
 800bd5e:	2000      	movs	r0, #0
 800bd60:	f7ff ff62 	bl	800bc28 <_strtok>
 800bd64:	f8c7 00f8 	str.w	r0, [r7, #248]	; 0xf8




	 strcpy(tokens[i++], tokenq);
 800bd68:	f8d7 20fc 	ldr.w	r2, [r7, #252]	; 0xfc
 800bd6c:	1c53      	adds	r3, r2, #1
 800bd6e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800bd72:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800bd76:	4613      	mov	r3, r2
 800bd78:	009b      	lsls	r3, r3, #2
 800bd7a:	4413      	add	r3, r2
 800bd7c:	005b      	lsls	r3, r3, #1
 800bd7e:	440b      	add	r3, r1
 800bd80:	f8d7 10f8 	ldr.w	r1, [r7, #248]	; 0xf8
 800bd84:	4618      	mov	r0, r3
 800bd86:	f000 f9fc 	bl	800c182 <strcpy>
 while (tokenq != NULL) {
 800bd8a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d1cb      	bne.n	800bd2a <get_coordinates+0x62>




 //char *token;
   int field_num = 0;
 800bd92:	2300      	movs	r3, #0
 800bd94:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
struct GPSData gps;
char *delim = ",";
 800bd98:	4b66      	ldr	r3, [pc, #408]	; (800bf34 <get_coordinates+0x26c>)
 800bd9a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec

char *token = _strtok(gps_data, ",");
 800bd9e:	4965      	ldr	r1, [pc, #404]	; (800bf34 <get_coordinates+0x26c>)
 800bda0:	4862      	ldr	r0, [pc, #392]	; (800bf2c <get_coordinates+0x264>)
 800bda2:	f7ff ff41 	bl	800bc28 <_strtok>
 800bda6:	f8c7 00f0 	str.w	r0, [r7, #240]	; 0xf0


while (token != NULL) {
 800bdaa:	e07e      	b.n	800beaa <get_coordinates+0x1e2>
  field_num++;
 800bdac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bdb0:	3301      	adds	r3, #1
 800bdb2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4

  switch(field_num) {
 800bdb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bdba:	3b01      	subs	r3, #1
 800bdbc:	2b08      	cmp	r3, #8
 800bdbe:	d86d      	bhi.n	800be9c <get_coordinates+0x1d4>
 800bdc0:	a201      	add	r2, pc, #4	; (adr r2, 800bdc8 <get_coordinates+0x100>)
 800bdc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdc6:	bf00      	nop
 800bdc8:	0800bded 	.word	0x0800bded
 800bdcc:	0800bdfd 	.word	0x0800bdfd
 800bdd0:	0800be0f 	.word	0x0800be0f
 800bdd4:	0800be21 	.word	0x0800be21
 800bdd8:	0800be33 	.word	0x0800be33
 800bddc:	0800be55 	.word	0x0800be55
 800bde0:	0800be63 	.word	0x0800be63
 800bde4:	0800be71 	.word	0x0800be71
 800bde8:	0800be87 	.word	0x0800be87
    case 1:  strcpy(gps.time,      token);  break;
 800bdec:	f107 0308 	add.w	r3, r7, #8
 800bdf0:	f8d7 10f0 	ldr.w	r1, [r7, #240]	; 0xf0
 800bdf4:	4618      	mov	r0, r3
 800bdf6:	f000 f9c4 	bl	800c182 <strcpy>
 800bdfa:	e04f      	b.n	800be9c <get_coordinates+0x1d4>
    case 2:  strcpy(gps.latitude,  token);  break;
 800bdfc:	f107 0308 	add.w	r3, r7, #8
 800be00:	330a      	adds	r3, #10
 800be02:	f8d7 10f0 	ldr.w	r1, [r7, #240]	; 0xf0
 800be06:	4618      	mov	r0, r3
 800be08:	f000 f9bb 	bl	800c182 <strcpy>
 800be0c:	e046      	b.n	800be9c <get_coordinates+0x1d4>
    case 3:  strcpy(gps.latitude , token);  break;
 800be0e:	f107 0308 	add.w	r3, r7, #8
 800be12:	330a      	adds	r3, #10
 800be14:	f8d7 10f0 	ldr.w	r1, [r7, #240]	; 0xf0
 800be18:	4618      	mov	r0, r3
 800be1a:	f000 f9b2 	bl	800c182 <strcpy>
 800be1e:	e03d      	b.n	800be9c <get_coordinates+0x1d4>
    case 4:  strcpy(gps.longitude, token);  break;
 800be20:	f107 0308 	add.w	r3, r7, #8
 800be24:	3316      	adds	r3, #22
 800be26:	f8d7 10f0 	ldr.w	r1, [r7, #240]	; 0xf0
 800be2a:	4618      	mov	r0, r3
 800be2c:	f000 f9a9 	bl	800c182 <strcpy>
 800be30:	e034      	b.n	800be9c <get_coordinates+0x1d4>
    case 5:  strcpy(gps.longitude + strlen(gps.longitude), token);break;
 800be32:	f107 0308 	add.w	r3, r7, #8
 800be36:	3316      	adds	r3, #22
 800be38:	4618      	mov	r0, r3
 800be3a:	f7f4 f993 	bl	8000164 <strlen>
 800be3e:	4602      	mov	r2, r0
 800be40:	f107 0308 	add.w	r3, r7, #8
 800be44:	3316      	adds	r3, #22
 800be46:	4413      	add	r3, r2
 800be48:	f8d7 10f0 	ldr.w	r1, [r7, #240]	; 0xf0
 800be4c:	4618      	mov	r0, r3
 800be4e:	f000 f998 	bl	800c182 <strcpy>
 800be52:	e023      	b.n	800be9c <get_coordinates+0x1d4>
    case 6:  gps.quality =    atoi(token);                        break;
 800be54:	f8d7 00f0 	ldr.w	r0, [r7, #240]	; 0xf0
 800be58:	f000 f906 	bl	800c068 <atoi>
 800be5c:	4603      	mov	r3, r0
 800be5e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800be60:	e01c      	b.n	800be9c <get_coordinates+0x1d4>
    case 7:  gps.satellites = atoi(token); break;
 800be62:	f8d7 00f0 	ldr.w	r0, [r7, #240]	; 0xf0
 800be66:	f000 f8ff 	bl	800c068 <atoi>
 800be6a:	4603      	mov	r3, r0
 800be6c:	633b      	str	r3, [r7, #48]	; 0x30
 800be6e:	e015      	b.n	800be9c <get_coordinates+0x1d4>
    case 8:  gps.hdop =       atof(token); break;
 800be70:	f8d7 00f0 	ldr.w	r0, [r7, #240]	; 0xf0
 800be74:	f000 f8f5 	bl	800c062 <atof>
 800be78:	4603      	mov	r3, r0
 800be7a:	4618      	mov	r0, r3
 800be7c:	f7f4 fece 	bl	8000c1c <__aeabi_i2f>
 800be80:	4603      	mov	r3, r0
 800be82:	637b      	str	r3, [r7, #52]	; 0x34
 800be84:	e00a      	b.n	800be9c <get_coordinates+0x1d4>
    case 9:  gps.altitude =   atof(token); break;
 800be86:	f8d7 00f0 	ldr.w	r0, [r7, #240]	; 0xf0
 800be8a:	f000 f8ea 	bl	800c062 <atof>
 800be8e:	4603      	mov	r3, r0
 800be90:	4618      	mov	r0, r3
 800be92:	f7f4 fec3 	bl	8000c1c <__aeabi_i2f>
 800be96:	4603      	mov	r3, r0
 800be98:	63bb      	str	r3, [r7, #56]	; 0x38
 800be9a:	bf00      	nop
  }

  token = _strtok(token, ",");
 800be9c:	4925      	ldr	r1, [pc, #148]	; (800bf34 <get_coordinates+0x26c>)
 800be9e:	f8d7 00f0 	ldr.w	r0, [r7, #240]	; 0xf0
 800bea2:	f7ff fec1 	bl	800bc28 <_strtok>
 800bea6:	f8c7 00f0 	str.w	r0, [r7, #240]	; 0xf0
while (token != NULL) {
 800beaa:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800beae:	2b00      	cmp	r3, #0
 800beb0:	f47f af7c 	bne.w	800bdac <get_coordinates+0xe4>

}

printf("Time: %s\n", gps.time);
 800beb4:	f107 0308 	add.w	r3, r7, #8
 800beb8:	4619      	mov	r1, r3
 800beba:	4820      	ldr	r0, [pc, #128]	; (800bf3c <get_coordinates+0x274>)
 800bebc:	f000 f916 	bl	800c0ec <iprintf>
printf("Latitude: %s\n", gps.latitude);
 800bec0:	f107 0308 	add.w	r3, r7, #8
 800bec4:	330a      	adds	r3, #10
 800bec6:	4619      	mov	r1, r3
 800bec8:	481d      	ldr	r0, [pc, #116]	; (800bf40 <get_coordinates+0x278>)
 800beca:	f000 f90f 	bl	800c0ec <iprintf>
printf("Longitude: %s\n", gps.longitude);
 800bece:	f107 0308 	add.w	r3, r7, #8
 800bed2:	3316      	adds	r3, #22
 800bed4:	4619      	mov	r1, r3
 800bed6:	481b      	ldr	r0, [pc, #108]	; (800bf44 <get_coordinates+0x27c>)
 800bed8:	f000 f908 	bl	800c0ec <iprintf>
printf("Quality: %d\n", gps.quality);
 800bedc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bede:	4619      	mov	r1, r3
 800bee0:	4819      	ldr	r0, [pc, #100]	; (800bf48 <get_coordinates+0x280>)
 800bee2:	f000 f903 	bl	800c0ec <iprintf>
printf("Satellites: %d\n", gps.satellites);
 800bee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bee8:	4619      	mov	r1, r3
 800beea:	4818      	ldr	r0, [pc, #96]	; (800bf4c <get_coordinates+0x284>)
 800beec:	f000 f8fe 	bl	800c0ec <iprintf>
printf("HDOP: %f\n", gps.hdop);
 800bef0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bef2:	4618      	mov	r0, r3
 800bef4:	f7f4 faa2 	bl	800043c <__aeabi_f2d>
 800bef8:	4603      	mov	r3, r0
 800befa:	460c      	mov	r4, r1
 800befc:	461a      	mov	r2, r3
 800befe:	4623      	mov	r3, r4
 800bf00:	4813      	ldr	r0, [pc, #76]	; (800bf50 <get_coordinates+0x288>)
 800bf02:	f000 f8f3 	bl	800c0ec <iprintf>
printf("Altitude: %f\n", gps.altitude);
 800bf06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf08:	4618      	mov	r0, r3
 800bf0a:	f7f4 fa97 	bl	800043c <__aeabi_f2d>
 800bf0e:	4603      	mov	r3, r0
 800bf10:	460c      	mov	r4, r1
 800bf12:	461a      	mov	r2, r3
 800bf14:	4623      	mov	r3, r4
 800bf16:	480f      	ldr	r0, [pc, #60]	; (800bf54 <get_coordinates+0x28c>)
 800bf18:	f000 f8e8 	bl	800c0ec <iprintf>
	    // Parse E/W indicator
	    ptr = strtok(NULL, ",");
	    if (strcmp(ptr, "W") == 0) {
	        coords->longitude *= -1;
	    }*/
	    return 1;
 800bf1c:	2301      	movs	r3, #1

}
 800bf1e:	4618      	mov	r0, r3
 800bf20:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800bf24:	46bd      	mov	sp, r7
 800bf26:	bdb0      	pop	{r4, r5, r7, pc}
 800bf28:	0800f1ac 	.word	0x0800f1ac
 800bf2c:	200016a4 	.word	0x200016a4
 800bf30:	0800f270 	.word	0x0800f270
 800bf34:	0800f1fc 	.word	0x0800f1fc
 800bf38:	0800f200 	.word	0x0800f200
 800bf3c:	0800f208 	.word	0x0800f208
 800bf40:	0800f214 	.word	0x0800f214
 800bf44:	0800f224 	.word	0x0800f224
 800bf48:	0800f234 	.word	0x0800f234
 800bf4c:	0800f244 	.word	0x0800f244
 800bf50:	0800f254 	.word	0x0800f254
 800bf54:	0800f260 	.word	0x0800f260

0800bf58 <GPS_Read>:


void SendUSB_DT(char *Bufer, short Leng);


int GPS_Read(char *data) {
 800bf58:	b590      	push	{r4, r7, lr}
 800bf5a:	b09d      	sub	sp, #116	; 0x74
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	6078      	str	r0, [r7, #4]

    struct Coordinates coords;
   if(0 ==get_coordinates(data, &coords)){ return 0;};
 800bf60:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800bf64:	4619      	mov	r1, r3
 800bf66:	6878      	ldr	r0, [r7, #4]
 800bf68:	f7ff feae 	bl	800bcc8 <get_coordinates>
 800bf6c:	4603      	mov	r3, r0
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d101      	bne.n	800bf76 <GPS_Read+0x1e>
 800bf72:	2300      	movs	r3, #0
 800bf74:	e048      	b.n	800c008 <GPS_Read+0xb0>

    char latitude_string[20]; //    
    //    
    sprintf(latitude_string, "%.7f", coords.latitude);
 800bf76:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bf78:	4618      	mov	r0, r3
 800bf7a:	f7f4 fa5f 	bl	800043c <__aeabi_f2d>
 800bf7e:	4603      	mov	r3, r0
 800bf80:	460c      	mov	r4, r1
 800bf82:	f107 0050 	add.w	r0, r7, #80	; 0x50
 800bf86:	461a      	mov	r2, r3
 800bf88:	4623      	mov	r3, r4
 800bf8a:	4921      	ldr	r1, [pc, #132]	; (800c010 <GPS_Read+0xb8>)
 800bf8c:	f000 f8c6 	bl	800c11c <siprintf>

    char longitude_string[20]; //    
    //    
    sprintf(longitude_string, "%.7f", coords.longitude);
 800bf90:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bf92:	4618      	mov	r0, r3
 800bf94:	f7f4 fa52 	bl	800043c <__aeabi_f2d>
 800bf98:	4603      	mov	r3, r0
 800bf9a:	460c      	mov	r4, r1
 800bf9c:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 800bfa0:	461a      	mov	r2, r3
 800bfa2:	4623      	mov	r3, r4
 800bfa4:	491a      	ldr	r1, [pc, #104]	; (800c010 <GPS_Read+0xb8>)
 800bfa6:	f000 f8b9 	bl	800c11c <siprintf>

    char coordinates_string[50]; //      
    //    
    strcpy(coordinates_string, latitude_string);
 800bfaa:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800bfae:	f107 0308 	add.w	r3, r7, #8
 800bfb2:	4611      	mov	r1, r2
 800bfb4:	4618      	mov	r0, r3
 800bfb6:	f000 f8e4 	bl	800c182 <strcpy>
    strcat(coordinates_string, ",");
 800bfba:	f107 0308 	add.w	r3, r7, #8
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	f7f4 f8d0 	bl	8000164 <strlen>
 800bfc4:	4603      	mov	r3, r0
 800bfc6:	461a      	mov	r2, r3
 800bfc8:	f107 0308 	add.w	r3, r7, #8
 800bfcc:	4413      	add	r3, r2
 800bfce:	4911      	ldr	r1, [pc, #68]	; (800c014 <GPS_Read+0xbc>)
 800bfd0:	461a      	mov	r2, r3
 800bfd2:	460b      	mov	r3, r1
 800bfd4:	881b      	ldrh	r3, [r3, #0]
 800bfd6:	8013      	strh	r3, [r2, #0]
    strcat(coordinates_string, longitude_string);
 800bfd8:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800bfdc:	f107 0308 	add.w	r3, r7, #8
 800bfe0:	4611      	mov	r1, r2
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	f000 f8be 	bl	800c164 <strcat>
    int len = strlen(coordinates_string);
 800bfe8:	f107 0308 	add.w	r3, r7, #8
 800bfec:	4618      	mov	r0, r3
 800bfee:	f7f4 f8b9 	bl	8000164 <strlen>
 800bff2:	4603      	mov	r3, r0
 800bff4:	66fb      	str	r3, [r7, #108]	; 0x6c
    SendUSB_DT(coordinates_string, len);
 800bff6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bff8:	b21a      	sxth	r2, r3
 800bffa:	f107 0308 	add.w	r3, r7, #8
 800bffe:	4611      	mov	r1, r2
 800c000:	4618      	mov	r0, r3
 800c002:	f7ff fceb 	bl	800b9dc <SendUSB_DT>

    return 1;
 800c006:	2301      	movs	r3, #1
}
 800c008:	4618      	mov	r0, r3
 800c00a:	3774      	adds	r7, #116	; 0x74
 800c00c:	46bd      	mov	sp, r7
 800c00e:	bd90      	pop	{r4, r7, pc}
 800c010:	0800f298 	.word	0x0800f298
 800c014:	0800f1fc 	.word	0x0800f1fc

0800c018 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800c018:	480c      	ldr	r0, [pc, #48]	; (800c04c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800c01a:	490d      	ldr	r1, [pc, #52]	; (800c050 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800c01c:	4a0d      	ldr	r2, [pc, #52]	; (800c054 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800c01e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800c020:	e002      	b.n	800c028 <LoopCopyDataInit>

0800c022 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800c022:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800c024:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800c026:	3304      	adds	r3, #4

0800c028 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800c028:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800c02a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800c02c:	d3f9      	bcc.n	800c022 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800c02e:	4a0a      	ldr	r2, [pc, #40]	; (800c058 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800c030:	4c0a      	ldr	r4, [pc, #40]	; (800c05c <LoopFillZerobss+0x22>)
  movs r3, #0
 800c032:	2300      	movs	r3, #0
  b LoopFillZerobss
 800c034:	e001      	b.n	800c03a <LoopFillZerobss>

0800c036 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800c036:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800c038:	3204      	adds	r2, #4

0800c03a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800c03a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800c03c:	d3fb      	bcc.n	800c036 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800c03e:	f7f5 f9fb 	bl	8001438 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800c042:	f000 f81b 	bl	800c07c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800c046:	f7f4 ffd3 	bl	8000ff0 <main>
  bx lr
 800c04a:	4770      	bx	lr
  ldr r0, =_sdata
 800c04c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800c050:	20000350 	.word	0x20000350
  ldr r2, =_sidata
 800c054:	0800f5c0 	.word	0x0800f5c0
  ldr r2, =_sbss
 800c058:	20000350 	.word	0x20000350
  ldr r4, =_ebss
 800c05c:	20002568 	.word	0x20002568

0800c060 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800c060:	e7fe      	b.n	800c060 <ADC1_2_IRQHandler>

0800c062 <atof>:
 800c062:	2100      	movs	r1, #0
 800c064:	f000 beb0 	b.w	800cdc8 <strtod>

0800c068 <atoi>:
 800c068:	220a      	movs	r2, #10
 800c06a:	2100      	movs	r1, #0
 800c06c:	f000 bf3e 	b.w	800ceec <strtol>

0800c070 <__errno>:
 800c070:	4b01      	ldr	r3, [pc, #4]	; (800c078 <__errno+0x8>)
 800c072:	6818      	ldr	r0, [r3, #0]
 800c074:	4770      	bx	lr
 800c076:	bf00      	nop
 800c078:	20000180 	.word	0x20000180

0800c07c <__libc_init_array>:
 800c07c:	b570      	push	{r4, r5, r6, lr}
 800c07e:	2500      	movs	r5, #0
 800c080:	4e0c      	ldr	r6, [pc, #48]	; (800c0b4 <__libc_init_array+0x38>)
 800c082:	4c0d      	ldr	r4, [pc, #52]	; (800c0b8 <__libc_init_array+0x3c>)
 800c084:	1ba4      	subs	r4, r4, r6
 800c086:	10a4      	asrs	r4, r4, #2
 800c088:	42a5      	cmp	r5, r4
 800c08a:	d109      	bne.n	800c0a0 <__libc_init_array+0x24>
 800c08c:	f002 ff1c 	bl	800eec8 <_init>
 800c090:	2500      	movs	r5, #0
 800c092:	4e0a      	ldr	r6, [pc, #40]	; (800c0bc <__libc_init_array+0x40>)
 800c094:	4c0a      	ldr	r4, [pc, #40]	; (800c0c0 <__libc_init_array+0x44>)
 800c096:	1ba4      	subs	r4, r4, r6
 800c098:	10a4      	asrs	r4, r4, #2
 800c09a:	42a5      	cmp	r5, r4
 800c09c:	d105      	bne.n	800c0aa <__libc_init_array+0x2e>
 800c09e:	bd70      	pop	{r4, r5, r6, pc}
 800c0a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c0a4:	4798      	blx	r3
 800c0a6:	3501      	adds	r5, #1
 800c0a8:	e7ee      	b.n	800c088 <__libc_init_array+0xc>
 800c0aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c0ae:	4798      	blx	r3
 800c0b0:	3501      	adds	r5, #1
 800c0b2:	e7f2      	b.n	800c09a <__libc_init_array+0x1e>
 800c0b4:	0800f5b8 	.word	0x0800f5b8
 800c0b8:	0800f5b8 	.word	0x0800f5b8
 800c0bc:	0800f5b8 	.word	0x0800f5b8
 800c0c0:	0800f5bc 	.word	0x0800f5bc

0800c0c4 <memcpy>:
 800c0c4:	b510      	push	{r4, lr}
 800c0c6:	1e43      	subs	r3, r0, #1
 800c0c8:	440a      	add	r2, r1
 800c0ca:	4291      	cmp	r1, r2
 800c0cc:	d100      	bne.n	800c0d0 <memcpy+0xc>
 800c0ce:	bd10      	pop	{r4, pc}
 800c0d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c0d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c0d8:	e7f7      	b.n	800c0ca <memcpy+0x6>

0800c0da <memset>:
 800c0da:	4603      	mov	r3, r0
 800c0dc:	4402      	add	r2, r0
 800c0de:	4293      	cmp	r3, r2
 800c0e0:	d100      	bne.n	800c0e4 <memset+0xa>
 800c0e2:	4770      	bx	lr
 800c0e4:	f803 1b01 	strb.w	r1, [r3], #1
 800c0e8:	e7f9      	b.n	800c0de <memset+0x4>
	...

0800c0ec <iprintf>:
 800c0ec:	b40f      	push	{r0, r1, r2, r3}
 800c0ee:	4b0a      	ldr	r3, [pc, #40]	; (800c118 <iprintf+0x2c>)
 800c0f0:	b513      	push	{r0, r1, r4, lr}
 800c0f2:	681c      	ldr	r4, [r3, #0]
 800c0f4:	b124      	cbz	r4, 800c100 <iprintf+0x14>
 800c0f6:	69a3      	ldr	r3, [r4, #24]
 800c0f8:	b913      	cbnz	r3, 800c100 <iprintf+0x14>
 800c0fa:	4620      	mov	r0, r4
 800c0fc:	f000 ff4c 	bl	800cf98 <__sinit>
 800c100:	ab05      	add	r3, sp, #20
 800c102:	9a04      	ldr	r2, [sp, #16]
 800c104:	68a1      	ldr	r1, [r4, #8]
 800c106:	4620      	mov	r0, r4
 800c108:	9301      	str	r3, [sp, #4]
 800c10a:	f002 f8cf 	bl	800e2ac <_vfiprintf_r>
 800c10e:	b002      	add	sp, #8
 800c110:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c114:	b004      	add	sp, #16
 800c116:	4770      	bx	lr
 800c118:	20000180 	.word	0x20000180

0800c11c <siprintf>:
 800c11c:	b40e      	push	{r1, r2, r3}
 800c11e:	f44f 7102 	mov.w	r1, #520	; 0x208
 800c122:	b500      	push	{lr}
 800c124:	b09c      	sub	sp, #112	; 0x70
 800c126:	f8ad 1014 	strh.w	r1, [sp, #20]
 800c12a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c12e:	9104      	str	r1, [sp, #16]
 800c130:	9107      	str	r1, [sp, #28]
 800c132:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800c136:	ab1d      	add	r3, sp, #116	; 0x74
 800c138:	9002      	str	r0, [sp, #8]
 800c13a:	9006      	str	r0, [sp, #24]
 800c13c:	4808      	ldr	r0, [pc, #32]	; (800c160 <siprintf+0x44>)
 800c13e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c142:	f8ad 1016 	strh.w	r1, [sp, #22]
 800c146:	6800      	ldr	r0, [r0, #0]
 800c148:	a902      	add	r1, sp, #8
 800c14a:	9301      	str	r3, [sp, #4]
 800c14c:	f001 ff92 	bl	800e074 <_svfiprintf_r>
 800c150:	2200      	movs	r2, #0
 800c152:	9b02      	ldr	r3, [sp, #8]
 800c154:	701a      	strb	r2, [r3, #0]
 800c156:	b01c      	add	sp, #112	; 0x70
 800c158:	f85d eb04 	ldr.w	lr, [sp], #4
 800c15c:	b003      	add	sp, #12
 800c15e:	4770      	bx	lr
 800c160:	20000180 	.word	0x20000180

0800c164 <strcat>:
 800c164:	4602      	mov	r2, r0
 800c166:	b510      	push	{r4, lr}
 800c168:	4613      	mov	r3, r2
 800c16a:	781c      	ldrb	r4, [r3, #0]
 800c16c:	3201      	adds	r2, #1
 800c16e:	2c00      	cmp	r4, #0
 800c170:	d1fa      	bne.n	800c168 <strcat+0x4>
 800c172:	3b01      	subs	r3, #1
 800c174:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c178:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c17c:	2a00      	cmp	r2, #0
 800c17e:	d1f9      	bne.n	800c174 <strcat+0x10>
 800c180:	bd10      	pop	{r4, pc}

0800c182 <strcpy>:
 800c182:	4603      	mov	r3, r0
 800c184:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c188:	f803 2b01 	strb.w	r2, [r3], #1
 800c18c:	2a00      	cmp	r2, #0
 800c18e:	d1f9      	bne.n	800c184 <strcpy+0x2>
 800c190:	4770      	bx	lr

0800c192 <sulp>:
 800c192:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c196:	460f      	mov	r7, r1
 800c198:	4690      	mov	r8, r2
 800c19a:	f001 fd7b 	bl	800dc94 <__ulp>
 800c19e:	4604      	mov	r4, r0
 800c1a0:	460d      	mov	r5, r1
 800c1a2:	f1b8 0f00 	cmp.w	r8, #0
 800c1a6:	d011      	beq.n	800c1cc <sulp+0x3a>
 800c1a8:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800c1ac:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	dd0b      	ble.n	800c1cc <sulp+0x3a>
 800c1b4:	2400      	movs	r4, #0
 800c1b6:	051b      	lsls	r3, r3, #20
 800c1b8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800c1bc:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800c1c0:	4622      	mov	r2, r4
 800c1c2:	462b      	mov	r3, r5
 800c1c4:	f7f4 f98e 	bl	80004e4 <__aeabi_dmul>
 800c1c8:	4604      	mov	r4, r0
 800c1ca:	460d      	mov	r5, r1
 800c1cc:	4620      	mov	r0, r4
 800c1ce:	4629      	mov	r1, r5
 800c1d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1d4:	0000      	movs	r0, r0
	...

0800c1d8 <_strtod_l>:
 800c1d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1dc:	4699      	mov	r9, r3
 800c1de:	2300      	movs	r3, #0
 800c1e0:	b09f      	sub	sp, #124	; 0x7c
 800c1e2:	4680      	mov	r8, r0
 800c1e4:	4648      	mov	r0, r9
 800c1e6:	460c      	mov	r4, r1
 800c1e8:	9215      	str	r2, [sp, #84]	; 0x54
 800c1ea:	931a      	str	r3, [sp, #104]	; 0x68
 800c1ec:	f001 fa7f 	bl	800d6ee <__localeconv_l>
 800c1f0:	4607      	mov	r7, r0
 800c1f2:	6800      	ldr	r0, [r0, #0]
 800c1f4:	f7f3 ffb6 	bl	8000164 <strlen>
 800c1f8:	f04f 0a00 	mov.w	sl, #0
 800c1fc:	4605      	mov	r5, r0
 800c1fe:	f04f 0b00 	mov.w	fp, #0
 800c202:	9419      	str	r4, [sp, #100]	; 0x64
 800c204:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c206:	781a      	ldrb	r2, [r3, #0]
 800c208:	2a0d      	cmp	r2, #13
 800c20a:	d833      	bhi.n	800c274 <_strtod_l+0x9c>
 800c20c:	2a09      	cmp	r2, #9
 800c20e:	d237      	bcs.n	800c280 <_strtod_l+0xa8>
 800c210:	2a00      	cmp	r2, #0
 800c212:	d03f      	beq.n	800c294 <_strtod_l+0xbc>
 800c214:	2300      	movs	r3, #0
 800c216:	9309      	str	r3, [sp, #36]	; 0x24
 800c218:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800c21a:	7833      	ldrb	r3, [r6, #0]
 800c21c:	2b30      	cmp	r3, #48	; 0x30
 800c21e:	f040 8101 	bne.w	800c424 <_strtod_l+0x24c>
 800c222:	7873      	ldrb	r3, [r6, #1]
 800c224:	2b58      	cmp	r3, #88	; 0x58
 800c226:	d001      	beq.n	800c22c <_strtod_l+0x54>
 800c228:	2b78      	cmp	r3, #120	; 0x78
 800c22a:	d16b      	bne.n	800c304 <_strtod_l+0x12c>
 800c22c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c22e:	f8cd 9008 	str.w	r9, [sp, #8]
 800c232:	9301      	str	r3, [sp, #4]
 800c234:	ab1a      	add	r3, sp, #104	; 0x68
 800c236:	9300      	str	r3, [sp, #0]
 800c238:	4aaa      	ldr	r2, [pc, #680]	; (800c4e4 <_strtod_l+0x30c>)
 800c23a:	ab1b      	add	r3, sp, #108	; 0x6c
 800c23c:	a919      	add	r1, sp, #100	; 0x64
 800c23e:	4640      	mov	r0, r8
 800c240:	f000 ff7e 	bl	800d140 <__gethex>
 800c244:	f010 0407 	ands.w	r4, r0, #7
 800c248:	4605      	mov	r5, r0
 800c24a:	d005      	beq.n	800c258 <_strtod_l+0x80>
 800c24c:	2c06      	cmp	r4, #6
 800c24e:	d12b      	bne.n	800c2a8 <_strtod_l+0xd0>
 800c250:	2300      	movs	r3, #0
 800c252:	3601      	adds	r6, #1
 800c254:	9619      	str	r6, [sp, #100]	; 0x64
 800c256:	9309      	str	r3, [sp, #36]	; 0x24
 800c258:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	f040 859d 	bne.w	800cd9a <_strtod_l+0xbc2>
 800c260:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c262:	b1e3      	cbz	r3, 800c29e <_strtod_l+0xc6>
 800c264:	4652      	mov	r2, sl
 800c266:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c26a:	4610      	mov	r0, r2
 800c26c:	4619      	mov	r1, r3
 800c26e:	b01f      	add	sp, #124	; 0x7c
 800c270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c274:	2a2b      	cmp	r2, #43	; 0x2b
 800c276:	d006      	beq.n	800c286 <_strtod_l+0xae>
 800c278:	2a2d      	cmp	r2, #45	; 0x2d
 800c27a:	d013      	beq.n	800c2a4 <_strtod_l+0xcc>
 800c27c:	2a20      	cmp	r2, #32
 800c27e:	d1c9      	bne.n	800c214 <_strtod_l+0x3c>
 800c280:	3301      	adds	r3, #1
 800c282:	9319      	str	r3, [sp, #100]	; 0x64
 800c284:	e7be      	b.n	800c204 <_strtod_l+0x2c>
 800c286:	2200      	movs	r2, #0
 800c288:	9209      	str	r2, [sp, #36]	; 0x24
 800c28a:	1c5a      	adds	r2, r3, #1
 800c28c:	9219      	str	r2, [sp, #100]	; 0x64
 800c28e:	785b      	ldrb	r3, [r3, #1]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d1c1      	bne.n	800c218 <_strtod_l+0x40>
 800c294:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c296:	9419      	str	r4, [sp, #100]	; 0x64
 800c298:	2b00      	cmp	r3, #0
 800c29a:	f040 857c 	bne.w	800cd96 <_strtod_l+0xbbe>
 800c29e:	4652      	mov	r2, sl
 800c2a0:	465b      	mov	r3, fp
 800c2a2:	e7e2      	b.n	800c26a <_strtod_l+0x92>
 800c2a4:	2201      	movs	r2, #1
 800c2a6:	e7ef      	b.n	800c288 <_strtod_l+0xb0>
 800c2a8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c2aa:	b13a      	cbz	r2, 800c2bc <_strtod_l+0xe4>
 800c2ac:	2135      	movs	r1, #53	; 0x35
 800c2ae:	a81c      	add	r0, sp, #112	; 0x70
 800c2b0:	f001 fddd 	bl	800de6e <__copybits>
 800c2b4:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c2b6:	4640      	mov	r0, r8
 800c2b8:	f001 fa61 	bl	800d77e <_Bfree>
 800c2bc:	3c01      	subs	r4, #1
 800c2be:	2c04      	cmp	r4, #4
 800c2c0:	d808      	bhi.n	800c2d4 <_strtod_l+0xfc>
 800c2c2:	e8df f004 	tbb	[pc, r4]
 800c2c6:	030c      	.short	0x030c
 800c2c8:	1a17      	.short	0x1a17
 800c2ca:	0c          	.byte	0x0c
 800c2cb:	00          	.byte	0x00
 800c2cc:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 800c2d0:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 800c2d4:	0729      	lsls	r1, r5, #28
 800c2d6:	d5bf      	bpl.n	800c258 <_strtod_l+0x80>
 800c2d8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800c2dc:	e7bc      	b.n	800c258 <_strtod_l+0x80>
 800c2de:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c2e0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800c2e2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c2e6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c2ea:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 800c2ee:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c2f2:	e7ef      	b.n	800c2d4 <_strtod_l+0xfc>
 800c2f4:	f8df b1f8 	ldr.w	fp, [pc, #504]	; 800c4f0 <_strtod_l+0x318>
 800c2f8:	e7ec      	b.n	800c2d4 <_strtod_l+0xfc>
 800c2fa:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800c2fe:	f04f 3aff 	mov.w	sl, #4294967295
 800c302:	e7e7      	b.n	800c2d4 <_strtod_l+0xfc>
 800c304:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c306:	1c5a      	adds	r2, r3, #1
 800c308:	9219      	str	r2, [sp, #100]	; 0x64
 800c30a:	785b      	ldrb	r3, [r3, #1]
 800c30c:	2b30      	cmp	r3, #48	; 0x30
 800c30e:	d0f9      	beq.n	800c304 <_strtod_l+0x12c>
 800c310:	2b00      	cmp	r3, #0
 800c312:	d0a1      	beq.n	800c258 <_strtod_l+0x80>
 800c314:	2301      	movs	r3, #1
 800c316:	9308      	str	r3, [sp, #32]
 800c318:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c31a:	220a      	movs	r2, #10
 800c31c:	930a      	str	r3, [sp, #40]	; 0x28
 800c31e:	2300      	movs	r3, #0
 800c320:	9305      	str	r3, [sp, #20]
 800c322:	9306      	str	r3, [sp, #24]
 800c324:	9304      	str	r3, [sp, #16]
 800c326:	9819      	ldr	r0, [sp, #100]	; 0x64
 800c328:	7806      	ldrb	r6, [r0, #0]
 800c32a:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800c32e:	b2d9      	uxtb	r1, r3
 800c330:	2909      	cmp	r1, #9
 800c332:	d979      	bls.n	800c428 <_strtod_l+0x250>
 800c334:	462a      	mov	r2, r5
 800c336:	6839      	ldr	r1, [r7, #0]
 800c338:	f002 fab9 	bl	800e8ae <strncmp>
 800c33c:	2800      	cmp	r0, #0
 800c33e:	f000 8085 	beq.w	800c44c <_strtod_l+0x274>
 800c342:	2000      	movs	r0, #0
 800c344:	4633      	mov	r3, r6
 800c346:	4602      	mov	r2, r0
 800c348:	4601      	mov	r1, r0
 800c34a:	9d04      	ldr	r5, [sp, #16]
 800c34c:	2b65      	cmp	r3, #101	; 0x65
 800c34e:	d002      	beq.n	800c356 <_strtod_l+0x17e>
 800c350:	2b45      	cmp	r3, #69	; 0x45
 800c352:	f040 80ef 	bne.w	800c534 <_strtod_l+0x35c>
 800c356:	b925      	cbnz	r5, 800c362 <_strtod_l+0x18a>
 800c358:	b910      	cbnz	r0, 800c360 <_strtod_l+0x188>
 800c35a:	9b08      	ldr	r3, [sp, #32]
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d099      	beq.n	800c294 <_strtod_l+0xbc>
 800c360:	2500      	movs	r5, #0
 800c362:	9c19      	ldr	r4, [sp, #100]	; 0x64
 800c364:	1c63      	adds	r3, r4, #1
 800c366:	9319      	str	r3, [sp, #100]	; 0x64
 800c368:	7863      	ldrb	r3, [r4, #1]
 800c36a:	2b2b      	cmp	r3, #43	; 0x2b
 800c36c:	f000 80cf 	beq.w	800c50e <_strtod_l+0x336>
 800c370:	2b2d      	cmp	r3, #45	; 0x2d
 800c372:	f000 80d2 	beq.w	800c51a <_strtod_l+0x342>
 800c376:	2600      	movs	r6, #0
 800c378:	9607      	str	r6, [sp, #28]
 800c37a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800c37e:	2e09      	cmp	r6, #9
 800c380:	f200 80d7 	bhi.w	800c532 <_strtod_l+0x35a>
 800c384:	2b30      	cmp	r3, #48	; 0x30
 800c386:	f000 80ca 	beq.w	800c51e <_strtod_l+0x346>
 800c38a:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 800c38e:	2e08      	cmp	r6, #8
 800c390:	f200 80d0 	bhi.w	800c534 <_strtod_l+0x35c>
 800c394:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800c398:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c39a:	f04f 0c0a 	mov.w	ip, #10
 800c39e:	461f      	mov	r7, r3
 800c3a0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c3a2:	1c5e      	adds	r6, r3, #1
 800c3a4:	9619      	str	r6, [sp, #100]	; 0x64
 800c3a6:	785b      	ldrb	r3, [r3, #1]
 800c3a8:	f1a3 0930 	sub.w	r9, r3, #48	; 0x30
 800c3ac:	f1b9 0f09 	cmp.w	r9, #9
 800c3b0:	f240 80ba 	bls.w	800c528 <_strtod_l+0x350>
 800c3b4:	1bf6      	subs	r6, r6, r7
 800c3b6:	2e08      	cmp	r6, #8
 800c3b8:	f644 691f 	movw	r9, #19999	; 0x4e1f
 800c3bc:	dc02      	bgt.n	800c3c4 <_strtod_l+0x1ec>
 800c3be:	45f1      	cmp	r9, lr
 800c3c0:	bfa8      	it	ge
 800c3c2:	46f1      	movge	r9, lr
 800c3c4:	9e07      	ldr	r6, [sp, #28]
 800c3c6:	b10e      	cbz	r6, 800c3cc <_strtod_l+0x1f4>
 800c3c8:	f1c9 0900 	rsb	r9, r9, #0
 800c3cc:	2d00      	cmp	r5, #0
 800c3ce:	f040 80d7 	bne.w	800c580 <_strtod_l+0x3a8>
 800c3d2:	2800      	cmp	r0, #0
 800c3d4:	f47f af40 	bne.w	800c258 <_strtod_l+0x80>
 800c3d8:	9a08      	ldr	r2, [sp, #32]
 800c3da:	2a00      	cmp	r2, #0
 800c3dc:	f47f af3c 	bne.w	800c258 <_strtod_l+0x80>
 800c3e0:	2900      	cmp	r1, #0
 800c3e2:	f47f af57 	bne.w	800c294 <_strtod_l+0xbc>
 800c3e6:	2b4e      	cmp	r3, #78	; 0x4e
 800c3e8:	f000 80ad 	beq.w	800c546 <_strtod_l+0x36e>
 800c3ec:	f300 80a5 	bgt.w	800c53a <_strtod_l+0x362>
 800c3f0:	2b49      	cmp	r3, #73	; 0x49
 800c3f2:	f47f af4f 	bne.w	800c294 <_strtod_l+0xbc>
 800c3f6:	493c      	ldr	r1, [pc, #240]	; (800c4e8 <_strtod_l+0x310>)
 800c3f8:	a819      	add	r0, sp, #100	; 0x64
 800c3fa:	f001 f8d2 	bl	800d5a2 <__match>
 800c3fe:	2800      	cmp	r0, #0
 800c400:	f43f af48 	beq.w	800c294 <_strtod_l+0xbc>
 800c404:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c406:	4939      	ldr	r1, [pc, #228]	; (800c4ec <_strtod_l+0x314>)
 800c408:	3b01      	subs	r3, #1
 800c40a:	a819      	add	r0, sp, #100	; 0x64
 800c40c:	9319      	str	r3, [sp, #100]	; 0x64
 800c40e:	f001 f8c8 	bl	800d5a2 <__match>
 800c412:	b910      	cbnz	r0, 800c41a <_strtod_l+0x242>
 800c414:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c416:	3301      	adds	r3, #1
 800c418:	9319      	str	r3, [sp, #100]	; 0x64
 800c41a:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 800c4f0 <_strtod_l+0x318>
 800c41e:	f04f 0a00 	mov.w	sl, #0
 800c422:	e719      	b.n	800c258 <_strtod_l+0x80>
 800c424:	2300      	movs	r3, #0
 800c426:	e776      	b.n	800c316 <_strtod_l+0x13e>
 800c428:	9904      	ldr	r1, [sp, #16]
 800c42a:	3001      	adds	r0, #1
 800c42c:	2908      	cmp	r1, #8
 800c42e:	bfd5      	itete	le
 800c430:	9906      	ldrle	r1, [sp, #24]
 800c432:	9905      	ldrgt	r1, [sp, #20]
 800c434:	fb02 3301 	mlale	r3, r2, r1, r3
 800c438:	fb02 3301 	mlagt	r3, r2, r1, r3
 800c43c:	bfd4      	ite	le
 800c43e:	9306      	strle	r3, [sp, #24]
 800c440:	9305      	strgt	r3, [sp, #20]
 800c442:	9b04      	ldr	r3, [sp, #16]
 800c444:	9019      	str	r0, [sp, #100]	; 0x64
 800c446:	3301      	adds	r3, #1
 800c448:	9304      	str	r3, [sp, #16]
 800c44a:	e76c      	b.n	800c326 <_strtod_l+0x14e>
 800c44c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c44e:	195a      	adds	r2, r3, r5
 800c450:	9219      	str	r2, [sp, #100]	; 0x64
 800c452:	9a04      	ldr	r2, [sp, #16]
 800c454:	5d5b      	ldrb	r3, [r3, r5]
 800c456:	2a00      	cmp	r2, #0
 800c458:	d154      	bne.n	800c504 <_strtod_l+0x32c>
 800c45a:	4610      	mov	r0, r2
 800c45c:	2b30      	cmp	r3, #48	; 0x30
 800c45e:	d02a      	beq.n	800c4b6 <_strtod_l+0x2de>
 800c460:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800c464:	2a08      	cmp	r2, #8
 800c466:	f200 849d 	bhi.w	800cda4 <_strtod_l+0xbcc>
 800c46a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c46c:	920a      	str	r2, [sp, #40]	; 0x28
 800c46e:	4602      	mov	r2, r0
 800c470:	2000      	movs	r0, #0
 800c472:	4605      	mov	r5, r0
 800c474:	3b30      	subs	r3, #48	; 0x30
 800c476:	f100 0101 	add.w	r1, r0, #1
 800c47a:	d011      	beq.n	800c4a0 <_strtod_l+0x2c8>
 800c47c:	440a      	add	r2, r1
 800c47e:	260a      	movs	r6, #10
 800c480:	4629      	mov	r1, r5
 800c482:	eb00 0c05 	add.w	ip, r0, r5
 800c486:	4561      	cmp	r1, ip
 800c488:	d11b      	bne.n	800c4c2 <_strtod_l+0x2ea>
 800c48a:	4428      	add	r0, r5
 800c48c:	2808      	cmp	r0, #8
 800c48e:	f100 0501 	add.w	r5, r0, #1
 800c492:	dc2f      	bgt.n	800c4f4 <_strtod_l+0x31c>
 800c494:	210a      	movs	r1, #10
 800c496:	9806      	ldr	r0, [sp, #24]
 800c498:	fb01 3300 	mla	r3, r1, r0, r3
 800c49c:	9306      	str	r3, [sp, #24]
 800c49e:	2100      	movs	r1, #0
 800c4a0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c4a2:	1c58      	adds	r0, r3, #1
 800c4a4:	9019      	str	r0, [sp, #100]	; 0x64
 800c4a6:	4608      	mov	r0, r1
 800c4a8:	785b      	ldrb	r3, [r3, #1]
 800c4aa:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800c4ae:	2909      	cmp	r1, #9
 800c4b0:	d9e0      	bls.n	800c474 <_strtod_l+0x29c>
 800c4b2:	2101      	movs	r1, #1
 800c4b4:	e74a      	b.n	800c34c <_strtod_l+0x174>
 800c4b6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c4b8:	3001      	adds	r0, #1
 800c4ba:	1c5a      	adds	r2, r3, #1
 800c4bc:	9219      	str	r2, [sp, #100]	; 0x64
 800c4be:	785b      	ldrb	r3, [r3, #1]
 800c4c0:	e7cc      	b.n	800c45c <_strtod_l+0x284>
 800c4c2:	3101      	adds	r1, #1
 800c4c4:	f101 3eff 	add.w	lr, r1, #4294967295
 800c4c8:	f1be 0f08 	cmp.w	lr, #8
 800c4cc:	dc03      	bgt.n	800c4d6 <_strtod_l+0x2fe>
 800c4ce:	9f06      	ldr	r7, [sp, #24]
 800c4d0:	4377      	muls	r7, r6
 800c4d2:	9706      	str	r7, [sp, #24]
 800c4d4:	e7d7      	b.n	800c486 <_strtod_l+0x2ae>
 800c4d6:	2910      	cmp	r1, #16
 800c4d8:	bfde      	ittt	le
 800c4da:	9f05      	ldrle	r7, [sp, #20]
 800c4dc:	4377      	mulle	r7, r6
 800c4de:	9705      	strle	r7, [sp, #20]
 800c4e0:	e7d1      	b.n	800c486 <_strtod_l+0x2ae>
 800c4e2:	bf00      	nop
 800c4e4:	0800f2c8 	.word	0x0800f2c8
 800c4e8:	0800f2bc 	.word	0x0800f2bc
 800c4ec:	0800f2bf 	.word	0x0800f2bf
 800c4f0:	7ff00000 	.word	0x7ff00000
 800c4f4:	2d10      	cmp	r5, #16
 800c4f6:	bfdf      	itttt	le
 800c4f8:	210a      	movle	r1, #10
 800c4fa:	9805      	ldrle	r0, [sp, #20]
 800c4fc:	fb01 3300 	mlale	r3, r1, r0, r3
 800c500:	9305      	strle	r3, [sp, #20]
 800c502:	e7cc      	b.n	800c49e <_strtod_l+0x2c6>
 800c504:	4602      	mov	r2, r0
 800c506:	9d04      	ldr	r5, [sp, #16]
 800c508:	e7cf      	b.n	800c4aa <_strtod_l+0x2d2>
 800c50a:	2101      	movs	r1, #1
 800c50c:	e724      	b.n	800c358 <_strtod_l+0x180>
 800c50e:	2300      	movs	r3, #0
 800c510:	9307      	str	r3, [sp, #28]
 800c512:	1ca3      	adds	r3, r4, #2
 800c514:	9319      	str	r3, [sp, #100]	; 0x64
 800c516:	78a3      	ldrb	r3, [r4, #2]
 800c518:	e72f      	b.n	800c37a <_strtod_l+0x1a2>
 800c51a:	2301      	movs	r3, #1
 800c51c:	e7f8      	b.n	800c510 <_strtod_l+0x338>
 800c51e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c520:	1c5e      	adds	r6, r3, #1
 800c522:	9619      	str	r6, [sp, #100]	; 0x64
 800c524:	785b      	ldrb	r3, [r3, #1]
 800c526:	e72d      	b.n	800c384 <_strtod_l+0x1ac>
 800c528:	fb0c 3e0e 	mla	lr, ip, lr, r3
 800c52c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800c530:	e736      	b.n	800c3a0 <_strtod_l+0x1c8>
 800c532:	9419      	str	r4, [sp, #100]	; 0x64
 800c534:	f04f 0900 	mov.w	r9, #0
 800c538:	e748      	b.n	800c3cc <_strtod_l+0x1f4>
 800c53a:	2b69      	cmp	r3, #105	; 0x69
 800c53c:	f43f af5b 	beq.w	800c3f6 <_strtod_l+0x21e>
 800c540:	2b6e      	cmp	r3, #110	; 0x6e
 800c542:	f47f aea7 	bne.w	800c294 <_strtod_l+0xbc>
 800c546:	498c      	ldr	r1, [pc, #560]	; (800c778 <_strtod_l+0x5a0>)
 800c548:	a819      	add	r0, sp, #100	; 0x64
 800c54a:	f001 f82a 	bl	800d5a2 <__match>
 800c54e:	2800      	cmp	r0, #0
 800c550:	f43f aea0 	beq.w	800c294 <_strtod_l+0xbc>
 800c554:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c556:	781b      	ldrb	r3, [r3, #0]
 800c558:	2b28      	cmp	r3, #40	; 0x28
 800c55a:	d10e      	bne.n	800c57a <_strtod_l+0x3a2>
 800c55c:	aa1c      	add	r2, sp, #112	; 0x70
 800c55e:	4987      	ldr	r1, [pc, #540]	; (800c77c <_strtod_l+0x5a4>)
 800c560:	a819      	add	r0, sp, #100	; 0x64
 800c562:	f001 f831 	bl	800d5c8 <__hexnan>
 800c566:	2805      	cmp	r0, #5
 800c568:	d107      	bne.n	800c57a <_strtod_l+0x3a2>
 800c56a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c56c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 800c570:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800c574:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800c578:	e66e      	b.n	800c258 <_strtod_l+0x80>
 800c57a:	f8df b210 	ldr.w	fp, [pc, #528]	; 800c78c <_strtod_l+0x5b4>
 800c57e:	e74e      	b.n	800c41e <_strtod_l+0x246>
 800c580:	9b04      	ldr	r3, [sp, #16]
 800c582:	462c      	mov	r4, r5
 800c584:	2b00      	cmp	r3, #0
 800c586:	bf08      	it	eq
 800c588:	462b      	moveq	r3, r5
 800c58a:	2d10      	cmp	r5, #16
 800c58c:	bfa8      	it	ge
 800c58e:	2410      	movge	r4, #16
 800c590:	9806      	ldr	r0, [sp, #24]
 800c592:	eba9 0902 	sub.w	r9, r9, r2
 800c596:	9304      	str	r3, [sp, #16]
 800c598:	f7f3 ff2e 	bl	80003f8 <__aeabi_ui2d>
 800c59c:	2c09      	cmp	r4, #9
 800c59e:	4682      	mov	sl, r0
 800c5a0:	468b      	mov	fp, r1
 800c5a2:	dd13      	ble.n	800c5cc <_strtod_l+0x3f4>
 800c5a4:	4b76      	ldr	r3, [pc, #472]	; (800c780 <_strtod_l+0x5a8>)
 800c5a6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c5aa:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c5ae:	f7f3 ff99 	bl	80004e4 <__aeabi_dmul>
 800c5b2:	4606      	mov	r6, r0
 800c5b4:	9805      	ldr	r0, [sp, #20]
 800c5b6:	460f      	mov	r7, r1
 800c5b8:	f7f3 ff1e 	bl	80003f8 <__aeabi_ui2d>
 800c5bc:	4602      	mov	r2, r0
 800c5be:	460b      	mov	r3, r1
 800c5c0:	4630      	mov	r0, r6
 800c5c2:	4639      	mov	r1, r7
 800c5c4:	f7f3 fddc 	bl	8000180 <__adddf3>
 800c5c8:	4682      	mov	sl, r0
 800c5ca:	468b      	mov	fp, r1
 800c5cc:	2d0f      	cmp	r5, #15
 800c5ce:	dc36      	bgt.n	800c63e <_strtod_l+0x466>
 800c5d0:	f1b9 0f00 	cmp.w	r9, #0
 800c5d4:	f43f ae40 	beq.w	800c258 <_strtod_l+0x80>
 800c5d8:	dd24      	ble.n	800c624 <_strtod_l+0x44c>
 800c5da:	f1b9 0f16 	cmp.w	r9, #22
 800c5de:	dc0b      	bgt.n	800c5f8 <_strtod_l+0x420>
 800c5e0:	4652      	mov	r2, sl
 800c5e2:	465b      	mov	r3, fp
 800c5e4:	4d66      	ldr	r5, [pc, #408]	; (800c780 <_strtod_l+0x5a8>)
 800c5e6:	eb05 09c9 	add.w	r9, r5, r9, lsl #3
 800c5ea:	e9d9 0100 	ldrd	r0, r1, [r9]
 800c5ee:	f7f3 ff79 	bl	80004e4 <__aeabi_dmul>
 800c5f2:	4682      	mov	sl, r0
 800c5f4:	468b      	mov	fp, r1
 800c5f6:	e62f      	b.n	800c258 <_strtod_l+0x80>
 800c5f8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800c5fc:	4599      	cmp	r9, r3
 800c5fe:	dc1e      	bgt.n	800c63e <_strtod_l+0x466>
 800c600:	4c5f      	ldr	r4, [pc, #380]	; (800c780 <_strtod_l+0x5a8>)
 800c602:	f1c5 050f 	rsb	r5, r5, #15
 800c606:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c60a:	eba9 0505 	sub.w	r5, r9, r5
 800c60e:	4652      	mov	r2, sl
 800c610:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c614:	465b      	mov	r3, fp
 800c616:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c61a:	f7f3 ff63 	bl	80004e4 <__aeabi_dmul>
 800c61e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c622:	e7e4      	b.n	800c5ee <_strtod_l+0x416>
 800c624:	f119 0f16 	cmn.w	r9, #22
 800c628:	db09      	blt.n	800c63e <_strtod_l+0x466>
 800c62a:	4d55      	ldr	r5, [pc, #340]	; (800c780 <_strtod_l+0x5a8>)
 800c62c:	4650      	mov	r0, sl
 800c62e:	eba5 09c9 	sub.w	r9, r5, r9, lsl #3
 800c632:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c636:	4659      	mov	r1, fp
 800c638:	f7f4 f87e 	bl	8000738 <__aeabi_ddiv>
 800c63c:	e7d9      	b.n	800c5f2 <_strtod_l+0x41a>
 800c63e:	1b2c      	subs	r4, r5, r4
 800c640:	444c      	add	r4, r9
 800c642:	2c00      	cmp	r4, #0
 800c644:	dd73      	ble.n	800c72e <_strtod_l+0x556>
 800c646:	f014 030f 	ands.w	r3, r4, #15
 800c64a:	d00a      	beq.n	800c662 <_strtod_l+0x48a>
 800c64c:	494c      	ldr	r1, [pc, #304]	; (800c780 <_strtod_l+0x5a8>)
 800c64e:	4652      	mov	r2, sl
 800c650:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c654:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c658:	465b      	mov	r3, fp
 800c65a:	f7f3 ff43 	bl	80004e4 <__aeabi_dmul>
 800c65e:	4682      	mov	sl, r0
 800c660:	468b      	mov	fp, r1
 800c662:	f034 040f 	bics.w	r4, r4, #15
 800c666:	d054      	beq.n	800c712 <_strtod_l+0x53a>
 800c668:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 800c66c:	dd27      	ble.n	800c6be <_strtod_l+0x4e6>
 800c66e:	f04f 0900 	mov.w	r9, #0
 800c672:	f8cd 9010 	str.w	r9, [sp, #16]
 800c676:	f8cd 901c 	str.w	r9, [sp, #28]
 800c67a:	f8cd 9018 	str.w	r9, [sp, #24]
 800c67e:	2322      	movs	r3, #34	; 0x22
 800c680:	f04f 0a00 	mov.w	sl, #0
 800c684:	f8df b108 	ldr.w	fp, [pc, #264]	; 800c790 <_strtod_l+0x5b8>
 800c688:	f8c8 3000 	str.w	r3, [r8]
 800c68c:	9b07      	ldr	r3, [sp, #28]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	f43f ade2 	beq.w	800c258 <_strtod_l+0x80>
 800c694:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c696:	4640      	mov	r0, r8
 800c698:	f001 f871 	bl	800d77e <_Bfree>
 800c69c:	9906      	ldr	r1, [sp, #24]
 800c69e:	4640      	mov	r0, r8
 800c6a0:	f001 f86d 	bl	800d77e <_Bfree>
 800c6a4:	9904      	ldr	r1, [sp, #16]
 800c6a6:	4640      	mov	r0, r8
 800c6a8:	f001 f869 	bl	800d77e <_Bfree>
 800c6ac:	9907      	ldr	r1, [sp, #28]
 800c6ae:	4640      	mov	r0, r8
 800c6b0:	f001 f865 	bl	800d77e <_Bfree>
 800c6b4:	4649      	mov	r1, r9
 800c6b6:	4640      	mov	r0, r8
 800c6b8:	f001 f861 	bl	800d77e <_Bfree>
 800c6bc:	e5cc      	b.n	800c258 <_strtod_l+0x80>
 800c6be:	2300      	movs	r3, #0
 800c6c0:	4650      	mov	r0, sl
 800c6c2:	4659      	mov	r1, fp
 800c6c4:	461f      	mov	r7, r3
 800c6c6:	4e2f      	ldr	r6, [pc, #188]	; (800c784 <_strtod_l+0x5ac>)
 800c6c8:	1124      	asrs	r4, r4, #4
 800c6ca:	2c01      	cmp	r4, #1
 800c6cc:	dc24      	bgt.n	800c718 <_strtod_l+0x540>
 800c6ce:	b10b      	cbz	r3, 800c6d4 <_strtod_l+0x4fc>
 800c6d0:	4682      	mov	sl, r0
 800c6d2:	468b      	mov	fp, r1
 800c6d4:	4b2b      	ldr	r3, [pc, #172]	; (800c784 <_strtod_l+0x5ac>)
 800c6d6:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800c6da:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800c6de:	4652      	mov	r2, sl
 800c6e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c6e4:	465b      	mov	r3, fp
 800c6e6:	f7f3 fefd 	bl	80004e4 <__aeabi_dmul>
 800c6ea:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c6ee:	468b      	mov	fp, r1
 800c6f0:	460a      	mov	r2, r1
 800c6f2:	0d1b      	lsrs	r3, r3, #20
 800c6f4:	4924      	ldr	r1, [pc, #144]	; (800c788 <_strtod_l+0x5b0>)
 800c6f6:	051b      	lsls	r3, r3, #20
 800c6f8:	428b      	cmp	r3, r1
 800c6fa:	4682      	mov	sl, r0
 800c6fc:	d8b7      	bhi.n	800c66e <_strtod_l+0x496>
 800c6fe:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c702:	428b      	cmp	r3, r1
 800c704:	bf86      	itte	hi
 800c706:	f04f 3aff 	movhi.w	sl, #4294967295
 800c70a:	f8df b088 	ldrhi.w	fp, [pc, #136]	; 800c794 <_strtod_l+0x5bc>
 800c70e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800c712:	2300      	movs	r3, #0
 800c714:	9305      	str	r3, [sp, #20]
 800c716:	e070      	b.n	800c7fa <_strtod_l+0x622>
 800c718:	07e2      	lsls	r2, r4, #31
 800c71a:	d504      	bpl.n	800c726 <_strtod_l+0x54e>
 800c71c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c720:	f7f3 fee0 	bl	80004e4 <__aeabi_dmul>
 800c724:	2301      	movs	r3, #1
 800c726:	3701      	adds	r7, #1
 800c728:	1064      	asrs	r4, r4, #1
 800c72a:	3608      	adds	r6, #8
 800c72c:	e7cd      	b.n	800c6ca <_strtod_l+0x4f2>
 800c72e:	d0f0      	beq.n	800c712 <_strtod_l+0x53a>
 800c730:	4264      	negs	r4, r4
 800c732:	f014 020f 	ands.w	r2, r4, #15
 800c736:	d00a      	beq.n	800c74e <_strtod_l+0x576>
 800c738:	4b11      	ldr	r3, [pc, #68]	; (800c780 <_strtod_l+0x5a8>)
 800c73a:	4650      	mov	r0, sl
 800c73c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c740:	4659      	mov	r1, fp
 800c742:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c746:	f7f3 fff7 	bl	8000738 <__aeabi_ddiv>
 800c74a:	4682      	mov	sl, r0
 800c74c:	468b      	mov	fp, r1
 800c74e:	1124      	asrs	r4, r4, #4
 800c750:	d0df      	beq.n	800c712 <_strtod_l+0x53a>
 800c752:	2c1f      	cmp	r4, #31
 800c754:	dd20      	ble.n	800c798 <_strtod_l+0x5c0>
 800c756:	f04f 0900 	mov.w	r9, #0
 800c75a:	f8cd 9010 	str.w	r9, [sp, #16]
 800c75e:	f8cd 901c 	str.w	r9, [sp, #28]
 800c762:	f8cd 9018 	str.w	r9, [sp, #24]
 800c766:	2322      	movs	r3, #34	; 0x22
 800c768:	f04f 0a00 	mov.w	sl, #0
 800c76c:	f04f 0b00 	mov.w	fp, #0
 800c770:	f8c8 3000 	str.w	r3, [r8]
 800c774:	e78a      	b.n	800c68c <_strtod_l+0x4b4>
 800c776:	bf00      	nop
 800c778:	0800f2c5 	.word	0x0800f2c5
 800c77c:	0800f2dc 	.word	0x0800f2dc
 800c780:	0800f3b0 	.word	0x0800f3b0
 800c784:	0800f388 	.word	0x0800f388
 800c788:	7ca00000 	.word	0x7ca00000
 800c78c:	fff80000 	.word	0xfff80000
 800c790:	7ff00000 	.word	0x7ff00000
 800c794:	7fefffff 	.word	0x7fefffff
 800c798:	f014 0310 	ands.w	r3, r4, #16
 800c79c:	bf18      	it	ne
 800c79e:	236a      	movne	r3, #106	; 0x6a
 800c7a0:	4650      	mov	r0, sl
 800c7a2:	9305      	str	r3, [sp, #20]
 800c7a4:	4659      	mov	r1, fp
 800c7a6:	2300      	movs	r3, #0
 800c7a8:	4e9f      	ldr	r6, [pc, #636]	; (800ca28 <_strtod_l+0x850>)
 800c7aa:	2c00      	cmp	r4, #0
 800c7ac:	f300 8109 	bgt.w	800c9c2 <_strtod_l+0x7ea>
 800c7b0:	b10b      	cbz	r3, 800c7b6 <_strtod_l+0x5de>
 800c7b2:	4682      	mov	sl, r0
 800c7b4:	468b      	mov	fp, r1
 800c7b6:	9b05      	ldr	r3, [sp, #20]
 800c7b8:	b1bb      	cbz	r3, 800c7ea <_strtod_l+0x612>
 800c7ba:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800c7be:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	4659      	mov	r1, fp
 800c7c6:	dd10      	ble.n	800c7ea <_strtod_l+0x612>
 800c7c8:	2b1f      	cmp	r3, #31
 800c7ca:	f340 8104 	ble.w	800c9d6 <_strtod_l+0x7fe>
 800c7ce:	2b34      	cmp	r3, #52	; 0x34
 800c7d0:	bfd8      	it	le
 800c7d2:	f04f 32ff 	movle.w	r2, #4294967295
 800c7d6:	f04f 0a00 	mov.w	sl, #0
 800c7da:	bfcf      	iteee	gt
 800c7dc:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800c7e0:	3b20      	suble	r3, #32
 800c7e2:	fa02 f303 	lslle.w	r3, r2, r3
 800c7e6:	ea03 0b01 	andle.w	fp, r3, r1
 800c7ea:	2200      	movs	r2, #0
 800c7ec:	2300      	movs	r3, #0
 800c7ee:	4650      	mov	r0, sl
 800c7f0:	4659      	mov	r1, fp
 800c7f2:	f7f4 f8df 	bl	80009b4 <__aeabi_dcmpeq>
 800c7f6:	2800      	cmp	r0, #0
 800c7f8:	d1ad      	bne.n	800c756 <_strtod_l+0x57e>
 800c7fa:	9b06      	ldr	r3, [sp, #24]
 800c7fc:	9a04      	ldr	r2, [sp, #16]
 800c7fe:	9300      	str	r3, [sp, #0]
 800c800:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c802:	462b      	mov	r3, r5
 800c804:	4640      	mov	r0, r8
 800c806:	f001 f80c 	bl	800d822 <__s2b>
 800c80a:	9007      	str	r0, [sp, #28]
 800c80c:	2800      	cmp	r0, #0
 800c80e:	f43f af2e 	beq.w	800c66e <_strtod_l+0x496>
 800c812:	f1b9 0f00 	cmp.w	r9, #0
 800c816:	f1c9 0300 	rsb	r3, r9, #0
 800c81a:	bfa8      	it	ge
 800c81c:	2300      	movge	r3, #0
 800c81e:	930e      	str	r3, [sp, #56]	; 0x38
 800c820:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
 800c824:	f04f 0900 	mov.w	r9, #0
 800c828:	930f      	str	r3, [sp, #60]	; 0x3c
 800c82a:	f8cd 9010 	str.w	r9, [sp, #16]
 800c82e:	9b07      	ldr	r3, [sp, #28]
 800c830:	4640      	mov	r0, r8
 800c832:	6859      	ldr	r1, [r3, #4]
 800c834:	f000 ff6f 	bl	800d716 <_Balloc>
 800c838:	9006      	str	r0, [sp, #24]
 800c83a:	2800      	cmp	r0, #0
 800c83c:	f43f af1f 	beq.w	800c67e <_strtod_l+0x4a6>
 800c840:	9b07      	ldr	r3, [sp, #28]
 800c842:	300c      	adds	r0, #12
 800c844:	691a      	ldr	r2, [r3, #16]
 800c846:	f103 010c 	add.w	r1, r3, #12
 800c84a:	3202      	adds	r2, #2
 800c84c:	0092      	lsls	r2, r2, #2
 800c84e:	f7ff fc39 	bl	800c0c4 <memcpy>
 800c852:	ab1c      	add	r3, sp, #112	; 0x70
 800c854:	9301      	str	r3, [sp, #4]
 800c856:	ab1b      	add	r3, sp, #108	; 0x6c
 800c858:	9300      	str	r3, [sp, #0]
 800c85a:	4652      	mov	r2, sl
 800c85c:	465b      	mov	r3, fp
 800c85e:	4640      	mov	r0, r8
 800c860:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800c864:	f001 fa8c 	bl	800dd80 <__d2b>
 800c868:	901a      	str	r0, [sp, #104]	; 0x68
 800c86a:	2800      	cmp	r0, #0
 800c86c:	f43f af07 	beq.w	800c67e <_strtod_l+0x4a6>
 800c870:	2101      	movs	r1, #1
 800c872:	4640      	mov	r0, r8
 800c874:	f001 f861 	bl	800d93a <__i2b>
 800c878:	9004      	str	r0, [sp, #16]
 800c87a:	4603      	mov	r3, r0
 800c87c:	2800      	cmp	r0, #0
 800c87e:	f43f aefe 	beq.w	800c67e <_strtod_l+0x4a6>
 800c882:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800c884:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800c886:	2d00      	cmp	r5, #0
 800c888:	bfab      	itete	ge
 800c88a:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800c88c:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 800c88e:	195e      	addge	r6, r3, r5
 800c890:	1b5c      	sublt	r4, r3, r5
 800c892:	9b05      	ldr	r3, [sp, #20]
 800c894:	bfa8      	it	ge
 800c896:	9c0f      	ldrge	r4, [sp, #60]	; 0x3c
 800c898:	eba5 0503 	sub.w	r5, r5, r3
 800c89c:	4415      	add	r5, r2
 800c89e:	4b63      	ldr	r3, [pc, #396]	; (800ca2c <_strtod_l+0x854>)
 800c8a0:	f105 35ff 	add.w	r5, r5, #4294967295
 800c8a4:	bfb8      	it	lt
 800c8a6:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800c8a8:	429d      	cmp	r5, r3
 800c8aa:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c8ae:	f280 80a4 	bge.w	800c9fa <_strtod_l+0x822>
 800c8b2:	1b5b      	subs	r3, r3, r5
 800c8b4:	2b1f      	cmp	r3, #31
 800c8b6:	eba2 0203 	sub.w	r2, r2, r3
 800c8ba:	f04f 0701 	mov.w	r7, #1
 800c8be:	f300 8091 	bgt.w	800c9e4 <_strtod_l+0x80c>
 800c8c2:	2500      	movs	r5, #0
 800c8c4:	fa07 f303 	lsl.w	r3, r7, r3
 800c8c8:	9314      	str	r3, [sp, #80]	; 0x50
 800c8ca:	18b7      	adds	r7, r6, r2
 800c8cc:	9b05      	ldr	r3, [sp, #20]
 800c8ce:	42be      	cmp	r6, r7
 800c8d0:	4414      	add	r4, r2
 800c8d2:	441c      	add	r4, r3
 800c8d4:	4633      	mov	r3, r6
 800c8d6:	bfa8      	it	ge
 800c8d8:	463b      	movge	r3, r7
 800c8da:	42a3      	cmp	r3, r4
 800c8dc:	bfa8      	it	ge
 800c8de:	4623      	movge	r3, r4
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	bfc2      	ittt	gt
 800c8e4:	1aff      	subgt	r7, r7, r3
 800c8e6:	1ae4      	subgt	r4, r4, r3
 800c8e8:	1af6      	subgt	r6, r6, r3
 800c8ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c8ec:	b1bb      	cbz	r3, 800c91e <_strtod_l+0x746>
 800c8ee:	461a      	mov	r2, r3
 800c8f0:	9904      	ldr	r1, [sp, #16]
 800c8f2:	4640      	mov	r0, r8
 800c8f4:	f001 f8b6 	bl	800da64 <__pow5mult>
 800c8f8:	9004      	str	r0, [sp, #16]
 800c8fa:	2800      	cmp	r0, #0
 800c8fc:	f43f aebf 	beq.w	800c67e <_strtod_l+0x4a6>
 800c900:	4601      	mov	r1, r0
 800c902:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c904:	4640      	mov	r0, r8
 800c906:	f001 f821 	bl	800d94c <__multiply>
 800c90a:	9008      	str	r0, [sp, #32]
 800c90c:	2800      	cmp	r0, #0
 800c90e:	f43f aeb6 	beq.w	800c67e <_strtod_l+0x4a6>
 800c912:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c914:	4640      	mov	r0, r8
 800c916:	f000 ff32 	bl	800d77e <_Bfree>
 800c91a:	9b08      	ldr	r3, [sp, #32]
 800c91c:	931a      	str	r3, [sp, #104]	; 0x68
 800c91e:	2f00      	cmp	r7, #0
 800c920:	dc6f      	bgt.n	800ca02 <_strtod_l+0x82a>
 800c922:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c924:	2b00      	cmp	r3, #0
 800c926:	d175      	bne.n	800ca14 <_strtod_l+0x83c>
 800c928:	2c00      	cmp	r4, #0
 800c92a:	dd08      	ble.n	800c93e <_strtod_l+0x766>
 800c92c:	4622      	mov	r2, r4
 800c92e:	9906      	ldr	r1, [sp, #24]
 800c930:	4640      	mov	r0, r8
 800c932:	f001 f8e5 	bl	800db00 <__lshift>
 800c936:	9006      	str	r0, [sp, #24]
 800c938:	2800      	cmp	r0, #0
 800c93a:	f43f aea0 	beq.w	800c67e <_strtod_l+0x4a6>
 800c93e:	2e00      	cmp	r6, #0
 800c940:	dd08      	ble.n	800c954 <_strtod_l+0x77c>
 800c942:	4632      	mov	r2, r6
 800c944:	9904      	ldr	r1, [sp, #16]
 800c946:	4640      	mov	r0, r8
 800c948:	f001 f8da 	bl	800db00 <__lshift>
 800c94c:	9004      	str	r0, [sp, #16]
 800c94e:	2800      	cmp	r0, #0
 800c950:	f43f ae95 	beq.w	800c67e <_strtod_l+0x4a6>
 800c954:	9a06      	ldr	r2, [sp, #24]
 800c956:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c958:	4640      	mov	r0, r8
 800c95a:	f001 f93c 	bl	800dbd6 <__mdiff>
 800c95e:	4681      	mov	r9, r0
 800c960:	2800      	cmp	r0, #0
 800c962:	f43f ae8c 	beq.w	800c67e <_strtod_l+0x4a6>
 800c966:	2400      	movs	r4, #0
 800c968:	68c3      	ldr	r3, [r0, #12]
 800c96a:	9904      	ldr	r1, [sp, #16]
 800c96c:	60c4      	str	r4, [r0, #12]
 800c96e:	9308      	str	r3, [sp, #32]
 800c970:	f001 f917 	bl	800dba2 <__mcmp>
 800c974:	42a0      	cmp	r0, r4
 800c976:	da5b      	bge.n	800ca30 <_strtod_l+0x858>
 800c978:	9b08      	ldr	r3, [sp, #32]
 800c97a:	b9f3      	cbnz	r3, 800c9ba <_strtod_l+0x7e2>
 800c97c:	f1ba 0f00 	cmp.w	sl, #0
 800c980:	d11b      	bne.n	800c9ba <_strtod_l+0x7e2>
 800c982:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c986:	b9c3      	cbnz	r3, 800c9ba <_strtod_l+0x7e2>
 800c988:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c98c:	0d1b      	lsrs	r3, r3, #20
 800c98e:	051b      	lsls	r3, r3, #20
 800c990:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c994:	d911      	bls.n	800c9ba <_strtod_l+0x7e2>
 800c996:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800c99a:	b91b      	cbnz	r3, 800c9a4 <_strtod_l+0x7cc>
 800c99c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c9a0:	2b01      	cmp	r3, #1
 800c9a2:	dd0a      	ble.n	800c9ba <_strtod_l+0x7e2>
 800c9a4:	4649      	mov	r1, r9
 800c9a6:	2201      	movs	r2, #1
 800c9a8:	4640      	mov	r0, r8
 800c9aa:	f001 f8a9 	bl	800db00 <__lshift>
 800c9ae:	9904      	ldr	r1, [sp, #16]
 800c9b0:	4681      	mov	r9, r0
 800c9b2:	f001 f8f6 	bl	800dba2 <__mcmp>
 800c9b6:	2800      	cmp	r0, #0
 800c9b8:	dc6b      	bgt.n	800ca92 <_strtod_l+0x8ba>
 800c9ba:	9b05      	ldr	r3, [sp, #20]
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d175      	bne.n	800caac <_strtod_l+0x8d4>
 800c9c0:	e668      	b.n	800c694 <_strtod_l+0x4bc>
 800c9c2:	07e2      	lsls	r2, r4, #31
 800c9c4:	d504      	bpl.n	800c9d0 <_strtod_l+0x7f8>
 800c9c6:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c9ca:	f7f3 fd8b 	bl	80004e4 <__aeabi_dmul>
 800c9ce:	2301      	movs	r3, #1
 800c9d0:	1064      	asrs	r4, r4, #1
 800c9d2:	3608      	adds	r6, #8
 800c9d4:	e6e9      	b.n	800c7aa <_strtod_l+0x5d2>
 800c9d6:	f04f 32ff 	mov.w	r2, #4294967295
 800c9da:	fa02 f303 	lsl.w	r3, r2, r3
 800c9de:	ea03 0a0a 	and.w	sl, r3, sl
 800c9e2:	e702      	b.n	800c7ea <_strtod_l+0x612>
 800c9e4:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800c9e8:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800c9ec:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800c9f0:	35e2      	adds	r5, #226	; 0xe2
 800c9f2:	fa07 f505 	lsl.w	r5, r7, r5
 800c9f6:	9714      	str	r7, [sp, #80]	; 0x50
 800c9f8:	e767      	b.n	800c8ca <_strtod_l+0x6f2>
 800c9fa:	2301      	movs	r3, #1
 800c9fc:	2500      	movs	r5, #0
 800c9fe:	9314      	str	r3, [sp, #80]	; 0x50
 800ca00:	e763      	b.n	800c8ca <_strtod_l+0x6f2>
 800ca02:	463a      	mov	r2, r7
 800ca04:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ca06:	4640      	mov	r0, r8
 800ca08:	f001 f87a 	bl	800db00 <__lshift>
 800ca0c:	901a      	str	r0, [sp, #104]	; 0x68
 800ca0e:	2800      	cmp	r0, #0
 800ca10:	d187      	bne.n	800c922 <_strtod_l+0x74a>
 800ca12:	e634      	b.n	800c67e <_strtod_l+0x4a6>
 800ca14:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ca16:	9906      	ldr	r1, [sp, #24]
 800ca18:	4640      	mov	r0, r8
 800ca1a:	f001 f823 	bl	800da64 <__pow5mult>
 800ca1e:	9006      	str	r0, [sp, #24]
 800ca20:	2800      	cmp	r0, #0
 800ca22:	d181      	bne.n	800c928 <_strtod_l+0x750>
 800ca24:	e62b      	b.n	800c67e <_strtod_l+0x4a6>
 800ca26:	bf00      	nop
 800ca28:	0800f2f0 	.word	0x0800f2f0
 800ca2c:	fffffc02 	.word	0xfffffc02
 800ca30:	f040 8086 	bne.w	800cb40 <_strtod_l+0x968>
 800ca34:	9a08      	ldr	r2, [sp, #32]
 800ca36:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ca3a:	b332      	cbz	r2, 800ca8a <_strtod_l+0x8b2>
 800ca3c:	4aac      	ldr	r2, [pc, #688]	; (800ccf0 <_strtod_l+0xb18>)
 800ca3e:	4659      	mov	r1, fp
 800ca40:	4293      	cmp	r3, r2
 800ca42:	d152      	bne.n	800caea <_strtod_l+0x912>
 800ca44:	9b05      	ldr	r3, [sp, #20]
 800ca46:	4650      	mov	r0, sl
 800ca48:	b1d3      	cbz	r3, 800ca80 <_strtod_l+0x8a8>
 800ca4a:	4aaa      	ldr	r2, [pc, #680]	; (800ccf4 <_strtod_l+0xb1c>)
 800ca4c:	f04f 34ff 	mov.w	r4, #4294967295
 800ca50:	400a      	ands	r2, r1
 800ca52:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800ca56:	d816      	bhi.n	800ca86 <_strtod_l+0x8ae>
 800ca58:	0d12      	lsrs	r2, r2, #20
 800ca5a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800ca5e:	fa04 f303 	lsl.w	r3, r4, r3
 800ca62:	4283      	cmp	r3, r0
 800ca64:	d141      	bne.n	800caea <_strtod_l+0x912>
 800ca66:	4aa4      	ldr	r2, [pc, #656]	; (800ccf8 <_strtod_l+0xb20>)
 800ca68:	4291      	cmp	r1, r2
 800ca6a:	d102      	bne.n	800ca72 <_strtod_l+0x89a>
 800ca6c:	3301      	adds	r3, #1
 800ca6e:	f43f ae06 	beq.w	800c67e <_strtod_l+0x4a6>
 800ca72:	4ba0      	ldr	r3, [pc, #640]	; (800ccf4 <_strtod_l+0xb1c>)
 800ca74:	f04f 0a00 	mov.w	sl, #0
 800ca78:	400b      	ands	r3, r1
 800ca7a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800ca7e:	e79c      	b.n	800c9ba <_strtod_l+0x7e2>
 800ca80:	f04f 33ff 	mov.w	r3, #4294967295
 800ca84:	e7ed      	b.n	800ca62 <_strtod_l+0x88a>
 800ca86:	4623      	mov	r3, r4
 800ca88:	e7eb      	b.n	800ca62 <_strtod_l+0x88a>
 800ca8a:	bb73      	cbnz	r3, 800caea <_strtod_l+0x912>
 800ca8c:	f1ba 0f00 	cmp.w	sl, #0
 800ca90:	d12b      	bne.n	800caea <_strtod_l+0x912>
 800ca92:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ca96:	9a05      	ldr	r2, [sp, #20]
 800ca98:	0d1b      	lsrs	r3, r3, #20
 800ca9a:	051b      	lsls	r3, r3, #20
 800ca9c:	b1e2      	cbz	r2, 800cad8 <_strtod_l+0x900>
 800ca9e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800caa2:	dc19      	bgt.n	800cad8 <_strtod_l+0x900>
 800caa4:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 800caa8:	f77f ae5d 	ble.w	800c766 <_strtod_l+0x58e>
 800caac:	4b93      	ldr	r3, [pc, #588]	; (800ccfc <_strtod_l+0xb24>)
 800caae:	4650      	mov	r0, sl
 800cab0:	930d      	str	r3, [sp, #52]	; 0x34
 800cab2:	2300      	movs	r3, #0
 800cab4:	930c      	str	r3, [sp, #48]	; 0x30
 800cab6:	4659      	mov	r1, fp
 800cab8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800cabc:	f7f3 fd12 	bl	80004e4 <__aeabi_dmul>
 800cac0:	4682      	mov	sl, r0
 800cac2:	468b      	mov	fp, r1
 800cac4:	2900      	cmp	r1, #0
 800cac6:	f47f ade5 	bne.w	800c694 <_strtod_l+0x4bc>
 800caca:	2800      	cmp	r0, #0
 800cacc:	f47f ade2 	bne.w	800c694 <_strtod_l+0x4bc>
 800cad0:	2322      	movs	r3, #34	; 0x22
 800cad2:	f8c8 3000 	str.w	r3, [r8]
 800cad6:	e5dd      	b.n	800c694 <_strtod_l+0x4bc>
 800cad8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800cadc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cae0:	f04f 3aff 	mov.w	sl, #4294967295
 800cae4:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cae8:	e767      	b.n	800c9ba <_strtod_l+0x7e2>
 800caea:	b19d      	cbz	r5, 800cb14 <_strtod_l+0x93c>
 800caec:	ea15 0f0b 	tst.w	r5, fp
 800caf0:	f43f af63 	beq.w	800c9ba <_strtod_l+0x7e2>
 800caf4:	9b08      	ldr	r3, [sp, #32]
 800caf6:	9a05      	ldr	r2, [sp, #20]
 800caf8:	4650      	mov	r0, sl
 800cafa:	4659      	mov	r1, fp
 800cafc:	b173      	cbz	r3, 800cb1c <_strtod_l+0x944>
 800cafe:	f7ff fb48 	bl	800c192 <sulp>
 800cb02:	4602      	mov	r2, r0
 800cb04:	460b      	mov	r3, r1
 800cb06:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800cb0a:	f7f3 fb39 	bl	8000180 <__adddf3>
 800cb0e:	4682      	mov	sl, r0
 800cb10:	468b      	mov	fp, r1
 800cb12:	e752      	b.n	800c9ba <_strtod_l+0x7e2>
 800cb14:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cb16:	ea13 0f0a 	tst.w	r3, sl
 800cb1a:	e7e9      	b.n	800caf0 <_strtod_l+0x918>
 800cb1c:	f7ff fb39 	bl	800c192 <sulp>
 800cb20:	4602      	mov	r2, r0
 800cb22:	460b      	mov	r3, r1
 800cb24:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800cb28:	f7f3 fb28 	bl	800017c <__aeabi_dsub>
 800cb2c:	2200      	movs	r2, #0
 800cb2e:	2300      	movs	r3, #0
 800cb30:	4682      	mov	sl, r0
 800cb32:	468b      	mov	fp, r1
 800cb34:	f7f3 ff3e 	bl	80009b4 <__aeabi_dcmpeq>
 800cb38:	2800      	cmp	r0, #0
 800cb3a:	f47f ae14 	bne.w	800c766 <_strtod_l+0x58e>
 800cb3e:	e73c      	b.n	800c9ba <_strtod_l+0x7e2>
 800cb40:	9904      	ldr	r1, [sp, #16]
 800cb42:	4648      	mov	r0, r9
 800cb44:	f001 f96b 	bl	800de1e <__ratio>
 800cb48:	2200      	movs	r2, #0
 800cb4a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cb4e:	4606      	mov	r6, r0
 800cb50:	460f      	mov	r7, r1
 800cb52:	f7f3 ff43 	bl	80009dc <__aeabi_dcmple>
 800cb56:	2800      	cmp	r0, #0
 800cb58:	d070      	beq.n	800cc3c <_strtod_l+0xa64>
 800cb5a:	9b08      	ldr	r3, [sp, #32]
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d043      	beq.n	800cbe8 <_strtod_l+0xa10>
 800cb60:	2600      	movs	r6, #0
 800cb62:	4f67      	ldr	r7, [pc, #412]	; (800cd00 <_strtod_l+0xb28>)
 800cb64:	4d66      	ldr	r5, [pc, #408]	; (800cd00 <_strtod_l+0xb28>)
 800cb66:	4b63      	ldr	r3, [pc, #396]	; (800ccf4 <_strtod_l+0xb1c>)
 800cb68:	ea0b 0303 	and.w	r3, fp, r3
 800cb6c:	9314      	str	r3, [sp, #80]	; 0x50
 800cb6e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cb70:	4b64      	ldr	r3, [pc, #400]	; (800cd04 <_strtod_l+0xb2c>)
 800cb72:	429a      	cmp	r2, r3
 800cb74:	f040 80ce 	bne.w	800cd14 <_strtod_l+0xb3c>
 800cb78:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800cb7c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800cb80:	4650      	mov	r0, sl
 800cb82:	4659      	mov	r1, fp
 800cb84:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800cb88:	f001 f884 	bl	800dc94 <__ulp>
 800cb8c:	4602      	mov	r2, r0
 800cb8e:	460b      	mov	r3, r1
 800cb90:	4630      	mov	r0, r6
 800cb92:	4639      	mov	r1, r7
 800cb94:	f7f3 fca6 	bl	80004e4 <__aeabi_dmul>
 800cb98:	4652      	mov	r2, sl
 800cb9a:	465b      	mov	r3, fp
 800cb9c:	f7f3 faf0 	bl	8000180 <__adddf3>
 800cba0:	4a54      	ldr	r2, [pc, #336]	; (800ccf4 <_strtod_l+0xb1c>)
 800cba2:	4b59      	ldr	r3, [pc, #356]	; (800cd08 <_strtod_l+0xb30>)
 800cba4:	400a      	ands	r2, r1
 800cba6:	429a      	cmp	r2, r3
 800cba8:	4682      	mov	sl, r0
 800cbaa:	d95d      	bls.n	800cc68 <_strtod_l+0xa90>
 800cbac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cbae:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 800cbb2:	429a      	cmp	r2, r3
 800cbb4:	d103      	bne.n	800cbbe <_strtod_l+0x9e6>
 800cbb6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cbb8:	3301      	adds	r3, #1
 800cbba:	f43f ad60 	beq.w	800c67e <_strtod_l+0x4a6>
 800cbbe:	f04f 3aff 	mov.w	sl, #4294967295
 800cbc2:	f8df b134 	ldr.w	fp, [pc, #308]	; 800ccf8 <_strtod_l+0xb20>
 800cbc6:	991a      	ldr	r1, [sp, #104]	; 0x68
 800cbc8:	4640      	mov	r0, r8
 800cbca:	f000 fdd8 	bl	800d77e <_Bfree>
 800cbce:	9906      	ldr	r1, [sp, #24]
 800cbd0:	4640      	mov	r0, r8
 800cbd2:	f000 fdd4 	bl	800d77e <_Bfree>
 800cbd6:	9904      	ldr	r1, [sp, #16]
 800cbd8:	4640      	mov	r0, r8
 800cbda:	f000 fdd0 	bl	800d77e <_Bfree>
 800cbde:	4649      	mov	r1, r9
 800cbe0:	4640      	mov	r0, r8
 800cbe2:	f000 fdcc 	bl	800d77e <_Bfree>
 800cbe6:	e622      	b.n	800c82e <_strtod_l+0x656>
 800cbe8:	f1ba 0f00 	cmp.w	sl, #0
 800cbec:	d118      	bne.n	800cc20 <_strtod_l+0xa48>
 800cbee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cbf2:	b9e3      	cbnz	r3, 800cc2e <_strtod_l+0xa56>
 800cbf4:	2200      	movs	r2, #0
 800cbf6:	4b42      	ldr	r3, [pc, #264]	; (800cd00 <_strtod_l+0xb28>)
 800cbf8:	4630      	mov	r0, r6
 800cbfa:	4639      	mov	r1, r7
 800cbfc:	f7f3 fee4 	bl	80009c8 <__aeabi_dcmplt>
 800cc00:	b9c8      	cbnz	r0, 800cc36 <_strtod_l+0xa5e>
 800cc02:	2200      	movs	r2, #0
 800cc04:	4b41      	ldr	r3, [pc, #260]	; (800cd0c <_strtod_l+0xb34>)
 800cc06:	4630      	mov	r0, r6
 800cc08:	4639      	mov	r1, r7
 800cc0a:	f7f3 fc6b 	bl	80004e4 <__aeabi_dmul>
 800cc0e:	4604      	mov	r4, r0
 800cc10:	460d      	mov	r5, r1
 800cc12:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800cc16:	9416      	str	r4, [sp, #88]	; 0x58
 800cc18:	9317      	str	r3, [sp, #92]	; 0x5c
 800cc1a:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800cc1e:	e7a2      	b.n	800cb66 <_strtod_l+0x98e>
 800cc20:	f1ba 0f01 	cmp.w	sl, #1
 800cc24:	d103      	bne.n	800cc2e <_strtod_l+0xa56>
 800cc26:	f1bb 0f00 	cmp.w	fp, #0
 800cc2a:	f43f ad9c 	beq.w	800c766 <_strtod_l+0x58e>
 800cc2e:	2600      	movs	r6, #0
 800cc30:	4f37      	ldr	r7, [pc, #220]	; (800cd10 <_strtod_l+0xb38>)
 800cc32:	2400      	movs	r4, #0
 800cc34:	e796      	b.n	800cb64 <_strtod_l+0x98c>
 800cc36:	9c08      	ldr	r4, [sp, #32]
 800cc38:	4d34      	ldr	r5, [pc, #208]	; (800cd0c <_strtod_l+0xb34>)
 800cc3a:	e7ea      	b.n	800cc12 <_strtod_l+0xa3a>
 800cc3c:	4b33      	ldr	r3, [pc, #204]	; (800cd0c <_strtod_l+0xb34>)
 800cc3e:	2200      	movs	r2, #0
 800cc40:	4630      	mov	r0, r6
 800cc42:	4639      	mov	r1, r7
 800cc44:	f7f3 fc4e 	bl	80004e4 <__aeabi_dmul>
 800cc48:	9b08      	ldr	r3, [sp, #32]
 800cc4a:	4604      	mov	r4, r0
 800cc4c:	460d      	mov	r5, r1
 800cc4e:	b933      	cbnz	r3, 800cc5e <_strtod_l+0xa86>
 800cc50:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cc54:	9010      	str	r0, [sp, #64]	; 0x40
 800cc56:	9311      	str	r3, [sp, #68]	; 0x44
 800cc58:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800cc5c:	e783      	b.n	800cb66 <_strtod_l+0x98e>
 800cc5e:	4602      	mov	r2, r0
 800cc60:	460b      	mov	r3, r1
 800cc62:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800cc66:	e7f7      	b.n	800cc58 <_strtod_l+0xa80>
 800cc68:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 800cc6c:	9b05      	ldr	r3, [sp, #20]
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d1a9      	bne.n	800cbc6 <_strtod_l+0x9ee>
 800cc72:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800cc76:	0d1b      	lsrs	r3, r3, #20
 800cc78:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cc7a:	051b      	lsls	r3, r3, #20
 800cc7c:	429a      	cmp	r2, r3
 800cc7e:	465e      	mov	r6, fp
 800cc80:	d1a1      	bne.n	800cbc6 <_strtod_l+0x9ee>
 800cc82:	4629      	mov	r1, r5
 800cc84:	4620      	mov	r0, r4
 800cc86:	f7f3 fec7 	bl	8000a18 <__aeabi_d2iz>
 800cc8a:	f7f3 fbc5 	bl	8000418 <__aeabi_i2d>
 800cc8e:	460b      	mov	r3, r1
 800cc90:	4602      	mov	r2, r0
 800cc92:	4629      	mov	r1, r5
 800cc94:	4620      	mov	r0, r4
 800cc96:	f7f3 fa71 	bl	800017c <__aeabi_dsub>
 800cc9a:	9b08      	ldr	r3, [sp, #32]
 800cc9c:	4604      	mov	r4, r0
 800cc9e:	460d      	mov	r5, r1
 800cca0:	b933      	cbnz	r3, 800ccb0 <_strtod_l+0xad8>
 800cca2:	f1ba 0f00 	cmp.w	sl, #0
 800cca6:	d103      	bne.n	800ccb0 <_strtod_l+0xad8>
 800cca8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800ccac:	2e00      	cmp	r6, #0
 800ccae:	d06c      	beq.n	800cd8a <_strtod_l+0xbb2>
 800ccb0:	a30b      	add	r3, pc, #44	; (adr r3, 800cce0 <_strtod_l+0xb08>)
 800ccb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccb6:	4620      	mov	r0, r4
 800ccb8:	4629      	mov	r1, r5
 800ccba:	f7f3 fe85 	bl	80009c8 <__aeabi_dcmplt>
 800ccbe:	2800      	cmp	r0, #0
 800ccc0:	f47f ace8 	bne.w	800c694 <_strtod_l+0x4bc>
 800ccc4:	a308      	add	r3, pc, #32	; (adr r3, 800cce8 <_strtod_l+0xb10>)
 800ccc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccca:	4620      	mov	r0, r4
 800cccc:	4629      	mov	r1, r5
 800ccce:	f7f3 fe99 	bl	8000a04 <__aeabi_dcmpgt>
 800ccd2:	2800      	cmp	r0, #0
 800ccd4:	f43f af77 	beq.w	800cbc6 <_strtod_l+0x9ee>
 800ccd8:	e4dc      	b.n	800c694 <_strtod_l+0x4bc>
 800ccda:	bf00      	nop
 800ccdc:	f3af 8000 	nop.w
 800cce0:	94a03595 	.word	0x94a03595
 800cce4:	3fdfffff 	.word	0x3fdfffff
 800cce8:	35afe535 	.word	0x35afe535
 800ccec:	3fe00000 	.word	0x3fe00000
 800ccf0:	000fffff 	.word	0x000fffff
 800ccf4:	7ff00000 	.word	0x7ff00000
 800ccf8:	7fefffff 	.word	0x7fefffff
 800ccfc:	39500000 	.word	0x39500000
 800cd00:	3ff00000 	.word	0x3ff00000
 800cd04:	7fe00000 	.word	0x7fe00000
 800cd08:	7c9fffff 	.word	0x7c9fffff
 800cd0c:	3fe00000 	.word	0x3fe00000
 800cd10:	bff00000 	.word	0xbff00000
 800cd14:	9b05      	ldr	r3, [sp, #20]
 800cd16:	b313      	cbz	r3, 800cd5e <_strtod_l+0xb86>
 800cd18:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cd1a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800cd1e:	d81e      	bhi.n	800cd5e <_strtod_l+0xb86>
 800cd20:	a325      	add	r3, pc, #148	; (adr r3, 800cdb8 <_strtod_l+0xbe0>)
 800cd22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd26:	4620      	mov	r0, r4
 800cd28:	4629      	mov	r1, r5
 800cd2a:	f7f3 fe57 	bl	80009dc <__aeabi_dcmple>
 800cd2e:	b190      	cbz	r0, 800cd56 <_strtod_l+0xb7e>
 800cd30:	4629      	mov	r1, r5
 800cd32:	4620      	mov	r0, r4
 800cd34:	f7f3 fe98 	bl	8000a68 <__aeabi_d2uiz>
 800cd38:	2800      	cmp	r0, #0
 800cd3a:	bf08      	it	eq
 800cd3c:	2001      	moveq	r0, #1
 800cd3e:	f7f3 fb5b 	bl	80003f8 <__aeabi_ui2d>
 800cd42:	9b08      	ldr	r3, [sp, #32]
 800cd44:	4604      	mov	r4, r0
 800cd46:	460d      	mov	r5, r1
 800cd48:	b9d3      	cbnz	r3, 800cd80 <_strtod_l+0xba8>
 800cd4a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cd4e:	9012      	str	r0, [sp, #72]	; 0x48
 800cd50:	9313      	str	r3, [sp, #76]	; 0x4c
 800cd52:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800cd56:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cd58:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800cd5c:	1a9f      	subs	r7, r3, r2
 800cd5e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800cd62:	f000 ff97 	bl	800dc94 <__ulp>
 800cd66:	4602      	mov	r2, r0
 800cd68:	460b      	mov	r3, r1
 800cd6a:	4630      	mov	r0, r6
 800cd6c:	4639      	mov	r1, r7
 800cd6e:	f7f3 fbb9 	bl	80004e4 <__aeabi_dmul>
 800cd72:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800cd76:	f7f3 fa03 	bl	8000180 <__adddf3>
 800cd7a:	4682      	mov	sl, r0
 800cd7c:	468b      	mov	fp, r1
 800cd7e:	e775      	b.n	800cc6c <_strtod_l+0xa94>
 800cd80:	4602      	mov	r2, r0
 800cd82:	460b      	mov	r3, r1
 800cd84:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800cd88:	e7e3      	b.n	800cd52 <_strtod_l+0xb7a>
 800cd8a:	a30d      	add	r3, pc, #52	; (adr r3, 800cdc0 <_strtod_l+0xbe8>)
 800cd8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd90:	f7f3 fe1a 	bl	80009c8 <__aeabi_dcmplt>
 800cd94:	e79d      	b.n	800ccd2 <_strtod_l+0xafa>
 800cd96:	2300      	movs	r3, #0
 800cd98:	9309      	str	r3, [sp, #36]	; 0x24
 800cd9a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cd9c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800cd9e:	6013      	str	r3, [r2, #0]
 800cda0:	f7ff ba5e 	b.w	800c260 <_strtod_l+0x88>
 800cda4:	2b65      	cmp	r3, #101	; 0x65
 800cda6:	f04f 0200 	mov.w	r2, #0
 800cdaa:	f43f abae 	beq.w	800c50a <_strtod_l+0x332>
 800cdae:	4615      	mov	r5, r2
 800cdb0:	2101      	movs	r1, #1
 800cdb2:	f7ff bacd 	b.w	800c350 <_strtod_l+0x178>
 800cdb6:	bf00      	nop
 800cdb8:	ffc00000 	.word	0xffc00000
 800cdbc:	41dfffff 	.word	0x41dfffff
 800cdc0:	94a03595 	.word	0x94a03595
 800cdc4:	3fcfffff 	.word	0x3fcfffff

0800cdc8 <strtod>:
 800cdc8:	4b06      	ldr	r3, [pc, #24]	; (800cde4 <strtod+0x1c>)
 800cdca:	b410      	push	{r4}
 800cdcc:	681c      	ldr	r4, [r3, #0]
 800cdce:	4a06      	ldr	r2, [pc, #24]	; (800cde8 <strtod+0x20>)
 800cdd0:	6a23      	ldr	r3, [r4, #32]
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	bf08      	it	eq
 800cdd6:	4613      	moveq	r3, r2
 800cdd8:	460a      	mov	r2, r1
 800cdda:	4601      	mov	r1, r0
 800cddc:	4620      	mov	r0, r4
 800cdde:	bc10      	pop	{r4}
 800cde0:	f7ff b9fa 	b.w	800c1d8 <_strtod_l>
 800cde4:	20000180 	.word	0x20000180
 800cde8:	200001e4 	.word	0x200001e4

0800cdec <_strtol_l.isra.0>:
 800cdec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdf0:	4680      	mov	r8, r0
 800cdf2:	4689      	mov	r9, r1
 800cdf4:	4692      	mov	sl, r2
 800cdf6:	461f      	mov	r7, r3
 800cdf8:	468b      	mov	fp, r1
 800cdfa:	465d      	mov	r5, fp
 800cdfc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cdfe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ce02:	f000 fc71 	bl	800d6e8 <__locale_ctype_ptr_l>
 800ce06:	4420      	add	r0, r4
 800ce08:	7846      	ldrb	r6, [r0, #1]
 800ce0a:	f016 0608 	ands.w	r6, r6, #8
 800ce0e:	d10b      	bne.n	800ce28 <_strtol_l.isra.0+0x3c>
 800ce10:	2c2d      	cmp	r4, #45	; 0x2d
 800ce12:	d10b      	bne.n	800ce2c <_strtol_l.isra.0+0x40>
 800ce14:	2601      	movs	r6, #1
 800ce16:	782c      	ldrb	r4, [r5, #0]
 800ce18:	f10b 0502 	add.w	r5, fp, #2
 800ce1c:	b167      	cbz	r7, 800ce38 <_strtol_l.isra.0+0x4c>
 800ce1e:	2f10      	cmp	r7, #16
 800ce20:	d114      	bne.n	800ce4c <_strtol_l.isra.0+0x60>
 800ce22:	2c30      	cmp	r4, #48	; 0x30
 800ce24:	d00a      	beq.n	800ce3c <_strtol_l.isra.0+0x50>
 800ce26:	e011      	b.n	800ce4c <_strtol_l.isra.0+0x60>
 800ce28:	46ab      	mov	fp, r5
 800ce2a:	e7e6      	b.n	800cdfa <_strtol_l.isra.0+0xe>
 800ce2c:	2c2b      	cmp	r4, #43	; 0x2b
 800ce2e:	bf04      	itt	eq
 800ce30:	782c      	ldrbeq	r4, [r5, #0]
 800ce32:	f10b 0502 	addeq.w	r5, fp, #2
 800ce36:	e7f1      	b.n	800ce1c <_strtol_l.isra.0+0x30>
 800ce38:	2c30      	cmp	r4, #48	; 0x30
 800ce3a:	d127      	bne.n	800ce8c <_strtol_l.isra.0+0xa0>
 800ce3c:	782b      	ldrb	r3, [r5, #0]
 800ce3e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ce42:	2b58      	cmp	r3, #88	; 0x58
 800ce44:	d14b      	bne.n	800cede <_strtol_l.isra.0+0xf2>
 800ce46:	2710      	movs	r7, #16
 800ce48:	786c      	ldrb	r4, [r5, #1]
 800ce4a:	3502      	adds	r5, #2
 800ce4c:	2e00      	cmp	r6, #0
 800ce4e:	bf0c      	ite	eq
 800ce50:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800ce54:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800ce58:	2200      	movs	r2, #0
 800ce5a:	fbb1 fef7 	udiv	lr, r1, r7
 800ce5e:	4610      	mov	r0, r2
 800ce60:	fb07 1c1e 	mls	ip, r7, lr, r1
 800ce64:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800ce68:	2b09      	cmp	r3, #9
 800ce6a:	d811      	bhi.n	800ce90 <_strtol_l.isra.0+0xa4>
 800ce6c:	461c      	mov	r4, r3
 800ce6e:	42a7      	cmp	r7, r4
 800ce70:	dd1d      	ble.n	800ceae <_strtol_l.isra.0+0xc2>
 800ce72:	1c53      	adds	r3, r2, #1
 800ce74:	d007      	beq.n	800ce86 <_strtol_l.isra.0+0x9a>
 800ce76:	4586      	cmp	lr, r0
 800ce78:	d316      	bcc.n	800cea8 <_strtol_l.isra.0+0xbc>
 800ce7a:	d101      	bne.n	800ce80 <_strtol_l.isra.0+0x94>
 800ce7c:	45a4      	cmp	ip, r4
 800ce7e:	db13      	blt.n	800cea8 <_strtol_l.isra.0+0xbc>
 800ce80:	2201      	movs	r2, #1
 800ce82:	fb00 4007 	mla	r0, r0, r7, r4
 800ce86:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ce8a:	e7eb      	b.n	800ce64 <_strtol_l.isra.0+0x78>
 800ce8c:	270a      	movs	r7, #10
 800ce8e:	e7dd      	b.n	800ce4c <_strtol_l.isra.0+0x60>
 800ce90:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800ce94:	2b19      	cmp	r3, #25
 800ce96:	d801      	bhi.n	800ce9c <_strtol_l.isra.0+0xb0>
 800ce98:	3c37      	subs	r4, #55	; 0x37
 800ce9a:	e7e8      	b.n	800ce6e <_strtol_l.isra.0+0x82>
 800ce9c:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800cea0:	2b19      	cmp	r3, #25
 800cea2:	d804      	bhi.n	800ceae <_strtol_l.isra.0+0xc2>
 800cea4:	3c57      	subs	r4, #87	; 0x57
 800cea6:	e7e2      	b.n	800ce6e <_strtol_l.isra.0+0x82>
 800cea8:	f04f 32ff 	mov.w	r2, #4294967295
 800ceac:	e7eb      	b.n	800ce86 <_strtol_l.isra.0+0x9a>
 800ceae:	1c53      	adds	r3, r2, #1
 800ceb0:	d108      	bne.n	800cec4 <_strtol_l.isra.0+0xd8>
 800ceb2:	2322      	movs	r3, #34	; 0x22
 800ceb4:	4608      	mov	r0, r1
 800ceb6:	f8c8 3000 	str.w	r3, [r8]
 800ceba:	f1ba 0f00 	cmp.w	sl, #0
 800cebe:	d107      	bne.n	800ced0 <_strtol_l.isra.0+0xe4>
 800cec0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cec4:	b106      	cbz	r6, 800cec8 <_strtol_l.isra.0+0xdc>
 800cec6:	4240      	negs	r0, r0
 800cec8:	f1ba 0f00 	cmp.w	sl, #0
 800cecc:	d00c      	beq.n	800cee8 <_strtol_l.isra.0+0xfc>
 800cece:	b122      	cbz	r2, 800ceda <_strtol_l.isra.0+0xee>
 800ced0:	3d01      	subs	r5, #1
 800ced2:	f8ca 5000 	str.w	r5, [sl]
 800ced6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ceda:	464d      	mov	r5, r9
 800cedc:	e7f9      	b.n	800ced2 <_strtol_l.isra.0+0xe6>
 800cede:	2430      	movs	r4, #48	; 0x30
 800cee0:	2f00      	cmp	r7, #0
 800cee2:	d1b3      	bne.n	800ce4c <_strtol_l.isra.0+0x60>
 800cee4:	2708      	movs	r7, #8
 800cee6:	e7b1      	b.n	800ce4c <_strtol_l.isra.0+0x60>
 800cee8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ceec <strtol>:
 800ceec:	4b08      	ldr	r3, [pc, #32]	; (800cf10 <strtol+0x24>)
 800ceee:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cef0:	681c      	ldr	r4, [r3, #0]
 800cef2:	4d08      	ldr	r5, [pc, #32]	; (800cf14 <strtol+0x28>)
 800cef4:	6a23      	ldr	r3, [r4, #32]
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	bf08      	it	eq
 800cefa:	462b      	moveq	r3, r5
 800cefc:	9300      	str	r3, [sp, #0]
 800cefe:	4613      	mov	r3, r2
 800cf00:	460a      	mov	r2, r1
 800cf02:	4601      	mov	r1, r0
 800cf04:	4620      	mov	r0, r4
 800cf06:	f7ff ff71 	bl	800cdec <_strtol_l.isra.0>
 800cf0a:	b003      	add	sp, #12
 800cf0c:	bd30      	pop	{r4, r5, pc}
 800cf0e:	bf00      	nop
 800cf10:	20000180 	.word	0x20000180
 800cf14:	200001e4 	.word	0x200001e4

0800cf18 <_cleanup_r>:
 800cf18:	4901      	ldr	r1, [pc, #4]	; (800cf20 <_cleanup_r+0x8>)
 800cf1a:	f000 b8a9 	b.w	800d070 <_fwalk_reent>
 800cf1e:	bf00      	nop
 800cf20:	0800ebc5 	.word	0x0800ebc5

0800cf24 <std.isra.0>:
 800cf24:	2300      	movs	r3, #0
 800cf26:	b510      	push	{r4, lr}
 800cf28:	4604      	mov	r4, r0
 800cf2a:	6003      	str	r3, [r0, #0]
 800cf2c:	6043      	str	r3, [r0, #4]
 800cf2e:	6083      	str	r3, [r0, #8]
 800cf30:	8181      	strh	r1, [r0, #12]
 800cf32:	6643      	str	r3, [r0, #100]	; 0x64
 800cf34:	81c2      	strh	r2, [r0, #14]
 800cf36:	6103      	str	r3, [r0, #16]
 800cf38:	6143      	str	r3, [r0, #20]
 800cf3a:	6183      	str	r3, [r0, #24]
 800cf3c:	4619      	mov	r1, r3
 800cf3e:	2208      	movs	r2, #8
 800cf40:	305c      	adds	r0, #92	; 0x5c
 800cf42:	f7ff f8ca 	bl	800c0da <memset>
 800cf46:	4b05      	ldr	r3, [pc, #20]	; (800cf5c <std.isra.0+0x38>)
 800cf48:	6224      	str	r4, [r4, #32]
 800cf4a:	6263      	str	r3, [r4, #36]	; 0x24
 800cf4c:	4b04      	ldr	r3, [pc, #16]	; (800cf60 <std.isra.0+0x3c>)
 800cf4e:	62a3      	str	r3, [r4, #40]	; 0x28
 800cf50:	4b04      	ldr	r3, [pc, #16]	; (800cf64 <std.isra.0+0x40>)
 800cf52:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cf54:	4b04      	ldr	r3, [pc, #16]	; (800cf68 <std.isra.0+0x44>)
 800cf56:	6323      	str	r3, [r4, #48]	; 0x30
 800cf58:	bd10      	pop	{r4, pc}
 800cf5a:	bf00      	nop
 800cf5c:	0800e829 	.word	0x0800e829
 800cf60:	0800e84b 	.word	0x0800e84b
 800cf64:	0800e883 	.word	0x0800e883
 800cf68:	0800e8a7 	.word	0x0800e8a7

0800cf6c <__sfmoreglue>:
 800cf6c:	b570      	push	{r4, r5, r6, lr}
 800cf6e:	2568      	movs	r5, #104	; 0x68
 800cf70:	1e4a      	subs	r2, r1, #1
 800cf72:	4355      	muls	r5, r2
 800cf74:	460e      	mov	r6, r1
 800cf76:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cf7a:	f000 ffc1 	bl	800df00 <_malloc_r>
 800cf7e:	4604      	mov	r4, r0
 800cf80:	b140      	cbz	r0, 800cf94 <__sfmoreglue+0x28>
 800cf82:	2100      	movs	r1, #0
 800cf84:	e880 0042 	stmia.w	r0, {r1, r6}
 800cf88:	300c      	adds	r0, #12
 800cf8a:	60a0      	str	r0, [r4, #8]
 800cf8c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cf90:	f7ff f8a3 	bl	800c0da <memset>
 800cf94:	4620      	mov	r0, r4
 800cf96:	bd70      	pop	{r4, r5, r6, pc}

0800cf98 <__sinit>:
 800cf98:	6983      	ldr	r3, [r0, #24]
 800cf9a:	b510      	push	{r4, lr}
 800cf9c:	4604      	mov	r4, r0
 800cf9e:	bb33      	cbnz	r3, 800cfee <__sinit+0x56>
 800cfa0:	6483      	str	r3, [r0, #72]	; 0x48
 800cfa2:	64c3      	str	r3, [r0, #76]	; 0x4c
 800cfa4:	6503      	str	r3, [r0, #80]	; 0x50
 800cfa6:	4b12      	ldr	r3, [pc, #72]	; (800cff0 <__sinit+0x58>)
 800cfa8:	4a12      	ldr	r2, [pc, #72]	; (800cff4 <__sinit+0x5c>)
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	6282      	str	r2, [r0, #40]	; 0x28
 800cfae:	4298      	cmp	r0, r3
 800cfb0:	bf04      	itt	eq
 800cfb2:	2301      	moveq	r3, #1
 800cfb4:	6183      	streq	r3, [r0, #24]
 800cfb6:	f000 f81f 	bl	800cff8 <__sfp>
 800cfba:	6060      	str	r0, [r4, #4]
 800cfbc:	4620      	mov	r0, r4
 800cfbe:	f000 f81b 	bl	800cff8 <__sfp>
 800cfc2:	60a0      	str	r0, [r4, #8]
 800cfc4:	4620      	mov	r0, r4
 800cfc6:	f000 f817 	bl	800cff8 <__sfp>
 800cfca:	2200      	movs	r2, #0
 800cfcc:	60e0      	str	r0, [r4, #12]
 800cfce:	2104      	movs	r1, #4
 800cfd0:	6860      	ldr	r0, [r4, #4]
 800cfd2:	f7ff ffa7 	bl	800cf24 <std.isra.0>
 800cfd6:	2201      	movs	r2, #1
 800cfd8:	2109      	movs	r1, #9
 800cfda:	68a0      	ldr	r0, [r4, #8]
 800cfdc:	f7ff ffa2 	bl	800cf24 <std.isra.0>
 800cfe0:	2202      	movs	r2, #2
 800cfe2:	2112      	movs	r1, #18
 800cfe4:	68e0      	ldr	r0, [r4, #12]
 800cfe6:	f7ff ff9d 	bl	800cf24 <std.isra.0>
 800cfea:	2301      	movs	r3, #1
 800cfec:	61a3      	str	r3, [r4, #24]
 800cfee:	bd10      	pop	{r4, pc}
 800cff0:	0800f2b8 	.word	0x0800f2b8
 800cff4:	0800cf19 	.word	0x0800cf19

0800cff8 <__sfp>:
 800cff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cffa:	4b1c      	ldr	r3, [pc, #112]	; (800d06c <__sfp+0x74>)
 800cffc:	4607      	mov	r7, r0
 800cffe:	681e      	ldr	r6, [r3, #0]
 800d000:	69b3      	ldr	r3, [r6, #24]
 800d002:	b913      	cbnz	r3, 800d00a <__sfp+0x12>
 800d004:	4630      	mov	r0, r6
 800d006:	f7ff ffc7 	bl	800cf98 <__sinit>
 800d00a:	3648      	adds	r6, #72	; 0x48
 800d00c:	68b4      	ldr	r4, [r6, #8]
 800d00e:	6873      	ldr	r3, [r6, #4]
 800d010:	3b01      	subs	r3, #1
 800d012:	d503      	bpl.n	800d01c <__sfp+0x24>
 800d014:	6833      	ldr	r3, [r6, #0]
 800d016:	b133      	cbz	r3, 800d026 <__sfp+0x2e>
 800d018:	6836      	ldr	r6, [r6, #0]
 800d01a:	e7f7      	b.n	800d00c <__sfp+0x14>
 800d01c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d020:	b16d      	cbz	r5, 800d03e <__sfp+0x46>
 800d022:	3468      	adds	r4, #104	; 0x68
 800d024:	e7f4      	b.n	800d010 <__sfp+0x18>
 800d026:	2104      	movs	r1, #4
 800d028:	4638      	mov	r0, r7
 800d02a:	f7ff ff9f 	bl	800cf6c <__sfmoreglue>
 800d02e:	6030      	str	r0, [r6, #0]
 800d030:	2800      	cmp	r0, #0
 800d032:	d1f1      	bne.n	800d018 <__sfp+0x20>
 800d034:	230c      	movs	r3, #12
 800d036:	4604      	mov	r4, r0
 800d038:	603b      	str	r3, [r7, #0]
 800d03a:	4620      	mov	r0, r4
 800d03c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d03e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d042:	81e3      	strh	r3, [r4, #14]
 800d044:	2301      	movs	r3, #1
 800d046:	6665      	str	r5, [r4, #100]	; 0x64
 800d048:	81a3      	strh	r3, [r4, #12]
 800d04a:	6025      	str	r5, [r4, #0]
 800d04c:	60a5      	str	r5, [r4, #8]
 800d04e:	6065      	str	r5, [r4, #4]
 800d050:	6125      	str	r5, [r4, #16]
 800d052:	6165      	str	r5, [r4, #20]
 800d054:	61a5      	str	r5, [r4, #24]
 800d056:	2208      	movs	r2, #8
 800d058:	4629      	mov	r1, r5
 800d05a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d05e:	f7ff f83c 	bl	800c0da <memset>
 800d062:	6365      	str	r5, [r4, #52]	; 0x34
 800d064:	63a5      	str	r5, [r4, #56]	; 0x38
 800d066:	64a5      	str	r5, [r4, #72]	; 0x48
 800d068:	64e5      	str	r5, [r4, #76]	; 0x4c
 800d06a:	e7e6      	b.n	800d03a <__sfp+0x42>
 800d06c:	0800f2b8 	.word	0x0800f2b8

0800d070 <_fwalk_reent>:
 800d070:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d074:	4680      	mov	r8, r0
 800d076:	4689      	mov	r9, r1
 800d078:	2600      	movs	r6, #0
 800d07a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d07e:	b914      	cbnz	r4, 800d086 <_fwalk_reent+0x16>
 800d080:	4630      	mov	r0, r6
 800d082:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d086:	68a5      	ldr	r5, [r4, #8]
 800d088:	6867      	ldr	r7, [r4, #4]
 800d08a:	3f01      	subs	r7, #1
 800d08c:	d501      	bpl.n	800d092 <_fwalk_reent+0x22>
 800d08e:	6824      	ldr	r4, [r4, #0]
 800d090:	e7f5      	b.n	800d07e <_fwalk_reent+0xe>
 800d092:	89ab      	ldrh	r3, [r5, #12]
 800d094:	2b01      	cmp	r3, #1
 800d096:	d907      	bls.n	800d0a8 <_fwalk_reent+0x38>
 800d098:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d09c:	3301      	adds	r3, #1
 800d09e:	d003      	beq.n	800d0a8 <_fwalk_reent+0x38>
 800d0a0:	4629      	mov	r1, r5
 800d0a2:	4640      	mov	r0, r8
 800d0a4:	47c8      	blx	r9
 800d0a6:	4306      	orrs	r6, r0
 800d0a8:	3568      	adds	r5, #104	; 0x68
 800d0aa:	e7ee      	b.n	800d08a <_fwalk_reent+0x1a>

0800d0ac <rshift>:
 800d0ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d0ae:	6906      	ldr	r6, [r0, #16]
 800d0b0:	114b      	asrs	r3, r1, #5
 800d0b2:	42b3      	cmp	r3, r6
 800d0b4:	f100 0514 	add.w	r5, r0, #20
 800d0b8:	da2b      	bge.n	800d112 <rshift+0x66>
 800d0ba:	f011 011f 	ands.w	r1, r1, #31
 800d0be:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 800d0c2:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 800d0c6:	d108      	bne.n	800d0da <rshift+0x2e>
 800d0c8:	4629      	mov	r1, r5
 800d0ca:	42b2      	cmp	r2, r6
 800d0cc:	460b      	mov	r3, r1
 800d0ce:	d210      	bcs.n	800d0f2 <rshift+0x46>
 800d0d0:	f852 3b04 	ldr.w	r3, [r2], #4
 800d0d4:	f841 3b04 	str.w	r3, [r1], #4
 800d0d8:	e7f7      	b.n	800d0ca <rshift+0x1e>
 800d0da:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 800d0de:	462b      	mov	r3, r5
 800d0e0:	f1c1 0e20 	rsb	lr, r1, #32
 800d0e4:	3204      	adds	r2, #4
 800d0e6:	40cc      	lsrs	r4, r1
 800d0e8:	42b2      	cmp	r2, r6
 800d0ea:	d308      	bcc.n	800d0fe <rshift+0x52>
 800d0ec:	601c      	str	r4, [r3, #0]
 800d0ee:	b104      	cbz	r4, 800d0f2 <rshift+0x46>
 800d0f0:	3304      	adds	r3, #4
 800d0f2:	1b5b      	subs	r3, r3, r5
 800d0f4:	109b      	asrs	r3, r3, #2
 800d0f6:	6103      	str	r3, [r0, #16]
 800d0f8:	b903      	cbnz	r3, 800d0fc <rshift+0x50>
 800d0fa:	6143      	str	r3, [r0, #20]
 800d0fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d0fe:	6817      	ldr	r7, [r2, #0]
 800d100:	fa07 f70e 	lsl.w	r7, r7, lr
 800d104:	433c      	orrs	r4, r7
 800d106:	f843 4b04 	str.w	r4, [r3], #4
 800d10a:	f852 4b04 	ldr.w	r4, [r2], #4
 800d10e:	40cc      	lsrs	r4, r1
 800d110:	e7ea      	b.n	800d0e8 <rshift+0x3c>
 800d112:	462b      	mov	r3, r5
 800d114:	e7ed      	b.n	800d0f2 <rshift+0x46>

0800d116 <__hexdig_fun>:
 800d116:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800d11a:	2b09      	cmp	r3, #9
 800d11c:	d802      	bhi.n	800d124 <__hexdig_fun+0xe>
 800d11e:	3820      	subs	r0, #32
 800d120:	b2c0      	uxtb	r0, r0
 800d122:	4770      	bx	lr
 800d124:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800d128:	2b05      	cmp	r3, #5
 800d12a:	d801      	bhi.n	800d130 <__hexdig_fun+0x1a>
 800d12c:	3847      	subs	r0, #71	; 0x47
 800d12e:	e7f7      	b.n	800d120 <__hexdig_fun+0xa>
 800d130:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800d134:	2b05      	cmp	r3, #5
 800d136:	d801      	bhi.n	800d13c <__hexdig_fun+0x26>
 800d138:	3827      	subs	r0, #39	; 0x27
 800d13a:	e7f1      	b.n	800d120 <__hexdig_fun+0xa>
 800d13c:	2000      	movs	r0, #0
 800d13e:	4770      	bx	lr

0800d140 <__gethex>:
 800d140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d144:	b08b      	sub	sp, #44	; 0x2c
 800d146:	9002      	str	r0, [sp, #8]
 800d148:	9816      	ldr	r0, [sp, #88]	; 0x58
 800d14a:	468a      	mov	sl, r1
 800d14c:	4690      	mov	r8, r2
 800d14e:	9306      	str	r3, [sp, #24]
 800d150:	f000 facd 	bl	800d6ee <__localeconv_l>
 800d154:	6803      	ldr	r3, [r0, #0]
 800d156:	f04f 0b00 	mov.w	fp, #0
 800d15a:	4618      	mov	r0, r3
 800d15c:	9303      	str	r3, [sp, #12]
 800d15e:	f7f3 f801 	bl	8000164 <strlen>
 800d162:	9b03      	ldr	r3, [sp, #12]
 800d164:	9001      	str	r0, [sp, #4]
 800d166:	4403      	add	r3, r0
 800d168:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800d16c:	9307      	str	r3, [sp, #28]
 800d16e:	f8da 3000 	ldr.w	r3, [sl]
 800d172:	3302      	adds	r3, #2
 800d174:	461f      	mov	r7, r3
 800d176:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d17a:	2830      	cmp	r0, #48	; 0x30
 800d17c:	d06c      	beq.n	800d258 <__gethex+0x118>
 800d17e:	f7ff ffca 	bl	800d116 <__hexdig_fun>
 800d182:	4604      	mov	r4, r0
 800d184:	2800      	cmp	r0, #0
 800d186:	d16a      	bne.n	800d25e <__gethex+0x11e>
 800d188:	9a01      	ldr	r2, [sp, #4]
 800d18a:	9903      	ldr	r1, [sp, #12]
 800d18c:	4638      	mov	r0, r7
 800d18e:	f001 fb8e 	bl	800e8ae <strncmp>
 800d192:	2800      	cmp	r0, #0
 800d194:	d166      	bne.n	800d264 <__gethex+0x124>
 800d196:	9b01      	ldr	r3, [sp, #4]
 800d198:	5cf8      	ldrb	r0, [r7, r3]
 800d19a:	18fe      	adds	r6, r7, r3
 800d19c:	f7ff ffbb 	bl	800d116 <__hexdig_fun>
 800d1a0:	2800      	cmp	r0, #0
 800d1a2:	d062      	beq.n	800d26a <__gethex+0x12a>
 800d1a4:	4633      	mov	r3, r6
 800d1a6:	7818      	ldrb	r0, [r3, #0]
 800d1a8:	461f      	mov	r7, r3
 800d1aa:	2830      	cmp	r0, #48	; 0x30
 800d1ac:	f103 0301 	add.w	r3, r3, #1
 800d1b0:	d0f9      	beq.n	800d1a6 <__gethex+0x66>
 800d1b2:	f7ff ffb0 	bl	800d116 <__hexdig_fun>
 800d1b6:	fab0 f580 	clz	r5, r0
 800d1ba:	4634      	mov	r4, r6
 800d1bc:	f04f 0b01 	mov.w	fp, #1
 800d1c0:	096d      	lsrs	r5, r5, #5
 800d1c2:	463a      	mov	r2, r7
 800d1c4:	4616      	mov	r6, r2
 800d1c6:	7830      	ldrb	r0, [r6, #0]
 800d1c8:	3201      	adds	r2, #1
 800d1ca:	f7ff ffa4 	bl	800d116 <__hexdig_fun>
 800d1ce:	2800      	cmp	r0, #0
 800d1d0:	d1f8      	bne.n	800d1c4 <__gethex+0x84>
 800d1d2:	9a01      	ldr	r2, [sp, #4]
 800d1d4:	9903      	ldr	r1, [sp, #12]
 800d1d6:	4630      	mov	r0, r6
 800d1d8:	f001 fb69 	bl	800e8ae <strncmp>
 800d1dc:	b950      	cbnz	r0, 800d1f4 <__gethex+0xb4>
 800d1de:	b954      	cbnz	r4, 800d1f6 <__gethex+0xb6>
 800d1e0:	9b01      	ldr	r3, [sp, #4]
 800d1e2:	18f4      	adds	r4, r6, r3
 800d1e4:	4622      	mov	r2, r4
 800d1e6:	4616      	mov	r6, r2
 800d1e8:	7830      	ldrb	r0, [r6, #0]
 800d1ea:	3201      	adds	r2, #1
 800d1ec:	f7ff ff93 	bl	800d116 <__hexdig_fun>
 800d1f0:	2800      	cmp	r0, #0
 800d1f2:	d1f8      	bne.n	800d1e6 <__gethex+0xa6>
 800d1f4:	b10c      	cbz	r4, 800d1fa <__gethex+0xba>
 800d1f6:	1ba4      	subs	r4, r4, r6
 800d1f8:	00a4      	lsls	r4, r4, #2
 800d1fa:	7833      	ldrb	r3, [r6, #0]
 800d1fc:	2b50      	cmp	r3, #80	; 0x50
 800d1fe:	d001      	beq.n	800d204 <__gethex+0xc4>
 800d200:	2b70      	cmp	r3, #112	; 0x70
 800d202:	d140      	bne.n	800d286 <__gethex+0x146>
 800d204:	7873      	ldrb	r3, [r6, #1]
 800d206:	2b2b      	cmp	r3, #43	; 0x2b
 800d208:	d035      	beq.n	800d276 <__gethex+0x136>
 800d20a:	2b2d      	cmp	r3, #45	; 0x2d
 800d20c:	d02f      	beq.n	800d26e <__gethex+0x12e>
 800d20e:	f04f 0900 	mov.w	r9, #0
 800d212:	1c71      	adds	r1, r6, #1
 800d214:	7808      	ldrb	r0, [r1, #0]
 800d216:	f7ff ff7e 	bl	800d116 <__hexdig_fun>
 800d21a:	1e43      	subs	r3, r0, #1
 800d21c:	b2db      	uxtb	r3, r3
 800d21e:	2b18      	cmp	r3, #24
 800d220:	d831      	bhi.n	800d286 <__gethex+0x146>
 800d222:	f1a0 0210 	sub.w	r2, r0, #16
 800d226:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d22a:	f7ff ff74 	bl	800d116 <__hexdig_fun>
 800d22e:	1e43      	subs	r3, r0, #1
 800d230:	b2db      	uxtb	r3, r3
 800d232:	2b18      	cmp	r3, #24
 800d234:	d922      	bls.n	800d27c <__gethex+0x13c>
 800d236:	f1b9 0f00 	cmp.w	r9, #0
 800d23a:	d000      	beq.n	800d23e <__gethex+0xfe>
 800d23c:	4252      	negs	r2, r2
 800d23e:	4414      	add	r4, r2
 800d240:	f8ca 1000 	str.w	r1, [sl]
 800d244:	b30d      	cbz	r5, 800d28a <__gethex+0x14a>
 800d246:	f1bb 0f00 	cmp.w	fp, #0
 800d24a:	bf14      	ite	ne
 800d24c:	2700      	movne	r7, #0
 800d24e:	2706      	moveq	r7, #6
 800d250:	4638      	mov	r0, r7
 800d252:	b00b      	add	sp, #44	; 0x2c
 800d254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d258:	f10b 0b01 	add.w	fp, fp, #1
 800d25c:	e78a      	b.n	800d174 <__gethex+0x34>
 800d25e:	2500      	movs	r5, #0
 800d260:	462c      	mov	r4, r5
 800d262:	e7ae      	b.n	800d1c2 <__gethex+0x82>
 800d264:	463e      	mov	r6, r7
 800d266:	2501      	movs	r5, #1
 800d268:	e7c7      	b.n	800d1fa <__gethex+0xba>
 800d26a:	4604      	mov	r4, r0
 800d26c:	e7fb      	b.n	800d266 <__gethex+0x126>
 800d26e:	f04f 0901 	mov.w	r9, #1
 800d272:	1cb1      	adds	r1, r6, #2
 800d274:	e7ce      	b.n	800d214 <__gethex+0xd4>
 800d276:	f04f 0900 	mov.w	r9, #0
 800d27a:	e7fa      	b.n	800d272 <__gethex+0x132>
 800d27c:	230a      	movs	r3, #10
 800d27e:	fb03 0202 	mla	r2, r3, r2, r0
 800d282:	3a10      	subs	r2, #16
 800d284:	e7cf      	b.n	800d226 <__gethex+0xe6>
 800d286:	4631      	mov	r1, r6
 800d288:	e7da      	b.n	800d240 <__gethex+0x100>
 800d28a:	4629      	mov	r1, r5
 800d28c:	1bf3      	subs	r3, r6, r7
 800d28e:	3b01      	subs	r3, #1
 800d290:	2b07      	cmp	r3, #7
 800d292:	dc49      	bgt.n	800d328 <__gethex+0x1e8>
 800d294:	9802      	ldr	r0, [sp, #8]
 800d296:	f000 fa3e 	bl	800d716 <_Balloc>
 800d29a:	f04f 0b00 	mov.w	fp, #0
 800d29e:	4605      	mov	r5, r0
 800d2a0:	46da      	mov	sl, fp
 800d2a2:	9b01      	ldr	r3, [sp, #4]
 800d2a4:	f100 0914 	add.w	r9, r0, #20
 800d2a8:	f1c3 0301 	rsb	r3, r3, #1
 800d2ac:	f8cd 9010 	str.w	r9, [sp, #16]
 800d2b0:	9308      	str	r3, [sp, #32]
 800d2b2:	42b7      	cmp	r7, r6
 800d2b4:	d33b      	bcc.n	800d32e <__gethex+0x1ee>
 800d2b6:	9804      	ldr	r0, [sp, #16]
 800d2b8:	f840 ab04 	str.w	sl, [r0], #4
 800d2bc:	eba0 0009 	sub.w	r0, r0, r9
 800d2c0:	1080      	asrs	r0, r0, #2
 800d2c2:	6128      	str	r0, [r5, #16]
 800d2c4:	0147      	lsls	r7, r0, #5
 800d2c6:	4650      	mov	r0, sl
 800d2c8:	f000 fae9 	bl	800d89e <__hi0bits>
 800d2cc:	f8d8 6000 	ldr.w	r6, [r8]
 800d2d0:	1a3f      	subs	r7, r7, r0
 800d2d2:	42b7      	cmp	r7, r6
 800d2d4:	dd64      	ble.n	800d3a0 <__gethex+0x260>
 800d2d6:	1bbf      	subs	r7, r7, r6
 800d2d8:	4639      	mov	r1, r7
 800d2da:	4628      	mov	r0, r5
 800d2dc:	f000 fde1 	bl	800dea2 <__any_on>
 800d2e0:	4682      	mov	sl, r0
 800d2e2:	b178      	cbz	r0, 800d304 <__gethex+0x1c4>
 800d2e4:	f04f 0a01 	mov.w	sl, #1
 800d2e8:	1e7b      	subs	r3, r7, #1
 800d2ea:	1159      	asrs	r1, r3, #5
 800d2ec:	f003 021f 	and.w	r2, r3, #31
 800d2f0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800d2f4:	fa0a f202 	lsl.w	r2, sl, r2
 800d2f8:	420a      	tst	r2, r1
 800d2fa:	d003      	beq.n	800d304 <__gethex+0x1c4>
 800d2fc:	4553      	cmp	r3, sl
 800d2fe:	dc46      	bgt.n	800d38e <__gethex+0x24e>
 800d300:	f04f 0a02 	mov.w	sl, #2
 800d304:	4639      	mov	r1, r7
 800d306:	4628      	mov	r0, r5
 800d308:	f7ff fed0 	bl	800d0ac <rshift>
 800d30c:	443c      	add	r4, r7
 800d30e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d312:	429c      	cmp	r4, r3
 800d314:	dd52      	ble.n	800d3bc <__gethex+0x27c>
 800d316:	4629      	mov	r1, r5
 800d318:	9802      	ldr	r0, [sp, #8]
 800d31a:	f000 fa30 	bl	800d77e <_Bfree>
 800d31e:	2300      	movs	r3, #0
 800d320:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d322:	27a3      	movs	r7, #163	; 0xa3
 800d324:	6013      	str	r3, [r2, #0]
 800d326:	e793      	b.n	800d250 <__gethex+0x110>
 800d328:	3101      	adds	r1, #1
 800d32a:	105b      	asrs	r3, r3, #1
 800d32c:	e7b0      	b.n	800d290 <__gethex+0x150>
 800d32e:	1e73      	subs	r3, r6, #1
 800d330:	9305      	str	r3, [sp, #20]
 800d332:	9a07      	ldr	r2, [sp, #28]
 800d334:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d338:	4293      	cmp	r3, r2
 800d33a:	d018      	beq.n	800d36e <__gethex+0x22e>
 800d33c:	f1bb 0f20 	cmp.w	fp, #32
 800d340:	d107      	bne.n	800d352 <__gethex+0x212>
 800d342:	9b04      	ldr	r3, [sp, #16]
 800d344:	f8c3 a000 	str.w	sl, [r3]
 800d348:	f04f 0a00 	mov.w	sl, #0
 800d34c:	46d3      	mov	fp, sl
 800d34e:	3304      	adds	r3, #4
 800d350:	9304      	str	r3, [sp, #16]
 800d352:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800d356:	f7ff fede 	bl	800d116 <__hexdig_fun>
 800d35a:	f000 000f 	and.w	r0, r0, #15
 800d35e:	fa00 f00b 	lsl.w	r0, r0, fp
 800d362:	ea4a 0a00 	orr.w	sl, sl, r0
 800d366:	f10b 0b04 	add.w	fp, fp, #4
 800d36a:	9b05      	ldr	r3, [sp, #20]
 800d36c:	e00d      	b.n	800d38a <__gethex+0x24a>
 800d36e:	9b05      	ldr	r3, [sp, #20]
 800d370:	9a08      	ldr	r2, [sp, #32]
 800d372:	4413      	add	r3, r2
 800d374:	429f      	cmp	r7, r3
 800d376:	d8e1      	bhi.n	800d33c <__gethex+0x1fc>
 800d378:	4618      	mov	r0, r3
 800d37a:	9a01      	ldr	r2, [sp, #4]
 800d37c:	9903      	ldr	r1, [sp, #12]
 800d37e:	9309      	str	r3, [sp, #36]	; 0x24
 800d380:	f001 fa95 	bl	800e8ae <strncmp>
 800d384:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d386:	2800      	cmp	r0, #0
 800d388:	d1d8      	bne.n	800d33c <__gethex+0x1fc>
 800d38a:	461e      	mov	r6, r3
 800d38c:	e791      	b.n	800d2b2 <__gethex+0x172>
 800d38e:	1eb9      	subs	r1, r7, #2
 800d390:	4628      	mov	r0, r5
 800d392:	f000 fd86 	bl	800dea2 <__any_on>
 800d396:	2800      	cmp	r0, #0
 800d398:	d0b2      	beq.n	800d300 <__gethex+0x1c0>
 800d39a:	f04f 0a03 	mov.w	sl, #3
 800d39e:	e7b1      	b.n	800d304 <__gethex+0x1c4>
 800d3a0:	da09      	bge.n	800d3b6 <__gethex+0x276>
 800d3a2:	1bf7      	subs	r7, r6, r7
 800d3a4:	4629      	mov	r1, r5
 800d3a6:	463a      	mov	r2, r7
 800d3a8:	9802      	ldr	r0, [sp, #8]
 800d3aa:	f000 fba9 	bl	800db00 <__lshift>
 800d3ae:	4605      	mov	r5, r0
 800d3b0:	1be4      	subs	r4, r4, r7
 800d3b2:	f100 0914 	add.w	r9, r0, #20
 800d3b6:	f04f 0a00 	mov.w	sl, #0
 800d3ba:	e7a8      	b.n	800d30e <__gethex+0x1ce>
 800d3bc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800d3c0:	4284      	cmp	r4, r0
 800d3c2:	da6b      	bge.n	800d49c <__gethex+0x35c>
 800d3c4:	1b04      	subs	r4, r0, r4
 800d3c6:	42a6      	cmp	r6, r4
 800d3c8:	dc2e      	bgt.n	800d428 <__gethex+0x2e8>
 800d3ca:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d3ce:	2b02      	cmp	r3, #2
 800d3d0:	d022      	beq.n	800d418 <__gethex+0x2d8>
 800d3d2:	2b03      	cmp	r3, #3
 800d3d4:	d024      	beq.n	800d420 <__gethex+0x2e0>
 800d3d6:	2b01      	cmp	r3, #1
 800d3d8:	d115      	bne.n	800d406 <__gethex+0x2c6>
 800d3da:	42a6      	cmp	r6, r4
 800d3dc:	d113      	bne.n	800d406 <__gethex+0x2c6>
 800d3de:	2e01      	cmp	r6, #1
 800d3e0:	dc0b      	bgt.n	800d3fa <__gethex+0x2ba>
 800d3e2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d3e6:	9a06      	ldr	r2, [sp, #24]
 800d3e8:	2762      	movs	r7, #98	; 0x62
 800d3ea:	6013      	str	r3, [r2, #0]
 800d3ec:	2301      	movs	r3, #1
 800d3ee:	612b      	str	r3, [r5, #16]
 800d3f0:	f8c9 3000 	str.w	r3, [r9]
 800d3f4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d3f6:	601d      	str	r5, [r3, #0]
 800d3f8:	e72a      	b.n	800d250 <__gethex+0x110>
 800d3fa:	1e71      	subs	r1, r6, #1
 800d3fc:	4628      	mov	r0, r5
 800d3fe:	f000 fd50 	bl	800dea2 <__any_on>
 800d402:	2800      	cmp	r0, #0
 800d404:	d1ed      	bne.n	800d3e2 <__gethex+0x2a2>
 800d406:	4629      	mov	r1, r5
 800d408:	9802      	ldr	r0, [sp, #8]
 800d40a:	f000 f9b8 	bl	800d77e <_Bfree>
 800d40e:	2300      	movs	r3, #0
 800d410:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d412:	2750      	movs	r7, #80	; 0x50
 800d414:	6013      	str	r3, [r2, #0]
 800d416:	e71b      	b.n	800d250 <__gethex+0x110>
 800d418:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d0e1      	beq.n	800d3e2 <__gethex+0x2a2>
 800d41e:	e7f2      	b.n	800d406 <__gethex+0x2c6>
 800d420:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d422:	2b00      	cmp	r3, #0
 800d424:	d1dd      	bne.n	800d3e2 <__gethex+0x2a2>
 800d426:	e7ee      	b.n	800d406 <__gethex+0x2c6>
 800d428:	1e67      	subs	r7, r4, #1
 800d42a:	f1ba 0f00 	cmp.w	sl, #0
 800d42e:	d132      	bne.n	800d496 <__gethex+0x356>
 800d430:	b127      	cbz	r7, 800d43c <__gethex+0x2fc>
 800d432:	4639      	mov	r1, r7
 800d434:	4628      	mov	r0, r5
 800d436:	f000 fd34 	bl	800dea2 <__any_on>
 800d43a:	4682      	mov	sl, r0
 800d43c:	2301      	movs	r3, #1
 800d43e:	117a      	asrs	r2, r7, #5
 800d440:	f007 071f 	and.w	r7, r7, #31
 800d444:	fa03 f707 	lsl.w	r7, r3, r7
 800d448:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800d44c:	4621      	mov	r1, r4
 800d44e:	421f      	tst	r7, r3
 800d450:	f04f 0702 	mov.w	r7, #2
 800d454:	4628      	mov	r0, r5
 800d456:	bf18      	it	ne
 800d458:	f04a 0a02 	orrne.w	sl, sl, #2
 800d45c:	1b36      	subs	r6, r6, r4
 800d45e:	f7ff fe25 	bl	800d0ac <rshift>
 800d462:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800d466:	f1ba 0f00 	cmp.w	sl, #0
 800d46a:	d045      	beq.n	800d4f8 <__gethex+0x3b8>
 800d46c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d470:	2b02      	cmp	r3, #2
 800d472:	d015      	beq.n	800d4a0 <__gethex+0x360>
 800d474:	2b03      	cmp	r3, #3
 800d476:	d017      	beq.n	800d4a8 <__gethex+0x368>
 800d478:	2b01      	cmp	r3, #1
 800d47a:	d109      	bne.n	800d490 <__gethex+0x350>
 800d47c:	f01a 0f02 	tst.w	sl, #2
 800d480:	d006      	beq.n	800d490 <__gethex+0x350>
 800d482:	f8d9 3000 	ldr.w	r3, [r9]
 800d486:	ea4a 0a03 	orr.w	sl, sl, r3
 800d48a:	f01a 0f01 	tst.w	sl, #1
 800d48e:	d10e      	bne.n	800d4ae <__gethex+0x36e>
 800d490:	f047 0710 	orr.w	r7, r7, #16
 800d494:	e030      	b.n	800d4f8 <__gethex+0x3b8>
 800d496:	f04f 0a01 	mov.w	sl, #1
 800d49a:	e7cf      	b.n	800d43c <__gethex+0x2fc>
 800d49c:	2701      	movs	r7, #1
 800d49e:	e7e2      	b.n	800d466 <__gethex+0x326>
 800d4a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d4a2:	f1c3 0301 	rsb	r3, r3, #1
 800d4a6:	9315      	str	r3, [sp, #84]	; 0x54
 800d4a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d0f0      	beq.n	800d490 <__gethex+0x350>
 800d4ae:	2000      	movs	r0, #0
 800d4b0:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800d4b4:	f105 0314 	add.w	r3, r5, #20
 800d4b8:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800d4bc:	eb03 010a 	add.w	r1, r3, sl
 800d4c0:	681a      	ldr	r2, [r3, #0]
 800d4c2:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d4c6:	d01c      	beq.n	800d502 <__gethex+0x3c2>
 800d4c8:	3201      	adds	r2, #1
 800d4ca:	601a      	str	r2, [r3, #0]
 800d4cc:	2f02      	cmp	r7, #2
 800d4ce:	f105 0314 	add.w	r3, r5, #20
 800d4d2:	d138      	bne.n	800d546 <__gethex+0x406>
 800d4d4:	f8d8 2000 	ldr.w	r2, [r8]
 800d4d8:	3a01      	subs	r2, #1
 800d4da:	4296      	cmp	r6, r2
 800d4dc:	d10a      	bne.n	800d4f4 <__gethex+0x3b4>
 800d4de:	2201      	movs	r2, #1
 800d4e0:	1171      	asrs	r1, r6, #5
 800d4e2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d4e6:	f006 061f 	and.w	r6, r6, #31
 800d4ea:	fa02 f606 	lsl.w	r6, r2, r6
 800d4ee:	421e      	tst	r6, r3
 800d4f0:	bf18      	it	ne
 800d4f2:	4617      	movne	r7, r2
 800d4f4:	f047 0720 	orr.w	r7, r7, #32
 800d4f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d4fa:	601d      	str	r5, [r3, #0]
 800d4fc:	9b06      	ldr	r3, [sp, #24]
 800d4fe:	601c      	str	r4, [r3, #0]
 800d500:	e6a6      	b.n	800d250 <__gethex+0x110>
 800d502:	f843 0b04 	str.w	r0, [r3], #4
 800d506:	4299      	cmp	r1, r3
 800d508:	d8da      	bhi.n	800d4c0 <__gethex+0x380>
 800d50a:	68ab      	ldr	r3, [r5, #8]
 800d50c:	4599      	cmp	r9, r3
 800d50e:	db12      	blt.n	800d536 <__gethex+0x3f6>
 800d510:	6869      	ldr	r1, [r5, #4]
 800d512:	9802      	ldr	r0, [sp, #8]
 800d514:	3101      	adds	r1, #1
 800d516:	f000 f8fe 	bl	800d716 <_Balloc>
 800d51a:	4683      	mov	fp, r0
 800d51c:	692a      	ldr	r2, [r5, #16]
 800d51e:	f105 010c 	add.w	r1, r5, #12
 800d522:	3202      	adds	r2, #2
 800d524:	0092      	lsls	r2, r2, #2
 800d526:	300c      	adds	r0, #12
 800d528:	f7fe fdcc 	bl	800c0c4 <memcpy>
 800d52c:	4629      	mov	r1, r5
 800d52e:	9802      	ldr	r0, [sp, #8]
 800d530:	f000 f925 	bl	800d77e <_Bfree>
 800d534:	465d      	mov	r5, fp
 800d536:	692b      	ldr	r3, [r5, #16]
 800d538:	1c5a      	adds	r2, r3, #1
 800d53a:	612a      	str	r2, [r5, #16]
 800d53c:	2201      	movs	r2, #1
 800d53e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800d542:	615a      	str	r2, [r3, #20]
 800d544:	e7c2      	b.n	800d4cc <__gethex+0x38c>
 800d546:	692a      	ldr	r2, [r5, #16]
 800d548:	4591      	cmp	r9, r2
 800d54a:	da0b      	bge.n	800d564 <__gethex+0x424>
 800d54c:	2101      	movs	r1, #1
 800d54e:	4628      	mov	r0, r5
 800d550:	f7ff fdac 	bl	800d0ac <rshift>
 800d554:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d558:	3401      	adds	r4, #1
 800d55a:	429c      	cmp	r4, r3
 800d55c:	f73f aedb 	bgt.w	800d316 <__gethex+0x1d6>
 800d560:	2701      	movs	r7, #1
 800d562:	e7c7      	b.n	800d4f4 <__gethex+0x3b4>
 800d564:	f016 061f 	ands.w	r6, r6, #31
 800d568:	d0fa      	beq.n	800d560 <__gethex+0x420>
 800d56a:	449a      	add	sl, r3
 800d56c:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800d570:	f000 f995 	bl	800d89e <__hi0bits>
 800d574:	f1c6 0620 	rsb	r6, r6, #32
 800d578:	42b0      	cmp	r0, r6
 800d57a:	dbe7      	blt.n	800d54c <__gethex+0x40c>
 800d57c:	e7f0      	b.n	800d560 <__gethex+0x420>

0800d57e <L_shift>:
 800d57e:	f1c2 0208 	rsb	r2, r2, #8
 800d582:	0092      	lsls	r2, r2, #2
 800d584:	b570      	push	{r4, r5, r6, lr}
 800d586:	f1c2 0620 	rsb	r6, r2, #32
 800d58a:	6843      	ldr	r3, [r0, #4]
 800d58c:	6804      	ldr	r4, [r0, #0]
 800d58e:	fa03 f506 	lsl.w	r5, r3, r6
 800d592:	432c      	orrs	r4, r5
 800d594:	40d3      	lsrs	r3, r2
 800d596:	6004      	str	r4, [r0, #0]
 800d598:	f840 3f04 	str.w	r3, [r0, #4]!
 800d59c:	4288      	cmp	r0, r1
 800d59e:	d3f4      	bcc.n	800d58a <L_shift+0xc>
 800d5a0:	bd70      	pop	{r4, r5, r6, pc}

0800d5a2 <__match>:
 800d5a2:	b530      	push	{r4, r5, lr}
 800d5a4:	6803      	ldr	r3, [r0, #0]
 800d5a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d5aa:	3301      	adds	r3, #1
 800d5ac:	b914      	cbnz	r4, 800d5b4 <__match+0x12>
 800d5ae:	6003      	str	r3, [r0, #0]
 800d5b0:	2001      	movs	r0, #1
 800d5b2:	bd30      	pop	{r4, r5, pc}
 800d5b4:	781a      	ldrb	r2, [r3, #0]
 800d5b6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800d5ba:	2d19      	cmp	r5, #25
 800d5bc:	bf98      	it	ls
 800d5be:	3220      	addls	r2, #32
 800d5c0:	42a2      	cmp	r2, r4
 800d5c2:	d0f0      	beq.n	800d5a6 <__match+0x4>
 800d5c4:	2000      	movs	r0, #0
 800d5c6:	bd30      	pop	{r4, r5, pc}

0800d5c8 <__hexnan>:
 800d5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5cc:	2500      	movs	r5, #0
 800d5ce:	680b      	ldr	r3, [r1, #0]
 800d5d0:	4682      	mov	sl, r0
 800d5d2:	115f      	asrs	r7, r3, #5
 800d5d4:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800d5d8:	f013 031f 	ands.w	r3, r3, #31
 800d5dc:	bf18      	it	ne
 800d5de:	3704      	addne	r7, #4
 800d5e0:	1f3e      	subs	r6, r7, #4
 800d5e2:	4690      	mov	r8, r2
 800d5e4:	46b1      	mov	r9, r6
 800d5e6:	4634      	mov	r4, r6
 800d5e8:	46ab      	mov	fp, r5
 800d5ea:	b087      	sub	sp, #28
 800d5ec:	6801      	ldr	r1, [r0, #0]
 800d5ee:	9302      	str	r3, [sp, #8]
 800d5f0:	f847 5c04 	str.w	r5, [r7, #-4]
 800d5f4:	9501      	str	r5, [sp, #4]
 800d5f6:	784a      	ldrb	r2, [r1, #1]
 800d5f8:	1c4b      	adds	r3, r1, #1
 800d5fa:	9303      	str	r3, [sp, #12]
 800d5fc:	b342      	cbz	r2, 800d650 <__hexnan+0x88>
 800d5fe:	4610      	mov	r0, r2
 800d600:	9105      	str	r1, [sp, #20]
 800d602:	9204      	str	r2, [sp, #16]
 800d604:	f7ff fd87 	bl	800d116 <__hexdig_fun>
 800d608:	2800      	cmp	r0, #0
 800d60a:	d143      	bne.n	800d694 <__hexnan+0xcc>
 800d60c:	9a04      	ldr	r2, [sp, #16]
 800d60e:	9905      	ldr	r1, [sp, #20]
 800d610:	2a20      	cmp	r2, #32
 800d612:	d818      	bhi.n	800d646 <__hexnan+0x7e>
 800d614:	9b01      	ldr	r3, [sp, #4]
 800d616:	459b      	cmp	fp, r3
 800d618:	dd13      	ble.n	800d642 <__hexnan+0x7a>
 800d61a:	454c      	cmp	r4, r9
 800d61c:	d206      	bcs.n	800d62c <__hexnan+0x64>
 800d61e:	2d07      	cmp	r5, #7
 800d620:	dc04      	bgt.n	800d62c <__hexnan+0x64>
 800d622:	462a      	mov	r2, r5
 800d624:	4649      	mov	r1, r9
 800d626:	4620      	mov	r0, r4
 800d628:	f7ff ffa9 	bl	800d57e <L_shift>
 800d62c:	4544      	cmp	r4, r8
 800d62e:	d944      	bls.n	800d6ba <__hexnan+0xf2>
 800d630:	2300      	movs	r3, #0
 800d632:	f1a4 0904 	sub.w	r9, r4, #4
 800d636:	f844 3c04 	str.w	r3, [r4, #-4]
 800d63a:	461d      	mov	r5, r3
 800d63c:	464c      	mov	r4, r9
 800d63e:	f8cd b004 	str.w	fp, [sp, #4]
 800d642:	9903      	ldr	r1, [sp, #12]
 800d644:	e7d7      	b.n	800d5f6 <__hexnan+0x2e>
 800d646:	2a29      	cmp	r2, #41	; 0x29
 800d648:	d14a      	bne.n	800d6e0 <__hexnan+0x118>
 800d64a:	3102      	adds	r1, #2
 800d64c:	f8ca 1000 	str.w	r1, [sl]
 800d650:	f1bb 0f00 	cmp.w	fp, #0
 800d654:	d044      	beq.n	800d6e0 <__hexnan+0x118>
 800d656:	454c      	cmp	r4, r9
 800d658:	d206      	bcs.n	800d668 <__hexnan+0xa0>
 800d65a:	2d07      	cmp	r5, #7
 800d65c:	dc04      	bgt.n	800d668 <__hexnan+0xa0>
 800d65e:	462a      	mov	r2, r5
 800d660:	4649      	mov	r1, r9
 800d662:	4620      	mov	r0, r4
 800d664:	f7ff ff8b 	bl	800d57e <L_shift>
 800d668:	4544      	cmp	r4, r8
 800d66a:	d928      	bls.n	800d6be <__hexnan+0xf6>
 800d66c:	4643      	mov	r3, r8
 800d66e:	f854 2b04 	ldr.w	r2, [r4], #4
 800d672:	42a6      	cmp	r6, r4
 800d674:	f843 2b04 	str.w	r2, [r3], #4
 800d678:	d2f9      	bcs.n	800d66e <__hexnan+0xa6>
 800d67a:	2200      	movs	r2, #0
 800d67c:	f843 2b04 	str.w	r2, [r3], #4
 800d680:	429e      	cmp	r6, r3
 800d682:	d2fb      	bcs.n	800d67c <__hexnan+0xb4>
 800d684:	6833      	ldr	r3, [r6, #0]
 800d686:	b91b      	cbnz	r3, 800d690 <__hexnan+0xc8>
 800d688:	4546      	cmp	r6, r8
 800d68a:	d127      	bne.n	800d6dc <__hexnan+0x114>
 800d68c:	2301      	movs	r3, #1
 800d68e:	6033      	str	r3, [r6, #0]
 800d690:	2005      	movs	r0, #5
 800d692:	e026      	b.n	800d6e2 <__hexnan+0x11a>
 800d694:	3501      	adds	r5, #1
 800d696:	2d08      	cmp	r5, #8
 800d698:	f10b 0b01 	add.w	fp, fp, #1
 800d69c:	dd06      	ble.n	800d6ac <__hexnan+0xe4>
 800d69e:	4544      	cmp	r4, r8
 800d6a0:	d9cf      	bls.n	800d642 <__hexnan+0x7a>
 800d6a2:	2300      	movs	r3, #0
 800d6a4:	2501      	movs	r5, #1
 800d6a6:	f844 3c04 	str.w	r3, [r4, #-4]
 800d6aa:	3c04      	subs	r4, #4
 800d6ac:	6822      	ldr	r2, [r4, #0]
 800d6ae:	f000 000f 	and.w	r0, r0, #15
 800d6b2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d6b6:	6020      	str	r0, [r4, #0]
 800d6b8:	e7c3      	b.n	800d642 <__hexnan+0x7a>
 800d6ba:	2508      	movs	r5, #8
 800d6bc:	e7c1      	b.n	800d642 <__hexnan+0x7a>
 800d6be:	9b02      	ldr	r3, [sp, #8]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d0df      	beq.n	800d684 <__hexnan+0xbc>
 800d6c4:	f04f 32ff 	mov.w	r2, #4294967295
 800d6c8:	f1c3 0320 	rsb	r3, r3, #32
 800d6cc:	fa22 f303 	lsr.w	r3, r2, r3
 800d6d0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800d6d4:	401a      	ands	r2, r3
 800d6d6:	f847 2c04 	str.w	r2, [r7, #-4]
 800d6da:	e7d3      	b.n	800d684 <__hexnan+0xbc>
 800d6dc:	3e04      	subs	r6, #4
 800d6de:	e7d1      	b.n	800d684 <__hexnan+0xbc>
 800d6e0:	2004      	movs	r0, #4
 800d6e2:	b007      	add	sp, #28
 800d6e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d6e8 <__locale_ctype_ptr_l>:
 800d6e8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800d6ec:	4770      	bx	lr

0800d6ee <__localeconv_l>:
 800d6ee:	30f0      	adds	r0, #240	; 0xf0
 800d6f0:	4770      	bx	lr

0800d6f2 <__ascii_mbtowc>:
 800d6f2:	b082      	sub	sp, #8
 800d6f4:	b901      	cbnz	r1, 800d6f8 <__ascii_mbtowc+0x6>
 800d6f6:	a901      	add	r1, sp, #4
 800d6f8:	b142      	cbz	r2, 800d70c <__ascii_mbtowc+0x1a>
 800d6fa:	b14b      	cbz	r3, 800d710 <__ascii_mbtowc+0x1e>
 800d6fc:	7813      	ldrb	r3, [r2, #0]
 800d6fe:	600b      	str	r3, [r1, #0]
 800d700:	7812      	ldrb	r2, [r2, #0]
 800d702:	1c10      	adds	r0, r2, #0
 800d704:	bf18      	it	ne
 800d706:	2001      	movne	r0, #1
 800d708:	b002      	add	sp, #8
 800d70a:	4770      	bx	lr
 800d70c:	4610      	mov	r0, r2
 800d70e:	e7fb      	b.n	800d708 <__ascii_mbtowc+0x16>
 800d710:	f06f 0001 	mvn.w	r0, #1
 800d714:	e7f8      	b.n	800d708 <__ascii_mbtowc+0x16>

0800d716 <_Balloc>:
 800d716:	b570      	push	{r4, r5, r6, lr}
 800d718:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d71a:	4604      	mov	r4, r0
 800d71c:	460e      	mov	r6, r1
 800d71e:	b93d      	cbnz	r5, 800d730 <_Balloc+0x1a>
 800d720:	2010      	movs	r0, #16
 800d722:	f001 faef 	bl	800ed04 <malloc>
 800d726:	6260      	str	r0, [r4, #36]	; 0x24
 800d728:	6045      	str	r5, [r0, #4]
 800d72a:	6085      	str	r5, [r0, #8]
 800d72c:	6005      	str	r5, [r0, #0]
 800d72e:	60c5      	str	r5, [r0, #12]
 800d730:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d732:	68eb      	ldr	r3, [r5, #12]
 800d734:	b183      	cbz	r3, 800d758 <_Balloc+0x42>
 800d736:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d738:	68db      	ldr	r3, [r3, #12]
 800d73a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d73e:	b9b8      	cbnz	r0, 800d770 <_Balloc+0x5a>
 800d740:	2101      	movs	r1, #1
 800d742:	fa01 f506 	lsl.w	r5, r1, r6
 800d746:	1d6a      	adds	r2, r5, #5
 800d748:	0092      	lsls	r2, r2, #2
 800d74a:	4620      	mov	r0, r4
 800d74c:	f000 fbca 	bl	800dee4 <_calloc_r>
 800d750:	b160      	cbz	r0, 800d76c <_Balloc+0x56>
 800d752:	6046      	str	r6, [r0, #4]
 800d754:	6085      	str	r5, [r0, #8]
 800d756:	e00e      	b.n	800d776 <_Balloc+0x60>
 800d758:	2221      	movs	r2, #33	; 0x21
 800d75a:	2104      	movs	r1, #4
 800d75c:	4620      	mov	r0, r4
 800d75e:	f000 fbc1 	bl	800dee4 <_calloc_r>
 800d762:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d764:	60e8      	str	r0, [r5, #12]
 800d766:	68db      	ldr	r3, [r3, #12]
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d1e4      	bne.n	800d736 <_Balloc+0x20>
 800d76c:	2000      	movs	r0, #0
 800d76e:	bd70      	pop	{r4, r5, r6, pc}
 800d770:	6802      	ldr	r2, [r0, #0]
 800d772:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800d776:	2300      	movs	r3, #0
 800d778:	6103      	str	r3, [r0, #16]
 800d77a:	60c3      	str	r3, [r0, #12]
 800d77c:	bd70      	pop	{r4, r5, r6, pc}

0800d77e <_Bfree>:
 800d77e:	b570      	push	{r4, r5, r6, lr}
 800d780:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d782:	4606      	mov	r6, r0
 800d784:	460d      	mov	r5, r1
 800d786:	b93c      	cbnz	r4, 800d798 <_Bfree+0x1a>
 800d788:	2010      	movs	r0, #16
 800d78a:	f001 fabb 	bl	800ed04 <malloc>
 800d78e:	6270      	str	r0, [r6, #36]	; 0x24
 800d790:	6044      	str	r4, [r0, #4]
 800d792:	6084      	str	r4, [r0, #8]
 800d794:	6004      	str	r4, [r0, #0]
 800d796:	60c4      	str	r4, [r0, #12]
 800d798:	b13d      	cbz	r5, 800d7aa <_Bfree+0x2c>
 800d79a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d79c:	686a      	ldr	r2, [r5, #4]
 800d79e:	68db      	ldr	r3, [r3, #12]
 800d7a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d7a4:	6029      	str	r1, [r5, #0]
 800d7a6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800d7aa:	bd70      	pop	{r4, r5, r6, pc}

0800d7ac <__multadd>:
 800d7ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7b0:	461f      	mov	r7, r3
 800d7b2:	4606      	mov	r6, r0
 800d7b4:	460c      	mov	r4, r1
 800d7b6:	2300      	movs	r3, #0
 800d7b8:	690d      	ldr	r5, [r1, #16]
 800d7ba:	f101 0e14 	add.w	lr, r1, #20
 800d7be:	f8de 0000 	ldr.w	r0, [lr]
 800d7c2:	3301      	adds	r3, #1
 800d7c4:	b281      	uxth	r1, r0
 800d7c6:	fb02 7101 	mla	r1, r2, r1, r7
 800d7ca:	0c00      	lsrs	r0, r0, #16
 800d7cc:	0c0f      	lsrs	r7, r1, #16
 800d7ce:	fb02 7000 	mla	r0, r2, r0, r7
 800d7d2:	b289      	uxth	r1, r1
 800d7d4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800d7d8:	429d      	cmp	r5, r3
 800d7da:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800d7de:	f84e 1b04 	str.w	r1, [lr], #4
 800d7e2:	dcec      	bgt.n	800d7be <__multadd+0x12>
 800d7e4:	b1d7      	cbz	r7, 800d81c <__multadd+0x70>
 800d7e6:	68a3      	ldr	r3, [r4, #8]
 800d7e8:	429d      	cmp	r5, r3
 800d7ea:	db12      	blt.n	800d812 <__multadd+0x66>
 800d7ec:	6861      	ldr	r1, [r4, #4]
 800d7ee:	4630      	mov	r0, r6
 800d7f0:	3101      	adds	r1, #1
 800d7f2:	f7ff ff90 	bl	800d716 <_Balloc>
 800d7f6:	4680      	mov	r8, r0
 800d7f8:	6922      	ldr	r2, [r4, #16]
 800d7fa:	f104 010c 	add.w	r1, r4, #12
 800d7fe:	3202      	adds	r2, #2
 800d800:	0092      	lsls	r2, r2, #2
 800d802:	300c      	adds	r0, #12
 800d804:	f7fe fc5e 	bl	800c0c4 <memcpy>
 800d808:	4621      	mov	r1, r4
 800d80a:	4630      	mov	r0, r6
 800d80c:	f7ff ffb7 	bl	800d77e <_Bfree>
 800d810:	4644      	mov	r4, r8
 800d812:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d816:	3501      	adds	r5, #1
 800d818:	615f      	str	r7, [r3, #20]
 800d81a:	6125      	str	r5, [r4, #16]
 800d81c:	4620      	mov	r0, r4
 800d81e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800d822 <__s2b>:
 800d822:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d826:	4615      	mov	r5, r2
 800d828:	2209      	movs	r2, #9
 800d82a:	461f      	mov	r7, r3
 800d82c:	3308      	adds	r3, #8
 800d82e:	460c      	mov	r4, r1
 800d830:	fb93 f3f2 	sdiv	r3, r3, r2
 800d834:	4606      	mov	r6, r0
 800d836:	2201      	movs	r2, #1
 800d838:	2100      	movs	r1, #0
 800d83a:	429a      	cmp	r2, r3
 800d83c:	db20      	blt.n	800d880 <__s2b+0x5e>
 800d83e:	4630      	mov	r0, r6
 800d840:	f7ff ff69 	bl	800d716 <_Balloc>
 800d844:	9b08      	ldr	r3, [sp, #32]
 800d846:	2d09      	cmp	r5, #9
 800d848:	6143      	str	r3, [r0, #20]
 800d84a:	f04f 0301 	mov.w	r3, #1
 800d84e:	6103      	str	r3, [r0, #16]
 800d850:	dd19      	ble.n	800d886 <__s2b+0x64>
 800d852:	f104 0909 	add.w	r9, r4, #9
 800d856:	46c8      	mov	r8, r9
 800d858:	442c      	add	r4, r5
 800d85a:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d85e:	4601      	mov	r1, r0
 800d860:	3b30      	subs	r3, #48	; 0x30
 800d862:	220a      	movs	r2, #10
 800d864:	4630      	mov	r0, r6
 800d866:	f7ff ffa1 	bl	800d7ac <__multadd>
 800d86a:	45a0      	cmp	r8, r4
 800d86c:	d1f5      	bne.n	800d85a <__s2b+0x38>
 800d86e:	f1a5 0408 	sub.w	r4, r5, #8
 800d872:	444c      	add	r4, r9
 800d874:	1b2d      	subs	r5, r5, r4
 800d876:	1963      	adds	r3, r4, r5
 800d878:	42bb      	cmp	r3, r7
 800d87a:	db07      	blt.n	800d88c <__s2b+0x6a>
 800d87c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d880:	0052      	lsls	r2, r2, #1
 800d882:	3101      	adds	r1, #1
 800d884:	e7d9      	b.n	800d83a <__s2b+0x18>
 800d886:	340a      	adds	r4, #10
 800d888:	2509      	movs	r5, #9
 800d88a:	e7f3      	b.n	800d874 <__s2b+0x52>
 800d88c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d890:	4601      	mov	r1, r0
 800d892:	3b30      	subs	r3, #48	; 0x30
 800d894:	220a      	movs	r2, #10
 800d896:	4630      	mov	r0, r6
 800d898:	f7ff ff88 	bl	800d7ac <__multadd>
 800d89c:	e7eb      	b.n	800d876 <__s2b+0x54>

0800d89e <__hi0bits>:
 800d89e:	0c02      	lsrs	r2, r0, #16
 800d8a0:	0412      	lsls	r2, r2, #16
 800d8a2:	4603      	mov	r3, r0
 800d8a4:	b9b2      	cbnz	r2, 800d8d4 <__hi0bits+0x36>
 800d8a6:	0403      	lsls	r3, r0, #16
 800d8a8:	2010      	movs	r0, #16
 800d8aa:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d8ae:	bf04      	itt	eq
 800d8b0:	021b      	lsleq	r3, r3, #8
 800d8b2:	3008      	addeq	r0, #8
 800d8b4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d8b8:	bf04      	itt	eq
 800d8ba:	011b      	lsleq	r3, r3, #4
 800d8bc:	3004      	addeq	r0, #4
 800d8be:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d8c2:	bf04      	itt	eq
 800d8c4:	009b      	lsleq	r3, r3, #2
 800d8c6:	3002      	addeq	r0, #2
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	db06      	blt.n	800d8da <__hi0bits+0x3c>
 800d8cc:	005b      	lsls	r3, r3, #1
 800d8ce:	d503      	bpl.n	800d8d8 <__hi0bits+0x3a>
 800d8d0:	3001      	adds	r0, #1
 800d8d2:	4770      	bx	lr
 800d8d4:	2000      	movs	r0, #0
 800d8d6:	e7e8      	b.n	800d8aa <__hi0bits+0xc>
 800d8d8:	2020      	movs	r0, #32
 800d8da:	4770      	bx	lr

0800d8dc <__lo0bits>:
 800d8dc:	6803      	ldr	r3, [r0, #0]
 800d8de:	4601      	mov	r1, r0
 800d8e0:	f013 0207 	ands.w	r2, r3, #7
 800d8e4:	d00b      	beq.n	800d8fe <__lo0bits+0x22>
 800d8e6:	07da      	lsls	r2, r3, #31
 800d8e8:	d423      	bmi.n	800d932 <__lo0bits+0x56>
 800d8ea:	0798      	lsls	r0, r3, #30
 800d8ec:	bf49      	itett	mi
 800d8ee:	085b      	lsrmi	r3, r3, #1
 800d8f0:	089b      	lsrpl	r3, r3, #2
 800d8f2:	2001      	movmi	r0, #1
 800d8f4:	600b      	strmi	r3, [r1, #0]
 800d8f6:	bf5c      	itt	pl
 800d8f8:	600b      	strpl	r3, [r1, #0]
 800d8fa:	2002      	movpl	r0, #2
 800d8fc:	4770      	bx	lr
 800d8fe:	b298      	uxth	r0, r3
 800d900:	b9a8      	cbnz	r0, 800d92e <__lo0bits+0x52>
 800d902:	2010      	movs	r0, #16
 800d904:	0c1b      	lsrs	r3, r3, #16
 800d906:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d90a:	bf04      	itt	eq
 800d90c:	0a1b      	lsreq	r3, r3, #8
 800d90e:	3008      	addeq	r0, #8
 800d910:	071a      	lsls	r2, r3, #28
 800d912:	bf04      	itt	eq
 800d914:	091b      	lsreq	r3, r3, #4
 800d916:	3004      	addeq	r0, #4
 800d918:	079a      	lsls	r2, r3, #30
 800d91a:	bf04      	itt	eq
 800d91c:	089b      	lsreq	r3, r3, #2
 800d91e:	3002      	addeq	r0, #2
 800d920:	07da      	lsls	r2, r3, #31
 800d922:	d402      	bmi.n	800d92a <__lo0bits+0x4e>
 800d924:	085b      	lsrs	r3, r3, #1
 800d926:	d006      	beq.n	800d936 <__lo0bits+0x5a>
 800d928:	3001      	adds	r0, #1
 800d92a:	600b      	str	r3, [r1, #0]
 800d92c:	4770      	bx	lr
 800d92e:	4610      	mov	r0, r2
 800d930:	e7e9      	b.n	800d906 <__lo0bits+0x2a>
 800d932:	2000      	movs	r0, #0
 800d934:	4770      	bx	lr
 800d936:	2020      	movs	r0, #32
 800d938:	4770      	bx	lr

0800d93a <__i2b>:
 800d93a:	b510      	push	{r4, lr}
 800d93c:	460c      	mov	r4, r1
 800d93e:	2101      	movs	r1, #1
 800d940:	f7ff fee9 	bl	800d716 <_Balloc>
 800d944:	2201      	movs	r2, #1
 800d946:	6144      	str	r4, [r0, #20]
 800d948:	6102      	str	r2, [r0, #16]
 800d94a:	bd10      	pop	{r4, pc}

0800d94c <__multiply>:
 800d94c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d950:	4614      	mov	r4, r2
 800d952:	690a      	ldr	r2, [r1, #16]
 800d954:	6923      	ldr	r3, [r4, #16]
 800d956:	4689      	mov	r9, r1
 800d958:	429a      	cmp	r2, r3
 800d95a:	bfbe      	ittt	lt
 800d95c:	460b      	movlt	r3, r1
 800d95e:	46a1      	movlt	r9, r4
 800d960:	461c      	movlt	r4, r3
 800d962:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d966:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800d96a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800d96e:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d972:	eb07 060a 	add.w	r6, r7, sl
 800d976:	429e      	cmp	r6, r3
 800d978:	bfc8      	it	gt
 800d97a:	3101      	addgt	r1, #1
 800d97c:	f7ff fecb 	bl	800d716 <_Balloc>
 800d980:	f100 0514 	add.w	r5, r0, #20
 800d984:	462b      	mov	r3, r5
 800d986:	2200      	movs	r2, #0
 800d988:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d98c:	4543      	cmp	r3, r8
 800d98e:	d316      	bcc.n	800d9be <__multiply+0x72>
 800d990:	f104 0214 	add.w	r2, r4, #20
 800d994:	f109 0114 	add.w	r1, r9, #20
 800d998:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800d99c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800d9a0:	9301      	str	r3, [sp, #4]
 800d9a2:	9c01      	ldr	r4, [sp, #4]
 800d9a4:	4613      	mov	r3, r2
 800d9a6:	4294      	cmp	r4, r2
 800d9a8:	d80c      	bhi.n	800d9c4 <__multiply+0x78>
 800d9aa:	2e00      	cmp	r6, #0
 800d9ac:	dd03      	ble.n	800d9b6 <__multiply+0x6a>
 800d9ae:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d054      	beq.n	800da60 <__multiply+0x114>
 800d9b6:	6106      	str	r6, [r0, #16]
 800d9b8:	b003      	add	sp, #12
 800d9ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9be:	f843 2b04 	str.w	r2, [r3], #4
 800d9c2:	e7e3      	b.n	800d98c <__multiply+0x40>
 800d9c4:	f8b3 a000 	ldrh.w	sl, [r3]
 800d9c8:	3204      	adds	r2, #4
 800d9ca:	f1ba 0f00 	cmp.w	sl, #0
 800d9ce:	d020      	beq.n	800da12 <__multiply+0xc6>
 800d9d0:	46ae      	mov	lr, r5
 800d9d2:	4689      	mov	r9, r1
 800d9d4:	f04f 0c00 	mov.w	ip, #0
 800d9d8:	f859 4b04 	ldr.w	r4, [r9], #4
 800d9dc:	f8be b000 	ldrh.w	fp, [lr]
 800d9e0:	b2a3      	uxth	r3, r4
 800d9e2:	fb0a b303 	mla	r3, sl, r3, fp
 800d9e6:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800d9ea:	f8de 4000 	ldr.w	r4, [lr]
 800d9ee:	4463      	add	r3, ip
 800d9f0:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800d9f4:	fb0a c40b 	mla	r4, sl, fp, ip
 800d9f8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800d9fc:	b29b      	uxth	r3, r3
 800d9fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800da02:	454f      	cmp	r7, r9
 800da04:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800da08:	f84e 3b04 	str.w	r3, [lr], #4
 800da0c:	d8e4      	bhi.n	800d9d8 <__multiply+0x8c>
 800da0e:	f8ce c000 	str.w	ip, [lr]
 800da12:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800da16:	f1b9 0f00 	cmp.w	r9, #0
 800da1a:	d01f      	beq.n	800da5c <__multiply+0x110>
 800da1c:	46ae      	mov	lr, r5
 800da1e:	468c      	mov	ip, r1
 800da20:	f04f 0a00 	mov.w	sl, #0
 800da24:	682b      	ldr	r3, [r5, #0]
 800da26:	f8bc 4000 	ldrh.w	r4, [ip]
 800da2a:	f8be b002 	ldrh.w	fp, [lr, #2]
 800da2e:	b29b      	uxth	r3, r3
 800da30:	fb09 b404 	mla	r4, r9, r4, fp
 800da34:	44a2      	add	sl, r4
 800da36:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800da3a:	f84e 3b04 	str.w	r3, [lr], #4
 800da3e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800da42:	f8be 4000 	ldrh.w	r4, [lr]
 800da46:	0c1b      	lsrs	r3, r3, #16
 800da48:	fb09 4303 	mla	r3, r9, r3, r4
 800da4c:	4567      	cmp	r7, ip
 800da4e:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800da52:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800da56:	d8e6      	bhi.n	800da26 <__multiply+0xda>
 800da58:	f8ce 3000 	str.w	r3, [lr]
 800da5c:	3504      	adds	r5, #4
 800da5e:	e7a0      	b.n	800d9a2 <__multiply+0x56>
 800da60:	3e01      	subs	r6, #1
 800da62:	e7a2      	b.n	800d9aa <__multiply+0x5e>

0800da64 <__pow5mult>:
 800da64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da68:	4615      	mov	r5, r2
 800da6a:	f012 0203 	ands.w	r2, r2, #3
 800da6e:	4606      	mov	r6, r0
 800da70:	460f      	mov	r7, r1
 800da72:	d007      	beq.n	800da84 <__pow5mult+0x20>
 800da74:	4c21      	ldr	r4, [pc, #132]	; (800dafc <__pow5mult+0x98>)
 800da76:	3a01      	subs	r2, #1
 800da78:	2300      	movs	r3, #0
 800da7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800da7e:	f7ff fe95 	bl	800d7ac <__multadd>
 800da82:	4607      	mov	r7, r0
 800da84:	10ad      	asrs	r5, r5, #2
 800da86:	d035      	beq.n	800daf4 <__pow5mult+0x90>
 800da88:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800da8a:	b93c      	cbnz	r4, 800da9c <__pow5mult+0x38>
 800da8c:	2010      	movs	r0, #16
 800da8e:	f001 f939 	bl	800ed04 <malloc>
 800da92:	6270      	str	r0, [r6, #36]	; 0x24
 800da94:	6044      	str	r4, [r0, #4]
 800da96:	6084      	str	r4, [r0, #8]
 800da98:	6004      	str	r4, [r0, #0]
 800da9a:	60c4      	str	r4, [r0, #12]
 800da9c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800daa0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800daa4:	b94c      	cbnz	r4, 800daba <__pow5mult+0x56>
 800daa6:	f240 2171 	movw	r1, #625	; 0x271
 800daaa:	4630      	mov	r0, r6
 800daac:	f7ff ff45 	bl	800d93a <__i2b>
 800dab0:	2300      	movs	r3, #0
 800dab2:	4604      	mov	r4, r0
 800dab4:	f8c8 0008 	str.w	r0, [r8, #8]
 800dab8:	6003      	str	r3, [r0, #0]
 800daba:	f04f 0800 	mov.w	r8, #0
 800dabe:	07eb      	lsls	r3, r5, #31
 800dac0:	d50a      	bpl.n	800dad8 <__pow5mult+0x74>
 800dac2:	4639      	mov	r1, r7
 800dac4:	4622      	mov	r2, r4
 800dac6:	4630      	mov	r0, r6
 800dac8:	f7ff ff40 	bl	800d94c <__multiply>
 800dacc:	4681      	mov	r9, r0
 800dace:	4639      	mov	r1, r7
 800dad0:	4630      	mov	r0, r6
 800dad2:	f7ff fe54 	bl	800d77e <_Bfree>
 800dad6:	464f      	mov	r7, r9
 800dad8:	106d      	asrs	r5, r5, #1
 800dada:	d00b      	beq.n	800daf4 <__pow5mult+0x90>
 800dadc:	6820      	ldr	r0, [r4, #0]
 800dade:	b938      	cbnz	r0, 800daf0 <__pow5mult+0x8c>
 800dae0:	4622      	mov	r2, r4
 800dae2:	4621      	mov	r1, r4
 800dae4:	4630      	mov	r0, r6
 800dae6:	f7ff ff31 	bl	800d94c <__multiply>
 800daea:	6020      	str	r0, [r4, #0]
 800daec:	f8c0 8000 	str.w	r8, [r0]
 800daf0:	4604      	mov	r4, r0
 800daf2:	e7e4      	b.n	800dabe <__pow5mult+0x5a>
 800daf4:	4638      	mov	r0, r7
 800daf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dafa:	bf00      	nop
 800dafc:	0800f478 	.word	0x0800f478

0800db00 <__lshift>:
 800db00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db04:	460c      	mov	r4, r1
 800db06:	4607      	mov	r7, r0
 800db08:	4616      	mov	r6, r2
 800db0a:	6923      	ldr	r3, [r4, #16]
 800db0c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800db10:	eb0a 0903 	add.w	r9, sl, r3
 800db14:	6849      	ldr	r1, [r1, #4]
 800db16:	68a3      	ldr	r3, [r4, #8]
 800db18:	f109 0501 	add.w	r5, r9, #1
 800db1c:	42ab      	cmp	r3, r5
 800db1e:	db31      	blt.n	800db84 <__lshift+0x84>
 800db20:	4638      	mov	r0, r7
 800db22:	f7ff fdf8 	bl	800d716 <_Balloc>
 800db26:	2200      	movs	r2, #0
 800db28:	4680      	mov	r8, r0
 800db2a:	4611      	mov	r1, r2
 800db2c:	f100 0314 	add.w	r3, r0, #20
 800db30:	4552      	cmp	r2, sl
 800db32:	db2a      	blt.n	800db8a <__lshift+0x8a>
 800db34:	6920      	ldr	r0, [r4, #16]
 800db36:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800db3a:	f104 0114 	add.w	r1, r4, #20
 800db3e:	f016 021f 	ands.w	r2, r6, #31
 800db42:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800db46:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800db4a:	d022      	beq.n	800db92 <__lshift+0x92>
 800db4c:	2000      	movs	r0, #0
 800db4e:	f1c2 0c20 	rsb	ip, r2, #32
 800db52:	680e      	ldr	r6, [r1, #0]
 800db54:	4096      	lsls	r6, r2
 800db56:	4330      	orrs	r0, r6
 800db58:	f843 0b04 	str.w	r0, [r3], #4
 800db5c:	f851 0b04 	ldr.w	r0, [r1], #4
 800db60:	458e      	cmp	lr, r1
 800db62:	fa20 f00c 	lsr.w	r0, r0, ip
 800db66:	d8f4      	bhi.n	800db52 <__lshift+0x52>
 800db68:	6018      	str	r0, [r3, #0]
 800db6a:	b108      	cbz	r0, 800db70 <__lshift+0x70>
 800db6c:	f109 0502 	add.w	r5, r9, #2
 800db70:	3d01      	subs	r5, #1
 800db72:	4638      	mov	r0, r7
 800db74:	f8c8 5010 	str.w	r5, [r8, #16]
 800db78:	4621      	mov	r1, r4
 800db7a:	f7ff fe00 	bl	800d77e <_Bfree>
 800db7e:	4640      	mov	r0, r8
 800db80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db84:	3101      	adds	r1, #1
 800db86:	005b      	lsls	r3, r3, #1
 800db88:	e7c8      	b.n	800db1c <__lshift+0x1c>
 800db8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800db8e:	3201      	adds	r2, #1
 800db90:	e7ce      	b.n	800db30 <__lshift+0x30>
 800db92:	3b04      	subs	r3, #4
 800db94:	f851 2b04 	ldr.w	r2, [r1], #4
 800db98:	458e      	cmp	lr, r1
 800db9a:	f843 2f04 	str.w	r2, [r3, #4]!
 800db9e:	d8f9      	bhi.n	800db94 <__lshift+0x94>
 800dba0:	e7e6      	b.n	800db70 <__lshift+0x70>

0800dba2 <__mcmp>:
 800dba2:	6903      	ldr	r3, [r0, #16]
 800dba4:	690a      	ldr	r2, [r1, #16]
 800dba6:	b530      	push	{r4, r5, lr}
 800dba8:	1a9b      	subs	r3, r3, r2
 800dbaa:	d10c      	bne.n	800dbc6 <__mcmp+0x24>
 800dbac:	0092      	lsls	r2, r2, #2
 800dbae:	3014      	adds	r0, #20
 800dbb0:	3114      	adds	r1, #20
 800dbb2:	1884      	adds	r4, r0, r2
 800dbb4:	4411      	add	r1, r2
 800dbb6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800dbba:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800dbbe:	4295      	cmp	r5, r2
 800dbc0:	d003      	beq.n	800dbca <__mcmp+0x28>
 800dbc2:	d305      	bcc.n	800dbd0 <__mcmp+0x2e>
 800dbc4:	2301      	movs	r3, #1
 800dbc6:	4618      	mov	r0, r3
 800dbc8:	bd30      	pop	{r4, r5, pc}
 800dbca:	42a0      	cmp	r0, r4
 800dbcc:	d3f3      	bcc.n	800dbb6 <__mcmp+0x14>
 800dbce:	e7fa      	b.n	800dbc6 <__mcmp+0x24>
 800dbd0:	f04f 33ff 	mov.w	r3, #4294967295
 800dbd4:	e7f7      	b.n	800dbc6 <__mcmp+0x24>

0800dbd6 <__mdiff>:
 800dbd6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dbda:	460d      	mov	r5, r1
 800dbdc:	4607      	mov	r7, r0
 800dbde:	4611      	mov	r1, r2
 800dbe0:	4628      	mov	r0, r5
 800dbe2:	4614      	mov	r4, r2
 800dbe4:	f7ff ffdd 	bl	800dba2 <__mcmp>
 800dbe8:	1e06      	subs	r6, r0, #0
 800dbea:	d108      	bne.n	800dbfe <__mdiff+0x28>
 800dbec:	4631      	mov	r1, r6
 800dbee:	4638      	mov	r0, r7
 800dbf0:	f7ff fd91 	bl	800d716 <_Balloc>
 800dbf4:	2301      	movs	r3, #1
 800dbf6:	6146      	str	r6, [r0, #20]
 800dbf8:	6103      	str	r3, [r0, #16]
 800dbfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dbfe:	bfa4      	itt	ge
 800dc00:	4623      	movge	r3, r4
 800dc02:	462c      	movge	r4, r5
 800dc04:	4638      	mov	r0, r7
 800dc06:	6861      	ldr	r1, [r4, #4]
 800dc08:	bfa6      	itte	ge
 800dc0a:	461d      	movge	r5, r3
 800dc0c:	2600      	movge	r6, #0
 800dc0e:	2601      	movlt	r6, #1
 800dc10:	f7ff fd81 	bl	800d716 <_Balloc>
 800dc14:	f04f 0c00 	mov.w	ip, #0
 800dc18:	60c6      	str	r6, [r0, #12]
 800dc1a:	692b      	ldr	r3, [r5, #16]
 800dc1c:	6926      	ldr	r6, [r4, #16]
 800dc1e:	f104 0214 	add.w	r2, r4, #20
 800dc22:	f105 0914 	add.w	r9, r5, #20
 800dc26:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800dc2a:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800dc2e:	f100 0114 	add.w	r1, r0, #20
 800dc32:	f852 ab04 	ldr.w	sl, [r2], #4
 800dc36:	f859 5b04 	ldr.w	r5, [r9], #4
 800dc3a:	fa1f f38a 	uxth.w	r3, sl
 800dc3e:	4463      	add	r3, ip
 800dc40:	b2ac      	uxth	r4, r5
 800dc42:	1b1b      	subs	r3, r3, r4
 800dc44:	0c2c      	lsrs	r4, r5, #16
 800dc46:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800dc4a:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800dc4e:	b29b      	uxth	r3, r3
 800dc50:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800dc54:	45c8      	cmp	r8, r9
 800dc56:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800dc5a:	4696      	mov	lr, r2
 800dc5c:	f841 4b04 	str.w	r4, [r1], #4
 800dc60:	d8e7      	bhi.n	800dc32 <__mdiff+0x5c>
 800dc62:	45be      	cmp	lr, r7
 800dc64:	d305      	bcc.n	800dc72 <__mdiff+0x9c>
 800dc66:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800dc6a:	b18b      	cbz	r3, 800dc90 <__mdiff+0xba>
 800dc6c:	6106      	str	r6, [r0, #16]
 800dc6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc72:	f85e 4b04 	ldr.w	r4, [lr], #4
 800dc76:	b2a2      	uxth	r2, r4
 800dc78:	4462      	add	r2, ip
 800dc7a:	1413      	asrs	r3, r2, #16
 800dc7c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800dc80:	b292      	uxth	r2, r2
 800dc82:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800dc86:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800dc8a:	f841 2b04 	str.w	r2, [r1], #4
 800dc8e:	e7e8      	b.n	800dc62 <__mdiff+0x8c>
 800dc90:	3e01      	subs	r6, #1
 800dc92:	e7e8      	b.n	800dc66 <__mdiff+0x90>

0800dc94 <__ulp>:
 800dc94:	4b10      	ldr	r3, [pc, #64]	; (800dcd8 <__ulp+0x44>)
 800dc96:	400b      	ands	r3, r1
 800dc98:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	dd02      	ble.n	800dca6 <__ulp+0x12>
 800dca0:	2000      	movs	r0, #0
 800dca2:	4619      	mov	r1, r3
 800dca4:	4770      	bx	lr
 800dca6:	425b      	negs	r3, r3
 800dca8:	151b      	asrs	r3, r3, #20
 800dcaa:	2b13      	cmp	r3, #19
 800dcac:	f04f 0000 	mov.w	r0, #0
 800dcb0:	f04f 0100 	mov.w	r1, #0
 800dcb4:	dc04      	bgt.n	800dcc0 <__ulp+0x2c>
 800dcb6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800dcba:	fa42 f103 	asr.w	r1, r2, r3
 800dcbe:	4770      	bx	lr
 800dcc0:	2201      	movs	r2, #1
 800dcc2:	3b14      	subs	r3, #20
 800dcc4:	2b1e      	cmp	r3, #30
 800dcc6:	bfce      	itee	gt
 800dcc8:	4613      	movgt	r3, r2
 800dcca:	f1c3 031f 	rsble	r3, r3, #31
 800dcce:	fa02 f303 	lslle.w	r3, r2, r3
 800dcd2:	4618      	mov	r0, r3
 800dcd4:	4770      	bx	lr
 800dcd6:	bf00      	nop
 800dcd8:	7ff00000 	.word	0x7ff00000

0800dcdc <__b2d>:
 800dcdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dce0:	6907      	ldr	r7, [r0, #16]
 800dce2:	f100 0914 	add.w	r9, r0, #20
 800dce6:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800dcea:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800dcee:	f1a7 0804 	sub.w	r8, r7, #4
 800dcf2:	4630      	mov	r0, r6
 800dcf4:	f7ff fdd3 	bl	800d89e <__hi0bits>
 800dcf8:	f1c0 0320 	rsb	r3, r0, #32
 800dcfc:	280a      	cmp	r0, #10
 800dcfe:	600b      	str	r3, [r1, #0]
 800dd00:	491e      	ldr	r1, [pc, #120]	; (800dd7c <__b2d+0xa0>)
 800dd02:	dc17      	bgt.n	800dd34 <__b2d+0x58>
 800dd04:	45c1      	cmp	r9, r8
 800dd06:	bf28      	it	cs
 800dd08:	2200      	movcs	r2, #0
 800dd0a:	f1c0 0e0b 	rsb	lr, r0, #11
 800dd0e:	fa26 f30e 	lsr.w	r3, r6, lr
 800dd12:	bf38      	it	cc
 800dd14:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800dd18:	ea43 0501 	orr.w	r5, r3, r1
 800dd1c:	f100 0315 	add.w	r3, r0, #21
 800dd20:	fa06 f303 	lsl.w	r3, r6, r3
 800dd24:	fa22 f20e 	lsr.w	r2, r2, lr
 800dd28:	ea43 0402 	orr.w	r4, r3, r2
 800dd2c:	4620      	mov	r0, r4
 800dd2e:	4629      	mov	r1, r5
 800dd30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dd34:	45c1      	cmp	r9, r8
 800dd36:	bf3a      	itte	cc
 800dd38:	f1a7 0808 	subcc.w	r8, r7, #8
 800dd3c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800dd40:	2200      	movcs	r2, #0
 800dd42:	f1b0 030b 	subs.w	r3, r0, #11
 800dd46:	d015      	beq.n	800dd74 <__b2d+0x98>
 800dd48:	409e      	lsls	r6, r3
 800dd4a:	f1c3 0720 	rsb	r7, r3, #32
 800dd4e:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 800dd52:	fa22 f107 	lsr.w	r1, r2, r7
 800dd56:	45c8      	cmp	r8, r9
 800dd58:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 800dd5c:	ea46 0501 	orr.w	r5, r6, r1
 800dd60:	bf94      	ite	ls
 800dd62:	2100      	movls	r1, #0
 800dd64:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800dd68:	fa02 f003 	lsl.w	r0, r2, r3
 800dd6c:	40f9      	lsrs	r1, r7
 800dd6e:	ea40 0401 	orr.w	r4, r0, r1
 800dd72:	e7db      	b.n	800dd2c <__b2d+0x50>
 800dd74:	ea46 0501 	orr.w	r5, r6, r1
 800dd78:	4614      	mov	r4, r2
 800dd7a:	e7d7      	b.n	800dd2c <__b2d+0x50>
 800dd7c:	3ff00000 	.word	0x3ff00000

0800dd80 <__d2b>:
 800dd80:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800dd84:	461c      	mov	r4, r3
 800dd86:	2101      	movs	r1, #1
 800dd88:	4690      	mov	r8, r2
 800dd8a:	9e08      	ldr	r6, [sp, #32]
 800dd8c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800dd8e:	f7ff fcc2 	bl	800d716 <_Balloc>
 800dd92:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800dd96:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800dd9a:	4607      	mov	r7, r0
 800dd9c:	bb34      	cbnz	r4, 800ddec <__d2b+0x6c>
 800dd9e:	9201      	str	r2, [sp, #4]
 800dda0:	f1b8 0f00 	cmp.w	r8, #0
 800dda4:	d027      	beq.n	800ddf6 <__d2b+0x76>
 800dda6:	a802      	add	r0, sp, #8
 800dda8:	f840 8d08 	str.w	r8, [r0, #-8]!
 800ddac:	f7ff fd96 	bl	800d8dc <__lo0bits>
 800ddb0:	9900      	ldr	r1, [sp, #0]
 800ddb2:	b1f0      	cbz	r0, 800ddf2 <__d2b+0x72>
 800ddb4:	9a01      	ldr	r2, [sp, #4]
 800ddb6:	f1c0 0320 	rsb	r3, r0, #32
 800ddba:	fa02 f303 	lsl.w	r3, r2, r3
 800ddbe:	430b      	orrs	r3, r1
 800ddc0:	40c2      	lsrs	r2, r0
 800ddc2:	617b      	str	r3, [r7, #20]
 800ddc4:	9201      	str	r2, [sp, #4]
 800ddc6:	9b01      	ldr	r3, [sp, #4]
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	bf14      	ite	ne
 800ddcc:	2102      	movne	r1, #2
 800ddce:	2101      	moveq	r1, #1
 800ddd0:	61bb      	str	r3, [r7, #24]
 800ddd2:	6139      	str	r1, [r7, #16]
 800ddd4:	b1c4      	cbz	r4, 800de08 <__d2b+0x88>
 800ddd6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800ddda:	4404      	add	r4, r0
 800dddc:	6034      	str	r4, [r6, #0]
 800ddde:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800dde2:	6028      	str	r0, [r5, #0]
 800dde4:	4638      	mov	r0, r7
 800dde6:	b002      	add	sp, #8
 800dde8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ddec:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800ddf0:	e7d5      	b.n	800dd9e <__d2b+0x1e>
 800ddf2:	6179      	str	r1, [r7, #20]
 800ddf4:	e7e7      	b.n	800ddc6 <__d2b+0x46>
 800ddf6:	a801      	add	r0, sp, #4
 800ddf8:	f7ff fd70 	bl	800d8dc <__lo0bits>
 800ddfc:	2101      	movs	r1, #1
 800ddfe:	9b01      	ldr	r3, [sp, #4]
 800de00:	6139      	str	r1, [r7, #16]
 800de02:	617b      	str	r3, [r7, #20]
 800de04:	3020      	adds	r0, #32
 800de06:	e7e5      	b.n	800ddd4 <__d2b+0x54>
 800de08:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800de0c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800de10:	6030      	str	r0, [r6, #0]
 800de12:	6918      	ldr	r0, [r3, #16]
 800de14:	f7ff fd43 	bl	800d89e <__hi0bits>
 800de18:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800de1c:	e7e1      	b.n	800dde2 <__d2b+0x62>

0800de1e <__ratio>:
 800de1e:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800de22:	4688      	mov	r8, r1
 800de24:	4669      	mov	r1, sp
 800de26:	4681      	mov	r9, r0
 800de28:	f7ff ff58 	bl	800dcdc <__b2d>
 800de2c:	460d      	mov	r5, r1
 800de2e:	4604      	mov	r4, r0
 800de30:	a901      	add	r1, sp, #4
 800de32:	4640      	mov	r0, r8
 800de34:	f7ff ff52 	bl	800dcdc <__b2d>
 800de38:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800de3c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800de40:	9e00      	ldr	r6, [sp, #0]
 800de42:	1a9a      	subs	r2, r3, r2
 800de44:	9b01      	ldr	r3, [sp, #4]
 800de46:	1af3      	subs	r3, r6, r3
 800de48:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	bfd6      	itet	le
 800de50:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800de54:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 800de58:	eb01 5103 	addle.w	r1, r1, r3, lsl #20
 800de5c:	4602      	mov	r2, r0
 800de5e:	460b      	mov	r3, r1
 800de60:	4620      	mov	r0, r4
 800de62:	4629      	mov	r1, r5
 800de64:	f7f2 fc68 	bl	8000738 <__aeabi_ddiv>
 800de68:	b002      	add	sp, #8
 800de6a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

0800de6e <__copybits>:
 800de6e:	3901      	subs	r1, #1
 800de70:	b510      	push	{r4, lr}
 800de72:	1149      	asrs	r1, r1, #5
 800de74:	6914      	ldr	r4, [r2, #16]
 800de76:	3101      	adds	r1, #1
 800de78:	f102 0314 	add.w	r3, r2, #20
 800de7c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800de80:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800de84:	42a3      	cmp	r3, r4
 800de86:	4602      	mov	r2, r0
 800de88:	d303      	bcc.n	800de92 <__copybits+0x24>
 800de8a:	2300      	movs	r3, #0
 800de8c:	428a      	cmp	r2, r1
 800de8e:	d305      	bcc.n	800de9c <__copybits+0x2e>
 800de90:	bd10      	pop	{r4, pc}
 800de92:	f853 2b04 	ldr.w	r2, [r3], #4
 800de96:	f840 2b04 	str.w	r2, [r0], #4
 800de9a:	e7f3      	b.n	800de84 <__copybits+0x16>
 800de9c:	f842 3b04 	str.w	r3, [r2], #4
 800dea0:	e7f4      	b.n	800de8c <__copybits+0x1e>

0800dea2 <__any_on>:
 800dea2:	f100 0214 	add.w	r2, r0, #20
 800dea6:	6900      	ldr	r0, [r0, #16]
 800dea8:	114b      	asrs	r3, r1, #5
 800deaa:	4298      	cmp	r0, r3
 800deac:	b510      	push	{r4, lr}
 800deae:	db11      	blt.n	800ded4 <__any_on+0x32>
 800deb0:	dd0a      	ble.n	800dec8 <__any_on+0x26>
 800deb2:	f011 011f 	ands.w	r1, r1, #31
 800deb6:	d007      	beq.n	800dec8 <__any_on+0x26>
 800deb8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800debc:	fa24 f001 	lsr.w	r0, r4, r1
 800dec0:	fa00 f101 	lsl.w	r1, r0, r1
 800dec4:	428c      	cmp	r4, r1
 800dec6:	d10b      	bne.n	800dee0 <__any_on+0x3e>
 800dec8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800decc:	4293      	cmp	r3, r2
 800dece:	d803      	bhi.n	800ded8 <__any_on+0x36>
 800ded0:	2000      	movs	r0, #0
 800ded2:	bd10      	pop	{r4, pc}
 800ded4:	4603      	mov	r3, r0
 800ded6:	e7f7      	b.n	800dec8 <__any_on+0x26>
 800ded8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dedc:	2900      	cmp	r1, #0
 800dede:	d0f5      	beq.n	800decc <__any_on+0x2a>
 800dee0:	2001      	movs	r0, #1
 800dee2:	bd10      	pop	{r4, pc}

0800dee4 <_calloc_r>:
 800dee4:	b538      	push	{r3, r4, r5, lr}
 800dee6:	fb02 f401 	mul.w	r4, r2, r1
 800deea:	4621      	mov	r1, r4
 800deec:	f000 f808 	bl	800df00 <_malloc_r>
 800def0:	4605      	mov	r5, r0
 800def2:	b118      	cbz	r0, 800defc <_calloc_r+0x18>
 800def4:	4622      	mov	r2, r4
 800def6:	2100      	movs	r1, #0
 800def8:	f7fe f8ef 	bl	800c0da <memset>
 800defc:	4628      	mov	r0, r5
 800defe:	bd38      	pop	{r3, r4, r5, pc}

0800df00 <_malloc_r>:
 800df00:	b570      	push	{r4, r5, r6, lr}
 800df02:	1ccd      	adds	r5, r1, #3
 800df04:	f025 0503 	bic.w	r5, r5, #3
 800df08:	3508      	adds	r5, #8
 800df0a:	2d0c      	cmp	r5, #12
 800df0c:	bf38      	it	cc
 800df0e:	250c      	movcc	r5, #12
 800df10:	2d00      	cmp	r5, #0
 800df12:	4606      	mov	r6, r0
 800df14:	db01      	blt.n	800df1a <_malloc_r+0x1a>
 800df16:	42a9      	cmp	r1, r5
 800df18:	d903      	bls.n	800df22 <_malloc_r+0x22>
 800df1a:	230c      	movs	r3, #12
 800df1c:	6033      	str	r3, [r6, #0]
 800df1e:	2000      	movs	r0, #0
 800df20:	bd70      	pop	{r4, r5, r6, pc}
 800df22:	f000 ff1f 	bl	800ed64 <__malloc_lock>
 800df26:	4a23      	ldr	r2, [pc, #140]	; (800dfb4 <_malloc_r+0xb4>)
 800df28:	6814      	ldr	r4, [r2, #0]
 800df2a:	4621      	mov	r1, r4
 800df2c:	b991      	cbnz	r1, 800df54 <_malloc_r+0x54>
 800df2e:	4c22      	ldr	r4, [pc, #136]	; (800dfb8 <_malloc_r+0xb8>)
 800df30:	6823      	ldr	r3, [r4, #0]
 800df32:	b91b      	cbnz	r3, 800df3c <_malloc_r+0x3c>
 800df34:	4630      	mov	r0, r6
 800df36:	f000 fc67 	bl	800e808 <_sbrk_r>
 800df3a:	6020      	str	r0, [r4, #0]
 800df3c:	4629      	mov	r1, r5
 800df3e:	4630      	mov	r0, r6
 800df40:	f000 fc62 	bl	800e808 <_sbrk_r>
 800df44:	1c43      	adds	r3, r0, #1
 800df46:	d126      	bne.n	800df96 <_malloc_r+0x96>
 800df48:	230c      	movs	r3, #12
 800df4a:	4630      	mov	r0, r6
 800df4c:	6033      	str	r3, [r6, #0]
 800df4e:	f000 ff0a 	bl	800ed66 <__malloc_unlock>
 800df52:	e7e4      	b.n	800df1e <_malloc_r+0x1e>
 800df54:	680b      	ldr	r3, [r1, #0]
 800df56:	1b5b      	subs	r3, r3, r5
 800df58:	d41a      	bmi.n	800df90 <_malloc_r+0x90>
 800df5a:	2b0b      	cmp	r3, #11
 800df5c:	d90f      	bls.n	800df7e <_malloc_r+0x7e>
 800df5e:	600b      	str	r3, [r1, #0]
 800df60:	18cc      	adds	r4, r1, r3
 800df62:	50cd      	str	r5, [r1, r3]
 800df64:	4630      	mov	r0, r6
 800df66:	f000 fefe 	bl	800ed66 <__malloc_unlock>
 800df6a:	f104 000b 	add.w	r0, r4, #11
 800df6e:	1d23      	adds	r3, r4, #4
 800df70:	f020 0007 	bic.w	r0, r0, #7
 800df74:	1ac3      	subs	r3, r0, r3
 800df76:	d01b      	beq.n	800dfb0 <_malloc_r+0xb0>
 800df78:	425a      	negs	r2, r3
 800df7a:	50e2      	str	r2, [r4, r3]
 800df7c:	bd70      	pop	{r4, r5, r6, pc}
 800df7e:	428c      	cmp	r4, r1
 800df80:	bf0b      	itete	eq
 800df82:	6863      	ldreq	r3, [r4, #4]
 800df84:	684b      	ldrne	r3, [r1, #4]
 800df86:	6013      	streq	r3, [r2, #0]
 800df88:	6063      	strne	r3, [r4, #4]
 800df8a:	bf18      	it	ne
 800df8c:	460c      	movne	r4, r1
 800df8e:	e7e9      	b.n	800df64 <_malloc_r+0x64>
 800df90:	460c      	mov	r4, r1
 800df92:	6849      	ldr	r1, [r1, #4]
 800df94:	e7ca      	b.n	800df2c <_malloc_r+0x2c>
 800df96:	1cc4      	adds	r4, r0, #3
 800df98:	f024 0403 	bic.w	r4, r4, #3
 800df9c:	42a0      	cmp	r0, r4
 800df9e:	d005      	beq.n	800dfac <_malloc_r+0xac>
 800dfa0:	1a21      	subs	r1, r4, r0
 800dfa2:	4630      	mov	r0, r6
 800dfa4:	f000 fc30 	bl	800e808 <_sbrk_r>
 800dfa8:	3001      	adds	r0, #1
 800dfaa:	d0cd      	beq.n	800df48 <_malloc_r+0x48>
 800dfac:	6025      	str	r5, [r4, #0]
 800dfae:	e7d9      	b.n	800df64 <_malloc_r+0x64>
 800dfb0:	bd70      	pop	{r4, r5, r6, pc}
 800dfb2:	bf00      	nop
 800dfb4:	20001708 	.word	0x20001708
 800dfb8:	2000170c 	.word	0x2000170c

0800dfbc <__ssputs_r>:
 800dfbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dfc0:	688e      	ldr	r6, [r1, #8]
 800dfc2:	4682      	mov	sl, r0
 800dfc4:	429e      	cmp	r6, r3
 800dfc6:	460c      	mov	r4, r1
 800dfc8:	4691      	mov	r9, r2
 800dfca:	4698      	mov	r8, r3
 800dfcc:	d835      	bhi.n	800e03a <__ssputs_r+0x7e>
 800dfce:	898a      	ldrh	r2, [r1, #12]
 800dfd0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dfd4:	d031      	beq.n	800e03a <__ssputs_r+0x7e>
 800dfd6:	2302      	movs	r3, #2
 800dfd8:	6825      	ldr	r5, [r4, #0]
 800dfda:	6909      	ldr	r1, [r1, #16]
 800dfdc:	1a6f      	subs	r7, r5, r1
 800dfde:	6965      	ldr	r5, [r4, #20]
 800dfe0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dfe4:	fb95 f5f3 	sdiv	r5, r5, r3
 800dfe8:	f108 0301 	add.w	r3, r8, #1
 800dfec:	443b      	add	r3, r7
 800dfee:	429d      	cmp	r5, r3
 800dff0:	bf38      	it	cc
 800dff2:	461d      	movcc	r5, r3
 800dff4:	0553      	lsls	r3, r2, #21
 800dff6:	d531      	bpl.n	800e05c <__ssputs_r+0xa0>
 800dff8:	4629      	mov	r1, r5
 800dffa:	f7ff ff81 	bl	800df00 <_malloc_r>
 800dffe:	4606      	mov	r6, r0
 800e000:	b950      	cbnz	r0, 800e018 <__ssputs_r+0x5c>
 800e002:	230c      	movs	r3, #12
 800e004:	f8ca 3000 	str.w	r3, [sl]
 800e008:	89a3      	ldrh	r3, [r4, #12]
 800e00a:	f04f 30ff 	mov.w	r0, #4294967295
 800e00e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e012:	81a3      	strh	r3, [r4, #12]
 800e014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e018:	463a      	mov	r2, r7
 800e01a:	6921      	ldr	r1, [r4, #16]
 800e01c:	f7fe f852 	bl	800c0c4 <memcpy>
 800e020:	89a3      	ldrh	r3, [r4, #12]
 800e022:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e026:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e02a:	81a3      	strh	r3, [r4, #12]
 800e02c:	6126      	str	r6, [r4, #16]
 800e02e:	443e      	add	r6, r7
 800e030:	6026      	str	r6, [r4, #0]
 800e032:	4646      	mov	r6, r8
 800e034:	6165      	str	r5, [r4, #20]
 800e036:	1bed      	subs	r5, r5, r7
 800e038:	60a5      	str	r5, [r4, #8]
 800e03a:	4546      	cmp	r6, r8
 800e03c:	bf28      	it	cs
 800e03e:	4646      	movcs	r6, r8
 800e040:	4649      	mov	r1, r9
 800e042:	4632      	mov	r2, r6
 800e044:	6820      	ldr	r0, [r4, #0]
 800e046:	f000 fe73 	bl	800ed30 <memmove>
 800e04a:	68a3      	ldr	r3, [r4, #8]
 800e04c:	2000      	movs	r0, #0
 800e04e:	1b9b      	subs	r3, r3, r6
 800e050:	60a3      	str	r3, [r4, #8]
 800e052:	6823      	ldr	r3, [r4, #0]
 800e054:	441e      	add	r6, r3
 800e056:	6026      	str	r6, [r4, #0]
 800e058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e05c:	462a      	mov	r2, r5
 800e05e:	f000 fecf 	bl	800ee00 <_realloc_r>
 800e062:	4606      	mov	r6, r0
 800e064:	2800      	cmp	r0, #0
 800e066:	d1e1      	bne.n	800e02c <__ssputs_r+0x70>
 800e068:	6921      	ldr	r1, [r4, #16]
 800e06a:	4650      	mov	r0, sl
 800e06c:	f000 fe7c 	bl	800ed68 <_free_r>
 800e070:	e7c7      	b.n	800e002 <__ssputs_r+0x46>
	...

0800e074 <_svfiprintf_r>:
 800e074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e078:	b09d      	sub	sp, #116	; 0x74
 800e07a:	9303      	str	r3, [sp, #12]
 800e07c:	898b      	ldrh	r3, [r1, #12]
 800e07e:	4680      	mov	r8, r0
 800e080:	061c      	lsls	r4, r3, #24
 800e082:	460d      	mov	r5, r1
 800e084:	4616      	mov	r6, r2
 800e086:	d50f      	bpl.n	800e0a8 <_svfiprintf_r+0x34>
 800e088:	690b      	ldr	r3, [r1, #16]
 800e08a:	b96b      	cbnz	r3, 800e0a8 <_svfiprintf_r+0x34>
 800e08c:	2140      	movs	r1, #64	; 0x40
 800e08e:	f7ff ff37 	bl	800df00 <_malloc_r>
 800e092:	6028      	str	r0, [r5, #0]
 800e094:	6128      	str	r0, [r5, #16]
 800e096:	b928      	cbnz	r0, 800e0a4 <_svfiprintf_r+0x30>
 800e098:	230c      	movs	r3, #12
 800e09a:	f8c8 3000 	str.w	r3, [r8]
 800e09e:	f04f 30ff 	mov.w	r0, #4294967295
 800e0a2:	e0c4      	b.n	800e22e <_svfiprintf_r+0x1ba>
 800e0a4:	2340      	movs	r3, #64	; 0x40
 800e0a6:	616b      	str	r3, [r5, #20]
 800e0a8:	2300      	movs	r3, #0
 800e0aa:	9309      	str	r3, [sp, #36]	; 0x24
 800e0ac:	2320      	movs	r3, #32
 800e0ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e0b2:	2330      	movs	r3, #48	; 0x30
 800e0b4:	f04f 0b01 	mov.w	fp, #1
 800e0b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e0bc:	4637      	mov	r7, r6
 800e0be:	463c      	mov	r4, r7
 800e0c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d13c      	bne.n	800e142 <_svfiprintf_r+0xce>
 800e0c8:	ebb7 0a06 	subs.w	sl, r7, r6
 800e0cc:	d00b      	beq.n	800e0e6 <_svfiprintf_r+0x72>
 800e0ce:	4653      	mov	r3, sl
 800e0d0:	4632      	mov	r2, r6
 800e0d2:	4629      	mov	r1, r5
 800e0d4:	4640      	mov	r0, r8
 800e0d6:	f7ff ff71 	bl	800dfbc <__ssputs_r>
 800e0da:	3001      	adds	r0, #1
 800e0dc:	f000 80a2 	beq.w	800e224 <_svfiprintf_r+0x1b0>
 800e0e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0e2:	4453      	add	r3, sl
 800e0e4:	9309      	str	r3, [sp, #36]	; 0x24
 800e0e6:	783b      	ldrb	r3, [r7, #0]
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	f000 809b 	beq.w	800e224 <_svfiprintf_r+0x1b0>
 800e0ee:	2300      	movs	r3, #0
 800e0f0:	f04f 32ff 	mov.w	r2, #4294967295
 800e0f4:	9304      	str	r3, [sp, #16]
 800e0f6:	9307      	str	r3, [sp, #28]
 800e0f8:	9205      	str	r2, [sp, #20]
 800e0fa:	9306      	str	r3, [sp, #24]
 800e0fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e100:	931a      	str	r3, [sp, #104]	; 0x68
 800e102:	2205      	movs	r2, #5
 800e104:	7821      	ldrb	r1, [r4, #0]
 800e106:	4850      	ldr	r0, [pc, #320]	; (800e248 <_svfiprintf_r+0x1d4>)
 800e108:	f000 fe04 	bl	800ed14 <memchr>
 800e10c:	1c67      	adds	r7, r4, #1
 800e10e:	9b04      	ldr	r3, [sp, #16]
 800e110:	b9d8      	cbnz	r0, 800e14a <_svfiprintf_r+0xd6>
 800e112:	06d9      	lsls	r1, r3, #27
 800e114:	bf44      	itt	mi
 800e116:	2220      	movmi	r2, #32
 800e118:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e11c:	071a      	lsls	r2, r3, #28
 800e11e:	bf44      	itt	mi
 800e120:	222b      	movmi	r2, #43	; 0x2b
 800e122:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e126:	7822      	ldrb	r2, [r4, #0]
 800e128:	2a2a      	cmp	r2, #42	; 0x2a
 800e12a:	d016      	beq.n	800e15a <_svfiprintf_r+0xe6>
 800e12c:	2100      	movs	r1, #0
 800e12e:	200a      	movs	r0, #10
 800e130:	9a07      	ldr	r2, [sp, #28]
 800e132:	4627      	mov	r7, r4
 800e134:	783b      	ldrb	r3, [r7, #0]
 800e136:	3401      	adds	r4, #1
 800e138:	3b30      	subs	r3, #48	; 0x30
 800e13a:	2b09      	cmp	r3, #9
 800e13c:	d950      	bls.n	800e1e0 <_svfiprintf_r+0x16c>
 800e13e:	b1c9      	cbz	r1, 800e174 <_svfiprintf_r+0x100>
 800e140:	e011      	b.n	800e166 <_svfiprintf_r+0xf2>
 800e142:	2b25      	cmp	r3, #37	; 0x25
 800e144:	d0c0      	beq.n	800e0c8 <_svfiprintf_r+0x54>
 800e146:	4627      	mov	r7, r4
 800e148:	e7b9      	b.n	800e0be <_svfiprintf_r+0x4a>
 800e14a:	4a3f      	ldr	r2, [pc, #252]	; (800e248 <_svfiprintf_r+0x1d4>)
 800e14c:	463c      	mov	r4, r7
 800e14e:	1a80      	subs	r0, r0, r2
 800e150:	fa0b f000 	lsl.w	r0, fp, r0
 800e154:	4318      	orrs	r0, r3
 800e156:	9004      	str	r0, [sp, #16]
 800e158:	e7d3      	b.n	800e102 <_svfiprintf_r+0x8e>
 800e15a:	9a03      	ldr	r2, [sp, #12]
 800e15c:	1d11      	adds	r1, r2, #4
 800e15e:	6812      	ldr	r2, [r2, #0]
 800e160:	9103      	str	r1, [sp, #12]
 800e162:	2a00      	cmp	r2, #0
 800e164:	db01      	blt.n	800e16a <_svfiprintf_r+0xf6>
 800e166:	9207      	str	r2, [sp, #28]
 800e168:	e004      	b.n	800e174 <_svfiprintf_r+0x100>
 800e16a:	4252      	negs	r2, r2
 800e16c:	f043 0302 	orr.w	r3, r3, #2
 800e170:	9207      	str	r2, [sp, #28]
 800e172:	9304      	str	r3, [sp, #16]
 800e174:	783b      	ldrb	r3, [r7, #0]
 800e176:	2b2e      	cmp	r3, #46	; 0x2e
 800e178:	d10d      	bne.n	800e196 <_svfiprintf_r+0x122>
 800e17a:	787b      	ldrb	r3, [r7, #1]
 800e17c:	1c79      	adds	r1, r7, #1
 800e17e:	2b2a      	cmp	r3, #42	; 0x2a
 800e180:	d132      	bne.n	800e1e8 <_svfiprintf_r+0x174>
 800e182:	9b03      	ldr	r3, [sp, #12]
 800e184:	3702      	adds	r7, #2
 800e186:	1d1a      	adds	r2, r3, #4
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	9203      	str	r2, [sp, #12]
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	bfb8      	it	lt
 800e190:	f04f 33ff 	movlt.w	r3, #4294967295
 800e194:	9305      	str	r3, [sp, #20]
 800e196:	4c2d      	ldr	r4, [pc, #180]	; (800e24c <_svfiprintf_r+0x1d8>)
 800e198:	2203      	movs	r2, #3
 800e19a:	7839      	ldrb	r1, [r7, #0]
 800e19c:	4620      	mov	r0, r4
 800e19e:	f000 fdb9 	bl	800ed14 <memchr>
 800e1a2:	b138      	cbz	r0, 800e1b4 <_svfiprintf_r+0x140>
 800e1a4:	2340      	movs	r3, #64	; 0x40
 800e1a6:	1b00      	subs	r0, r0, r4
 800e1a8:	fa03 f000 	lsl.w	r0, r3, r0
 800e1ac:	9b04      	ldr	r3, [sp, #16]
 800e1ae:	3701      	adds	r7, #1
 800e1b0:	4303      	orrs	r3, r0
 800e1b2:	9304      	str	r3, [sp, #16]
 800e1b4:	7839      	ldrb	r1, [r7, #0]
 800e1b6:	2206      	movs	r2, #6
 800e1b8:	4825      	ldr	r0, [pc, #148]	; (800e250 <_svfiprintf_r+0x1dc>)
 800e1ba:	1c7e      	adds	r6, r7, #1
 800e1bc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e1c0:	f000 fda8 	bl	800ed14 <memchr>
 800e1c4:	2800      	cmp	r0, #0
 800e1c6:	d035      	beq.n	800e234 <_svfiprintf_r+0x1c0>
 800e1c8:	4b22      	ldr	r3, [pc, #136]	; (800e254 <_svfiprintf_r+0x1e0>)
 800e1ca:	b9fb      	cbnz	r3, 800e20c <_svfiprintf_r+0x198>
 800e1cc:	9b03      	ldr	r3, [sp, #12]
 800e1ce:	3307      	adds	r3, #7
 800e1d0:	f023 0307 	bic.w	r3, r3, #7
 800e1d4:	3308      	adds	r3, #8
 800e1d6:	9303      	str	r3, [sp, #12]
 800e1d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e1da:	444b      	add	r3, r9
 800e1dc:	9309      	str	r3, [sp, #36]	; 0x24
 800e1de:	e76d      	b.n	800e0bc <_svfiprintf_r+0x48>
 800e1e0:	fb00 3202 	mla	r2, r0, r2, r3
 800e1e4:	2101      	movs	r1, #1
 800e1e6:	e7a4      	b.n	800e132 <_svfiprintf_r+0xbe>
 800e1e8:	2300      	movs	r3, #0
 800e1ea:	240a      	movs	r4, #10
 800e1ec:	4618      	mov	r0, r3
 800e1ee:	9305      	str	r3, [sp, #20]
 800e1f0:	460f      	mov	r7, r1
 800e1f2:	783a      	ldrb	r2, [r7, #0]
 800e1f4:	3101      	adds	r1, #1
 800e1f6:	3a30      	subs	r2, #48	; 0x30
 800e1f8:	2a09      	cmp	r2, #9
 800e1fa:	d903      	bls.n	800e204 <_svfiprintf_r+0x190>
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	d0ca      	beq.n	800e196 <_svfiprintf_r+0x122>
 800e200:	9005      	str	r0, [sp, #20]
 800e202:	e7c8      	b.n	800e196 <_svfiprintf_r+0x122>
 800e204:	fb04 2000 	mla	r0, r4, r0, r2
 800e208:	2301      	movs	r3, #1
 800e20a:	e7f1      	b.n	800e1f0 <_svfiprintf_r+0x17c>
 800e20c:	ab03      	add	r3, sp, #12
 800e20e:	9300      	str	r3, [sp, #0]
 800e210:	462a      	mov	r2, r5
 800e212:	4b11      	ldr	r3, [pc, #68]	; (800e258 <_svfiprintf_r+0x1e4>)
 800e214:	a904      	add	r1, sp, #16
 800e216:	4640      	mov	r0, r8
 800e218:	f3af 8000 	nop.w
 800e21c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800e220:	4681      	mov	r9, r0
 800e222:	d1d9      	bne.n	800e1d8 <_svfiprintf_r+0x164>
 800e224:	89ab      	ldrh	r3, [r5, #12]
 800e226:	065b      	lsls	r3, r3, #25
 800e228:	f53f af39 	bmi.w	800e09e <_svfiprintf_r+0x2a>
 800e22c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e22e:	b01d      	add	sp, #116	; 0x74
 800e230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e234:	ab03      	add	r3, sp, #12
 800e236:	9300      	str	r3, [sp, #0]
 800e238:	462a      	mov	r2, r5
 800e23a:	4b07      	ldr	r3, [pc, #28]	; (800e258 <_svfiprintf_r+0x1e4>)
 800e23c:	a904      	add	r1, sp, #16
 800e23e:	4640      	mov	r0, r8
 800e240:	f000 f9c2 	bl	800e5c8 <_printf_i>
 800e244:	e7ea      	b.n	800e21c <_svfiprintf_r+0x1a8>
 800e246:	bf00      	nop
 800e248:	0800f484 	.word	0x0800f484
 800e24c:	0800f48a 	.word	0x0800f48a
 800e250:	0800f48e 	.word	0x0800f48e
 800e254:	00000000 	.word	0x00000000
 800e258:	0800dfbd 	.word	0x0800dfbd

0800e25c <__sfputc_r>:
 800e25c:	6893      	ldr	r3, [r2, #8]
 800e25e:	b410      	push	{r4}
 800e260:	3b01      	subs	r3, #1
 800e262:	2b00      	cmp	r3, #0
 800e264:	6093      	str	r3, [r2, #8]
 800e266:	da08      	bge.n	800e27a <__sfputc_r+0x1e>
 800e268:	6994      	ldr	r4, [r2, #24]
 800e26a:	42a3      	cmp	r3, r4
 800e26c:	db02      	blt.n	800e274 <__sfputc_r+0x18>
 800e26e:	b2cb      	uxtb	r3, r1
 800e270:	2b0a      	cmp	r3, #10
 800e272:	d102      	bne.n	800e27a <__sfputc_r+0x1e>
 800e274:	bc10      	pop	{r4}
 800e276:	f000 bb2d 	b.w	800e8d4 <__swbuf_r>
 800e27a:	6813      	ldr	r3, [r2, #0]
 800e27c:	1c58      	adds	r0, r3, #1
 800e27e:	6010      	str	r0, [r2, #0]
 800e280:	7019      	strb	r1, [r3, #0]
 800e282:	b2c8      	uxtb	r0, r1
 800e284:	bc10      	pop	{r4}
 800e286:	4770      	bx	lr

0800e288 <__sfputs_r>:
 800e288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e28a:	4606      	mov	r6, r0
 800e28c:	460f      	mov	r7, r1
 800e28e:	4614      	mov	r4, r2
 800e290:	18d5      	adds	r5, r2, r3
 800e292:	42ac      	cmp	r4, r5
 800e294:	d101      	bne.n	800e29a <__sfputs_r+0x12>
 800e296:	2000      	movs	r0, #0
 800e298:	e007      	b.n	800e2aa <__sfputs_r+0x22>
 800e29a:	463a      	mov	r2, r7
 800e29c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e2a0:	4630      	mov	r0, r6
 800e2a2:	f7ff ffdb 	bl	800e25c <__sfputc_r>
 800e2a6:	1c43      	adds	r3, r0, #1
 800e2a8:	d1f3      	bne.n	800e292 <__sfputs_r+0xa>
 800e2aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e2ac <_vfiprintf_r>:
 800e2ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2b0:	b09d      	sub	sp, #116	; 0x74
 800e2b2:	460c      	mov	r4, r1
 800e2b4:	4617      	mov	r7, r2
 800e2b6:	9303      	str	r3, [sp, #12]
 800e2b8:	4606      	mov	r6, r0
 800e2ba:	b118      	cbz	r0, 800e2c4 <_vfiprintf_r+0x18>
 800e2bc:	6983      	ldr	r3, [r0, #24]
 800e2be:	b90b      	cbnz	r3, 800e2c4 <_vfiprintf_r+0x18>
 800e2c0:	f7fe fe6a 	bl	800cf98 <__sinit>
 800e2c4:	4b7c      	ldr	r3, [pc, #496]	; (800e4b8 <_vfiprintf_r+0x20c>)
 800e2c6:	429c      	cmp	r4, r3
 800e2c8:	d157      	bne.n	800e37a <_vfiprintf_r+0xce>
 800e2ca:	6874      	ldr	r4, [r6, #4]
 800e2cc:	89a3      	ldrh	r3, [r4, #12]
 800e2ce:	0718      	lsls	r0, r3, #28
 800e2d0:	d55d      	bpl.n	800e38e <_vfiprintf_r+0xe2>
 800e2d2:	6923      	ldr	r3, [r4, #16]
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d05a      	beq.n	800e38e <_vfiprintf_r+0xe2>
 800e2d8:	2300      	movs	r3, #0
 800e2da:	9309      	str	r3, [sp, #36]	; 0x24
 800e2dc:	2320      	movs	r3, #32
 800e2de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e2e2:	2330      	movs	r3, #48	; 0x30
 800e2e4:	f04f 0b01 	mov.w	fp, #1
 800e2e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e2ec:	46b8      	mov	r8, r7
 800e2ee:	4645      	mov	r5, r8
 800e2f0:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d155      	bne.n	800e3a4 <_vfiprintf_r+0xf8>
 800e2f8:	ebb8 0a07 	subs.w	sl, r8, r7
 800e2fc:	d00b      	beq.n	800e316 <_vfiprintf_r+0x6a>
 800e2fe:	4653      	mov	r3, sl
 800e300:	463a      	mov	r2, r7
 800e302:	4621      	mov	r1, r4
 800e304:	4630      	mov	r0, r6
 800e306:	f7ff ffbf 	bl	800e288 <__sfputs_r>
 800e30a:	3001      	adds	r0, #1
 800e30c:	f000 80c4 	beq.w	800e498 <_vfiprintf_r+0x1ec>
 800e310:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e312:	4453      	add	r3, sl
 800e314:	9309      	str	r3, [sp, #36]	; 0x24
 800e316:	f898 3000 	ldrb.w	r3, [r8]
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	f000 80bc 	beq.w	800e498 <_vfiprintf_r+0x1ec>
 800e320:	2300      	movs	r3, #0
 800e322:	f04f 32ff 	mov.w	r2, #4294967295
 800e326:	9304      	str	r3, [sp, #16]
 800e328:	9307      	str	r3, [sp, #28]
 800e32a:	9205      	str	r2, [sp, #20]
 800e32c:	9306      	str	r3, [sp, #24]
 800e32e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e332:	931a      	str	r3, [sp, #104]	; 0x68
 800e334:	2205      	movs	r2, #5
 800e336:	7829      	ldrb	r1, [r5, #0]
 800e338:	4860      	ldr	r0, [pc, #384]	; (800e4bc <_vfiprintf_r+0x210>)
 800e33a:	f000 fceb 	bl	800ed14 <memchr>
 800e33e:	f105 0801 	add.w	r8, r5, #1
 800e342:	9b04      	ldr	r3, [sp, #16]
 800e344:	2800      	cmp	r0, #0
 800e346:	d131      	bne.n	800e3ac <_vfiprintf_r+0x100>
 800e348:	06d9      	lsls	r1, r3, #27
 800e34a:	bf44      	itt	mi
 800e34c:	2220      	movmi	r2, #32
 800e34e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e352:	071a      	lsls	r2, r3, #28
 800e354:	bf44      	itt	mi
 800e356:	222b      	movmi	r2, #43	; 0x2b
 800e358:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e35c:	782a      	ldrb	r2, [r5, #0]
 800e35e:	2a2a      	cmp	r2, #42	; 0x2a
 800e360:	d02c      	beq.n	800e3bc <_vfiprintf_r+0x110>
 800e362:	2100      	movs	r1, #0
 800e364:	200a      	movs	r0, #10
 800e366:	9a07      	ldr	r2, [sp, #28]
 800e368:	46a8      	mov	r8, r5
 800e36a:	f898 3000 	ldrb.w	r3, [r8]
 800e36e:	3501      	adds	r5, #1
 800e370:	3b30      	subs	r3, #48	; 0x30
 800e372:	2b09      	cmp	r3, #9
 800e374:	d96d      	bls.n	800e452 <_vfiprintf_r+0x1a6>
 800e376:	b371      	cbz	r1, 800e3d6 <_vfiprintf_r+0x12a>
 800e378:	e026      	b.n	800e3c8 <_vfiprintf_r+0x11c>
 800e37a:	4b51      	ldr	r3, [pc, #324]	; (800e4c0 <_vfiprintf_r+0x214>)
 800e37c:	429c      	cmp	r4, r3
 800e37e:	d101      	bne.n	800e384 <_vfiprintf_r+0xd8>
 800e380:	68b4      	ldr	r4, [r6, #8]
 800e382:	e7a3      	b.n	800e2cc <_vfiprintf_r+0x20>
 800e384:	4b4f      	ldr	r3, [pc, #316]	; (800e4c4 <_vfiprintf_r+0x218>)
 800e386:	429c      	cmp	r4, r3
 800e388:	bf08      	it	eq
 800e38a:	68f4      	ldreq	r4, [r6, #12]
 800e38c:	e79e      	b.n	800e2cc <_vfiprintf_r+0x20>
 800e38e:	4621      	mov	r1, r4
 800e390:	4630      	mov	r0, r6
 800e392:	f000 fb11 	bl	800e9b8 <__swsetup_r>
 800e396:	2800      	cmp	r0, #0
 800e398:	d09e      	beq.n	800e2d8 <_vfiprintf_r+0x2c>
 800e39a:	f04f 30ff 	mov.w	r0, #4294967295
 800e39e:	b01d      	add	sp, #116	; 0x74
 800e3a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3a4:	2b25      	cmp	r3, #37	; 0x25
 800e3a6:	d0a7      	beq.n	800e2f8 <_vfiprintf_r+0x4c>
 800e3a8:	46a8      	mov	r8, r5
 800e3aa:	e7a0      	b.n	800e2ee <_vfiprintf_r+0x42>
 800e3ac:	4a43      	ldr	r2, [pc, #268]	; (800e4bc <_vfiprintf_r+0x210>)
 800e3ae:	4645      	mov	r5, r8
 800e3b0:	1a80      	subs	r0, r0, r2
 800e3b2:	fa0b f000 	lsl.w	r0, fp, r0
 800e3b6:	4318      	orrs	r0, r3
 800e3b8:	9004      	str	r0, [sp, #16]
 800e3ba:	e7bb      	b.n	800e334 <_vfiprintf_r+0x88>
 800e3bc:	9a03      	ldr	r2, [sp, #12]
 800e3be:	1d11      	adds	r1, r2, #4
 800e3c0:	6812      	ldr	r2, [r2, #0]
 800e3c2:	9103      	str	r1, [sp, #12]
 800e3c4:	2a00      	cmp	r2, #0
 800e3c6:	db01      	blt.n	800e3cc <_vfiprintf_r+0x120>
 800e3c8:	9207      	str	r2, [sp, #28]
 800e3ca:	e004      	b.n	800e3d6 <_vfiprintf_r+0x12a>
 800e3cc:	4252      	negs	r2, r2
 800e3ce:	f043 0302 	orr.w	r3, r3, #2
 800e3d2:	9207      	str	r2, [sp, #28]
 800e3d4:	9304      	str	r3, [sp, #16]
 800e3d6:	f898 3000 	ldrb.w	r3, [r8]
 800e3da:	2b2e      	cmp	r3, #46	; 0x2e
 800e3dc:	d110      	bne.n	800e400 <_vfiprintf_r+0x154>
 800e3de:	f898 3001 	ldrb.w	r3, [r8, #1]
 800e3e2:	f108 0101 	add.w	r1, r8, #1
 800e3e6:	2b2a      	cmp	r3, #42	; 0x2a
 800e3e8:	d137      	bne.n	800e45a <_vfiprintf_r+0x1ae>
 800e3ea:	9b03      	ldr	r3, [sp, #12]
 800e3ec:	f108 0802 	add.w	r8, r8, #2
 800e3f0:	1d1a      	adds	r2, r3, #4
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	9203      	str	r2, [sp, #12]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	bfb8      	it	lt
 800e3fa:	f04f 33ff 	movlt.w	r3, #4294967295
 800e3fe:	9305      	str	r3, [sp, #20]
 800e400:	4d31      	ldr	r5, [pc, #196]	; (800e4c8 <_vfiprintf_r+0x21c>)
 800e402:	2203      	movs	r2, #3
 800e404:	f898 1000 	ldrb.w	r1, [r8]
 800e408:	4628      	mov	r0, r5
 800e40a:	f000 fc83 	bl	800ed14 <memchr>
 800e40e:	b140      	cbz	r0, 800e422 <_vfiprintf_r+0x176>
 800e410:	2340      	movs	r3, #64	; 0x40
 800e412:	1b40      	subs	r0, r0, r5
 800e414:	fa03 f000 	lsl.w	r0, r3, r0
 800e418:	9b04      	ldr	r3, [sp, #16]
 800e41a:	f108 0801 	add.w	r8, r8, #1
 800e41e:	4303      	orrs	r3, r0
 800e420:	9304      	str	r3, [sp, #16]
 800e422:	f898 1000 	ldrb.w	r1, [r8]
 800e426:	2206      	movs	r2, #6
 800e428:	4828      	ldr	r0, [pc, #160]	; (800e4cc <_vfiprintf_r+0x220>)
 800e42a:	f108 0701 	add.w	r7, r8, #1
 800e42e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e432:	f000 fc6f 	bl	800ed14 <memchr>
 800e436:	2800      	cmp	r0, #0
 800e438:	d034      	beq.n	800e4a4 <_vfiprintf_r+0x1f8>
 800e43a:	4b25      	ldr	r3, [pc, #148]	; (800e4d0 <_vfiprintf_r+0x224>)
 800e43c:	bb03      	cbnz	r3, 800e480 <_vfiprintf_r+0x1d4>
 800e43e:	9b03      	ldr	r3, [sp, #12]
 800e440:	3307      	adds	r3, #7
 800e442:	f023 0307 	bic.w	r3, r3, #7
 800e446:	3308      	adds	r3, #8
 800e448:	9303      	str	r3, [sp, #12]
 800e44a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e44c:	444b      	add	r3, r9
 800e44e:	9309      	str	r3, [sp, #36]	; 0x24
 800e450:	e74c      	b.n	800e2ec <_vfiprintf_r+0x40>
 800e452:	fb00 3202 	mla	r2, r0, r2, r3
 800e456:	2101      	movs	r1, #1
 800e458:	e786      	b.n	800e368 <_vfiprintf_r+0xbc>
 800e45a:	2300      	movs	r3, #0
 800e45c:	250a      	movs	r5, #10
 800e45e:	4618      	mov	r0, r3
 800e460:	9305      	str	r3, [sp, #20]
 800e462:	4688      	mov	r8, r1
 800e464:	f898 2000 	ldrb.w	r2, [r8]
 800e468:	3101      	adds	r1, #1
 800e46a:	3a30      	subs	r2, #48	; 0x30
 800e46c:	2a09      	cmp	r2, #9
 800e46e:	d903      	bls.n	800e478 <_vfiprintf_r+0x1cc>
 800e470:	2b00      	cmp	r3, #0
 800e472:	d0c5      	beq.n	800e400 <_vfiprintf_r+0x154>
 800e474:	9005      	str	r0, [sp, #20]
 800e476:	e7c3      	b.n	800e400 <_vfiprintf_r+0x154>
 800e478:	fb05 2000 	mla	r0, r5, r0, r2
 800e47c:	2301      	movs	r3, #1
 800e47e:	e7f0      	b.n	800e462 <_vfiprintf_r+0x1b6>
 800e480:	ab03      	add	r3, sp, #12
 800e482:	9300      	str	r3, [sp, #0]
 800e484:	4622      	mov	r2, r4
 800e486:	4b13      	ldr	r3, [pc, #76]	; (800e4d4 <_vfiprintf_r+0x228>)
 800e488:	a904      	add	r1, sp, #16
 800e48a:	4630      	mov	r0, r6
 800e48c:	f3af 8000 	nop.w
 800e490:	f1b0 3fff 	cmp.w	r0, #4294967295
 800e494:	4681      	mov	r9, r0
 800e496:	d1d8      	bne.n	800e44a <_vfiprintf_r+0x19e>
 800e498:	89a3      	ldrh	r3, [r4, #12]
 800e49a:	065b      	lsls	r3, r3, #25
 800e49c:	f53f af7d 	bmi.w	800e39a <_vfiprintf_r+0xee>
 800e4a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e4a2:	e77c      	b.n	800e39e <_vfiprintf_r+0xf2>
 800e4a4:	ab03      	add	r3, sp, #12
 800e4a6:	9300      	str	r3, [sp, #0]
 800e4a8:	4622      	mov	r2, r4
 800e4aa:	4b0a      	ldr	r3, [pc, #40]	; (800e4d4 <_vfiprintf_r+0x228>)
 800e4ac:	a904      	add	r1, sp, #16
 800e4ae:	4630      	mov	r0, r6
 800e4b0:	f000 f88a 	bl	800e5c8 <_printf_i>
 800e4b4:	e7ec      	b.n	800e490 <_vfiprintf_r+0x1e4>
 800e4b6:	bf00      	nop
 800e4b8:	0800f338 	.word	0x0800f338
 800e4bc:	0800f484 	.word	0x0800f484
 800e4c0:	0800f358 	.word	0x0800f358
 800e4c4:	0800f318 	.word	0x0800f318
 800e4c8:	0800f48a 	.word	0x0800f48a
 800e4cc:	0800f48e 	.word	0x0800f48e
 800e4d0:	00000000 	.word	0x00000000
 800e4d4:	0800e289 	.word	0x0800e289

0800e4d8 <_printf_common>:
 800e4d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e4dc:	4691      	mov	r9, r2
 800e4de:	461f      	mov	r7, r3
 800e4e0:	688a      	ldr	r2, [r1, #8]
 800e4e2:	690b      	ldr	r3, [r1, #16]
 800e4e4:	4606      	mov	r6, r0
 800e4e6:	4293      	cmp	r3, r2
 800e4e8:	bfb8      	it	lt
 800e4ea:	4613      	movlt	r3, r2
 800e4ec:	f8c9 3000 	str.w	r3, [r9]
 800e4f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e4f4:	460c      	mov	r4, r1
 800e4f6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e4fa:	b112      	cbz	r2, 800e502 <_printf_common+0x2a>
 800e4fc:	3301      	adds	r3, #1
 800e4fe:	f8c9 3000 	str.w	r3, [r9]
 800e502:	6823      	ldr	r3, [r4, #0]
 800e504:	0699      	lsls	r1, r3, #26
 800e506:	bf42      	ittt	mi
 800e508:	f8d9 3000 	ldrmi.w	r3, [r9]
 800e50c:	3302      	addmi	r3, #2
 800e50e:	f8c9 3000 	strmi.w	r3, [r9]
 800e512:	6825      	ldr	r5, [r4, #0]
 800e514:	f015 0506 	ands.w	r5, r5, #6
 800e518:	d107      	bne.n	800e52a <_printf_common+0x52>
 800e51a:	f104 0a19 	add.w	sl, r4, #25
 800e51e:	68e3      	ldr	r3, [r4, #12]
 800e520:	f8d9 2000 	ldr.w	r2, [r9]
 800e524:	1a9b      	subs	r3, r3, r2
 800e526:	429d      	cmp	r5, r3
 800e528:	db2a      	blt.n	800e580 <_printf_common+0xa8>
 800e52a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800e52e:	6822      	ldr	r2, [r4, #0]
 800e530:	3300      	adds	r3, #0
 800e532:	bf18      	it	ne
 800e534:	2301      	movne	r3, #1
 800e536:	0692      	lsls	r2, r2, #26
 800e538:	d42f      	bmi.n	800e59a <_printf_common+0xc2>
 800e53a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e53e:	4639      	mov	r1, r7
 800e540:	4630      	mov	r0, r6
 800e542:	47c0      	blx	r8
 800e544:	3001      	adds	r0, #1
 800e546:	d022      	beq.n	800e58e <_printf_common+0xb6>
 800e548:	6823      	ldr	r3, [r4, #0]
 800e54a:	68e5      	ldr	r5, [r4, #12]
 800e54c:	f003 0306 	and.w	r3, r3, #6
 800e550:	2b04      	cmp	r3, #4
 800e552:	bf18      	it	ne
 800e554:	2500      	movne	r5, #0
 800e556:	f8d9 2000 	ldr.w	r2, [r9]
 800e55a:	f04f 0900 	mov.w	r9, #0
 800e55e:	bf08      	it	eq
 800e560:	1aad      	subeq	r5, r5, r2
 800e562:	68a3      	ldr	r3, [r4, #8]
 800e564:	6922      	ldr	r2, [r4, #16]
 800e566:	bf08      	it	eq
 800e568:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e56c:	4293      	cmp	r3, r2
 800e56e:	bfc4      	itt	gt
 800e570:	1a9b      	subgt	r3, r3, r2
 800e572:	18ed      	addgt	r5, r5, r3
 800e574:	341a      	adds	r4, #26
 800e576:	454d      	cmp	r5, r9
 800e578:	d11b      	bne.n	800e5b2 <_printf_common+0xda>
 800e57a:	2000      	movs	r0, #0
 800e57c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e580:	2301      	movs	r3, #1
 800e582:	4652      	mov	r2, sl
 800e584:	4639      	mov	r1, r7
 800e586:	4630      	mov	r0, r6
 800e588:	47c0      	blx	r8
 800e58a:	3001      	adds	r0, #1
 800e58c:	d103      	bne.n	800e596 <_printf_common+0xbe>
 800e58e:	f04f 30ff 	mov.w	r0, #4294967295
 800e592:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e596:	3501      	adds	r5, #1
 800e598:	e7c1      	b.n	800e51e <_printf_common+0x46>
 800e59a:	2030      	movs	r0, #48	; 0x30
 800e59c:	18e1      	adds	r1, r4, r3
 800e59e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e5a2:	1c5a      	adds	r2, r3, #1
 800e5a4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e5a8:	4422      	add	r2, r4
 800e5aa:	3302      	adds	r3, #2
 800e5ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e5b0:	e7c3      	b.n	800e53a <_printf_common+0x62>
 800e5b2:	2301      	movs	r3, #1
 800e5b4:	4622      	mov	r2, r4
 800e5b6:	4639      	mov	r1, r7
 800e5b8:	4630      	mov	r0, r6
 800e5ba:	47c0      	blx	r8
 800e5bc:	3001      	adds	r0, #1
 800e5be:	d0e6      	beq.n	800e58e <_printf_common+0xb6>
 800e5c0:	f109 0901 	add.w	r9, r9, #1
 800e5c4:	e7d7      	b.n	800e576 <_printf_common+0x9e>
	...

0800e5c8 <_printf_i>:
 800e5c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e5cc:	4617      	mov	r7, r2
 800e5ce:	7e0a      	ldrb	r2, [r1, #24]
 800e5d0:	b085      	sub	sp, #20
 800e5d2:	2a6e      	cmp	r2, #110	; 0x6e
 800e5d4:	4698      	mov	r8, r3
 800e5d6:	4606      	mov	r6, r0
 800e5d8:	460c      	mov	r4, r1
 800e5da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e5dc:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800e5e0:	f000 80bc 	beq.w	800e75c <_printf_i+0x194>
 800e5e4:	d81a      	bhi.n	800e61c <_printf_i+0x54>
 800e5e6:	2a63      	cmp	r2, #99	; 0x63
 800e5e8:	d02e      	beq.n	800e648 <_printf_i+0x80>
 800e5ea:	d80a      	bhi.n	800e602 <_printf_i+0x3a>
 800e5ec:	2a00      	cmp	r2, #0
 800e5ee:	f000 80c8 	beq.w	800e782 <_printf_i+0x1ba>
 800e5f2:	2a58      	cmp	r2, #88	; 0x58
 800e5f4:	f000 808a 	beq.w	800e70c <_printf_i+0x144>
 800e5f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e5fc:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800e600:	e02a      	b.n	800e658 <_printf_i+0x90>
 800e602:	2a64      	cmp	r2, #100	; 0x64
 800e604:	d001      	beq.n	800e60a <_printf_i+0x42>
 800e606:	2a69      	cmp	r2, #105	; 0x69
 800e608:	d1f6      	bne.n	800e5f8 <_printf_i+0x30>
 800e60a:	6821      	ldr	r1, [r4, #0]
 800e60c:	681a      	ldr	r2, [r3, #0]
 800e60e:	f011 0f80 	tst.w	r1, #128	; 0x80
 800e612:	d023      	beq.n	800e65c <_printf_i+0x94>
 800e614:	1d11      	adds	r1, r2, #4
 800e616:	6019      	str	r1, [r3, #0]
 800e618:	6813      	ldr	r3, [r2, #0]
 800e61a:	e027      	b.n	800e66c <_printf_i+0xa4>
 800e61c:	2a73      	cmp	r2, #115	; 0x73
 800e61e:	f000 80b4 	beq.w	800e78a <_printf_i+0x1c2>
 800e622:	d808      	bhi.n	800e636 <_printf_i+0x6e>
 800e624:	2a6f      	cmp	r2, #111	; 0x6f
 800e626:	d02a      	beq.n	800e67e <_printf_i+0xb6>
 800e628:	2a70      	cmp	r2, #112	; 0x70
 800e62a:	d1e5      	bne.n	800e5f8 <_printf_i+0x30>
 800e62c:	680a      	ldr	r2, [r1, #0]
 800e62e:	f042 0220 	orr.w	r2, r2, #32
 800e632:	600a      	str	r2, [r1, #0]
 800e634:	e003      	b.n	800e63e <_printf_i+0x76>
 800e636:	2a75      	cmp	r2, #117	; 0x75
 800e638:	d021      	beq.n	800e67e <_printf_i+0xb6>
 800e63a:	2a78      	cmp	r2, #120	; 0x78
 800e63c:	d1dc      	bne.n	800e5f8 <_printf_i+0x30>
 800e63e:	2278      	movs	r2, #120	; 0x78
 800e640:	496f      	ldr	r1, [pc, #444]	; (800e800 <_printf_i+0x238>)
 800e642:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800e646:	e064      	b.n	800e712 <_printf_i+0x14a>
 800e648:	681a      	ldr	r2, [r3, #0]
 800e64a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800e64e:	1d11      	adds	r1, r2, #4
 800e650:	6019      	str	r1, [r3, #0]
 800e652:	6813      	ldr	r3, [r2, #0]
 800e654:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e658:	2301      	movs	r3, #1
 800e65a:	e0a3      	b.n	800e7a4 <_printf_i+0x1dc>
 800e65c:	f011 0f40 	tst.w	r1, #64	; 0x40
 800e660:	f102 0104 	add.w	r1, r2, #4
 800e664:	6019      	str	r1, [r3, #0]
 800e666:	d0d7      	beq.n	800e618 <_printf_i+0x50>
 800e668:	f9b2 3000 	ldrsh.w	r3, [r2]
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	da03      	bge.n	800e678 <_printf_i+0xb0>
 800e670:	222d      	movs	r2, #45	; 0x2d
 800e672:	425b      	negs	r3, r3
 800e674:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800e678:	4962      	ldr	r1, [pc, #392]	; (800e804 <_printf_i+0x23c>)
 800e67a:	220a      	movs	r2, #10
 800e67c:	e017      	b.n	800e6ae <_printf_i+0xe6>
 800e67e:	6820      	ldr	r0, [r4, #0]
 800e680:	6819      	ldr	r1, [r3, #0]
 800e682:	f010 0f80 	tst.w	r0, #128	; 0x80
 800e686:	d003      	beq.n	800e690 <_printf_i+0xc8>
 800e688:	1d08      	adds	r0, r1, #4
 800e68a:	6018      	str	r0, [r3, #0]
 800e68c:	680b      	ldr	r3, [r1, #0]
 800e68e:	e006      	b.n	800e69e <_printf_i+0xd6>
 800e690:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e694:	f101 0004 	add.w	r0, r1, #4
 800e698:	6018      	str	r0, [r3, #0]
 800e69a:	d0f7      	beq.n	800e68c <_printf_i+0xc4>
 800e69c:	880b      	ldrh	r3, [r1, #0]
 800e69e:	2a6f      	cmp	r2, #111	; 0x6f
 800e6a0:	bf14      	ite	ne
 800e6a2:	220a      	movne	r2, #10
 800e6a4:	2208      	moveq	r2, #8
 800e6a6:	4957      	ldr	r1, [pc, #348]	; (800e804 <_printf_i+0x23c>)
 800e6a8:	2000      	movs	r0, #0
 800e6aa:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800e6ae:	6865      	ldr	r5, [r4, #4]
 800e6b0:	2d00      	cmp	r5, #0
 800e6b2:	60a5      	str	r5, [r4, #8]
 800e6b4:	f2c0 809c 	blt.w	800e7f0 <_printf_i+0x228>
 800e6b8:	6820      	ldr	r0, [r4, #0]
 800e6ba:	f020 0004 	bic.w	r0, r0, #4
 800e6be:	6020      	str	r0, [r4, #0]
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d13f      	bne.n	800e744 <_printf_i+0x17c>
 800e6c4:	2d00      	cmp	r5, #0
 800e6c6:	f040 8095 	bne.w	800e7f4 <_printf_i+0x22c>
 800e6ca:	4675      	mov	r5, lr
 800e6cc:	2a08      	cmp	r2, #8
 800e6ce:	d10b      	bne.n	800e6e8 <_printf_i+0x120>
 800e6d0:	6823      	ldr	r3, [r4, #0]
 800e6d2:	07da      	lsls	r2, r3, #31
 800e6d4:	d508      	bpl.n	800e6e8 <_printf_i+0x120>
 800e6d6:	6923      	ldr	r3, [r4, #16]
 800e6d8:	6862      	ldr	r2, [r4, #4]
 800e6da:	429a      	cmp	r2, r3
 800e6dc:	bfde      	ittt	le
 800e6de:	2330      	movle	r3, #48	; 0x30
 800e6e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e6e4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e6e8:	ebae 0305 	sub.w	r3, lr, r5
 800e6ec:	6123      	str	r3, [r4, #16]
 800e6ee:	f8cd 8000 	str.w	r8, [sp]
 800e6f2:	463b      	mov	r3, r7
 800e6f4:	aa03      	add	r2, sp, #12
 800e6f6:	4621      	mov	r1, r4
 800e6f8:	4630      	mov	r0, r6
 800e6fa:	f7ff feed 	bl	800e4d8 <_printf_common>
 800e6fe:	3001      	adds	r0, #1
 800e700:	d155      	bne.n	800e7ae <_printf_i+0x1e6>
 800e702:	f04f 30ff 	mov.w	r0, #4294967295
 800e706:	b005      	add	sp, #20
 800e708:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e70c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800e710:	493c      	ldr	r1, [pc, #240]	; (800e804 <_printf_i+0x23c>)
 800e712:	6822      	ldr	r2, [r4, #0]
 800e714:	6818      	ldr	r0, [r3, #0]
 800e716:	f012 0f80 	tst.w	r2, #128	; 0x80
 800e71a:	f100 0504 	add.w	r5, r0, #4
 800e71e:	601d      	str	r5, [r3, #0]
 800e720:	d001      	beq.n	800e726 <_printf_i+0x15e>
 800e722:	6803      	ldr	r3, [r0, #0]
 800e724:	e002      	b.n	800e72c <_printf_i+0x164>
 800e726:	0655      	lsls	r5, r2, #25
 800e728:	d5fb      	bpl.n	800e722 <_printf_i+0x15a>
 800e72a:	8803      	ldrh	r3, [r0, #0]
 800e72c:	07d0      	lsls	r0, r2, #31
 800e72e:	bf44      	itt	mi
 800e730:	f042 0220 	orrmi.w	r2, r2, #32
 800e734:	6022      	strmi	r2, [r4, #0]
 800e736:	b91b      	cbnz	r3, 800e740 <_printf_i+0x178>
 800e738:	6822      	ldr	r2, [r4, #0]
 800e73a:	f022 0220 	bic.w	r2, r2, #32
 800e73e:	6022      	str	r2, [r4, #0]
 800e740:	2210      	movs	r2, #16
 800e742:	e7b1      	b.n	800e6a8 <_printf_i+0xe0>
 800e744:	4675      	mov	r5, lr
 800e746:	fbb3 f0f2 	udiv	r0, r3, r2
 800e74a:	fb02 3310 	mls	r3, r2, r0, r3
 800e74e:	5ccb      	ldrb	r3, [r1, r3]
 800e750:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800e754:	4603      	mov	r3, r0
 800e756:	2800      	cmp	r0, #0
 800e758:	d1f5      	bne.n	800e746 <_printf_i+0x17e>
 800e75a:	e7b7      	b.n	800e6cc <_printf_i+0x104>
 800e75c:	6808      	ldr	r0, [r1, #0]
 800e75e:	681a      	ldr	r2, [r3, #0]
 800e760:	f010 0f80 	tst.w	r0, #128	; 0x80
 800e764:	6949      	ldr	r1, [r1, #20]
 800e766:	d004      	beq.n	800e772 <_printf_i+0x1aa>
 800e768:	1d10      	adds	r0, r2, #4
 800e76a:	6018      	str	r0, [r3, #0]
 800e76c:	6813      	ldr	r3, [r2, #0]
 800e76e:	6019      	str	r1, [r3, #0]
 800e770:	e007      	b.n	800e782 <_printf_i+0x1ba>
 800e772:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e776:	f102 0004 	add.w	r0, r2, #4
 800e77a:	6018      	str	r0, [r3, #0]
 800e77c:	6813      	ldr	r3, [r2, #0]
 800e77e:	d0f6      	beq.n	800e76e <_printf_i+0x1a6>
 800e780:	8019      	strh	r1, [r3, #0]
 800e782:	2300      	movs	r3, #0
 800e784:	4675      	mov	r5, lr
 800e786:	6123      	str	r3, [r4, #16]
 800e788:	e7b1      	b.n	800e6ee <_printf_i+0x126>
 800e78a:	681a      	ldr	r2, [r3, #0]
 800e78c:	1d11      	adds	r1, r2, #4
 800e78e:	6019      	str	r1, [r3, #0]
 800e790:	6815      	ldr	r5, [r2, #0]
 800e792:	2100      	movs	r1, #0
 800e794:	6862      	ldr	r2, [r4, #4]
 800e796:	4628      	mov	r0, r5
 800e798:	f000 fabc 	bl	800ed14 <memchr>
 800e79c:	b108      	cbz	r0, 800e7a2 <_printf_i+0x1da>
 800e79e:	1b40      	subs	r0, r0, r5
 800e7a0:	6060      	str	r0, [r4, #4]
 800e7a2:	6863      	ldr	r3, [r4, #4]
 800e7a4:	6123      	str	r3, [r4, #16]
 800e7a6:	2300      	movs	r3, #0
 800e7a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e7ac:	e79f      	b.n	800e6ee <_printf_i+0x126>
 800e7ae:	6923      	ldr	r3, [r4, #16]
 800e7b0:	462a      	mov	r2, r5
 800e7b2:	4639      	mov	r1, r7
 800e7b4:	4630      	mov	r0, r6
 800e7b6:	47c0      	blx	r8
 800e7b8:	3001      	adds	r0, #1
 800e7ba:	d0a2      	beq.n	800e702 <_printf_i+0x13a>
 800e7bc:	6823      	ldr	r3, [r4, #0]
 800e7be:	079b      	lsls	r3, r3, #30
 800e7c0:	d507      	bpl.n	800e7d2 <_printf_i+0x20a>
 800e7c2:	2500      	movs	r5, #0
 800e7c4:	f104 0919 	add.w	r9, r4, #25
 800e7c8:	68e3      	ldr	r3, [r4, #12]
 800e7ca:	9a03      	ldr	r2, [sp, #12]
 800e7cc:	1a9b      	subs	r3, r3, r2
 800e7ce:	429d      	cmp	r5, r3
 800e7d0:	db05      	blt.n	800e7de <_printf_i+0x216>
 800e7d2:	68e0      	ldr	r0, [r4, #12]
 800e7d4:	9b03      	ldr	r3, [sp, #12]
 800e7d6:	4298      	cmp	r0, r3
 800e7d8:	bfb8      	it	lt
 800e7da:	4618      	movlt	r0, r3
 800e7dc:	e793      	b.n	800e706 <_printf_i+0x13e>
 800e7de:	2301      	movs	r3, #1
 800e7e0:	464a      	mov	r2, r9
 800e7e2:	4639      	mov	r1, r7
 800e7e4:	4630      	mov	r0, r6
 800e7e6:	47c0      	blx	r8
 800e7e8:	3001      	adds	r0, #1
 800e7ea:	d08a      	beq.n	800e702 <_printf_i+0x13a>
 800e7ec:	3501      	adds	r5, #1
 800e7ee:	e7eb      	b.n	800e7c8 <_printf_i+0x200>
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d1a7      	bne.n	800e744 <_printf_i+0x17c>
 800e7f4:	780b      	ldrb	r3, [r1, #0]
 800e7f6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e7fa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e7fe:	e765      	b.n	800e6cc <_printf_i+0x104>
 800e800:	0800f4a6 	.word	0x0800f4a6
 800e804:	0800f495 	.word	0x0800f495

0800e808 <_sbrk_r>:
 800e808:	b538      	push	{r3, r4, r5, lr}
 800e80a:	2300      	movs	r3, #0
 800e80c:	4c05      	ldr	r4, [pc, #20]	; (800e824 <_sbrk_r+0x1c>)
 800e80e:	4605      	mov	r5, r0
 800e810:	4608      	mov	r0, r1
 800e812:	6023      	str	r3, [r4, #0]
 800e814:	f7f2 fdb4 	bl	8001380 <_sbrk>
 800e818:	1c43      	adds	r3, r0, #1
 800e81a:	d102      	bne.n	800e822 <_sbrk_r+0x1a>
 800e81c:	6823      	ldr	r3, [r4, #0]
 800e81e:	b103      	cbz	r3, 800e822 <_sbrk_r+0x1a>
 800e820:	602b      	str	r3, [r5, #0]
 800e822:	bd38      	pop	{r3, r4, r5, pc}
 800e824:	20002564 	.word	0x20002564

0800e828 <__sread>:
 800e828:	b510      	push	{r4, lr}
 800e82a:	460c      	mov	r4, r1
 800e82c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e830:	f000 fb0c 	bl	800ee4c <_read_r>
 800e834:	2800      	cmp	r0, #0
 800e836:	bfab      	itete	ge
 800e838:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e83a:	89a3      	ldrhlt	r3, [r4, #12]
 800e83c:	181b      	addge	r3, r3, r0
 800e83e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e842:	bfac      	ite	ge
 800e844:	6563      	strge	r3, [r4, #84]	; 0x54
 800e846:	81a3      	strhlt	r3, [r4, #12]
 800e848:	bd10      	pop	{r4, pc}

0800e84a <__swrite>:
 800e84a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e84e:	461f      	mov	r7, r3
 800e850:	898b      	ldrh	r3, [r1, #12]
 800e852:	4605      	mov	r5, r0
 800e854:	05db      	lsls	r3, r3, #23
 800e856:	460c      	mov	r4, r1
 800e858:	4616      	mov	r6, r2
 800e85a:	d505      	bpl.n	800e868 <__swrite+0x1e>
 800e85c:	2302      	movs	r3, #2
 800e85e:	2200      	movs	r2, #0
 800e860:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e864:	f000 f9d8 	bl	800ec18 <_lseek_r>
 800e868:	89a3      	ldrh	r3, [r4, #12]
 800e86a:	4632      	mov	r2, r6
 800e86c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e870:	81a3      	strh	r3, [r4, #12]
 800e872:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e876:	463b      	mov	r3, r7
 800e878:	4628      	mov	r0, r5
 800e87a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e87e:	f000 b889 	b.w	800e994 <_write_r>

0800e882 <__sseek>:
 800e882:	b510      	push	{r4, lr}
 800e884:	460c      	mov	r4, r1
 800e886:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e88a:	f000 f9c5 	bl	800ec18 <_lseek_r>
 800e88e:	1c43      	adds	r3, r0, #1
 800e890:	89a3      	ldrh	r3, [r4, #12]
 800e892:	bf15      	itete	ne
 800e894:	6560      	strne	r0, [r4, #84]	; 0x54
 800e896:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e89a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e89e:	81a3      	strheq	r3, [r4, #12]
 800e8a0:	bf18      	it	ne
 800e8a2:	81a3      	strhne	r3, [r4, #12]
 800e8a4:	bd10      	pop	{r4, pc}

0800e8a6 <__sclose>:
 800e8a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e8aa:	f000 b8f3 	b.w	800ea94 <_close_r>

0800e8ae <strncmp>:
 800e8ae:	b510      	push	{r4, lr}
 800e8b0:	b16a      	cbz	r2, 800e8ce <strncmp+0x20>
 800e8b2:	3901      	subs	r1, #1
 800e8b4:	1884      	adds	r4, r0, r2
 800e8b6:	f810 3b01 	ldrb.w	r3, [r0], #1
 800e8ba:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800e8be:	4293      	cmp	r3, r2
 800e8c0:	d103      	bne.n	800e8ca <strncmp+0x1c>
 800e8c2:	42a0      	cmp	r0, r4
 800e8c4:	d001      	beq.n	800e8ca <strncmp+0x1c>
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d1f5      	bne.n	800e8b6 <strncmp+0x8>
 800e8ca:	1a98      	subs	r0, r3, r2
 800e8cc:	bd10      	pop	{r4, pc}
 800e8ce:	4610      	mov	r0, r2
 800e8d0:	bd10      	pop	{r4, pc}
	...

0800e8d4 <__swbuf_r>:
 800e8d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8d6:	460e      	mov	r6, r1
 800e8d8:	4614      	mov	r4, r2
 800e8da:	4605      	mov	r5, r0
 800e8dc:	b118      	cbz	r0, 800e8e6 <__swbuf_r+0x12>
 800e8de:	6983      	ldr	r3, [r0, #24]
 800e8e0:	b90b      	cbnz	r3, 800e8e6 <__swbuf_r+0x12>
 800e8e2:	f7fe fb59 	bl	800cf98 <__sinit>
 800e8e6:	4b21      	ldr	r3, [pc, #132]	; (800e96c <__swbuf_r+0x98>)
 800e8e8:	429c      	cmp	r4, r3
 800e8ea:	d12a      	bne.n	800e942 <__swbuf_r+0x6e>
 800e8ec:	686c      	ldr	r4, [r5, #4]
 800e8ee:	69a3      	ldr	r3, [r4, #24]
 800e8f0:	60a3      	str	r3, [r4, #8]
 800e8f2:	89a3      	ldrh	r3, [r4, #12]
 800e8f4:	071a      	lsls	r2, r3, #28
 800e8f6:	d52e      	bpl.n	800e956 <__swbuf_r+0x82>
 800e8f8:	6923      	ldr	r3, [r4, #16]
 800e8fa:	b363      	cbz	r3, 800e956 <__swbuf_r+0x82>
 800e8fc:	6923      	ldr	r3, [r4, #16]
 800e8fe:	6820      	ldr	r0, [r4, #0]
 800e900:	b2f6      	uxtb	r6, r6
 800e902:	1ac0      	subs	r0, r0, r3
 800e904:	6963      	ldr	r3, [r4, #20]
 800e906:	4637      	mov	r7, r6
 800e908:	4298      	cmp	r0, r3
 800e90a:	db04      	blt.n	800e916 <__swbuf_r+0x42>
 800e90c:	4621      	mov	r1, r4
 800e90e:	4628      	mov	r0, r5
 800e910:	f000 f958 	bl	800ebc4 <_fflush_r>
 800e914:	bb28      	cbnz	r0, 800e962 <__swbuf_r+0x8e>
 800e916:	68a3      	ldr	r3, [r4, #8]
 800e918:	3001      	adds	r0, #1
 800e91a:	3b01      	subs	r3, #1
 800e91c:	60a3      	str	r3, [r4, #8]
 800e91e:	6823      	ldr	r3, [r4, #0]
 800e920:	1c5a      	adds	r2, r3, #1
 800e922:	6022      	str	r2, [r4, #0]
 800e924:	701e      	strb	r6, [r3, #0]
 800e926:	6963      	ldr	r3, [r4, #20]
 800e928:	4298      	cmp	r0, r3
 800e92a:	d004      	beq.n	800e936 <__swbuf_r+0x62>
 800e92c:	89a3      	ldrh	r3, [r4, #12]
 800e92e:	07db      	lsls	r3, r3, #31
 800e930:	d519      	bpl.n	800e966 <__swbuf_r+0x92>
 800e932:	2e0a      	cmp	r6, #10
 800e934:	d117      	bne.n	800e966 <__swbuf_r+0x92>
 800e936:	4621      	mov	r1, r4
 800e938:	4628      	mov	r0, r5
 800e93a:	f000 f943 	bl	800ebc4 <_fflush_r>
 800e93e:	b190      	cbz	r0, 800e966 <__swbuf_r+0x92>
 800e940:	e00f      	b.n	800e962 <__swbuf_r+0x8e>
 800e942:	4b0b      	ldr	r3, [pc, #44]	; (800e970 <__swbuf_r+0x9c>)
 800e944:	429c      	cmp	r4, r3
 800e946:	d101      	bne.n	800e94c <__swbuf_r+0x78>
 800e948:	68ac      	ldr	r4, [r5, #8]
 800e94a:	e7d0      	b.n	800e8ee <__swbuf_r+0x1a>
 800e94c:	4b09      	ldr	r3, [pc, #36]	; (800e974 <__swbuf_r+0xa0>)
 800e94e:	429c      	cmp	r4, r3
 800e950:	bf08      	it	eq
 800e952:	68ec      	ldreq	r4, [r5, #12]
 800e954:	e7cb      	b.n	800e8ee <__swbuf_r+0x1a>
 800e956:	4621      	mov	r1, r4
 800e958:	4628      	mov	r0, r5
 800e95a:	f000 f82d 	bl	800e9b8 <__swsetup_r>
 800e95e:	2800      	cmp	r0, #0
 800e960:	d0cc      	beq.n	800e8fc <__swbuf_r+0x28>
 800e962:	f04f 37ff 	mov.w	r7, #4294967295
 800e966:	4638      	mov	r0, r7
 800e968:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e96a:	bf00      	nop
 800e96c:	0800f338 	.word	0x0800f338
 800e970:	0800f358 	.word	0x0800f358
 800e974:	0800f318 	.word	0x0800f318

0800e978 <__ascii_wctomb>:
 800e978:	b149      	cbz	r1, 800e98e <__ascii_wctomb+0x16>
 800e97a:	2aff      	cmp	r2, #255	; 0xff
 800e97c:	bf8b      	itete	hi
 800e97e:	238a      	movhi	r3, #138	; 0x8a
 800e980:	700a      	strbls	r2, [r1, #0]
 800e982:	6003      	strhi	r3, [r0, #0]
 800e984:	2001      	movls	r0, #1
 800e986:	bf88      	it	hi
 800e988:	f04f 30ff 	movhi.w	r0, #4294967295
 800e98c:	4770      	bx	lr
 800e98e:	4608      	mov	r0, r1
 800e990:	4770      	bx	lr
	...

0800e994 <_write_r>:
 800e994:	b538      	push	{r3, r4, r5, lr}
 800e996:	4605      	mov	r5, r0
 800e998:	4608      	mov	r0, r1
 800e99a:	4611      	mov	r1, r2
 800e99c:	2200      	movs	r2, #0
 800e99e:	4c05      	ldr	r4, [pc, #20]	; (800e9b4 <_write_r+0x20>)
 800e9a0:	6022      	str	r2, [r4, #0]
 800e9a2:	461a      	mov	r2, r3
 800e9a4:	f7f2 fccf 	bl	8001346 <_write>
 800e9a8:	1c43      	adds	r3, r0, #1
 800e9aa:	d102      	bne.n	800e9b2 <_write_r+0x1e>
 800e9ac:	6823      	ldr	r3, [r4, #0]
 800e9ae:	b103      	cbz	r3, 800e9b2 <_write_r+0x1e>
 800e9b0:	602b      	str	r3, [r5, #0]
 800e9b2:	bd38      	pop	{r3, r4, r5, pc}
 800e9b4:	20002564 	.word	0x20002564

0800e9b8 <__swsetup_r>:
 800e9b8:	4b32      	ldr	r3, [pc, #200]	; (800ea84 <__swsetup_r+0xcc>)
 800e9ba:	b570      	push	{r4, r5, r6, lr}
 800e9bc:	681d      	ldr	r5, [r3, #0]
 800e9be:	4606      	mov	r6, r0
 800e9c0:	460c      	mov	r4, r1
 800e9c2:	b125      	cbz	r5, 800e9ce <__swsetup_r+0x16>
 800e9c4:	69ab      	ldr	r3, [r5, #24]
 800e9c6:	b913      	cbnz	r3, 800e9ce <__swsetup_r+0x16>
 800e9c8:	4628      	mov	r0, r5
 800e9ca:	f7fe fae5 	bl	800cf98 <__sinit>
 800e9ce:	4b2e      	ldr	r3, [pc, #184]	; (800ea88 <__swsetup_r+0xd0>)
 800e9d0:	429c      	cmp	r4, r3
 800e9d2:	d10f      	bne.n	800e9f4 <__swsetup_r+0x3c>
 800e9d4:	686c      	ldr	r4, [r5, #4]
 800e9d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e9da:	b29a      	uxth	r2, r3
 800e9dc:	0715      	lsls	r5, r2, #28
 800e9de:	d42c      	bmi.n	800ea3a <__swsetup_r+0x82>
 800e9e0:	06d0      	lsls	r0, r2, #27
 800e9e2:	d411      	bmi.n	800ea08 <__swsetup_r+0x50>
 800e9e4:	2209      	movs	r2, #9
 800e9e6:	6032      	str	r2, [r6, #0]
 800e9e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e9ec:	81a3      	strh	r3, [r4, #12]
 800e9ee:	f04f 30ff 	mov.w	r0, #4294967295
 800e9f2:	bd70      	pop	{r4, r5, r6, pc}
 800e9f4:	4b25      	ldr	r3, [pc, #148]	; (800ea8c <__swsetup_r+0xd4>)
 800e9f6:	429c      	cmp	r4, r3
 800e9f8:	d101      	bne.n	800e9fe <__swsetup_r+0x46>
 800e9fa:	68ac      	ldr	r4, [r5, #8]
 800e9fc:	e7eb      	b.n	800e9d6 <__swsetup_r+0x1e>
 800e9fe:	4b24      	ldr	r3, [pc, #144]	; (800ea90 <__swsetup_r+0xd8>)
 800ea00:	429c      	cmp	r4, r3
 800ea02:	bf08      	it	eq
 800ea04:	68ec      	ldreq	r4, [r5, #12]
 800ea06:	e7e6      	b.n	800e9d6 <__swsetup_r+0x1e>
 800ea08:	0751      	lsls	r1, r2, #29
 800ea0a:	d512      	bpl.n	800ea32 <__swsetup_r+0x7a>
 800ea0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ea0e:	b141      	cbz	r1, 800ea22 <__swsetup_r+0x6a>
 800ea10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ea14:	4299      	cmp	r1, r3
 800ea16:	d002      	beq.n	800ea1e <__swsetup_r+0x66>
 800ea18:	4630      	mov	r0, r6
 800ea1a:	f000 f9a5 	bl	800ed68 <_free_r>
 800ea1e:	2300      	movs	r3, #0
 800ea20:	6363      	str	r3, [r4, #52]	; 0x34
 800ea22:	89a3      	ldrh	r3, [r4, #12]
 800ea24:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ea28:	81a3      	strh	r3, [r4, #12]
 800ea2a:	2300      	movs	r3, #0
 800ea2c:	6063      	str	r3, [r4, #4]
 800ea2e:	6923      	ldr	r3, [r4, #16]
 800ea30:	6023      	str	r3, [r4, #0]
 800ea32:	89a3      	ldrh	r3, [r4, #12]
 800ea34:	f043 0308 	orr.w	r3, r3, #8
 800ea38:	81a3      	strh	r3, [r4, #12]
 800ea3a:	6923      	ldr	r3, [r4, #16]
 800ea3c:	b94b      	cbnz	r3, 800ea52 <__swsetup_r+0x9a>
 800ea3e:	89a3      	ldrh	r3, [r4, #12]
 800ea40:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ea44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ea48:	d003      	beq.n	800ea52 <__swsetup_r+0x9a>
 800ea4a:	4621      	mov	r1, r4
 800ea4c:	4630      	mov	r0, r6
 800ea4e:	f000 f919 	bl	800ec84 <__smakebuf_r>
 800ea52:	89a2      	ldrh	r2, [r4, #12]
 800ea54:	f012 0301 	ands.w	r3, r2, #1
 800ea58:	d00c      	beq.n	800ea74 <__swsetup_r+0xbc>
 800ea5a:	2300      	movs	r3, #0
 800ea5c:	60a3      	str	r3, [r4, #8]
 800ea5e:	6963      	ldr	r3, [r4, #20]
 800ea60:	425b      	negs	r3, r3
 800ea62:	61a3      	str	r3, [r4, #24]
 800ea64:	6923      	ldr	r3, [r4, #16]
 800ea66:	b953      	cbnz	r3, 800ea7e <__swsetup_r+0xc6>
 800ea68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea6c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800ea70:	d1ba      	bne.n	800e9e8 <__swsetup_r+0x30>
 800ea72:	bd70      	pop	{r4, r5, r6, pc}
 800ea74:	0792      	lsls	r2, r2, #30
 800ea76:	bf58      	it	pl
 800ea78:	6963      	ldrpl	r3, [r4, #20]
 800ea7a:	60a3      	str	r3, [r4, #8]
 800ea7c:	e7f2      	b.n	800ea64 <__swsetup_r+0xac>
 800ea7e:	2000      	movs	r0, #0
 800ea80:	e7f7      	b.n	800ea72 <__swsetup_r+0xba>
 800ea82:	bf00      	nop
 800ea84:	20000180 	.word	0x20000180
 800ea88:	0800f338 	.word	0x0800f338
 800ea8c:	0800f358 	.word	0x0800f358
 800ea90:	0800f318 	.word	0x0800f318

0800ea94 <_close_r>:
 800ea94:	b538      	push	{r3, r4, r5, lr}
 800ea96:	2300      	movs	r3, #0
 800ea98:	4c05      	ldr	r4, [pc, #20]	; (800eab0 <_close_r+0x1c>)
 800ea9a:	4605      	mov	r5, r0
 800ea9c:	4608      	mov	r0, r1
 800ea9e:	6023      	str	r3, [r4, #0]
 800eaa0:	f7f2 fc9a 	bl	80013d8 <_close>
 800eaa4:	1c43      	adds	r3, r0, #1
 800eaa6:	d102      	bne.n	800eaae <_close_r+0x1a>
 800eaa8:	6823      	ldr	r3, [r4, #0]
 800eaaa:	b103      	cbz	r3, 800eaae <_close_r+0x1a>
 800eaac:	602b      	str	r3, [r5, #0]
 800eaae:	bd38      	pop	{r3, r4, r5, pc}
 800eab0:	20002564 	.word	0x20002564

0800eab4 <__sflush_r>:
 800eab4:	898a      	ldrh	r2, [r1, #12]
 800eab6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eaba:	4605      	mov	r5, r0
 800eabc:	0710      	lsls	r0, r2, #28
 800eabe:	460c      	mov	r4, r1
 800eac0:	d45a      	bmi.n	800eb78 <__sflush_r+0xc4>
 800eac2:	684b      	ldr	r3, [r1, #4]
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	dc05      	bgt.n	800ead4 <__sflush_r+0x20>
 800eac8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	dc02      	bgt.n	800ead4 <__sflush_r+0x20>
 800eace:	2000      	movs	r0, #0
 800ead0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ead4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ead6:	2e00      	cmp	r6, #0
 800ead8:	d0f9      	beq.n	800eace <__sflush_r+0x1a>
 800eada:	2300      	movs	r3, #0
 800eadc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800eae0:	682f      	ldr	r7, [r5, #0]
 800eae2:	602b      	str	r3, [r5, #0]
 800eae4:	d033      	beq.n	800eb4e <__sflush_r+0x9a>
 800eae6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800eae8:	89a3      	ldrh	r3, [r4, #12]
 800eaea:	075a      	lsls	r2, r3, #29
 800eaec:	d505      	bpl.n	800eafa <__sflush_r+0x46>
 800eaee:	6863      	ldr	r3, [r4, #4]
 800eaf0:	1ac0      	subs	r0, r0, r3
 800eaf2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800eaf4:	b10b      	cbz	r3, 800eafa <__sflush_r+0x46>
 800eaf6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800eaf8:	1ac0      	subs	r0, r0, r3
 800eafa:	2300      	movs	r3, #0
 800eafc:	4602      	mov	r2, r0
 800eafe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800eb00:	6a21      	ldr	r1, [r4, #32]
 800eb02:	4628      	mov	r0, r5
 800eb04:	47b0      	blx	r6
 800eb06:	1c43      	adds	r3, r0, #1
 800eb08:	89a3      	ldrh	r3, [r4, #12]
 800eb0a:	d106      	bne.n	800eb1a <__sflush_r+0x66>
 800eb0c:	6829      	ldr	r1, [r5, #0]
 800eb0e:	291d      	cmp	r1, #29
 800eb10:	d84b      	bhi.n	800ebaa <__sflush_r+0xf6>
 800eb12:	4a2b      	ldr	r2, [pc, #172]	; (800ebc0 <__sflush_r+0x10c>)
 800eb14:	40ca      	lsrs	r2, r1
 800eb16:	07d6      	lsls	r6, r2, #31
 800eb18:	d547      	bpl.n	800ebaa <__sflush_r+0xf6>
 800eb1a:	2200      	movs	r2, #0
 800eb1c:	6062      	str	r2, [r4, #4]
 800eb1e:	6922      	ldr	r2, [r4, #16]
 800eb20:	04d9      	lsls	r1, r3, #19
 800eb22:	6022      	str	r2, [r4, #0]
 800eb24:	d504      	bpl.n	800eb30 <__sflush_r+0x7c>
 800eb26:	1c42      	adds	r2, r0, #1
 800eb28:	d101      	bne.n	800eb2e <__sflush_r+0x7a>
 800eb2a:	682b      	ldr	r3, [r5, #0]
 800eb2c:	b903      	cbnz	r3, 800eb30 <__sflush_r+0x7c>
 800eb2e:	6560      	str	r0, [r4, #84]	; 0x54
 800eb30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800eb32:	602f      	str	r7, [r5, #0]
 800eb34:	2900      	cmp	r1, #0
 800eb36:	d0ca      	beq.n	800eace <__sflush_r+0x1a>
 800eb38:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800eb3c:	4299      	cmp	r1, r3
 800eb3e:	d002      	beq.n	800eb46 <__sflush_r+0x92>
 800eb40:	4628      	mov	r0, r5
 800eb42:	f000 f911 	bl	800ed68 <_free_r>
 800eb46:	2000      	movs	r0, #0
 800eb48:	6360      	str	r0, [r4, #52]	; 0x34
 800eb4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb4e:	6a21      	ldr	r1, [r4, #32]
 800eb50:	2301      	movs	r3, #1
 800eb52:	4628      	mov	r0, r5
 800eb54:	47b0      	blx	r6
 800eb56:	1c41      	adds	r1, r0, #1
 800eb58:	d1c6      	bne.n	800eae8 <__sflush_r+0x34>
 800eb5a:	682b      	ldr	r3, [r5, #0]
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	d0c3      	beq.n	800eae8 <__sflush_r+0x34>
 800eb60:	2b1d      	cmp	r3, #29
 800eb62:	d001      	beq.n	800eb68 <__sflush_r+0xb4>
 800eb64:	2b16      	cmp	r3, #22
 800eb66:	d101      	bne.n	800eb6c <__sflush_r+0xb8>
 800eb68:	602f      	str	r7, [r5, #0]
 800eb6a:	e7b0      	b.n	800eace <__sflush_r+0x1a>
 800eb6c:	89a3      	ldrh	r3, [r4, #12]
 800eb6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eb72:	81a3      	strh	r3, [r4, #12]
 800eb74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb78:	690f      	ldr	r7, [r1, #16]
 800eb7a:	2f00      	cmp	r7, #0
 800eb7c:	d0a7      	beq.n	800eace <__sflush_r+0x1a>
 800eb7e:	0793      	lsls	r3, r2, #30
 800eb80:	bf18      	it	ne
 800eb82:	2300      	movne	r3, #0
 800eb84:	680e      	ldr	r6, [r1, #0]
 800eb86:	bf08      	it	eq
 800eb88:	694b      	ldreq	r3, [r1, #20]
 800eb8a:	eba6 0807 	sub.w	r8, r6, r7
 800eb8e:	600f      	str	r7, [r1, #0]
 800eb90:	608b      	str	r3, [r1, #8]
 800eb92:	f1b8 0f00 	cmp.w	r8, #0
 800eb96:	dd9a      	ble.n	800eace <__sflush_r+0x1a>
 800eb98:	4643      	mov	r3, r8
 800eb9a:	463a      	mov	r2, r7
 800eb9c:	6a21      	ldr	r1, [r4, #32]
 800eb9e:	4628      	mov	r0, r5
 800eba0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800eba2:	47b0      	blx	r6
 800eba4:	2800      	cmp	r0, #0
 800eba6:	dc07      	bgt.n	800ebb8 <__sflush_r+0x104>
 800eba8:	89a3      	ldrh	r3, [r4, #12]
 800ebaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ebae:	81a3      	strh	r3, [r4, #12]
 800ebb0:	f04f 30ff 	mov.w	r0, #4294967295
 800ebb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ebb8:	4407      	add	r7, r0
 800ebba:	eba8 0800 	sub.w	r8, r8, r0
 800ebbe:	e7e8      	b.n	800eb92 <__sflush_r+0xde>
 800ebc0:	20400001 	.word	0x20400001

0800ebc4 <_fflush_r>:
 800ebc4:	b538      	push	{r3, r4, r5, lr}
 800ebc6:	690b      	ldr	r3, [r1, #16]
 800ebc8:	4605      	mov	r5, r0
 800ebca:	460c      	mov	r4, r1
 800ebcc:	b1db      	cbz	r3, 800ec06 <_fflush_r+0x42>
 800ebce:	b118      	cbz	r0, 800ebd8 <_fflush_r+0x14>
 800ebd0:	6983      	ldr	r3, [r0, #24]
 800ebd2:	b90b      	cbnz	r3, 800ebd8 <_fflush_r+0x14>
 800ebd4:	f7fe f9e0 	bl	800cf98 <__sinit>
 800ebd8:	4b0c      	ldr	r3, [pc, #48]	; (800ec0c <_fflush_r+0x48>)
 800ebda:	429c      	cmp	r4, r3
 800ebdc:	d109      	bne.n	800ebf2 <_fflush_r+0x2e>
 800ebde:	686c      	ldr	r4, [r5, #4]
 800ebe0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ebe4:	b17b      	cbz	r3, 800ec06 <_fflush_r+0x42>
 800ebe6:	4621      	mov	r1, r4
 800ebe8:	4628      	mov	r0, r5
 800ebea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ebee:	f7ff bf61 	b.w	800eab4 <__sflush_r>
 800ebf2:	4b07      	ldr	r3, [pc, #28]	; (800ec10 <_fflush_r+0x4c>)
 800ebf4:	429c      	cmp	r4, r3
 800ebf6:	d101      	bne.n	800ebfc <_fflush_r+0x38>
 800ebf8:	68ac      	ldr	r4, [r5, #8]
 800ebfa:	e7f1      	b.n	800ebe0 <_fflush_r+0x1c>
 800ebfc:	4b05      	ldr	r3, [pc, #20]	; (800ec14 <_fflush_r+0x50>)
 800ebfe:	429c      	cmp	r4, r3
 800ec00:	bf08      	it	eq
 800ec02:	68ec      	ldreq	r4, [r5, #12]
 800ec04:	e7ec      	b.n	800ebe0 <_fflush_r+0x1c>
 800ec06:	2000      	movs	r0, #0
 800ec08:	bd38      	pop	{r3, r4, r5, pc}
 800ec0a:	bf00      	nop
 800ec0c:	0800f338 	.word	0x0800f338
 800ec10:	0800f358 	.word	0x0800f358
 800ec14:	0800f318 	.word	0x0800f318

0800ec18 <_lseek_r>:
 800ec18:	b538      	push	{r3, r4, r5, lr}
 800ec1a:	4605      	mov	r5, r0
 800ec1c:	4608      	mov	r0, r1
 800ec1e:	4611      	mov	r1, r2
 800ec20:	2200      	movs	r2, #0
 800ec22:	4c05      	ldr	r4, [pc, #20]	; (800ec38 <_lseek_r+0x20>)
 800ec24:	6022      	str	r2, [r4, #0]
 800ec26:	461a      	mov	r2, r3
 800ec28:	f7f2 fbfa 	bl	8001420 <_lseek>
 800ec2c:	1c43      	adds	r3, r0, #1
 800ec2e:	d102      	bne.n	800ec36 <_lseek_r+0x1e>
 800ec30:	6823      	ldr	r3, [r4, #0]
 800ec32:	b103      	cbz	r3, 800ec36 <_lseek_r+0x1e>
 800ec34:	602b      	str	r3, [r5, #0]
 800ec36:	bd38      	pop	{r3, r4, r5, pc}
 800ec38:	20002564 	.word	0x20002564

0800ec3c <__swhatbuf_r>:
 800ec3c:	b570      	push	{r4, r5, r6, lr}
 800ec3e:	460e      	mov	r6, r1
 800ec40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec44:	b090      	sub	sp, #64	; 0x40
 800ec46:	2900      	cmp	r1, #0
 800ec48:	4614      	mov	r4, r2
 800ec4a:	461d      	mov	r5, r3
 800ec4c:	da07      	bge.n	800ec5e <__swhatbuf_r+0x22>
 800ec4e:	2300      	movs	r3, #0
 800ec50:	602b      	str	r3, [r5, #0]
 800ec52:	89b3      	ldrh	r3, [r6, #12]
 800ec54:	061a      	lsls	r2, r3, #24
 800ec56:	d410      	bmi.n	800ec7a <__swhatbuf_r+0x3e>
 800ec58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ec5c:	e00e      	b.n	800ec7c <__swhatbuf_r+0x40>
 800ec5e:	aa01      	add	r2, sp, #4
 800ec60:	f000 f906 	bl	800ee70 <_fstat_r>
 800ec64:	2800      	cmp	r0, #0
 800ec66:	dbf2      	blt.n	800ec4e <__swhatbuf_r+0x12>
 800ec68:	9a02      	ldr	r2, [sp, #8]
 800ec6a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ec6e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ec72:	425a      	negs	r2, r3
 800ec74:	415a      	adcs	r2, r3
 800ec76:	602a      	str	r2, [r5, #0]
 800ec78:	e7ee      	b.n	800ec58 <__swhatbuf_r+0x1c>
 800ec7a:	2340      	movs	r3, #64	; 0x40
 800ec7c:	2000      	movs	r0, #0
 800ec7e:	6023      	str	r3, [r4, #0]
 800ec80:	b010      	add	sp, #64	; 0x40
 800ec82:	bd70      	pop	{r4, r5, r6, pc}

0800ec84 <__smakebuf_r>:
 800ec84:	898b      	ldrh	r3, [r1, #12]
 800ec86:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ec88:	079d      	lsls	r5, r3, #30
 800ec8a:	4606      	mov	r6, r0
 800ec8c:	460c      	mov	r4, r1
 800ec8e:	d507      	bpl.n	800eca0 <__smakebuf_r+0x1c>
 800ec90:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ec94:	6023      	str	r3, [r4, #0]
 800ec96:	6123      	str	r3, [r4, #16]
 800ec98:	2301      	movs	r3, #1
 800ec9a:	6163      	str	r3, [r4, #20]
 800ec9c:	b002      	add	sp, #8
 800ec9e:	bd70      	pop	{r4, r5, r6, pc}
 800eca0:	ab01      	add	r3, sp, #4
 800eca2:	466a      	mov	r2, sp
 800eca4:	f7ff ffca 	bl	800ec3c <__swhatbuf_r>
 800eca8:	9900      	ldr	r1, [sp, #0]
 800ecaa:	4605      	mov	r5, r0
 800ecac:	4630      	mov	r0, r6
 800ecae:	f7ff f927 	bl	800df00 <_malloc_r>
 800ecb2:	b948      	cbnz	r0, 800ecc8 <__smakebuf_r+0x44>
 800ecb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ecb8:	059a      	lsls	r2, r3, #22
 800ecba:	d4ef      	bmi.n	800ec9c <__smakebuf_r+0x18>
 800ecbc:	f023 0303 	bic.w	r3, r3, #3
 800ecc0:	f043 0302 	orr.w	r3, r3, #2
 800ecc4:	81a3      	strh	r3, [r4, #12]
 800ecc6:	e7e3      	b.n	800ec90 <__smakebuf_r+0xc>
 800ecc8:	4b0d      	ldr	r3, [pc, #52]	; (800ed00 <__smakebuf_r+0x7c>)
 800ecca:	62b3      	str	r3, [r6, #40]	; 0x28
 800eccc:	89a3      	ldrh	r3, [r4, #12]
 800ecce:	6020      	str	r0, [r4, #0]
 800ecd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ecd4:	81a3      	strh	r3, [r4, #12]
 800ecd6:	9b00      	ldr	r3, [sp, #0]
 800ecd8:	6120      	str	r0, [r4, #16]
 800ecda:	6163      	str	r3, [r4, #20]
 800ecdc:	9b01      	ldr	r3, [sp, #4]
 800ecde:	b15b      	cbz	r3, 800ecf8 <__smakebuf_r+0x74>
 800ece0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ece4:	4630      	mov	r0, r6
 800ece6:	f000 f8d5 	bl	800ee94 <_isatty_r>
 800ecea:	b128      	cbz	r0, 800ecf8 <__smakebuf_r+0x74>
 800ecec:	89a3      	ldrh	r3, [r4, #12]
 800ecee:	f023 0303 	bic.w	r3, r3, #3
 800ecf2:	f043 0301 	orr.w	r3, r3, #1
 800ecf6:	81a3      	strh	r3, [r4, #12]
 800ecf8:	89a3      	ldrh	r3, [r4, #12]
 800ecfa:	431d      	orrs	r5, r3
 800ecfc:	81a5      	strh	r5, [r4, #12]
 800ecfe:	e7cd      	b.n	800ec9c <__smakebuf_r+0x18>
 800ed00:	0800cf19 	.word	0x0800cf19

0800ed04 <malloc>:
 800ed04:	4b02      	ldr	r3, [pc, #8]	; (800ed10 <malloc+0xc>)
 800ed06:	4601      	mov	r1, r0
 800ed08:	6818      	ldr	r0, [r3, #0]
 800ed0a:	f7ff b8f9 	b.w	800df00 <_malloc_r>
 800ed0e:	bf00      	nop
 800ed10:	20000180 	.word	0x20000180

0800ed14 <memchr>:
 800ed14:	b510      	push	{r4, lr}
 800ed16:	b2c9      	uxtb	r1, r1
 800ed18:	4402      	add	r2, r0
 800ed1a:	4290      	cmp	r0, r2
 800ed1c:	4603      	mov	r3, r0
 800ed1e:	d101      	bne.n	800ed24 <memchr+0x10>
 800ed20:	2000      	movs	r0, #0
 800ed22:	bd10      	pop	{r4, pc}
 800ed24:	781c      	ldrb	r4, [r3, #0]
 800ed26:	3001      	adds	r0, #1
 800ed28:	428c      	cmp	r4, r1
 800ed2a:	d1f6      	bne.n	800ed1a <memchr+0x6>
 800ed2c:	4618      	mov	r0, r3
 800ed2e:	bd10      	pop	{r4, pc}

0800ed30 <memmove>:
 800ed30:	4288      	cmp	r0, r1
 800ed32:	b510      	push	{r4, lr}
 800ed34:	eb01 0302 	add.w	r3, r1, r2
 800ed38:	d803      	bhi.n	800ed42 <memmove+0x12>
 800ed3a:	1e42      	subs	r2, r0, #1
 800ed3c:	4299      	cmp	r1, r3
 800ed3e:	d10c      	bne.n	800ed5a <memmove+0x2a>
 800ed40:	bd10      	pop	{r4, pc}
 800ed42:	4298      	cmp	r0, r3
 800ed44:	d2f9      	bcs.n	800ed3a <memmove+0xa>
 800ed46:	1881      	adds	r1, r0, r2
 800ed48:	1ad2      	subs	r2, r2, r3
 800ed4a:	42d3      	cmn	r3, r2
 800ed4c:	d100      	bne.n	800ed50 <memmove+0x20>
 800ed4e:	bd10      	pop	{r4, pc}
 800ed50:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ed54:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800ed58:	e7f7      	b.n	800ed4a <memmove+0x1a>
 800ed5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ed5e:	f802 4f01 	strb.w	r4, [r2, #1]!
 800ed62:	e7eb      	b.n	800ed3c <memmove+0xc>

0800ed64 <__malloc_lock>:
 800ed64:	4770      	bx	lr

0800ed66 <__malloc_unlock>:
 800ed66:	4770      	bx	lr

0800ed68 <_free_r>:
 800ed68:	b538      	push	{r3, r4, r5, lr}
 800ed6a:	4605      	mov	r5, r0
 800ed6c:	2900      	cmp	r1, #0
 800ed6e:	d043      	beq.n	800edf8 <_free_r+0x90>
 800ed70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ed74:	1f0c      	subs	r4, r1, #4
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	bfb8      	it	lt
 800ed7a:	18e4      	addlt	r4, r4, r3
 800ed7c:	f7ff fff2 	bl	800ed64 <__malloc_lock>
 800ed80:	4a1e      	ldr	r2, [pc, #120]	; (800edfc <_free_r+0x94>)
 800ed82:	6813      	ldr	r3, [r2, #0]
 800ed84:	4610      	mov	r0, r2
 800ed86:	b933      	cbnz	r3, 800ed96 <_free_r+0x2e>
 800ed88:	6063      	str	r3, [r4, #4]
 800ed8a:	6014      	str	r4, [r2, #0]
 800ed8c:	4628      	mov	r0, r5
 800ed8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ed92:	f7ff bfe8 	b.w	800ed66 <__malloc_unlock>
 800ed96:	42a3      	cmp	r3, r4
 800ed98:	d90b      	bls.n	800edb2 <_free_r+0x4a>
 800ed9a:	6821      	ldr	r1, [r4, #0]
 800ed9c:	1862      	adds	r2, r4, r1
 800ed9e:	4293      	cmp	r3, r2
 800eda0:	bf01      	itttt	eq
 800eda2:	681a      	ldreq	r2, [r3, #0]
 800eda4:	685b      	ldreq	r3, [r3, #4]
 800eda6:	1852      	addeq	r2, r2, r1
 800eda8:	6022      	streq	r2, [r4, #0]
 800edaa:	6063      	str	r3, [r4, #4]
 800edac:	6004      	str	r4, [r0, #0]
 800edae:	e7ed      	b.n	800ed8c <_free_r+0x24>
 800edb0:	4613      	mov	r3, r2
 800edb2:	685a      	ldr	r2, [r3, #4]
 800edb4:	b10a      	cbz	r2, 800edba <_free_r+0x52>
 800edb6:	42a2      	cmp	r2, r4
 800edb8:	d9fa      	bls.n	800edb0 <_free_r+0x48>
 800edba:	6819      	ldr	r1, [r3, #0]
 800edbc:	1858      	adds	r0, r3, r1
 800edbe:	42a0      	cmp	r0, r4
 800edc0:	d10b      	bne.n	800edda <_free_r+0x72>
 800edc2:	6820      	ldr	r0, [r4, #0]
 800edc4:	4401      	add	r1, r0
 800edc6:	1858      	adds	r0, r3, r1
 800edc8:	4282      	cmp	r2, r0
 800edca:	6019      	str	r1, [r3, #0]
 800edcc:	d1de      	bne.n	800ed8c <_free_r+0x24>
 800edce:	6810      	ldr	r0, [r2, #0]
 800edd0:	6852      	ldr	r2, [r2, #4]
 800edd2:	4401      	add	r1, r0
 800edd4:	6019      	str	r1, [r3, #0]
 800edd6:	605a      	str	r2, [r3, #4]
 800edd8:	e7d8      	b.n	800ed8c <_free_r+0x24>
 800edda:	d902      	bls.n	800ede2 <_free_r+0x7a>
 800eddc:	230c      	movs	r3, #12
 800edde:	602b      	str	r3, [r5, #0]
 800ede0:	e7d4      	b.n	800ed8c <_free_r+0x24>
 800ede2:	6820      	ldr	r0, [r4, #0]
 800ede4:	1821      	adds	r1, r4, r0
 800ede6:	428a      	cmp	r2, r1
 800ede8:	bf01      	itttt	eq
 800edea:	6811      	ldreq	r1, [r2, #0]
 800edec:	6852      	ldreq	r2, [r2, #4]
 800edee:	1809      	addeq	r1, r1, r0
 800edf0:	6021      	streq	r1, [r4, #0]
 800edf2:	6062      	str	r2, [r4, #4]
 800edf4:	605c      	str	r4, [r3, #4]
 800edf6:	e7c9      	b.n	800ed8c <_free_r+0x24>
 800edf8:	bd38      	pop	{r3, r4, r5, pc}
 800edfa:	bf00      	nop
 800edfc:	20001708 	.word	0x20001708

0800ee00 <_realloc_r>:
 800ee00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee02:	4607      	mov	r7, r0
 800ee04:	4614      	mov	r4, r2
 800ee06:	460e      	mov	r6, r1
 800ee08:	b921      	cbnz	r1, 800ee14 <_realloc_r+0x14>
 800ee0a:	4611      	mov	r1, r2
 800ee0c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ee10:	f7ff b876 	b.w	800df00 <_malloc_r>
 800ee14:	b922      	cbnz	r2, 800ee20 <_realloc_r+0x20>
 800ee16:	f7ff ffa7 	bl	800ed68 <_free_r>
 800ee1a:	4625      	mov	r5, r4
 800ee1c:	4628      	mov	r0, r5
 800ee1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ee20:	f000 f848 	bl	800eeb4 <_malloc_usable_size_r>
 800ee24:	4284      	cmp	r4, r0
 800ee26:	d90f      	bls.n	800ee48 <_realloc_r+0x48>
 800ee28:	4621      	mov	r1, r4
 800ee2a:	4638      	mov	r0, r7
 800ee2c:	f7ff f868 	bl	800df00 <_malloc_r>
 800ee30:	4605      	mov	r5, r0
 800ee32:	2800      	cmp	r0, #0
 800ee34:	d0f2      	beq.n	800ee1c <_realloc_r+0x1c>
 800ee36:	4631      	mov	r1, r6
 800ee38:	4622      	mov	r2, r4
 800ee3a:	f7fd f943 	bl	800c0c4 <memcpy>
 800ee3e:	4631      	mov	r1, r6
 800ee40:	4638      	mov	r0, r7
 800ee42:	f7ff ff91 	bl	800ed68 <_free_r>
 800ee46:	e7e9      	b.n	800ee1c <_realloc_r+0x1c>
 800ee48:	4635      	mov	r5, r6
 800ee4a:	e7e7      	b.n	800ee1c <_realloc_r+0x1c>

0800ee4c <_read_r>:
 800ee4c:	b538      	push	{r3, r4, r5, lr}
 800ee4e:	4605      	mov	r5, r0
 800ee50:	4608      	mov	r0, r1
 800ee52:	4611      	mov	r1, r2
 800ee54:	2200      	movs	r2, #0
 800ee56:	4c05      	ldr	r4, [pc, #20]	; (800ee6c <_read_r+0x20>)
 800ee58:	6022      	str	r2, [r4, #0]
 800ee5a:	461a      	mov	r2, r3
 800ee5c:	f7f2 fa56 	bl	800130c <_read>
 800ee60:	1c43      	adds	r3, r0, #1
 800ee62:	d102      	bne.n	800ee6a <_read_r+0x1e>
 800ee64:	6823      	ldr	r3, [r4, #0]
 800ee66:	b103      	cbz	r3, 800ee6a <_read_r+0x1e>
 800ee68:	602b      	str	r3, [r5, #0]
 800ee6a:	bd38      	pop	{r3, r4, r5, pc}
 800ee6c:	20002564 	.word	0x20002564

0800ee70 <_fstat_r>:
 800ee70:	b538      	push	{r3, r4, r5, lr}
 800ee72:	2300      	movs	r3, #0
 800ee74:	4c06      	ldr	r4, [pc, #24]	; (800ee90 <_fstat_r+0x20>)
 800ee76:	4605      	mov	r5, r0
 800ee78:	4608      	mov	r0, r1
 800ee7a:	4611      	mov	r1, r2
 800ee7c:	6023      	str	r3, [r4, #0]
 800ee7e:	f7f2 fab6 	bl	80013ee <_fstat>
 800ee82:	1c43      	adds	r3, r0, #1
 800ee84:	d102      	bne.n	800ee8c <_fstat_r+0x1c>
 800ee86:	6823      	ldr	r3, [r4, #0]
 800ee88:	b103      	cbz	r3, 800ee8c <_fstat_r+0x1c>
 800ee8a:	602b      	str	r3, [r5, #0]
 800ee8c:	bd38      	pop	{r3, r4, r5, pc}
 800ee8e:	bf00      	nop
 800ee90:	20002564 	.word	0x20002564

0800ee94 <_isatty_r>:
 800ee94:	b538      	push	{r3, r4, r5, lr}
 800ee96:	2300      	movs	r3, #0
 800ee98:	4c05      	ldr	r4, [pc, #20]	; (800eeb0 <_isatty_r+0x1c>)
 800ee9a:	4605      	mov	r5, r0
 800ee9c:	4608      	mov	r0, r1
 800ee9e:	6023      	str	r3, [r4, #0]
 800eea0:	f7f2 fab4 	bl	800140c <_isatty>
 800eea4:	1c43      	adds	r3, r0, #1
 800eea6:	d102      	bne.n	800eeae <_isatty_r+0x1a>
 800eea8:	6823      	ldr	r3, [r4, #0]
 800eeaa:	b103      	cbz	r3, 800eeae <_isatty_r+0x1a>
 800eeac:	602b      	str	r3, [r5, #0]
 800eeae:	bd38      	pop	{r3, r4, r5, pc}
 800eeb0:	20002564 	.word	0x20002564

0800eeb4 <_malloc_usable_size_r>:
 800eeb4:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800eeb8:	2800      	cmp	r0, #0
 800eeba:	f1a0 0004 	sub.w	r0, r0, #4
 800eebe:	bfbc      	itt	lt
 800eec0:	580b      	ldrlt	r3, [r1, r0]
 800eec2:	18c0      	addlt	r0, r0, r3
 800eec4:	4770      	bx	lr
	...

0800eec8 <_init>:
 800eec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eeca:	bf00      	nop
 800eecc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eece:	bc08      	pop	{r3}
 800eed0:	469e      	mov	lr, r3
 800eed2:	4770      	bx	lr

0800eed4 <_fini>:
 800eed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eed6:	bf00      	nop
 800eed8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eeda:	bc08      	pop	{r3}
 800eedc:	469e      	mov	lr, r3
 800eede:	4770      	bx	lr
