#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x126e86fa0 .scope module, "and8b1" "and8b1" 2 55;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /OUTPUT 8 "e";
o0x128040070 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0x126f066a0 .functor AND 8, L_0x126f065c0, o0x128040070, C4<11111111>, C4<11111111>;
v0x126e99ec0_0 .net *"_ivl_0", 7 0, L_0x126f065c0;  1 drivers
L_0x128078010 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x126ec45f0_0 .net *"_ivl_3", 6 0, L_0x128078010;  1 drivers
v0x126ec2490_0 .net "a", 7 0, o0x128040070;  0 drivers
v0x126ec21d0_0 .net "e", 7 0, L_0x126f066a0;  1 drivers
o0x1280400d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x126eb3350_0 .net "s", 0 0, o0x1280400d0;  0 drivers
L_0x126f065c0 .concat [ 1 7 0 0], o0x1280400d0, L_0x128078010;
S_0x126ec6c10 .scope module, "tb_alu" "tb_alu" 2 182;
 .timescale 0 0;
v0x126f062b0_0 .var "a", 7 0;
v0x126f06340_0 .var "b", 7 0;
v0x126f063d0_0 .net "carry", 0 0, L_0x126f21f40;  1 drivers
v0x126f06460_0 .var "command", 3 0;
v0x126f064f0_0 .net "out", 7 0, L_0x126f21300;  1 drivers
S_0x126e9e850 .scope module, "dut" "alu" 2 188, 2 148 0, S_0x126ec6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "command";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "carry";
L_0x126f067f0 .functor NOT 1, L_0x126f06750, C4<0>, C4<0>, C4<0>;
L_0x126f069c0 .functor NOT 1, L_0x126f068a0, C4<0>, C4<0>, C4<0>;
L_0x126f06a30 .functor AND 1, L_0x126f067f0, L_0x126f069c0, C4<1>, C4<1>;
L_0x126f06ca0 .functor NOT 1, L_0x126f06c00, C4<0>, C4<0>, C4<0>;
L_0x126f06d70 .functor AND 1, L_0x126f06b60, L_0x126f06ca0, C4<1>, C4<1>;
v0x126f04e80_0 .net *"_ivl_1", 0 0, L_0x126f06750;  1 drivers
v0x126f04f40_0 .net *"_ivl_11", 0 0, L_0x126f06b60;  1 drivers
v0x126f04fe0_0 .net *"_ivl_13", 0 0, L_0x126f06c00;  1 drivers
v0x126f05090_0 .net *"_ivl_14", 0 0, L_0x126f06ca0;  1 drivers
v0x126f05140_0 .net *"_ivl_2", 0 0, L_0x126f067f0;  1 drivers
v0x126f05230_0 .net *"_ivl_5", 0 0, L_0x126f068a0;  1 drivers
v0x126f052e0_0 .net *"_ivl_6", 0 0, L_0x126f069c0;  1 drivers
v0x126f05390_0 .net "a", 7 0, v0x126f062b0_0;  1 drivers
v0x126f05430_0 .var "add", 0 0;
v0x126f05640_0 .net "b", 7 0, v0x126f06340_0;  1 drivers
v0x126f056d0_0 .net "carry", 0 0, L_0x126f21f40;  alias, 1 drivers
v0x126f05760_0 .net "carry1", 0 0, L_0x126f0b5e0;  1 drivers
v0x126f057f0_0 .net "carry2", 0 0, L_0x126f10390;  1 drivers
v0x126f05900_0 .net "carry3", 0 0, L_0x126f1a890;  1 drivers
v0x126f05a10_0 .net "carry4", 0 0, L_0x126f1f940;  1 drivers
v0x126f05b20_0 .net "carry_select1", 0 0, L_0x126f06a30;  1 drivers
v0x126f05bb0_0 .net "carry_select2", 0 0, L_0x126f06d70;  1 drivers
v0x126f05d40_0 .net "command", 3 0, v0x126f06460_0;  1 drivers
v0x126f05dd0 .array "inp", 15 0;
v0x126f05dd0_0 .net v0x126f05dd0 0, 7 0, L_0x126f0b180; 1 drivers
v0x126f05dd0_1 .net v0x126f05dd0 1, 7 0, L_0x126f0ff30; 1 drivers
v0x126f05dd0_2 .net v0x126f05dd0 2, 7 0, L_0x126f10c20; 1 drivers
v0x126f05dd0_3 .net v0x126f05dd0 3, 7 0, L_0x126f10c90; 1 drivers
v0x126f05dd0_4 .net v0x126f05dd0 4, 7 0, L_0x126f10720; 1 drivers
v0x126f05dd0_5 .net v0x126f05dd0 5, 7 0, L_0x126f10d70; 1 drivers
v0x126f05dd0_6 .net v0x126f05dd0 6, 7 0, L_0x126f10e50; 1 drivers
v0x126f05dd0_7 .net v0x126f05dd0 7, 7 0, L_0x126f10fe0; 1 drivers
v0x126f05dd0_8 .net v0x126f05dd0 8, 7 0, L_0x126f15540; 1 drivers
v0x126f05dd0_9 .net v0x126f05dd0 9, 7 0, L_0x126f1a430; 1 drivers
v0x126f05dd0_10 .net v0x126f05dd0 10, 7 0, L_0x126f1f4b0; 1 drivers
v0x126f05dd0_11 .net v0x126f05dd0 11, 7 0, L_0x126f201b0; 1 drivers
v0x126f05dd0_12 .net v0x126f05dd0 12, 7 0, L_0x126f20220; 1 drivers
v0x126f05dd0_13 .net v0x126f05dd0 13, 7 0, L_0x126f1fcb0; 1 drivers
v0x126f05dd0_14 .net v0x126f05dd0 14, 7 0, L_0x126f20300; 1 drivers
v0x126f05dd0_15 .net v0x126f05dd0 15, 7 0, L_0x126f203e0; 1 drivers
v0x126f06060_0 .net "out", 7 0, L_0x126f21300;  alias, 1 drivers
v0x126f060f0_0 .var "sub", 0 0;
L_0x126f06750 .part v0x126f06460_0, 2, 1;
L_0x126f068a0 .part v0x126f06460_0, 1, 1;
L_0x126f06b60 .part v0x126f06460_0, 3, 1;
L_0x126f06c00 .part v0x126f06460_0, 2, 1;
L_0x126f11100 .part v0x126f06460_0, 3, 1;
S_0x126e73150 .scope module, "add1" "subAdd" 2 170, 2 71 0, S_0x126e9e850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0x126e869d0_0 .net "a", 7 0, v0x126f062b0_0;  alias, 1 drivers
v0x126ed7850_0 .net "b", 7 0, L_0x126f15540;  alias, 1 drivers
v0x126ed78e0_0 .net "b2", 7 0, L_0x126f16280;  1 drivers
v0x126ed4310_0 .net "cin", 0 0, v0x126f05430_0;  1 drivers
v0x126ed43a0_0 .net "cout", 0 0, L_0x126f1a890;  alias, 1 drivers
v0x126ed54e0_0 .net "s", 7 0, L_0x126f1a430;  alias, 1 drivers
S_0x126eb2b60 .scope module, "dut" "rippleCA" 2 79, 2 27 0, S_0x126e73150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0x126e8e030_0 .net "a", 7 0, v0x126f062b0_0;  alias, 1 drivers
v0x126e8a5e0_0 .net "b", 7 0, L_0x126f16280;  alias, 1 drivers
v0x126e8a670_0 .net "cin", 0 0, v0x126f05430_0;  alias, 1 drivers
v0x126e8b770_0 .net "conn", 6 0, L_0x126f1a250;  1 drivers
v0x126e8b800_0 .net "cout", 0 0, L_0x126f1a890;  alias, 1 drivers
v0x126e87db0_0 .net "s", 7 0, L_0x126f1a430;  alias, 1 drivers
L_0x126f16940 .part v0x126f062b0_0, 0, 1;
L_0x126f16a60 .part L_0x126f16280, 0, 1;
L_0x126f17160 .part v0x126f062b0_0, 1, 1;
L_0x126f17280 .part L_0x126f16280, 1, 1;
L_0x126f173a0 .part L_0x126f1a250, 0, 1;
L_0x126f17a70 .part v0x126f062b0_0, 2, 1;
L_0x126f17b90 .part L_0x126f16280, 2, 1;
L_0x126f17cb0 .part L_0x126f1a250, 1, 1;
L_0x126f18370 .part v0x126f062b0_0, 3, 1;
L_0x126f184e0 .part L_0x126f16280, 3, 1;
L_0x126f18600 .part L_0x126f1a250, 2, 1;
L_0x126f18c60 .part v0x126f062b0_0, 4, 1;
L_0x126f18d80 .part L_0x126f16280, 4, 1;
L_0x126f18fa0 .part L_0x126f1a250, 3, 1;
L_0x126f19600 .part v0x126f062b0_0, 5, 1;
L_0x126f19720 .part L_0x126f16280, 5, 1;
L_0x126f19840 .part L_0x126f1a250, 4, 1;
L_0x126f19ed0 .part v0x126f062b0_0, 6, 1;
L_0x126f19ff0 .part L_0x126f16280, 6, 1;
L_0x126f1a1b0 .part L_0x126f1a250, 5, 1;
LS_0x126f1a250_0_0 .concat8 [ 1 1 1 1], L_0x126f05540, L_0x126f17010, L_0x126f17940, L_0x126f18240;
LS_0x126f1a250_0_4 .concat8 [ 1 1 1 0], L_0x126f18b30, L_0x126f194d0, L_0x126f19da0;
L_0x126f1a250 .concat8 [ 4 3 0 0], LS_0x126f1a250_0_0, LS_0x126f1a250_0_4;
L_0x126f1a9c0 .part v0x126f062b0_0, 7, 1;
L_0x126f1aae0 .part L_0x126f16280, 7, 1;
L_0x126f1acc0 .part L_0x126f1a250, 6, 1;
LS_0x126f1a430_0_0 .concat8 [ 1 1 1 1], L_0x126f16390, L_0x126f16c00, L_0x126f174e0, L_0x126f17e40;
LS_0x126f1a430_0_4 .concat8 [ 1 1 1 1], L_0x126f18790, L_0x126f19130, L_0x126f18870, L_0x126f1a110;
L_0x126f1a430 .concat8 [ 4 4 0 0], LS_0x126f1a430_0_0, LS_0x126f1a430_0_4;
S_0x126ec43f0 .scope generate, "fullAdder_loop[0]" "fullAdder_loop[0]" 2 36, 2 36 0, S_0x126eb2b60;
 .timescale 0 0;
P_0x126ebd500 .param/l "i" 1 2 36, +C4<00>;
S_0x126e96480 .scope generate, "genblk1" "genblk1" 2 37, 2 37 0, S_0x126ec43f0;
 .timescale 0 0;
S_0x126e93c50 .scope module, "fa" "fullAdder" 2 38, 2 19 0, S_0x126e96480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f16320 .functor XOR 1, L_0x126f16940, L_0x126f16a60, C4<0>, C4<0>;
L_0x126f16390 .functor XOR 1, L_0x126f16320, v0x126f05430_0, C4<0>, C4<0>;
L_0x126f16440 .functor AND 1, L_0x126f16940, L_0x126f16a60, C4<1>, C4<1>;
L_0x126f16530 .functor AND 1, L_0x126f16a60, v0x126f05430_0, C4<1>, C4<1>;
L_0x126f165a0 .functor OR 1, L_0x126f16440, L_0x126f16530, C4<0>, C4<0>;
L_0x126f16690 .functor AND 1, L_0x126f16940, v0x126f05430_0, C4<1>, C4<1>;
L_0x126f05540 .functor OR 1, L_0x126f165a0, L_0x126f16690, C4<0>, C4<0>;
v0x126ebac80_0 .net *"_ivl_0", 0 0, L_0x126f16320;  1 drivers
v0x126eba940_0 .net *"_ivl_10", 0 0, L_0x126f16690;  1 drivers
v0x126eb83d0_0 .net *"_ivl_4", 0 0, L_0x126f16440;  1 drivers
v0x126eb8110_0 .net *"_ivl_6", 0 0, L_0x126f16530;  1 drivers
v0x126ec4100_0 .net *"_ivl_8", 0 0, L_0x126f165a0;  1 drivers
v0x126ec2970_0 .net "a", 0 0, L_0x126f16940;  1 drivers
v0x126ec1d50_0 .net "b", 0 0, L_0x126f16a60;  1 drivers
v0x126ebf520_0 .net "cin", 0 0, v0x126f05430_0;  alias, 1 drivers
v0x126ebccf0_0 .net "cout", 0 0, L_0x126f05540;  1 drivers
v0x126eba4c0_0 .net "s", 0 0, L_0x126f16390;  1 drivers
S_0x126e91420 .scope generate, "fullAdder_loop[1]" "fullAdder_loop[1]" 2 36, 2 36 0, S_0x126eb2b60;
 .timescale 0 0;
P_0x126ec4190 .param/l "i" 1 2 36, +C4<01>;
S_0x126ed60f0 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126e91420;
 .timescale 0 0;
S_0x126ed38c0 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126ed60f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f164b0 .functor XOR 1, L_0x126f17160, L_0x126f17280, C4<0>, C4<0>;
L_0x126f16c00 .functor XOR 1, L_0x126f164b0, L_0x126f173a0, C4<0>, C4<0>;
L_0x126f16cb0 .functor AND 1, L_0x126f17160, L_0x126f17280, C4<1>, C4<1>;
L_0x126f16dc0 .functor AND 1, L_0x126f17280, L_0x126f173a0, C4<1>, C4<1>;
L_0x126f16e90 .functor OR 1, L_0x126f16cb0, L_0x126f16dc0, C4<0>, C4<0>;
L_0x126f16fa0 .functor AND 1, L_0x126f17160, L_0x126f173a0, C4<1>, C4<1>;
L_0x126f17010 .functor OR 1, L_0x126f16e90, L_0x126f16fa0, C4<0>, C4<0>;
v0x126eb7c90_0 .net *"_ivl_0", 0 0, L_0x126f164b0;  1 drivers
v0x126eb5460_0 .net *"_ivl_10", 0 0, L_0x126f16fa0;  1 drivers
v0x126ee9320_0 .net *"_ivl_4", 0 0, L_0x126f16cb0;  1 drivers
v0x126edbb50_0 .net *"_ivl_6", 0 0, L_0x126f16dc0;  1 drivers
v0x126edbbe0_0 .net *"_ivl_8", 0 0, L_0x126f16e90;  1 drivers
v0x126e84b50_0 .net "a", 0 0, L_0x126f17160;  1 drivers
v0x126e84be0_0 .net "b", 0 0, L_0x126f17280;  1 drivers
v0x126e989a0_0 .net "cin", 0 0, L_0x126f173a0;  1 drivers
v0x126e98a30_0 .net "cout", 0 0, L_0x126f17010;  1 drivers
v0x126ea3e00_0 .net "s", 0 0, L_0x126f16c00;  1 drivers
S_0x126ed1090 .scope generate, "fullAdder_loop[2]" "fullAdder_loop[2]" 2 36, 2 36 0, S_0x126eb2b60;
 .timescale 0 0;
P_0x126eb7d60 .param/l "i" 1 2 36, +C4<010>;
S_0x126eb00e0 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126ed1090;
 .timescale 0 0;
S_0x126eadd30 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126eb00e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f16d50 .functor XOR 1, L_0x126f17a70, L_0x126f17b90, C4<0>, C4<0>;
L_0x126f174e0 .functor XOR 1, L_0x126f16d50, L_0x126f17cb0, C4<0>, C4<0>;
L_0x126f175d0 .functor AND 1, L_0x126f17a70, L_0x126f17b90, C4<1>, C4<1>;
L_0x126f176e0 .functor AND 1, L_0x126f17b90, L_0x126f17cb0, C4<1>, C4<1>;
L_0x126f17790 .functor OR 1, L_0x126f175d0, L_0x126f176e0, C4<0>, C4<0>;
L_0x126f178d0 .functor AND 1, L_0x126f17a70, L_0x126f17cb0, C4<1>, C4<1>;
L_0x126f17940 .functor OR 1, L_0x126f17790, L_0x126f178d0, C4<0>, C4<0>;
v0x126e99fb0_0 .net *"_ivl_0", 0 0, L_0x126f16d50;  1 drivers
v0x126e9a040_0 .net *"_ivl_10", 0 0, L_0x126f178d0;  1 drivers
v0x126e85180_0 .net *"_ivl_4", 0 0, L_0x126f175d0;  1 drivers
v0x126e85210_0 .net *"_ivl_6", 0 0, L_0x126f176e0;  1 drivers
v0x126e8a030_0 .net *"_ivl_8", 0 0, L_0x126f17790;  1 drivers
v0x126e98830_0 .net "a", 0 0, L_0x126f17a70;  1 drivers
v0x126e988c0_0 .net "b", 0 0, L_0x126f17b90;  1 drivers
v0x126ec4d00_0 .net "cin", 0 0, L_0x126f17cb0;  1 drivers
v0x126ec4d90_0 .net "cout", 0 0, L_0x126f17940;  1 drivers
v0x126ec9d20_0 .net "s", 0 0, L_0x126f174e0;  1 drivers
S_0x126eab500 .scope generate, "fullAdder_loop[3]" "fullAdder_loop[3]" 2 36, 2 36 0, S_0x126eb2b60;
 .timescale 0 0;
P_0x126e8a0c0 .param/l "i" 1 2 36, +C4<011>;
S_0x126ea8cd0 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126eab500;
 .timescale 0 0;
S_0x126e82630 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126ea8cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f17dd0 .functor XOR 1, L_0x126f18370, L_0x126f184e0, C4<0>, C4<0>;
L_0x126f17e40 .functor XOR 1, L_0x126f17dd0, L_0x126f18600, C4<0>, C4<0>;
L_0x126f17eb0 .functor AND 1, L_0x126f18370, L_0x126f184e0, C4<1>, C4<1>;
L_0x126f17fe0 .functor AND 1, L_0x126f184e0, L_0x126f18600, C4<1>, C4<1>;
L_0x126f18090 .functor OR 1, L_0x126f17eb0, L_0x126f17fe0, C4<0>, C4<0>;
L_0x126f181d0 .functor AND 1, L_0x126f18370, L_0x126f18600, C4<1>, C4<1>;
L_0x126f18240 .functor OR 1, L_0x126f18090, L_0x126f181d0, C4<0>, C4<0>;
v0x126ea8ee0_0 .net *"_ivl_0", 0 0, L_0x126f17dd0;  1 drivers
v0x126ea18e0_0 .net *"_ivl_10", 0 0, L_0x126f181d0;  1 drivers
v0x126ea1980_0 .net *"_ivl_4", 0 0, L_0x126f17eb0;  1 drivers
v0x126e99b00_0 .net *"_ivl_6", 0 0, L_0x126f17fe0;  1 drivers
v0x126edcba0_0 .net *"_ivl_8", 0 0, L_0x126f18090;  1 drivers
v0x126edcc30_0 .net "a", 0 0, L_0x126f18370;  1 drivers
v0x126edc770_0 .net "b", 0 0, L_0x126f184e0;  1 drivers
v0x126edc800_0 .net "cin", 0 0, L_0x126f18600;  1 drivers
v0x126ee0210_0 .net "cout", 0 0, L_0x126f18240;  1 drivers
v0x126edfde0_0 .net "s", 0 0, L_0x126f17e40;  1 drivers
S_0x126e7fe00 .scope generate, "fullAdder_loop[4]" "fullAdder_loop[4]" 2 36, 2 36 0, S_0x126eb2b60;
 .timescale 0 0;
P_0x126edf9b0 .param/l "i" 1 2 36, +C4<0100>;
S_0x126e7d5d0 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126e7fe00;
 .timescale 0 0;
S_0x126ec2040 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126e7d5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f18720 .functor XOR 1, L_0x126f18c60, L_0x126f18d80, C4<0>, C4<0>;
L_0x126f18790 .functor XOR 1, L_0x126f18720, L_0x126f18fa0, C4<0>, C4<0>;
L_0x126f18800 .functor AND 1, L_0x126f18c60, L_0x126f18d80, C4<1>, C4<1>;
L_0x126f188f0 .functor AND 1, L_0x126f18d80, L_0x126f18fa0, C4<1>, C4<1>;
L_0x126f189a0 .functor OR 1, L_0x126f18800, L_0x126f188f0, C4<0>, C4<0>;
L_0x126f18ac0 .functor AND 1, L_0x126f18c60, L_0x126f18fa0, C4<1>, C4<1>;
L_0x126f18b30 .functor OR 1, L_0x126f189a0, L_0x126f18ac0, C4<0>, C4<0>;
v0x126edf600_0 .net *"_ivl_0", 0 0, L_0x126f18720;  1 drivers
v0x126edf150_0 .net *"_ivl_10", 0 0, L_0x126f18ac0;  1 drivers
v0x126edf1e0_0 .net *"_ivl_4", 0 0, L_0x126f18800;  1 drivers
v0x126eded20_0 .net *"_ivl_6", 0 0, L_0x126f188f0;  1 drivers
v0x126ededb0_0 .net *"_ivl_8", 0 0, L_0x126f189a0;  1 drivers
v0x126ede930_0 .net "a", 0 0, L_0x126f18c60;  1 drivers
v0x126ede4c0_0 .net "b", 0 0, L_0x126f18d80;  1 drivers
v0x126ede550_0 .net "cin", 0 0, L_0x126f18fa0;  1 drivers
v0x126ede090_0 .net "cout", 0 0, L_0x126f18b30;  1 drivers
v0x126eddc60_0 .net "s", 0 0, L_0x126f18790;  1 drivers
S_0x126ebf810 .scope generate, "fullAdder_loop[5]" "fullAdder_loop[5]" 2 36, 2 36 0, S_0x126eb2b60;
 .timescale 0 0;
P_0x126ede8f0 .param/l "i" 1 2 36, +C4<0101>;
S_0x126ebcfe0 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126ebf810;
 .timescale 0 0;
S_0x126ee0c20 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126ebcfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f190c0 .functor XOR 1, L_0x126f19600, L_0x126f19720, C4<0>, C4<0>;
L_0x126f19130 .functor XOR 1, L_0x126f190c0, L_0x126f19840, C4<0>, C4<0>;
L_0x126f191a0 .functor AND 1, L_0x126f19600, L_0x126f19720, C4<1>, C4<1>;
L_0x126f19290 .functor AND 1, L_0x126f19720, L_0x126f19840, C4<1>, C4<1>;
L_0x126f19340 .functor OR 1, L_0x126f191a0, L_0x126f19290, C4<0>, C4<0>;
L_0x126f19460 .functor AND 1, L_0x126f19600, L_0x126f19840, C4<1>, C4<1>;
L_0x126f194d0 .functor OR 1, L_0x126f19340, L_0x126f19460, C4<0>, C4<0>;
v0x126edd830_0 .net *"_ivl_0", 0 0, L_0x126f190c0;  1 drivers
v0x126edd8c0_0 .net *"_ivl_10", 0 0, L_0x126f19460;  1 drivers
v0x126edd400_0 .net *"_ivl_4", 0 0, L_0x126f191a0;  1 drivers
v0x126edd490_0 .net *"_ivl_6", 0 0, L_0x126f19290;  1 drivers
v0x126edcfd0_0 .net *"_ivl_8", 0 0, L_0x126f19340;  1 drivers
v0x126e761e0_0 .net "a", 0 0, L_0x126f19600;  1 drivers
v0x126e76270_0 .net "b", 0 0, L_0x126f19720;  1 drivers
v0x126e849e0_0 .net "cin", 0 0, L_0x126f19840;  1 drivers
v0x126e84a70_0 .net "cout", 0 0, L_0x126f194d0;  1 drivers
v0x126eb0c60_0 .net "s", 0 0, L_0x126f19130;  1 drivers
S_0x126e8e5b0 .scope generate, "fullAdder_loop[6]" "fullAdder_loop[6]" 2 36, 2 36 0, S_0x126eb2b60;
 .timescale 0 0;
P_0x126edd060 .param/l "i" 1 2 36, +C4<0110>;
S_0x126e8bd80 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126e8e5b0;
 .timescale 0 0;
S_0x126e89550 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126e8bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f19210 .functor XOR 1, L_0x126f19ed0, L_0x126f19ff0, C4<0>, C4<0>;
L_0x126f18870 .functor XOR 1, L_0x126f19210, L_0x126f1a1b0, C4<0>, C4<0>;
L_0x126f19a30 .functor AND 1, L_0x126f19ed0, L_0x126f19ff0, C4<1>, C4<1>;
L_0x126f19b40 .functor AND 1, L_0x126f19ff0, L_0x126f1a1b0, C4<1>, C4<1>;
L_0x126f19bf0 .functor OR 1, L_0x126f19a30, L_0x126f19b40, C4<0>, C4<0>;
L_0x126f19d30 .functor AND 1, L_0x126f19ed0, L_0x126f1a1b0, C4<1>, C4<1>;
L_0x126f19da0 .functor OR 1, L_0x126f19bf0, L_0x126f19d30, C4<0>, C4<0>;
v0x126e6fb10_0 .net *"_ivl_0", 0 0, L_0x126f19210;  1 drivers
v0x126ee25d0_0 .net *"_ivl_10", 0 0, L_0x126f19d30;  1 drivers
v0x126ee2660_0 .net *"_ivl_4", 0 0, L_0x126f19a30;  1 drivers
v0x126edb160_0 .net *"_ivl_6", 0 0, L_0x126f19b40;  1 drivers
v0x126edb1f0_0 .net *"_ivl_8", 0 0, L_0x126f19bf0;  1 drivers
v0x126e709a0_0 .net "a", 0 0, L_0x126f19ed0;  1 drivers
v0x126e70a30_0 .net "b", 0 0, L_0x126f19ff0;  1 drivers
v0x126e97be0_0 .net "cin", 0 0, L_0x126f1a1b0;  1 drivers
v0x126e97c70_0 .net "cout", 0 0, L_0x126f19da0;  1 drivers
v0x126e94720_0 .net "s", 0 0, L_0x126f18870;  1 drivers
S_0x126ece220 .scope generate, "fullAdder_loop[7]" "fullAdder_loop[7]" 2 36, 2 36 0, S_0x126eb2b60;
 .timescale 0 0;
P_0x126edb280 .param/l "i" 1 2 36, +C4<0111>;
S_0x126ecb9f0 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126ece220;
 .timescale 0 0;
S_0x126ec91c0 .scope module, "fa" "fullAdder" 2 40, 2 19 0, S_0x126ecb9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f1a4e0 .functor XOR 1, L_0x126f1a9c0, L_0x126f1aae0, C4<0>, C4<0>;
L_0x126f1a110 .functor XOR 1, L_0x126f1a4e0, L_0x126f1acc0, C4<0>, C4<0>;
L_0x126f1a590 .functor AND 1, L_0x126f1a9c0, L_0x126f1aae0, C4<1>, C4<1>;
L_0x126f1a680 .functor AND 1, L_0x126f1aae0, L_0x126f1acc0, C4<1>, C4<1>;
L_0x126f1a730 .functor OR 1, L_0x126f1a590, L_0x126f1a680, C4<0>, C4<0>;
L_0x126f1a820 .functor AND 1, L_0x126f1a9c0, L_0x126f1acc0, C4<1>, C4<1>;
L_0x126f1a890 .functor OR 1, L_0x126f1a730, L_0x126f1a820, C4<0>, C4<0>;
v0x126e91e70_0 .net *"_ivl_0", 0 0, L_0x126f1a4e0;  1 drivers
v0x126e91f00_0 .net *"_ivl_10", 0 0, L_0x126f1a820;  1 drivers
v0x126e93000_0 .net *"_ivl_4", 0 0, L_0x126f1a590;  1 drivers
v0x126e93090_0 .net *"_ivl_6", 0 0, L_0x126f1a680;  1 drivers
v0x126e8f640_0 .net *"_ivl_8", 0 0, L_0x126f1a730;  1 drivers
v0x126e8f6f0_0 .net "a", 0 0, L_0x126f1a9c0;  1 drivers
v0x126e907d0_0 .net "b", 0 0, L_0x126f1aae0;  1 drivers
v0x126e90860_0 .net "cin", 0 0, L_0x126f1acc0;  1 drivers
v0x126e8ce10_0 .net "cout", 0 0, L_0x126f1a890;  alias, 1 drivers
v0x126e8dfa0_0 .net "s", 0 0, L_0x126f1a110;  1 drivers
S_0x126ea5e60 .scope module, "mux" "mux8b2to1" 2 78, 2 47 0, S_0x126e73150;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "e";
L_0x126f15e10 .functor NOT 8, L_0x126f15540, C4<00000000>, C4<00000000>, C4<00000000>;
v0x126e88f40_0 .net *"_ivl_0", 7 0, L_0x126f15e10;  1 drivers
v0x126e88fd0_0 .net "a", 7 0, L_0x126f15540;  alias, 1 drivers
v0x126e85800_0 .net "e", 7 0, L_0x126f16280;  alias, 1 drivers
v0x126e858b0_0 .net "s", 0 0, v0x126f05430_0;  alias, 1 drivers
L_0x126f16280 .functor MUXZ 8, L_0x126f15540, L_0x126f15e10, v0x126f05430_0, C4<>;
S_0x126ea3630 .scope module, "addd" "subAdd" 2 159, 2 71 0, S_0x126e9e850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0x126eb3970_0 .net "a", 7 0, v0x126f062b0_0;  alias, 1 drivers
v0x126eb3a00_0 .net "b", 7 0, v0x126f06340_0;  alias, 1 drivers
v0x126eb4b00_0 .net "b2", 7 0, L_0x126f06f10;  1 drivers
v0x126eb4b90_0 .net "cin", 0 0, v0x126f05430_0;  alias, 1 drivers
v0x126eb13c0_0 .net "cout", 0 0, L_0x126f0b5e0;  alias, 1 drivers
v0x126eb1490_0 .net "s", 7 0, L_0x126f0b180;  alias, 1 drivers
S_0x126ea0e00 .scope module, "dut" "rippleCA" 2 79, 2 27 0, S_0x126ea3630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0x126ebb290_0 .net "a", 7 0, v0x126f062b0_0;  alias, 1 drivers
v0x126ebc390_0 .net "b", 7 0, L_0x126f06f10;  alias, 1 drivers
v0x126ebc420_0 .net "cin", 0 0, v0x126f05430_0;  alias, 1 drivers
v0x126eb89d0_0 .net "conn", 6 0, L_0x126f0afa0;  1 drivers
v0x126eb8a60_0 .net "cout", 0 0, L_0x126f0b5e0;  alias, 1 drivers
v0x126eb9b60_0 .net "s", 7 0, L_0x126f0b180;  alias, 1 drivers
L_0x126f07610 .part v0x126f062b0_0, 0, 1;
L_0x126f07730 .part L_0x126f06f10, 0, 1;
L_0x126f07e80 .part v0x126f062b0_0, 1, 1;
L_0x126f07fa0 .part L_0x126f06f10, 1, 1;
L_0x126f080c0 .part L_0x126f0afa0, 0, 1;
L_0x126f08790 .part v0x126f062b0_0, 2, 1;
L_0x126f088b0 .part L_0x126f06f10, 2, 1;
L_0x126f089d0 .part L_0x126f0afa0, 1, 1;
L_0x126f09090 .part v0x126f062b0_0, 3, 1;
L_0x126f09200 .part L_0x126f06f10, 3, 1;
L_0x126f09320 .part L_0x126f0afa0, 2, 1;
L_0x126f09970 .part v0x126f062b0_0, 4, 1;
L_0x126f09a90 .part L_0x126f06f10, 4, 1;
L_0x126f09cb0 .part L_0x126f0afa0, 3, 1;
L_0x126f0a310 .part v0x126f062b0_0, 5, 1;
L_0x126f0a430 .part L_0x126f06f10, 5, 1;
L_0x126f0a550 .part L_0x126f0afa0, 4, 1;
L_0x126f0ac40 .part v0x126f062b0_0, 6, 1;
L_0x126f0ad60 .part L_0x126f06f10, 6, 1;
L_0x126f0a7f0 .part L_0x126f0afa0, 5, 1;
LS_0x126f0afa0_0_0 .concat8 [ 1 1 1 1], L_0x126f074c0, L_0x126f07d30, L_0x126f08660, L_0x126f08f60;
LS_0x126f0afa0_0_4 .concat8 [ 1 1 1 0], L_0x126f09820, L_0x126f0a1e0, L_0x126f0aaf0;
L_0x126f0afa0 .concat8 [ 4 3 0 0], LS_0x126f0afa0_0_0, LS_0x126f0afa0_0_4;
L_0x126f0b710 .part v0x126f062b0_0, 7, 1;
L_0x126f0b830 .part L_0x126f06f10, 7, 1;
L_0x126f0ba10 .part L_0x126f0afa0, 6, 1;
LS_0x126f0b180_0_0 .concat8 [ 1 1 1 1], L_0x126f07080, L_0x126f078d0, L_0x126f08200, L_0x126f08b60;
LS_0x126f0b180_0_4 .concat8 [ 1 1 1 1], L_0x126f094b0, L_0x126f09e40, L_0x126f09590, L_0x126f0ae80;
L_0x126f0b180 .concat8 [ 4 4 0 0], LS_0x126f0b180_0_0, LS_0x126f0b180_0_4;
S_0x126e7a760 .scope generate, "fullAdder_loop[0]" "fullAdder_loop[0]" 2 36, 2 36 0, S_0x126ea0e00;
 .timescale 0 0;
P_0x126ed55c0 .param/l "i" 1 2 36, +C4<00>;
S_0x126e77f30 .scope generate, "genblk1" "genblk1" 2 37, 2 37 0, S_0x126e7a760;
 .timescale 0 0;
S_0x126e75700 .scope module, "fa" "fullAdder" 2 38, 2 19 0, S_0x126e77f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f06ff0 .functor XOR 1, L_0x126f07610, L_0x126f07730, C4<0>, C4<0>;
L_0x126f07080 .functor XOR 1, L_0x126f06ff0, v0x126f05430_0, C4<0>, C4<0>;
L_0x126f07170 .functor AND 1, L_0x126f07610, L_0x126f07730, C4<1>, C4<1>;
L_0x126f07280 .functor AND 1, L_0x126f07730, v0x126f05430_0, C4<1>, C4<1>;
L_0x126f072f0 .functor OR 1, L_0x126f07170, L_0x126f07280, C4<0>, C4<0>;
L_0x126f07450 .functor AND 1, L_0x126f07610, v0x126f05430_0, C4<1>, C4<1>;
L_0x126f074c0 .functor OR 1, L_0x126f072f0, L_0x126f07450, C4<0>, C4<0>;
v0x126ecf330_0 .net *"_ivl_0", 0 0, L_0x126f06ff0;  1 drivers
v0x126ed0440_0 .net *"_ivl_10", 0 0, L_0x126f07450;  1 drivers
v0x126ed04d0_0 .net *"_ivl_4", 0 0, L_0x126f07170;  1 drivers
v0x126ecca80_0 .net *"_ivl_6", 0 0, L_0x126f07280;  1 drivers
v0x126eccb10_0 .net *"_ivl_8", 0 0, L_0x126f072f0;  1 drivers
v0x126ecdc10_0 .net "a", 0 0, L_0x126f07610;  1 drivers
v0x126ecdca0_0 .net "b", 0 0, L_0x126f07730;  1 drivers
v0x126eca250_0 .net "cin", 0 0, v0x126f05430_0;  alias, 1 drivers
v0x126ecb3e0_0 .net "cout", 0 0, L_0x126f074c0;  1 drivers
v0x126ec7a20_0 .net "s", 0 0, L_0x126f07080;  1 drivers
S_0x126eba170 .scope generate, "fullAdder_loop[1]" "fullAdder_loop[1]" 2 36, 2 36 0, S_0x126ea0e00;
 .timescale 0 0;
P_0x126eccba0 .param/l "i" 1 2 36, +C4<01>;
S_0x126eb7940 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126eba170;
 .timescale 0 0;
S_0x126eb5110 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126eb7940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f07200 .functor XOR 1, L_0x126f07e80, L_0x126f07fa0, C4<0>, C4<0>;
L_0x126f078d0 .functor XOR 1, L_0x126f07200, L_0x126f080c0, C4<0>, C4<0>;
L_0x126f079a0 .functor AND 1, L_0x126f07e80, L_0x126f07fa0, C4<1>, C4<1>;
L_0x126f07ad0 .functor AND 1, L_0x126f07fa0, L_0x126f080c0, C4<1>, C4<1>;
L_0x126f07b80 .functor OR 1, L_0x126f079a0, L_0x126f07ad0, C4<0>, C4<0>;
L_0x126f07cc0 .functor AND 1, L_0x126f07e80, L_0x126f080c0, C4<1>, C4<1>;
L_0x126f07d30 .functor OR 1, L_0x126f07b80, L_0x126f07cc0, C4<0>, C4<0>;
v0x126ec8c30_0 .net *"_ivl_0", 0 0, L_0x126f07200;  1 drivers
v0x126ec5470_0 .net *"_ivl_10", 0 0, L_0x126f07cc0;  1 drivers
v0x126ec5500_0 .net *"_ivl_4", 0 0, L_0x126f079a0;  1 drivers
v0x126ec6600_0 .net *"_ivl_6", 0 0, L_0x126f07ad0;  1 drivers
v0x126ec6690_0 .net *"_ivl_8", 0 0, L_0x126f07b80;  1 drivers
v0x126eaf490_0 .net "a", 0 0, L_0x126f07e80;  1 drivers
v0x126eaf520_0 .net "b", 0 0, L_0x126f07fa0;  1 drivers
v0x126eabf50_0 .net "cin", 0 0, L_0x126f080c0;  1 drivers
v0x126eabfe0_0 .net "cout", 0 0, L_0x126f07d30;  1 drivers
v0x126ead160_0 .net "s", 0 0, L_0x126f078d0;  1 drivers
S_0x126e8ebc0 .scope generate, "fullAdder_loop[2]" "fullAdder_loop[2]" 2 36, 2 36 0, S_0x126ea0e00;
 .timescale 0 0;
P_0x126ec6720 .param/l "i" 1 2 36, +C4<010>;
S_0x126e8c390 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126e8ebc0;
 .timescale 0 0;
S_0x126ece830 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126e8c390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f07a60 .functor XOR 1, L_0x126f08790, L_0x126f088b0, C4<0>, C4<0>;
L_0x126f08200 .functor XOR 1, L_0x126f07a60, L_0x126f089d0, C4<0>, C4<0>;
L_0x126f082f0 .functor AND 1, L_0x126f08790, L_0x126f088b0, C4<1>, C4<1>;
L_0x126f08420 .functor AND 1, L_0x126f088b0, L_0x126f089d0, C4<1>, C4<1>;
L_0x126f084d0 .functor OR 1, L_0x126f082f0, L_0x126f08420, C4<0>, C4<0>;
L_0x126f085f0 .functor AND 1, L_0x126f08790, L_0x126f089d0, C4<1>, C4<1>;
L_0x126f08660 .functor OR 1, L_0x126f084d0, L_0x126f085f0, C4<0>, C4<0>;
v0x126eaa8b0_0 .net *"_ivl_0", 0 0, L_0x126f07a60;  1 drivers
v0x126eaa940_0 .net *"_ivl_10", 0 0, L_0x126f085f0;  1 drivers
v0x126ea6ef0_0 .net *"_ivl_4", 0 0, L_0x126f082f0;  1 drivers
v0x126ea6f80_0 .net *"_ivl_6", 0 0, L_0x126f08420;  1 drivers
v0x126ea8080_0 .net *"_ivl_8", 0 0, L_0x126f084d0;  1 drivers
v0x126ea8110_0 .net "a", 0 0, L_0x126f08790;  1 drivers
v0x126ea46c0_0 .net "b", 0 0, L_0x126f088b0;  1 drivers
v0x126ea4750_0 .net "cin", 0 0, L_0x126f089d0;  1 drivers
v0x126ea5850_0 .net "cout", 0 0, L_0x126f08660;  1 drivers
v0x126ea1e90_0 .net "s", 0 0, L_0x126f08200;  1 drivers
S_0x126ecc000 .scope generate, "fullAdder_loop[3]" "fullAdder_loop[3]" 2 36, 2 36 0, S_0x126ea0e00;
 .timescale 0 0;
P_0x126ecc170 .param/l "i" 1 2 36, +C4<011>;
S_0x126ea6470 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126ecc000;
 .timescale 0 0;
S_0x126ea3c40 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126ea6470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f08af0 .functor XOR 1, L_0x126f09090, L_0x126f09200, C4<0>, C4<0>;
L_0x126f08b60 .functor XOR 1, L_0x126f08af0, L_0x126f09320, C4<0>, C4<0>;
L_0x126f08c10 .functor AND 1, L_0x126f09090, L_0x126f09200, C4<1>, C4<1>;
L_0x126f08d20 .functor AND 1, L_0x126f09200, L_0x126f09320, C4<1>, C4<1>;
L_0x126f08dd0 .functor OR 1, L_0x126f08c10, L_0x126f08d20, C4<0>, C4<0>;
L_0x126f08ef0 .functor AND 1, L_0x126f09090, L_0x126f09320, C4<1>, C4<1>;
L_0x126f08f60 .functor OR 1, L_0x126f08dd0, L_0x126f08ef0, C4<0>, C4<0>;
v0x126ea30a0_0 .net *"_ivl_0", 0 0, L_0x126f08af0;  1 drivers
v0x126e9f660_0 .net *"_ivl_10", 0 0, L_0x126f08ef0;  1 drivers
v0x126e9f6f0_0 .net *"_ivl_4", 0 0, L_0x126f08c10;  1 drivers
v0x126ea07f0_0 .net *"_ivl_6", 0 0, L_0x126f08d20;  1 drivers
v0x126ea0880_0 .net *"_ivl_8", 0 0, L_0x126f08dd0;  1 drivers
v0x126e9d0b0_0 .net "a", 0 0, L_0x126f09090;  1 drivers
v0x126e9d140_0 .net "b", 0 0, L_0x126f09200;  1 drivers
v0x126e9e240_0 .net "cin", 0 0, L_0x126f09320;  1 drivers
v0x126e9e2d0_0 .net "cout", 0 0, L_0x126f08f60;  1 drivers
v0x126e9b860_0 .net "s", 0 0, L_0x126f08b60;  1 drivers
S_0x126e7ad70 .scope generate, "fullAdder_loop[4]" "fullAdder_loop[4]" 2 36, 2 36 0, S_0x126ea0e00;
 .timescale 0 0;
P_0x126ea0910 .param/l "i" 1 2 36, +C4<0100>;
S_0x126e78540 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126e7ad70;
 .timescale 0 0;
S_0x126eba780 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126e78540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f09440 .functor XOR 1, L_0x126f09970, L_0x126f09a90, C4<0>, C4<0>;
L_0x126f094b0 .functor XOR 1, L_0x126f09440, L_0x126f09cb0, C4<0>, C4<0>;
L_0x126f09520 .functor AND 1, L_0x126f09970, L_0x126f09a90, C4<1>, C4<1>;
L_0x126f09610 .functor AND 1, L_0x126f09a90, L_0x126f09cb0, C4<1>, C4<1>;
L_0x126f096c0 .functor OR 1, L_0x126f09520, L_0x126f09610, C4<0>, C4<0>;
L_0x126f097b0 .functor AND 1, L_0x126f09970, L_0x126f09cb0, C4<1>, C4<1>;
L_0x126f09820 .functor OR 1, L_0x126f096c0, L_0x126f097b0, C4<0>, C4<0>;
v0x126e9ab10_0 .net *"_ivl_0", 0 0, L_0x126f09440;  1 drivers
v0x126e9aba0_0 .net *"_ivl_10", 0 0, L_0x126f097b0;  1 drivers
v0x126ed9fa0_0 .net *"_ivl_4", 0 0, L_0x126f09520;  1 drivers
v0x126eda030_0 .net *"_ivl_6", 0 0, L_0x126f09610;  1 drivers
v0x126ee6cb0_0 .net *"_ivl_8", 0 0, L_0x126f096c0;  1 drivers
v0x126ee6d40_0 .net "a", 0 0, L_0x126f09970;  1 drivers
v0x126e71140_0 .net "b", 0 0, L_0x126f09a90;  1 drivers
v0x126e711d0_0 .net "cin", 0 0, L_0x126f09cb0;  1 drivers
v0x126e83d90_0 .net "cout", 0 0, L_0x126f09820;  1 drivers
v0x126e80850_0 .net "s", 0 0, L_0x126f094b0;  1 drivers
S_0x126eb7f50 .scope generate, "fullAdder_loop[5]" "fullAdder_loop[5]" 2 36, 2 36 0, S_0x126ea0e00;
 .timescale 0 0;
P_0x126eb80c0 .param/l "i" 1 2 36, +C4<0101>;
S_0x126e981f0 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126eb7f50;
 .timescale 0 0;
S_0x126e95e40 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126e981f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f09dd0 .functor XOR 1, L_0x126f0a310, L_0x126f0a430, C4<0>, C4<0>;
L_0x126f09e40 .functor XOR 1, L_0x126f09dd0, L_0x126f0a550, C4<0>, C4<0>;
L_0x126f09eb0 .functor AND 1, L_0x126f0a310, L_0x126f0a430, C4<1>, C4<1>;
L_0x126f09fa0 .functor AND 1, L_0x126f0a430, L_0x126f0a550, C4<1>, C4<1>;
L_0x126f0a050 .functor OR 1, L_0x126f09eb0, L_0x126f09fa0, C4<0>, C4<0>;
L_0x126f0a170 .functor AND 1, L_0x126f0a310, L_0x126f0a550, C4<1>, C4<1>;
L_0x126f0a1e0 .functor OR 1, L_0x126f0a050, L_0x126f0a170, C4<0>, C4<0>;
v0x126e819e0_0 .net *"_ivl_0", 0 0, L_0x126f09dd0;  1 drivers
v0x126e81a90_0 .net *"_ivl_10", 0 0, L_0x126f0a170;  1 drivers
v0x126e7e020_0 .net *"_ivl_4", 0 0, L_0x126f09eb0;  1 drivers
v0x126e7e0e0_0 .net *"_ivl_6", 0 0, L_0x126f09fa0;  1 drivers
v0x126e7f1c0_0 .net *"_ivl_8", 0 0, L_0x126f0a050;  1 drivers
v0x126e7b7f0_0 .net "a", 0 0, L_0x126f0a310;  1 drivers
v0x126e7b880_0 .net "b", 0 0, L_0x126f0a430;  1 drivers
v0x126e7c980_0 .net "cin", 0 0, L_0x126f0a550;  1 drivers
v0x126e7ca10_0 .net "cout", 0 0, L_0x126f0a1e0;  1 drivers
v0x126e79040_0 .net "s", 0 0, L_0x126f09e40;  1 drivers
S_0x126e93610 .scope generate, "fullAdder_loop[6]" "fullAdder_loop[6]" 2 36, 2 36 0, S_0x126ea0e00;
 .timescale 0 0;
P_0x126e7f250 .param/l "i" 1 2 36, +C4<0110>;
S_0x126e90de0 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126e93610;
 .timescale 0 0;
S_0x126ed7e60 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126e90de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f09f20 .functor XOR 1, L_0x126f0ac40, L_0x126f0ad60, C4<0>, C4<0>;
L_0x126f09590 .functor XOR 1, L_0x126f09f20, L_0x126f0a7f0, C4<0>, C4<0>;
L_0x126f0a760 .functor AND 1, L_0x126f0ac40, L_0x126f0ad60, C4<1>, C4<1>;
L_0x126f0a890 .functor AND 1, L_0x126f0ad60, L_0x126f0a7f0, C4<1>, C4<1>;
L_0x126f0a940 .functor OR 1, L_0x126f0a760, L_0x126f0a890, C4<0>, C4<0>;
L_0x126f0aa80 .functor AND 1, L_0x126f0ac40, L_0x126f0a7f0, C4<1>, C4<1>;
L_0x126f0aaf0 .functor OR 1, L_0x126f0a940, L_0x126f0aa80, C4<0>, C4<0>;
v0x126e7a1d0_0 .net *"_ivl_0", 0 0, L_0x126f09f20;  1 drivers
v0x126e76790_0 .net *"_ivl_10", 0 0, L_0x126f0aa80;  1 drivers
v0x126e76820_0 .net *"_ivl_4", 0 0, L_0x126f0a760;  1 drivers
v0x126e77920_0 .net *"_ivl_6", 0 0, L_0x126f0a890;  1 drivers
v0x126e779b0_0 .net *"_ivl_8", 0 0, L_0x126f0a940;  1 drivers
v0x126e73f60_0 .net "a", 0 0, L_0x126f0ac40;  1 drivers
v0x126e74000_0 .net "b", 0 0, L_0x126f0ad60;  1 drivers
v0x126e750f0_0 .net "cin", 0 0, L_0x126f0a7f0;  1 drivers
v0x126e75180_0 .net "cout", 0 0, L_0x126f0aaf0;  1 drivers
v0x126e71a30_0 .net "s", 0 0, L_0x126f09590;  1 drivers
S_0x126ed5ab0 .scope generate, "fullAdder_loop[7]" "fullAdder_loop[7]" 2 36, 2 36 0, S_0x126ea0e00;
 .timescale 0 0;
P_0x126e77a40 .param/l "i" 1 2 36, +C4<0111>;
S_0x126ed3280 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126ed5ab0;
 .timescale 0 0;
S_0x126ed0a50 .scope module, "fa" "fullAdder" 2 40, 2 19 0, S_0x126ed3280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f0b230 .functor XOR 1, L_0x126f0b710, L_0x126f0b830, C4<0>, C4<0>;
L_0x126f0ae80 .functor XOR 1, L_0x126f0b230, L_0x126f0ba10, C4<0>, C4<0>;
L_0x126f0b2e0 .functor AND 1, L_0x126f0b710, L_0x126f0b830, C4<1>, C4<1>;
L_0x126f0b3d0 .functor AND 1, L_0x126f0b830, L_0x126f0ba10, C4<1>, C4<1>;
L_0x126f0b480 .functor OR 1, L_0x126f0b2e0, L_0x126f0b3d0, C4<0>, C4<0>;
L_0x126f0b570 .functor AND 1, L_0x126f0b710, L_0x126f0ba10, C4<1>, C4<1>;
L_0x126f0b5e0 .functor OR 1, L_0x126f0b480, L_0x126f0b570, C4<0>, C4<0>;
v0x126e72c00_0 .net *"_ivl_0", 0 0, L_0x126f0b230;  1 drivers
v0x126ec37b0_0 .net *"_ivl_10", 0 0, L_0x126f0b570;  1 drivers
v0x126ec3860_0 .net *"_ivl_4", 0 0, L_0x126f0b2e0;  1 drivers
v0x126ec0280_0 .net *"_ivl_6", 0 0, L_0x126f0b3d0;  1 drivers
v0x126ec0330_0 .net *"_ivl_8", 0 0, L_0x126f0b480;  1 drivers
v0x126ec1450_0 .net "a", 0 0, L_0x126f0b710;  1 drivers
v0x126ebda30_0 .net "b", 0 0, L_0x126f0b830;  1 drivers
v0x126ebdac0_0 .net "cin", 0 0, L_0x126f0ba10;  1 drivers
v0x126ebebc0_0 .net "cout", 0 0, L_0x126f0b5e0;  alias, 1 drivers
v0x126ebb200_0 .net "s", 0 0, L_0x126f0ae80;  1 drivers
S_0x126eafaa0 .scope module, "mux" "mux8b2to1" 2 78, 2 47 0, S_0x126ea3630;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "e";
L_0x126f06ea0 .functor NOT 8, v0x126f06340_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x126eb61a0_0 .net *"_ivl_0", 7 0, L_0x126f06ea0;  1 drivers
v0x126eb6230_0 .net "a", 7 0, v0x126f06340_0;  alias, 1 drivers
v0x126eb7330_0 .net "e", 7 0, L_0x126f06f10;  alias, 1 drivers
v0x126eb73c0_0 .net "s", 0 0, v0x126f05430_0;  alias, 1 drivers
L_0x126f06f10 .functor MUXZ 8, v0x126f06340_0, L_0x126f06ea0, v0x126f05430_0, C4<>;
S_0x126ead6f0 .scope module, "andd" "and8bit" 2 161, 2 92 0, S_0x126e9e850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
L_0x126f10c20 .functor AND 8, v0x126f062b0_0, v0x126f06340_0, C4<11111111>, C4<11111111>;
v0x126eb25d0_0 .net "a", 7 0, v0x126f062b0_0;  alias, 1 drivers
v0x126e6e890_0 .net "b", 7 0, v0x126f06340_0;  alias, 1 drivers
v0x126eaaec0_0 .net "out", 7 0, L_0x126f10c20;  alias, 1 drivers
S_0x126ea8690 .scope module, "andd1" "and8bit" 2 172, 2 92 0, S_0x126e9e850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
L_0x126f201b0 .functor AND 8, v0x126f062b0_0, L_0x126f15540, C4<11111111>, C4<11111111>;
v0x126eaafa0_0 .net "a", 7 0, v0x126f062b0_0;  alias, 1 drivers
v0x126e843a0_0 .net "b", 7 0, L_0x126f15540;  alias, 1 drivers
v0x126e84430_0 .net "out", 7 0, L_0x126f201b0;  alias, 1 drivers
S_0x126e81ff0 .scope module, "joke" "mux8bit16to1" 2 178, 2 135 0, S_0x126e9e850;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "s";
    .port_info 1 /INPUT 8 "inp1";
    .port_info 2 /INPUT 8 "inp2";
    .port_info 3 /INPUT 8 "inp3";
    .port_info 4 /INPUT 8 "inp4";
    .port_info 5 /INPUT 8 "inp5";
    .port_info 6 /INPUT 8 "inp6";
    .port_info 7 /INPUT 8 "inp7";
    .port_info 8 /INPUT 8 "inp8";
    .port_info 9 /INPUT 8 "inp9";
    .port_info 10 /INPUT 8 "inp10";
    .port_info 11 /INPUT 8 "inp11";
    .port_info 12 /INPUT 8 "inp12";
    .port_info 13 /INPUT 8 "inp13";
    .port_info 14 /INPUT 8 "inp14";
    .port_info 15 /INPUT 8 "inp15";
    .port_info 16 /INPUT 8 "inp16";
    .port_info 17 /OUTPUT 8 "out";
L_0x126f20490 .functor BUFZ 8, L_0x126f0b180, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x126f20500 .functor BUFZ 8, L_0x126f0ff30, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x126f20570 .functor BUFZ 8, L_0x126f10c20, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x126f20660 .functor BUFZ 8, L_0x126f10c90, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x126f20750 .functor BUFZ 8, L_0x126f10720, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x126f20840 .functor BUFZ 8, L_0x126f10d70, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x126f20930 .functor BUFZ 8, L_0x126f10e50, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x126f20a20 .functor BUFZ 8, L_0x126f10fe0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x126f20b10 .functor BUFZ 8, L_0x126f15540, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x126f20b80 .functor BUFZ 8, L_0x126f1a430, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x126f20bf0 .functor BUFZ 8, L_0x126f1f4b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x126f20cc0 .functor BUFZ 8, L_0x126f201b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x126f20d30 .functor BUFZ 8, L_0x126f20220, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x126f05f10 .functor BUFZ 8, L_0x126f1fcb0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x126f20f10 .functor BUFZ 8, L_0x126f20300, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x126f20e20 .functor BUFZ 8, L_0x126f203e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x126f21300 .functor BUFZ 8, L_0x126f21080, C4<00000000>, C4<00000000>, C4<00000000>;
v0x126e7f850_0 .net *"_ivl_48", 7 0, L_0x126f21080;  1 drivers
v0x126e7f8e0_0 .net *"_ivl_50", 5 0, L_0x126f21120;  1 drivers
L_0x128078130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x126ec3db0_0 .net *"_ivl_53", 1 0, L_0x128078130;  1 drivers
v0x126ec3e40_0 .net "inp1", 7 0, L_0x126f0b180;  alias, 1 drivers
v0x126ec3ed0_0 .net "inp10", 7 0, L_0x126f1a430;  alias, 1 drivers
v0x126ec1a80_0 .net "inp11", 7 0, L_0x126f1f4b0;  alias, 1 drivers
v0x126ec1b10_0 .net "inp12", 7 0, L_0x126f201b0;  alias, 1 drivers
v0x126ebf1d0_0 .net "inp13", 7 0, L_0x126f20220;  alias, 1 drivers
v0x126ebf260_0 .net "inp14", 7 0, L_0x126f1fcb0;  alias, 1 drivers
v0x126ebc9a0_0 .net "inp15", 7 0, L_0x126f20300;  alias, 1 drivers
v0x126ebca30_0 .net "inp16", 7 0, L_0x126f203e0;  alias, 1 drivers
v0x126ebcac0_0 .net "inp2", 7 0, L_0x126f0ff30;  alias, 1 drivers
v0x126ec4970_0 .net "inp3", 7 0, L_0x126f10c20;  alias, 1 drivers
v0x126ec4a20_0 .net "inp4", 7 0, L_0x126f10c90;  alias, 1 drivers
v0x126ec4ab0_0 .net "inp5", 7 0, L_0x126f10720;  alias, 1 drivers
v0x126e98db0_0 .net "inp6", 7 0, L_0x126f10d70;  alias, 1 drivers
v0x126e98e40_0 .net "inp7", 7 0, L_0x126f10e50;  alias, 1 drivers
v0x126ed84a0_0 .net "inp8", 7 0, L_0x126f10fe0;  alias, 1 drivers
v0x126ed8530_0 .net "inp9", 7 0, L_0x126f15540;  alias, 1 drivers
v0x126ed85c0 .array "inputs", 0 15;
v0x126ed85c0_0 .net v0x126ed85c0 0, 7 0, L_0x126f20490; 1 drivers
v0x126ed85c0_1 .net v0x126ed85c0 1, 7 0, L_0x126f20500; 1 drivers
v0x126ed85c0_2 .net v0x126ed85c0 2, 7 0, L_0x126f20570; 1 drivers
v0x126ed85c0_3 .net v0x126ed85c0 3, 7 0, L_0x126f20660; 1 drivers
v0x126ed85c0_4 .net v0x126ed85c0 4, 7 0, L_0x126f20750; 1 drivers
v0x126ed85c0_5 .net v0x126ed85c0 5, 7 0, L_0x126f20840; 1 drivers
v0x126ed85c0_6 .net v0x126ed85c0 6, 7 0, L_0x126f20930; 1 drivers
v0x126ed85c0_7 .net v0x126ed85c0 7, 7 0, L_0x126f20a20; 1 drivers
v0x126ed85c0_8 .net v0x126ed85c0 8, 7 0, L_0x126f20b10; 1 drivers
v0x126ed85c0_9 .net v0x126ed85c0 9, 7 0, L_0x126f20b80; 1 drivers
v0x126ed85c0_10 .net v0x126ed85c0 10, 7 0, L_0x126f20bf0; 1 drivers
v0x126ed85c0_11 .net v0x126ed85c0 11, 7 0, L_0x126f20cc0; 1 drivers
v0x126ed85c0_12 .net v0x126ed85c0 12, 7 0, L_0x126f20d30; 1 drivers
v0x126ed85c0_13 .net v0x126ed85c0 13, 7 0, L_0x126f05f10; 1 drivers
v0x126ed85c0_14 .net v0x126ed85c0 14, 7 0, L_0x126f20f10; 1 drivers
v0x126ed85c0_15 .net v0x126ed85c0 15, 7 0, L_0x126f20e20; 1 drivers
v0x126e87340_0 .net "out", 7 0, L_0x126f21300;  alias, 1 drivers
v0x126e873e0_0 .net "s", 3 0, v0x126f06460_0;  alias, 1 drivers
L_0x126f21080 .array/port v0x126ed85c0, L_0x126f21120;
L_0x126f21120 .concat [ 4 2 0 0], v0x126f06460_0, L_0x128078130;
S_0x126ec7010 .scope module, "joke2" "mux1b4to1" 2 179, 2 63 0, S_0x126e9e850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s2";
    .port_info 6 /OUTPUT 1 "e";
L_0x126f21440 .functor NOT 1, L_0x126f06a30, C4<0>, C4<0>, C4<0>;
L_0x126f21000 .functor AND 1, L_0x126f0b5e0, L_0x126f21440, C4<1>, C4<1>;
L_0x126f214f0 .functor NOT 1, L_0x126f06d70, C4<0>, C4<0>, C4<0>;
L_0x126f21560 .functor AND 1, L_0x126f21000, L_0x126f214f0, C4<1>, C4<1>;
L_0x126f21690 .functor NOT 1, L_0x126f06a30, C4<0>, C4<0>, C4<0>;
L_0x126f217b0 .functor AND 1, L_0x126f10390, L_0x126f21690, C4<1>, C4<1>;
L_0x126f21820 .functor AND 1, L_0x126f217b0, L_0x126f06d70, C4<1>, C4<1>;
L_0x126f21970 .functor OR 1, L_0x126f21560, L_0x126f21820, C4<0>, C4<0>;
L_0x126f21a80 .functor AND 1, L_0x126f1a890, L_0x126f06a30, C4<1>, C4<1>;
L_0x126f21b40 .functor NOT 1, L_0x126f06d70, C4<0>, C4<0>, C4<0>;
L_0x126f21bb0 .functor AND 1, L_0x126f21a80, L_0x126f21b40, C4<1>, C4<1>;
L_0x126f21d00 .functor OR 1, L_0x126f21970, L_0x126f21bb0, C4<0>, C4<0>;
L_0x126f21db0 .functor AND 1, L_0x126f1f940, L_0x126f06a30, C4<1>, C4<1>;
L_0x126f21e90 .functor AND 1, L_0x126f21db0, L_0x126f06d70, C4<1>, C4<1>;
L_0x126f21f40 .functor OR 1, L_0x126f21d00, L_0x126f21e90, C4<0>, C4<0>;
v0x126e7f7c0_0 .net *"_ivl_0", 0 0, L_0x126f21440;  1 drivers
v0x126e9eca0_0 .net *"_ivl_10", 0 0, L_0x126f217b0;  1 drivers
v0x126e9ed40_0 .net *"_ivl_12", 0 0, L_0x126f21820;  1 drivers
v0x126e9ee00_0 .net *"_ivl_14", 0 0, L_0x126f21970;  1 drivers
v0x126e73510_0 .net *"_ivl_16", 0 0, L_0x126f21a80;  1 drivers
v0x126e73600_0 .net *"_ivl_18", 0 0, L_0x126f21b40;  1 drivers
v0x126e736b0_0 .net *"_ivl_2", 0 0, L_0x126f21000;  1 drivers
v0x126eb2f00_0 .net *"_ivl_20", 0 0, L_0x126f21bb0;  1 drivers
v0x126eb2f90_0 .net *"_ivl_22", 0 0, L_0x126f21d00;  1 drivers
v0x126eb30a0_0 .net *"_ivl_24", 0 0, L_0x126f21db0;  1 drivers
v0x126ec9810_0 .net *"_ivl_26", 0 0, L_0x126f21e90;  1 drivers
v0x126ec98a0_0 .net *"_ivl_4", 0 0, L_0x126f214f0;  1 drivers
v0x126ec9930_0 .net *"_ivl_6", 0 0, L_0x126f21560;  1 drivers
v0x126ec99c0_0 .net *"_ivl_8", 0 0, L_0x126f21690;  1 drivers
v0x126ea1450_0 .net "a", 0 0, L_0x126f0b5e0;  alias, 1 drivers
v0x126ea14e0_0 .net "b", 0 0, L_0x126f10390;  alias, 1 drivers
v0x126ea1570_0 .net "c", 0 0, L_0x126f1a890;  alias, 1 drivers
v0x126e9c5a0_0 .net "d", 0 0, L_0x126f1f940;  alias, 1 drivers
v0x126e9c630_0 .net "e", 0 0, L_0x126f21f40;  alias, 1 drivers
v0x126e9c6c0_0 .net "s1", 0 0, L_0x126f06a30;  alias, 1 drivers
v0x126e9c750_0 .net "s2", 0 0, L_0x126f06d70;  alias, 1 drivers
S_0x126e75d50 .scope module, "nandd" "nand8bit" 2 163, 2 106 0, S_0x126e9e850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
L_0x126f10d00 .functor AND 8, v0x126f062b0_0, v0x126f06340_0, C4<11111111>, C4<11111111>;
L_0x126f10720 .functor NOT 8, L_0x126f10d00, C4<00000000>, C4<00000000>, C4<00000000>;
v0x126e75f10_0 .net *"_ivl_0", 7 0, L_0x126f10d00;  1 drivers
v0x126eb5760_0 .net "a", 7 0, v0x126f062b0_0;  alias, 1 drivers
v0x126eb57f0_0 .net "b", 7 0, v0x126f06340_0;  alias, 1 drivers
v0x126eb5880_0 .net "out", 7 0, L_0x126f10720;  alias, 1 drivers
S_0x126e89ba0 .scope module, "nandd1" "nand8bit" 2 174, 2 106 0, S_0x126e9e850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
L_0x126f20290 .functor AND 8, v0x126f062b0_0, L_0x126f15540, C4<11111111>, C4<11111111>;
L_0x126f1fcb0 .functor NOT 8, L_0x126f20290, C4<00000000>, C4<00000000>, C4<00000000>;
v0x126e89d10_0 .net *"_ivl_0", 7 0, L_0x126f20290;  1 drivers
v0x126e89da0_0 .net "a", 7 0, v0x126f062b0_0;  alias, 1 drivers
v0x126e17a20_0 .net "b", 7 0, L_0x126f15540;  alias, 1 drivers
v0x126e17b30_0 .net "out", 7 0, L_0x126f1fcb0;  alias, 1 drivers
S_0x126e17bc0 .scope module, "norr" "nor8bit" 2 165, 2 113 0, S_0x126e9e850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
L_0x126f10de0 .functor OR 8, v0x126f062b0_0, v0x126f06340_0, C4<00000000>, C4<00000000>;
L_0x126f10e50 .functor NOT 8, L_0x126f10de0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x126e26530_0 .net *"_ivl_0", 7 0, L_0x126f10de0;  1 drivers
v0x126e265c0_0 .net "a", 7 0, v0x126f062b0_0;  alias, 1 drivers
v0x126e26660_0 .net "b", 7 0, v0x126f06340_0;  alias, 1 drivers
v0x126e10010_0 .net "out", 7 0, L_0x126f10e50;  alias, 1 drivers
S_0x126e100a0 .scope module, "norr1" "nor8bit" 2 176, 2 113 0, S_0x126e9e850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
L_0x126f20370 .functor OR 8, v0x126f062b0_0, L_0x126f15540, C4<00000000>, C4<00000000>;
L_0x126f203e0 .functor NOT 8, L_0x126f20370, C4<00000000>, C4<00000000>, C4<00000000>;
v0x126e08b70_0 .net *"_ivl_0", 7 0, L_0x126f20370;  1 drivers
v0x126e08c00_0 .net "a", 7 0, v0x126f062b0_0;  alias, 1 drivers
v0x126e08ca0_0 .net "b", 7 0, L_0x126f15540;  alias, 1 drivers
v0x126e08d50_0 .net "out", 7 0, L_0x126f203e0;  alias, 1 drivers
S_0x126e13bd0 .scope module, "nott" "not8bit" 2 166, 2 120 0, S_0x126e9e850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "bitselect";
    .port_info 3 /OUTPUT 8 "out";
L_0x126f10f00 .functor NOT 8, v0x126f06340_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x126f10f70 .functor NOT 8, v0x126f062b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x126e16880_0 .net *"_ivl_0", 7 0, L_0x126f10f00;  1 drivers
v0x126e16910_0 .net *"_ivl_2", 7 0, L_0x126f10f70;  1 drivers
v0x126e169a0_0 .net "a", 7 0, v0x126f062b0_0;  alias, 1 drivers
v0x126e16a30_0 .net "b", 7 0, v0x126f06340_0;  alias, 1 drivers
v0x126e16ac0_0 .net "bitselect", 0 0, L_0x126f11100;  1 drivers
v0x126e15970_0 .net "out", 7 0, L_0x126f10fe0;  alias, 1 drivers
L_0x126f10fe0 .functor MUXZ 8, L_0x126f10f70, L_0x126f10f00, L_0x126f11100, C4<>;
S_0x126e15a60 .scope module, "orr" "or8bit" 2 162, 2 99 0, S_0x126e9e850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
L_0x126f10c90 .functor OR 8, v0x126f062b0_0, v0x126f06340_0, C4<00000000>, C4<00000000>;
v0x126e14a50_0 .net "a", 7 0, v0x126f062b0_0;  alias, 1 drivers
v0x126e14b00_0 .net "b", 7 0, v0x126f06340_0;  alias, 1 drivers
v0x126e14ba0_0 .net "out", 7 0, L_0x126f10c90;  alias, 1 drivers
S_0x126e18930 .scope module, "orr1" "or8bit" 2 173, 2 99 0, S_0x126e9e850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
L_0x126f20220 .functor OR 8, v0x126f062b0_0, L_0x126f15540, C4<00000000>, C4<00000000>;
v0x126e18aa0_0 .net "a", 7 0, v0x126f062b0_0;  alias, 1 drivers
v0x126e18b40_0 .net "b", 7 0, L_0x126f15540;  alias, 1 drivers
v0x126e0c600_0 .net "out", 7 0, L_0x126f20220;  alias, 1 drivers
S_0x126e0c6b0 .scope module, "rebornBBB" "compliment8bit" 2 168, 2 82 0, S_0x126e9e850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "b";
v0x126eef800_0 .net "a", 7 0, v0x126f06340_0;  alias, 1 drivers
v0x126eef9b0_0 .net "b", 7 0, L_0x126f15540;  alias, 1 drivers
v0x126eefb40_0 .net "onesCom", 7 0, L_0x126f21e20;  1 drivers
v0x126eefbd0_0 .net "waste", 0 0, L_0x126f159a0;  1 drivers
S_0x126e0e350 .scope module, "ones" "mux8b2to1" 2 88, 2 47 0, S_0x126e0c6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "e";
L_0x126f111e0 .functor NOT 8, v0x126f06340_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x126f21e20 .functor BUFT 8, L_0x126f111e0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x126e0e510_0 .net *"_ivl_0", 7 0, L_0x126f111e0;  1 drivers
v0x126e0e5d0_0 .net "a", 7 0, v0x126f06340_0;  alias, 1 drivers
v0x126e07470_0 .net "e", 7 0, L_0x126f21e20;  alias, 1 drivers
L_0x128078058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x126e07530_0 .net "s", 0 0, L_0x128078058;  1 drivers
S_0x126e11940 .scope module, "twos" "rippleCA" 2 89, 2 27 0, S_0x126e0c6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0x126eef3c0_0 .net "a", 7 0, L_0x126f21e20;  alias, 1 drivers
L_0x1280780e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x126eef450_0 .net "b", 7 0, L_0x1280780e8;  1 drivers
L_0x1280780a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x126eef4e0_0 .net "cin", 0 0, L_0x1280780a0;  1 drivers
v0x126eef590_0 .net "conn", 6 0, L_0x126f15360;  1 drivers
v0x126eef620_0 .net "cout", 0 0, L_0x126f159a0;  alias, 1 drivers
v0x126eef6f0_0 .net "s", 7 0, L_0x126f15540;  alias, 1 drivers
L_0x126f11880 .part L_0x126f21e20, 0, 1;
L_0x126f119a0 .part L_0x1280780e8, 0, 1;
L_0x126f120d0 .part L_0x126f21e20, 1, 1;
L_0x126f12270 .part L_0x1280780e8, 1, 1;
L_0x126f12390 .part L_0x126f15360, 0, 1;
L_0x126f12a70 .part L_0x126f21e20, 2, 1;
L_0x126f12b90 .part L_0x1280780e8, 2, 1;
L_0x126f12cb0 .part L_0x126f15360, 1, 1;
L_0x126f133a0 .part L_0x126f21e20, 3, 1;
L_0x126f13510 .part L_0x1280780e8, 3, 1;
L_0x126f12f60 .part L_0x126f15360, 2, 1;
L_0x126f13d00 .part L_0x126f21e20, 4, 1;
L_0x126f13e20 .part L_0x1280780e8, 4, 1;
L_0x126f13fb0 .part L_0x126f15360, 3, 1;
L_0x126f14650 .part L_0x126f21e20, 5, 1;
L_0x126f14870 .part L_0x1280780e8, 5, 1;
L_0x126f14990 .part L_0x126f15360, 4, 1;
L_0x126f15000 .part L_0x126f21e20, 6, 1;
L_0x126f15120 .part L_0x1280780e8, 6, 1;
L_0x126f14bb0 .part L_0x126f15360, 5, 1;
LS_0x126f15360_0_0 .concat8 [ 1 1 1 1], L_0x126f11750, L_0x126f11f80, L_0x126f12920, L_0x126f13230;
LS_0x126f15360_0_4 .concat8 [ 1 1 1 0], L_0x126f13b90, L_0x126f14500, L_0x126f14eb0;
L_0x126f15360 .concat8 [ 4 3 0 0], LS_0x126f15360_0_0, LS_0x126f15360_0_4;
L_0x126f15ad0 .part L_0x126f21e20, 7, 1;
L_0x126f15bf0 .part L_0x1280780e8, 7, 1;
L_0x126f15ed0 .part L_0x126f15360, 6, 1;
LS_0x126f15540_0_0 .concat8 [ 1 1 1 1], L_0x126f112c0, L_0x126f11b00, L_0x126f12520, L_0x126f12e40;
LS_0x126f15540_0_4 .concat8 [ 1 1 1 1], L_0x126f13800, L_0x126f14140, L_0x126f121f0, L_0x126f15240;
L_0x126f15540 .concat8 [ 4 4 0 0], LS_0x126f15540_0_0, LS_0x126f15540_0_4;
S_0x126e11ab0 .scope generate, "fullAdder_loop[0]" "fullAdder_loop[0]" 2 36, 2 36 0, S_0x126e11940;
 .timescale 0 0;
P_0x126e07730 .param/l "i" 1 2 36, +C4<00>;
S_0x126e12e20 .scope generate, "genblk1" "genblk1" 2 37, 2 37 0, S_0x126e11ab0;
 .timescale 0 0;
S_0x126e0d4a0 .scope module, "fa" "fullAdder" 2 38, 2 19 0, S_0x126e12e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f11250 .functor XOR 1, L_0x126f11880, L_0x126f119a0, C4<0>, C4<0>;
L_0x126f112c0 .functor XOR 1, L_0x126f11250, L_0x1280780a0, C4<0>, C4<0>;
L_0x126f113f0 .functor AND 1, L_0x126f11880, L_0x126f119a0, C4<1>, C4<1>;
L_0x126f114e0 .functor AND 1, L_0x126f119a0, L_0x1280780a0, C4<1>, C4<1>;
L_0x126f11550 .functor OR 1, L_0x126f113f0, L_0x126f114e0, C4<0>, C4<0>;
L_0x126f11660 .functor AND 1, L_0x126f11880, L_0x1280780a0, C4<1>, C4<1>;
L_0x126f11750 .functor OR 1, L_0x126f11550, L_0x126f11660, C4<0>, C4<0>;
v0x126e0d690_0 .net *"_ivl_0", 0 0, L_0x126f11250;  1 drivers
v0x126e0d720_0 .net *"_ivl_10", 0 0, L_0x126f11660;  1 drivers
v0x126e1e210_0 .net *"_ivl_4", 0 0, L_0x126f113f0;  1 drivers
v0x126e1e2d0_0 .net *"_ivl_6", 0 0, L_0x126f114e0;  1 drivers
v0x126e1e380_0 .net *"_ivl_8", 0 0, L_0x126f11550;  1 drivers
v0x126e1e470_0 .net "a", 0 0, L_0x126f11880;  1 drivers
v0x126ed8a20_0 .net "b", 0 0, L_0x126f119a0;  1 drivers
v0x126ed8ab0_0 .net "cin", 0 0, L_0x1280780a0;  alias, 1 drivers
v0x126ed8b50_0 .net "cout", 0 0, L_0x126f11750;  1 drivers
v0x126ed8c60_0 .net "s", 0 0, L_0x126f112c0;  1 drivers
S_0x126eb0680 .scope generate, "fullAdder_loop[1]" "fullAdder_loop[1]" 2 36, 2 36 0, S_0x126e11940;
 .timescale 0 0;
P_0x126eb0840 .param/l "i" 1 2 36, +C4<01>;
S_0x126ee9430 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126eb0680;
 .timescale 0 0;
S_0x126ee95a0 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126ee9430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f11460 .functor XOR 1, L_0x126f120d0, L_0x126f12270, C4<0>, C4<0>;
L_0x126f11b00 .functor XOR 1, L_0x126f11460, L_0x126f12390, C4<0>, C4<0>;
L_0x126f11bf0 .functor AND 1, L_0x126f120d0, L_0x126f12270, C4<1>, C4<1>;
L_0x126f11d20 .functor AND 1, L_0x126f12270, L_0x126f12390, C4<1>, C4<1>;
L_0x126f11dd0 .functor OR 1, L_0x126f11bf0, L_0x126f11d20, C4<0>, C4<0>;
L_0x126f11f10 .functor AND 1, L_0x126f120d0, L_0x126f12390, C4<1>, C4<1>;
L_0x126f11f80 .functor OR 1, L_0x126f11dd0, L_0x126f11f10, C4<0>, C4<0>;
v0x126ee9790_0 .net *"_ivl_0", 0 0, L_0x126f11460;  1 drivers
v0x126ee9820_0 .net *"_ivl_10", 0 0, L_0x126f11f10;  1 drivers
v0x126ee98d0_0 .net *"_ivl_4", 0 0, L_0x126f11bf0;  1 drivers
v0x126ee9990_0 .net *"_ivl_6", 0 0, L_0x126f11d20;  1 drivers
v0x126ee9a40_0 .net *"_ivl_8", 0 0, L_0x126f11dd0;  1 drivers
v0x126ee9b30_0 .net "a", 0 0, L_0x126f120d0;  1 drivers
v0x126ee9bd0_0 .net "b", 0 0, L_0x126f12270;  1 drivers
v0x126ee9c70_0 .net "cin", 0 0, L_0x126f12390;  1 drivers
v0x126ee9d10_0 .net "cout", 0 0, L_0x126f11f80;  1 drivers
v0x126ee9e20_0 .net "s", 0 0, L_0x126f11b00;  1 drivers
S_0x126ee9f30 .scope generate, "fullAdder_loop[2]" "fullAdder_loop[2]" 2 36, 2 36 0, S_0x126e11940;
 .timescale 0 0;
P_0x126eea0f0 .param/l "i" 1 2 36, +C4<010>;
S_0x126eea170 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126ee9f30;
 .timescale 0 0;
S_0x126eea330 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126eea170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f124b0 .functor XOR 1, L_0x126f12a70, L_0x126f12b90, C4<0>, C4<0>;
L_0x126f12520 .functor XOR 1, L_0x126f124b0, L_0x126f12cb0, C4<0>, C4<0>;
L_0x126f12590 .functor AND 1, L_0x126f12a70, L_0x126f12b90, C4<1>, C4<1>;
L_0x126f126c0 .functor AND 1, L_0x126f12b90, L_0x126f12cb0, C4<1>, C4<1>;
L_0x126f12770 .functor OR 1, L_0x126f12590, L_0x126f126c0, C4<0>, C4<0>;
L_0x126f128b0 .functor AND 1, L_0x126f12a70, L_0x126f12cb0, C4<1>, C4<1>;
L_0x126f12920 .functor OR 1, L_0x126f12770, L_0x126f128b0, C4<0>, C4<0>;
v0x126eea5a0_0 .net *"_ivl_0", 0 0, L_0x126f124b0;  1 drivers
v0x126eea640_0 .net *"_ivl_10", 0 0, L_0x126f128b0;  1 drivers
v0x126eea6f0_0 .net *"_ivl_4", 0 0, L_0x126f12590;  1 drivers
v0x126eea7b0_0 .net *"_ivl_6", 0 0, L_0x126f126c0;  1 drivers
v0x126eea860_0 .net *"_ivl_8", 0 0, L_0x126f12770;  1 drivers
v0x126eea950_0 .net "a", 0 0, L_0x126f12a70;  1 drivers
v0x126eea9f0_0 .net "b", 0 0, L_0x126f12b90;  1 drivers
v0x126eeaa90_0 .net "cin", 0 0, L_0x126f12cb0;  1 drivers
v0x126eeab30_0 .net "cout", 0 0, L_0x126f12920;  1 drivers
v0x126eeac40_0 .net "s", 0 0, L_0x126f12520;  1 drivers
S_0x126eead50 .scope generate, "fullAdder_loop[3]" "fullAdder_loop[3]" 2 36, 2 36 0, S_0x126e11940;
 .timescale 0 0;
P_0x126eeaf10 .param/l "i" 1 2 36, +C4<011>;
S_0x126eeaf90 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126eead50;
 .timescale 0 0;
S_0x126eeb150 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126eeaf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f12dd0 .functor XOR 1, L_0x126f133a0, L_0x126f13510, C4<0>, C4<0>;
L_0x126f12e40 .functor XOR 1, L_0x126f12dd0, L_0x126f12f60, C4<0>, C4<0>;
L_0x126f12ef0 .functor AND 1, L_0x126f133a0, L_0x126f13510, C4<1>, C4<1>;
L_0x126f13000 .functor AND 1, L_0x126f13510, L_0x126f12f60, C4<1>, C4<1>;
L_0x126f130b0 .functor OR 1, L_0x126f12ef0, L_0x126f13000, C4<0>, C4<0>;
L_0x126f131c0 .functor AND 1, L_0x126f133a0, L_0x126f12f60, C4<1>, C4<1>;
L_0x126f13230 .functor OR 1, L_0x126f130b0, L_0x126f131c0, C4<0>, C4<0>;
v0x126eeb390_0 .net *"_ivl_0", 0 0, L_0x126f12dd0;  1 drivers
v0x126eeb450_0 .net *"_ivl_10", 0 0, L_0x126f131c0;  1 drivers
v0x126eeb500_0 .net *"_ivl_4", 0 0, L_0x126f12ef0;  1 drivers
v0x126eeb5c0_0 .net *"_ivl_6", 0 0, L_0x126f13000;  1 drivers
v0x126eeb670_0 .net *"_ivl_8", 0 0, L_0x126f130b0;  1 drivers
v0x126eeb760_0 .net "a", 0 0, L_0x126f133a0;  1 drivers
v0x126eeb800_0 .net "b", 0 0, L_0x126f13510;  1 drivers
v0x126eeb8a0_0 .net "cin", 0 0, L_0x126f12f60;  1 drivers
v0x126eeb940_0 .net "cout", 0 0, L_0x126f13230;  1 drivers
v0x126eeba50_0 .net "s", 0 0, L_0x126f12e40;  1 drivers
S_0x126eebb60 .scope generate, "fullAdder_loop[4]" "fullAdder_loop[4]" 2 36, 2 36 0, S_0x126e11940;
 .timescale 0 0;
P_0x126eebd60 .param/l "i" 1 2 36, +C4<0100>;
S_0x126eebde0 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126eebb60;
 .timescale 0 0;
S_0x126eebfa0 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126eebde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f13790 .functor XOR 1, L_0x126f13d00, L_0x126f13e20, C4<0>, C4<0>;
L_0x126f13800 .functor XOR 1, L_0x126f13790, L_0x126f13fb0, C4<0>, C4<0>;
L_0x126f13870 .functor AND 1, L_0x126f13d00, L_0x126f13e20, C4<1>, C4<1>;
L_0x126f13960 .functor AND 1, L_0x126f13e20, L_0x126f13fb0, C4<1>, C4<1>;
L_0x126f13a10 .functor OR 1, L_0x126f13870, L_0x126f13960, C4<0>, C4<0>;
L_0x126f13b20 .functor AND 1, L_0x126f13d00, L_0x126f13fb0, C4<1>, C4<1>;
L_0x126f13b90 .functor OR 1, L_0x126f13a10, L_0x126f13b20, C4<0>, C4<0>;
v0x126eec1e0_0 .net *"_ivl_0", 0 0, L_0x126f13790;  1 drivers
v0x126eec280_0 .net *"_ivl_10", 0 0, L_0x126f13b20;  1 drivers
v0x126eec330_0 .net *"_ivl_4", 0 0, L_0x126f13870;  1 drivers
v0x126eec3f0_0 .net *"_ivl_6", 0 0, L_0x126f13960;  1 drivers
v0x126eec4a0_0 .net *"_ivl_8", 0 0, L_0x126f13a10;  1 drivers
v0x126eec590_0 .net "a", 0 0, L_0x126f13d00;  1 drivers
v0x126eec630_0 .net "b", 0 0, L_0x126f13e20;  1 drivers
v0x126eec6d0_0 .net "cin", 0 0, L_0x126f13fb0;  1 drivers
v0x126eec770_0 .net "cout", 0 0, L_0x126f13b90;  1 drivers
v0x126eec880_0 .net "s", 0 0, L_0x126f13800;  1 drivers
S_0x126eec990 .scope generate, "fullAdder_loop[5]" "fullAdder_loop[5]" 2 36, 2 36 0, S_0x126e11940;
 .timescale 0 0;
P_0x126eecb50 .param/l "i" 1 2 36, +C4<0101>;
S_0x126eecbd0 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126eec990;
 .timescale 0 0;
S_0x126eecd90 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126eecbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f140d0 .functor XOR 1, L_0x126f14650, L_0x126f14870, C4<0>, C4<0>;
L_0x126f14140 .functor XOR 1, L_0x126f140d0, L_0x126f14990, C4<0>, C4<0>;
L_0x126f141b0 .functor AND 1, L_0x126f14650, L_0x126f14870, C4<1>, C4<1>;
L_0x126f142a0 .functor AND 1, L_0x126f14870, L_0x126f14990, C4<1>, C4<1>;
L_0x126f14350 .functor OR 1, L_0x126f141b0, L_0x126f142a0, C4<0>, C4<0>;
L_0x126f14490 .functor AND 1, L_0x126f14650, L_0x126f14990, C4<1>, C4<1>;
L_0x126f14500 .functor OR 1, L_0x126f14350, L_0x126f14490, C4<0>, C4<0>;
v0x126eecfd0_0 .net *"_ivl_0", 0 0, L_0x126f140d0;  1 drivers
v0x126eed090_0 .net *"_ivl_10", 0 0, L_0x126f14490;  1 drivers
v0x126eed140_0 .net *"_ivl_4", 0 0, L_0x126f141b0;  1 drivers
v0x126eed200_0 .net *"_ivl_6", 0 0, L_0x126f142a0;  1 drivers
v0x126eed2b0_0 .net *"_ivl_8", 0 0, L_0x126f14350;  1 drivers
v0x126eed3a0_0 .net "a", 0 0, L_0x126f14650;  1 drivers
v0x126eed440_0 .net "b", 0 0, L_0x126f14870;  1 drivers
v0x126eed4e0_0 .net "cin", 0 0, L_0x126f14990;  1 drivers
v0x126eed580_0 .net "cout", 0 0, L_0x126f14500;  1 drivers
v0x126eed690_0 .net "s", 0 0, L_0x126f14140;  1 drivers
S_0x126eed7a0 .scope generate, "fullAdder_loop[6]" "fullAdder_loop[6]" 2 36, 2 36 0, S_0x126e11940;
 .timescale 0 0;
P_0x126eed960 .param/l "i" 1 2 36, +C4<0110>;
S_0x126eed9e0 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126eed7a0;
 .timescale 0 0;
S_0x126eedba0 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126eed9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f13f40 .functor XOR 1, L_0x126f15000, L_0x126f15120, C4<0>, C4<0>;
L_0x126f121f0 .functor XOR 1, L_0x126f13f40, L_0x126f14bb0, C4<0>, C4<0>;
L_0x126f14b40 .functor AND 1, L_0x126f15000, L_0x126f15120, C4<1>, C4<1>;
L_0x126f14c50 .functor AND 1, L_0x126f15120, L_0x126f14bb0, C4<1>, C4<1>;
L_0x126f14d00 .functor OR 1, L_0x126f14b40, L_0x126f14c50, C4<0>, C4<0>;
L_0x126f14e40 .functor AND 1, L_0x126f15000, L_0x126f14bb0, C4<1>, C4<1>;
L_0x126f14eb0 .functor OR 1, L_0x126f14d00, L_0x126f14e40, C4<0>, C4<0>;
v0x126eedde0_0 .net *"_ivl_0", 0 0, L_0x126f13f40;  1 drivers
v0x126eedea0_0 .net *"_ivl_10", 0 0, L_0x126f14e40;  1 drivers
v0x126eedf50_0 .net *"_ivl_4", 0 0, L_0x126f14b40;  1 drivers
v0x126eee010_0 .net *"_ivl_6", 0 0, L_0x126f14c50;  1 drivers
v0x126eee0c0_0 .net *"_ivl_8", 0 0, L_0x126f14d00;  1 drivers
v0x126eee1b0_0 .net "a", 0 0, L_0x126f15000;  1 drivers
v0x126eee250_0 .net "b", 0 0, L_0x126f15120;  1 drivers
v0x126eee2f0_0 .net "cin", 0 0, L_0x126f14bb0;  1 drivers
v0x126eee390_0 .net "cout", 0 0, L_0x126f14eb0;  1 drivers
v0x126eee4a0_0 .net "s", 0 0, L_0x126f121f0;  1 drivers
S_0x126eee5b0 .scope generate, "fullAdder_loop[7]" "fullAdder_loop[7]" 2 36, 2 36 0, S_0x126e11940;
 .timescale 0 0;
P_0x126eee770 .param/l "i" 1 2 36, +C4<0111>;
S_0x126eee7f0 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126eee5b0;
 .timescale 0 0;
S_0x126eee9b0 .scope module, "fa" "fullAdder" 2 40, 2 19 0, S_0x126eee7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f155f0 .functor XOR 1, L_0x126f15ad0, L_0x126f15bf0, C4<0>, C4<0>;
L_0x126f15240 .functor XOR 1, L_0x126f155f0, L_0x126f15ed0, C4<0>, C4<0>;
L_0x126f156a0 .functor AND 1, L_0x126f15ad0, L_0x126f15bf0, C4<1>, C4<1>;
L_0x126f15790 .functor AND 1, L_0x126f15bf0, L_0x126f15ed0, C4<1>, C4<1>;
L_0x126f15840 .functor OR 1, L_0x126f156a0, L_0x126f15790, C4<0>, C4<0>;
L_0x126f15930 .functor AND 1, L_0x126f15ad0, L_0x126f15ed0, C4<1>, C4<1>;
L_0x126f159a0 .functor OR 1, L_0x126f15840, L_0x126f15930, C4<0>, C4<0>;
v0x126eeebf0_0 .net *"_ivl_0", 0 0, L_0x126f155f0;  1 drivers
v0x126eeecb0_0 .net *"_ivl_10", 0 0, L_0x126f15930;  1 drivers
v0x126eeed60_0 .net *"_ivl_4", 0 0, L_0x126f156a0;  1 drivers
v0x126eeee20_0 .net *"_ivl_6", 0 0, L_0x126f15790;  1 drivers
v0x126eeeed0_0 .net *"_ivl_8", 0 0, L_0x126f15840;  1 drivers
v0x126eeefc0_0 .net "a", 0 0, L_0x126f15ad0;  1 drivers
v0x126eef060_0 .net "b", 0 0, L_0x126f15bf0;  1 drivers
v0x126eef100_0 .net "cin", 0 0, L_0x126f15ed0;  1 drivers
v0x126eef1a0_0 .net "cout", 0 0, L_0x126f159a0;  alias, 1 drivers
v0x126eef2b0_0 .net "s", 0 0, L_0x126f15240;  1 drivers
S_0x126eefc60 .scope module, "sub1" "subAdd" 2 171, 2 71 0, S_0x126e9e850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0x126ef7b50_0 .net "a", 7 0, v0x126f062b0_0;  alias, 1 drivers
v0x126ef7c00_0 .net "b", 7 0, L_0x126f15540;  alias, 1 drivers
v0x126ef7ca0_0 .net "b2", 7 0, L_0x126f1ac00;  1 drivers
v0x126ef7d70_0 .net "cin", 0 0, v0x126f060f0_0;  1 drivers
v0x126ef7e00_0 .net "cout", 0 0, L_0x126f1f940;  alias, 1 drivers
v0x126ef7ed0_0 .net "s", 7 0, L_0x126f1f4b0;  alias, 1 drivers
S_0x126eefe80 .scope module, "dut" "rippleCA" 2 79, 2 27 0, S_0x126eefc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0x126ef71a0_0 .net "a", 7 0, v0x126f062b0_0;  alias, 1 drivers
v0x126ef7250_0 .net "b", 7 0, L_0x126f1ac00;  alias, 1 drivers
v0x126ef72f0_0 .net "cin", 0 0, v0x126f060f0_0;  alias, 1 drivers
v0x126ef73a0_0 .net "conn", 6 0, L_0x126f1f2d0;  1 drivers
v0x126ef7430_0 .net "cout", 0 0, L_0x126f1f940;  alias, 1 drivers
v0x126ef7540_0 .net "s", 7 0, L_0x126f1f4b0;  alias, 1 drivers
L_0x126f1b8e0 .part v0x126f062b0_0, 0, 1;
L_0x126f1ba00 .part L_0x126f1ac00, 0, 1;
L_0x126f1c0c0 .part v0x126f062b0_0, 1, 1;
L_0x126f1c1e0 .part L_0x126f1ac00, 1, 1;
L_0x126f1c300 .part L_0x126f1f2d0, 0, 1;
L_0x126f1ca10 .part v0x126f062b0_0, 2, 1;
L_0x126f1cb30 .part L_0x126f1ac00, 2, 1;
L_0x126f1cc50 .part L_0x126f1f2d0, 1, 1;
L_0x126f1d340 .part v0x126f062b0_0, 3, 1;
L_0x126f1d4b0 .part L_0x126f1ac00, 3, 1;
L_0x126f1d5d0 .part L_0x126f1f2d0, 2, 1;
L_0x126f1dc60 .part v0x126f062b0_0, 4, 1;
L_0x126f1dd80 .part L_0x126f1ac00, 4, 1;
L_0x126f1dfa0 .part L_0x126f1f2d0, 3, 1;
L_0x126f1e640 .part v0x126f062b0_0, 5, 1;
L_0x126f1e760 .part L_0x126f1ac00, 5, 1;
L_0x126f1e880 .part L_0x126f1f2d0, 4, 1;
L_0x126f1ef70 .part v0x126f062b0_0, 6, 1;
L_0x126f1f090 .part L_0x126f1ac00, 6, 1;
L_0x126f1eb20 .part L_0x126f1f2d0, 5, 1;
LS_0x126f1f2d0_0_0 .concat8 [ 1 1 1 1], L_0x126f06180, L_0x126f1bf50, L_0x126f1c8c0, L_0x126f1d1d0;
LS_0x126f1f2d0_0_4 .concat8 [ 1 1 1 0], L_0x126f1daf0, L_0x126f1e4f0, L_0x126f1ee20;
L_0x126f1f2d0 .concat8 [ 4 3 0 0], LS_0x126f1f2d0_0_0, LS_0x126f1f2d0_0_4;
L_0x126f1fa70 .part v0x126f062b0_0, 7, 1;
L_0x126f1fb90 .part L_0x126f1ac00, 7, 1;
L_0x126f1fd70 .part L_0x126f1f2d0, 6, 1;
LS_0x126f1f4b0_0_0 .concat8 [ 1 1 1 1], L_0x126f1b370, L_0x126f1bba0, L_0x126f1c440, L_0x126f1cde0;
LS_0x126f1f4b0_0_4 .concat8 [ 1 1 1 1], L_0x126f1d760, L_0x126f1e130, L_0x126f1d840, L_0x126f1f1b0;
L_0x126f1f4b0 .concat8 [ 4 4 0 0], LS_0x126f1f4b0_0_0, LS_0x126f1f4b0_0_4;
S_0x126ef00f0 .scope generate, "fullAdder_loop[0]" "fullAdder_loop[0]" 2 36, 2 36 0, S_0x126eefe80;
 .timescale 0 0;
P_0x126ef02b0 .param/l "i" 1 2 36, +C4<00>;
S_0x126ef0330 .scope generate, "genblk1" "genblk1" 2 37, 2 37 0, S_0x126ef00f0;
 .timescale 0 0;
S_0x126ef04f0 .scope module, "fa" "fullAdder" 2 38, 2 19 0, S_0x126ef0330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126eefa80 .functor XOR 1, L_0x126f1b8e0, L_0x126f1ba00, C4<0>, C4<0>;
L_0x126f1b370 .functor XOR 1, L_0x126eefa80, v0x126f060f0_0, C4<0>, C4<0>;
L_0x126f1b3e0 .functor AND 1, L_0x126f1b8e0, L_0x126f1ba00, C4<1>, C4<1>;
L_0x126f1b4d0 .functor AND 1, L_0x126f1ba00, v0x126f060f0_0, C4<1>, C4<1>;
L_0x126f1b540 .functor OR 1, L_0x126f1b3e0, L_0x126f1b4d0, C4<0>, C4<0>;
L_0x126f1b630 .functor AND 1, L_0x126f1b8e0, v0x126f060f0_0, C4<1>, C4<1>;
L_0x126f06180 .functor OR 1, L_0x126f1b540, L_0x126f1b630, C4<0>, C4<0>;
v0x126ef0770_0 .net *"_ivl_0", 0 0, L_0x126eefa80;  1 drivers
v0x126ef0830_0 .net *"_ivl_10", 0 0, L_0x126f1b630;  1 drivers
v0x126ef08e0_0 .net *"_ivl_4", 0 0, L_0x126f1b3e0;  1 drivers
v0x126ef09a0_0 .net *"_ivl_6", 0 0, L_0x126f1b4d0;  1 drivers
v0x126ef0a50_0 .net *"_ivl_8", 0 0, L_0x126f1b540;  1 drivers
v0x126ef0b40_0 .net "a", 0 0, L_0x126f1b8e0;  1 drivers
v0x126ef0be0_0 .net "b", 0 0, L_0x126f1ba00;  1 drivers
v0x126ef0c80_0 .net "cin", 0 0, v0x126f060f0_0;  alias, 1 drivers
v0x126ef0d20_0 .net "cout", 0 0, L_0x126f06180;  1 drivers
v0x126ef0e30_0 .net "s", 0 0, L_0x126f1b370;  1 drivers
S_0x126ef0f40 .scope generate, "fullAdder_loop[1]" "fullAdder_loop[1]" 2 36, 2 36 0, S_0x126eefe80;
 .timescale 0 0;
P_0x126ef1100 .param/l "i" 1 2 36, +C4<01>;
S_0x126ef1180 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126ef0f40;
 .timescale 0 0;
S_0x126ef1340 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126ef1180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f1b450 .functor XOR 1, L_0x126f1c0c0, L_0x126f1c1e0, C4<0>, C4<0>;
L_0x126f1bba0 .functor XOR 1, L_0x126f1b450, L_0x126f1c300, C4<0>, C4<0>;
L_0x126f1bc10 .functor AND 1, L_0x126f1c0c0, L_0x126f1c1e0, C4<1>, C4<1>;
L_0x126f1bd20 .functor AND 1, L_0x126f1c1e0, L_0x126f1c300, C4<1>, C4<1>;
L_0x126f1bdd0 .functor OR 1, L_0x126f1bc10, L_0x126f1bd20, C4<0>, C4<0>;
L_0x126f1bee0 .functor AND 1, L_0x126f1c0c0, L_0x126f1c300, C4<1>, C4<1>;
L_0x126f1bf50 .functor OR 1, L_0x126f1bdd0, L_0x126f1bee0, C4<0>, C4<0>;
v0x126ef1580_0 .net *"_ivl_0", 0 0, L_0x126f1b450;  1 drivers
v0x126ef1640_0 .net *"_ivl_10", 0 0, L_0x126f1bee0;  1 drivers
v0x126ef16f0_0 .net *"_ivl_4", 0 0, L_0x126f1bc10;  1 drivers
v0x126ef17b0_0 .net *"_ivl_6", 0 0, L_0x126f1bd20;  1 drivers
v0x126ef1860_0 .net *"_ivl_8", 0 0, L_0x126f1bdd0;  1 drivers
v0x126ef1950_0 .net "a", 0 0, L_0x126f1c0c0;  1 drivers
v0x126ef19f0_0 .net "b", 0 0, L_0x126f1c1e0;  1 drivers
v0x126ef1a90_0 .net "cin", 0 0, L_0x126f1c300;  1 drivers
v0x126ef1b30_0 .net "cout", 0 0, L_0x126f1bf50;  1 drivers
v0x126ef1c40_0 .net "s", 0 0, L_0x126f1bba0;  1 drivers
S_0x126ef1d50 .scope generate, "fullAdder_loop[2]" "fullAdder_loop[2]" 2 36, 2 36 0, S_0x126eefe80;
 .timescale 0 0;
P_0x126ef1f10 .param/l "i" 1 2 36, +C4<010>;
S_0x126ef1f90 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126ef1d50;
 .timescale 0 0;
S_0x126ef2150 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126ef1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f1bcb0 .functor XOR 1, L_0x126f1ca10, L_0x126f1cb30, C4<0>, C4<0>;
L_0x126f1c440 .functor XOR 1, L_0x126f1bcb0, L_0x126f1cc50, C4<0>, C4<0>;
L_0x126f1c530 .functor AND 1, L_0x126f1ca10, L_0x126f1cb30, C4<1>, C4<1>;
L_0x126f1c660 .functor AND 1, L_0x126f1cb30, L_0x126f1cc50, C4<1>, C4<1>;
L_0x126f1c710 .functor OR 1, L_0x126f1c530, L_0x126f1c660, C4<0>, C4<0>;
L_0x126f1c850 .functor AND 1, L_0x126f1ca10, L_0x126f1cc50, C4<1>, C4<1>;
L_0x126f1c8c0 .functor OR 1, L_0x126f1c710, L_0x126f1c850, C4<0>, C4<0>;
v0x126ef23c0_0 .net *"_ivl_0", 0 0, L_0x126f1bcb0;  1 drivers
v0x126ef2460_0 .net *"_ivl_10", 0 0, L_0x126f1c850;  1 drivers
v0x126ef2510_0 .net *"_ivl_4", 0 0, L_0x126f1c530;  1 drivers
v0x126ef25d0_0 .net *"_ivl_6", 0 0, L_0x126f1c660;  1 drivers
v0x126ef2680_0 .net *"_ivl_8", 0 0, L_0x126f1c710;  1 drivers
v0x126ef2770_0 .net "a", 0 0, L_0x126f1ca10;  1 drivers
v0x126ef2810_0 .net "b", 0 0, L_0x126f1cb30;  1 drivers
v0x126ef28b0_0 .net "cin", 0 0, L_0x126f1cc50;  1 drivers
v0x126ef2950_0 .net "cout", 0 0, L_0x126f1c8c0;  1 drivers
v0x126ef2a60_0 .net "s", 0 0, L_0x126f1c440;  1 drivers
S_0x126ef2b70 .scope generate, "fullAdder_loop[3]" "fullAdder_loop[3]" 2 36, 2 36 0, S_0x126eefe80;
 .timescale 0 0;
P_0x126ef2d30 .param/l "i" 1 2 36, +C4<011>;
S_0x126ef2db0 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126ef2b70;
 .timescale 0 0;
S_0x126ef2f70 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126ef2db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f1cd70 .functor XOR 1, L_0x126f1d340, L_0x126f1d4b0, C4<0>, C4<0>;
L_0x126f1cde0 .functor XOR 1, L_0x126f1cd70, L_0x126f1d5d0, C4<0>, C4<0>;
L_0x126f1ce90 .functor AND 1, L_0x126f1d340, L_0x126f1d4b0, C4<1>, C4<1>;
L_0x126f1cfa0 .functor AND 1, L_0x126f1d4b0, L_0x126f1d5d0, C4<1>, C4<1>;
L_0x126f1d050 .functor OR 1, L_0x126f1ce90, L_0x126f1cfa0, C4<0>, C4<0>;
L_0x126f1d160 .functor AND 1, L_0x126f1d340, L_0x126f1d5d0, C4<1>, C4<1>;
L_0x126f1d1d0 .functor OR 1, L_0x126f1d050, L_0x126f1d160, C4<0>, C4<0>;
v0x126ef31b0_0 .net *"_ivl_0", 0 0, L_0x126f1cd70;  1 drivers
v0x126ef3270_0 .net *"_ivl_10", 0 0, L_0x126f1d160;  1 drivers
v0x126ef3320_0 .net *"_ivl_4", 0 0, L_0x126f1ce90;  1 drivers
v0x126ef33e0_0 .net *"_ivl_6", 0 0, L_0x126f1cfa0;  1 drivers
v0x126ef3490_0 .net *"_ivl_8", 0 0, L_0x126f1d050;  1 drivers
v0x126ef3580_0 .net "a", 0 0, L_0x126f1d340;  1 drivers
v0x126ef3620_0 .net "b", 0 0, L_0x126f1d4b0;  1 drivers
v0x126ef36c0_0 .net "cin", 0 0, L_0x126f1d5d0;  1 drivers
v0x126ef3760_0 .net "cout", 0 0, L_0x126f1d1d0;  1 drivers
v0x126ef3870_0 .net "s", 0 0, L_0x126f1cde0;  1 drivers
S_0x126ef3980 .scope generate, "fullAdder_loop[4]" "fullAdder_loop[4]" 2 36, 2 36 0, S_0x126eefe80;
 .timescale 0 0;
P_0x126ef3b80 .param/l "i" 1 2 36, +C4<0100>;
S_0x126ef3c00 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126ef3980;
 .timescale 0 0;
S_0x126ef3dc0 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126ef3c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f1d6f0 .functor XOR 1, L_0x126f1dc60, L_0x126f1dd80, C4<0>, C4<0>;
L_0x126f1d760 .functor XOR 1, L_0x126f1d6f0, L_0x126f1dfa0, C4<0>, C4<0>;
L_0x126f1d7d0 .functor AND 1, L_0x126f1dc60, L_0x126f1dd80, C4<1>, C4<1>;
L_0x126f1d8c0 .functor AND 1, L_0x126f1dd80, L_0x126f1dfa0, C4<1>, C4<1>;
L_0x126f1d970 .functor OR 1, L_0x126f1d7d0, L_0x126f1d8c0, C4<0>, C4<0>;
L_0x126f1da80 .functor AND 1, L_0x126f1dc60, L_0x126f1dfa0, C4<1>, C4<1>;
L_0x126f1daf0 .functor OR 1, L_0x126f1d970, L_0x126f1da80, C4<0>, C4<0>;
v0x126ef4000_0 .net *"_ivl_0", 0 0, L_0x126f1d6f0;  1 drivers
v0x126ef40a0_0 .net *"_ivl_10", 0 0, L_0x126f1da80;  1 drivers
v0x126ef4150_0 .net *"_ivl_4", 0 0, L_0x126f1d7d0;  1 drivers
v0x126ef4210_0 .net *"_ivl_6", 0 0, L_0x126f1d8c0;  1 drivers
v0x126ef42c0_0 .net *"_ivl_8", 0 0, L_0x126f1d970;  1 drivers
v0x126ef43b0_0 .net "a", 0 0, L_0x126f1dc60;  1 drivers
v0x126ef4450_0 .net "b", 0 0, L_0x126f1dd80;  1 drivers
v0x126ef44f0_0 .net "cin", 0 0, L_0x126f1dfa0;  1 drivers
v0x126ef4590_0 .net "cout", 0 0, L_0x126f1daf0;  1 drivers
v0x126ef46a0_0 .net "s", 0 0, L_0x126f1d760;  1 drivers
S_0x126ef47b0 .scope generate, "fullAdder_loop[5]" "fullAdder_loop[5]" 2 36, 2 36 0, S_0x126eefe80;
 .timescale 0 0;
P_0x126ef4970 .param/l "i" 1 2 36, +C4<0101>;
S_0x126ef49f0 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126ef47b0;
 .timescale 0 0;
S_0x126ef4bb0 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126ef49f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f1e0c0 .functor XOR 1, L_0x126f1e640, L_0x126f1e760, C4<0>, C4<0>;
L_0x126f1e130 .functor XOR 1, L_0x126f1e0c0, L_0x126f1e880, C4<0>, C4<0>;
L_0x126f1e1a0 .functor AND 1, L_0x126f1e640, L_0x126f1e760, C4<1>, C4<1>;
L_0x126f1e290 .functor AND 1, L_0x126f1e760, L_0x126f1e880, C4<1>, C4<1>;
L_0x126f1e340 .functor OR 1, L_0x126f1e1a0, L_0x126f1e290, C4<0>, C4<0>;
L_0x126f1e480 .functor AND 1, L_0x126f1e640, L_0x126f1e880, C4<1>, C4<1>;
L_0x126f1e4f0 .functor OR 1, L_0x126f1e340, L_0x126f1e480, C4<0>, C4<0>;
v0x126ef4df0_0 .net *"_ivl_0", 0 0, L_0x126f1e0c0;  1 drivers
v0x126ef4eb0_0 .net *"_ivl_10", 0 0, L_0x126f1e480;  1 drivers
v0x126ef4f60_0 .net *"_ivl_4", 0 0, L_0x126f1e1a0;  1 drivers
v0x126ef5020_0 .net *"_ivl_6", 0 0, L_0x126f1e290;  1 drivers
v0x126ef50d0_0 .net *"_ivl_8", 0 0, L_0x126f1e340;  1 drivers
v0x126ef51c0_0 .net "a", 0 0, L_0x126f1e640;  1 drivers
v0x126ef5260_0 .net "b", 0 0, L_0x126f1e760;  1 drivers
v0x126ef5300_0 .net "cin", 0 0, L_0x126f1e880;  1 drivers
v0x126ef53a0_0 .net "cout", 0 0, L_0x126f1e4f0;  1 drivers
v0x126ef54b0_0 .net "s", 0 0, L_0x126f1e130;  1 drivers
S_0x126ef55c0 .scope generate, "fullAdder_loop[6]" "fullAdder_loop[6]" 2 36, 2 36 0, S_0x126eefe80;
 .timescale 0 0;
P_0x126ef5780 .param/l "i" 1 2 36, +C4<0110>;
S_0x126ef5800 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126ef55c0;
 .timescale 0 0;
S_0x126ef59c0 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126ef5800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f1e210 .functor XOR 1, L_0x126f1ef70, L_0x126f1f090, C4<0>, C4<0>;
L_0x126f1d840 .functor XOR 1, L_0x126f1e210, L_0x126f1eb20, C4<0>, C4<0>;
L_0x126f1ea90 .functor AND 1, L_0x126f1ef70, L_0x126f1f090, C4<1>, C4<1>;
L_0x126f1ebc0 .functor AND 1, L_0x126f1f090, L_0x126f1eb20, C4<1>, C4<1>;
L_0x126f1ec70 .functor OR 1, L_0x126f1ea90, L_0x126f1ebc0, C4<0>, C4<0>;
L_0x126f1edb0 .functor AND 1, L_0x126f1ef70, L_0x126f1eb20, C4<1>, C4<1>;
L_0x126f1ee20 .functor OR 1, L_0x126f1ec70, L_0x126f1edb0, C4<0>, C4<0>;
v0x126ef5c00_0 .net *"_ivl_0", 0 0, L_0x126f1e210;  1 drivers
v0x126ef5cc0_0 .net *"_ivl_10", 0 0, L_0x126f1edb0;  1 drivers
v0x126ef5d70_0 .net *"_ivl_4", 0 0, L_0x126f1ea90;  1 drivers
v0x126ef5e30_0 .net *"_ivl_6", 0 0, L_0x126f1ebc0;  1 drivers
v0x126ef5ee0_0 .net *"_ivl_8", 0 0, L_0x126f1ec70;  1 drivers
v0x126ef5fd0_0 .net "a", 0 0, L_0x126f1ef70;  1 drivers
v0x126ef6070_0 .net "b", 0 0, L_0x126f1f090;  1 drivers
v0x126ef6110_0 .net "cin", 0 0, L_0x126f1eb20;  1 drivers
v0x126ef61b0_0 .net "cout", 0 0, L_0x126f1ee20;  1 drivers
v0x126ef62c0_0 .net "s", 0 0, L_0x126f1d840;  1 drivers
S_0x126ef63d0 .scope generate, "fullAdder_loop[7]" "fullAdder_loop[7]" 2 36, 2 36 0, S_0x126eefe80;
 .timescale 0 0;
P_0x126ef6590 .param/l "i" 1 2 36, +C4<0111>;
S_0x126ef6610 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126ef63d0;
 .timescale 0 0;
S_0x126ef67d0 .scope module, "fa" "fullAdder" 2 40, 2 19 0, S_0x126ef6610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f1f560 .functor XOR 1, L_0x126f1fa70, L_0x126f1fb90, C4<0>, C4<0>;
L_0x126f1f1b0 .functor XOR 1, L_0x126f1f560, L_0x126f1fd70, C4<0>, C4<0>;
L_0x126f1f610 .functor AND 1, L_0x126f1fa70, L_0x126f1fb90, C4<1>, C4<1>;
L_0x126f1f700 .functor AND 1, L_0x126f1fb90, L_0x126f1fd70, C4<1>, C4<1>;
L_0x126f1f7b0 .functor OR 1, L_0x126f1f610, L_0x126f1f700, C4<0>, C4<0>;
L_0x126f1f8d0 .functor AND 1, L_0x126f1fa70, L_0x126f1fd70, C4<1>, C4<1>;
L_0x126f1f940 .functor OR 1, L_0x126f1f7b0, L_0x126f1f8d0, C4<0>, C4<0>;
v0x126ef6a10_0 .net *"_ivl_0", 0 0, L_0x126f1f560;  1 drivers
v0x126ef6ad0_0 .net *"_ivl_10", 0 0, L_0x126f1f8d0;  1 drivers
v0x126ef6b80_0 .net *"_ivl_4", 0 0, L_0x126f1f610;  1 drivers
v0x126ef6c40_0 .net *"_ivl_6", 0 0, L_0x126f1f700;  1 drivers
v0x126ef6cf0_0 .net *"_ivl_8", 0 0, L_0x126f1f7b0;  1 drivers
v0x126ef6de0_0 .net "a", 0 0, L_0x126f1fa70;  1 drivers
v0x126ef6e80_0 .net "b", 0 0, L_0x126f1fb90;  1 drivers
v0x126ef6f20_0 .net "cin", 0 0, L_0x126f1fd70;  1 drivers
v0x126ef6fc0_0 .net "cout", 0 0, L_0x126f1f940;  alias, 1 drivers
v0x126ef70d0_0 .net "s", 0 0, L_0x126f1f1b0;  1 drivers
S_0x126ef7630 .scope module, "mux" "mux8b2to1" 2 78, 2 47 0, S_0x126eefc60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "e";
L_0x126f1b100 .functor NOT 8, L_0x126f15540, C4<00000000>, C4<00000000>, C4<00000000>;
v0x126ef7850_0 .net *"_ivl_0", 7 0, L_0x126f1b100;  1 drivers
v0x126ef78f0_0 .net "a", 7 0, L_0x126f15540;  alias, 1 drivers
v0x126ef7990_0 .net "e", 7 0, L_0x126f1ac00;  alias, 1 drivers
v0x126ef7a60_0 .net "s", 0 0, v0x126f060f0_0;  alias, 1 drivers
L_0x126f1ac00 .functor MUXZ 8, L_0x126f15540, L_0x126f1b100, v0x126f060f0_0, C4<>;
S_0x126ef7ff0 .scope module, "subb" "subAdd" 2 160, 2 71 0, S_0x126e9e850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0x126efff30_0 .net "a", 7 0, v0x126f062b0_0;  alias, 1 drivers
v0x126e0ff10_0 .net "b", 7 0, v0x126f06340_0;  alias, 1 drivers
v0x126f04280_0 .net "b2", 7 0, L_0x126f0b950;  1 drivers
v0x126f04310_0 .net "cin", 0 0, v0x126f060f0_0;  alias, 1 drivers
v0x126f043a0_0 .net "cout", 0 0, L_0x126f10390;  alias, 1 drivers
v0x126f04470_0 .net "s", 7 0, L_0x126f0ff30;  alias, 1 drivers
S_0x126ef8230 .scope module, "dut" "rippleCA" 2 79, 2 27 0, S_0x126ef7ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0x126eff5b0_0 .net "a", 7 0, v0x126f062b0_0;  alias, 1 drivers
v0x126eff660_0 .net "b", 7 0, L_0x126f0b950;  alias, 1 drivers
v0x126eff700_0 .net "cin", 0 0, v0x126f060f0_0;  alias, 1 drivers
v0x126eff790_0 .net "conn", 6 0, L_0x126f0fd50;  1 drivers
v0x126eff830_0 .net "cout", 0 0, L_0x126f10390;  alias, 1 drivers
v0x126eff940_0 .net "s", 7 0, L_0x126f0ff30;  alias, 1 drivers
L_0x126f0c4f0 .part v0x126f062b0_0, 0, 1;
L_0x126f0c610 .part L_0x126f0b950, 0, 1;
L_0x126f0cd30 .part v0x126f062b0_0, 1, 1;
L_0x126f0ce50 .part L_0x126f0b950, 1, 1;
L_0x126f0cf70 .part L_0x126f0fd50, 0, 1;
L_0x126f0d680 .part v0x126f062b0_0, 2, 1;
L_0x126f0d7a0 .part L_0x126f0b950, 2, 1;
L_0x126f0d8c0 .part L_0x126f0fd50, 1, 1;
L_0x126f0dfb0 .part v0x126f062b0_0, 3, 1;
L_0x126f040d0 .part L_0x126f0b950, 3, 1;
L_0x126f0e0d0 .part L_0x126f0fd50, 2, 1;
L_0x126f0e6e0 .part v0x126f062b0_0, 4, 1;
L_0x126f0e800 .part L_0x126f0b950, 4, 1;
L_0x126f0ea20 .part L_0x126f0fd50, 3, 1;
L_0x126f0f0c0 .part v0x126f062b0_0, 5, 1;
L_0x126f0f1e0 .part L_0x126f0b950, 5, 1;
L_0x126f0f300 .part L_0x126f0fd50, 4, 1;
L_0x126f0f9f0 .part v0x126f062b0_0, 6, 1;
L_0x126f0fb10 .part L_0x126f0b950, 6, 1;
L_0x126f0f5a0 .part L_0x126f0fd50, 5, 1;
LS_0x126f0fd50_0_0 .concat8 [ 1 1 1 1], L_0x126f0c3c0, L_0x126f0cbc0, L_0x126f0d530, L_0x126f0de40;
LS_0x126f0fd50_0_4 .concat8 [ 1 1 1 0], L_0x126f0e570, L_0x126f0ef70, L_0x126f0f8a0;
L_0x126f0fd50 .concat8 [ 4 3 0 0], LS_0x126f0fd50_0_0, LS_0x126f0fd50_0_4;
L_0x126f104e0 .part v0x126f062b0_0, 7, 1;
L_0x126f10600 .part L_0x126f0b950, 7, 1;
L_0x126f107e0 .part L_0x126f0fd50, 6, 1;
LS_0x126f0ff30_0_0 .concat8 [ 1 1 1 1], L_0x126eef920, L_0x126f0c7b0, L_0x126f0d0b0, L_0x126f0da50;
LS_0x126f0ff30_0_4 .concat8 [ 1 1 1 1], L_0x126f0e1e0, L_0x126f0ebb0, L_0x126f0e2c0, L_0x126f0fc30;
L_0x126f0ff30 .concat8 [ 4 4 0 0], LS_0x126f0ff30_0_0, LS_0x126f0ff30_0_4;
S_0x126ef84a0 .scope generate, "fullAdder_loop[0]" "fullAdder_loop[0]" 2 36, 2 36 0, S_0x126ef8230;
 .timescale 0 0;
P_0x126ef8670 .param/l "i" 1 2 36, +C4<00>;
S_0x126ef8710 .scope generate, "genblk1" "genblk1" 2 37, 2 37 0, S_0x126ef84a0;
 .timescale 0 0;
S_0x126ef88d0 .scope module, "fa" "fullAdder" 2 38, 2 19 0, S_0x126ef8710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126eef8b0 .functor XOR 1, L_0x126f0c4f0, L_0x126f0c610, C4<0>, C4<0>;
L_0x126eef920 .functor XOR 1, L_0x126eef8b0, v0x126f060f0_0, C4<0>, C4<0>;
L_0x126f0c100 .functor AND 1, L_0x126f0c4f0, L_0x126f0c610, C4<1>, C4<1>;
L_0x126f0c1f0 .functor AND 1, L_0x126f0c610, v0x126f060f0_0, C4<1>, C4<1>;
L_0x126f0c260 .functor OR 1, L_0x126f0c100, L_0x126f0c1f0, C4<0>, C4<0>;
L_0x126f0c350 .functor AND 1, L_0x126f0c4f0, v0x126f060f0_0, C4<1>, C4<1>;
L_0x126f0c3c0 .functor OR 1, L_0x126f0c260, L_0x126f0c350, C4<0>, C4<0>;
v0x126ef8b50_0 .net *"_ivl_0", 0 0, L_0x126eef8b0;  1 drivers
v0x126ef8c10_0 .net *"_ivl_10", 0 0, L_0x126f0c350;  1 drivers
v0x126ef8cc0_0 .net *"_ivl_4", 0 0, L_0x126f0c100;  1 drivers
v0x126ef8d80_0 .net *"_ivl_6", 0 0, L_0x126f0c1f0;  1 drivers
v0x126ef8e30_0 .net *"_ivl_8", 0 0, L_0x126f0c260;  1 drivers
v0x126ef8f20_0 .net "a", 0 0, L_0x126f0c4f0;  1 drivers
v0x126ef8fc0_0 .net "b", 0 0, L_0x126f0c610;  1 drivers
v0x126ef9060_0 .net "cin", 0 0, v0x126f060f0_0;  alias, 1 drivers
v0x126ef9170_0 .net "cout", 0 0, L_0x126f0c3c0;  1 drivers
v0x126ef9280_0 .net "s", 0 0, L_0x126eef920;  1 drivers
S_0x126ef9350 .scope generate, "fullAdder_loop[1]" "fullAdder_loop[1]" 2 36, 2 36 0, S_0x126ef8230;
 .timescale 0 0;
P_0x126ef9510 .param/l "i" 1 2 36, +C4<01>;
S_0x126ef9590 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126ef9350;
 .timescale 0 0;
S_0x126ef9750 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126ef9590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f0c170 .functor XOR 1, L_0x126f0cd30, L_0x126f0ce50, C4<0>, C4<0>;
L_0x126f0c7b0 .functor XOR 1, L_0x126f0c170, L_0x126f0cf70, C4<0>, C4<0>;
L_0x126f0c860 .functor AND 1, L_0x126f0cd30, L_0x126f0ce50, C4<1>, C4<1>;
L_0x126f0c990 .functor AND 1, L_0x126f0ce50, L_0x126f0cf70, C4<1>, C4<1>;
L_0x126f0ca40 .functor OR 1, L_0x126f0c860, L_0x126f0c990, C4<0>, C4<0>;
L_0x126f0cb50 .functor AND 1, L_0x126f0cd30, L_0x126f0cf70, C4<1>, C4<1>;
L_0x126f0cbc0 .functor OR 1, L_0x126f0ca40, L_0x126f0cb50, C4<0>, C4<0>;
v0x126ef9990_0 .net *"_ivl_0", 0 0, L_0x126f0c170;  1 drivers
v0x126ef9a50_0 .net *"_ivl_10", 0 0, L_0x126f0cb50;  1 drivers
v0x126ef9b00_0 .net *"_ivl_4", 0 0, L_0x126f0c860;  1 drivers
v0x126ef9bc0_0 .net *"_ivl_6", 0 0, L_0x126f0c990;  1 drivers
v0x126ef9c70_0 .net *"_ivl_8", 0 0, L_0x126f0ca40;  1 drivers
v0x126ef9d60_0 .net "a", 0 0, L_0x126f0cd30;  1 drivers
v0x126ef9e00_0 .net "b", 0 0, L_0x126f0ce50;  1 drivers
v0x126ef9ea0_0 .net "cin", 0 0, L_0x126f0cf70;  1 drivers
v0x126ef9f40_0 .net "cout", 0 0, L_0x126f0cbc0;  1 drivers
v0x126efa050_0 .net "s", 0 0, L_0x126f0c7b0;  1 drivers
S_0x126efa160 .scope generate, "fullAdder_loop[2]" "fullAdder_loop[2]" 2 36, 2 36 0, S_0x126ef8230;
 .timescale 0 0;
P_0x126efa320 .param/l "i" 1 2 36, +C4<010>;
S_0x126efa3a0 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126efa160;
 .timescale 0 0;
S_0x126efa560 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126efa3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f0c920 .functor XOR 1, L_0x126f0d680, L_0x126f0d7a0, C4<0>, C4<0>;
L_0x126f0d0b0 .functor XOR 1, L_0x126f0c920, L_0x126f0d8c0, C4<0>, C4<0>;
L_0x126f0d1a0 .functor AND 1, L_0x126f0d680, L_0x126f0d7a0, C4<1>, C4<1>;
L_0x126f0d2d0 .functor AND 1, L_0x126f0d7a0, L_0x126f0d8c0, C4<1>, C4<1>;
L_0x126f0d380 .functor OR 1, L_0x126f0d1a0, L_0x126f0d2d0, C4<0>, C4<0>;
L_0x126f0d4c0 .functor AND 1, L_0x126f0d680, L_0x126f0d8c0, C4<1>, C4<1>;
L_0x126f0d530 .functor OR 1, L_0x126f0d380, L_0x126f0d4c0, C4<0>, C4<0>;
v0x126efa7d0_0 .net *"_ivl_0", 0 0, L_0x126f0c920;  1 drivers
v0x126efa870_0 .net *"_ivl_10", 0 0, L_0x126f0d4c0;  1 drivers
v0x126efa920_0 .net *"_ivl_4", 0 0, L_0x126f0d1a0;  1 drivers
v0x126efa9e0_0 .net *"_ivl_6", 0 0, L_0x126f0d2d0;  1 drivers
v0x126efaa90_0 .net *"_ivl_8", 0 0, L_0x126f0d380;  1 drivers
v0x126efab80_0 .net "a", 0 0, L_0x126f0d680;  1 drivers
v0x126efac20_0 .net "b", 0 0, L_0x126f0d7a0;  1 drivers
v0x126efacc0_0 .net "cin", 0 0, L_0x126f0d8c0;  1 drivers
v0x126efad60_0 .net "cout", 0 0, L_0x126f0d530;  1 drivers
v0x126efae70_0 .net "s", 0 0, L_0x126f0d0b0;  1 drivers
S_0x126efaf80 .scope generate, "fullAdder_loop[3]" "fullAdder_loop[3]" 2 36, 2 36 0, S_0x126ef8230;
 .timescale 0 0;
P_0x126efb140 .param/l "i" 1 2 36, +C4<011>;
S_0x126efb1c0 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126efaf80;
 .timescale 0 0;
S_0x126efb380 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126efb1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f0d9e0 .functor XOR 1, L_0x126f0dfb0, L_0x126f040d0, C4<0>, C4<0>;
L_0x126f0da50 .functor XOR 1, L_0x126f0d9e0, L_0x126f0e0d0, C4<0>, C4<0>;
L_0x126f0db00 .functor AND 1, L_0x126f0dfb0, L_0x126f040d0, C4<1>, C4<1>;
L_0x126f0dc10 .functor AND 1, L_0x126f040d0, L_0x126f0e0d0, C4<1>, C4<1>;
L_0x126f0dcc0 .functor OR 1, L_0x126f0db00, L_0x126f0dc10, C4<0>, C4<0>;
L_0x126f0ddd0 .functor AND 1, L_0x126f0dfb0, L_0x126f0e0d0, C4<1>, C4<1>;
L_0x126f0de40 .functor OR 1, L_0x126f0dcc0, L_0x126f0ddd0, C4<0>, C4<0>;
v0x126efb5c0_0 .net *"_ivl_0", 0 0, L_0x126f0d9e0;  1 drivers
v0x126efb680_0 .net *"_ivl_10", 0 0, L_0x126f0ddd0;  1 drivers
v0x126efb730_0 .net *"_ivl_4", 0 0, L_0x126f0db00;  1 drivers
v0x126efb7f0_0 .net *"_ivl_6", 0 0, L_0x126f0dc10;  1 drivers
v0x126efb8a0_0 .net *"_ivl_8", 0 0, L_0x126f0dcc0;  1 drivers
v0x126efb990_0 .net "a", 0 0, L_0x126f0dfb0;  1 drivers
v0x126efba30_0 .net "b", 0 0, L_0x126f040d0;  1 drivers
v0x126efbad0_0 .net "cin", 0 0, L_0x126f0e0d0;  1 drivers
v0x126efbb70_0 .net "cout", 0 0, L_0x126f0de40;  1 drivers
v0x126efbc80_0 .net "s", 0 0, L_0x126f0da50;  1 drivers
S_0x126efbd90 .scope generate, "fullAdder_loop[4]" "fullAdder_loop[4]" 2 36, 2 36 0, S_0x126ef8230;
 .timescale 0 0;
P_0x126efbf90 .param/l "i" 1 2 36, +C4<0100>;
S_0x126efc010 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126efbd90;
 .timescale 0 0;
S_0x126efc1d0 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126efc010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f0e170 .functor XOR 1, L_0x126f0e6e0, L_0x126f0e800, C4<0>, C4<0>;
L_0x126f0e1e0 .functor XOR 1, L_0x126f0e170, L_0x126f0ea20, C4<0>, C4<0>;
L_0x126f0e250 .functor AND 1, L_0x126f0e6e0, L_0x126f0e800, C4<1>, C4<1>;
L_0x126f0e340 .functor AND 1, L_0x126f0e800, L_0x126f0ea20, C4<1>, C4<1>;
L_0x126f0e3f0 .functor OR 1, L_0x126f0e250, L_0x126f0e340, C4<0>, C4<0>;
L_0x126f0e500 .functor AND 1, L_0x126f0e6e0, L_0x126f0ea20, C4<1>, C4<1>;
L_0x126f0e570 .functor OR 1, L_0x126f0e3f0, L_0x126f0e500, C4<0>, C4<0>;
v0x126efc410_0 .net *"_ivl_0", 0 0, L_0x126f0e170;  1 drivers
v0x126efc4b0_0 .net *"_ivl_10", 0 0, L_0x126f0e500;  1 drivers
v0x126efc560_0 .net *"_ivl_4", 0 0, L_0x126f0e250;  1 drivers
v0x126efc620_0 .net *"_ivl_6", 0 0, L_0x126f0e340;  1 drivers
v0x126efc6d0_0 .net *"_ivl_8", 0 0, L_0x126f0e3f0;  1 drivers
v0x126efc7c0_0 .net "a", 0 0, L_0x126f0e6e0;  1 drivers
v0x126efc860_0 .net "b", 0 0, L_0x126f0e800;  1 drivers
v0x126efc900_0 .net "cin", 0 0, L_0x126f0ea20;  1 drivers
v0x126efc9a0_0 .net "cout", 0 0, L_0x126f0e570;  1 drivers
v0x126efcab0_0 .net "s", 0 0, L_0x126f0e1e0;  1 drivers
S_0x126efcbc0 .scope generate, "fullAdder_loop[5]" "fullAdder_loop[5]" 2 36, 2 36 0, S_0x126ef8230;
 .timescale 0 0;
P_0x126efcd80 .param/l "i" 1 2 36, +C4<0101>;
S_0x126efce00 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126efcbc0;
 .timescale 0 0;
S_0x126efcfc0 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126efce00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f0eb40 .functor XOR 1, L_0x126f0f0c0, L_0x126f0f1e0, C4<0>, C4<0>;
L_0x126f0ebb0 .functor XOR 1, L_0x126f0eb40, L_0x126f0f300, C4<0>, C4<0>;
L_0x126f0ec20 .functor AND 1, L_0x126f0f0c0, L_0x126f0f1e0, C4<1>, C4<1>;
L_0x126f0ed10 .functor AND 1, L_0x126f0f1e0, L_0x126f0f300, C4<1>, C4<1>;
L_0x126f0edc0 .functor OR 1, L_0x126f0ec20, L_0x126f0ed10, C4<0>, C4<0>;
L_0x126f0ef00 .functor AND 1, L_0x126f0f0c0, L_0x126f0f300, C4<1>, C4<1>;
L_0x126f0ef70 .functor OR 1, L_0x126f0edc0, L_0x126f0ef00, C4<0>, C4<0>;
v0x126efd200_0 .net *"_ivl_0", 0 0, L_0x126f0eb40;  1 drivers
v0x126efd2c0_0 .net *"_ivl_10", 0 0, L_0x126f0ef00;  1 drivers
v0x126efd370_0 .net *"_ivl_4", 0 0, L_0x126f0ec20;  1 drivers
v0x126efd430_0 .net *"_ivl_6", 0 0, L_0x126f0ed10;  1 drivers
v0x126efd4e0_0 .net *"_ivl_8", 0 0, L_0x126f0edc0;  1 drivers
v0x126efd5d0_0 .net "a", 0 0, L_0x126f0f0c0;  1 drivers
v0x126efd670_0 .net "b", 0 0, L_0x126f0f1e0;  1 drivers
v0x126efd710_0 .net "cin", 0 0, L_0x126f0f300;  1 drivers
v0x126efd7b0_0 .net "cout", 0 0, L_0x126f0ef70;  1 drivers
v0x126efd8c0_0 .net "s", 0 0, L_0x126f0ebb0;  1 drivers
S_0x126efd9d0 .scope generate, "fullAdder_loop[6]" "fullAdder_loop[6]" 2 36, 2 36 0, S_0x126ef8230;
 .timescale 0 0;
P_0x126efdb90 .param/l "i" 1 2 36, +C4<0110>;
S_0x126efdc10 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126efd9d0;
 .timescale 0 0;
S_0x126efddd0 .scope module, "fa" "fullAdder" 2 42, 2 19 0, S_0x126efdc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f0ec90 .functor XOR 1, L_0x126f0f9f0, L_0x126f0fb10, C4<0>, C4<0>;
L_0x126f0e2c0 .functor XOR 1, L_0x126f0ec90, L_0x126f0f5a0, C4<0>, C4<0>;
L_0x126f0f510 .functor AND 1, L_0x126f0f9f0, L_0x126f0fb10, C4<1>, C4<1>;
L_0x126f0f640 .functor AND 1, L_0x126f0fb10, L_0x126f0f5a0, C4<1>, C4<1>;
L_0x126f0f6f0 .functor OR 1, L_0x126f0f510, L_0x126f0f640, C4<0>, C4<0>;
L_0x126f0f830 .functor AND 1, L_0x126f0f9f0, L_0x126f0f5a0, C4<1>, C4<1>;
L_0x126f0f8a0 .functor OR 1, L_0x126f0f6f0, L_0x126f0f830, C4<0>, C4<0>;
v0x126efe010_0 .net *"_ivl_0", 0 0, L_0x126f0ec90;  1 drivers
v0x126efe0d0_0 .net *"_ivl_10", 0 0, L_0x126f0f830;  1 drivers
v0x126efe180_0 .net *"_ivl_4", 0 0, L_0x126f0f510;  1 drivers
v0x126efe240_0 .net *"_ivl_6", 0 0, L_0x126f0f640;  1 drivers
v0x126efe2f0_0 .net *"_ivl_8", 0 0, L_0x126f0f6f0;  1 drivers
v0x126efe3e0_0 .net "a", 0 0, L_0x126f0f9f0;  1 drivers
v0x126efe480_0 .net "b", 0 0, L_0x126f0fb10;  1 drivers
v0x126efe520_0 .net "cin", 0 0, L_0x126f0f5a0;  1 drivers
v0x126efe5c0_0 .net "cout", 0 0, L_0x126f0f8a0;  1 drivers
v0x126efe6d0_0 .net "s", 0 0, L_0x126f0e2c0;  1 drivers
S_0x126efe7e0 .scope generate, "fullAdder_loop[7]" "fullAdder_loop[7]" 2 36, 2 36 0, S_0x126ef8230;
 .timescale 0 0;
P_0x126efe9a0 .param/l "i" 1 2 36, +C4<0111>;
S_0x126efea20 .scope generate, "genblk1" "genblk1" 2 39, 2 39 0, S_0x126efe7e0;
 .timescale 0 0;
S_0x126efebe0 .scope module, "fa" "fullAdder" 2 40, 2 19 0, S_0x126efea20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x126f0ffe0 .functor XOR 1, L_0x126f104e0, L_0x126f10600, C4<0>, C4<0>;
L_0x126f0fc30 .functor XOR 1, L_0x126f0ffe0, L_0x126f107e0, C4<0>, C4<0>;
L_0x126f10090 .functor AND 1, L_0x126f104e0, L_0x126f10600, C4<1>, C4<1>;
L_0x126f10180 .functor AND 1, L_0x126f10600, L_0x126f107e0, C4<1>, C4<1>;
L_0x126f10230 .functor OR 1, L_0x126f10090, L_0x126f10180, C4<0>, C4<0>;
L_0x126f10320 .functor AND 1, L_0x126f104e0, L_0x126f107e0, C4<1>, C4<1>;
L_0x126f10390 .functor OR 1, L_0x126f10230, L_0x126f10320, C4<0>, C4<0>;
v0x126efee20_0 .net *"_ivl_0", 0 0, L_0x126f0ffe0;  1 drivers
v0x126efeee0_0 .net *"_ivl_10", 0 0, L_0x126f10320;  1 drivers
v0x126efef90_0 .net *"_ivl_4", 0 0, L_0x126f10090;  1 drivers
v0x126eff050_0 .net *"_ivl_6", 0 0, L_0x126f10180;  1 drivers
v0x126eff100_0 .net *"_ivl_8", 0 0, L_0x126f10230;  1 drivers
v0x126eff1f0_0 .net "a", 0 0, L_0x126f104e0;  1 drivers
v0x126eff290_0 .net "b", 0 0, L_0x126f10600;  1 drivers
v0x126eff330_0 .net "cin", 0 0, L_0x126f107e0;  1 drivers
v0x126eff3d0_0 .net "cout", 0 0, L_0x126f10390;  alias, 1 drivers
v0x126eff4e0_0 .net "s", 0 0, L_0x126f0fc30;  1 drivers
S_0x126effa30 .scope module, "mux" "mux8b2to1" 2 78, 2 47 0, S_0x126ef7ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "e";
L_0x126f0be50 .functor NOT 8, v0x126f06340_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x126effc50_0 .net *"_ivl_0", 7 0, L_0x126f0be50;  1 drivers
v0x126effcf0_0 .net "a", 7 0, v0x126f06340_0;  alias, 1 drivers
v0x126effd90_0 .net "e", 7 0, L_0x126f0b950;  alias, 1 drivers
v0x126effe60_0 .net "s", 0 0, v0x126f060f0_0;  alias, 1 drivers
L_0x126f0b950 .functor MUXZ 8, v0x126f06340_0, L_0x126f0be50, v0x126f060f0_0, C4<>;
S_0x126f04550 .scope module, "xorr" "xor8bit" 2 164, 2 128 0, S_0x126e9e850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
L_0x126f10d70 .functor XOR 8, v0x126f062b0_0, v0x126f06340_0, C4<00000000>, C4<00000000>;
v0x126f04860_0 .net "a", 7 0, v0x126f062b0_0;  alias, 1 drivers
v0x126f048f0_0 .net "b", 7 0, v0x126f06340_0;  alias, 1 drivers
v0x126f04980_0 .net "out", 7 0, L_0x126f10d70;  alias, 1 drivers
S_0x126f04a10 .scope module, "xorr1" "xor8bit" 2 175, 2 128 0, S_0x126e9e850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
L_0x126f20300 .functor XOR 8, v0x126f062b0_0, L_0x126f15540, C4<00000000>, C4<00000000>;
v0x126f04c20_0 .net "a", 7 0, v0x126f062b0_0;  alias, 1 drivers
v0x126f04cd0_0 .net "b", 7 0, L_0x126f15540;  alias, 1 drivers
v0x126f04d70_0 .net "out", 7 0, L_0x126f20300;  alias, 1 drivers
    .scope S_0x126e9e850;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f05430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f060f0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x126ec6c10;
T_1 ;
    %vpi_call 2 191 "$monitor", $time, " ", " ", "command = %b, opA = %b, opB = %b, Res = %b, carry/borrow = %b", v0x126f06460_0, v0x126f062b0_0, v0x126f06340_0, v0x126f064f0_0, v0x126f063d0_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x126f06460_0, 0, 4;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v0x126f062b0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x126f06340_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x126f06460_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x126f06460_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x126f06460_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x126f06460_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x126f06460_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x126f06460_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x126f06460_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x126f06460_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x126f06460_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x126f06460_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x126f06460_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x126f06460_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x126f06460_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x126f06460_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x126f06460_0, 0, 4;
    %delay 5, 0;
    %vpi_call 2 208 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "alu.v";
