Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mic_to_led_pc_tb_behav xil_defaultlib.mic_to_led_pc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'tx_debug' [C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_anlog_dig_mic_2/a7_anlog_dig_mic_2.srcs/sim_1/new/mic_to_led_pc_tb.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'xadc_debug' [C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_anlog_dig_mic_2/a7_anlog_dig_mic_2.srcs/sim_1/new/mic_to_led_pc_tb.v:46]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'xadc_debug' [C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_anlog_dig_mic_2/a7_anlog_dig_mic_2.srcs/sources_1/imports/a7_anlog_mic_1/mic_to_led_pc.v:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'tx_debug' [C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_anlog_dig_mic_2/a7_anlog_dig_mic_2.srcs/sources_1/imports/a7_anlog_mic_1/mic_to_led_pc.v:52]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_anlog_dig_mic_2/a7_anlog_dig_mic_2.srcs/sources_1/imports/a7_anlog_mic_1/adc_to_uart.v" Line 1. Module data_to_uart_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_anlog_dig_mic_2/a7_anlog_dig_mic_2.srcs/sources_1/imports/a7_anlog_mic_1/adc_to_uart.v" Line 1. Module data_to_uart_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mic_to_led
Compiling module xil_defaultlib.xadc_wiz_0
Compiling module xil_defaultlib.bram_fifo_default
Compiling module xil_defaultlib.uart_default
Compiling module xil_defaultlib.data_to_uart_default
Compiling module xil_defaultlib.mic_to_led_pc
Compiling module xil_defaultlib.mic_to_led_pc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mic_to_led_pc_tb_behav
