digraph "CFG for '_Z12Crop2DKernelPfS_iiiiiif' function" {
	label="CFG for '_Z12Crop2DKernelPfS_iiiiiif' function";

	Node0x6184d30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%9:\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !4, !invariant.load !5\l  %14 = zext i16 %13 to i32\l  %15 = getelementptr inbounds i8, i8 addrspace(4)* %10, i64 12\l  %16 = bitcast i8 addrspace(4)* %15 to i32 addrspace(4)*\l  %17 = load i32, i32 addrspace(4)* %16, align 4, !tbaa !6\l  %18 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %19 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %20 = udiv i32 %17, %14\l  %21 = mul i32 %20, %14\l  %22 = icmp ugt i32 %17, %21\l  %23 = zext i1 %22 to i32\l  %24 = add i32 %20, %23\l  %25 = mul i32 %24, %19\l  %26 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %27 = add i32 %25, %18\l  %28 = mul i32 %27, %14\l  %29 = add i32 %28, %26\l  %30 = icmp slt i32 %29, %5\l  br i1 %30, label %31, label %56\l|{<s0>T|<s1>F}}"];
	Node0x6184d30:s0 -> Node0x61880a0;
	Node0x6184d30:s1 -> Node0x6188130;
	Node0x61880a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%31:\l31:                                               \l  %32 = freeze i32 %29\l  %33 = freeze i32 %4\l  %34 = sdiv i32 %32, %33\l  %35 = mul i32 %34, %33\l  %36 = sub i32 %32, %35\l  %37 = sub nsw i32 %36, %6\l  %38 = sub nsw i32 %34, %7\l  %39 = icmp sgt i32 %37, -1\l  br i1 %39, label %40, label %52\l|{<s0>T|<s1>F}}"];
	Node0x61880a0:s0 -> Node0x61887c0;
	Node0x61880a0:s1 -> Node0x6188810;
	Node0x61887c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%40:\l40:                                               \l  %41 = icmp slt i32 %37, %2\l  %42 = icmp sgt i32 %38, -1\l  %43 = select i1 %41, i1 %42, i1 false\l  %44 = icmp slt i32 %38, %3\l  %45 = select i1 %43, i1 %44, i1 false\l  br i1 %45, label %46, label %52\l|{<s0>T|<s1>F}}"];
	Node0x61887c0:s0 -> Node0x6188c90;
	Node0x61887c0:s1 -> Node0x6188810;
	Node0x6188c90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%46:\l46:                                               \l  %47 = mul nsw i32 %38, %2\l  %48 = add nsw i32 %47, %37\l  %49 = sext i32 %48 to i64\l  %50 = getelementptr inbounds float, float addrspace(1)* %0, i64 %49\l  %51 = load float, float addrspace(1)* %50, align 4, !tbaa !16,\l... !amdgpu.noclobber !5\l  br label %52\l}"];
	Node0x6188c90 -> Node0x6188810;
	Node0x6188810 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%52:\l52:                                               \l  %53 = phi float [ %51, %46 ], [ %8, %40 ], [ %8, %31 ]\l  %54 = sext i32 %29 to i64\l  %55 = getelementptr inbounds float, float addrspace(1)* %1, i64 %54\l  store float %53, float addrspace(1)* %55, align 4, !tbaa !16\l  br label %56\l}"];
	Node0x6188810 -> Node0x6188130;
	Node0x6188130 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%56:\l56:                                               \l  ret void\l}"];
}
