v 20130925 2
C 6200 15400 1 90 1 in-1.sym
{
T 5900 15400 5 10 0 0 270 2 1
device=INPUT
T 6100 15400 5 10 1 1 270 7 1
refdes=I0
T 5700 15400 5 10 0 0 270 2 1
footprint=anchor
}
C 6400 15400 1 90 1 in-1.sym
{
T 6100 15400 5 10 0 0 270 2 1
device=INPUT
T 6300 15400 5 10 1 1 270 7 1
refdes=I0#
T 5900 15400 5 10 0 0 270 2 1
footprint=anchor
}
C 6600 15400 1 90 1 in-1.sym
{
T 6300 15400 5 10 0 0 270 2 1
device=INPUT
T 6100 15400 5 10 0 0 270 2 1
footprint=anchor
T 6500 15400 5 10 1 1 270 7 1
refdes=I1
}
C 6800 15400 1 90 1 in-1.sym
{
T 6500 15400 5 10 0 0 270 2 1
device=INPUT
T 6300 15400 5 10 0 0 270 2 1
footprint=anchor
T 6700 15400 5 10 1 1 270 7 1
refdes=I1#
}
C 7000 15400 1 90 1 in-1.sym
{
T 6700 15400 5 10 0 0 270 2 1
device=INPUT
T 6900 15400 5 10 1 1 270 7 1
refdes=I2
T 6500 15400 5 10 0 0 270 2 1
footprint=anchor
}
C 7200 15400 1 90 1 in-1.sym
{
T 6900 15400 5 10 0 0 270 2 1
device=INPUT
T 7100 15400 5 10 1 1 270 7 1
refdes=I2#
T 6700 15400 5 10 0 0 270 2 1
footprint=anchor
}
C 7400 15400 1 90 1 in-1.sym
{
T 7100 15400 5 10 0 0 270 2 1
device=INPUT
T 6900 15400 5 10 0 0 270 2 1
footprint=anchor
T 7300 15400 5 10 1 1 270 7 1
refdes=I3
}
C 7600 15400 1 90 1 in-1.sym
{
T 7300 15400 5 10 0 0 270 2 1
device=INPUT
T 7100 15400 5 10 0 0 270 2 1
footprint=anchor
T 7500 15400 5 10 1 1 270 7 1
refdes=I3#
}
C 7800 15400 1 90 1 in-1.sym
{
T 7500 15400 5 10 0 0 270 2 1
device=INPUT
T 7700 15400 5 10 1 1 270 7 1
refdes=I4
T 7300 15400 5 10 0 0 270 2 1
footprint=anchor
}
C 8000 15400 1 90 1 in-1.sym
{
T 7700 15400 5 10 0 0 270 2 1
device=INPUT
T 7900 15400 5 10 1 1 270 7 1
refdes=I4#
T 7500 15400 5 10 0 0 270 2 1
footprint=anchor
}
C 8200 15400 1 90 1 in-1.sym
{
T 7900 15400 5 10 0 0 270 2 1
device=INPUT
T 7700 15400 5 10 0 0 270 2 1
footprint=anchor
T 8100 15400 5 10 1 1 270 7 1
refdes=I5
}
C 8400 15400 1 90 1 in-1.sym
{
T 8100 15400 5 10 0 0 270 2 1
device=INPUT
T 7900 15400 5 10 0 0 270 2 1
footprint=anchor
T 8300 15400 5 10 1 1 270 7 1
refdes=I5#
}
C 8600 15400 1 90 1 in-1.sym
{
T 8300 15400 5 10 0 0 270 2 1
device=INPUT
T 8500 15400 5 10 1 1 270 7 1
refdes=I6
T 8100 15400 5 10 0 0 270 2 1
footprint=anchor
}
C 8800 15400 1 90 1 in-1.sym
{
T 8500 15400 5 10 0 0 270 2 1
device=INPUT
T 8700 15400 5 10 1 1 270 7 1
refdes=I6#
T 8300 15400 5 10 0 0 270 2 1
footprint=anchor
}
C 9000 15400 1 90 1 in-1.sym
{
T 8700 15400 5 10 0 0 270 2 1
device=INPUT
T 8500 15400 5 10 0 0 270 2 1
footprint=anchor
T 8900 15400 5 10 1 1 270 7 1
refdes=I7
}
C 9200 15400 1 90 1 in-1.sym
{
T 8900 15400 5 10 0 0 270 2 1
device=INPUT
T 8700 15400 5 10 0 0 270 2 1
footprint=anchor
T 9100 15400 5 10 1 1 270 7 1
refdes=I7#
}
N 6100 14800 6100 6000 4
N 6300 14800 6300 6000 4
N 6500 14800 6500 6000 4
N 6700 14800 6700 6000 4
N 6900 14800 6900 6000 4
N 7100 14800 7100 6000 4
N 7300 14800 7300 6000 4
N 7500 14800 7500 6000 4
N 7700 14800 7700 6000 4
N 7900 14800 7900 6000 4
N 8100 14800 8100 6000 4
N 8300 14800 8300 6000 4
N 8500 14800 8500 6000 4
N 8700 14800 8700 6000 4
N 8900 14800 8900 6000 4
N 9100 14800 9100 6000 4
N 8900 14600 10000 14600 4
N 8300 14400 10000 14400 4
N 7900 14200 10000 14200 4
N 7500 14000 10000 14000 4
C 10000 13800 1 0 0 nor4.sym
{
T 10400 14300 5 10 1 1 0 4 1
refdes=S4
}
C 10800 14200 1 0 0 out-1.sym
{
T 10800 14500 5 10 0 0 0 0 1
device=OUTPUT
T 11400 14300 5 10 1 1 0 1 1
refdes=AND
T 10800 14700 5 10 0 0 0 0 1
footprint=anchor
}
N 8900 14600 5400 14600 4
N 8300 14400 5400 14400 4
N 7700 14200 5400 14200 4
N 7500 14000 5400 14000 4
C 5400 13800 1 0 1 nor4.sym
{
T 5000 14300 5 10 1 1 0 4 1
refdes=S1
}
C 4600 14200 1 0 1 out-1.sym
{
T 4600 14500 5 10 0 0 0 6 1
device=OUTPUT
T 4600 14700 5 10 0 0 0 6 1
footprint=anchor
T 4000 14300 5 10 1 1 0 7 1
refdes=OR
}
C 10200 13500 1 0 0 gnd-1.sym
C 5200 13500 1 0 1 gnd-1.sym
C 5300 14800 1 0 1 vdd-1.sym
C 10100 14800 1 0 0 vdd-1.sym
C 10000 12400 1 0 0 nor.sym
{
T 10400 12900 5 10 1 1 0 4 1
refdes=S5
}
C 5400 12400 1 0 1 nand.sym
{
T 5000 12900 5 10 1 1 0 4 1
refdes=S2
}
C 10800 12800 1 0 0 out-1.sym
{
T 10800 13100 5 10 0 0 0 0 1
device=OUTPUT
T 10800 13300 5 10 0 0 0 0 1
footprint=anchor
T 11400 12900 5 10 1 1 0 1 1
refdes=AS
}
N 9100 13000 10000 13000 4
N 10000 12800 8700 12800 4
N 5400 13000 8900 13000 4
N 5400 12800 8300 12800 4
C 10200 12100 1 0 0 gnd-1.sym
C 5200 12100 1 0 1 gnd-1.sym
C 10100 13400 1 0 0 vdd-1.sym
C 5300 13400 1 0 1 vdd-1.sym
C 4600 12800 1 0 1 out-1.sym
{
T 4600 13100 5 10 0 0 0 6 1
device=OUTPUT
T 4600 13300 5 10 0 0 0 6 1
footprint=anchor
T 4000 12900 5 10 1 1 0 7 1
refdes=AR#
}
C 10800 14600 1 0 0 not.sym
{
T 11150 14900 5 10 1 1 0 4 1
refdes=I8
}
N 10800 14300 10800 14900 4
C 11600 14800 1 0 0 out-1.sym
{
T 11600 15100 5 10 0 0 0 0 1
device=OUTPUT
T 12200 14900 5 10 1 1 0 1 1
refdes=CS#
T 11600 15300 5 10 0 0 0 0 1
footprint=anchor
}
C 11100 14300 1 0 0 gnd-1.sym
C 11000 15200 1 0 0 vdd-1.sym
C 5400 11000 1 0 1 nor3.sym
{
T 5000 11500 5 10 1 1 0 4 1
refdes=S3
}
C 5200 10700 1 0 1 gnd-1.sym
C 5300 12000 1 0 1 vdd-1.sym
N 8900 11700 5400 11700 4
N 5400 11500 8300 11500 4
N 5400 11300 7700 11300 4
C 4600 11400 1 0 1 out-1.sym
{
T 4600 11700 5 10 0 0 0 6 1
device=OUTPUT
T 4600 11900 5 10 0 0 0 6 1
footprint=anchor
T 4000 11500 5 10 1 1 0 7 1
refdes=CR
}
C 10000 11000 1 0 0 nand3.sym
{
T 10400 11500 5 10 1 1 0 4 1
refdes=S6
}
C 10200 10700 1 0 0 gnd-1.sym
C 10100 12000 1 0 0 vdd-1.sym
C 10800 11400 1 0 0 out-1.sym
{
T 10800 11700 5 10 0 0 0 0 1
device=OUTPUT
T 10800 11900 5 10 0 0 0 0 1
footprint=anchor
T 11400 11500 5 10 1 1 0 1 1
refdes=CS#
}
N 10000 11700 9100 11700 4
N 10000 11500 8500 11500 4
N 10000 11300 7700 11300 4
C 10000 9700 1 0 0 2n7002.sym
{
T 10225 10000 5 10 1 1 0 1 1
refdes=M6
T 10100 10500 5 10 0 1 0 0 1
value=2N7002P
T 10500 10300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 11500 10300 5 10 0 1 0 0 1
device=NMOS
}
C 10000 8500 1 0 0 2n7002.sym
{
T 10225 8800 5 10 1 1 0 1 1
refdes=M9
T 10100 9300 5 10 0 1 0 0 1
value=2N7002P
T 10500 9100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 11500 9100 5 10 0 1 0 0 1
device=NMOS
}
C 10600 10000 1 0 0 2n7002.sym
{
T 10825 10300 5 10 1 1 0 1 1
refdes=M7
T 10700 10800 5 10 0 1 0 0 1
value=2N7002P
T 11100 10600 5 10 0 1 0 0 1
footprint=sot23-nmos
T 12100 10600 5 10 0 1 0 0 1
device=NMOS
}
C 10600 9400 1 0 0 2n7002.sym
{
T 10825 9700 5 10 1 1 0 1 1
refdes=M8
T 10700 10200 5 10 0 1 0 0 1
value=2N7002P
T 11100 10000 5 10 0 1 0 0 1
footprint=sot23-nmos
T 12100 10000 5 10 0 1 0 0 1
device=NMOS
}
C 10600 8800 1 0 0 2n7002.sym
{
T 10825 9100 5 10 1 1 0 1 1
refdes=M10
T 10700 9600 5 10 0 1 0 0 1
value=2N7002P
T 11100 9400 5 10 0 1 0 0 1
footprint=sot23-nmos
T 12100 9400 5 10 0 1 0 0 1
device=NMOS
}
C 10600 8200 1 0 0 2n7002.sym
{
T 10825 8500 5 10 1 1 0 1 1
refdes=M11
T 10700 9000 5 10 0 1 0 0 1
value=2N7002P
T 11100 8800 5 10 0 1 0 0 1
footprint=sot23-nmos
T 12100 8800 5 10 0 1 0 0 1
device=NMOS
}
N 10000 10000 8900 10000 4
N 10000 8800 9100 8800 4
N 11000 8900 11000 8700 4
N 11000 9300 11000 9500 4
N 11000 9900 11000 10100 4
N 10400 10200 10400 10600 4
N 10400 10600 11500 10600 4
N 10400 9800 10400 9000 4
N 10400 8600 10400 8200 4
N 10400 8200 11000 8200 4
N 11000 8200 11000 8300 4
N 11000 10500 11000 10800 4
N 11000 9400 10400 9400 4
N 10600 9100 8700 9100 4
N 10600 8500 8300 8500 4
N 10600 10300 7900 10300 4
N 10600 9700 7500 9700 4
C 10600 7900 1 0 0 gnd-1.sym
C 11500 10500 1 0 0 out-1.sym
{
T 11500 10800 5 10 0 0 0 0 1
device=OUTPUT
T 11500 11000 5 10 0 0 0 0 1
footprint=anchor
T 12100 10600 5 10 1 1 0 1 1
refdes=CinS#
}
C 5700 9700 1 0 1 2n7002.sym
{
T 5475 10000 5 10 1 1 0 7 1
refdes=M3
T 5600 10500 5 10 0 1 0 6 1
value=2N7002P
T 5200 10300 5 10 0 1 0 6 1
footprint=sot23-nmos
T 4200 10300 5 10 0 1 0 6 1
device=NMOS
}
C 5700 8500 1 0 1 2n7002.sym
{
T 5475 8800 5 10 1 1 0 7 1
refdes=M5
T 5600 9300 5 10 0 1 0 6 1
value=2N7002P
T 5200 9100 5 10 0 1 0 6 1
footprint=sot23-nmos
T 4200 9100 5 10 0 1 0 6 1
device=NMOS
}
N 5700 10000 8900 10000 4
N 5700 8800 9100 8800 4
C 5100 8800 1 0 1 2n7002.sym
{
T 4875 9100 5 10 1 1 0 7 1
refdes=M4
T 5000 9600 5 10 0 1 0 6 1
value=2N7002P
T 4600 9400 5 10 0 1 0 6 1
footprint=sot23-nmos
T 3600 9400 5 10 0 1 0 6 1
device=NMOS
}
N 5100 9100 8700 9100 4
C 5100 10000 1 0 1 2n7002.sym
{
T 4875 10300 5 10 1 1 0 7 1
refdes=M1
T 5000 10800 5 10 0 1 0 6 1
value=2N7002P
T 4600 10600 5 10 0 1 0 6 1
footprint=sot23-nmos
T 3600 10600 5 10 0 1 0 6 1
device=NMOS
}
C 5100 9400 1 0 1 2n7002.sym
{
T 4875 9700 5 10 1 1 0 7 1
refdes=M2
T 5000 10200 5 10 0 1 0 6 1
value=2N7002P
T 4600 10000 5 10 0 1 0 6 1
footprint=sot23-nmos
T 3600 10000 5 10 0 1 0 6 1
device=NMOS
}
N 8300 9500 5800 9500 4
N 5800 9500 5800 9700 4
N 7900 10300 5100 10300 4
N 5800 9700 5100 9700 4
N 5300 9800 5300 9000 4
N 5300 8600 4700 8600 4
N 4700 8600 4700 8900 4
N 4700 10500 4700 10800 4
N 4700 10600 5300 10600 4
N 5300 10600 5300 10200 4
N 4700 10100 4700 9900 4
N 4700 9500 4700 9300 4
C 5000 8300 1 0 0 gnd-1.sym
N 5300 9400 4700 9400 4
C 4700 10500 1 0 1 out-1.sym
{
T 4700 10800 5 10 0 0 0 6 1
device=OUTPUT
T 4700 11000 5 10 0 0 0 6 1
footprint=anchor
T 4100 10600 5 10 1 1 0 7 1
refdes=CinR
}
C 9600 6700 1 0 0 2n7002.sym
{
T 9825 7000 5 10 1 1 0 1 1
refdes=M12
T 9700 7500 5 10 0 1 0 0 1
value=2N7002P
T 10100 7300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 11100 7300 5 10 0 1 0 0 1
device=NMOS
}
C 10200 7000 1 0 0 2n7002.sym
{
T 10425 7300 5 10 1 1 0 1 1
refdes=M13
T 10300 7800 5 10 0 1 0 0 1
value=2N7002P
T 10700 7600 5 10 0 1 0 0 1
footprint=sot23-nmos
T 11700 7600 5 10 0 1 0 0 1
device=NMOS
}
C 10800 7000 1 0 0 2n7002.sym
{
T 11025 7300 5 10 1 1 0 1 1
refdes=M14
T 10900 7800 5 10 0 1 0 0 1
value=2N7002P
T 11300 7600 5 10 0 1 0 0 1
footprint=sot23-nmos
T 12300 7600 5 10 0 1 0 0 1
device=NMOS
}
C 11400 7000 1 0 0 2n7002.sym
{
T 11625 7300 5 10 1 1 0 1 1
refdes=M16
T 11500 7800 5 10 0 1 0 0 1
value=2N7002P
T 11900 7600 5 10 0 1 0 0 1
footprint=sot23-nmos
T 12900 7600 5 10 0 1 0 0 1
device=NMOS
}
C 10200 6400 1 0 0 2n7002.sym
{
T 10300 7200 5 10 0 1 0 0 1
value=2N7002P
T 10700 7000 5 10 0 1 0 0 1
footprint=sot23-nmos
T 11700 7000 5 10 0 1 0 0 1
device=NMOS
T 10425 6700 5 10 1 1 0 1 1
refdes=M15
}
C 10800 6400 1 0 0 2n7002.sym
{
T 10900 7200 5 10 0 1 0 0 1
value=2N7002P
T 11300 7000 5 10 0 1 0 0 1
footprint=sot23-nmos
T 12300 7000 5 10 0 1 0 0 1
device=NMOS
T 11025 6700 5 10 1 1 0 1 1
refdes=M17
}
N 9600 7000 8900 7000 4
N 10000 7200 10000 7600 4
N 10000 7600 12300 7600 4
N 11800 7500 11800 7800 4
N 10600 7500 10600 7600 4
N 11200 7500 11200 7600 4
N 10600 7100 10600 6900 4
N 10600 7000 11800 7000 4
N 11800 7000 11800 7100 4
N 11200 7100 11200 6900 4
N 10000 6800 10000 6400 4
N 10000 6400 11200 6400 4
N 11200 6400 11200 6500 4
N 10600 6500 10600 6400 4
N 10200 7300 8700 7300 4
N 10800 7300 10800 7700 4
N 10800 7700 8300 7700 4
N 11400 7300 11400 7800 4
N 11400 7800 7700 7800 4
N 10200 6700 8500 6700 4
N 10800 6700 10800 6300 4
N 10800 6300 8100 6300 4
C 11100 6100 1 0 0 gnd-1.sym
C 12300 7500 1 0 0 out-1.sym
{
T 12300 7800 5 10 0 0 0 0 1
device=OUTPUT
T 12300 8000 5 10 0 0 0 0 1
footprint=anchor
T 12900 7600 5 10 1 1 0 1 1
refdes=N
}
C 11000 10700 1 0 0 resistor-load.sym
{
T 11300 11100 5 10 0 0 0 0 1
device=RESISTOR
T 11200 11000 5 10 1 1 0 0 1
refdes=R2
T 11400 10800 5 10 0 1 0 0 1
footprint=0603-boxed
T 11400 10800 5 10 0 1 0 0 1
value=3.3k
}
C 3800 10700 1 0 0 resistor-load.sym
{
T 4100 11100 5 10 0 0 0 0 1
device=RESISTOR
T 4000 11000 5 10 1 1 0 0 1
refdes=R1
T 4200 10800 5 10 0 1 0 0 1
footprint=0603-boxed
T 4200 10800 5 10 0 1 0 0 1
value=3.3k
}
C 11800 7700 1 0 0 resistor-load.sym
{
T 12100 8100 5 10 0 0 0 0 1
device=RESISTOR
T 12000 8000 5 10 1 1 0 0 1
refdes=R3
T 12200 7800 5 10 0 1 0 0 1
footprint=0603-boxed
T 12200 7800 5 10 0 1 0 0 1
value=3.3k
}
C 12500 7800 1 0 0 vdd-1.sym
C 11700 10800 1 0 0 vdd-1.sym
C 3600 10800 1 0 0 vdd-1.sym
