[{"id": "1", "content": "Define the module TopModule with input ports 'd' and 'ena', and output port 'q'.\n\nRetrieved Related Information:\n- d: Input data signal for the D latch\n- ena: Enable signal for the D latch\n- q: Output signal of the D latch\n- When ena is high, q follows d\n- When ena is low, q retains its previous state\n\n", "source": "input  d\ninput  ena\noutput q", "parent_tasks": []}, {"id": "2", "content": "```\nImplement an always block that triggers on the positive edge of 'ena'.\n\nRetrieved Related Information:\nena: Enable signal for the D latch (Type:Signal)\nWhen ena is high, q follows d (Type:StateTransition)\nWhen ena is low, q retains its previous state (Type:StateTransition)\n```\n", "source": "input  ena", "parent_tasks": ["1"]}, {"id": "3", "content": "Inside the always block, implement the logic to assign the value of 'd' to 'q' when 'ena' is high.\n\nRetrieved Related Information:\n- d: Input data signal for the D latch (Type:Signal)\n- ena: Enable signal for the D latch (Type:Signal)\n- q: Output signal of the D latch (Type:Signal)\n- When ena is high, q follows d (Type:StateTransition)\n- When ena is low, q retains its previous state (Type:StateTransition)\n\n", "source": "input  d\ninput  ena\noutput q", "parent_tasks": ["2"]}]