{"Source Block": ["hdl/library/jesd204/jesd204_tx/jesd204_tx_ctrl.v@99:109@HdlIdDef", "wire [7:0] cfg_lmfc_per_ilas = octets_per_mf_4_mod_8 ? cfg_mframes_per_ilas/2 : cfg_mframes_per_ilas;\nreg lmfc_edge_d1 = 1'b0;\nreg lmfc_edge_d2 = 1'b0;\nreg eof_reset_d;\nreg ilas_reset = 1'b1;\nreg ilas_data_reset = 1'b1;\nreg sync_request = 1'b0;\nreg sync_request_received = 1'b0;\nreg last_ilas_mframe = 1'b0;\nreg [7:0] mframe_counter = 'h00;\nreg [ILAS_COUNTER_WIDTH-1:0] ilas_counter = 'h00;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_tx/jesd204_tx_ctrl.v@95:105", "//   jesd204_lmfc will assert lmfc_edge once per two LMFC periods\n//   cfg_mframes_per_ilas must be even\nwire [BEATS_PER_MF_WIDTH-1:0] cfg_beats_per_multiframe = cfg_octets_per_multiframe[9:DPW_LOG2];\nwire octets_per_mf_4_mod_8 = (DATA_PATH_WIDTH == 8) && ~cfg_octets_per_multiframe[2];\nwire [7:0] cfg_lmfc_per_ilas = octets_per_mf_4_mod_8 ? cfg_mframes_per_ilas/2 : cfg_mframes_per_ilas;\nreg lmfc_edge_d1 = 1'b0;\nreg lmfc_edge_d2 = 1'b0;\nreg eof_reset_d;\nreg ilas_reset = 1'b1;\nreg ilas_data_reset = 1'b1;\nreg sync_request = 1'b0;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_ctrl.v@101:111", "reg lmfc_edge_d2 = 1'b0;\nreg eof_reset_d;\nreg ilas_reset = 1'b1;\nreg ilas_data_reset = 1'b1;\nreg sync_request = 1'b0;\nreg sync_request_received = 1'b0;\nreg last_ilas_mframe = 1'b0;\nreg [7:0] mframe_counter = 'h00;\nreg [ILAS_COUNTER_WIDTH-1:0] ilas_counter = 'h00;\nwire ilas_config_rd_start;\nreg ilas_config_rd_d1 = 1'b1;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_ctrl.v@96:106", "//   cfg_mframes_per_ilas must be even\nwire [BEATS_PER_MF_WIDTH-1:0] cfg_beats_per_multiframe = cfg_octets_per_multiframe[9:DPW_LOG2];\nwire octets_per_mf_4_mod_8 = (DATA_PATH_WIDTH == 8) && ~cfg_octets_per_multiframe[2];\nwire [7:0] cfg_lmfc_per_ilas = octets_per_mf_4_mod_8 ? cfg_mframes_per_ilas/2 : cfg_mframes_per_ilas;\nreg lmfc_edge_d1 = 1'b0;\nreg lmfc_edge_d2 = 1'b0;\nreg eof_reset_d;\nreg ilas_reset = 1'b1;\nreg ilas_data_reset = 1'b1;\nreg sync_request = 1'b0;\nreg sync_request_received = 1'b0;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_ctrl.v@97:107", "wire [BEATS_PER_MF_WIDTH-1:0] cfg_beats_per_multiframe = cfg_octets_per_multiframe[9:DPW_LOG2];\nwire octets_per_mf_4_mod_8 = (DATA_PATH_WIDTH == 8) && ~cfg_octets_per_multiframe[2];\nwire [7:0] cfg_lmfc_per_ilas = octets_per_mf_4_mod_8 ? cfg_mframes_per_ilas/2 : cfg_mframes_per_ilas;\nreg lmfc_edge_d1 = 1'b0;\nreg lmfc_edge_d2 = 1'b0;\nreg eof_reset_d;\nreg ilas_reset = 1'b1;\nreg ilas_data_reset = 1'b1;\nreg sync_request = 1'b0;\nreg sync_request_received = 1'b0;\nreg last_ilas_mframe = 1'b0;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_ctrl.v@98:108", "wire octets_per_mf_4_mod_8 = (DATA_PATH_WIDTH == 8) && ~cfg_octets_per_multiframe[2];\nwire [7:0] cfg_lmfc_per_ilas = octets_per_mf_4_mod_8 ? cfg_mframes_per_ilas/2 : cfg_mframes_per_ilas;\nreg lmfc_edge_d1 = 1'b0;\nreg lmfc_edge_d2 = 1'b0;\nreg eof_reset_d;\nreg ilas_reset = 1'b1;\nreg ilas_data_reset = 1'b1;\nreg sync_request = 1'b0;\nreg sync_request_received = 1'b0;\nreg last_ilas_mframe = 1'b0;\nreg [7:0] mframe_counter = 'h00;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_ctrl.v@100:110", "reg lmfc_edge_d1 = 1'b0;\nreg lmfc_edge_d2 = 1'b0;\nreg eof_reset_d;\nreg ilas_reset = 1'b1;\nreg ilas_data_reset = 1'b1;\nreg sync_request = 1'b0;\nreg sync_request_received = 1'b0;\nreg last_ilas_mframe = 1'b0;\nreg [7:0] mframe_counter = 'h00;\nreg [ILAS_COUNTER_WIDTH-1:0] ilas_counter = 'h00;\nwire ilas_config_rd_start;\n"]], "Diff Content": {"Delete": [[104, "reg ilas_data_reset = 1'b1;\n"]], "Add": []}}