verilog work "clk_wiz_0_clk_wiz.v"
verilog work "clk_wiz_0_synth.v"
