0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/xup_and_test/xup_and_test.ip_user_files/bd/system/ip/system_xup_and2_0_0/sim/system_xup_and2_0_0.v,1574737904,verilog,,C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/xup_and_test/xup_and_test.ip_user_files/bd/system/ipshared/a94f/xup_and_vector.srcs/sources_1/new/xup_and_vector.v,,system_xup_and2_0_0,,,,,,,,
C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/xup_and_test/xup_and_test.ip_user_files/bd/system/ip/system_xup_and_vector_0_0/sim/system_xup_and_vector_0_0.v,1574736500,verilog,,C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/xup_and_test/xup_and_test.ip_user_files/bd/system/sim/system.v,,system_xup_and_vector_0_0,,,,,,,,
C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/xup_and_test/xup_and_test.ip_user_files/bd/system/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v,1574736500,verilog,,C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/xup_and_test/xup_and_test.ip_user_files/bd/system/ip/system_xup_and2_0_0/sim/system_xup_and2_0_0.v,,xup_and2,,,,,,,,
C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/xup_and_test/xup_and_test.ip_user_files/bd/system/ipshared/a94f/xup_and_vector.srcs/sources_1/new/xup_and_vector.v,1574736500,verilog,,C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/xup_and_test/xup_and_test.ip_user_files/bd/system/ip/system_xup_and_vector_0_0/sim/system_xup_and_vector_0_0.v,,xup_and_vector,,,,,,,,
C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/xup_and_test/xup_and_test.ip_user_files/bd/system/sim/system.v,1574736500,verilog,,C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/xup_and_test/xup_and_test.srcs/sources_1/bd/system/hdl/system_wrapper.v,,system,,,,,,,,
C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/xup_and_test/xup_and_test.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/xup_and_test/xup_and_test.srcs/sources_1/bd/system/hdl/system_wrapper.v,1574736500,verilog,,C:/Users/17073/Desktop/FPGA/Integrator/sources/xup_and_tb.v,,system_wrapper,,,,,,,,
C:/Users/17073/Desktop/FPGA/Integrator/sources/xup_and_tb.v,1574737265,verilog,,,,xup_and_tb,,,,,,,,
