 ## serial:0.tx
set_property LOC M5 [get_ports serial_tx]
set_property IOSTANDARD LVCMOS33 [get_ports serial_tx]
 ## serial:0.rx
set_property LOC N6 [get_ports serial_rx]
set_property IOSTANDARD LVCMOS33 [get_ports serial_rx]
 ## clk50:0
set_property LOC R2 [get_ports clk50]
set_property IOSTANDARD LVCMOS33 [get_ports clk50]
 ## ddram:0.a
set_property LOC U15 [get_ports ddram_a[0]]
set_property SLEW FAST [get_ports ddram_a[0]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[0]]
 ## ddram:0.a
set_property LOC M17 [get_ports ddram_a[1]]
set_property SLEW FAST [get_ports ddram_a[1]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[1]]
 ## ddram:0.a
set_property LOC N18 [get_ports ddram_a[2]]
set_property SLEW FAST [get_ports ddram_a[2]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[2]]
 ## ddram:0.a
set_property LOC U16 [get_ports ddram_a[3]]
set_property SLEW FAST [get_ports ddram_a[3]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[3]]
 ## ddram:0.a
set_property LOC R18 [get_ports ddram_a[4]]
set_property SLEW FAST [get_ports ddram_a[4]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[4]]
 ## ddram:0.a
set_property LOC P18 [get_ports ddram_a[5]]
set_property SLEW FAST [get_ports ddram_a[5]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[5]]
 ## ddram:0.a
set_property LOC T18 [get_ports ddram_a[6]]
set_property SLEW FAST [get_ports ddram_a[6]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[6]]
 ## ddram:0.a
set_property LOC T17 [get_ports ddram_a[7]]
set_property SLEW FAST [get_ports ddram_a[7]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[7]]
 ## ddram:0.a
set_property LOC U17 [get_ports ddram_a[8]]
set_property SLEW FAST [get_ports ddram_a[8]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[8]]
 ## ddram:0.a
set_property LOC N16 [get_ports ddram_a[9]]
set_property SLEW FAST [get_ports ddram_a[9]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[9]]
 ## ddram:0.a
set_property LOC R16 [get_ports ddram_a[10]]
set_property SLEW FAST [get_ports ddram_a[10]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[10]]
 ## ddram:0.a
set_property LOC N17 [get_ports ddram_a[11]]
set_property SLEW FAST [get_ports ddram_a[11]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[11]]
 ## ddram:0.a
set_property LOC V17 [get_ports ddram_a[12]]
set_property SLEW FAST [get_ports ddram_a[12]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[12]]
 ## ddram:0.a
set_property LOC R17 [get_ports ddram_a[13]]
set_property SLEW FAST [get_ports ddram_a[13]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[13]]
 ## ddram:0.ba
set_property LOC T15 [get_ports ddram_ba[0]]
set_property SLEW FAST [get_ports ddram_ba[0]]
set_property IOSTANDARD SSTL15 [get_ports ddram_ba[0]]
 ## ddram:0.ba
set_property LOC M16 [get_ports ddram_ba[1]]
set_property SLEW FAST [get_ports ddram_ba[1]]
set_property IOSTANDARD SSTL15 [get_ports ddram_ba[1]]
 ## ddram:0.ba
set_property LOC P15 [get_ports ddram_ba[2]]
set_property SLEW FAST [get_ports ddram_ba[2]]
set_property IOSTANDARD SSTL15 [get_ports ddram_ba[2]]
 ## ddram:0.ras_n
set_property LOC L18 [get_ports ddram_ras_n]
set_property SLEW FAST [get_ports ddram_ras_n]
set_property IOSTANDARD SSTL15 [get_ports ddram_ras_n]
 ## ddram:0.cas_n
set_property LOC K17 [get_ports ddram_cas_n]
set_property SLEW FAST [get_ports ddram_cas_n]
set_property IOSTANDARD SSTL15 [get_ports ddram_cas_n]
 ## ddram:0.we_n
set_property LOC P16 [get_ports ddram_we_n]
set_property SLEW FAST [get_ports ddram_we_n]
set_property IOSTANDARD SSTL15 [get_ports ddram_we_n]
 ## ddram:0.dm
set_property LOC D9 [get_ports ddram_dm[0]]
set_property SLEW FAST [get_ports ddram_dm[0]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dm[0]]
 ## ddram:0.dm
set_property LOC B14 [get_ports ddram_dm[1]]
set_property SLEW FAST [get_ports ddram_dm[1]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dm[1]]
 ## ddram:0.dm
set_property LOC F14 [get_ports ddram_dm[2]]
set_property SLEW FAST [get_ports ddram_dm[2]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dm[2]]
 ## ddram:0.dm
set_property LOC C18 [get_ports ddram_dm[3]]
set_property SLEW FAST [get_ports ddram_dm[3]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dm[3]]
 ## ddram:0.dq
set_property LOC D11 [get_ports ddram_dq[0]]
set_property SLEW FAST [get_ports ddram_dq[0]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[0]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[0]]
 ## ddram:0.dq
set_property LOC B11 [get_ports ddram_dq[1]]
set_property SLEW FAST [get_ports ddram_dq[1]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[1]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[1]]
 ## ddram:0.dq
set_property LOC D8 [get_ports ddram_dq[2]]
set_property SLEW FAST [get_ports ddram_dq[2]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[2]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[2]]
 ## ddram:0.dq
set_property LOC C11 [get_ports ddram_dq[3]]
set_property SLEW FAST [get_ports ddram_dq[3]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[3]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[3]]
 ## ddram:0.dq
set_property LOC C8 [get_ports ddram_dq[4]]
set_property SLEW FAST [get_ports ddram_dq[4]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[4]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[4]]
 ## ddram:0.dq
set_property LOC B10 [get_ports ddram_dq[5]]
set_property SLEW FAST [get_ports ddram_dq[5]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[5]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[5]]
 ## ddram:0.dq
set_property LOC C9 [get_ports ddram_dq[6]]
set_property SLEW FAST [get_ports ddram_dq[6]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[6]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[6]]
 ## ddram:0.dq
set_property LOC A10 [get_ports ddram_dq[7]]
set_property SLEW FAST [get_ports ddram_dq[7]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[7]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[7]]
 ## ddram:0.dq
set_property LOC A15 [get_ports ddram_dq[8]]
set_property SLEW FAST [get_ports ddram_dq[8]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[8]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[8]]
 ## ddram:0.dq
set_property LOC A14 [get_ports ddram_dq[9]]
set_property SLEW FAST [get_ports ddram_dq[9]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[9]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[9]]
 ## ddram:0.dq
set_property LOC E13 [get_ports ddram_dq[10]]
set_property SLEW FAST [get_ports ddram_dq[10]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[10]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[10]]
 ## ddram:0.dq
set_property LOC B12 [get_ports ddram_dq[11]]
set_property SLEW FAST [get_ports ddram_dq[11]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[11]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[11]]
 ## ddram:0.dq
set_property LOC C13 [get_ports ddram_dq[12]]
set_property SLEW FAST [get_ports ddram_dq[12]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[12]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[12]]
 ## ddram:0.dq
set_property LOC A12 [get_ports ddram_dq[13]]
set_property SLEW FAST [get_ports ddram_dq[13]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[13]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[13]]
 ## ddram:0.dq
set_property LOC D13 [get_ports ddram_dq[14]]
set_property SLEW FAST [get_ports ddram_dq[14]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[14]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[14]]
 ## ddram:0.dq
set_property LOC A13 [get_ports ddram_dq[15]]
set_property SLEW FAST [get_ports ddram_dq[15]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[15]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[15]]
 ## ddram:0.dq
set_property LOC H18 [get_ports ddram_dq[16]]
set_property SLEW FAST [get_ports ddram_dq[16]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[16]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[16]]
 ## ddram:0.dq
set_property LOC G17 [get_ports ddram_dq[17]]
set_property SLEW FAST [get_ports ddram_dq[17]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[17]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[17]]
 ## ddram:0.dq
set_property LOC G16 [get_ports ddram_dq[18]]
set_property SLEW FAST [get_ports ddram_dq[18]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[18]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[18]]
 ## ddram:0.dq
set_property LOC F17 [get_ports ddram_dq[19]]
set_property SLEW FAST [get_ports ddram_dq[19]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[19]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[19]]
 ## ddram:0.dq
set_property LOC G14 [get_ports ddram_dq[20]]
set_property SLEW FAST [get_ports ddram_dq[20]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[20]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[20]]
 ## ddram:0.dq
set_property LOC E18 [get_ports ddram_dq[21]]
set_property SLEW FAST [get_ports ddram_dq[21]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[21]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[21]]
 ## ddram:0.dq
set_property LOC H16 [get_ports ddram_dq[22]]
set_property SLEW FAST [get_ports ddram_dq[22]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[22]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[22]]
 ## ddram:0.dq
set_property LOC H17 [get_ports ddram_dq[23]]
set_property SLEW FAST [get_ports ddram_dq[23]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[23]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[23]]
 ## ddram:0.dq
set_property LOC C17 [get_ports ddram_dq[24]]
set_property SLEW FAST [get_ports ddram_dq[24]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[24]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[24]]
 ## ddram:0.dq
set_property LOC D16 [get_ports ddram_dq[25]]
set_property SLEW FAST [get_ports ddram_dq[25]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[25]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[25]]
 ## ddram:0.dq
set_property LOC B17 [get_ports ddram_dq[26]]
set_property SLEW FAST [get_ports ddram_dq[26]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[26]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[26]]
 ## ddram:0.dq
set_property LOC E16 [get_ports ddram_dq[27]]
set_property SLEW FAST [get_ports ddram_dq[27]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[27]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[27]]
 ## ddram:0.dq
set_property LOC C16 [get_ports ddram_dq[28]]
set_property SLEW FAST [get_ports ddram_dq[28]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[28]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[28]]
 ## ddram:0.dq
set_property LOC E17 [get_ports ddram_dq[29]]
set_property SLEW FAST [get_ports ddram_dq[29]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[29]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[29]]
 ## ddram:0.dq
set_property LOC D15 [get_ports ddram_dq[30]]
set_property SLEW FAST [get_ports ddram_dq[30]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[30]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[30]]
 ## ddram:0.dq
set_property LOC D18 [get_ports ddram_dq[31]]
set_property SLEW FAST [get_ports ddram_dq[31]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[31]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[31]]
 ## ddram:0.dqs_p
set_property LOC B9 [get_ports ddram_dqs_p[0]]
set_property SLEW FAST [get_ports ddram_dqs_p[0]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_dqs_p[0]]
 ## ddram:0.dqs_p
set_property LOC C14 [get_ports ddram_dqs_p[1]]
set_property SLEW FAST [get_ports ddram_dqs_p[1]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_dqs_p[1]]
 ## ddram:0.dqs_p
set_property LOC G15 [get_ports ddram_dqs_p[2]]
set_property SLEW FAST [get_ports ddram_dqs_p[2]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_dqs_p[2]]
 ## ddram:0.dqs_p
set_property LOC B16 [get_ports ddram_dqs_p[3]]
set_property SLEW FAST [get_ports ddram_dqs_p[3]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_dqs_p[3]]
 ## ddram:0.dqs_n
set_property LOC A9 [get_ports ddram_dqs_n[0]]
set_property SLEW FAST [get_ports ddram_dqs_n[0]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_dqs_n[0]]
 ## ddram:0.dqs_n
set_property LOC B15 [get_ports ddram_dqs_n[1]]
set_property SLEW FAST [get_ports ddram_dqs_n[1]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_dqs_n[1]]
 ## ddram:0.dqs_n
set_property LOC F15 [get_ports ddram_dqs_n[2]]
set_property SLEW FAST [get_ports ddram_dqs_n[2]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_dqs_n[2]]
 ## ddram:0.dqs_n
set_property LOC A17 [get_ports ddram_dqs_n[3]]
set_property SLEW FAST [get_ports ddram_dqs_n[3]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_dqs_n[3]]
 ## ddram:0.clk_p
set_property LOC P14 [get_ports ddram_clk_p]
set_property SLEW FAST [get_ports ddram_clk_p]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_clk_p]
 ## ddram:0.clk_n
set_property LOC R15 [get_ports ddram_clk_n]
set_property SLEW FAST [get_ports ddram_clk_n]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_clk_n]
 ## ddram:0.cke
set_property LOC K15 [get_ports ddram_cke]
set_property SLEW FAST [get_ports ddram_cke]
set_property IOSTANDARD SSTL15 [get_ports ddram_cke]
 ## ddram:0.odt
set_property LOC K18 [get_ports ddram_odt]
set_property SLEW FAST [get_ports ddram_odt]
set_property IOSTANDARD SSTL15 [get_ports ddram_odt]
 ## ddram:0.reset_n
set_property LOC V16 [get_ports ddram_reset_n]
set_property SLEW FAST [get_ports ddram_reset_n]
set_property IOSTANDARD LVCMOS15 [get_ports ddram_reset_n]
 ## ddram:0.cs_n
set_property LOC J16 [get_ports ddram_cs_n]
set_property SLEW FAST [get_ports ddram_cs_n]
set_property IOSTANDARD SSTL15 [get_ports ddram_cs_n]
 ## user_led:0
set_property LOC U2 [get_ports user_led0]
set_property IOSTANDARD LVCMOS33 [get_ports user_led0]

set_property CONFIG_VOLTAGE 1.5 [current_design]

set_property CFGBVS GND [current_design]

set_property BITSTREAM.CONFIG.CONFIGRATE 22 [current_design]

set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 1 [current_design]


create_clock -name pcie_phy_clk -period 10.0 [get_pins {pcie_phy/pcie_support_i/pcie_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK}]


create_clock -name clk50 -period 20.0 [get_nets clk50]

set_false_path -quiet -to [get_nets -filter {mr_ff == TRUE}]

set_false_path -quiet -to [get_pins -filter {REF_PIN_NAME == PRE} -of [get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]]

set_max_delay 2 -quiet -from [get_pins -filter {REF_PIN_NAME == Q} -of [get_cells -filter {ars_ff1 == TRUE}]] -to [get_pins -filter {REF_PIN_NAME == D} -of [get_cells -filter {ars_ff2 == TRUE}]]