#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Sun Aug  6 03:19:19 2017
# Process ID: 4815
# Current directory: /media/iq/New Volume/Projets_work/marketinternational_filter/HLS_IPs/Pakcet_Loopback
# Command line: vivado
# Log file: /media/iq/New Volume/Projets_work/marketinternational_filter/HLS_IPs/Pakcet_Loopback/vivado.log
# Journal file: /media/iq/New Volume/Projets_work/marketinternational_filter/HLS_IPs/Pakcet_Loopback/vivado.jou
#-----------------------------------------------------------
start_gui
open_project {/media/iq/New Volume/Projets_work/marketinternational_filter/HW_Vivado/PYNQ_Ethernet/Vivado_basedesign_Eth_loopback/project_3/project_3.xpr}
open_bd_design {/media/iq/New Volume/Projets_work/marketinternational_filter/HW_Vivado/PYNQ_Ethernet/Vivado_basedesign_Eth_loopback/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1] [get_bd_nets vcc_dout] [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI] [get_bd_cells axi_quad_spi_0]
delete_bd_objs [get_bd_nets axi_quad_spi_0_io0_o] [get_bd_nets io0_i_1] [get_bd_nets axi_quad_spi_0_ss_o] [get_bd_nets axi_quad_spi_0_sck_o] [get_bd_cells ila_1]
delete_bd_objs [get_bd_intf_nets diff_clk_in_1] [get_bd_nets data_in_from_pins_n_1] [get_bd_nets rst_processing_system7_0_50M_peripheral_reset] [get_bd_nets selectio_wiz_0_data_in_to_device] [get_bd_nets RXD_P_1] [get_bd_cells selectio_wiz_0]
delete_bd_objs [get_bd_nets selectio_wiz_0_clk_out] [get_bd_cells ila_2]
delete_bd_objs [get_bd_nets c_counter_binary_0_Q]
delete_bd_objs [get_bd_cells c_counter_binary_0]
delete_bd_objs [get_bd_cells vcc]
delete_bd_objs [get_bd_ports io0_i]
delete_bd_objs [get_bd_intf_ports RX_clk_in]
delete_bd_objs [get_bd_ports RXD_P]
delete_bd_objs [get_bd_ports RXD_N]
delete_bd_objs [get_bd_ports ss_o]
delete_bd_objs [get_bd_ports Q]
delete_bd_objs [get_bd_ports io0_o]
delete_bd_objs [get_bd_ports sck_o]
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_ENET0_ENET0_IO {EMIO} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:tri_mode_ethernet_mac:9.0 tri_mode_ethernet_mac_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins tri_mode_ethernet_mac_0/gmii]
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins tri_mode_ethernet_mac_0/mdio_external]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins tri_mode_ethernet_mac_0/s_axi]
endgroup
startgroup
set_property -dict [list CONFIG.MAC_Speed {1000_Mbps}] [get_bd_cells tri_mode_ethernet_mac_0]
endgroup
delete_bd_objs [get_bd_intf_nets tri_mode_ethernet_mac_0_gmii] [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets tri_mode_ethernet_mac_0_mdio_external] [get_bd_cells tri_mode_ethernet_mac_0]
delete_bd_objs [get_bd_intf_ports gmii_rtl]
delete_bd_objs [get_bd_intf_ports mdio_io]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
regenerate_bd_layout
save_bd_design
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_target all [get_files  {{/media/iq/New Volume/Projets_work/marketinternational_filter/HW_Vivado/PYNQ_Ethernet/Vivado_basedesign_Eth_loopback/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}}]
export_ip_user_files -of_objects  [get_files  {{/media/iq/New Volume/Projets_work/marketinternational_filter/HW_Vivado/PYNQ_Ethernet/Vivado_basedesign_Eth_loopback/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}}] -sync -no_script -force -quiet
generate_target all [get_files  {{/media/iq/New Volume/Projets_work/marketinternational_filter/HW_Vivado/PYNQ_Ethernet/Vivado_basedesign_Eth_loopback/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}}]
export_ip_user_files -of_objects [get_files {{/media/iq/New Volume/Projets_work/marketinternational_filter/HW_Vivado/PYNQ_Ethernet/Vivado_basedesign_Eth_loopback/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -force -quiet
export_simulation -of_objects [get_files {{/media/iq/New Volume/Projets_work/marketinternational_filter/HW_Vivado/PYNQ_Ethernet/Vivado_basedesign_Eth_loopback/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {/media/iq/New Volume/Projets_work/marketinternational_filter/HW_Vivado/PYNQ_Ethernet/Vivado_basedesign_Eth_loopback/project_3/project_3.ip_user_files/sim_scripts} -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
make_wrapper -files [get_files {{/media/iq/New Volume/Projets_work/marketinternational_filter/HW_Vivado/PYNQ_Ethernet/Vivado_basedesign_Eth_loopback/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}}] -top
reset_target all [get_files  {{/media/iq/New Volume/Projets_work/marketinternational_filter/HW_Vivado/PYNQ_Ethernet/Vivado_basedesign_Eth_loopback/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}}]
export_ip_user_files -of_objects  [get_files  {{/media/iq/New Volume/Projets_work/marketinternational_filter/HW_Vivado/PYNQ_Ethernet/Vivado_basedesign_Eth_loopback/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}}] -sync -no_script -force -quiet
generate_target all [get_files  {{/media/iq/New Volume/Projets_work/marketinternational_filter/HW_Vivado/PYNQ_Ethernet/Vivado_basedesign_Eth_loopback/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}}]
export_ip_user_files -of_objects [get_files {{/media/iq/New Volume/Projets_work/marketinternational_filter/HW_Vivado/PYNQ_Ethernet/Vivado_basedesign_Eth_loopback/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -force -quiet
export_simulation -of_objects [get_files {{/media/iq/New Volume/Projets_work/marketinternational_filter/HW_Vivado/PYNQ_Ethernet/Vivado_basedesign_Eth_loopback/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {/media/iq/New Volume/Projets_work/marketinternational_filter/HW_Vivado/PYNQ_Ethernet/Vivado_basedesign_Eth_loopback/project_3/project_3.ip_user_files/sim_scripts} -force -quiet
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
close_project
