design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../MoreClocks.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../MoreClocks.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../MoreClocks.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../MoreClocks.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_clk_wiz_0_1_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_clk_wiz.v,incdir="$ref_dir/../../../../MoreClocks.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../MoreClocks.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_clk_wiz_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.v,incdir="$ref_dir/../../../../MoreClocks.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../MoreClocks.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v,incdir="$ref_dir/../../../../MoreClocks.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../MoreClocks.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,incdir="$ref_dir/../../../../MoreClocks.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../MoreClocks.srcs/sources_1/bd/design_1/ipshared/c923"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../MoreClocks.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../MoreClocks.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_xlconcat_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_1_0/sim/design_1_xlconcat_1_0.v,incdir="$ref_dir/../../../../MoreClocks.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../MoreClocks.srcs/sources_1/bd/design_1/ipshared/c923"
glbl.v,Verilog,xil_defaultlib,glbl.v
