Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Nov  7 10:30:50 2020
| Host         : LAPTOP-AHC2IA74 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_design_control_sets_placed.rpt
| Design       : top_design
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           19 |
| No           | No                    | Yes                    |              72 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              66 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------+---------------------------------------------+------------------+----------------+
|     Clock Signal    |    Enable Signal   |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+---------------------+--------------------+---------------------------------------------+------------------+----------------+
| ~trigger1_IBUF_BUFG |                    |                                             |                4 |              9 |
| ~trigger2_IBUF_BUFG |                    |                                             |                6 |              9 |
| ~trigger3_IBUF_BUFG |                    |                                             |                5 |              9 |
|  clk_IBUF_BUFG      |                    |                                             |                4 |             16 |
|  clk_IBUF_BUFG      | trigger1_IBUF_BUFG | rang1/trigger_gen/trigg/echo1_OBUF          |                6 |             22 |
|  clk_IBUF_BUFG      | trigger2_IBUF_BUFG | rang2/trigger_gen/trigg/echo2_OBUF          |                6 |             22 |
|  clk_IBUF_BUFG      | trigger3_IBUF_BUFG | rang3/trigger_gen/trigg/echo3_OBUF          |                6 |             22 |
|  clk_IBUF_BUFG      |                    | rang2/trigger_gen/trigg/count[0]_i_2__1_n_0 |                6 |             24 |
|  clk_IBUF_BUFG      |                    | rang1/trigger_gen/trigg/count[0]_i_2_n_0    |                6 |             24 |
|  clk_IBUF_BUFG      |                    | rang3/trigger_gen/trigg/count[0]_i_2__3_n_0 |                6 |             24 |
+---------------------+--------------------+---------------------------------------------+------------------+----------------+


