// Seed: 4024106402
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wor id_8;
  assign id_8 = id_1;
  logic [7:0] id_9;
  assign id_9[1<1'b0] = 1 ? id_8 * id_2 - 1 == 1 : 1;
  wire id_10;
  id_11(
      .id_0(1), .id_1(id_10), .id_2(id_2 - 1), .id_3(id_4), .id_4(""), .id_5(1 & id_5)
  );
  assign id_7 = 1;
  assign module_1.id_3 = 0;
  supply0 id_12;
  wire id_13 = id_6;
  assign id_2 = id_12;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wand id_4,
    input uwire id_5,
    input tri1 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
