

================================================================
== Synthesis Summary Report of 'conv2d'
================================================================
+ General Information: 
    * Date:           Sun Dec 18 20:00:50 2022
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        conv2d_ip
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |                Modules                | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |          |           |           |     |
    |                & Loops                | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF    |    LUT    | URAM|
    +---------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |+ conv2d                               |     -|  0.04|        -|       -|         -|        -|     -|        no|     -|  23 (10%)|  3231 (3%)|  3288 (6%)|    -|
    | o out_channels_height_width           |     -|  7.30|        -|       -|         -|        -|     -|        no|     -|         -|          -|          -|    -|
    |  + conv2d_Pipeline_in_channels_kh_kw  |     -|  0.04|        -|       -|         -|        -|     -|        no|     -|         -|  756 (~0%)|  1055 (1%)|    -|
    |   o in_channels_kh_kw                 |    II|  7.30|        -|       -|         6|        6|     -|       yes|     -|         -|          -|          -|    -|
    +---------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+--------------+---------+----------+
| Interface    | Mode    | Bitwidth |
+--------------+---------+----------+
| bias         | ap_none | 32       |
| height       | ap_none | 32       |
| in_channels  | ap_none | 32       |
| ksize        | ap_none | 32       |
| out_channels | ap_none | 32       |
| weight       | ap_none | 32       |
| width        | ap_none | 32       |
| x            | ap_none | 32       |
| y            | ap_vld  | 32       |
+--------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------+-----------+---------------+
| Argument     | Direction | Datatype      |
+--------------+-----------+---------------+
| x            | in        | float const * |
| weight       | in        | float const * |
| bias         | in        | float const * |
| width        | in        | int           |
| height       | in        | int           |
| in_channels  | in        | int           |
| out_channels | in        | int           |
| ksize        | in        | int           |
| y            | out       | float*        |
+--------------+-----------+---------------+

* SW-to-HW Mapping
+--------------+--------------+---------+
| Argument     | HW Interface | HW Type |
+--------------+--------------+---------+
| x            | x            | port    |
| weight       | weight       | port    |
| bias         | bias         | port    |
| width        | width        | port    |
| height       | height       | port    |
| in_channels  | in_channels  | port    |
| out_channels | out_channels | port    |
| ksize        | ksize        | port    |
| y            | y            | port    |
| y            | y_ap_vld     | port    |
+--------------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                 | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+--------------------------------------+-----+--------+------------+------+---------+---------+
| + conv2d                             | 23  |        |            |      |         |         |
|   p_neg_fu_270_p2                    | -   |        | p_neg      | sub  | fabric  | 0       |
|   p_neg_t_fu_289_p2                  | -   |        | p_neg_t    | sub  | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U16  | 3   |        | mul        | fmul | maxdsp  | 3       |
|   mul_32ns_32ns_64_2_1_U17           | 3   |        | mul_ln20   | mul  | auto    | 1       |
|   mul_32ns_64ns_96_5_1_U19           | 6   |        | mul_ln20_1 | mul  | auto    | 4       |
|   mul_32ns_32ns_64_2_1_U18           | 3   |        | mul_ln20_2 | mul  | auto    | 1       |
|   mul_32ns_64ns_96_5_1_U20           | 6   |        | mul_ln20_3 | mul  | auto    | 4       |
|   add_ln23_fu_346_p2                 | -   |        | add_ln23   | add  | fabric  | 0       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U15 | -   |        | add_ln25   | add  | fabric  | 0       |
|   sub_ln25_fu_435_p2                 | -   |        | sub_ln25   | sub  | fabric  | 0       |
|   sub_ln38_fu_449_p2                 | -   |        | sub_ln38   | sub  | fabric  | 0       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U15 | 2   |        | sum_1      | fadd | fulldsp | 4       |
|   add_ln27_fu_472_p2                 | -   |        | add_ln27   | add  | fabric  | 0       |
|   add_ln25_1_fu_408_p2               | -   |        | add_ln25_1 | add  | fabric  | 0       |
|  + conv2d_Pipeline_in_channels_kh_kw | 0   |        |            |      |         |         |
|    empty_fu_236_p2                   | -   |        | empty      | add  | fabric  | 0       |
|    add_ln41_fu_252_p2                | -   |        | add_ln41   | add  | fabric  | 0       |
|    add_ln31_fu_262_p2                | -   |        | add_ln31   | add  | fabric  | 0       |
|    add_ln33_fu_330_p2                | -   |        | add_ln33   | add  | fabric  | 0       |
|    p_mid13_fu_340_p2                 | -   |        | p_mid13    | add  | fabric  | 0       |
|    add_ln41_2_fu_375_p2              | -   |        | add_ln41_2 | add  | fabric  | 0       |
|    add_ln38_fu_314_p2                | -   |        | add_ln38   | add  | fabric  | 0       |
|    add_ln41_1_fu_392_p2              | -   |        | add_ln41_1 | add  | fabric  | 0       |
|    add_ln35_fu_433_p2                | -   |        | add_ln35   | add  | fabric  | 0       |
|    add_ln33_1_fu_438_p2              | -   |        | add_ln33_1 | add  | fabric  | 0       |
+--------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

