# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv failed with 5 errors.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 1 failed with 5 errors.
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv failed with 5 errors.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 1 failed with 5 errors.
# Load canceled
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 18:45:33 on Nov 10,2023
# Loading sv_std.std
# Loading work.testbench
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
# Load canceled
restart -f
# Loading work.testbench
# Loading work.xy_sep_chk
# Loading work.fix15_mul
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/reset \
sim:/testbench/en
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rat83  Hostname: EN-EC-LPH238-26  ProcessID: 5844
#           Attempting to use alternate WLF file "./wlfthtvg7k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthtvg7k
add wave -position insertpoint  \
sim:/testbench/xsc/x \
sim:/testbench/xsc/y \
sim:/testbench/xsc/x_in_xcel \
sim:/testbench/xsc/y_in_xcel \
sim:/testbench/xsc/vx \
sim:/testbench/xsc/vy \
sim:/testbench/xsc/vx_in_xcel \
sim:/testbench/xsc/vy_in_xcel \
sim:/testbench/xsc/x_avg \
sim:/testbench/xsc/y_avg \
sim:/testbench/xsc/x_close \
sim:/testbench/xsc/y_close \
sim:/testbench/xsc/xa_comb \
sim:/testbench/xsc/ya_comb \
sim:/testbench/xsc/vx_avg \
sim:/testbench/xsc/vy_avg \
sim:/testbench/xsc/vxa_comb \
sim:/testbench/xsc/vya_comb \
sim:/testbench/xsc/xc_comb \
sim:/testbench/xsc/yc_comb \
sim:/testbench/xsc/boid_ctr \
sim:/testbench/xsc/boid_ctr_in \
sim:/testbench/xsc/x_sq \
sim:/testbench/xsc/y_sq \
sim:/testbench/xsc/dx_t \
sim:/testbench/xsc/dy_t \
sim:/testbench/xsc/d_sq \
sim:/testbench/xsc/d_comparison
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(61)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 61
restart -f
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(61)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 61
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.xy_sep_chk
# Loading work.fix15_mul
run
run
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.xy_sep_chk
# Loading work.fix15_mul
run
run
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
run
restart -f
# Loading work.testbench
# Loading work.xy_sep_chk
# Loading work.fix15_mul
run
run
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.xy_sep_chk
# Loading work.fix15_mul
run
run
add wave -position insertpoint  \
sim:/testbench/xsc/d01_a
add wave -position insertpoint  \
sim:/testbench/xsc/d01_b
restart -f
run
run
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.xy_sep_chk
# Loading work.fix15_mul
run
run
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.xy_sep_chk
# Loading work.fix15_mul
run
run
run
run
run
run
run
run
run
run
run
run
run
restart -f
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.xy_sep_chk
# Loading work.fix15_mul
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(61)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 61
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.xy_sep_chk
# Loading work.fix15_mul
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(61)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 61
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.xy_sep_chk
# Loading work.fix15_mul
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(61)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 61
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.xy_sep_chk
# Loading work.fix15_mul
run
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(61)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 61
