// Seed: 1020632096
`timescale 1 ps / 1 ps
module module_0 (
    inout logic id_0,
    input id_1,
    output reg id_2,
    input id_3,
    output id_4,
    input id_5
);
  logic id_6;
  always @(posedge id_3 - 1 ^ id_3) begin
    id_0 = 1;
    id_2 <= 1;
  end
  initial id_4[1 : 1] = "" == id_0;
  type_10(
      id_3, id_0
  );
endmodule
