
FernbediennungV2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000040a  00800100  000017a6  0000183a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000017a6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000012  0080050a  0080050a  00001c44  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001c44  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000001e8  00000000  00000000  00001c74  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000204a  00000000  00000000  00001e5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000052b  00000000  00000000  00003ea6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000a2d  00000000  00000000  000043d1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000050c  00000000  00000000  00004e00  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000611  00000000  00000000  0000530c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000010ca  00000000  00000000  0000591d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000218  00000000  00000000  000069e7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__ctors_end>
       4:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
       8:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
       c:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
      10:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
      14:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
      18:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
      1c:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
      20:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
      24:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
      28:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
      2c:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
      30:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
      34:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
      38:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
      3c:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
      40:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
      44:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
      48:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
      4c:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
      50:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
      54:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
      58:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
      5c:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
      60:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
      64:	0c 94 6f 00 	jmp	0xde	; 0xde <__bad_interrupt>
      68:	e1 03       	fmuls	r22, r17
      6a:	10 04       	cpc	r1, r0
      6c:	39 04       	cpc	r3, r9
      6e:	68 04       	cpc	r6, r8
      70:	94 04       	cpc	r9, r4
      72:	c3 04       	cpc	r12, r3
      74:	ef 04       	cpc	r14, r15
      76:	1d 05       	cpc	r17, r13
      78:	4c 05       	cpc	r20, r12
      7a:	78 05       	cpc	r23, r8
      7c:	ad 05       	cpc	r26, r13
      7e:	d8 05       	cpc	r29, r8
      80:	fd 05       	cpc	r31, r13
      82:	26 06       	cpc	r2, r22
      84:	4c 06       	cpc	r4, r28
      86:	77 06       	cpc	r7, r23
      88:	9d 06       	cpc	r9, r29
      8a:	c5 06       	cpc	r12, r21
      8c:	f1 06       	cpc	r15, r17
      8e:	17 07       	cpc	r17, r23
      90:	48 07       	cpc	r20, r24
      92:	83 07       	cpc	r24, r19
      94:	a3 07       	cpc	r26, r19
      96:	d7 07       	cpc	r29, r23
      98:	0e 08       	sbc	r0, r14
      9a:	4b 08       	sbc	r4, r11
      9c:	7c 08       	sbc	r7, r12
      9e:	af 08       	sbc	r10, r15
      a0:	df 08       	sbc	r13, r15
      a2:	17 09       	sbc	r17, r7

000000a4 <__ctors_end>:
      a4:	11 24       	eor	r1, r1
      a6:	1f be       	out	0x3f, r1	; 63
      a8:	cf ef       	ldi	r28, 0xFF	; 255
      aa:	d8 e0       	ldi	r29, 0x08	; 8
      ac:	de bf       	out	0x3e, r29	; 62
      ae:	cd bf       	out	0x3d, r28	; 61

000000b0 <__do_copy_data>:
      b0:	15 e0       	ldi	r17, 0x05	; 5
      b2:	a0 e0       	ldi	r26, 0x00	; 0
      b4:	b1 e0       	ldi	r27, 0x01	; 1
      b6:	e6 ea       	ldi	r30, 0xA6	; 166
      b8:	f7 e1       	ldi	r31, 0x17	; 23
      ba:	02 c0       	rjmp	.+4      	; 0xc0 <__do_copy_data+0x10>
      bc:	05 90       	lpm	r0, Z+
      be:	0d 92       	st	X+, r0
      c0:	aa 30       	cpi	r26, 0x0A	; 10
      c2:	b1 07       	cpc	r27, r17
      c4:	d9 f7       	brne	.-10     	; 0xbc <__do_copy_data+0xc>

000000c6 <__do_clear_bss>:
      c6:	25 e0       	ldi	r18, 0x05	; 5
      c8:	aa e0       	ldi	r26, 0x0A	; 10
      ca:	b5 e0       	ldi	r27, 0x05	; 5
      cc:	01 c0       	rjmp	.+2      	; 0xd0 <.do_clear_bss_start>

000000ce <.do_clear_bss_loop>:
      ce:	1d 92       	st	X+, r1

000000d0 <.do_clear_bss_start>:
      d0:	ac 31       	cpi	r26, 0x1C	; 28
      d2:	b2 07       	cpc	r27, r18
      d4:	e1 f7       	brne	.-8      	; 0xce <.do_clear_bss_loop>
      d6:	0e 94 9b 09 	call	0x1336	; 0x1336 <main>
      da:	0c 94 d1 0b 	jmp	0x17a2	; 0x17a2 <_exit>

000000de <__bad_interrupt>:
      de:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000e2 <PORT_init>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
      e2:	1a b8       	out	0x0a, r1	; 10
      e4:	8f ef       	ldi	r24, 0xFF	; 255
      e6:	8b b9       	out	0x0b, r24	; 11
      e8:	17 b8       	out	0x07, r1	; 7
      ea:	08 95       	ret

000000ec <i2c_start>:
      ec:	84 ea       	ldi	r24, 0xA4	; 164
	SPI_tranceive(0b01110000);						//Status
	_delay_us(150);
	
	SPI_tranceive(w_register(0x0B));
	_delay_us(150);
	SPI_tranceive(0x20);			//send 32 bytes
      ee:	80 93 bc 00 	sts	0x00BC, r24
      f2:	ec eb       	ldi	r30, 0xBC	; 188
      f4:	f0 e0       	ldi	r31, 0x00	; 0
      f6:	80 81       	ld	r24, Z
      f8:	88 23       	and	r24, r24
      fa:	ec f7       	brge	.-6      	; 0xf6 <i2c_start+0xa>
      fc:	08 95       	ret

000000fe <i2c_write>:
      fe:	cf 93       	push	r28
     100:	df 93       	push	r29
     102:	d8 2f       	mov	r29, r24
void i2c_stop(void)
{
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);
}
void i2c_write(int def, int command)
{
     104:	c6 2f       	mov	r28, r22
	i2c_start();
     106:	0e 94 76 00 	call	0xec	; 0xec <i2c_start>
	
	TWDR = SLA_W;
     10a:	88 e7       	ldi	r24, 0x78	; 120
     10c:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT)|(1<<TWEN);
     110:	84 e8       	ldi	r24, 0x84	; 132
     112:	80 93 bc 00 	sts	0x00BC, r24
	
	while (!(TWCR & (1<<TWINT)));
     116:	ec eb       	ldi	r30, 0xBC	; 188
     118:	f0 e0       	ldi	r31, 0x00	; 0
     11a:	90 81       	ld	r25, Z
     11c:	99 23       	and	r25, r25
     11e:	ec f7       	brge	.-6      	; 0x11a <i2c_write+0x1c>

	TWDR = def;
     120:	d0 93 bb 00 	sts	0x00BB, r29
	TWCR = (1<<TWINT) |(1<<TWEN);
     124:	84 e8       	ldi	r24, 0x84	; 132
     126:	80 93 bc 00 	sts	0x00BC, r24
	
	while (!(TWCR & (1<<TWINT)));
     12a:	ec eb       	ldi	r30, 0xBC	; 188
     12c:	f0 e0       	ldi	r31, 0x00	; 0
     12e:	80 81       	ld	r24, Z
     130:	88 23       	and	r24, r24
     132:	ec f7       	brge	.-6      	; 0x12e <i2c_write+0x30>

	TWDR = command;
     134:	c0 93 bb 00 	sts	0x00BB, r28
	TWCR = (1<<TWINT) |(1<<TWEN);
     138:	84 e8       	ldi	r24, 0x84	; 132
     13a:	80 93 bc 00 	sts	0x00BC, r24
	
	while (!(TWCR & (1<<TWINT)));
     13e:	ec eb       	ldi	r30, 0xBC	; 188
     140:	f0 e0       	ldi	r31, 0x00	; 0
     142:	80 81       	ld	r24, Z
     144:	88 23       	and	r24, r24
     146:	ec f7       	brge	.-6      	; 0x142 <i2c_write+0x44>
	
	while (!(TWCR & (1<<TWINT)));
}
void i2c_stop(void)
{
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);
     148:	84 e9       	ldi	r24, 0x94	; 148
     14a:	80 93 bc 00 	sts	0x00BC, r24
	TWCR = (1<<TWINT) |(1<<TWEN);
	
	while (!(TWCR & (1<<TWINT)));
	
	i2c_stop();
}
     14e:	df 91       	pop	r29
     150:	cf 91       	pop	r28
     152:	08 95       	ret

00000154 <i2c_write_wo>:
void i2c_write_wo(int command)
{
	TWDR = command;
     154:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT)|(1<<TWEN);
     158:	84 e8       	ldi	r24, 0x84	; 132
     15a:	80 93 bc 00 	sts	0x00BC, r24
	
	while (!(TWCR & (1<<TWINT)));
     15e:	ec eb       	ldi	r30, 0xBC	; 188
     160:	f0 e0       	ldi	r31, 0x00	; 0
     162:	80 81       	ld	r24, Z
     164:	88 23       	and	r24, r24
     166:	ec f7       	brge	.-6      	; 0x162 <i2c_write_wo+0xe>
}
     168:	08 95       	ret

0000016a <ssd1306_command>:
void ssd1306_command(int command)
{
	i2c_write(0x00, command);	//wen D/C 0 ist werden commands gesendet (D/C ist bit6)
     16a:	bc 01       	movw	r22, r24
     16c:	80 e0       	ldi	r24, 0x00	; 0
     16e:	90 e0       	ldi	r25, 0x00	; 0
     170:	0e 94 7f 00 	call	0xfe	; 0xfe <i2c_write>
     174:	08 95       	ret

00000176 <ssd1306_init>:
	i2c_write(0x40, command);	//wen D/C 1 ist werden daten gesendet (D/C ist bit6)
}
void ssd1306_init(void)		// Init sequence for 128x64 OLED module
{
	//	Auschalten
	ssd1306_command(SSD1306_DISPLAYOFF);                    // 0xAE
     176:	8e ea       	ldi	r24, 0xAE	; 174
     178:	90 e0       	ldi	r25, 0x00	; 0
     17a:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	
	//	Set MUX Ratio
	ssd1306_command(SSD1306_SETMULTIPLEX);                  // 0xA8
     17e:	88 ea       	ldi	r24, 0xA8	; 168
     180:	90 e0       	ldi	r25, 0x00	; 0
     182:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	ssd1306_command(0x3F);
     186:	8f e3       	ldi	r24, 0x3F	; 63
     188:	90 e0       	ldi	r25, 0x00	; 0
     18a:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	//	Set Display Offset
	ssd1306_command(SSD1306_SETDISPLAYOFFSET);              // 0xD3
     18e:	83 ed       	ldi	r24, 0xD3	; 211
     190:	90 e0       	ldi	r25, 0x00	; 0
     192:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	ssd1306_command(0x0);                                   // no offset
     196:	80 e0       	ldi	r24, 0x00	; 0
     198:	90 e0       	ldi	r25, 0x00	; 0
     19a:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	//	Set Display Start Line
	ssd1306_command(SSD1306_SETSTARTLINE | 0x0);            // line #0
     19e:	80 e4       	ldi	r24, 0x40	; 64
     1a0:	90 e0       	ldi	r25, 0x00	; 0
     1a2:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	
	//	Setzt Horizontaler Adressmodus
	ssd1306_command(SSD1306_MEMORYMODE);                    // 0x20
     1a6:	80 e2       	ldi	r24, 0x20	; 32
     1a8:	90 e0       	ldi	r25, 0x00	; 0
     1aa:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	ssd1306_command(0x00);                                  // 0x0 act like ks0108
     1ae:	80 e0       	ldi	r24, 0x00	; 0
     1b0:	90 e0       	ldi	r25, 0x00	; 0
     1b2:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	//	Set Segment  re-map
	ssd1306_command(SSD1306_SEGREMAP | 0x1);
     1b6:	81 ea       	ldi	r24, 0xA1	; 161
     1b8:	90 e0       	ldi	r25, 0x00	; 0
     1ba:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	//	Set COM Output Scan Direction
	ssd1306_command(SSD1306_COMSCANDEC);
     1be:	88 ec       	ldi	r24, 0xC8	; 200
     1c0:	90 e0       	ldi	r25, 0x00	; 0
     1c2:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	//	Set COM Pins hardware configuration
	ssd1306_command(SSD1306_SETCOMPINS);                    // 0xDA
     1c6:	8a ed       	ldi	r24, 0xDA	; 218
     1c8:	90 e0       	ldi	r25, 0x00	; 0
     1ca:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	ssd1306_command(0x12);							//Theoretisch 0x02
     1ce:	82 e1       	ldi	r24, 0x12	; 18
     1d0:	90 e0       	ldi	r25, 0x00	; 0
     1d2:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	//	Set Contrast Control
	ssd1306_command(SSD1306_SETCONTRAST);                   // 0x81
     1d6:	81 e8       	ldi	r24, 0x81	; 129
     1d8:	90 e0       	ldi	r25, 0x00	; 0
     1da:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	ssd1306_command(0xCF);									// kontrast (Theoretisch 0x7F)
     1de:	8f ec       	ldi	r24, 0xCF	; 207
     1e0:	90 e0       	ldi	r25, 0x00	; 0
     1e2:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	
	
	//	Disable Entire Display On
	ssd1306_command(SSD1306_DISPLAYALLON_RESUME);           // 0xA4
     1e6:	84 ea       	ldi	r24, 0xA4	; 164
     1e8:	90 e0       	ldi	r25, 0x00	; 0
     1ea:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	//	Set Normal Display
	ssd1306_command(SSD1306_NORMALDISPLAY);                 // 0xA6
     1ee:	86 ea       	ldi	r24, 0xA6	; 166
     1f0:	90 e0       	ldi	r25, 0x00	; 0
     1f2:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	//	Set Osc Frequency
	ssd1306_command(SSD1306_SETDISPLAYCLOCKDIV);            // 0xD5
     1f6:	85 ed       	ldi	r24, 0xD5	; 213
     1f8:	90 e0       	ldi	r25, 0x00	; 0
     1fa:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	ssd1306_command(0x80);                                  // das vorgeschlagene Verhältnis 0x80
     1fe:	80 e8       	ldi	r24, 0x80	; 128
     200:	90 e0       	ldi	r25, 0x00	; 0
     202:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	
	ssd1306_command(SSD1306_SETPRECHARGE);                  // 0xd9
     206:	89 ed       	ldi	r24, 0xD9	; 217
     208:	90 e0       	ldi	r25, 0x00	; 0
     20a:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	ssd1306_command(0xF1);
     20e:	81 ef       	ldi	r24, 0xF1	; 241
     210:	90 e0       	ldi	r25, 0x00	; 0
     212:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	ssd1306_command(SSD1306_SETVCOMDETECT);                 // 0xDB
     216:	8b ed       	ldi	r24, 0xDB	; 219
     218:	90 e0       	ldi	r25, 0x00	; 0
     21a:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	ssd1306_command(0x40);
     21e:	80 e4       	ldi	r24, 0x40	; 64
     220:	90 e0       	ldi	r25, 0x00	; 0
     222:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	//	Enable charge pump regulator
	ssd1306_command(SSD1306_CHARGEPUMP);                    // 0x8D
     226:	8d e8       	ldi	r24, 0x8D	; 141
     228:	90 e0       	ldi	r25, 0x00	; 0
     22a:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	ssd1306_command(0x14);									//Enable Charge Pump
     22e:	84 e1       	ldi	r24, 0x14	; 20
     230:	90 e0       	ldi	r25, 0x00	; 0
     232:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	//	Display On
	ssd1306_command(SSD1306_DISPLAYON);
     236:	8f ea       	ldi	r24, 0xAF	; 175
     238:	90 e0       	ldi	r25, 0x00	; 0
     23a:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	
	
	//Setzt Kollonen Adressbereich (von 0-127)
	ssd1306_command(SSD1306_COLUMNADDR);
     23e:	81 e2       	ldi	r24, 0x21	; 33
     240:	90 e0       	ldi	r25, 0x00	; 0
     242:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	ssd1306_command(0);   // Column start address (0 = reset)
     246:	80 e0       	ldi	r24, 0x00	; 0
     248:	90 e0       	ldi	r25, 0x00	; 0
     24a:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	ssd1306_command(SSD1306_LCDWIDTH - 1); // Column end address (127 = reset)
     24e:	8f e7       	ldi	r24, 0x7F	; 127
     250:	90 e0       	ldi	r25, 0x00	; 0
     252:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	
	//Setzt seiten Adressbereich	(von 0-7)
	ssd1306_command(SSD1306_PAGEADDR);
     256:	82 e2       	ldi	r24, 0x22	; 34
     258:	90 e0       	ldi	r25, 0x00	; 0
     25a:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	ssd1306_command(0); // Page start address (0 = reset)
     25e:	80 e0       	ldi	r24, 0x00	; 0
     260:	90 e0       	ldi	r25, 0x00	; 0
     262:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>

	ssd1306_command(7); // Page end address
     266:	87 e0       	ldi	r24, 0x07	; 7
     268:	90 e0       	ldi	r25, 0x00	; 0
     26a:	0e 94 b5 00 	call	0x16a	; 0x16a <ssd1306_command>
	
	TWBR = 10;		//??????
     26e:	8a e0       	ldi	r24, 0x0A	; 10
     270:	80 93 b8 00 	sts	0x00B8, r24
     274:	08 95       	ret

00000276 <Display_out>:
}
void Display_out (char pic[64][16])
{
     276:	2f 92       	push	r2
     278:	3f 92       	push	r3
     27a:	4f 92       	push	r4
     27c:	5f 92       	push	r5
     27e:	6f 92       	push	r6
     280:	7f 92       	push	r7
     282:	8f 92       	push	r8
     284:	9f 92       	push	r9
     286:	af 92       	push	r10
     288:	bf 92       	push	r11
     28a:	cf 92       	push	r12
     28c:	df 92       	push	r13
     28e:	ef 92       	push	r14
     290:	ff 92       	push	r15
     292:	0f 93       	push	r16
     294:	1f 93       	push	r17
     296:	cf 93       	push	r28
     298:	df 93       	push	r29
     29a:	cd b7       	in	r28, 0x3d	; 61
     29c:	de b7       	in	r29, 0x3e	; 62
     29e:	6e 97       	sbiw	r28, 0x1e	; 30
     2a0:	0f b6       	in	r0, 0x3f	; 63
     2a2:	f8 94       	cli
     2a4:	de bf       	out	0x3e, r29	; 62
     2a6:	0f be       	out	0x3f, r0	; 63
     2a8:	cd bf       	out	0x3d, r28	; 61
     2aa:	08 2f       	mov	r16, r24
     2ac:	19 2f       	mov	r17, r25
	i2c_start();
     2ae:	0e 94 76 00 	call	0xec	; 0xec <i2c_start>
	i2c_write_wo(SLA_W);
     2b2:	88 e7       	ldi	r24, 0x78	; 120
     2b4:	90 e0       	ldi	r25, 0x00	; 0
     2b6:	0e 94 aa 00 	call	0x154	; 0x154 <i2c_write_wo>
	i2c_write_wo(0x40);
     2ba:	80 e4       	ldi	r24, 0x40	; 64
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	0e 94 aa 00 	call	0x154	; 0x154 <i2c_write_wo>
     2c2:	09 8f       	std	Y+25, r16	; 0x19
     2c4:	1a 8f       	std	Y+26, r17	; 0x1a
	
	char temp_value;
	for(int height_pixels = 0; height_pixels < 8; height_pixels++)
     2c6:	1c 8e       	std	Y+28, r1	; 0x1c
     2c8:	1b 8e       	std	Y+27, r1	; 0x1b
		{
			for(int charcounter = 0; charcounter < 8; charcounter++)
			{
				temp_value = 0x00;
				
				if((pic[(height_pixels * 8)][width_pixels] & (0x80 >> charcounter)))
     2ca:	00 e8       	ldi	r16, 0x80	; 128
     2cc:	10 e0       	ldi	r17, 0x00	; 0
	ssd1306_command(7); // Page end address
	
	TWBR = 10;		//??????
}
void Display_out (char pic[64][16])
{
     2ce:	1f 8a       	std	Y+23, r1	; 0x17
     2d0:	18 8e       	std	Y+24, r1	; 0x18
     2d2:	9c c0       	rjmp	.+312    	; 0x40c <Display_out+0x196>
		{
			for(int charcounter = 0; charcounter < 8; charcounter++)
			{
				temp_value = 0x00;
				
				if((pic[(height_pixels * 8)][width_pixels] & (0x80 >> charcounter)))
     2d4:	98 01       	movw	r18, r16
     2d6:	0d 8c       	ldd	r0, Y+29	; 0x1d
     2d8:	02 c0       	rjmp	.+4      	; 0x2de <Display_out+0x68>
     2da:	35 95       	asr	r19
     2dc:	27 95       	ror	r18
     2de:	0a 94       	dec	r0
     2e0:	e2 f7       	brpl	.-8      	; 0x2da <Display_out+0x64>
     2e2:	e9 81       	ldd	r30, Y+1	; 0x01
     2e4:	fa 81       	ldd	r31, Y+2	; 0x02
     2e6:	40 81       	ld	r20, Z
     2e8:	50 e0       	ldi	r21, 0x00	; 0
     2ea:	42 23       	and	r20, r18
     2ec:	53 23       	and	r21, r19
     2ee:	81 e0       	ldi	r24, 0x01	; 1
     2f0:	45 2b       	or	r20, r21
     2f2:	09 f4       	brne	.+2      	; 0x2f6 <Display_out+0x80>
     2f4:	80 e0       	ldi	r24, 0x00	; 0
				{
					temp_value |= 0x01;
				}
				if((pic[(height_pixels * 8) + 1][width_pixels] & (0x80 >> charcounter)))
     2f6:	f7 01       	movw	r30, r14
     2f8:	40 81       	ld	r20, Z
     2fa:	50 e0       	ldi	r21, 0x00	; 0
     2fc:	42 23       	and	r20, r18
     2fe:	53 23       	and	r21, r19
     300:	45 2b       	or	r20, r21
     302:	09 f0       	breq	.+2      	; 0x306 <Display_out+0x90>
				{
					temp_value |= 0x02;
     304:	82 60       	ori	r24, 0x02	; 2
				}
				if((pic[(height_pixels * 8) + 2][width_pixels] & (0x80 >> charcounter)))
     306:	f4 01       	movw	r30, r8
     308:	40 81       	ld	r20, Z
     30a:	50 e0       	ldi	r21, 0x00	; 0
     30c:	42 23       	and	r20, r18
     30e:	53 23       	and	r21, r19
     310:	45 2b       	or	r20, r21
     312:	09 f0       	breq	.+2      	; 0x316 <Display_out+0xa0>
				{
					temp_value |= 0x04;
     314:	84 60       	ori	r24, 0x04	; 4
				}
				if((pic[(height_pixels * 8) + 3][width_pixels] & (0x80 >> charcounter)))
     316:	f5 01       	movw	r30, r10
     318:	40 81       	ld	r20, Z
     31a:	50 e0       	ldi	r21, 0x00	; 0
     31c:	42 23       	and	r20, r18
     31e:	53 23       	and	r21, r19
     320:	45 2b       	or	r20, r21
     322:	09 f0       	breq	.+2      	; 0x326 <Display_out+0xb0>
				{
					temp_value |= 0x08;
     324:	88 60       	ori	r24, 0x08	; 8
				}
				if((pic[(height_pixels * 8) + 4][width_pixels] & (0x80 >> charcounter)))
     326:	f6 01       	movw	r30, r12
     328:	40 81       	ld	r20, Z
     32a:	50 e0       	ldi	r21, 0x00	; 0
     32c:	42 23       	and	r20, r18
     32e:	53 23       	and	r21, r19
     330:	45 2b       	or	r20, r21
     332:	09 f0       	breq	.+2      	; 0x336 <Display_out+0xc0>
				{
					temp_value |= 0x10;
     334:	80 61       	ori	r24, 0x10	; 16
				}
				if((pic[(height_pixels * 8) + 5][width_pixels] & (0x80 >> charcounter)))
     336:	f3 01       	movw	r30, r6
     338:	40 81       	ld	r20, Z
     33a:	50 e0       	ldi	r21, 0x00	; 0
     33c:	42 23       	and	r20, r18
     33e:	53 23       	and	r21, r19
     340:	45 2b       	or	r20, r21
     342:	09 f0       	breq	.+2      	; 0x346 <Display_out+0xd0>
				{
					temp_value |= 0x20;
     344:	80 62       	ori	r24, 0x20	; 32
				}
				if((pic[(height_pixels * 8) + 6][width_pixels] & (0x80 >> charcounter)) )
     346:	f2 01       	movw	r30, r4
     348:	40 81       	ld	r20, Z
     34a:	50 e0       	ldi	r21, 0x00	; 0
     34c:	42 23       	and	r20, r18
     34e:	53 23       	and	r21, r19
     350:	45 2b       	or	r20, r21
     352:	09 f0       	breq	.+2      	; 0x356 <Display_out+0xe0>
				{
					temp_value |= 0x40;
     354:	80 64       	ori	r24, 0x40	; 64
				}
				if((pic[(height_pixels * 8) + 7][width_pixels] & (0x80 >> charcounter)))
     356:	f1 01       	movw	r30, r2
     358:	40 81       	ld	r20, Z
     35a:	50 e0       	ldi	r21, 0x00	; 0
     35c:	24 23       	and	r18, r20
     35e:	35 23       	and	r19, r21
     360:	23 2b       	or	r18, r19
     362:	09 f0       	breq	.+2      	; 0x366 <Display_out+0xf0>
				{
					temp_value |= 0x80;
     364:	80 68       	ori	r24, 0x80	; 128
				}
				i2c_write_wo(temp_value);
     366:	90 e0       	ldi	r25, 0x00	; 0
     368:	0e 94 aa 00 	call	0x154	; 0x154 <i2c_write_wo>
	char temp_value;
	for(int height_pixels = 0; height_pixels < 8; height_pixels++)
	{
		for(int width_pixels = 0; width_pixels < 16; width_pixels++)
		{
			for(int charcounter = 0; charcounter < 8; charcounter++)
     36c:	8d 8d       	ldd	r24, Y+29	; 0x1d
     36e:	9e 8d       	ldd	r25, Y+30	; 0x1e
     370:	01 96       	adiw	r24, 0x01	; 1
     372:	9e 8f       	std	Y+30, r25	; 0x1e
     374:	8d 8f       	std	Y+29, r24	; 0x1d
     376:	08 97       	sbiw	r24, 0x08	; 8
     378:	09 f0       	breq	.+2      	; 0x37c <Display_out+0x106>
     37a:	ac cf       	rjmp	.-168    	; 0x2d4 <Display_out+0x5e>
     37c:	cd 80       	ldd	r12, Y+5	; 0x05
     37e:	de 80       	ldd	r13, Y+6	; 0x06
	i2c_write_wo(0x40);
	
	char temp_value;
	for(int height_pixels = 0; height_pixels < 8; height_pixels++)
	{
		for(int width_pixels = 0; width_pixels < 16; width_pixels++)
     380:	9f ef       	ldi	r25, 0xFF	; 255
     382:	c9 1a       	sub	r12, r25
     384:	d9 0a       	sbc	r13, r25
     386:	e0 e1       	ldi	r30, 0x10	; 16
     388:	ce 16       	cp	r12, r30
     38a:	d1 04       	cpc	r13, r1
     38c:	91 f1       	breq	.+100    	; 0x3f2 <Display_out+0x17c>
	ssd1306_command(7); // Page end address
	
	TWBR = 10;		//??????
}
void Display_out (char pic[64][16])
{
     38e:	ff 89       	ldd	r31, Y+23	; 0x17
     390:	fd 83       	std	Y+5, r31	; 0x05
     392:	88 8d       	ldd	r24, Y+24	; 0x18
     394:	8e 83       	std	Y+6, r24	; 0x06
     396:	16 01       	movw	r2, r12
     398:	ef 81       	ldd	r30, Y+7	; 0x07
     39a:	f8 85       	ldd	r31, Y+8	; 0x08
     39c:	ec 0d       	add	r30, r12
     39e:	fd 1d       	adc	r31, r13
     3a0:	fa 83       	std	Y+2, r31	; 0x02
     3a2:	e9 83       	std	Y+1, r30	; 0x01
     3a4:	ed 88       	ldd	r14, Y+21	; 0x15
     3a6:	fe 88       	ldd	r15, Y+22	; 0x16
     3a8:	ec 0c       	add	r14, r12
     3aa:	fd 1c       	adc	r15, r13
     3ac:	8b 88       	ldd	r8, Y+19	; 0x13
     3ae:	9c 88       	ldd	r9, Y+20	; 0x14
     3b0:	8c 0c       	add	r8, r12
     3b2:	9d 1c       	adc	r9, r13
     3b4:	a9 88       	ldd	r10, Y+17	; 0x11
     3b6:	ba 88       	ldd	r11, Y+18	; 0x12
     3b8:	ac 0c       	add	r10, r12
     3ba:	bd 1c       	adc	r11, r13
     3bc:	8f 85       	ldd	r24, Y+15	; 0x0f
     3be:	98 89       	ldd	r25, Y+16	; 0x10
     3c0:	8c 0d       	add	r24, r12
     3c2:	9d 1d       	adc	r25, r13
     3c4:	9c 83       	std	Y+4, r25	; 0x04
     3c6:	8b 83       	std	Y+3, r24	; 0x03
     3c8:	6d 84       	ldd	r6, Y+13	; 0x0d
     3ca:	7e 84       	ldd	r7, Y+14	; 0x0e
     3cc:	6c 0c       	add	r6, r12
     3ce:	7d 1c       	adc	r7, r13
     3d0:	4b 84       	ldd	r4, Y+11	; 0x0b
     3d2:	5c 84       	ldd	r5, Y+12	; 0x0c
     3d4:	4c 0c       	add	r4, r12
     3d6:	5d 1c       	adc	r5, r13
     3d8:	e9 85       	ldd	r30, Y+9	; 0x09
     3da:	fa 85       	ldd	r31, Y+10	; 0x0a
     3dc:	2e 0e       	add	r2, r30
     3de:	3f 1e       	adc	r3, r31
     3e0:	8d 81       	ldd	r24, Y+5	; 0x05
     3e2:	9e 81       	ldd	r25, Y+6	; 0x06
     3e4:	9e 8f       	std	Y+30, r25	; 0x1e
     3e6:	8d 8f       	std	Y+29, r24	; 0x1d
     3e8:	de 82       	std	Y+6, r13	; 0x06
     3ea:	cd 82       	std	Y+5, r12	; 0x05
     3ec:	cb 80       	ldd	r12, Y+3	; 0x03
     3ee:	dc 80       	ldd	r13, Y+4	; 0x04
     3f0:	71 cf       	rjmp	.-286    	; 0x2d4 <Display_out+0x5e>
	i2c_start();
	i2c_write_wo(SLA_W);
	i2c_write_wo(0x40);
	
	char temp_value;
	for(int height_pixels = 0; height_pixels < 8; height_pixels++)
     3f2:	eb 8d       	ldd	r30, Y+27	; 0x1b
     3f4:	fc 8d       	ldd	r31, Y+28	; 0x1c
     3f6:	31 96       	adiw	r30, 0x01	; 1
     3f8:	fc 8f       	std	Y+28, r31	; 0x1c
     3fa:	eb 8f       	std	Y+27, r30	; 0x1b
     3fc:	89 8d       	ldd	r24, Y+25	; 0x19
     3fe:	9a 8d       	ldd	r25, Y+26	; 0x1a
     400:	80 58       	subi	r24, 0x80	; 128
     402:	9f 4f       	sbci	r25, 0xFF	; 255
     404:	9a 8f       	std	Y+26, r25	; 0x1a
     406:	89 8f       	std	Y+25, r24	; 0x19
     408:	38 97       	sbiw	r30, 0x08	; 8
     40a:	59 f1       	breq	.+86     	; 0x462 <Display_out+0x1ec>
		{
			for(int charcounter = 0; charcounter < 8; charcounter++)
			{
				temp_value = 0x00;
				
				if((pic[(height_pixels * 8)][width_pixels] & (0x80 >> charcounter)))
     40c:	e9 8d       	ldd	r30, Y+25	; 0x19
     40e:	fa 8d       	ldd	r31, Y+26	; 0x1a
     410:	f8 87       	std	Y+8, r31	; 0x08
     412:	ef 83       	std	Y+7, r30	; 0x07
     414:	cf 01       	movw	r24, r30
     416:	40 96       	adiw	r24, 0x10	; 16
     418:	9e 8b       	std	Y+22, r25	; 0x16
     41a:	8d 8b       	std	Y+21, r24	; 0x15
     41c:	b0 96       	adiw	r30, 0x20	; 32
     41e:	fc 8b       	std	Y+20, r31	; 0x14
     420:	eb 8b       	std	Y+19, r30	; 0x13
     422:	89 8d       	ldd	r24, Y+25	; 0x19
     424:	9a 8d       	ldd	r25, Y+26	; 0x1a
     426:	c0 96       	adiw	r24, 0x30	; 48
     428:	9a 8b       	std	Y+18, r25	; 0x12
     42a:	89 8b       	std	Y+17, r24	; 0x11
     42c:	e9 8d       	ldd	r30, Y+25	; 0x19
     42e:	fa 8d       	ldd	r31, Y+26	; 0x1a
     430:	e0 5c       	subi	r30, 0xC0	; 192
     432:	ff 4f       	sbci	r31, 0xFF	; 255
     434:	f8 8b       	std	Y+16, r31	; 0x10
     436:	ef 87       	std	Y+15, r30	; 0x0f
     438:	89 8d       	ldd	r24, Y+25	; 0x19
     43a:	9a 8d       	ldd	r25, Y+26	; 0x1a
     43c:	80 5b       	subi	r24, 0xB0	; 176
     43e:	9f 4f       	sbci	r25, 0xFF	; 255
     440:	9e 87       	std	Y+14, r25	; 0x0e
     442:	8d 87       	std	Y+13, r24	; 0x0d
     444:	e9 8d       	ldd	r30, Y+25	; 0x19
     446:	fa 8d       	ldd	r31, Y+26	; 0x1a
     448:	e0 5a       	subi	r30, 0xA0	; 160
     44a:	ff 4f       	sbci	r31, 0xFF	; 255
     44c:	fc 87       	std	Y+12, r31	; 0x0c
     44e:	eb 87       	std	Y+11, r30	; 0x0b
     450:	89 8d       	ldd	r24, Y+25	; 0x19
     452:	9a 8d       	ldd	r25, Y+26	; 0x1a
     454:	80 59       	subi	r24, 0x90	; 144
     456:	9f 4f       	sbci	r25, 0xFF	; 255
     458:	9a 87       	std	Y+10, r25	; 0x0a
     45a:	89 87       	std	Y+9, r24	; 0x09
     45c:	c1 2c       	mov	r12, r1
     45e:	d1 2c       	mov	r13, r1
     460:	96 cf       	rjmp	.-212    	; 0x38e <Display_out+0x118>
	
	while (!(TWCR & (1<<TWINT)));
}
void i2c_stop(void)
{
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);
     462:	84 e9       	ldi	r24, 0x94	; 148
     464:	80 93 bc 00 	sts	0x00BC, r24
			}
		}
	}

	i2c_stop();
}
     468:	6e 96       	adiw	r28, 0x1e	; 30
     46a:	0f b6       	in	r0, 0x3f	; 63
     46c:	f8 94       	cli
     46e:	de bf       	out	0x3e, r29	; 62
     470:	0f be       	out	0x3f, r0	; 63
     472:	cd bf       	out	0x3d, r28	; 61
     474:	df 91       	pop	r29
     476:	cf 91       	pop	r28
     478:	1f 91       	pop	r17
     47a:	0f 91       	pop	r16
     47c:	ff 90       	pop	r15
     47e:	ef 90       	pop	r14
     480:	df 90       	pop	r13
     482:	cf 90       	pop	r12
     484:	bf 90       	pop	r11
     486:	af 90       	pop	r10
     488:	9f 90       	pop	r9
     48a:	8f 90       	pop	r8
     48c:	7f 90       	pop	r7
     48e:	6f 90       	pop	r6
     490:	5f 90       	pop	r5
     492:	4f 90       	pop	r4
     494:	3f 90       	pop	r3
     496:	2f 90       	pop	r2
     498:	08 95       	ret

0000049a <Ausgabe>:



void Ausgabe (unsigned char led, unsigned int Prozent, char pic[64][16])
{
     49a:	0f 93       	push	r16
     49c:	1f 93       	push	r17
     49e:	cf 93       	push	r28
     4a0:	df 93       	push	r29
     4a2:	fb 01       	movw	r30, r22
	if (Prozent>33)
     4a4:	62 32       	cpi	r22, 0x22	; 34
     4a6:	71 05       	cpc	r23, r1
     4a8:	b0 f1       	brcs	.+108    	; 0x516 <Ausgabe+0x7c>
	{
		pic[10][14] = 0X5F;	pic[10][15] = 0XA0;
     4aa:	2f e5       	ldi	r18, 0x5F	; 95
     4ac:	da 01       	movw	r26, r20
     4ae:	a0 56       	subi	r26, 0x60	; 96
     4b0:	bf 4f       	sbci	r27, 0xFF	; 255
     4b2:	1e 96       	adiw	r26, 0x0e	; 14
     4b4:	2c 93       	st	X, r18
     4b6:	1e 97       	sbiw	r26, 0x0e	; 14
     4b8:	90 ea       	ldi	r25, 0xA0	; 160
     4ba:	1f 96       	adiw	r26, 0x0f	; 15
     4bc:	9c 93       	st	X, r25
     4be:	1f 97       	sbiw	r26, 0x0f	; 15
		pic[11][14] = 0X5F;	pic[11][15] = 0XA0;
     4c0:	50 96       	adiw	r26, 0x10	; 16
     4c2:	1e 96       	adiw	r26, 0x0e	; 14
     4c4:	2c 93       	st	X, r18
     4c6:	1e 97       	sbiw	r26, 0x0e	; 14
     4c8:	1f 96       	adiw	r26, 0x0f	; 15
     4ca:	9c 93       	st	X, r25
     4cc:	1f 97       	sbiw	r26, 0x0f	; 15
		
		if (Prozent>66)
     4ce:	63 34       	cpi	r22, 0x43	; 67
     4d0:	71 05       	cpc	r23, r1
     4d2:	78 f0       	brcs	.+30     	; 0x4f2 <Ausgabe+0x58>
		{
			pic[7][14] = 0X5F;	pic[7][15] = 0XA0;
     4d4:	a0 54       	subi	r26, 0x40	; 64
     4d6:	b1 09       	sbc	r27, r1
     4d8:	1e 96       	adiw	r26, 0x0e	; 14
     4da:	2c 93       	st	X, r18
     4dc:	1e 97       	sbiw	r26, 0x0e	; 14
     4de:	1f 96       	adiw	r26, 0x0f	; 15
     4e0:	9c 93       	st	X, r25
     4e2:	1f 97       	sbiw	r26, 0x0f	; 15
			pic[8][14] = 0X5F;	pic[8][15] = 0XA0;
     4e4:	50 96       	adiw	r26, 0x10	; 16
     4e6:	1e 96       	adiw	r26, 0x0e	; 14
     4e8:	2c 93       	st	X, r18
     4ea:	1e 97       	sbiw	r26, 0x0e	; 14
     4ec:	1f 96       	adiw	r26, 0x0f	; 15
     4ee:	9c 93       	st	X, r25
     4f0:	31 c0       	rjmp	.+98     	; 0x554 <Ausgabe+0xba>
		}
		else
		{
			pic[7][14] = 0X40;	pic[7][15] = 0X20;
     4f2:	20 e4       	ldi	r18, 0x40	; 64
     4f4:	da 01       	movw	r26, r20
     4f6:	a0 59       	subi	r26, 0x90	; 144
     4f8:	bf 4f       	sbci	r27, 0xFF	; 255
     4fa:	1e 96       	adiw	r26, 0x0e	; 14
     4fc:	2c 93       	st	X, r18
     4fe:	1e 97       	sbiw	r26, 0x0e	; 14
     500:	90 e2       	ldi	r25, 0x20	; 32
     502:	1f 96       	adiw	r26, 0x0f	; 15
     504:	9c 93       	st	X, r25
     506:	1f 97       	sbiw	r26, 0x0f	; 15
			pic[8][14] = 0X40;	pic[8][15] = 0X20;
     508:	50 96       	adiw	r26, 0x10	; 16
     50a:	1e 96       	adiw	r26, 0x0e	; 14
     50c:	2c 93       	st	X, r18
     50e:	1e 97       	sbiw	r26, 0x0e	; 14
     510:	1f 96       	adiw	r26, 0x0f	; 15
     512:	9c 93       	st	X, r25
     514:	1f c0       	rjmp	.+62     	; 0x554 <Ausgabe+0xba>
		}
	}
	else
	{
		pic[7][14] = 0X40;	pic[7][15] = 0X20;
     516:	20 e4       	ldi	r18, 0x40	; 64
     518:	da 01       	movw	r26, r20
     51a:	a0 59       	subi	r26, 0x90	; 144
     51c:	bf 4f       	sbci	r27, 0xFF	; 255
     51e:	1e 96       	adiw	r26, 0x0e	; 14
     520:	2c 93       	st	X, r18
     522:	1e 97       	sbiw	r26, 0x0e	; 14
     524:	90 e2       	ldi	r25, 0x20	; 32
     526:	1f 96       	adiw	r26, 0x0f	; 15
     528:	9c 93       	st	X, r25
     52a:	1f 97       	sbiw	r26, 0x0f	; 15
		pic[8][14] = 0X40;	pic[8][15] = 0X20;
     52c:	50 96       	adiw	r26, 0x10	; 16
     52e:	1e 96       	adiw	r26, 0x0e	; 14
     530:	2c 93       	st	X, r18
     532:	1e 97       	sbiw	r26, 0x0e	; 14
     534:	1f 96       	adiw	r26, 0x0f	; 15
     536:	9c 93       	st	X, r25
     538:	1f 97       	sbiw	r26, 0x0f	; 15
		
		pic[10][14] = 0X40;	pic[10][15] = 0X20;
     53a:	90 96       	adiw	r26, 0x20	; 32
     53c:	1e 96       	adiw	r26, 0x0e	; 14
     53e:	2c 93       	st	X, r18
     540:	1e 97       	sbiw	r26, 0x0e	; 14
     542:	1f 96       	adiw	r26, 0x0f	; 15
     544:	9c 93       	st	X, r25
     546:	1f 97       	sbiw	r26, 0x0f	; 15
		pic[11][14] = 0X40;	pic[11][15] = 0X20;
     548:	50 96       	adiw	r26, 0x10	; 16
     54a:	1e 96       	adiw	r26, 0x0e	; 14
     54c:	2c 93       	st	X, r18
     54e:	1e 97       	sbiw	r26, 0x0e	; 14
     550:	1f 96       	adiw	r26, 0x0f	; 15
     552:	9c 93       	st	X, r25
	}
	
	if (led & 0x10)		//forne oben
     554:	84 ff       	sbrs	r24, 4
     556:	27 c0       	rjmp	.+78     	; 0x5a6 <Ausgabe+0x10c>
	{
		pic[25][11] = 0X98;
     558:	98 e9       	ldi	r25, 0x98	; 152
     55a:	da 01       	movw	r26, r20
     55c:	a0 57       	subi	r26, 0x70	; 112
     55e:	be 4f       	sbci	r27, 0xFE	; 254
     560:	1b 96       	adiw	r26, 0x0b	; 11
     562:	9c 93       	st	X, r25
     564:	1b 97       	sbiw	r26, 0x0b	; 11
		pic[26][11] = 0X4C;
     566:	2c e4       	ldi	r18, 0x4C	; 76
     568:	50 96       	adiw	r26, 0x10	; 16
     56a:	1b 96       	adiw	r26, 0x0b	; 11
     56c:	2c 93       	st	X, r18
     56e:	1b 97       	sbiw	r26, 0x0b	; 11
		pic[27][11] = 0X26;
     570:	36 e2       	ldi	r19, 0x26	; 38
     572:	50 96       	adiw	r26, 0x10	; 16
     574:	1b 96       	adiw	r26, 0x0b	; 11
     576:	3c 93       	st	X, r19
     578:	1b 97       	sbiw	r26, 0x0b	; 11
		pic[28][11] = 0X97;
     57a:	67 e9       	ldi	r22, 0x97	; 151
     57c:	50 96       	adiw	r26, 0x10	; 16
     57e:	1b 96       	adiw	r26, 0x0b	; 11
     580:	6c 93       	st	X, r22
     582:	1b 97       	sbiw	r26, 0x0b	; 11
		pic[28][11] = 0X87;
	}
	
	if (led & 0x10)		//forne unten
	{
		pic[51][11] = 0X97;
     584:	a0 59       	subi	r26, 0x90	; 144
     586:	be 4f       	sbci	r27, 0xFE	; 254
     588:	1b 96       	adiw	r26, 0x0b	; 11
     58a:	6c 93       	st	X, r22
     58c:	1b 97       	sbiw	r26, 0x0b	; 11
		pic[52][11] = 0X26;
     58e:	50 96       	adiw	r26, 0x10	; 16
     590:	1b 96       	adiw	r26, 0x0b	; 11
     592:	3c 93       	st	X, r19
     594:	1b 97       	sbiw	r26, 0x0b	; 11
		pic[53][11] = 0X4C;
     596:	50 96       	adiw	r26, 0x10	; 16
     598:	1b 96       	adiw	r26, 0x0b	; 11
     59a:	2c 93       	st	X, r18
     59c:	1b 97       	sbiw	r26, 0x0b	; 11
		pic[54][11] = 0X98;
     59e:	50 96       	adiw	r26, 0x10	; 16
     5a0:	1b 96       	adiw	r26, 0x0b	; 11
     5a2:	9c 93       	st	X, r25
     5a4:	26 c0       	rjmp	.+76     	; 0x5f2 <Ausgabe+0x158>
		pic[27][11] = 0X26;
		pic[28][11] = 0X97;
	}
	else
	{
		pic[25][11] = 0X18;
     5a6:	98 e1       	ldi	r25, 0x18	; 24
     5a8:	da 01       	movw	r26, r20
     5aa:	a0 57       	subi	r26, 0x70	; 112
     5ac:	be 4f       	sbci	r27, 0xFE	; 254
     5ae:	1b 96       	adiw	r26, 0x0b	; 11
     5b0:	9c 93       	st	X, r25
     5b2:	1b 97       	sbiw	r26, 0x0b	; 11
		pic[26][11] = 0X0C;
     5b4:	2c e0       	ldi	r18, 0x0C	; 12
     5b6:	50 96       	adiw	r26, 0x10	; 16
     5b8:	1b 96       	adiw	r26, 0x0b	; 11
     5ba:	2c 93       	st	X, r18
     5bc:	1b 97       	sbiw	r26, 0x0b	; 11
		pic[27][11] = 0X06;
     5be:	36 e0       	ldi	r19, 0x06	; 6
     5c0:	50 96       	adiw	r26, 0x10	; 16
     5c2:	1b 96       	adiw	r26, 0x0b	; 11
     5c4:	3c 93       	st	X, r19
     5c6:	1b 97       	sbiw	r26, 0x0b	; 11
		pic[28][11] = 0X87;
     5c8:	67 e8       	ldi	r22, 0x87	; 135
     5ca:	50 96       	adiw	r26, 0x10	; 16
     5cc:	1b 96       	adiw	r26, 0x0b	; 11
     5ce:	6c 93       	st	X, r22
     5d0:	1b 97       	sbiw	r26, 0x0b	; 11
		pic[53][11] = 0X4C;
		pic[54][11] = 0X98;
	}
	else
	{
		pic[51][11] = 0X87;
     5d2:	a0 59       	subi	r26, 0x90	; 144
     5d4:	be 4f       	sbci	r27, 0xFE	; 254
     5d6:	1b 96       	adiw	r26, 0x0b	; 11
     5d8:	6c 93       	st	X, r22
     5da:	1b 97       	sbiw	r26, 0x0b	; 11
		pic[52][11] = 0X06;
     5dc:	50 96       	adiw	r26, 0x10	; 16
     5de:	1b 96       	adiw	r26, 0x0b	; 11
     5e0:	3c 93       	st	X, r19
     5e2:	1b 97       	sbiw	r26, 0x0b	; 11
		pic[53][11] = 0X0C;
     5e4:	50 96       	adiw	r26, 0x10	; 16
     5e6:	1b 96       	adiw	r26, 0x0b	; 11
     5e8:	2c 93       	st	X, r18
     5ea:	1b 97       	sbiw	r26, 0x0b	; 11
		pic[54][11] = 0X18;
     5ec:	50 96       	adiw	r26, 0x10	; 16
     5ee:	1b 96       	adiw	r26, 0x0b	; 11
     5f0:	9c 93       	st	X, r25
	}
	if (led & 0x02)		//hinten oben
     5f2:	81 ff       	sbrs	r24, 1
     5f4:	13 c0       	rjmp	.+38     	; 0x61c <Ausgabe+0x182>
	{
		pic[23][4] = 0XAF;
     5f6:	9f ea       	ldi	r25, 0xAF	; 175
     5f8:	da 01       	movw	r26, r20
     5fa:	a0 59       	subi	r26, 0x90	; 144
     5fc:	be 4f       	sbci	r27, 0xFE	; 254
     5fe:	14 96       	adiw	r26, 0x04	; 4
     600:	9c 93       	st	X, r25
     602:	14 97       	sbiw	r26, 0x04	; 4
		pic[24][4] = 0XAF;
     604:	50 96       	adiw	r26, 0x10	; 16
     606:	14 96       	adiw	r26, 0x04	; 4
     608:	9c 93       	st	X, r25
     60a:	14 97       	sbiw	r26, 0x04	; 4
		pic[25][4] = 0XAF;
     60c:	50 96       	adiw	r26, 0x10	; 16
     60e:	14 96       	adiw	r26, 0x04	; 4
     610:	9c 93       	st	X, r25
     612:	14 97       	sbiw	r26, 0x04	; 4
		pic[26][4] = 0XAF;
     614:	50 96       	adiw	r26, 0x10	; 16
     616:	14 96       	adiw	r26, 0x04	; 4
     618:	9c 93       	st	X, r25
     61a:	12 c0       	rjmp	.+36     	; 0x640 <Ausgabe+0x1a6>
	}
	else
	{
		pic[23][4] = 0X2F;
     61c:	9f e2       	ldi	r25, 0x2F	; 47
     61e:	da 01       	movw	r26, r20
     620:	a0 59       	subi	r26, 0x90	; 144
     622:	be 4f       	sbci	r27, 0xFE	; 254
     624:	14 96       	adiw	r26, 0x04	; 4
     626:	9c 93       	st	X, r25
     628:	14 97       	sbiw	r26, 0x04	; 4
		pic[24][4] = 0X2F;
     62a:	50 96       	adiw	r26, 0x10	; 16
     62c:	14 96       	adiw	r26, 0x04	; 4
     62e:	9c 93       	st	X, r25
     630:	14 97       	sbiw	r26, 0x04	; 4
		pic[25][4] = 0X2F;
     632:	50 96       	adiw	r26, 0x10	; 16
     634:	14 96       	adiw	r26, 0x04	; 4
     636:	9c 93       	st	X, r25
     638:	14 97       	sbiw	r26, 0x04	; 4
		pic[26][4] = 0X2F;
     63a:	50 96       	adiw	r26, 0x10	; 16
     63c:	14 96       	adiw	r26, 0x04	; 4
     63e:	9c 93       	st	X, r25
	}
	
	if (led & 0x04) //hinten unten
     640:	82 ff       	sbrs	r24, 2
     642:	13 c0       	rjmp	.+38     	; 0x66a <Ausgabe+0x1d0>
	{
		pic[53][4] = 0XAF;
     644:	9f ea       	ldi	r25, 0xAF	; 175
     646:	da 01       	movw	r26, r20
     648:	a0 5b       	subi	r26, 0xB0	; 176
     64a:	bc 4f       	sbci	r27, 0xFC	; 252
     64c:	14 96       	adiw	r26, 0x04	; 4
     64e:	9c 93       	st	X, r25
     650:	14 97       	sbiw	r26, 0x04	; 4
		pic[54][4] = 0XAF;
     652:	50 96       	adiw	r26, 0x10	; 16
     654:	14 96       	adiw	r26, 0x04	; 4
     656:	9c 93       	st	X, r25
     658:	14 97       	sbiw	r26, 0x04	; 4
		pic[55][4] = 0XAF;
     65a:	50 96       	adiw	r26, 0x10	; 16
     65c:	14 96       	adiw	r26, 0x04	; 4
     65e:	9c 93       	st	X, r25
     660:	14 97       	sbiw	r26, 0x04	; 4
		pic[56][4] = 0XAF;
     662:	50 96       	adiw	r26, 0x10	; 16
     664:	14 96       	adiw	r26, 0x04	; 4
     666:	9c 93       	st	X, r25
     668:	12 c0       	rjmp	.+36     	; 0x68e <Ausgabe+0x1f4>
	}
	else
	{
		pic[53][4] = 0X2F;
     66a:	9f e2       	ldi	r25, 0x2F	; 47
     66c:	da 01       	movw	r26, r20
     66e:	a0 5b       	subi	r26, 0xB0	; 176
     670:	bc 4f       	sbci	r27, 0xFC	; 252
     672:	14 96       	adiw	r26, 0x04	; 4
     674:	9c 93       	st	X, r25
     676:	14 97       	sbiw	r26, 0x04	; 4
		pic[54][4] = 0X2F;
     678:	50 96       	adiw	r26, 0x10	; 16
     67a:	14 96       	adiw	r26, 0x04	; 4
     67c:	9c 93       	st	X, r25
     67e:	14 97       	sbiw	r26, 0x04	; 4
		pic[55][4] = 0X2F;
     680:	50 96       	adiw	r26, 0x10	; 16
     682:	14 96       	adiw	r26, 0x04	; 4
     684:	9c 93       	st	X, r25
     686:	14 97       	sbiw	r26, 0x04	; 4
		pic[56][4] = 0X2F;
     688:	50 96       	adiw	r26, 0x10	; 16
     68a:	14 96       	adiw	r26, 0x04	; 4
     68c:	9c 93       	st	X, r25
	}
	
	if (led & 0x08)	//Bremslicht hinten
     68e:	83 ff       	sbrs	r24, 3
     690:	23 c0       	rjmp	.+70     	; 0x6d8 <Ausgabe+0x23e>
	{
		pic[36][6] = 0X57;
     692:	87 e5       	ldi	r24, 0x57	; 87
     694:	da 01       	movw	r26, r20
     696:	a0 5c       	subi	r26, 0xC0	; 192
     698:	bd 4f       	sbci	r27, 0xFD	; 253
     69a:	16 96       	adiw	r26, 0x06	; 6
     69c:	8c 93       	st	X, r24
     69e:	16 97       	sbiw	r26, 0x06	; 6
		pic[37][6] = 0X57;
     6a0:	50 96       	adiw	r26, 0x10	; 16
     6a2:	16 96       	adiw	r26, 0x06	; 6
     6a4:	8c 93       	st	X, r24
     6a6:	16 97       	sbiw	r26, 0x06	; 6
		pic[38][6] = 0X57;
     6a8:	50 96       	adiw	r26, 0x10	; 16
     6aa:	16 96       	adiw	r26, 0x06	; 6
     6ac:	8c 93       	st	X, r24
     6ae:	16 97       	sbiw	r26, 0x06	; 6
		pic[39][6] = 0X57;
     6b0:	50 96       	adiw	r26, 0x10	; 16
     6b2:	16 96       	adiw	r26, 0x06	; 6
     6b4:	8c 93       	st	X, r24
     6b6:	16 97       	sbiw	r26, 0x06	; 6
		pic[40][6] = 0X57;
     6b8:	50 96       	adiw	r26, 0x10	; 16
     6ba:	16 96       	adiw	r26, 0x06	; 6
     6bc:	8c 93       	st	X, r24
     6be:	16 97       	sbiw	r26, 0x06	; 6
		pic[41][6] = 0X57;
     6c0:	50 96       	adiw	r26, 0x10	; 16
     6c2:	16 96       	adiw	r26, 0x06	; 6
     6c4:	8c 93       	st	X, r24
     6c6:	16 97       	sbiw	r26, 0x06	; 6
		pic[42][6] = 0X57;
     6c8:	50 96       	adiw	r26, 0x10	; 16
     6ca:	16 96       	adiw	r26, 0x06	; 6
     6cc:	8c 93       	st	X, r24
     6ce:	16 97       	sbiw	r26, 0x06	; 6
		pic[43][6] = 0X57;
     6d0:	50 96       	adiw	r26, 0x10	; 16
     6d2:	16 96       	adiw	r26, 0x06	; 6
     6d4:	8c 93       	st	X, r24
     6d6:	22 c0       	rjmp	.+68     	; 0x71c <Ausgabe+0x282>
	}
	else
	{
		pic[36][6] = 0X47;
     6d8:	87 e4       	ldi	r24, 0x47	; 71
     6da:	da 01       	movw	r26, r20
     6dc:	a0 5c       	subi	r26, 0xC0	; 192
     6de:	bd 4f       	sbci	r27, 0xFD	; 253
     6e0:	16 96       	adiw	r26, 0x06	; 6
     6e2:	8c 93       	st	X, r24
     6e4:	16 97       	sbiw	r26, 0x06	; 6
		pic[37][6] = 0X47;
     6e6:	50 96       	adiw	r26, 0x10	; 16
     6e8:	16 96       	adiw	r26, 0x06	; 6
     6ea:	8c 93       	st	X, r24
     6ec:	16 97       	sbiw	r26, 0x06	; 6
		pic[38][6] = 0X47;
     6ee:	50 96       	adiw	r26, 0x10	; 16
     6f0:	16 96       	adiw	r26, 0x06	; 6
     6f2:	8c 93       	st	X, r24
     6f4:	16 97       	sbiw	r26, 0x06	; 6
		pic[39][6] = 0X47;
     6f6:	50 96       	adiw	r26, 0x10	; 16
     6f8:	16 96       	adiw	r26, 0x06	; 6
     6fa:	8c 93       	st	X, r24
     6fc:	16 97       	sbiw	r26, 0x06	; 6
		pic[40][6] = 0X47;
     6fe:	50 96       	adiw	r26, 0x10	; 16
     700:	16 96       	adiw	r26, 0x06	; 6
     702:	8c 93       	st	X, r24
     704:	16 97       	sbiw	r26, 0x06	; 6
		pic[41][6] = 0X47;
     706:	50 96       	adiw	r26, 0x10	; 16
     708:	16 96       	adiw	r26, 0x06	; 6
     70a:	8c 93       	st	X, r24
     70c:	16 97       	sbiw	r26, 0x06	; 6
		pic[42][6] = 0X47;
     70e:	50 96       	adiw	r26, 0x10	; 16
     710:	16 96       	adiw	r26, 0x06	; 6
     712:	8c 93       	st	X, r24
     714:	16 97       	sbiw	r26, 0x06	; 6
		pic[43][6] = 0X47;
     716:	50 96       	adiw	r26, 0x10	; 16
     718:	16 96       	adiw	r26, 0x06	; 6
     71a:	8c 93       	st	X, r24
	}
		

	unsigned char einer=(Prozent % 10);
     71c:	9f 01       	movw	r18, r30
     71e:	ad ec       	ldi	r26, 0xCD	; 205
     720:	bc ec       	ldi	r27, 0xCC	; 204
     722:	0e 94 c2 0b 	call	0x1784	; 0x1784 <__umulhisi3>
     726:	96 95       	lsr	r25
     728:	87 95       	ror	r24
     72a:	96 95       	lsr	r25
     72c:	87 95       	ror	r24
     72e:	96 95       	lsr	r25
     730:	87 95       	ror	r24
     732:	9c 01       	movw	r18, r24
     734:	22 0f       	add	r18, r18
     736:	33 1f       	adc	r19, r19
     738:	88 0f       	add	r24, r24
     73a:	99 1f       	adc	r25, r25
     73c:	88 0f       	add	r24, r24
     73e:	99 1f       	adc	r25, r25
     740:	88 0f       	add	r24, r24
     742:	99 1f       	adc	r25, r25
     744:	82 0f       	add	r24, r18
     746:	93 1f       	adc	r25, r19
     748:	ef 01       	movw	r28, r30
     74a:	c8 1b       	sub	r28, r24
     74c:	d9 0b       	sbc	r29, r25
	unsigned char zehner=((Prozent-einer)%100)/10;
     74e:	dd 27       	eor	r29, r29
     750:	ec 1b       	sub	r30, r28
     752:	fd 0b       	sbc	r31, r29
     754:	9f 01       	movw	r18, r30
     756:	36 95       	lsr	r19
     758:	27 95       	ror	r18
     75a:	36 95       	lsr	r19
     75c:	27 95       	ror	r18
     75e:	ab e7       	ldi	r26, 0x7B	; 123
     760:	b4 e1       	ldi	r27, 0x14	; 20
     762:	0e 94 c2 0b 	call	0x1784	; 0x1784 <__umulhisi3>
     766:	96 95       	lsr	r25
     768:	87 95       	ror	r24
     76a:	64 e6       	ldi	r22, 0x64	; 100
     76c:	68 9f       	mul	r22, r24
     76e:	90 01       	movw	r18, r0
     770:	69 9f       	mul	r22, r25
     772:	30 0d       	add	r19, r0
     774:	11 24       	eor	r1, r1
     776:	cf 01       	movw	r24, r30
     778:	82 1b       	sub	r24, r18
     77a:	93 0b       	sbc	r25, r19
     77c:	9c 01       	movw	r18, r24
     77e:	ad ec       	ldi	r26, 0xCD	; 205
     780:	bc ec       	ldi	r27, 0xCC	; 204
     782:	0e 94 c2 0b 	call	0x1784	; 0x1784 <__umulhisi3>
     786:	96 95       	lsr	r25
     788:	87 95       	ror	r24
     78a:	96 95       	lsr	r25
     78c:	87 95       	ror	r24
     78e:	96 95       	lsr	r25
     790:	87 95       	ror	r24
	unsigned char hunderter=(Prozent-einer-zehner)/100;
     792:	8c 01       	movw	r16, r24
     794:	11 27       	eor	r17, r17
     796:	e0 1b       	sub	r30, r16
     798:	f1 0b       	sbc	r31, r17
     79a:	9f 01       	movw	r18, r30
     79c:	36 95       	lsr	r19
     79e:	27 95       	ror	r18
     7a0:	36 95       	lsr	r19
     7a2:	27 95       	ror	r18
     7a4:	ab e7       	ldi	r26, 0x7B	; 123
     7a6:	b4 e1       	ldi	r27, 0x14	; 20
     7a8:	0e 94 c2 0b 	call	0x1784	; 0x1784 <__umulhisi3>
     7ac:	96 95       	lsr	r25
     7ae:	87 95       	ror	r24
	
	 
	switch(einer)
     7b0:	ca 30       	cpi	r28, 0x0A	; 10
     7b2:	d1 05       	cpc	r29, r1
     7b4:	08 f0       	brcs	.+2      	; 0x7b8 <Ausgabe+0x31e>
     7b6:	c8 c1       	rjmp	.+912    	; 0xb48 <__stack+0x249>
     7b8:	fe 01       	movw	r30, r28
     7ba:	ec 5c       	subi	r30, 0xCC	; 204
     7bc:	ff 4f       	sbci	r31, 0xFF	; 255
     7be:	0c 94 bc 0b 	jmp	0x1778	; 0x1778 <__tablejump2__>
	{
		case 0:
			pic[6][11]=0X1F;		pic[6][12]=0X83;
     7c2:	3f e1       	ldi	r19, 0x1F	; 31
     7c4:	fa 01       	movw	r30, r20
     7c6:	e0 5a       	subi	r30, 0xA0	; 160
     7c8:	ff 4f       	sbci	r31, 0xFF	; 255
     7ca:	33 87       	std	Z+11, r19	; 0x0b
     7cc:	23 e8       	ldi	r18, 0x83	; 131
     7ce:	24 87       	std	Z+12, r18	; 0x0c
			pic[7][11]=0X3F;		pic[7][12]=0XC4;
     7d0:	6f e3       	ldi	r22, 0x3F	; 63
     7d2:	70 96       	adiw	r30, 0x10	; 16
     7d4:	63 87       	std	Z+11, r22	; 0x0b
     7d6:	24 ec       	ldi	r18, 0xC4	; 196
     7d8:	24 87       	std	Z+12, r18	; 0x0c
			pic[8][11]=0X71;		pic[8][12]=0XE4;
     7da:	21 e7       	ldi	r18, 0x71	; 113
     7dc:	70 96       	adiw	r30, 0x10	; 16
     7de:	23 87       	std	Z+11, r18	; 0x0b
     7e0:	24 ee       	ldi	r18, 0xE4	; 228
     7e2:	24 87       	std	Z+12, r18	; 0x0c
			pic[9][11]=0X61;		pic[9][12]=0XE3;
     7e4:	21 e6       	ldi	r18, 0x61	; 97
     7e6:	70 96       	adiw	r30, 0x10	; 16
     7e8:	23 87       	std	Z+11, r18	; 0x0b
     7ea:	23 ee       	ldi	r18, 0xE3	; 227
     7ec:	24 87       	std	Z+12, r18	; 0x0c
			pic[10][11]=0X66;		pic[10][12]=0X60;
     7ee:	76 e6       	ldi	r23, 0x66	; 102
     7f0:	70 96       	adiw	r30, 0x10	; 16
     7f2:	73 87       	std	Z+11, r23	; 0x0b
     7f4:	20 e6       	ldi	r18, 0x60	; 96
     7f6:	24 87       	std	Z+12, r18	; 0x0c
			pic[11][11]=0X66;		pic[11][12]=0X60;
     7f8:	70 96       	adiw	r30, 0x10	; 16
     7fa:	73 87       	std	Z+11, r23	; 0x0b
     7fc:	24 87       	std	Z+12, r18	; 0x0c
			pic[12][11]=0X78;		pic[12][12]=0X60;
     7fe:	78 e7       	ldi	r23, 0x78	; 120
     800:	70 96       	adiw	r30, 0x10	; 16
     802:	73 87       	std	Z+11, r23	; 0x0b
     804:	24 87       	std	Z+12, r18	; 0x0c
			pic[13][11]=0X78;		pic[13][12]=0XE1;
     806:	70 96       	adiw	r30, 0x10	; 16
     808:	73 87       	std	Z+11, r23	; 0x0b
     80a:	21 ee       	ldi	r18, 0xE1	; 225
     80c:	24 87       	std	Z+12, r18	; 0x0c
			pic[14][11]=0X3F;		pic[14][12]=0XC2;
     80e:	70 96       	adiw	r30, 0x10	; 16
     810:	63 87       	std	Z+11, r22	; 0x0b
     812:	22 ec       	ldi	r18, 0xC2	; 194
     814:	24 87       	std	Z+12, r18	; 0x0c
			pic[15][11]=0X1F;		pic[15][12]=0X84;
     816:	70 96       	adiw	r30, 0x10	; 16
     818:	33 87       	std	Z+11, r19	; 0x0b
     81a:	24 e8       	ldi	r18, 0x84	; 132
     81c:	24 87       	std	Z+12, r18	; 0x0c

		break;
     81e:	94 c1       	rjmp	.+808    	; 0xb48 <__stack+0x249>
		
		case 1:
			pic[6][11]=0X1E;		pic[6][12]=0X03;
     820:	2e e1       	ldi	r18, 0x1E	; 30
     822:	fa 01       	movw	r30, r20
     824:	e0 5a       	subi	r30, 0xA0	; 160
     826:	ff 4f       	sbci	r31, 0xFF	; 255
     828:	23 87       	std	Z+11, r18	; 0x0b
     82a:	33 e0       	ldi	r19, 0x03	; 3
     82c:	34 87       	std	Z+12, r19	; 0x0c
			pic[7][11]=0X1E;		pic[7][12]=0X04;
     82e:	70 96       	adiw	r30, 0x10	; 16
     830:	23 87       	std	Z+11, r18	; 0x0b
     832:	64 e0       	ldi	r22, 0x04	; 4
     834:	64 87       	std	Z+12, r22	; 0x0c
			pic[8][11]=0X06;		pic[8][12]=0X04;
     836:	26 e0       	ldi	r18, 0x06	; 6
     838:	70 96       	adiw	r30, 0x10	; 16
     83a:	23 87       	std	Z+11, r18	; 0x0b
     83c:	64 87       	std	Z+12, r22	; 0x0c
			pic[9][11]=0X06;		pic[9][12]=0X03;
     83e:	70 96       	adiw	r30, 0x10	; 16
     840:	23 87       	std	Z+11, r18	; 0x0b
     842:	34 87       	std	Z+12, r19	; 0x0c
			pic[10][11]=0X06;		pic[10][12]=0X00;
     844:	70 96       	adiw	r30, 0x10	; 16
     846:	23 87       	std	Z+11, r18	; 0x0b
     848:	14 86       	std	Z+12, r1	; 0x0c
			pic[11][11]=0X06;		pic[11][12]=0X00;
     84a:	70 96       	adiw	r30, 0x10	; 16
     84c:	23 87       	std	Z+11, r18	; 0x0b
     84e:	14 86       	std	Z+12, r1	; 0x0c
			pic[12][11]=0X06;		pic[12][12]=0X00;
     850:	70 96       	adiw	r30, 0x10	; 16
     852:	23 87       	std	Z+11, r18	; 0x0b
     854:	14 86       	std	Z+12, r1	; 0x0c
			pic[13][11]=0X06;		pic[13][12]=0X01;
     856:	70 96       	adiw	r30, 0x10	; 16
     858:	23 87       	std	Z+11, r18	; 0x0b
     85a:	21 e0       	ldi	r18, 0x01	; 1
     85c:	24 87       	std	Z+12, r18	; 0x0c
			pic[14][11]=0X1F;		pic[14][12]=0X82;
     85e:	2f e1       	ldi	r18, 0x1F	; 31
     860:	70 96       	adiw	r30, 0x10	; 16
     862:	23 87       	std	Z+11, r18	; 0x0b
     864:	32 e8       	ldi	r19, 0x82	; 130
     866:	34 87       	std	Z+12, r19	; 0x0c
			pic[15][11]=0X1F;		pic[15][12]=0X84;
     868:	70 96       	adiw	r30, 0x10	; 16
     86a:	23 87       	std	Z+11, r18	; 0x0b
     86c:	24 e8       	ldi	r18, 0x84	; 132
     86e:	24 87       	std	Z+12, r18	; 0x0c
		break;
     870:	6b c1       	rjmp	.+726    	; 0xb48 <__stack+0x249>
		
		case 2:
			pic[6][11]=0X7F;		pic[6][12]=0X83;
     872:	2f e7       	ldi	r18, 0x7F	; 127
     874:	fa 01       	movw	r30, r20
     876:	e0 5a       	subi	r30, 0xA0	; 160
     878:	ff 4f       	sbci	r31, 0xFF	; 255
     87a:	23 87       	std	Z+11, r18	; 0x0b
     87c:	33 e8       	ldi	r19, 0x83	; 131
     87e:	34 87       	std	Z+12, r19	; 0x0c
			pic[7][11]=0X7F;		pic[7][12]=0XC4;
     880:	70 96       	adiw	r30, 0x10	; 16
     882:	23 87       	std	Z+11, r18	; 0x0b
     884:	34 ec       	ldi	r19, 0xC4	; 196
     886:	34 87       	std	Z+12, r19	; 0x0c
			pic[8][11]=0X00;		pic[8][12]=0X64;
     888:	70 96       	adiw	r30, 0x10	; 16
     88a:	13 86       	std	Z+11, r1	; 0x0b
     88c:	34 e6       	ldi	r19, 0x64	; 100
     88e:	34 87       	std	Z+12, r19	; 0x0c
			pic[9][11]=0X00;		pic[9][12]=0XE3;
     890:	70 96       	adiw	r30, 0x10	; 16
     892:	13 86       	std	Z+11, r1	; 0x0b
     894:	33 ee       	ldi	r19, 0xE3	; 227
     896:	34 87       	std	Z+12, r19	; 0x0c
			pic[10][11]=0X1F;		pic[10][12]=0XC0;
     898:	3f e1       	ldi	r19, 0x1F	; 31
     89a:	70 96       	adiw	r30, 0x10	; 16
     89c:	33 87       	std	Z+11, r19	; 0x0b
     89e:	30 ec       	ldi	r19, 0xC0	; 192
     8a0:	34 87       	std	Z+12, r19	; 0x0c
			pic[11][11]=0X3F;		pic[11][12]=0X80;
     8a2:	3f e3       	ldi	r19, 0x3F	; 63
     8a4:	70 96       	adiw	r30, 0x10	; 16
     8a6:	33 87       	std	Z+11, r19	; 0x0b
     8a8:	30 e8       	ldi	r19, 0x80	; 128
     8aa:	34 87       	std	Z+12, r19	; 0x0c
			pic[12][11]=0X70;		pic[12][12]=0X00;
     8ac:	30 e7       	ldi	r19, 0x70	; 112
     8ae:	70 96       	adiw	r30, 0x10	; 16
     8b0:	33 87       	std	Z+11, r19	; 0x0b
     8b2:	14 86       	std	Z+12, r1	; 0x0c
			pic[13][11]=0X60;		pic[13][12]=0X01;
     8b4:	30 e6       	ldi	r19, 0x60	; 96
     8b6:	70 96       	adiw	r30, 0x10	; 16
     8b8:	33 87       	std	Z+11, r19	; 0x0b
     8ba:	31 e0       	ldi	r19, 0x01	; 1
     8bc:	34 87       	std	Z+12, r19	; 0x0c
			pic[14][11]=0X7F;		pic[14][12]=0XE2;
     8be:	70 96       	adiw	r30, 0x10	; 16
     8c0:	23 87       	std	Z+11, r18	; 0x0b
     8c2:	32 ee       	ldi	r19, 0xE2	; 226
     8c4:	34 87       	std	Z+12, r19	; 0x0c
			pic[15][11]=0X7F;		pic[15][12]=0XE4;	
     8c6:	70 96       	adiw	r30, 0x10	; 16
     8c8:	23 87       	std	Z+11, r18	; 0x0b
     8ca:	24 ee       	ldi	r18, 0xE4	; 228
     8cc:	24 87       	std	Z+12, r18	; 0x0c
		break;
     8ce:	3c c1       	rjmp	.+632    	; 0xb48 <__stack+0x249>
		
		case 3:
			pic[6][11]= 0X7F;		pic[6][12]= 0X83;
     8d0:	2f e7       	ldi	r18, 0x7F	; 127
     8d2:	fa 01       	movw	r30, r20
     8d4:	e0 5a       	subi	r30, 0xA0	; 160
     8d6:	ff 4f       	sbci	r31, 0xFF	; 255
     8d8:	23 87       	std	Z+11, r18	; 0x0b
     8da:	33 e8       	ldi	r19, 0x83	; 131
     8dc:	34 87       	std	Z+12, r19	; 0x0c
			pic[7][11]= 0X7F;		pic[7][12]= 0XC4;
     8de:	70 96       	adiw	r30, 0x10	; 16
     8e0:	23 87       	std	Z+11, r18	; 0x0b
     8e2:	34 ec       	ldi	r19, 0xC4	; 196
     8e4:	34 87       	std	Z+12, r19	; 0x0c
			pic[8][11]= 0X00;		pic[8][12]= 0XE4;
     8e6:	70 96       	adiw	r30, 0x10	; 16
     8e8:	13 86       	std	Z+11, r1	; 0x0b
     8ea:	34 ee       	ldi	r19, 0xE4	; 228
     8ec:	34 87       	std	Z+12, r19	; 0x0c
			pic[9][11]= 0X00;		pic[9][12]= 0XE3;
     8ee:	70 96       	adiw	r30, 0x10	; 16
     8f0:	13 86       	std	Z+11, r1	; 0x0b
     8f2:	33 ee       	ldi	r19, 0xE3	; 227
     8f4:	34 87       	std	Z+12, r19	; 0x0c
			pic[10][11]= 0X07;		pic[10][12]= 0XC0;
     8f6:	67 e0       	ldi	r22, 0x07	; 7
     8f8:	70 96       	adiw	r30, 0x10	; 16
     8fa:	63 87       	std	Z+11, r22	; 0x0b
     8fc:	30 ec       	ldi	r19, 0xC0	; 192
     8fe:	34 87       	std	Z+12, r19	; 0x0c
			pic[11][11]= 0X07;		pic[11][12]= 0XC0;
     900:	70 96       	adiw	r30, 0x10	; 16
     902:	63 87       	std	Z+11, r22	; 0x0b
     904:	34 87       	std	Z+12, r19	; 0x0c
			pic[12][11]= 0X00;		pic[12][12]= 0XE0;
     906:	70 96       	adiw	r30, 0x10	; 16
     908:	13 86       	std	Z+11, r1	; 0x0b
     90a:	30 ee       	ldi	r19, 0xE0	; 224
     90c:	34 87       	std	Z+12, r19	; 0x0c
			pic[13][11]= 0X00;		pic[13][12]= 0XE1;
     90e:	70 96       	adiw	r30, 0x10	; 16
     910:	13 86       	std	Z+11, r1	; 0x0b
     912:	31 ee       	ldi	r19, 0xE1	; 225
     914:	34 87       	std	Z+12, r19	; 0x0c
			pic[14][11]= 0X7F;		pic[14][12]= 0XC2;
     916:	70 96       	adiw	r30, 0x10	; 16
     918:	23 87       	std	Z+11, r18	; 0x0b
     91a:	32 ec       	ldi	r19, 0xC2	; 194
     91c:	34 87       	std	Z+12, r19	; 0x0c
			pic[15][11]= 0X7F;		pic[15][12]= 0X84;
     91e:	70 96       	adiw	r30, 0x10	; 16
     920:	23 87       	std	Z+11, r18	; 0x0b
     922:	24 e8       	ldi	r18, 0x84	; 132
     924:	24 87       	std	Z+12, r18	; 0x0c
		break;
     926:	10 c1       	rjmp	.+544    	; 0xb48 <__stack+0x249>
		
		case 4:
			pic[6][11]= 0X07;		pic[6][12]= 0X83;
     928:	27 e0       	ldi	r18, 0x07	; 7
     92a:	fa 01       	movw	r30, r20
     92c:	e0 5a       	subi	r30, 0xA0	; 160
     92e:	ff 4f       	sbci	r31, 0xFF	; 255
     930:	23 87       	std	Z+11, r18	; 0x0b
     932:	33 e8       	ldi	r19, 0x83	; 131
     934:	34 87       	std	Z+12, r19	; 0x0c
			pic[7][11]= 0X0F;		pic[7][12]= 0X84;
     936:	2f e0       	ldi	r18, 0x0F	; 15
     938:	70 96       	adiw	r30, 0x10	; 16
     93a:	23 87       	std	Z+11, r18	; 0x0b
     93c:	24 e8       	ldi	r18, 0x84	; 132
     93e:	24 87       	std	Z+12, r18	; 0x0c
			pic[8][11]= 0X1D;		pic[8][12]= 0X84;
     940:	6d e1       	ldi	r22, 0x1D	; 29
     942:	70 96       	adiw	r30, 0x10	; 16
     944:	63 87       	std	Z+11, r22	; 0x0b
     946:	24 87       	std	Z+12, r18	; 0x0c
			pic[9][11]= 0X39;		pic[9][12]= 0X83;
     948:	69 e3       	ldi	r22, 0x39	; 57
     94a:	70 96       	adiw	r30, 0x10	; 16
     94c:	63 87       	std	Z+11, r22	; 0x0b
     94e:	34 87       	std	Z+12, r19	; 0x0c
			pic[10][11]= 0X71;		pic[10][12]= 0X80;
     950:	31 e7       	ldi	r19, 0x71	; 113
     952:	70 96       	adiw	r30, 0x10	; 16
     954:	33 87       	std	Z+11, r19	; 0x0b
     956:	30 e8       	ldi	r19, 0x80	; 128
     958:	34 87       	std	Z+12, r19	; 0x0c
			pic[11][11]= 0X61;		pic[11][12]= 0X80;
     95a:	61 e6       	ldi	r22, 0x61	; 97
     95c:	70 96       	adiw	r30, 0x10	; 16
     95e:	63 87       	std	Z+11, r22	; 0x0b
     960:	34 87       	std	Z+12, r19	; 0x0c
			pic[12][11]= 0X7F;		pic[12][12]= 0XE0;
     962:	3f e7       	ldi	r19, 0x7F	; 127
     964:	70 96       	adiw	r30, 0x10	; 16
     966:	33 87       	std	Z+11, r19	; 0x0b
     968:	60 ee       	ldi	r22, 0xE0	; 224
     96a:	64 87       	std	Z+12, r22	; 0x0c
			pic[13][11]= 0X7F;		pic[13][12]= 0XE1;
     96c:	70 96       	adiw	r30, 0x10	; 16
     96e:	33 87       	std	Z+11, r19	; 0x0b
     970:	31 ee       	ldi	r19, 0xE1	; 225
     972:	34 87       	std	Z+12, r19	; 0x0c
			pic[14][11]= 0X01;		pic[14][12]= 0X82;
     974:	31 e0       	ldi	r19, 0x01	; 1
     976:	70 96       	adiw	r30, 0x10	; 16
     978:	33 87       	std	Z+11, r19	; 0x0b
     97a:	62 e8       	ldi	r22, 0x82	; 130
     97c:	64 87       	std	Z+12, r22	; 0x0c
			pic[15][11]= 0X01;		pic[15][12]= 0X84;		
     97e:	70 96       	adiw	r30, 0x10	; 16
     980:	33 87       	std	Z+11, r19	; 0x0b
     982:	24 87       	std	Z+12, r18	; 0x0c
		break;
     984:	e1 c0       	rjmp	.+450    	; 0xb48 <__stack+0x249>
		
		case 5:
			pic[6][11]= 0X7F;		pic[6][12]= 0XE3;
     986:	2f e7       	ldi	r18, 0x7F	; 127
     988:	fa 01       	movw	r30, r20
     98a:	e0 5a       	subi	r30, 0xA0	; 160
     98c:	ff 4f       	sbci	r31, 0xFF	; 255
     98e:	23 87       	std	Z+11, r18	; 0x0b
     990:	33 ee       	ldi	r19, 0xE3	; 227
     992:	34 87       	std	Z+12, r19	; 0x0c
			pic[7][11]= 0X7F;		pic[7][12]= 0XE4;
     994:	70 96       	adiw	r30, 0x10	; 16
     996:	23 87       	std	Z+11, r18	; 0x0b
     998:	34 ee       	ldi	r19, 0xE4	; 228
     99a:	34 87       	std	Z+12, r19	; 0x0c
			pic[8][11]= 0X60;		pic[8][12]= 0X04;
     99c:	30 e6       	ldi	r19, 0x60	; 96
     99e:	70 96       	adiw	r30, 0x10	; 16
     9a0:	33 87       	std	Z+11, r19	; 0x0b
     9a2:	64 e0       	ldi	r22, 0x04	; 4
     9a4:	64 87       	std	Z+12, r22	; 0x0c
			pic[9][11]= 0X60;		pic[9][12]= 0X03;
     9a6:	70 96       	adiw	r30, 0x10	; 16
     9a8:	33 87       	std	Z+11, r19	; 0x0b
     9aa:	63 e0       	ldi	r22, 0x03	; 3
     9ac:	64 87       	std	Z+12, r22	; 0x0c
			pic[10][11]= 0X7F;		pic[10][12]= 0X80;
     9ae:	70 96       	adiw	r30, 0x10	; 16
     9b0:	23 87       	std	Z+11, r18	; 0x0b
     9b2:	60 e8       	ldi	r22, 0x80	; 128
     9b4:	64 87       	std	Z+12, r22	; 0x0c
			pic[11][11]= 0X7F;		pic[11][12]= 0XC0;
     9b6:	70 96       	adiw	r30, 0x10	; 16
     9b8:	23 87       	std	Z+11, r18	; 0x0b
     9ba:	60 ec       	ldi	r22, 0xC0	; 192
     9bc:	64 87       	std	Z+12, r22	; 0x0c
			pic[12][11]= 0X00;		pic[12][12]= 0X60;
     9be:	70 96       	adiw	r30, 0x10	; 16
     9c0:	13 86       	std	Z+11, r1	; 0x0b
     9c2:	34 87       	std	Z+12, r19	; 0x0c
			pic[13][11]= 0X00;		pic[13][12]= 0X61;
     9c4:	70 96       	adiw	r30, 0x10	; 16
     9c6:	13 86       	std	Z+11, r1	; 0x0b
     9c8:	31 e6       	ldi	r19, 0x61	; 97
     9ca:	34 87       	std	Z+12, r19	; 0x0c
			pic[14][11]= 0X7F;		pic[14][12]= 0XC2;
     9cc:	70 96       	adiw	r30, 0x10	; 16
     9ce:	23 87       	std	Z+11, r18	; 0x0b
     9d0:	32 ec       	ldi	r19, 0xC2	; 194
     9d2:	34 87       	std	Z+12, r19	; 0x0c
			pic[15][11]= 0X7F;		pic[15][12]= 0X84;	
     9d4:	70 96       	adiw	r30, 0x10	; 16
     9d6:	23 87       	std	Z+11, r18	; 0x0b
     9d8:	24 e8       	ldi	r18, 0x84	; 132
     9da:	24 87       	std	Z+12, r18	; 0x0c
		break;
     9dc:	b5 c0       	rjmp	.+362    	; 0xb48 <__stack+0x249>
		
		case 6:
			pic[6][11]= 0X1F;		pic[6][12]= 0XE3;
     9de:	3f e1       	ldi	r19, 0x1F	; 31
     9e0:	fa 01       	movw	r30, r20
     9e2:	e0 5a       	subi	r30, 0xA0	; 160
     9e4:	ff 4f       	sbci	r31, 0xFF	; 255
     9e6:	33 87       	std	Z+11, r19	; 0x0b
     9e8:	23 ee       	ldi	r18, 0xE3	; 227
     9ea:	24 87       	std	Z+12, r18	; 0x0c
			pic[7][11]= 0X3F;		pic[7][12]= 0XE4;
     9ec:	6f e3       	ldi	r22, 0x3F	; 63
     9ee:	70 96       	adiw	r30, 0x10	; 16
     9f0:	63 87       	std	Z+11, r22	; 0x0b
     9f2:	24 ee       	ldi	r18, 0xE4	; 228
     9f4:	24 87       	std	Z+12, r18	; 0x0c
			pic[8][11]= 0X60;		pic[8][12]= 0X04;
     9f6:	20 e6       	ldi	r18, 0x60	; 96
     9f8:	70 96       	adiw	r30, 0x10	; 16
     9fa:	23 87       	std	Z+11, r18	; 0x0b
     9fc:	74 e0       	ldi	r23, 0x04	; 4
     9fe:	74 87       	std	Z+12, r23	; 0x0c
			pic[9][11]= 0X60;		pic[9][12]= 0X03;
     a00:	70 96       	adiw	r30, 0x10	; 16
     a02:	23 87       	std	Z+11, r18	; 0x0b
     a04:	73 e0       	ldi	r23, 0x03	; 3
     a06:	74 87       	std	Z+12, r23	; 0x0c
			pic[10][11]= 0X7F;		pic[10][12]= 0X80;
     a08:	7f e7       	ldi	r23, 0x7F	; 127
     a0a:	70 96       	adiw	r30, 0x10	; 16
     a0c:	73 87       	std	Z+11, r23	; 0x0b
     a0e:	a0 e8       	ldi	r26, 0x80	; 128
     a10:	a4 87       	std	Z+12, r26	; 0x0c
			pic[11][11]= 0X7F;		pic[11][12]= 0XC0;
     a12:	70 96       	adiw	r30, 0x10	; 16
     a14:	73 87       	std	Z+11, r23	; 0x0b
     a16:	70 ec       	ldi	r23, 0xC0	; 192
     a18:	74 87       	std	Z+12, r23	; 0x0c
			pic[12][11]= 0X60;		pic[12][12]= 0X60;
     a1a:	70 96       	adiw	r30, 0x10	; 16
     a1c:	23 87       	std	Z+11, r18	; 0x0b
     a1e:	24 87       	std	Z+12, r18	; 0x0c
			pic[13][11]= 0X60;		pic[13][12]= 0X61;
     a20:	70 96       	adiw	r30, 0x10	; 16
     a22:	23 87       	std	Z+11, r18	; 0x0b
     a24:	21 e6       	ldi	r18, 0x61	; 97
     a26:	24 87       	std	Z+12, r18	; 0x0c
			pic[14][11]= 0X3F;		pic[14][12]= 0XC2;
     a28:	70 96       	adiw	r30, 0x10	; 16
     a2a:	63 87       	std	Z+11, r22	; 0x0b
     a2c:	22 ec       	ldi	r18, 0xC2	; 194
     a2e:	24 87       	std	Z+12, r18	; 0x0c
			pic[15][11]= 0X1F;		pic[15][12]= 0X84;		
     a30:	70 96       	adiw	r30, 0x10	; 16
     a32:	33 87       	std	Z+11, r19	; 0x0b
     a34:	24 e8       	ldi	r18, 0x84	; 132
     a36:	24 87       	std	Z+12, r18	; 0x0c
		break;
     a38:	87 c0       	rjmp	.+270    	; 0xb48 <__stack+0x249>
		
		case 7:
			pic[6][11]= 0X7F;		pic[6][12]= 0XE3;
     a3a:	3f e7       	ldi	r19, 0x7F	; 127
     a3c:	fa 01       	movw	r30, r20
     a3e:	e0 5a       	subi	r30, 0xA0	; 160
     a40:	ff 4f       	sbci	r31, 0xFF	; 255
     a42:	33 87       	std	Z+11, r19	; 0x0b
     a44:	23 ee       	ldi	r18, 0xE3	; 227
     a46:	24 87       	std	Z+12, r18	; 0x0c
			pic[7][11]= 0X7F;		pic[7][12]= 0XE4;
     a48:	70 96       	adiw	r30, 0x10	; 16
     a4a:	33 87       	std	Z+11, r19	; 0x0b
     a4c:	34 ee       	ldi	r19, 0xE4	; 228
     a4e:	34 87       	std	Z+12, r19	; 0x0c
			pic[8][11]= 0X00;		pic[8][12]= 0X64;
     a50:	70 96       	adiw	r30, 0x10	; 16
     a52:	13 86       	std	Z+11, r1	; 0x0b
     a54:	34 e6       	ldi	r19, 0x64	; 100
     a56:	34 87       	std	Z+12, r19	; 0x0c
			pic[9][11]= 0X00;		pic[9][12]= 0XE3;
     a58:	70 96       	adiw	r30, 0x10	; 16
     a5a:	13 86       	std	Z+11, r1	; 0x0b
     a5c:	24 87       	std	Z+12, r18	; 0x0c
			pic[10][11]= 0X01;		pic[10][12]= 0XC0;
     a5e:	21 e0       	ldi	r18, 0x01	; 1
     a60:	70 96       	adiw	r30, 0x10	; 16
     a62:	23 87       	std	Z+11, r18	; 0x0b
     a64:	30 ec       	ldi	r19, 0xC0	; 192
     a66:	34 87       	std	Z+12, r19	; 0x0c
			pic[11][11]= 0X03;		pic[11][12]= 0X80;
     a68:	33 e0       	ldi	r19, 0x03	; 3
     a6a:	70 96       	adiw	r30, 0x10	; 16
     a6c:	33 87       	std	Z+11, r19	; 0x0b
     a6e:	30 e8       	ldi	r19, 0x80	; 128
     a70:	34 87       	std	Z+12, r19	; 0x0c
			pic[12][11]= 0X07;		pic[12][12]= 0X00;
     a72:	37 e0       	ldi	r19, 0x07	; 7
     a74:	70 96       	adiw	r30, 0x10	; 16
     a76:	33 87       	std	Z+11, r19	; 0x0b
     a78:	14 86       	std	Z+12, r1	; 0x0c
			pic[13][11]= 0X0E;		pic[13][12]= 0X01;
     a7a:	3e e0       	ldi	r19, 0x0E	; 14
     a7c:	70 96       	adiw	r30, 0x10	; 16
     a7e:	33 87       	std	Z+11, r19	; 0x0b
     a80:	24 87       	std	Z+12, r18	; 0x0c
			pic[14][11]= 0X1C;		pic[14][12]= 0X02;
     a82:	2c e1       	ldi	r18, 0x1C	; 28
     a84:	70 96       	adiw	r30, 0x10	; 16
     a86:	23 87       	std	Z+11, r18	; 0x0b
     a88:	22 e0       	ldi	r18, 0x02	; 2
     a8a:	24 87       	std	Z+12, r18	; 0x0c
			pic[15][11]= 0X18;		pic[15][12]= 0X04;
     a8c:	28 e1       	ldi	r18, 0x18	; 24
     a8e:	70 96       	adiw	r30, 0x10	; 16
     a90:	23 87       	std	Z+11, r18	; 0x0b
     a92:	24 e0       	ldi	r18, 0x04	; 4
     a94:	24 87       	std	Z+12, r18	; 0x0c
		break;
     a96:	58 c0       	rjmp	.+176    	; 0xb48 <__stack+0x249>
		
		case 8:
			pic[6][11]= 0X1F;		pic[6][12]= 0X83;
     a98:	3f e1       	ldi	r19, 0x1F	; 31
     a9a:	fa 01       	movw	r30, r20
     a9c:	e0 5a       	subi	r30, 0xA0	; 160
     a9e:	ff 4f       	sbci	r31, 0xFF	; 255
     aa0:	33 87       	std	Z+11, r19	; 0x0b
     aa2:	23 e8       	ldi	r18, 0x83	; 131
     aa4:	24 87       	std	Z+12, r18	; 0x0c
			pic[7][11]= 0X3F;		pic[7][12]= 0XC4;
     aa6:	6f e3       	ldi	r22, 0x3F	; 63
     aa8:	70 96       	adiw	r30, 0x10	; 16
     aaa:	63 87       	std	Z+11, r22	; 0x0b
     aac:	24 ec       	ldi	r18, 0xC4	; 196
     aae:	24 87       	std	Z+12, r18	; 0x0c
			pic[8][11]= 0X60;		pic[8][12]= 0X64;
     ab0:	20 e6       	ldi	r18, 0x60	; 96
     ab2:	70 96       	adiw	r30, 0x10	; 16
     ab4:	23 87       	std	Z+11, r18	; 0x0b
     ab6:	74 e6       	ldi	r23, 0x64	; 100
     ab8:	74 87       	std	Z+12, r23	; 0x0c
			pic[9][11]= 0X60;		pic[9][12]= 0X63;
     aba:	70 96       	adiw	r30, 0x10	; 16
     abc:	23 87       	std	Z+11, r18	; 0x0b
     abe:	73 e6       	ldi	r23, 0x63	; 99
     ac0:	74 87       	std	Z+12, r23	; 0x0c
			pic[10][11]= 0X1F;		pic[10][12]= 0X80;
     ac2:	70 96       	adiw	r30, 0x10	; 16
     ac4:	33 87       	std	Z+11, r19	; 0x0b
     ac6:	70 e8       	ldi	r23, 0x80	; 128
     ac8:	74 87       	std	Z+12, r23	; 0x0c
			pic[11][11]= 0X1F;		pic[11][12]= 0X80;
     aca:	70 96       	adiw	r30, 0x10	; 16
     acc:	33 87       	std	Z+11, r19	; 0x0b
     ace:	74 87       	std	Z+12, r23	; 0x0c
			pic[12][11]= 0X60;		pic[12][12]= 0X60;
     ad0:	70 96       	adiw	r30, 0x10	; 16
     ad2:	23 87       	std	Z+11, r18	; 0x0b
     ad4:	24 87       	std	Z+12, r18	; 0x0c
			pic[13][11]= 0X60;		pic[13][12]= 0X61;
     ad6:	70 96       	adiw	r30, 0x10	; 16
     ad8:	23 87       	std	Z+11, r18	; 0x0b
     ada:	21 e6       	ldi	r18, 0x61	; 97
     adc:	24 87       	std	Z+12, r18	; 0x0c
			pic[14][11]= 0X3F;		pic[14][12]= 0XC2;
     ade:	70 96       	adiw	r30, 0x10	; 16
     ae0:	63 87       	std	Z+11, r22	; 0x0b
     ae2:	22 ec       	ldi	r18, 0xC2	; 194
     ae4:	24 87       	std	Z+12, r18	; 0x0c
			pic[15][11]= 0X1F;		pic[15][12]= 0X84;
     ae6:	70 96       	adiw	r30, 0x10	; 16
     ae8:	33 87       	std	Z+11, r19	; 0x0b
     aea:	24 e8       	ldi	r18, 0x84	; 132
     aec:	24 87       	std	Z+12, r18	; 0x0c
		break;
     aee:	2c c0       	rjmp	.+88     	; 0xb48 <__stack+0x249>
		
		case 9:
			pic[6][11]= 0X1F;		pic[6][12]= 0X83;
     af0:	7f e1       	ldi	r23, 0x1F	; 31
     af2:	fa 01       	movw	r30, r20
     af4:	e0 5a       	subi	r30, 0xA0	; 160
     af6:	ff 4f       	sbci	r31, 0xFF	; 255
     af8:	73 87       	std	Z+11, r23	; 0x0b
     afa:	23 e8       	ldi	r18, 0x83	; 131
     afc:	24 87       	std	Z+12, r18	; 0x0c
			pic[7][11]= 0X3F;		pic[7][12]= 0XC4;
     afe:	2f e3       	ldi	r18, 0x3F	; 63
     b00:	70 96       	adiw	r30, 0x10	; 16
     b02:	23 87       	std	Z+11, r18	; 0x0b
     b04:	34 ec       	ldi	r19, 0xC4	; 196
     b06:	34 87       	std	Z+12, r19	; 0x0c
			pic[8][11]= 0X60;		pic[8][12]= 0X64;
     b08:	30 e6       	ldi	r19, 0x60	; 96
     b0a:	70 96       	adiw	r30, 0x10	; 16
     b0c:	33 87       	std	Z+11, r19	; 0x0b
     b0e:	64 e6       	ldi	r22, 0x64	; 100
     b10:	64 87       	std	Z+12, r22	; 0x0c
			pic[9][11]= 0X60;		pic[9][12]= 0X63;
     b12:	70 96       	adiw	r30, 0x10	; 16
     b14:	33 87       	std	Z+11, r19	; 0x0b
     b16:	63 e6       	ldi	r22, 0x63	; 99
     b18:	64 87       	std	Z+12, r22	; 0x0c
			pic[10][11]= 0X3F;		pic[10][12]= 0XE0;
     b1a:	70 96       	adiw	r30, 0x10	; 16
     b1c:	23 87       	std	Z+11, r18	; 0x0b
     b1e:	60 ee       	ldi	r22, 0xE0	; 224
     b20:	64 87       	std	Z+12, r22	; 0x0c
			pic[11][11]= 0X1F;		pic[11][12]= 0XE0;
     b22:	70 96       	adiw	r30, 0x10	; 16
     b24:	73 87       	std	Z+11, r23	; 0x0b
     b26:	64 87       	std	Z+12, r22	; 0x0c
			pic[12][11]= 0X00;		pic[12][12]= 0X60;
     b28:	70 96       	adiw	r30, 0x10	; 16
     b2a:	13 86       	std	Z+11, r1	; 0x0b
     b2c:	34 87       	std	Z+12, r19	; 0x0c
			pic[13][11]= 0X00;		pic[13][12]= 0X61;
     b2e:	70 96       	adiw	r30, 0x10	; 16
     b30:	13 86       	std	Z+11, r1	; 0x0b
     b32:	31 e6       	ldi	r19, 0x61	; 97
     b34:	34 87       	std	Z+12, r19	; 0x0c
			pic[14][11]= 0X7F;		pic[14][12]= 0XC2;
     b36:	3f e7       	ldi	r19, 0x7F	; 127
     b38:	70 96       	adiw	r30, 0x10	; 16
     b3a:	33 87       	std	Z+11, r19	; 0x0b
     b3c:	32 ec       	ldi	r19, 0xC2	; 194
     b3e:	34 87       	std	Z+12, r19	; 0x0c
			pic[15][11]= 0X3F;		pic[15][12]= 0X84;		
     b40:	70 96       	adiw	r30, 0x10	; 16
     b42:	23 87       	std	Z+11, r18	; 0x0b
     b44:	24 e8       	ldi	r18, 0x84	; 132
     b46:	24 87       	std	Z+12, r18	; 0x0c
		break;
	}
	
		switch(zehner)
     b48:	0a 30       	cpi	r16, 0x0A	; 10
     b4a:	11 05       	cpc	r17, r1
     b4c:	08 f0       	brcs	.+2      	; 0xb50 <__stack+0x251>
     b4e:	96 c1       	rjmp	.+812    	; 0xe7c <__stack+0x57d>
     b50:	f8 01       	movw	r30, r16
     b52:	e2 5c       	subi	r30, 0xC2	; 194
     b54:	ff 4f       	sbci	r31, 0xFF	; 255
     b56:	0c 94 bc 0b 	jmp	0x1778	; 0x1778 <__tablejump2__>
	{
		case 0:
			pic[6][9]=0X01;		pic[6][10]=0XF8;
     b5a:	71 e0       	ldi	r23, 0x01	; 1
     b5c:	fa 01       	movw	r30, r20
     b5e:	e0 5a       	subi	r30, 0xA0	; 160
     b60:	ff 4f       	sbci	r31, 0xFF	; 255
     b62:	71 87       	std	Z+9, r23	; 0x09
     b64:	68 ef       	ldi	r22, 0xF8	; 248
     b66:	62 87       	std	Z+10, r22	; 0x0a
			pic[7][9]=0X03;		pic[7][10]=0XFC;
     b68:	b3 e0       	ldi	r27, 0x03	; 3
     b6a:	70 96       	adiw	r30, 0x10	; 16
     b6c:	b1 87       	std	Z+9, r27	; 0x09
     b6e:	ac ef       	ldi	r26, 0xFC	; 252
     b70:	a2 87       	std	Z+10, r26	; 0x0a
			pic[8][9]=0X07;		pic[8][10]=0X1E;
     b72:	27 e0       	ldi	r18, 0x07	; 7
     b74:	70 96       	adiw	r30, 0x10	; 16
     b76:	21 87       	std	Z+9, r18	; 0x09
     b78:	ce e1       	ldi	r28, 0x1E	; 30
     b7a:	c2 87       	std	Z+10, r28	; 0x0a
			pic[9][9]=0X06;		pic[9][10]=0X1E;
     b7c:	36 e0       	ldi	r19, 0x06	; 6
     b7e:	70 96       	adiw	r30, 0x10	; 16
     b80:	31 87       	std	Z+9, r19	; 0x09
     b82:	c2 87       	std	Z+10, r28	; 0x0a
			pic[10][9]=0X06;		pic[10][10]=0X66;
     b84:	70 96       	adiw	r30, 0x10	; 16
     b86:	31 87       	std	Z+9, r19	; 0x09
     b88:	c6 e6       	ldi	r28, 0x66	; 102
     b8a:	c2 87       	std	Z+10, r28	; 0x0a
			pic[11][9]=0X06;		pic[11][10]=0X66;
     b8c:	70 96       	adiw	r30, 0x10	; 16
     b8e:	31 87       	std	Z+9, r19	; 0x09
     b90:	c2 87       	std	Z+10, r28	; 0x0a
			pic[12][9]=0X07;		pic[12][10]=0X86;
     b92:	70 96       	adiw	r30, 0x10	; 16
     b94:	21 87       	std	Z+9, r18	; 0x09
     b96:	36 e8       	ldi	r19, 0x86	; 134
     b98:	32 87       	std	Z+10, r19	; 0x0a
			pic[13][9]=0X07;		pic[13][10]=0X8E;
     b9a:	70 96       	adiw	r30, 0x10	; 16
     b9c:	21 87       	std	Z+9, r18	; 0x09
     b9e:	2e e8       	ldi	r18, 0x8E	; 142
     ba0:	22 87       	std	Z+10, r18	; 0x0a
			pic[14][9]=0X03;		pic[14][10]=0XFC;
     ba2:	70 96       	adiw	r30, 0x10	; 16
     ba4:	b1 87       	std	Z+9, r27	; 0x09
     ba6:	a2 87       	std	Z+10, r26	; 0x0a
			pic[15][9]=0X01;		pic[15][10]=0XF8;
     ba8:	70 96       	adiw	r30, 0x10	; 16
     baa:	71 87       	std	Z+9, r23	; 0x09
     bac:	62 87       	std	Z+10, r22	; 0x0a
		break;
     bae:	66 c1       	rjmp	.+716    	; 0xe7c <__stack+0x57d>
		
		case 1:
			pic[6][9]=0X01;		pic[6][10]=0XE0;
     bb0:	31 e0       	ldi	r19, 0x01	; 1
     bb2:	fa 01       	movw	r30, r20
     bb4:	e0 5a       	subi	r30, 0xA0	; 160
     bb6:	ff 4f       	sbci	r31, 0xFF	; 255
     bb8:	31 87       	std	Z+9, r19	; 0x09
     bba:	20 ee       	ldi	r18, 0xE0	; 224
     bbc:	22 87       	std	Z+10, r18	; 0x0a
			pic[7][9]=0X01;		pic[7][10]=0XE0;
     bbe:	70 96       	adiw	r30, 0x10	; 16
     bc0:	31 87       	std	Z+9, r19	; 0x09
     bc2:	22 87       	std	Z+10, r18	; 0x0a
			pic[8][9]=0X00;		pic[8][10]=0X60;
     bc4:	70 96       	adiw	r30, 0x10	; 16
     bc6:	11 86       	std	Z+9, r1	; 0x09
     bc8:	20 e6       	ldi	r18, 0x60	; 96
     bca:	22 87       	std	Z+10, r18	; 0x0a
			pic[9][9]=0X00;		pic[9][10]=0X60;
     bcc:	70 96       	adiw	r30, 0x10	; 16
     bce:	11 86       	std	Z+9, r1	; 0x09
     bd0:	22 87       	std	Z+10, r18	; 0x0a
			pic[10][9]=0X00;		pic[10][10]=0X60;
     bd2:	70 96       	adiw	r30, 0x10	; 16
     bd4:	11 86       	std	Z+9, r1	; 0x09
     bd6:	22 87       	std	Z+10, r18	; 0x0a
			pic[11][9]=0X00;		pic[11][10]=0X60;
     bd8:	70 96       	adiw	r30, 0x10	; 16
     bda:	11 86       	std	Z+9, r1	; 0x09
     bdc:	22 87       	std	Z+10, r18	; 0x0a
			pic[12][9]=0X00;		pic[12][10]=0X60;
     bde:	70 96       	adiw	r30, 0x10	; 16
     be0:	11 86       	std	Z+9, r1	; 0x09
     be2:	22 87       	std	Z+10, r18	; 0x0a
			pic[13][9]=0X00;		pic[13][10]=0X60;
     be4:	70 96       	adiw	r30, 0x10	; 16
     be6:	11 86       	std	Z+9, r1	; 0x09
     be8:	22 87       	std	Z+10, r18	; 0x0a
			pic[14][9]=0X01;		pic[14][10]=0XF8;
     bea:	70 96       	adiw	r30, 0x10	; 16
     bec:	31 87       	std	Z+9, r19	; 0x09
     bee:	28 ef       	ldi	r18, 0xF8	; 248
     bf0:	22 87       	std	Z+10, r18	; 0x0a
			pic[15][9]=0X01;		pic[15][10]=0XF8;
     bf2:	70 96       	adiw	r30, 0x10	; 16
     bf4:	31 87       	std	Z+9, r19	; 0x09
     bf6:	22 87       	std	Z+10, r18	; 0x0a
		break;
     bf8:	41 c1       	rjmp	.+642    	; 0xe7c <__stack+0x57d>
		
		case 2:
			pic[6][9]=0X07;		pic[6][10]=0XF8;
     bfa:	27 e0       	ldi	r18, 0x07	; 7
     bfc:	fa 01       	movw	r30, r20
     bfe:	e0 5a       	subi	r30, 0xA0	; 160
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	21 87       	std	Z+9, r18	; 0x09
     c04:	68 ef       	ldi	r22, 0xF8	; 248
     c06:	62 87       	std	Z+10, r22	; 0x0a
			pic[7][9]=0X07;		pic[7][10]=0XFC;
     c08:	70 96       	adiw	r30, 0x10	; 16
     c0a:	21 87       	std	Z+9, r18	; 0x09
     c0c:	7c ef       	ldi	r23, 0xFC	; 252
     c0e:	72 87       	std	Z+10, r23	; 0x0a
			pic[8][9]=0X00;		pic[8][10]=0X06;
     c10:	70 96       	adiw	r30, 0x10	; 16
     c12:	11 86       	std	Z+9, r1	; 0x09
     c14:	36 e0       	ldi	r19, 0x06	; 6
     c16:	32 87       	std	Z+10, r19	; 0x0a
			pic[9][9]=0X00;		pic[9][10]=0X0E;
     c18:	70 96       	adiw	r30, 0x10	; 16
     c1a:	11 86       	std	Z+9, r1	; 0x09
     c1c:	ae e0       	ldi	r26, 0x0E	; 14
     c1e:	a2 87       	std	Z+10, r26	; 0x0a
			pic[10][9]=0X01;		pic[10][10]=0XFC;
     c20:	a1 e0       	ldi	r26, 0x01	; 1
     c22:	70 96       	adiw	r30, 0x10	; 16
     c24:	a1 87       	std	Z+9, r26	; 0x09
     c26:	72 87       	std	Z+10, r23	; 0x0a
			pic[11][9]=0X03;		pic[11][10]=0XF8;
     c28:	73 e0       	ldi	r23, 0x03	; 3
     c2a:	70 96       	adiw	r30, 0x10	; 16
     c2c:	71 87       	std	Z+9, r23	; 0x09
     c2e:	62 87       	std	Z+10, r22	; 0x0a
			pic[12][9]=0X07;		pic[12][10]=0X00;
     c30:	70 96       	adiw	r30, 0x10	; 16
     c32:	21 87       	std	Z+9, r18	; 0x09
     c34:	12 86       	std	Z+10, r1	; 0x0a
			pic[13][9]=0X06;		pic[13][10]=0X00;
     c36:	70 96       	adiw	r30, 0x10	; 16
     c38:	31 87       	std	Z+9, r19	; 0x09
     c3a:	12 86       	std	Z+10, r1	; 0x0a
			pic[14][9]=0X07;		pic[14][10]=0XFE;
     c3c:	70 96       	adiw	r30, 0x10	; 16
     c3e:	21 87       	std	Z+9, r18	; 0x09
     c40:	3e ef       	ldi	r19, 0xFE	; 254
     c42:	32 87       	std	Z+10, r19	; 0x0a
			pic[15][9]=0X07;		pic[15][10]=0XFE;
     c44:	70 96       	adiw	r30, 0x10	; 16
     c46:	21 87       	std	Z+9, r18	; 0x09
     c48:	32 87       	std	Z+10, r19	; 0x0a
		break;
     c4a:	18 c1       	rjmp	.+560    	; 0xe7c <__stack+0x57d>
		
		case 3:
			pic[6][9]=0X07;		pic[6][10]=0XF8;
     c4c:	27 e0       	ldi	r18, 0x07	; 7
     c4e:	fa 01       	movw	r30, r20
     c50:	e0 5a       	subi	r30, 0xA0	; 160
     c52:	ff 4f       	sbci	r31, 0xFF	; 255
     c54:	21 87       	std	Z+9, r18	; 0x09
     c56:	68 ef       	ldi	r22, 0xF8	; 248
     c58:	62 87       	std	Z+10, r22	; 0x0a
			pic[7][9]=0X07;		pic[7][10]=0XFC;
     c5a:	70 96       	adiw	r30, 0x10	; 16
     c5c:	21 87       	std	Z+9, r18	; 0x09
     c5e:	7c ef       	ldi	r23, 0xFC	; 252
     c60:	72 87       	std	Z+10, r23	; 0x0a
			pic[8][9]=0X00;		pic[8][10]=0X0E;
     c62:	70 96       	adiw	r30, 0x10	; 16
     c64:	11 86       	std	Z+9, r1	; 0x09
     c66:	3e e0       	ldi	r19, 0x0E	; 14
     c68:	32 87       	std	Z+10, r19	; 0x0a
			pic[9][9]=0X00;		pic[9][10]=0X0E;
     c6a:	70 96       	adiw	r30, 0x10	; 16
     c6c:	11 86       	std	Z+9, r1	; 0x09
     c6e:	32 87       	std	Z+10, r19	; 0x0a
			pic[10][9]=0X00;		pic[10][10]=0X7C;
     c70:	70 96       	adiw	r30, 0x10	; 16
     c72:	11 86       	std	Z+9, r1	; 0x09
     c74:	ac e7       	ldi	r26, 0x7C	; 124
     c76:	a2 87       	std	Z+10, r26	; 0x0a
			pic[11][9]=0X00;		pic[11][10]=0X7C;
     c78:	70 96       	adiw	r30, 0x10	; 16
     c7a:	11 86       	std	Z+9, r1	; 0x09
     c7c:	a2 87       	std	Z+10, r26	; 0x0a
			pic[12][9]=0X00;		pic[12][10]=0X0E;
     c7e:	70 96       	adiw	r30, 0x10	; 16
     c80:	11 86       	std	Z+9, r1	; 0x09
     c82:	32 87       	std	Z+10, r19	; 0x0a
			pic[13][9]=0X00;		pic[13][10]=0X0E;
     c84:	70 96       	adiw	r30, 0x10	; 16
     c86:	11 86       	std	Z+9, r1	; 0x09
     c88:	32 87       	std	Z+10, r19	; 0x0a
			pic[14][9]=0X07;		pic[14][10]=0XFC;
     c8a:	70 96       	adiw	r30, 0x10	; 16
     c8c:	21 87       	std	Z+9, r18	; 0x09
     c8e:	72 87       	std	Z+10, r23	; 0x0a
			pic[15][9]=0X07;		pic[15][10]=0XF8;
     c90:	70 96       	adiw	r30, 0x10	; 16
     c92:	21 87       	std	Z+9, r18	; 0x09
     c94:	62 87       	std	Z+10, r22	; 0x0a
		break;
     c96:	f2 c0       	rjmp	.+484    	; 0xe7c <__stack+0x57d>
		
		case 4:
			pic[6][9]=0X00;		pic[6][10]=0X78;
     c98:	fa 01       	movw	r30, r20
     c9a:	e0 5a       	subi	r30, 0xA0	; 160
     c9c:	ff 4f       	sbci	r31, 0xFF	; 255
     c9e:	11 86       	std	Z+9, r1	; 0x09
     ca0:	28 e7       	ldi	r18, 0x78	; 120
     ca2:	22 87       	std	Z+10, r18	; 0x0a
			pic[7][9]=0X00;		pic[7][10]=0XF8;
     ca4:	70 96       	adiw	r30, 0x10	; 16
     ca6:	11 86       	std	Z+9, r1	; 0x09
     ca8:	28 ef       	ldi	r18, 0xF8	; 248
     caa:	22 87       	std	Z+10, r18	; 0x0a
			pic[8][9]=0X01;		pic[8][10]=0XD8;
     cac:	21 e0       	ldi	r18, 0x01	; 1
     cae:	70 96       	adiw	r30, 0x10	; 16
     cb0:	21 87       	std	Z+9, r18	; 0x09
     cb2:	28 ed       	ldi	r18, 0xD8	; 216
     cb4:	22 87       	std	Z+10, r18	; 0x0a
			pic[9][9]=0X03;		pic[9][10]=0X98;
     cb6:	23 e0       	ldi	r18, 0x03	; 3
     cb8:	70 96       	adiw	r30, 0x10	; 16
     cba:	21 87       	std	Z+9, r18	; 0x09
     cbc:	28 e9       	ldi	r18, 0x98	; 152
     cbe:	22 87       	std	Z+10, r18	; 0x0a
			pic[10][9]=0X07;		pic[10][10]=0X18;
     cc0:	37 e0       	ldi	r19, 0x07	; 7
     cc2:	70 96       	adiw	r30, 0x10	; 16
     cc4:	31 87       	std	Z+9, r19	; 0x09
     cc6:	28 e1       	ldi	r18, 0x18	; 24
     cc8:	22 87       	std	Z+10, r18	; 0x0a
			pic[11][9]=0X06;		pic[11][10]=0X18;
     cca:	66 e0       	ldi	r22, 0x06	; 6
     ccc:	70 96       	adiw	r30, 0x10	; 16
     cce:	61 87       	std	Z+9, r22	; 0x09
     cd0:	22 87       	std	Z+10, r18	; 0x0a
			pic[12][9]=0X07;		pic[12][10]=0XFE;
     cd2:	70 96       	adiw	r30, 0x10	; 16
     cd4:	31 87       	std	Z+9, r19	; 0x09
     cd6:	6e ef       	ldi	r22, 0xFE	; 254
     cd8:	62 87       	std	Z+10, r22	; 0x0a
			pic[13][9]=0X07;		pic[13][10]=0XFE;
     cda:	70 96       	adiw	r30, 0x10	; 16
     cdc:	31 87       	std	Z+9, r19	; 0x09
     cde:	62 87       	std	Z+10, r22	; 0x0a
			pic[14][9]=0X00;		pic[14][10]=0X18;
     ce0:	70 96       	adiw	r30, 0x10	; 16
     ce2:	11 86       	std	Z+9, r1	; 0x09
     ce4:	22 87       	std	Z+10, r18	; 0x0a
			pic[15][9]=0X00;		pic[15][10]=0X18;
     ce6:	70 96       	adiw	r30, 0x10	; 16
     ce8:	11 86       	std	Z+9, r1	; 0x09
     cea:	22 87       	std	Z+10, r18	; 0x0a
		break;
     cec:	c7 c0       	rjmp	.+398    	; 0xe7c <__stack+0x57d>
		
		case 5:
			pic[6][9]=0X07;		pic[6][10]=0XFE;
     cee:	27 e0       	ldi	r18, 0x07	; 7
     cf0:	fa 01       	movw	r30, r20
     cf2:	e0 5a       	subi	r30, 0xA0	; 160
     cf4:	ff 4f       	sbci	r31, 0xFF	; 255
     cf6:	21 87       	std	Z+9, r18	; 0x09
     cf8:	3e ef       	ldi	r19, 0xFE	; 254
     cfa:	32 87       	std	Z+10, r19	; 0x0a
			pic[7][9]=0X07;		pic[7][10]=0XFE;
     cfc:	70 96       	adiw	r30, 0x10	; 16
     cfe:	21 87       	std	Z+9, r18	; 0x09
     d00:	32 87       	std	Z+10, r19	; 0x0a
			pic[8][9]=0X06;		pic[8][10]=0X00;
     d02:	36 e0       	ldi	r19, 0x06	; 6
     d04:	70 96       	adiw	r30, 0x10	; 16
     d06:	31 87       	std	Z+9, r19	; 0x09
     d08:	12 86       	std	Z+10, r1	; 0x0a
			pic[9][9]=0X06;		pic[9][10]=0X00;
     d0a:	70 96       	adiw	r30, 0x10	; 16
     d0c:	31 87       	std	Z+9, r19	; 0x09
     d0e:	12 86       	std	Z+10, r1	; 0x0a
			pic[10][9]=0X07;		pic[10][10]=0XF8;
     d10:	70 96       	adiw	r30, 0x10	; 16
     d12:	21 87       	std	Z+9, r18	; 0x09
     d14:	68 ef       	ldi	r22, 0xF8	; 248
     d16:	62 87       	std	Z+10, r22	; 0x0a
			pic[11][9]=0X07;		pic[11][10]=0XFC;
     d18:	70 96       	adiw	r30, 0x10	; 16
     d1a:	21 87       	std	Z+9, r18	; 0x09
     d1c:	7c ef       	ldi	r23, 0xFC	; 252
     d1e:	72 87       	std	Z+10, r23	; 0x0a
			pic[12][9]=0X00;		pic[12][10]=0X06;
     d20:	70 96       	adiw	r30, 0x10	; 16
     d22:	11 86       	std	Z+9, r1	; 0x09
     d24:	32 87       	std	Z+10, r19	; 0x0a
			pic[13][9]=0X00;		pic[13][10]=0X06;
     d26:	70 96       	adiw	r30, 0x10	; 16
     d28:	11 86       	std	Z+9, r1	; 0x09
     d2a:	32 87       	std	Z+10, r19	; 0x0a
			pic[14][9]=0X07;		pic[14][10]=0XFC;
     d2c:	70 96       	adiw	r30, 0x10	; 16
     d2e:	21 87       	std	Z+9, r18	; 0x09
     d30:	72 87       	std	Z+10, r23	; 0x0a
			pic[15][9]=0X07;		pic[15][10]=0XF8;
     d32:	70 96       	adiw	r30, 0x10	; 16
     d34:	21 87       	std	Z+9, r18	; 0x09
     d36:	62 87       	std	Z+10, r22	; 0x0a
		break;
     d38:	a1 c0       	rjmp	.+322    	; 0xe7c <__stack+0x57d>
		
		case 6:
			pic[6][9]=0X01;		pic[6][10]=0XFE;
     d3a:	61 e0       	ldi	r22, 0x01	; 1
     d3c:	fa 01       	movw	r30, r20
     d3e:	e0 5a       	subi	r30, 0xA0	; 160
     d40:	ff 4f       	sbci	r31, 0xFF	; 255
     d42:	61 87       	std	Z+9, r22	; 0x09
     d44:	2e ef       	ldi	r18, 0xFE	; 254
     d46:	22 87       	std	Z+10, r18	; 0x0a
			pic[7][9]=0X03;		pic[7][10]=0XFE;
     d48:	a3 e0       	ldi	r26, 0x03	; 3
     d4a:	70 96       	adiw	r30, 0x10	; 16
     d4c:	a1 87       	std	Z+9, r26	; 0x09
     d4e:	22 87       	std	Z+10, r18	; 0x0a
			pic[8][9]=0X06;		pic[8][10]=0X00;
     d50:	26 e0       	ldi	r18, 0x06	; 6
     d52:	70 96       	adiw	r30, 0x10	; 16
     d54:	21 87       	std	Z+9, r18	; 0x09
     d56:	12 86       	std	Z+10, r1	; 0x0a
			pic[9][9]=0X06;		pic[9][10]=0X00;
     d58:	70 96       	adiw	r30, 0x10	; 16
     d5a:	21 87       	std	Z+9, r18	; 0x09
     d5c:	12 86       	std	Z+10, r1	; 0x0a
			pic[10][9]=0X07;		pic[10][10]=0XF8;
     d5e:	77 e0       	ldi	r23, 0x07	; 7
     d60:	70 96       	adiw	r30, 0x10	; 16
     d62:	71 87       	std	Z+9, r23	; 0x09
     d64:	38 ef       	ldi	r19, 0xF8	; 248
     d66:	32 87       	std	Z+10, r19	; 0x0a
			pic[11][9]=0X07;		pic[11][10]=0XFC;
     d68:	70 96       	adiw	r30, 0x10	; 16
     d6a:	71 87       	std	Z+9, r23	; 0x09
     d6c:	7c ef       	ldi	r23, 0xFC	; 252
     d6e:	72 87       	std	Z+10, r23	; 0x0a
			pic[12][9]=0X06;		pic[12][10]=0X06;
     d70:	70 96       	adiw	r30, 0x10	; 16
     d72:	21 87       	std	Z+9, r18	; 0x09
     d74:	22 87       	std	Z+10, r18	; 0x0a
			pic[13][9]=0X06;		pic[13][10]=0X06;
     d76:	70 96       	adiw	r30, 0x10	; 16
     d78:	21 87       	std	Z+9, r18	; 0x09
     d7a:	22 87       	std	Z+10, r18	; 0x0a
			pic[14][9]=0X03;		pic[14][10]=0XFC;
     d7c:	70 96       	adiw	r30, 0x10	; 16
     d7e:	a1 87       	std	Z+9, r26	; 0x09
     d80:	72 87       	std	Z+10, r23	; 0x0a
			pic[15][9]=0X01;		pic[15][10]=0XF8;
     d82:	70 96       	adiw	r30, 0x10	; 16
     d84:	61 87       	std	Z+9, r22	; 0x09
     d86:	32 87       	std	Z+10, r19	; 0x0a
		break;
     d88:	79 c0       	rjmp	.+242    	; 0xe7c <__stack+0x57d>
		
		case 7:
			pic[6][9]=0X07;		pic[6][10]=0XFE;
     d8a:	37 e0       	ldi	r19, 0x07	; 7
     d8c:	fa 01       	movw	r30, r20
     d8e:	e0 5a       	subi	r30, 0xA0	; 160
     d90:	ff 4f       	sbci	r31, 0xFF	; 255
     d92:	31 87       	std	Z+9, r19	; 0x09
     d94:	2e ef       	ldi	r18, 0xFE	; 254
     d96:	22 87       	std	Z+10, r18	; 0x0a
			pic[7][9]=0X07;		pic[7][10]=0XFE;
     d98:	70 96       	adiw	r30, 0x10	; 16
     d9a:	31 87       	std	Z+9, r19	; 0x09
     d9c:	22 87       	std	Z+10, r18	; 0x0a
			pic[8][9]=0X00;		pic[8][10]=0X06;
     d9e:	70 96       	adiw	r30, 0x10	; 16
     da0:	11 86       	std	Z+9, r1	; 0x09
     da2:	26 e0       	ldi	r18, 0x06	; 6
     da4:	22 87       	std	Z+10, r18	; 0x0a
			pic[9][9]=0X00;		pic[9][10]=0X0E;
     da6:	70 96       	adiw	r30, 0x10	; 16
     da8:	11 86       	std	Z+9, r1	; 0x09
     daa:	2e e0       	ldi	r18, 0x0E	; 14
     dac:	22 87       	std	Z+10, r18	; 0x0a
			pic[10][9]=0X00;		pic[10][10]=0X1C;
     dae:	70 96       	adiw	r30, 0x10	; 16
     db0:	11 86       	std	Z+9, r1	; 0x09
     db2:	2c e1       	ldi	r18, 0x1C	; 28
     db4:	22 87       	std	Z+10, r18	; 0x0a
			pic[11][9]=0X00;		pic[11][10]=0X38;
     db6:	70 96       	adiw	r30, 0x10	; 16
     db8:	11 86       	std	Z+9, r1	; 0x09
     dba:	28 e3       	ldi	r18, 0x38	; 56
     dbc:	22 87       	std	Z+10, r18	; 0x0a
			pic[12][9]=0X00;		pic[12][10]=0X70;
     dbe:	70 96       	adiw	r30, 0x10	; 16
     dc0:	11 86       	std	Z+9, r1	; 0x09
     dc2:	20 e7       	ldi	r18, 0x70	; 112
     dc4:	22 87       	std	Z+10, r18	; 0x0a
			pic[13][9]=0X00;		pic[13][10]=0XE0;
     dc6:	70 96       	adiw	r30, 0x10	; 16
     dc8:	11 86       	std	Z+9, r1	; 0x09
     dca:	20 ee       	ldi	r18, 0xE0	; 224
     dcc:	22 87       	std	Z+10, r18	; 0x0a
			pic[14][9]=0X01;		pic[14][10]=0XC0;
     dce:	21 e0       	ldi	r18, 0x01	; 1
     dd0:	70 96       	adiw	r30, 0x10	; 16
     dd2:	21 87       	std	Z+9, r18	; 0x09
     dd4:	30 ec       	ldi	r19, 0xC0	; 192
     dd6:	32 87       	std	Z+10, r19	; 0x0a
			pic[15][9]=0X01;		pic[15][10]=0X80;
     dd8:	70 96       	adiw	r30, 0x10	; 16
     dda:	21 87       	std	Z+9, r18	; 0x09
     ddc:	20 e8       	ldi	r18, 0x80	; 128
     dde:	22 87       	std	Z+10, r18	; 0x0a
		break;
     de0:	4d c0       	rjmp	.+154    	; 0xe7c <__stack+0x57d>
		
		case 8:
			pic[6][9]=0X01;		pic[6][10]=0XF8;
     de2:	61 e0       	ldi	r22, 0x01	; 1
     de4:	fa 01       	movw	r30, r20
     de6:	e0 5a       	subi	r30, 0xA0	; 160
     de8:	ff 4f       	sbci	r31, 0xFF	; 255
     dea:	61 87       	std	Z+9, r22	; 0x09
     dec:	38 ef       	ldi	r19, 0xF8	; 248
     dee:	32 87       	std	Z+10, r19	; 0x0a
			pic[7][9]=0X03;		pic[7][10]=0XFC;
     df0:	a3 e0       	ldi	r26, 0x03	; 3
     df2:	70 96       	adiw	r30, 0x10	; 16
     df4:	a1 87       	std	Z+9, r26	; 0x09
     df6:	7c ef       	ldi	r23, 0xFC	; 252
     df8:	72 87       	std	Z+10, r23	; 0x0a
			pic[8][9]=0X06;		pic[8][10]=0X06;
     dfa:	26 e0       	ldi	r18, 0x06	; 6
     dfc:	70 96       	adiw	r30, 0x10	; 16
     dfe:	21 87       	std	Z+9, r18	; 0x09
     e00:	22 87       	std	Z+10, r18	; 0x0a
			pic[9][9]=0X06;		pic[9][10]=0X06;
     e02:	70 96       	adiw	r30, 0x10	; 16
     e04:	21 87       	std	Z+9, r18	; 0x09
     e06:	22 87       	std	Z+10, r18	; 0x0a
			pic[10][9]=0X01;		pic[10][10]=0XF8;
     e08:	70 96       	adiw	r30, 0x10	; 16
     e0a:	61 87       	std	Z+9, r22	; 0x09
     e0c:	32 87       	std	Z+10, r19	; 0x0a
			pic[11][9]=0X01;		pic[11][10]=0XF8;
     e0e:	70 96       	adiw	r30, 0x10	; 16
     e10:	61 87       	std	Z+9, r22	; 0x09
     e12:	32 87       	std	Z+10, r19	; 0x0a
			pic[12][9]=0X06;		pic[12][10]=0X06;
     e14:	70 96       	adiw	r30, 0x10	; 16
     e16:	21 87       	std	Z+9, r18	; 0x09
     e18:	22 87       	std	Z+10, r18	; 0x0a
			pic[13][9]=0X06;		pic[13][10]=0X06;
     e1a:	70 96       	adiw	r30, 0x10	; 16
     e1c:	21 87       	std	Z+9, r18	; 0x09
     e1e:	22 87       	std	Z+10, r18	; 0x0a
			pic[14][9]=0X03;		pic[14][10]=0XFC;
     e20:	70 96       	adiw	r30, 0x10	; 16
     e22:	a1 87       	std	Z+9, r26	; 0x09
     e24:	72 87       	std	Z+10, r23	; 0x0a
			pic[15][9]=0X01;		pic[15][10]=0XF8;
     e26:	70 96       	adiw	r30, 0x10	; 16
     e28:	61 87       	std	Z+9, r22	; 0x09
     e2a:	32 87       	std	Z+10, r19	; 0x0a
		break;
     e2c:	27 c0       	rjmp	.+78     	; 0xe7c <__stack+0x57d>
		
		case 9:
			pic[6][9]=0X01;		pic[6][10]=0XF8;
     e2e:	b1 e0       	ldi	r27, 0x01	; 1
     e30:	fa 01       	movw	r30, r20
     e32:	e0 5a       	subi	r30, 0xA0	; 160
     e34:	ff 4f       	sbci	r31, 0xFF	; 255
     e36:	b1 87       	std	Z+9, r27	; 0x09
     e38:	68 ef       	ldi	r22, 0xF8	; 248
     e3a:	62 87       	std	Z+10, r22	; 0x0a
			pic[7][9]=0X03;		pic[7][10]=0XFC;
     e3c:	33 e0       	ldi	r19, 0x03	; 3
     e3e:	70 96       	adiw	r30, 0x10	; 16
     e40:	31 87       	std	Z+9, r19	; 0x09
     e42:	7c ef       	ldi	r23, 0xFC	; 252
     e44:	72 87       	std	Z+10, r23	; 0x0a
			pic[8][9]=0X06;		pic[8][10]=0X06;
     e46:	26 e0       	ldi	r18, 0x06	; 6
     e48:	70 96       	adiw	r30, 0x10	; 16
     e4a:	21 87       	std	Z+9, r18	; 0x09
     e4c:	22 87       	std	Z+10, r18	; 0x0a
			pic[9][9]=0X06;		pic[9][10]=0X06;
     e4e:	70 96       	adiw	r30, 0x10	; 16
     e50:	21 87       	std	Z+9, r18	; 0x09
     e52:	22 87       	std	Z+10, r18	; 0x0a
			pic[10][9]=0X03;		pic[10][10]=0XFE;
     e54:	70 96       	adiw	r30, 0x10	; 16
     e56:	31 87       	std	Z+9, r19	; 0x09
     e58:	ae ef       	ldi	r26, 0xFE	; 254
     e5a:	a2 87       	std	Z+10, r26	; 0x0a
			pic[11][9]=0X01;		pic[11][10]=0XFE;
     e5c:	70 96       	adiw	r30, 0x10	; 16
     e5e:	b1 87       	std	Z+9, r27	; 0x09
     e60:	a2 87       	std	Z+10, r26	; 0x0a
			pic[12][9]=0X00;		pic[12][10]=0X06;
     e62:	70 96       	adiw	r30, 0x10	; 16
     e64:	11 86       	std	Z+9, r1	; 0x09
     e66:	22 87       	std	Z+10, r18	; 0x0a
			pic[13][9]=0X00;		pic[13][10]=0X06;
     e68:	70 96       	adiw	r30, 0x10	; 16
     e6a:	11 86       	std	Z+9, r1	; 0x09
     e6c:	22 87       	std	Z+10, r18	; 0x0a
			pic[14][9]=0X07;		pic[14][10]=0XFC;
     e6e:	27 e0       	ldi	r18, 0x07	; 7
     e70:	70 96       	adiw	r30, 0x10	; 16
     e72:	21 87       	std	Z+9, r18	; 0x09
     e74:	72 87       	std	Z+10, r23	; 0x0a
			pic[15][9]=0X03;		pic[15][10]=0XF8;
     e76:	70 96       	adiw	r30, 0x10	; 16
     e78:	31 87       	std	Z+9, r19	; 0x09
     e7a:	62 87       	std	Z+10, r22	; 0x0a
     e7c:	99 27       	eor	r25, r25
		break;
	}
	
		switch(hunderter)
     e7e:	8a 30       	cpi	r24, 0x0A	; 10
     e80:	91 05       	cpc	r25, r1
     e82:	08 f0       	brcs	.+2      	; 0xe86 <__stack+0x587>
     e84:	0c c2       	rjmp	.+1048   	; 0x129e <__stack+0x99f>
     e86:	fc 01       	movw	r30, r24
     e88:	e8 5b       	subi	r30, 0xB8	; 184
     e8a:	ff 4f       	sbci	r31, 0xFF	; 255
     e8c:	0c 94 bc 0b 	jmp	0x1778	; 0x1778 <__tablejump2__>
	{
		case 0:
			pic[6][8]=0X1F;		pic[6][9]=pic[6][9] | 0X80;
     e90:	fa 01       	movw	r30, r20
     e92:	e0 5a       	subi	r30, 0xA0	; 160
     e94:	ff 4f       	sbci	r31, 0xFF	; 255
     e96:	8f e1       	ldi	r24, 0x1F	; 31
     e98:	80 87       	std	Z+8, r24	; 0x08
     e9a:	91 85       	ldd	r25, Z+9	; 0x09
     e9c:	90 68       	ori	r25, 0x80	; 128
     e9e:	91 87       	std	Z+9, r25	; 0x09
			pic[7][8]=0X3F;		pic[7][9]=pic[7][9] | 0XC0;
     ea0:	70 96       	adiw	r30, 0x10	; 16
     ea2:	9f e3       	ldi	r25, 0x3F	; 63
     ea4:	90 87       	std	Z+8, r25	; 0x08
     ea6:	21 85       	ldd	r18, Z+9	; 0x09
     ea8:	20 6c       	ori	r18, 0xC0	; 192
     eaa:	21 87       	std	Z+9, r18	; 0x09
			pic[8][8]=0X71;		pic[8][9]=pic[8][9] | 0XE0;
     eac:	70 96       	adiw	r30, 0x10	; 16
     eae:	21 e7       	ldi	r18, 0x71	; 113
     eb0:	20 87       	std	Z+8, r18	; 0x08
     eb2:	21 85       	ldd	r18, Z+9	; 0x09
     eb4:	20 6e       	ori	r18, 0xE0	; 224
     eb6:	21 87       	std	Z+9, r18	; 0x09
			pic[9][8]=0X61;		pic[9][9]=pic[9][9] | 0XE0;
     eb8:	70 96       	adiw	r30, 0x10	; 16
     eba:	21 e6       	ldi	r18, 0x61	; 97
     ebc:	20 87       	std	Z+8, r18	; 0x08
     ebe:	21 85       	ldd	r18, Z+9	; 0x09
     ec0:	20 6e       	ori	r18, 0xE0	; 224
     ec2:	21 87       	std	Z+9, r18	; 0x09
			pic[10][8]=0X66;		pic[10][9]=pic[10][9] | 0X60;
     ec4:	70 96       	adiw	r30, 0x10	; 16
     ec6:	26 e6       	ldi	r18, 0x66	; 102
     ec8:	20 87       	std	Z+8, r18	; 0x08
     eca:	31 85       	ldd	r19, Z+9	; 0x09
     ecc:	30 66       	ori	r19, 0x60	; 96
     ece:	31 87       	std	Z+9, r19	; 0x09
			pic[11][8]=0X66;		pic[11][9]=pic[11][9] | 0X60;
     ed0:	70 96       	adiw	r30, 0x10	; 16
     ed2:	20 87       	std	Z+8, r18	; 0x08
     ed4:	21 85       	ldd	r18, Z+9	; 0x09
     ed6:	20 66       	ori	r18, 0x60	; 96
     ed8:	21 87       	std	Z+9, r18	; 0x09
			pic[12][8]=0X78;		pic[12][9]=pic[12][9] | 0X60;
     eda:	70 96       	adiw	r30, 0x10	; 16
     edc:	28 e7       	ldi	r18, 0x78	; 120
     ede:	20 87       	std	Z+8, r18	; 0x08
     ee0:	31 85       	ldd	r19, Z+9	; 0x09
     ee2:	30 66       	ori	r19, 0x60	; 96
     ee4:	31 87       	std	Z+9, r19	; 0x09
			pic[13][8]=0X78;		pic[13][9]=pic[13][9] | 0XE0;
     ee6:	70 96       	adiw	r30, 0x10	; 16
     ee8:	20 87       	std	Z+8, r18	; 0x08
     eea:	21 85       	ldd	r18, Z+9	; 0x09
     eec:	20 6e       	ori	r18, 0xE0	; 224
     eee:	21 87       	std	Z+9, r18	; 0x09
			pic[14][8]=0X3F;		pic[14][9]=pic[14][9] | 0XC0;
     ef0:	70 96       	adiw	r30, 0x10	; 16
     ef2:	90 87       	std	Z+8, r25	; 0x08
     ef4:	91 85       	ldd	r25, Z+9	; 0x09
     ef6:	90 6c       	ori	r25, 0xC0	; 192
     ef8:	91 87       	std	Z+9, r25	; 0x09
			pic[15][8]=0X1F;		pic[15][9]=pic[15][9] | 0X80;
     efa:	70 96       	adiw	r30, 0x10	; 16
     efc:	80 87       	std	Z+8, r24	; 0x08
     efe:	81 85       	ldd	r24, Z+9	; 0x09
     f00:	80 68       	ori	r24, 0x80	; 128
     f02:	81 87       	std	Z+9, r24	; 0x09
		break;
     f04:	cc c1       	rjmp	.+920    	; 0x129e <__stack+0x99f>
		
		case 1:
			pic[6][8]=0X1E;		pic[6][9]=pic[6][9] | 0X00;
     f06:	8e e1       	ldi	r24, 0x1E	; 30
     f08:	fa 01       	movw	r30, r20
     f0a:	e0 5a       	subi	r30, 0xA0	; 160
     f0c:	ff 4f       	sbci	r31, 0xFF	; 255
     f0e:	80 87       	std	Z+8, r24	; 0x08
			pic[7][8]=0X1E;		pic[7][9]=pic[7][9] | 0X00;
     f10:	70 96       	adiw	r30, 0x10	; 16
     f12:	80 87       	std	Z+8, r24	; 0x08
			pic[8][8]=0X06;		pic[8][9]=pic[8][9] | 0X00;
     f14:	86 e0       	ldi	r24, 0x06	; 6
     f16:	70 96       	adiw	r30, 0x10	; 16
     f18:	80 87       	std	Z+8, r24	; 0x08
			pic[9][8]=0X06;		pic[9][9]=pic[9][9] | 0X00;
     f1a:	70 96       	adiw	r30, 0x10	; 16
     f1c:	80 87       	std	Z+8, r24	; 0x08
			pic[10][8]=0X06;		pic[10][9]=pic[10][9] | 0X00;
     f1e:	70 96       	adiw	r30, 0x10	; 16
     f20:	80 87       	std	Z+8, r24	; 0x08
			pic[11][8]=0X06;		pic[11][9]=pic[11][9] | 0X00;
     f22:	70 96       	adiw	r30, 0x10	; 16
     f24:	80 87       	std	Z+8, r24	; 0x08
			pic[12][8]=0X06;		pic[12][9]=pic[12][9] | 0X00;
     f26:	70 96       	adiw	r30, 0x10	; 16
     f28:	80 87       	std	Z+8, r24	; 0x08
			pic[13][8]=0X06;		pic[13][9]=pic[13][9] | 0X00;
     f2a:	70 96       	adiw	r30, 0x10	; 16
     f2c:	80 87       	std	Z+8, r24	; 0x08
			pic[14][8]=0X1F;		pic[14][9]=pic[14][9] | 0X80;
     f2e:	70 96       	adiw	r30, 0x10	; 16
     f30:	8f e1       	ldi	r24, 0x1F	; 31
     f32:	80 87       	std	Z+8, r24	; 0x08
     f34:	91 85       	ldd	r25, Z+9	; 0x09
     f36:	90 68       	ori	r25, 0x80	; 128
     f38:	91 87       	std	Z+9, r25	; 0x09
			pic[15][8]=0X1F;		pic[15][9]=pic[15][9] | 0X80;
     f3a:	70 96       	adiw	r30, 0x10	; 16
     f3c:	80 87       	std	Z+8, r24	; 0x08
     f3e:	81 85       	ldd	r24, Z+9	; 0x09
     f40:	80 68       	ori	r24, 0x80	; 128
     f42:	81 87       	std	Z+9, r24	; 0x09
		break;
     f44:	ac c1       	rjmp	.+856    	; 0x129e <__stack+0x99f>
		
		case 2:
			pic[6][8]=0X7F;		pic[6][9]=pic[6][9] | 0X80;
     f46:	fa 01       	movw	r30, r20
     f48:	e0 5a       	subi	r30, 0xA0	; 160
     f4a:	ff 4f       	sbci	r31, 0xFF	; 255
     f4c:	8f e7       	ldi	r24, 0x7F	; 127
     f4e:	80 87       	std	Z+8, r24	; 0x08
     f50:	91 85       	ldd	r25, Z+9	; 0x09
     f52:	90 68       	ori	r25, 0x80	; 128
     f54:	91 87       	std	Z+9, r25	; 0x09
			pic[7][8]=0X7F;		pic[7][9]=pic[7][9] | 0XC0;
     f56:	70 96       	adiw	r30, 0x10	; 16
     f58:	80 87       	std	Z+8, r24	; 0x08
     f5a:	91 85       	ldd	r25, Z+9	; 0x09
     f5c:	90 6c       	ori	r25, 0xC0	; 192
     f5e:	91 87       	std	Z+9, r25	; 0x09
			pic[8][8]=0X00;		pic[8][9]=pic[8][9] | 0X60;
     f60:	70 96       	adiw	r30, 0x10	; 16
     f62:	10 86       	std	Z+8, r1	; 0x08
     f64:	91 85       	ldd	r25, Z+9	; 0x09
     f66:	90 66       	ori	r25, 0x60	; 96
     f68:	91 87       	std	Z+9, r25	; 0x09
			pic[9][8]=0X00;		pic[9][9]=pic[9][9] | 0XE0;
     f6a:	70 96       	adiw	r30, 0x10	; 16
     f6c:	10 86       	std	Z+8, r1	; 0x08
     f6e:	91 85       	ldd	r25, Z+9	; 0x09
     f70:	90 6e       	ori	r25, 0xE0	; 224
     f72:	91 87       	std	Z+9, r25	; 0x09
			pic[10][8]=0X1F;		pic[10][9]=pic[10][9] | 0XC0;
     f74:	70 96       	adiw	r30, 0x10	; 16
     f76:	9f e1       	ldi	r25, 0x1F	; 31
     f78:	90 87       	std	Z+8, r25	; 0x08
     f7a:	91 85       	ldd	r25, Z+9	; 0x09
     f7c:	90 6c       	ori	r25, 0xC0	; 192
     f7e:	91 87       	std	Z+9, r25	; 0x09
			pic[11][8]=0X3F;		pic[11][9]=pic[11][9] | 0X80;
     f80:	70 96       	adiw	r30, 0x10	; 16
     f82:	9f e3       	ldi	r25, 0x3F	; 63
     f84:	90 87       	std	Z+8, r25	; 0x08
     f86:	91 85       	ldd	r25, Z+9	; 0x09
     f88:	90 68       	ori	r25, 0x80	; 128
     f8a:	91 87       	std	Z+9, r25	; 0x09
			pic[12][8]=0X70;		pic[12][9]=pic[12][9] | 0X00;
     f8c:	90 e7       	ldi	r25, 0x70	; 112
     f8e:	70 96       	adiw	r30, 0x10	; 16
     f90:	90 87       	std	Z+8, r25	; 0x08
			pic[13][8]=0X60;		pic[13][9]=pic[13][9] | 0X00;
     f92:	90 e6       	ldi	r25, 0x60	; 96
     f94:	70 96       	adiw	r30, 0x10	; 16
     f96:	90 87       	std	Z+8, r25	; 0x08
			pic[14][8]=0X7F;		pic[14][9]=pic[14][9] | 0XE0;
     f98:	70 96       	adiw	r30, 0x10	; 16
     f9a:	80 87       	std	Z+8, r24	; 0x08
     f9c:	91 85       	ldd	r25, Z+9	; 0x09
     f9e:	90 6e       	ori	r25, 0xE0	; 224
     fa0:	91 87       	std	Z+9, r25	; 0x09
			pic[15][8]=0X7F;		pic[15][9]=pic[15][9] | 0XE0;
     fa2:	70 96       	adiw	r30, 0x10	; 16
     fa4:	80 87       	std	Z+8, r24	; 0x08
     fa6:	81 85       	ldd	r24, Z+9	; 0x09
     fa8:	80 6e       	ori	r24, 0xE0	; 224
     faa:	81 87       	std	Z+9, r24	; 0x09
		break;
     fac:	78 c1       	rjmp	.+752    	; 0x129e <__stack+0x99f>
		
		case 3:
			pic[6][8] = 0X7F;		pic[6][9]=pic[6][9] | 0X80;
     fae:	fa 01       	movw	r30, r20
     fb0:	e0 5a       	subi	r30, 0xA0	; 160
     fb2:	ff 4f       	sbci	r31, 0xFF	; 255
     fb4:	8f e7       	ldi	r24, 0x7F	; 127
     fb6:	80 87       	std	Z+8, r24	; 0x08
     fb8:	91 85       	ldd	r25, Z+9	; 0x09
     fba:	90 68       	ori	r25, 0x80	; 128
     fbc:	91 87       	std	Z+9, r25	; 0x09
			pic[7][8] = 0X7F;		pic[7][9]=pic[7][9] | 0XC0;
     fbe:	70 96       	adiw	r30, 0x10	; 16
     fc0:	80 87       	std	Z+8, r24	; 0x08
     fc2:	91 85       	ldd	r25, Z+9	; 0x09
     fc4:	90 6c       	ori	r25, 0xC0	; 192
     fc6:	91 87       	std	Z+9, r25	; 0x09
			pic[8][8] = 0X00;		pic[8][9]=pic[8][9] | 0XE0;
     fc8:	70 96       	adiw	r30, 0x10	; 16
     fca:	10 86       	std	Z+8, r1	; 0x08
     fcc:	91 85       	ldd	r25, Z+9	; 0x09
     fce:	90 6e       	ori	r25, 0xE0	; 224
     fd0:	91 87       	std	Z+9, r25	; 0x09
			pic[9][8] = 0X00;		pic[9][9]=pic[9][9] | 0XE0;
     fd2:	70 96       	adiw	r30, 0x10	; 16
     fd4:	10 86       	std	Z+8, r1	; 0x08
     fd6:	91 85       	ldd	r25, Z+9	; 0x09
     fd8:	90 6e       	ori	r25, 0xE0	; 224
     fda:	91 87       	std	Z+9, r25	; 0x09
			pic[10][8] = 0X07;		pic[10][9]=pic[10][9] | 0XC0;
     fdc:	70 96       	adiw	r30, 0x10	; 16
     fde:	97 e0       	ldi	r25, 0x07	; 7
     fe0:	90 87       	std	Z+8, r25	; 0x08
     fe2:	21 85       	ldd	r18, Z+9	; 0x09
     fe4:	20 6c       	ori	r18, 0xC0	; 192
     fe6:	21 87       	std	Z+9, r18	; 0x09
			pic[11][8] = 0X07;		pic[11][9]=pic[11][9] | 0XC0;
     fe8:	70 96       	adiw	r30, 0x10	; 16
     fea:	90 87       	std	Z+8, r25	; 0x08
     fec:	91 85       	ldd	r25, Z+9	; 0x09
     fee:	90 6c       	ori	r25, 0xC0	; 192
     ff0:	91 87       	std	Z+9, r25	; 0x09
			pic[12][8] = 0X00;		pic[12][9]=pic[12][9] | 0XE0;
     ff2:	70 96       	adiw	r30, 0x10	; 16
     ff4:	10 86       	std	Z+8, r1	; 0x08
     ff6:	91 85       	ldd	r25, Z+9	; 0x09
     ff8:	90 6e       	ori	r25, 0xE0	; 224
     ffa:	91 87       	std	Z+9, r25	; 0x09
			pic[13][8] = 0X00;		pic[13][9]=pic[13][9] | 0XE0;
     ffc:	70 96       	adiw	r30, 0x10	; 16
     ffe:	10 86       	std	Z+8, r1	; 0x08
    1000:	91 85       	ldd	r25, Z+9	; 0x09
    1002:	90 6e       	ori	r25, 0xE0	; 224
    1004:	91 87       	std	Z+9, r25	; 0x09
			pic[14][8] = 0X7F;		pic[14][9]=pic[14][9] | 0XC0;
    1006:	70 96       	adiw	r30, 0x10	; 16
    1008:	80 87       	std	Z+8, r24	; 0x08
    100a:	91 85       	ldd	r25, Z+9	; 0x09
    100c:	90 6c       	ori	r25, 0xC0	; 192
    100e:	91 87       	std	Z+9, r25	; 0x09
			pic[15][8] = 0X7F;		pic[15][9]=pic[15][9] | 0X80;
    1010:	70 96       	adiw	r30, 0x10	; 16
    1012:	80 87       	std	Z+8, r24	; 0x08
    1014:	81 85       	ldd	r24, Z+9	; 0x09
    1016:	80 68       	ori	r24, 0x80	; 128
    1018:	81 87       	std	Z+9, r24	; 0x09
		break;
    101a:	41 c1       	rjmp	.+642    	; 0x129e <__stack+0x99f>
		
		case 4:
			pic[6][8] = 0X07;		pic[6][9]=pic[6][9] | 0X80;
    101c:	fa 01       	movw	r30, r20
    101e:	e0 5a       	subi	r30, 0xA0	; 160
    1020:	ff 4f       	sbci	r31, 0xFF	; 255
    1022:	87 e0       	ldi	r24, 0x07	; 7
    1024:	80 87       	std	Z+8, r24	; 0x08
    1026:	81 85       	ldd	r24, Z+9	; 0x09
    1028:	80 68       	ori	r24, 0x80	; 128
    102a:	81 87       	std	Z+9, r24	; 0x09
			pic[7][8] = 0X0F;		pic[7][9]=pic[7][9] | 0X80;
    102c:	70 96       	adiw	r30, 0x10	; 16
    102e:	8f e0       	ldi	r24, 0x0F	; 15
    1030:	80 87       	std	Z+8, r24	; 0x08
    1032:	81 85       	ldd	r24, Z+9	; 0x09
    1034:	80 68       	ori	r24, 0x80	; 128
    1036:	81 87       	std	Z+9, r24	; 0x09
			pic[8][8] = 0X1D;		pic[8][9]=pic[8][9] | 0X80;
    1038:	70 96       	adiw	r30, 0x10	; 16
    103a:	8d e1       	ldi	r24, 0x1D	; 29
    103c:	80 87       	std	Z+8, r24	; 0x08
    103e:	81 85       	ldd	r24, Z+9	; 0x09
    1040:	80 68       	ori	r24, 0x80	; 128
    1042:	81 87       	std	Z+9, r24	; 0x09
			pic[9][8] = 0X39;		pic[9][9]=pic[9][9] | 0X80;
    1044:	70 96       	adiw	r30, 0x10	; 16
    1046:	89 e3       	ldi	r24, 0x39	; 57
    1048:	80 87       	std	Z+8, r24	; 0x08
    104a:	81 85       	ldd	r24, Z+9	; 0x09
    104c:	80 68       	ori	r24, 0x80	; 128
    104e:	81 87       	std	Z+9, r24	; 0x09
			pic[10][8] = 0X71;		pic[10][9]=pic[10][9] | 0X80;
    1050:	70 96       	adiw	r30, 0x10	; 16
    1052:	81 e7       	ldi	r24, 0x71	; 113
    1054:	80 87       	std	Z+8, r24	; 0x08
    1056:	81 85       	ldd	r24, Z+9	; 0x09
    1058:	80 68       	ori	r24, 0x80	; 128
    105a:	81 87       	std	Z+9, r24	; 0x09
			pic[11][8] = 0X61;		pic[11][9]=pic[11][9] | 0X80;
    105c:	70 96       	adiw	r30, 0x10	; 16
    105e:	81 e6       	ldi	r24, 0x61	; 97
    1060:	80 87       	std	Z+8, r24	; 0x08
    1062:	81 85       	ldd	r24, Z+9	; 0x09
    1064:	80 68       	ori	r24, 0x80	; 128
    1066:	81 87       	std	Z+9, r24	; 0x09
			pic[12][8] = 0X7F;		pic[12][9]=pic[12][9] | 0XE0;
    1068:	70 96       	adiw	r30, 0x10	; 16
    106a:	8f e7       	ldi	r24, 0x7F	; 127
    106c:	80 87       	std	Z+8, r24	; 0x08
    106e:	91 85       	ldd	r25, Z+9	; 0x09
    1070:	90 6e       	ori	r25, 0xE0	; 224
    1072:	91 87       	std	Z+9, r25	; 0x09
			pic[13][8] = 0X7F;		pic[13][9]=pic[13][9] | 0XE0;
    1074:	70 96       	adiw	r30, 0x10	; 16
    1076:	80 87       	std	Z+8, r24	; 0x08
    1078:	81 85       	ldd	r24, Z+9	; 0x09
    107a:	80 6e       	ori	r24, 0xE0	; 224
    107c:	81 87       	std	Z+9, r24	; 0x09
			pic[14][8] = 0X01;		pic[14][9]=pic[14][9] | 0X80;
    107e:	70 96       	adiw	r30, 0x10	; 16
    1080:	81 e0       	ldi	r24, 0x01	; 1
    1082:	80 87       	std	Z+8, r24	; 0x08
    1084:	91 85       	ldd	r25, Z+9	; 0x09
    1086:	90 68       	ori	r25, 0x80	; 128
    1088:	91 87       	std	Z+9, r25	; 0x09
			pic[15][8] = 0X01;		pic[15][9]=pic[15][9] | 0X80;
    108a:	70 96       	adiw	r30, 0x10	; 16
    108c:	80 87       	std	Z+8, r24	; 0x08
    108e:	81 85       	ldd	r24, Z+9	; 0x09
    1090:	80 68       	ori	r24, 0x80	; 128
    1092:	81 87       	std	Z+9, r24	; 0x09
		break;
    1094:	04 c1       	rjmp	.+520    	; 0x129e <__stack+0x99f>
		
		case 5:
			pic[6][8] = 0X7F;		pic[6][9]=pic[6][9] | 0XE0;
    1096:	fa 01       	movw	r30, r20
    1098:	e0 5a       	subi	r30, 0xA0	; 160
    109a:	ff 4f       	sbci	r31, 0xFF	; 255
    109c:	8f e7       	ldi	r24, 0x7F	; 127
    109e:	80 87       	std	Z+8, r24	; 0x08
    10a0:	91 85       	ldd	r25, Z+9	; 0x09
    10a2:	90 6e       	ori	r25, 0xE0	; 224
    10a4:	91 87       	std	Z+9, r25	; 0x09
			pic[7][8] = 0X7F;		pic[7][9]=pic[7][9] | 0XE0;
    10a6:	70 96       	adiw	r30, 0x10	; 16
    10a8:	80 87       	std	Z+8, r24	; 0x08
    10aa:	91 85       	ldd	r25, Z+9	; 0x09
    10ac:	90 6e       	ori	r25, 0xE0	; 224
    10ae:	91 87       	std	Z+9, r25	; 0x09
			pic[8][8] = 0X60;		pic[8][9]=pic[8][9] | 0X00;
    10b0:	90 e6       	ldi	r25, 0x60	; 96
    10b2:	70 96       	adiw	r30, 0x10	; 16
    10b4:	90 87       	std	Z+8, r25	; 0x08
			pic[9][8] = 0X60;		pic[9][9]=pic[9][9] | 0X00;
    10b6:	70 96       	adiw	r30, 0x10	; 16
    10b8:	90 87       	std	Z+8, r25	; 0x08
			pic[10][8] = 0X7F;		pic[10][9]=pic[10][9] | 0X80;
    10ba:	70 96       	adiw	r30, 0x10	; 16
    10bc:	80 87       	std	Z+8, r24	; 0x08
    10be:	91 85       	ldd	r25, Z+9	; 0x09
    10c0:	90 68       	ori	r25, 0x80	; 128
    10c2:	91 87       	std	Z+9, r25	; 0x09
			pic[11][8] = 0X7F;		pic[11][9]=pic[11][9] | 0XC0;
    10c4:	70 96       	adiw	r30, 0x10	; 16
    10c6:	80 87       	std	Z+8, r24	; 0x08
    10c8:	91 85       	ldd	r25, Z+9	; 0x09
    10ca:	90 6c       	ori	r25, 0xC0	; 192
    10cc:	91 87       	std	Z+9, r25	; 0x09
			pic[12][8] = 0X00;		pic[12][9]=pic[12][9] | 0X60;
    10ce:	70 96       	adiw	r30, 0x10	; 16
    10d0:	10 86       	std	Z+8, r1	; 0x08
    10d2:	91 85       	ldd	r25, Z+9	; 0x09
    10d4:	90 66       	ori	r25, 0x60	; 96
    10d6:	91 87       	std	Z+9, r25	; 0x09
			pic[13][8] = 0X00;		pic[13][9]=pic[13][9] | 0X60;
    10d8:	70 96       	adiw	r30, 0x10	; 16
    10da:	10 86       	std	Z+8, r1	; 0x08
    10dc:	91 85       	ldd	r25, Z+9	; 0x09
    10de:	90 66       	ori	r25, 0x60	; 96
    10e0:	91 87       	std	Z+9, r25	; 0x09
			pic[14][8] = 0X7F;		pic[14][9]=pic[14][9] | 0XC0;
    10e2:	70 96       	adiw	r30, 0x10	; 16
    10e4:	80 87       	std	Z+8, r24	; 0x08
    10e6:	91 85       	ldd	r25, Z+9	; 0x09
    10e8:	90 6c       	ori	r25, 0xC0	; 192
    10ea:	91 87       	std	Z+9, r25	; 0x09
			pic[15][8] = 0X7F;		pic[15][9]=pic[15][9] | 0X80;
    10ec:	70 96       	adiw	r30, 0x10	; 16
    10ee:	80 87       	std	Z+8, r24	; 0x08
    10f0:	81 85       	ldd	r24, Z+9	; 0x09
    10f2:	80 68       	ori	r24, 0x80	; 128
    10f4:	81 87       	std	Z+9, r24	; 0x09
		break;
    10f6:	d3 c0       	rjmp	.+422    	; 0x129e <__stack+0x99f>
		
		case 6:
			pic[6][8] = 0X1F;		pic[6][9]=pic[6][9] | 0XE0;
    10f8:	fa 01       	movw	r30, r20
    10fa:	e0 5a       	subi	r30, 0xA0	; 160
    10fc:	ff 4f       	sbci	r31, 0xFF	; 255
    10fe:	9f e1       	ldi	r25, 0x1F	; 31
    1100:	90 87       	std	Z+8, r25	; 0x08
    1102:	81 85       	ldd	r24, Z+9	; 0x09
    1104:	80 6e       	ori	r24, 0xE0	; 224
    1106:	81 87       	std	Z+9, r24	; 0x09
			pic[7][8] = 0X3F;		pic[7][9]=pic[7][9] | 0XE0;
    1108:	70 96       	adiw	r30, 0x10	; 16
    110a:	2f e3       	ldi	r18, 0x3F	; 63
    110c:	20 87       	std	Z+8, r18	; 0x08
    110e:	81 85       	ldd	r24, Z+9	; 0x09
    1110:	80 6e       	ori	r24, 0xE0	; 224
    1112:	81 87       	std	Z+9, r24	; 0x09
			pic[8][8] = 0X60;		pic[8][9]=pic[8][9] | 0X00;
    1114:	80 e6       	ldi	r24, 0x60	; 96
    1116:	70 96       	adiw	r30, 0x10	; 16
    1118:	80 87       	std	Z+8, r24	; 0x08
			pic[9][8] = 0X60;		pic[9][9]=pic[9][9] | 0X00;
    111a:	70 96       	adiw	r30, 0x10	; 16
    111c:	80 87       	std	Z+8, r24	; 0x08
			pic[10][8] = 0X7F;		pic[10][9]=pic[10][9] | 0X80;
    111e:	70 96       	adiw	r30, 0x10	; 16
    1120:	3f e7       	ldi	r19, 0x7F	; 127
    1122:	30 87       	std	Z+8, r19	; 0x08
    1124:	61 85       	ldd	r22, Z+9	; 0x09
    1126:	60 68       	ori	r22, 0x80	; 128
    1128:	61 87       	std	Z+9, r22	; 0x09
			pic[11][8] = 0X7F;		pic[11][9]=pic[11][9] | 0XC0;
    112a:	70 96       	adiw	r30, 0x10	; 16
    112c:	30 87       	std	Z+8, r19	; 0x08
    112e:	31 85       	ldd	r19, Z+9	; 0x09
    1130:	30 6c       	ori	r19, 0xC0	; 192
    1132:	31 87       	std	Z+9, r19	; 0x09
			pic[12][8] = 0X60;		pic[12][9]=pic[12][9] | 0X60;
    1134:	70 96       	adiw	r30, 0x10	; 16
    1136:	80 87       	std	Z+8, r24	; 0x08
    1138:	31 85       	ldd	r19, Z+9	; 0x09
    113a:	30 66       	ori	r19, 0x60	; 96
    113c:	31 87       	std	Z+9, r19	; 0x09
			pic[13][8] = 0X60;		pic[13][9]=pic[13][9] | 0X60;
    113e:	70 96       	adiw	r30, 0x10	; 16
    1140:	80 87       	std	Z+8, r24	; 0x08
    1142:	81 85       	ldd	r24, Z+9	; 0x09
    1144:	80 66       	ori	r24, 0x60	; 96
    1146:	81 87       	std	Z+9, r24	; 0x09
			pic[14][8] = 0X3F;		pic[14][9]=pic[14][9] | 0XC0;
    1148:	70 96       	adiw	r30, 0x10	; 16
    114a:	20 87       	std	Z+8, r18	; 0x08
    114c:	81 85       	ldd	r24, Z+9	; 0x09
    114e:	80 6c       	ori	r24, 0xC0	; 192
    1150:	81 87       	std	Z+9, r24	; 0x09
			pic[15][8] = 0X1F;		pic[15][9]=pic[15][9] | 0X80;
    1152:	70 96       	adiw	r30, 0x10	; 16
    1154:	90 87       	std	Z+8, r25	; 0x08
    1156:	81 85       	ldd	r24, Z+9	; 0x09
    1158:	80 68       	ori	r24, 0x80	; 128
    115a:	81 87       	std	Z+9, r24	; 0x09
		break;
    115c:	a0 c0       	rjmp	.+320    	; 0x129e <__stack+0x99f>
		
		case 7:
			pic[6][8] = 0X7F;		pic[6][9]=pic[6][9] | 0XE0;
    115e:	fa 01       	movw	r30, r20
    1160:	e0 5a       	subi	r30, 0xA0	; 160
    1162:	ff 4f       	sbci	r31, 0xFF	; 255
    1164:	8f e7       	ldi	r24, 0x7F	; 127
    1166:	80 87       	std	Z+8, r24	; 0x08
    1168:	91 85       	ldd	r25, Z+9	; 0x09
    116a:	90 6e       	ori	r25, 0xE0	; 224
    116c:	91 87       	std	Z+9, r25	; 0x09
			pic[7][8] = 0X7F;		pic[7][9]=pic[7][9] | 0XE0;
    116e:	70 96       	adiw	r30, 0x10	; 16
    1170:	80 87       	std	Z+8, r24	; 0x08
    1172:	81 85       	ldd	r24, Z+9	; 0x09
    1174:	80 6e       	ori	r24, 0xE0	; 224
    1176:	81 87       	std	Z+9, r24	; 0x09
			pic[8][8] = 0X00;		pic[8][9]=pic[8][9] | 0X60;
    1178:	70 96       	adiw	r30, 0x10	; 16
    117a:	10 86       	std	Z+8, r1	; 0x08
    117c:	81 85       	ldd	r24, Z+9	; 0x09
    117e:	80 66       	ori	r24, 0x60	; 96
    1180:	81 87       	std	Z+9, r24	; 0x09
			pic[9][8] = 0X00;		pic[9][9]=pic[9][9] | 0XE0;
    1182:	70 96       	adiw	r30, 0x10	; 16
    1184:	10 86       	std	Z+8, r1	; 0x08
    1186:	81 85       	ldd	r24, Z+9	; 0x09
    1188:	80 6e       	ori	r24, 0xE0	; 224
    118a:	81 87       	std	Z+9, r24	; 0x09
			pic[10][8] = 0X01;		pic[10][9]=pic[10][9] | 0XC0;
    118c:	70 96       	adiw	r30, 0x10	; 16
    118e:	81 e0       	ldi	r24, 0x01	; 1
    1190:	80 87       	std	Z+8, r24	; 0x08
    1192:	81 85       	ldd	r24, Z+9	; 0x09
    1194:	80 6c       	ori	r24, 0xC0	; 192
    1196:	81 87       	std	Z+9, r24	; 0x09
			pic[11][8] = 0X03;		pic[11][9]=pic[11][9] | 0X80;
    1198:	70 96       	adiw	r30, 0x10	; 16
    119a:	83 e0       	ldi	r24, 0x03	; 3
    119c:	80 87       	std	Z+8, r24	; 0x08
    119e:	81 85       	ldd	r24, Z+9	; 0x09
    11a0:	80 68       	ori	r24, 0x80	; 128
    11a2:	81 87       	std	Z+9, r24	; 0x09
			pic[12][8] = 0X07;		pic[12][9]=pic[12][9] | 0X00;
    11a4:	87 e0       	ldi	r24, 0x07	; 7
    11a6:	70 96       	adiw	r30, 0x10	; 16
    11a8:	80 87       	std	Z+8, r24	; 0x08
			pic[13][8] = 0X0E;		pic[13][9]=pic[13][9] | 0X00;
    11aa:	8e e0       	ldi	r24, 0x0E	; 14
    11ac:	70 96       	adiw	r30, 0x10	; 16
    11ae:	80 87       	std	Z+8, r24	; 0x08
			pic[14][8] = 0X1C;		pic[14][9]=pic[14][9] | 0X00;
    11b0:	8c e1       	ldi	r24, 0x1C	; 28
    11b2:	70 96       	adiw	r30, 0x10	; 16
    11b4:	80 87       	std	Z+8, r24	; 0x08
			pic[15][8] = 0X18;		pic[15][9]=pic[15][9] | 0X00;
    11b6:	88 e1       	ldi	r24, 0x18	; 24
    11b8:	70 96       	adiw	r30, 0x10	; 16
    11ba:	80 87       	std	Z+8, r24	; 0x08
		break;
    11bc:	70 c0       	rjmp	.+224    	; 0x129e <__stack+0x99f>
		
		case 8:
			pic[6][8] = 0X1F;		pic[6][9]=pic[6][9] | 0X80;
    11be:	fa 01       	movw	r30, r20
    11c0:	e0 5a       	subi	r30, 0xA0	; 160
    11c2:	ff 4f       	sbci	r31, 0xFF	; 255
    11c4:	8f e1       	ldi	r24, 0x1F	; 31
    11c6:	80 87       	std	Z+8, r24	; 0x08
    11c8:	91 85       	ldd	r25, Z+9	; 0x09
    11ca:	90 68       	ori	r25, 0x80	; 128
    11cc:	91 87       	std	Z+9, r25	; 0x09
			pic[7][8] = 0X3F;		pic[7][9]=pic[7][9] | 0XC0;
    11ce:	70 96       	adiw	r30, 0x10	; 16
    11d0:	2f e3       	ldi	r18, 0x3F	; 63
    11d2:	20 87       	std	Z+8, r18	; 0x08
    11d4:	91 85       	ldd	r25, Z+9	; 0x09
    11d6:	90 6c       	ori	r25, 0xC0	; 192
    11d8:	91 87       	std	Z+9, r25	; 0x09
			pic[8][8] = 0X60;		pic[8][9]=pic[8][9] | 0X60;
    11da:	70 96       	adiw	r30, 0x10	; 16
    11dc:	90 e6       	ldi	r25, 0x60	; 96
    11de:	90 87       	std	Z+8, r25	; 0x08
    11e0:	31 85       	ldd	r19, Z+9	; 0x09
    11e2:	30 66       	ori	r19, 0x60	; 96
    11e4:	31 87       	std	Z+9, r19	; 0x09
			pic[9][8] = 0X60;		pic[9][9]=pic[9][9] | 0X60;
    11e6:	70 96       	adiw	r30, 0x10	; 16
    11e8:	90 87       	std	Z+8, r25	; 0x08
    11ea:	31 85       	ldd	r19, Z+9	; 0x09
    11ec:	30 66       	ori	r19, 0x60	; 96
    11ee:	31 87       	std	Z+9, r19	; 0x09
			pic[10][8] = 0X1F;		pic[10][9]=pic[10][9] | 0X80;
    11f0:	70 96       	adiw	r30, 0x10	; 16
    11f2:	80 87       	std	Z+8, r24	; 0x08
    11f4:	31 85       	ldd	r19, Z+9	; 0x09
    11f6:	30 68       	ori	r19, 0x80	; 128
    11f8:	31 87       	std	Z+9, r19	; 0x09
			pic[11][8] = 0X1F;		pic[11][9]=pic[11][9] | 0X80;
    11fa:	70 96       	adiw	r30, 0x10	; 16
    11fc:	80 87       	std	Z+8, r24	; 0x08
    11fe:	31 85       	ldd	r19, Z+9	; 0x09
    1200:	30 68       	ori	r19, 0x80	; 128
    1202:	31 87       	std	Z+9, r19	; 0x09
			pic[12][8] = 0X60;		pic[12][9]=pic[12][9] | 0X60;
    1204:	70 96       	adiw	r30, 0x10	; 16
    1206:	90 87       	std	Z+8, r25	; 0x08
    1208:	31 85       	ldd	r19, Z+9	; 0x09
    120a:	30 66       	ori	r19, 0x60	; 96
    120c:	31 87       	std	Z+9, r19	; 0x09
			pic[13][8] = 0X60;		pic[13][9]=pic[13][9] | 0X60;
    120e:	70 96       	adiw	r30, 0x10	; 16
    1210:	90 87       	std	Z+8, r25	; 0x08
    1212:	91 85       	ldd	r25, Z+9	; 0x09
    1214:	90 66       	ori	r25, 0x60	; 96
    1216:	91 87       	std	Z+9, r25	; 0x09
			pic[14][8] = 0X3F;		pic[14][9]=pic[14][9] | 0XC0;
    1218:	70 96       	adiw	r30, 0x10	; 16
    121a:	20 87       	std	Z+8, r18	; 0x08
    121c:	91 85       	ldd	r25, Z+9	; 0x09
    121e:	90 6c       	ori	r25, 0xC0	; 192
    1220:	91 87       	std	Z+9, r25	; 0x09
			pic[15][8] = 0X1F;		pic[15][9]=pic[15][9] | 0X80;
    1222:	70 96       	adiw	r30, 0x10	; 16
    1224:	80 87       	std	Z+8, r24	; 0x08
    1226:	81 85       	ldd	r24, Z+9	; 0x09
    1228:	80 68       	ori	r24, 0x80	; 128
    122a:	81 87       	std	Z+9, r24	; 0x09
		break;
    122c:	38 c0       	rjmp	.+112    	; 0x129e <__stack+0x99f>
		
		case 9:
			pic[6][8] = 0X1F;		pic[6][9]=pic[6][9] | 0X80;
    122e:	fa 01       	movw	r30, r20
    1230:	e0 5a       	subi	r30, 0xA0	; 160
    1232:	ff 4f       	sbci	r31, 0xFF	; 255
    1234:	9f e1       	ldi	r25, 0x1F	; 31
    1236:	90 87       	std	Z+8, r25	; 0x08
    1238:	81 85       	ldd	r24, Z+9	; 0x09
    123a:	80 68       	ori	r24, 0x80	; 128
    123c:	81 87       	std	Z+9, r24	; 0x09
			pic[7][8] = 0X3F;		pic[7][9]=pic[7][9] | 0XC0;
    123e:	70 96       	adiw	r30, 0x10	; 16
    1240:	8f e3       	ldi	r24, 0x3F	; 63
    1242:	80 87       	std	Z+8, r24	; 0x08
    1244:	21 85       	ldd	r18, Z+9	; 0x09
    1246:	20 6c       	ori	r18, 0xC0	; 192
    1248:	21 87       	std	Z+9, r18	; 0x09
			pic[8][8] = 0X60;		pic[8][9]=pic[8][9] | 0X60;
    124a:	70 96       	adiw	r30, 0x10	; 16
    124c:	20 e6       	ldi	r18, 0x60	; 96
    124e:	20 87       	std	Z+8, r18	; 0x08
    1250:	31 85       	ldd	r19, Z+9	; 0x09
    1252:	30 66       	ori	r19, 0x60	; 96
    1254:	31 87       	std	Z+9, r19	; 0x09
			pic[9][8] = 0X60;		pic[9][9]=pic[9][9] | 0X60;
    1256:	70 96       	adiw	r30, 0x10	; 16
    1258:	20 87       	std	Z+8, r18	; 0x08
    125a:	21 85       	ldd	r18, Z+9	; 0x09
    125c:	20 66       	ori	r18, 0x60	; 96
    125e:	21 87       	std	Z+9, r18	; 0x09
			pic[10][8] = 0X3F;		pic[10][9]=pic[10][9] | 0XE0;
    1260:	70 96       	adiw	r30, 0x10	; 16
    1262:	80 87       	std	Z+8, r24	; 0x08
    1264:	21 85       	ldd	r18, Z+9	; 0x09
    1266:	20 6e       	ori	r18, 0xE0	; 224
    1268:	21 87       	std	Z+9, r18	; 0x09
			pic[11][8] = 0X1F;		pic[11][9]=pic[11][9] | 0XE0;
    126a:	70 96       	adiw	r30, 0x10	; 16
    126c:	90 87       	std	Z+8, r25	; 0x08
    126e:	91 85       	ldd	r25, Z+9	; 0x09
    1270:	90 6e       	ori	r25, 0xE0	; 224
    1272:	91 87       	std	Z+9, r25	; 0x09
			pic[12][8] = 0X00;		pic[12][9]=pic[12][9] | 0X60;
    1274:	70 96       	adiw	r30, 0x10	; 16
    1276:	10 86       	std	Z+8, r1	; 0x08
    1278:	91 85       	ldd	r25, Z+9	; 0x09
    127a:	90 66       	ori	r25, 0x60	; 96
    127c:	91 87       	std	Z+9, r25	; 0x09
			pic[13][8] = 0X00;		pic[13][9]=pic[13][9] | 0X60;
    127e:	70 96       	adiw	r30, 0x10	; 16
    1280:	10 86       	std	Z+8, r1	; 0x08
    1282:	91 85       	ldd	r25, Z+9	; 0x09
    1284:	90 66       	ori	r25, 0x60	; 96
    1286:	91 87       	std	Z+9, r25	; 0x09
			pic[14][8] = 0X7F;		pic[14][9]=pic[14][9] | 0XC0;
    1288:	70 96       	adiw	r30, 0x10	; 16
    128a:	9f e7       	ldi	r25, 0x7F	; 127
    128c:	90 87       	std	Z+8, r25	; 0x08
    128e:	91 85       	ldd	r25, Z+9	; 0x09
    1290:	90 6c       	ori	r25, 0xC0	; 192
    1292:	91 87       	std	Z+9, r25	; 0x09
			pic[15][8] = 0X3F;		pic[15][9]=pic[15][9] | 0X80;
    1294:	70 96       	adiw	r30, 0x10	; 16
    1296:	80 87       	std	Z+8, r24	; 0x08
    1298:	81 85       	ldd	r24, Z+9	; 0x09
    129a:	80 68       	ori	r24, 0x80	; 128
    129c:	81 87       	std	Z+9, r24	; 0x09
		break;
	}
	
	Display_out(pic);
    129e:	ca 01       	movw	r24, r20
    12a0:	0e 94 3b 01 	call	0x276	; 0x276 <Display_out>
	
}
    12a4:	df 91       	pop	r29
    12a6:	cf 91       	pop	r28
    12a8:	1f 91       	pop	r17
    12aa:	0f 91       	pop	r16
    12ac:	08 95       	ret

000012ae <InitADC>:
unsigned int ReadADC(unsigned char ADCchannel);	//ADC2/3  &6/7 (x/y)


void InitADC()
{
	ADMUX |= (1<<REFS0);  // Select Vref=AVcc
    12ae:	ec e7       	ldi	r30, 0x7C	; 124
    12b0:	f0 e0       	ldi	r31, 0x00	; 0
    12b2:	80 81       	ld	r24, Z
    12b4:	80 64       	ori	r24, 0x40	; 64
    12b6:	80 83       	st	Z, r24
	ADCSRA |= (1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0)|(1<<ADEN); //set prescaller to 128 and enable ADC
    12b8:	ea e7       	ldi	r30, 0x7A	; 122
    12ba:	f0 e0       	ldi	r31, 0x00	; 0
    12bc:	80 81       	ld	r24, Z
    12be:	87 68       	ori	r24, 0x87	; 135
    12c0:	80 83       	st	Z, r24
    12c2:	08 95       	ret

000012c4 <ReadADC>:
}

unsigned int ReadADC(unsigned char ADCchannel)	
{
	ADMUX = (ADMUX & 0xF0) | (ADCchannel & 0x0F);  //select ADC channel with safety mask
    12c4:	ec e7       	ldi	r30, 0x7C	; 124
    12c6:	f0 e0       	ldi	r31, 0x00	; 0
    12c8:	90 81       	ld	r25, Z
    12ca:	8f 70       	andi	r24, 0x0F	; 15
    12cc:	90 7f       	andi	r25, 0xF0	; 240
    12ce:	98 2b       	or	r25, r24
    12d0:	90 83       	st	Z, r25
	ADCSRA |= (1<<ADSC);  //single conversion mode
    12d2:	ea e7       	ldi	r30, 0x7A	; 122
    12d4:	f0 e0       	ldi	r31, 0x00	; 0
    12d6:	80 81       	ld	r24, Z
    12d8:	80 64       	ori	r24, 0x40	; 64
    12da:	80 83       	st	Z, r24
	while( ADCSRA & (1<<ADSC) );  
    12dc:	80 81       	ld	r24, Z
    12de:	86 fd       	sbrc	r24, 6
    12e0:	fd cf       	rjmp	.-6      	; 0x12dc <ReadADC+0x18>
	return ADC; // wait until ADC conversion is complete
    12e2:	80 91 78 00 	lds	r24, 0x0078
    12e6:	90 91 79 00 	lds	r25, 0x0079
}
    12ea:	08 95       	ret

000012ec <transmiter>:
// Version:	 1.1
//////////////////////////////////////////

void transmiter(char mode, char led){
	
		 data_array[0] = mode;
    12ec:	80 93 15 05 	sts	0x0515, r24
		 data_array[1] = x1;
    12f0:	80 91 13 05 	lds	r24, 0x0513
    12f4:	80 93 16 05 	sts	0x0516, r24
		 data_array[2] = y2;
    12f8:	80 91 10 05 	lds	r24, 0x0510
    12fc:	80 93 17 05 	sts	0x0517, r24
		 data_array[3] = led;		//led
    1300:	60 93 18 05 	sts	0x0518, r22

		 nrf24_send(data_array);							/*Automatically goes to TX mode */
    1304:	85 e1       	ldi	r24, 0x15	; 21
    1306:	95 e0       	ldi	r25, 0x05	; 5
    1308:	0e 94 05 0b 	call	0x160a	; 0x160a <nrf24_send>
		 
		 while(nrf24_isSending());							/* Wait for transmission to end */
    130c:	0e 94 4e 0a 	call	0x149c	; 0x149c <nrf24_isSending>
    1310:	81 11       	cpse	r24, r1
    1312:	fc cf       	rjmp	.-8      	; 0x130c <transmiter+0x20>

		 temp = nrf24_lastMessageStatus();					/* Make analysis on last tranmission attempt */
    1314:	0e 94 56 0a 	call	0x14ac	; 0x14ac <nrf24_lastMessageStatus>
    1318:	80 93 14 05 	sts	0x0514, r24
		 
		 temp = nrf24_retransmissionCount();				/* Retranmission count indicates the tranmission quality */
    131c:	0e 94 4d 0b 	call	0x169a	; 0x169a <nrf24_retransmissionCount>
    1320:	80 93 14 05 	sts	0x0514, r24

		 nrf24_powerDown();									/* Or you might want to power down after TX */
    1324:	0e 94 2a 0b 	call	0x1654	; 0x1654 <nrf24_powerDown>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1328:	8f e3       	ldi	r24, 0x3F	; 63
    132a:	9c e9       	ldi	r25, 0x9C	; 156
    132c:	01 97       	sbiw	r24, 0x01	; 1
    132e:	f1 f7       	brne	.-4      	; 0x132c <transmiter+0x40>
    1330:	00 c0       	rjmp	.+0      	; 0x1332 <transmiter+0x46>
    1332:	00 00       	nop
    1334:	08 95       	ret

00001336 <main>:
	// Mode: Normal top=0xFF
	// OC0A output: Disconnected
	// OC0B output: Disconnected
	// Timer Period: 10,176 ms
	
	TCCR0A=0x00;            //(0<<COM0A1) | (0<<COM0A0) | (0<<COM0B1) | (0<<COM0B0) | (0<<WGM01) | (0<<WGM00);
    1336:	14 bc       	out	0x24, r1	; 36
	TCCR0B=0x05;            //(0<<WGM02) | (1<<CS02) | (0<<CS01) | (1<<CS00);		//CPU-TAKT/1024
    1338:	85 e0       	ldi	r24, 0x05	; 5
    133a:	85 bd       	out	0x25, r24	; 37
	TCNT0=0x00;
    133c:	16 bc       	out	0x26, r1	; 38

	// Timer/Counter 0 Interrupt(s) initialization
	//TIMSK0=(0<<OCIE0B) | (0<<OCIE0A) | (1<<TOIE0);							// Loest Timing Error aus

	// Global enable interrupts
	sei();																		
    133e:	78 94       	sei

	PORT_init();
    1340:	0e 94 71 00 	call	0xe2	; 0xe2 <PORT_init>
	nrf24_init();																// Funkmodul Initialisieren
    1344:	0e 94 03 0a 	call	0x1406	; 0x1406 <nrf24_init>
	nrf24_config(2,6);															// Den Chanel vom Funkmodul wählen und Anzahl der Byte zum übertragen angeben
    1348:	66 e0       	ldi	r22, 0x06	; 6
    134a:	82 e0       	ldi	r24, 0x02	; 2
    134c:	0e 94 c2 0a 	call	0x1584	; 0x1584 <nrf24_config>
	nrf24_tx_address(tx_address);												// Sendeadresse festlegen ( Muss mit empfängeradresse(rx) des anden geräts übereinstimmen)
    1350:	85 e0       	ldi	r24, 0x05	; 5
    1352:	91 e0       	ldi	r25, 0x01	; 1
    1354:	0e 94 8b 0b 	call	0x1716	; 0x1716 <nrf24_tx_address>
	nrf24_rx_address(rx_address);												// Empfangsadresse festlegen ( Muss mit sendeadresse(tx) des anden geräts übereinstimmen)
    1358:	80 e0       	ldi	r24, 0x00	; 0
    135a:	91 e0       	ldi	r25, 0x01	; 1
    135c:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <nrf24_rx_address>
	
	InitADC();
    1360:	0e 94 57 09 	call	0x12ae	; 0x12ae <InitADC>
	
	ssd1306_init();	//Init display
    1364:	0e 94 bb 00 	call	0x176	; 0x176 <ssd1306_init>
	
	
	
	while(1)
    {
		in = PIND^0xFF;					// liest taster ein
    1368:	89 b1       	in	r24, 0x09	; 9
    136a:	80 95       	com	r24
    136c:	80 93 0f 05 	sts	0x050F, r24
		joystick = (PINC & 0x03)^0x03;	//list joystick knöpfe ein
    1370:	96 b1       	in	r25, 0x06	; 6
    1372:	90 95       	com	r25
    1374:	93 70       	andi	r25, 0x03	; 3
    1376:	90 93 0a 05 	sts	0x050A, r25
		
		pos_flanken = in & ~ in_alt;	//	ermittelt die positive flanke von den tastern
    137a:	20 91 0e 05 	lds	r18, 0x050E
    137e:	92 2f       	mov	r25, r18
    1380:	90 95       	com	r25
    1382:	98 23       	and	r25, r24
    1384:	90 93 0d 05 	sts	0x050D, r25
		neg_flanken = ~in & in_alt;		//	ermittelt die negative flanke von den tastern
    1388:	38 2f       	mov	r19, r24
    138a:	30 95       	com	r19
    138c:	23 23       	and	r18, r19
    138e:	20 93 0c 05 	sts	0x050C, r18
		
		button = button ^ pos_flanken;	//	Speichert die positive flanke
    1392:	20 91 0b 05 	lds	r18, 0x050B
    1396:	92 27       	eor	r25, r18
    1398:	90 93 0b 05 	sts	0x050B, r25
		
		in_alt = in;		
    139c:	80 93 0e 05 	sts	0x050E, r24
		
		//	liest ADC ein
		//ADC2/3  &6/7 (x/y)
		y2=((unsigned char) (ReadADC(2)>>2));
    13a0:	82 e0       	ldi	r24, 0x02	; 2
    13a2:	0e 94 62 09 	call	0x12c4	; 0x12c4 <ReadADC>
    13a6:	96 95       	lsr	r25
    13a8:	87 95       	ror	r24
    13aa:	96 95       	lsr	r25
    13ac:	87 95       	ror	r24
    13ae:	80 93 10 05 	sts	0x0510, r24
		x2=((unsigned char) (ReadADC(3)>>2));
    13b2:	83 e0       	ldi	r24, 0x03	; 3
    13b4:	0e 94 62 09 	call	0x12c4	; 0x12c4 <ReadADC>
    13b8:	96 95       	lsr	r25
    13ba:	87 95       	ror	r24
    13bc:	96 95       	lsr	r25
    13be:	87 95       	ror	r24
    13c0:	80 93 11 05 	sts	0x0511, r24
		y1=((unsigned char) (ReadADC(6)>>2));
    13c4:	86 e0       	ldi	r24, 0x06	; 6
    13c6:	0e 94 62 09 	call	0x12c4	; 0x12c4 <ReadADC>
    13ca:	96 95       	lsr	r25
    13cc:	87 95       	ror	r24
    13ce:	96 95       	lsr	r25
    13d0:	87 95       	ror	r24
    13d2:	80 93 12 05 	sts	0x0512, r24
		x1=((unsigned char) (ReadADC(7)>>2));
    13d6:	87 e0       	ldi	r24, 0x07	; 7
    13d8:	0e 94 62 09 	call	0x12c4	; 0x12c4 <ReadADC>
    13dc:	96 95       	lsr	r25
    13de:	87 95       	ror	r24
    13e0:	96 95       	lsr	r25
    13e2:	87 95       	ror	r24
    13e4:	80 93 13 05 	sts	0x0513, r24
		
		//	giebt auf das Display aus
		Ausgabe(button,y2,car_icon);
    13e8:	60 91 10 05 	lds	r22, 0x0510
    13ec:	70 e0       	ldi	r23, 0x00	; 0
    13ee:	4a e0       	ldi	r20, 0x0A	; 10
    13f0:	51 e0       	ldi	r21, 0x01	; 1
    13f2:	80 91 0b 05 	lds	r24, 0x050B
    13f6:	0e 94 4d 02 	call	0x49a	; 0x49a <Ausgabe>
		
		//sendet schalter (led)
		transmiter(senden,button);
    13fa:	60 91 0b 05 	lds	r22, 0x050B
    13fe:	80 e0       	ldi	r24, 0x00	; 0
    1400:	0e 94 76 09 	call	0x12ec	; 0x12ec <transmiter>
    1404:	b1 cf       	rjmp	.-158    	; 0x1368 <main+0x32>

00001406 <nrf24_init>:
uint8_t payload_len;

/* init the hardware pins */
void nrf24_init() 
{
    nrf24_setupPins();
    1406:	0e 94 9b 0b 	call	0x1736	; 0x1736 <nrf24_setupPins>
    nrf24_ce_digitalWrite(LOW);
    140a:	80 e0       	ldi	r24, 0x00	; 0
    140c:	0e 94 a1 0b 	call	0x1742	; 0x1742 <nrf24_ce_digitalWrite>
    nrf24_csn_digitalWrite(HIGH);    
    1410:	81 e0       	ldi	r24, 0x01	; 1
    1412:	0e 94 a7 0b 	call	0x174e	; 0x174e <nrf24_csn_digitalWrite>
    1416:	08 95       	ret

00001418 <spi_transfer>:
    nrf24_configRegister(CONFIG,nrf24_CONFIG);
}

/* software spi routine */
uint8_t spi_transfer(uint8_t tx)
{
    1418:	ff 92       	push	r15
    141a:	0f 93       	push	r16
    141c:	1f 93       	push	r17
    141e:	cf 93       	push	r28
    1420:	df 93       	push	r29
    1422:	08 2f       	mov	r16, r24
    uint8_t i = 0;
    uint8_t rx = 0;    

    nrf24_sck_digitalWrite(LOW);
    1424:	80 e0       	ldi	r24, 0x00	; 0
    1426:	0e 94 ad 0b 	call	0x175a	; 0x175a <nrf24_sck_digitalWrite>
    142a:	c7 e0       	ldi	r28, 0x07	; 7
    142c:	d0 e0       	ldi	r29, 0x00	; 0

/* software spi routine */
uint8_t spi_transfer(uint8_t tx)
{
    uint8_t i = 0;
    uint8_t rx = 0;    
    142e:	f1 2c       	mov	r15, r1
    nrf24_sck_digitalWrite(LOW);

    for(i=0;i<8;i++)
    {

        if(tx & (1<<(7-i)))
    1430:	10 e0       	ldi	r17, 0x00	; 0
    1432:	98 01       	movw	r18, r16
    1434:	0c 2e       	mov	r0, r28
    1436:	02 c0       	rjmp	.+4      	; 0x143c <spi_transfer+0x24>
    1438:	35 95       	asr	r19
    143a:	27 95       	ror	r18
    143c:	0a 94       	dec	r0
    143e:	e2 f7       	brpl	.-8      	; 0x1438 <spi_transfer+0x20>
    1440:	20 ff       	sbrs	r18, 0
    1442:	04 c0       	rjmp	.+8      	; 0x144c <spi_transfer+0x34>
        {
            nrf24_mosi_digitalWrite(HIGH);            
    1444:	81 e0       	ldi	r24, 0x01	; 1
    1446:	0e 94 b3 0b 	call	0x1766	; 0x1766 <nrf24_mosi_digitalWrite>
    144a:	03 c0       	rjmp	.+6      	; 0x1452 <spi_transfer+0x3a>
        }
        else
        {
            nrf24_mosi_digitalWrite(LOW);
    144c:	80 e0       	ldi	r24, 0x00	; 0
    144e:	0e 94 b3 0b 	call	0x1766	; 0x1766 <nrf24_mosi_digitalWrite>
        }

        nrf24_sck_digitalWrite(HIGH);        
    1452:	81 e0       	ldi	r24, 0x01	; 1
    1454:	0e 94 ad 0b 	call	0x175a	; 0x175a <nrf24_sck_digitalWrite>

        rx = rx << 1;
    1458:	ff 0c       	add	r15, r15
        if(nrf24_miso_digitalRead())
    145a:	0e 94 b9 0b 	call	0x1772	; 0x1772 <nrf24_miso_digitalRead>
    145e:	88 23       	and	r24, r24
    1460:	19 f0       	breq	.+6      	; 0x1468 <spi_transfer+0x50>
        {
            rx |= 0x01;
    1462:	8f 2d       	mov	r24, r15
    1464:	81 60       	ori	r24, 0x01	; 1
    1466:	f8 2e       	mov	r15, r24
        }

        nrf24_sck_digitalWrite(LOW);                
    1468:	80 e0       	ldi	r24, 0x00	; 0
    146a:	0e 94 ad 0b 	call	0x175a	; 0x175a <nrf24_sck_digitalWrite>
    146e:	21 97       	sbiw	r28, 0x01	; 1
    1470:	00 f7       	brcc	.-64     	; 0x1432 <spi_transfer+0x1a>

    }

    return rx;
}
    1472:	8f 2d       	mov	r24, r15
    1474:	df 91       	pop	r29
    1476:	cf 91       	pop	r28
    1478:	1f 91       	pop	r17
    147a:	0f 91       	pop	r16
    147c:	ff 90       	pop	r15
    147e:	08 95       	ret

00001480 <nrf24_getStatus>:
    return 1; /* true */

}

uint8_t nrf24_getStatus()
{
    1480:	cf 93       	push	r28
    uint8_t rv;
    nrf24_csn_digitalWrite(LOW);
    1482:	80 e0       	ldi	r24, 0x00	; 0
    1484:	0e 94 a7 0b 	call	0x174e	; 0x174e <nrf24_csn_digitalWrite>
    rv = spi_transfer(NOP);
    1488:	8f ef       	ldi	r24, 0xFF	; 255
    148a:	0e 94 0c 0a 	call	0x1418	; 0x1418 <spi_transfer>
    148e:	c8 2f       	mov	r28, r24
    nrf24_csn_digitalWrite(HIGH);
    1490:	81 e0       	ldi	r24, 0x01	; 1
    1492:	0e 94 a7 0b 	call	0x174e	; 0x174e <nrf24_csn_digitalWrite>
    return rv;
}
    1496:	8c 2f       	mov	r24, r28
    1498:	cf 91       	pop	r28
    149a:	08 95       	ret

0000149c <nrf24_isSending>:
uint8_t nrf24_isSending()
{
    uint8_t status;

    /* read the current status */
    status = nrf24_getStatus();
    149c:	0e 94 40 0a 	call	0x1480	; 0x1480 <nrf24_getStatus>
                
    /* if sending successful (TX_DS) or max retries exceded (MAX_RT). */
    if((status & ((1 << TX_DS)  | (1 << MAX_RT))))
    14a0:	98 2f       	mov	r25, r24
    14a2:	90 73       	andi	r25, 0x30	; 48
    14a4:	81 e0       	ldi	r24, 0x01	; 1
    14a6:	09 f0       	breq	.+2      	; 0x14aa <nrf24_isSending+0xe>
    14a8:	80 e0       	ldi	r24, 0x00	; 0
        return 0; /* false */
    }

    return 1; /* true */

}
    14aa:	08 95       	ret

000014ac <nrf24_lastMessageStatus>:

uint8_t nrf24_lastMessageStatus()
{
    uint8_t rv;

    rv = nrf24_getStatus();
    14ac:	0e 94 40 0a 	call	0x1480	; 0x1480 <nrf24_getStatus>

    /* Transmission went OK */
    if((rv & ((1 << TX_DS))))
    14b0:	85 fd       	sbrc	r24, 5
    14b2:	04 c0       	rjmp	.+8      	; 0x14bc <nrf24_lastMessageStatus+0x10>
    {
        return NRF24_TRANSMISSON_OK;
    }
    /* Maximum retransmission count is reached */
    /* Last message probably went missing ... */
    else if((rv & ((1 << MAX_RT))))
    14b4:	84 ff       	sbrs	r24, 4
    14b6:	04 c0       	rjmp	.+8      	; 0x14c0 <nrf24_lastMessageStatus+0x14>
    {
        return NRF24_MESSAGE_LOST;
    14b8:	81 e0       	ldi	r24, 0x01	; 1
    14ba:	08 95       	ret
    rv = nrf24_getStatus();

    /* Transmission went OK */
    if((rv & ((1 << TX_DS))))
    {
        return NRF24_TRANSMISSON_OK;
    14bc:	80 e0       	ldi	r24, 0x00	; 0
    14be:	08 95       	ret
        return NRF24_MESSAGE_LOST;
    }  
    /* Probably still sending ... */
    else
    {
        return 0xFF;
    14c0:	8f ef       	ldi	r24, 0xFF	; 255
    }
}
    14c2:	08 95       	ret

000014c4 <nrf24_transferSync>:
    return rx;
}

/* send and receive multiple bytes over SPI */
void nrf24_transferSync(uint8_t* dataout,uint8_t* datain,uint8_t len)
{
    14c4:	ef 92       	push	r14
    14c6:	ff 92       	push	r15
    14c8:	0f 93       	push	r16
    14ca:	1f 93       	push	r17
    14cc:	cf 93       	push	r28
    14ce:	df 93       	push	r29
    14d0:	e4 2e       	mov	r14, r20
    uint8_t i;

    for(i=0;i<len;i++)
    14d2:	44 23       	and	r20, r20
    14d4:	71 f0       	breq	.+28     	; 0x14f2 <nrf24_transferSync+0x2e>
    14d6:	08 2f       	mov	r16, r24
    14d8:	19 2f       	mov	r17, r25
    14da:	c6 2f       	mov	r28, r22
    14dc:	d7 2f       	mov	r29, r23
    14de:	f1 2c       	mov	r15, r1
    {
        datain[i] = spi_transfer(dataout[i]);
    14e0:	f8 01       	movw	r30, r16
    14e2:	81 91       	ld	r24, Z+
    14e4:	8f 01       	movw	r16, r30
    14e6:	0e 94 0c 0a 	call	0x1418	; 0x1418 <spi_transfer>
    14ea:	89 93       	st	Y+, r24
/* send and receive multiple bytes over SPI */
void nrf24_transferSync(uint8_t* dataout,uint8_t* datain,uint8_t len)
{
    uint8_t i;

    for(i=0;i<len;i++)
    14ec:	f3 94       	inc	r15
    14ee:	fe 10       	cpse	r15, r14
    14f0:	f7 cf       	rjmp	.-18     	; 0x14e0 <nrf24_transferSync+0x1c>
    {
        datain[i] = spi_transfer(dataout[i]);
    }

}
    14f2:	df 91       	pop	r29
    14f4:	cf 91       	pop	r28
    14f6:	1f 91       	pop	r17
    14f8:	0f 91       	pop	r16
    14fa:	ff 90       	pop	r15
    14fc:	ef 90       	pop	r14
    14fe:	08 95       	ret

00001500 <nrf24_transmitSync>:

/* send multiple bytes over SPI */
void nrf24_transmitSync(uint8_t* dataout,uint8_t len)
{
    1500:	0f 93       	push	r16
    1502:	1f 93       	push	r17
    1504:	cf 93       	push	r28
    1506:	df 93       	push	r29
    1508:	06 2f       	mov	r16, r22
    uint8_t i;
    
    for(i=0;i<len;i++)
    150a:	66 23       	and	r22, r22
    150c:	49 f0       	breq	.+18     	; 0x1520 <nrf24_transmitSync+0x20>
    150e:	c8 2f       	mov	r28, r24
    1510:	d9 2f       	mov	r29, r25
    1512:	10 e0       	ldi	r17, 0x00	; 0
    {
        spi_transfer(dataout[i]);
    1514:	89 91       	ld	r24, Y+
    1516:	0e 94 0c 0a 	call	0x1418	; 0x1418 <spi_transfer>
/* send multiple bytes over SPI */
void nrf24_transmitSync(uint8_t* dataout,uint8_t len)
{
    uint8_t i;
    
    for(i=0;i<len;i++)
    151a:	1f 5f       	subi	r17, 0xFF	; 255
    151c:	10 13       	cpse	r17, r16
    151e:	fa cf       	rjmp	.-12     	; 0x1514 <nrf24_transmitSync+0x14>
    {
        spi_transfer(dataout[i]);
    }

}
    1520:	df 91       	pop	r29
    1522:	cf 91       	pop	r28
    1524:	1f 91       	pop	r17
    1526:	0f 91       	pop	r16
    1528:	08 95       	ret

0000152a <nrf24_configRegister>:

/* Clocks only one byte into the given nrf24 register */
void nrf24_configRegister(uint8_t reg, uint8_t value)
{
    152a:	cf 93       	push	r28
    152c:	df 93       	push	r29
    152e:	d8 2f       	mov	r29, r24
    1530:	c6 2f       	mov	r28, r22
    nrf24_csn_digitalWrite(LOW);
    1532:	80 e0       	ldi	r24, 0x00	; 0
    1534:	0e 94 a7 0b 	call	0x174e	; 0x174e <nrf24_csn_digitalWrite>
    spi_transfer(W_REGISTER | (REGISTER_MASK & reg));
    1538:	8d 2f       	mov	r24, r29
    153a:	8f 71       	andi	r24, 0x1F	; 31
    153c:	80 62       	ori	r24, 0x20	; 32
    153e:	0e 94 0c 0a 	call	0x1418	; 0x1418 <spi_transfer>
    spi_transfer(value);
    1542:	8c 2f       	mov	r24, r28
    1544:	0e 94 0c 0a 	call	0x1418	; 0x1418 <spi_transfer>
    nrf24_csn_digitalWrite(HIGH);
    1548:	81 e0       	ldi	r24, 0x01	; 1
    154a:	0e 94 a7 0b 	call	0x174e	; 0x174e <nrf24_csn_digitalWrite>
}
    154e:	df 91       	pop	r29
    1550:	cf 91       	pop	r28
    1552:	08 95       	ret

00001554 <nrf24_powerUpRx>:
    }
}

void nrf24_powerUpRx()
{     
    nrf24_csn_digitalWrite(LOW);
    1554:	80 e0       	ldi	r24, 0x00	; 0
    1556:	0e 94 a7 0b 	call	0x174e	; 0x174e <nrf24_csn_digitalWrite>
    spi_transfer(FLUSH_RX);
    155a:	82 ee       	ldi	r24, 0xE2	; 226
    155c:	0e 94 0c 0a 	call	0x1418	; 0x1418 <spi_transfer>
    nrf24_csn_digitalWrite(HIGH);
    1560:	81 e0       	ldi	r24, 0x01	; 1
    1562:	0e 94 a7 0b 	call	0x174e	; 0x174e <nrf24_csn_digitalWrite>

    nrf24_configRegister(STATUS,(1<<RX_DR)|(1<<TX_DS)|(1<<MAX_RT)); 
    1566:	60 e7       	ldi	r22, 0x70	; 112
    1568:	87 e0       	ldi	r24, 0x07	; 7
    156a:	0e 94 95 0a 	call	0x152a	; 0x152a <nrf24_configRegister>

    nrf24_ce_digitalWrite(LOW);    
    156e:	80 e0       	ldi	r24, 0x00	; 0
    1570:	0e 94 a1 0b 	call	0x1742	; 0x1742 <nrf24_ce_digitalWrite>
    nrf24_configRegister(CONFIG,nrf24_CONFIG|((1<<PWR_UP)|(1<<PRIM_RX)));    
    1574:	6b e0       	ldi	r22, 0x0B	; 11
    1576:	80 e0       	ldi	r24, 0x00	; 0
    1578:	0e 94 95 0a 	call	0x152a	; 0x152a <nrf24_configRegister>
    nrf24_ce_digitalWrite(HIGH);
    157c:	81 e0       	ldi	r24, 0x01	; 1
    157e:	0e 94 a1 0b 	call	0x1742	; 0x1742 <nrf24_ce_digitalWrite>
    1582:	08 95       	ret

00001584 <nrf24_config>:

/* configure the module */
void nrf24_config(uint8_t channel, uint8_t pay_length)
{
    /* Use static payload length ... */
    payload_len = pay_length;
    1584:	60 93 1b 05 	sts	0x051B, r22

    // Set RF channel
    nrf24_configRegister(RF_CH,channel);
    1588:	68 2f       	mov	r22, r24
    158a:	85 e0       	ldi	r24, 0x05	; 5
    158c:	0e 94 95 0a 	call	0x152a	; 0x152a <nrf24_configRegister>

    // Set length of incoming payload 
    nrf24_configRegister(RX_PW_P0, 0x00); // Auto-ACK pipe ...
    1590:	60 e0       	ldi	r22, 0x00	; 0
    1592:	81 e1       	ldi	r24, 0x11	; 17
    1594:	0e 94 95 0a 	call	0x152a	; 0x152a <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P1, payload_len); // Data payload pipe
    1598:	60 91 1b 05 	lds	r22, 0x051B
    159c:	82 e1       	ldi	r24, 0x12	; 18
    159e:	0e 94 95 0a 	call	0x152a	; 0x152a <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P2, 0x00); // Pipe not used 
    15a2:	60 e0       	ldi	r22, 0x00	; 0
    15a4:	83 e1       	ldi	r24, 0x13	; 19
    15a6:	0e 94 95 0a 	call	0x152a	; 0x152a <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P3, 0x00); // Pipe not used 
    15aa:	60 e0       	ldi	r22, 0x00	; 0
    15ac:	84 e1       	ldi	r24, 0x14	; 20
    15ae:	0e 94 95 0a 	call	0x152a	; 0x152a <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P4, 0x00); // Pipe not used 
    15b2:	60 e0       	ldi	r22, 0x00	; 0
    15b4:	85 e1       	ldi	r24, 0x15	; 21
    15b6:	0e 94 95 0a 	call	0x152a	; 0x152a <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P5, 0x00); // Pipe not used 
    15ba:	60 e0       	ldi	r22, 0x00	; 0
    15bc:	86 e1       	ldi	r24, 0x16	; 22
    15be:	0e 94 95 0a 	call	0x152a	; 0x152a <nrf24_configRegister>

    // 1 Mbps, TX gain: 0dbm
    nrf24_configRegister(RF_SETUP, (0<<RF_DR)|((0x03)<<RF_PWR));
    15c2:	66 e0       	ldi	r22, 0x06	; 6
    15c4:	86 e0       	ldi	r24, 0x06	; 6
    15c6:	0e 94 95 0a 	call	0x152a	; 0x152a <nrf24_configRegister>

    // CRC enable, 1 byte CRC length
    nrf24_configRegister(CONFIG,nrf24_CONFIG);
    15ca:	68 e0       	ldi	r22, 0x08	; 8
    15cc:	80 e0       	ldi	r24, 0x00	; 0
    15ce:	0e 94 95 0a 	call	0x152a	; 0x152a <nrf24_configRegister>

    // Auto Acknowledgment
    nrf24_configRegister(EN_AA,(1<<ENAA_P0)|(1<<ENAA_P1)|(0<<ENAA_P2)|(0<<ENAA_P3)|(0<<ENAA_P4)|(0<<ENAA_P5));
    15d2:	63 e0       	ldi	r22, 0x03	; 3
    15d4:	81 e0       	ldi	r24, 0x01	; 1
    15d6:	0e 94 95 0a 	call	0x152a	; 0x152a <nrf24_configRegister>

    // Enable RX addresses
    nrf24_configRegister(EN_RXADDR,(1<<ERX_P0)|(1<<ERX_P1)|(0<<ERX_P2)|(0<<ERX_P3)|(0<<ERX_P4)|(0<<ERX_P5));
    15da:	63 e0       	ldi	r22, 0x03	; 3
    15dc:	82 e0       	ldi	r24, 0x02	; 2
    15de:	0e 94 95 0a 	call	0x152a	; 0x152a <nrf24_configRegister>

    // Auto retransmit delay: 1000 us and Up to 15 retransmit trials
    nrf24_configRegister(SETUP_RETR,(0x04<<ARD)|(0x0F<<ARC));
    15e2:	6f e4       	ldi	r22, 0x4F	; 79
    15e4:	84 e0       	ldi	r24, 0x04	; 4
    15e6:	0e 94 95 0a 	call	0x152a	; 0x152a <nrf24_configRegister>

    // Dynamic length configurations: No dynamic length
    nrf24_configRegister(DYNPD,(0<<DPL_P0)|(0<<DPL_P1)|(0<<DPL_P2)|(0<<DPL_P3)|(0<<DPL_P4)|(0<<DPL_P5));
    15ea:	60 e0       	ldi	r22, 0x00	; 0
    15ec:	8c e1       	ldi	r24, 0x1C	; 28
    15ee:	0e 94 95 0a 	call	0x152a	; 0x152a <nrf24_configRegister>

    // Start listening
    nrf24_powerUpRx();
    15f2:	0e 94 aa 0a 	call	0x1554	; 0x1554 <nrf24_powerUpRx>
    15f6:	08 95       	ret

000015f8 <nrf24_powerUpTx>:
    nrf24_ce_digitalWrite(HIGH);
}

void nrf24_powerUpTx()
{
    nrf24_configRegister(STATUS,(1<<RX_DR)|(1<<TX_DS)|(1<<MAX_RT)); 
    15f8:	60 e7       	ldi	r22, 0x70	; 112
    15fa:	87 e0       	ldi	r24, 0x07	; 7
    15fc:	0e 94 95 0a 	call	0x152a	; 0x152a <nrf24_configRegister>

    nrf24_configRegister(CONFIG,nrf24_CONFIG|((1<<PWR_UP)|(0<<PRIM_RX)));
    1600:	6a e0       	ldi	r22, 0x0A	; 10
    1602:	80 e0       	ldi	r24, 0x00	; 0
    1604:	0e 94 95 0a 	call	0x152a	; 0x152a <nrf24_configRegister>
    1608:	08 95       	ret

0000160a <nrf24_send>:
}

// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
void nrf24_send(uint8_t* value) 
{    
    160a:	cf 93       	push	r28
    160c:	df 93       	push	r29
    160e:	ec 01       	movw	r28, r24
    /* Go to Standby-I first */
    nrf24_ce_digitalWrite(LOW);
    1610:	80 e0       	ldi	r24, 0x00	; 0
    1612:	0e 94 a1 0b 	call	0x1742	; 0x1742 <nrf24_ce_digitalWrite>
     
    /* Set to transmitter mode , Power up if needed */
    nrf24_powerUpTx();
    1616:	0e 94 fc 0a 	call	0x15f8	; 0x15f8 <nrf24_powerUpTx>

    /* Do we really need to flush TX fifo each time ? */
    #if 1
        /* Pull down chip select */
        nrf24_csn_digitalWrite(LOW);           
    161a:	80 e0       	ldi	r24, 0x00	; 0
    161c:	0e 94 a7 0b 	call	0x174e	; 0x174e <nrf24_csn_digitalWrite>

        /* Write cmd to flush transmit FIFO */
        spi_transfer(FLUSH_TX);     
    1620:	81 ee       	ldi	r24, 0xE1	; 225
    1622:	0e 94 0c 0a 	call	0x1418	; 0x1418 <spi_transfer>

        /* Pull up chip select */
        nrf24_csn_digitalWrite(HIGH);                    
    1626:	81 e0       	ldi	r24, 0x01	; 1
    1628:	0e 94 a7 0b 	call	0x174e	; 0x174e <nrf24_csn_digitalWrite>
    #endif 

    /* Pull down chip select */
    nrf24_csn_digitalWrite(LOW);
    162c:	80 e0       	ldi	r24, 0x00	; 0
    162e:	0e 94 a7 0b 	call	0x174e	; 0x174e <nrf24_csn_digitalWrite>

    /* Write cmd to write payload */
    spi_transfer(W_TX_PAYLOAD);
    1632:	80 ea       	ldi	r24, 0xA0	; 160
    1634:	0e 94 0c 0a 	call	0x1418	; 0x1418 <spi_transfer>

    /* Write payload */
    nrf24_transmitSync(value,payload_len);   
    1638:	60 91 1b 05 	lds	r22, 0x051B
    163c:	ce 01       	movw	r24, r28
    163e:	0e 94 80 0a 	call	0x1500	; 0x1500 <nrf24_transmitSync>

    /* Pull up chip select */
    nrf24_csn_digitalWrite(HIGH);
    1642:	81 e0       	ldi	r24, 0x01	; 1
    1644:	0e 94 a7 0b 	call	0x174e	; 0x174e <nrf24_csn_digitalWrite>

    /* Start the transmission */
    nrf24_ce_digitalWrite(HIGH);    
    1648:	81 e0       	ldi	r24, 0x01	; 1
    164a:	0e 94 a1 0b 	call	0x1742	; 0x1742 <nrf24_ce_digitalWrite>
}
    164e:	df 91       	pop	r29
    1650:	cf 91       	pop	r28
    1652:	08 95       	ret

00001654 <nrf24_powerDown>:
    nrf24_configRegister(CONFIG,nrf24_CONFIG|((1<<PWR_UP)|(0<<PRIM_RX)));
}

void nrf24_powerDown()
{
    nrf24_ce_digitalWrite(LOW);
    1654:	80 e0       	ldi	r24, 0x00	; 0
    1656:	0e 94 a1 0b 	call	0x1742	; 0x1742 <nrf24_ce_digitalWrite>
    nrf24_configRegister(CONFIG,nrf24_CONFIG);
    165a:	68 e0       	ldi	r22, 0x08	; 8
    165c:	80 e0       	ldi	r24, 0x00	; 0
    165e:	0e 94 95 0a 	call	0x152a	; 0x152a <nrf24_configRegister>
    1662:	08 95       	ret

00001664 <nrf24_readRegister>:
    nrf24_csn_digitalWrite(HIGH);
}

/* Read single register from nrf24 */
void nrf24_readRegister(uint8_t reg, uint8_t* value, uint8_t len)
{
    1664:	0f 93       	push	r16
    1666:	1f 93       	push	r17
    1668:	cf 93       	push	r28
    166a:	df 93       	push	r29
    166c:	08 2f       	mov	r16, r24
    166e:	eb 01       	movw	r28, r22
    1670:	14 2f       	mov	r17, r20
    nrf24_csn_digitalWrite(LOW);
    1672:	80 e0       	ldi	r24, 0x00	; 0
    1674:	0e 94 a7 0b 	call	0x174e	; 0x174e <nrf24_csn_digitalWrite>
    spi_transfer(R_REGISTER | (REGISTER_MASK & reg));
    1678:	80 2f       	mov	r24, r16
    167a:	8f 71       	andi	r24, 0x1F	; 31
    167c:	0e 94 0c 0a 	call	0x1418	; 0x1418 <spi_transfer>
    nrf24_transferSync(value,value,len);
    1680:	41 2f       	mov	r20, r17
    1682:	be 01       	movw	r22, r28
    1684:	ce 01       	movw	r24, r28
    1686:	0e 94 62 0a 	call	0x14c4	; 0x14c4 <nrf24_transferSync>
    nrf24_csn_digitalWrite(HIGH);
    168a:	81 e0       	ldi	r24, 0x01	; 1
    168c:	0e 94 a7 0b 	call	0x174e	; 0x174e <nrf24_csn_digitalWrite>
}
    1690:	df 91       	pop	r29
    1692:	cf 91       	pop	r28
    1694:	1f 91       	pop	r17
    1696:	0f 91       	pop	r16
    1698:	08 95       	ret

0000169a <nrf24_retransmissionCount>:
    nrf24_configRegister(STATUS,(1<<RX_DR));   
}

/* Returns the number of retransmissions occured for the last message */
uint8_t nrf24_retransmissionCount()
{
    169a:	cf 93       	push	r28
    169c:	df 93       	push	r29
    169e:	1f 92       	push	r1
    16a0:	cd b7       	in	r28, 0x3d	; 61
    16a2:	de b7       	in	r29, 0x3e	; 62
    uint8_t rv;
    nrf24_readRegister(OBSERVE_TX,&rv,1);
    16a4:	41 e0       	ldi	r20, 0x01	; 1
    16a6:	be 01       	movw	r22, r28
    16a8:	6f 5f       	subi	r22, 0xFF	; 255
    16aa:	7f 4f       	sbci	r23, 0xFF	; 255
    16ac:	88 e0       	ldi	r24, 0x08	; 8
    16ae:	0e 94 32 0b 	call	0x1664	; 0x1664 <nrf24_readRegister>
    rv = rv & 0x0F;
    16b2:	89 81       	ldd	r24, Y+1	; 0x01
    return rv;
}
    16b4:	8f 70       	andi	r24, 0x0F	; 15
    16b6:	0f 90       	pop	r0
    16b8:	df 91       	pop	r29
    16ba:	cf 91       	pop	r28
    16bc:	08 95       	ret

000016be <nrf24_writeRegister>:
    nrf24_csn_digitalWrite(HIGH);
}

/* Write to a single register of nrf24 */
void nrf24_writeRegister(uint8_t reg, uint8_t* value, uint8_t len) 
{
    16be:	0f 93       	push	r16
    16c0:	1f 93       	push	r17
    16c2:	cf 93       	push	r28
    16c4:	df 93       	push	r29
    16c6:	08 2f       	mov	r16, r24
    16c8:	eb 01       	movw	r28, r22
    16ca:	14 2f       	mov	r17, r20
    nrf24_csn_digitalWrite(LOW);
    16cc:	80 e0       	ldi	r24, 0x00	; 0
    16ce:	0e 94 a7 0b 	call	0x174e	; 0x174e <nrf24_csn_digitalWrite>
    spi_transfer(W_REGISTER | (REGISTER_MASK & reg));
    16d2:	80 2f       	mov	r24, r16
    16d4:	8f 71       	andi	r24, 0x1F	; 31
    16d6:	80 62       	ori	r24, 0x20	; 32
    16d8:	0e 94 0c 0a 	call	0x1418	; 0x1418 <spi_transfer>
    nrf24_transmitSync(value,len);
    16dc:	61 2f       	mov	r22, r17
    16de:	ce 01       	movw	r24, r28
    16e0:	0e 94 80 0a 	call	0x1500	; 0x1500 <nrf24_transmitSync>
    nrf24_csn_digitalWrite(HIGH);
    16e4:	81 e0       	ldi	r24, 0x01	; 1
    16e6:	0e 94 a7 0b 	call	0x174e	; 0x174e <nrf24_csn_digitalWrite>
}
    16ea:	df 91       	pop	r29
    16ec:	cf 91       	pop	r28
    16ee:	1f 91       	pop	r17
    16f0:	0f 91       	pop	r16
    16f2:	08 95       	ret

000016f4 <nrf24_rx_address>:
    nrf24_powerUpRx();
}

/* Set the RX address */
void nrf24_rx_address(uint8_t * adr) 
{
    16f4:	cf 93       	push	r28
    16f6:	df 93       	push	r29
    16f8:	ec 01       	movw	r28, r24
    nrf24_ce_digitalWrite(LOW);
    16fa:	80 e0       	ldi	r24, 0x00	; 0
    16fc:	0e 94 a1 0b 	call	0x1742	; 0x1742 <nrf24_ce_digitalWrite>
    nrf24_writeRegister(RX_ADDR_P1,adr,nrf24_ADDR_LEN);
    1700:	45 e0       	ldi	r20, 0x05	; 5
    1702:	be 01       	movw	r22, r28
    1704:	8b e0       	ldi	r24, 0x0B	; 11
    1706:	0e 94 5f 0b 	call	0x16be	; 0x16be <nrf24_writeRegister>
    nrf24_ce_digitalWrite(HIGH);
    170a:	81 e0       	ldi	r24, 0x01	; 1
    170c:	0e 94 a1 0b 	call	0x1742	; 0x1742 <nrf24_ce_digitalWrite>
}
    1710:	df 91       	pop	r29
    1712:	cf 91       	pop	r28
    1714:	08 95       	ret

00001716 <nrf24_tx_address>:
    return payload_len;
}

/* Set the TX address */
void nrf24_tx_address(uint8_t* adr)
{
    1716:	cf 93       	push	r28
    1718:	df 93       	push	r29
    171a:	ec 01       	movw	r28, r24
    /* RX_ADDR_P0 must be set to the sending addr for auto ack to work. */
    nrf24_writeRegister(RX_ADDR_P0,adr,nrf24_ADDR_LEN);
    171c:	45 e0       	ldi	r20, 0x05	; 5
    171e:	bc 01       	movw	r22, r24
    1720:	8a e0       	ldi	r24, 0x0A	; 10
    1722:	0e 94 5f 0b 	call	0x16be	; 0x16be <nrf24_writeRegister>
    nrf24_writeRegister(TX_ADDR,adr,nrf24_ADDR_LEN);
    1726:	45 e0       	ldi	r20, 0x05	; 5
    1728:	be 01       	movw	r22, r28
    172a:	80 e1       	ldi	r24, 0x10	; 16
    172c:	0e 94 5f 0b 	call	0x16be	; 0x16be <nrf24_writeRegister>
}
    1730:	df 91       	pop	r29
    1732:	cf 91       	pop	r28
    1734:	08 95       	ret

00001736 <nrf24_setupPins>:
#define check_bit(reg,bit) (reg&(1<<bit))

/* ------------------------------------------------------------------------- */
void nrf24_setupPins()
{
    set_bit(DDRB,0); // CE output
    1736:	20 9a       	sbi	0x04, 0	; 4
    set_bit(DDRB,1); // CSN output
    1738:	21 9a       	sbi	0x04, 1	; 4
    set_bit(DDRB,5); // SCK output
    173a:	25 9a       	sbi	0x04, 5	; 4
    set_bit(DDRB,3); // MOSI output
    173c:	23 9a       	sbi	0x04, 3	; 4
    clr_bit(DDRB,4); // MISO input
    173e:	24 98       	cbi	0x04, 4	; 4
    1740:	08 95       	ret

00001742 <nrf24_ce_digitalWrite>:
}
/* ------------------------------------------------------------------------- */
void nrf24_ce_digitalWrite(uint8_t state)
{
    if(state)
    1742:	88 23       	and	r24, r24
    1744:	11 f0       	breq	.+4      	; 0x174a <nrf24_ce_digitalWrite+0x8>
    {
        set_bit(PORTB,0);
    1746:	28 9a       	sbi	0x05, 0	; 5
    1748:	08 95       	ret
    }
    else
    {
        clr_bit(PORTB,0);
    174a:	28 98       	cbi	0x05, 0	; 5
    174c:	08 95       	ret

0000174e <nrf24_csn_digitalWrite>:
    }
}
/* ------------------------------------------------------------------------- */
void nrf24_csn_digitalWrite(uint8_t state)
{
    if(state)
    174e:	88 23       	and	r24, r24
    1750:	11 f0       	breq	.+4      	; 0x1756 <nrf24_csn_digitalWrite+0x8>
    {
        set_bit(PORTB,1);
    1752:	29 9a       	sbi	0x05, 1	; 5
    1754:	08 95       	ret
    }
    else
    {
        clr_bit(PORTB,1);
    1756:	29 98       	cbi	0x05, 1	; 5
    1758:	08 95       	ret

0000175a <nrf24_sck_digitalWrite>:
    }
}
/* ------------------------------------------------------------------------- */
void nrf24_sck_digitalWrite(uint8_t state)
{
    if(state)
    175a:	88 23       	and	r24, r24
    175c:	11 f0       	breq	.+4      	; 0x1762 <nrf24_sck_digitalWrite+0x8>
    {
        set_bit(PORTB,5);
    175e:	2d 9a       	sbi	0x05, 5	; 5
    1760:	08 95       	ret
    }
    else
    {
        clr_bit(PORTB,5);
    1762:	2d 98       	cbi	0x05, 5	; 5
    1764:	08 95       	ret

00001766 <nrf24_mosi_digitalWrite>:
    }
}
/* ------------------------------------------------------------------------- */
void nrf24_mosi_digitalWrite(uint8_t state)
{
    if(state)
    1766:	88 23       	and	r24, r24
    1768:	11 f0       	breq	.+4      	; 0x176e <nrf24_mosi_digitalWrite+0x8>
    {
        set_bit(PORTB,3);
    176a:	2b 9a       	sbi	0x05, 3	; 5
    176c:	08 95       	ret
    }
    else
    {
        clr_bit(PORTB,3);
    176e:	2b 98       	cbi	0x05, 3	; 5
    1770:	08 95       	ret

00001772 <nrf24_miso_digitalRead>:
    }
}
/* ------------------------------------------------------------------------- */
uint8_t nrf24_miso_digitalRead()
{
    return check_bit(PINB,4);
    1772:	83 b1       	in	r24, 0x03	; 3
}
    1774:	80 71       	andi	r24, 0x10	; 16
    1776:	08 95       	ret

00001778 <__tablejump2__>:
    1778:	ee 0f       	add	r30, r30
    177a:	ff 1f       	adc	r31, r31

0000177c <__tablejump__>:
    177c:	05 90       	lpm	r0, Z+
    177e:	f4 91       	lpm	r31, Z
    1780:	e0 2d       	mov	r30, r0
    1782:	09 94       	ijmp

00001784 <__umulhisi3>:
    1784:	a2 9f       	mul	r26, r18
    1786:	b0 01       	movw	r22, r0
    1788:	b3 9f       	mul	r27, r19
    178a:	c0 01       	movw	r24, r0
    178c:	a3 9f       	mul	r26, r19
    178e:	70 0d       	add	r23, r0
    1790:	81 1d       	adc	r24, r1
    1792:	11 24       	eor	r1, r1
    1794:	91 1d       	adc	r25, r1
    1796:	b2 9f       	mul	r27, r18
    1798:	70 0d       	add	r23, r0
    179a:	81 1d       	adc	r24, r1
    179c:	11 24       	eor	r1, r1
    179e:	91 1d       	adc	r25, r1
    17a0:	08 95       	ret

000017a2 <_exit>:
    17a2:	f8 94       	cli

000017a4 <__stop_program>:
    17a4:	ff cf       	rjmp	.-2      	; 0x17a4 <__stop_program>
