#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002870da0 .scope module, "testbench" "testbench" 2 2;
 .timescale -9 -9;
v0000000002867010_0 .var "bar", 1 0;
v00000000028670b0_0 .var "clk", 0 0;
v0000000002867150_0 .net "n", 1 0, v0000000002870fc0_0;  1 drivers
v00000000028671f0_0 .var "rst", 0 0;
v00000000028c2fb0_0 .net "s", 1 0, v00000000028c2e70_0;  1 drivers
v00000000028c3050_0 .net "y", 1 0, v00000000028c2f10_0;  1 drivers
S_0000000002866e90 .scope module, "fsm_tester" "source" 2 29, 3 2 0, S_0000000002870da0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 2 "y"
    .port_info 1 /OUTPUT 2 "n"
    .port_info 2 /OUTPUT 2 "s"
    .port_info 3 /INPUT 2 "i"
    .port_info 4 /INPUT 1 "rst"
    .port_info 5 /INPUT 1 "clk"
v0000000002872180_0 .net "clk", 0 0, v00000000028670b0_0;  1 drivers
v0000000002870f20_0 .net "i", 1 0, v0000000002867010_0;  1 drivers
v0000000002870fc0_0 .var "n", 1 0;
v00000000028c2dd0_0 .net "rst", 0 0, v00000000028671f0_0;  1 drivers
v00000000028c2e70_0 .var "s", 1 0;
v00000000028c2f10_0 .var "y", 1 0;
E_000000000286f3b0 .event posedge, v0000000002872180_0;
E_0000000002865990 .event edge, v0000000002870f20_0, v00000000028c2e70_0;
    .scope S_0000000002866e90;
T_0 ;
    %wait E_0000000002865990;
    %load/vec4 v0000000002870f20_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0000000002870f20_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v00000000028c2e70_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000000028c2e70_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %load/vec4 v00000000028c2e70_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000000002870f20_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000028c2f10_0, 4, 5;
    %load/vec4 v00000000028c2e70_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0000000002870f20_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000000028c2e70_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0000000002870f20_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000000002870f20_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000028c2f10_0, 4, 5;
    %load/vec4 v00000000028c2e70_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0000000002870f20_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v00000000028c2e70_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000000028c2e70_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %load/vec4 v00000000028c2e70_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000000002870f20_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002870fc0_0, 4, 5;
    %load/vec4 v00000000028c2e70_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0000000002870f20_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000000028c2e70_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0000000002870f20_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000000002870f20_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002870fc0_0, 4, 5;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000002866e90;
T_1 ;
    %wait E_000000000286f3b0;
    %load/vec4 v00000000028c2dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000028c2e70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000002870fc0_0;
    %assign/vec4 v00000000028c2e70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002870da0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028670b0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000000002870da0;
T_3 ;
    %delay 2, 0;
    %load/vec4 v00000000028670b0_0;
    %inv;
    %store/vec4 v00000000028670b0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000002870da0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028671f0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000000002870da0;
T_5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002867010_0, 0, 2;
    %end;
    .thread T_5;
    .scope S_0000000002870da0;
T_6 ;
    %wait E_000000000286f3b0;
    %delay 47, 0;
    %load/vec4 v0000000002867010_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002867010_0, 4, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000002870da0;
T_7 ;
    %wait E_000000000286f3b0;
    %delay 55, 0;
    %load/vec4 v0000000002867010_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002867010_0, 4, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000002870da0;
T_8 ;
    %vpi_call 2 32 "$dumpfile", "TimingDiagram.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, v00000000028c3050_0, v0000000002867150_0, v00000000028c2fb0_0, v0000000002867010_0, v00000000028671f0_0, v00000000028670b0_0 {0 0 0};
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028671f0_0, 0, 1;
    %delay 4000, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test_bench.v";
    ".\sourceMfk.v";
