{"Source Block": ["hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@164:180@HdlStmProcess", "  'h8: data_ready <= 1'b1;\n  default: data_ready <= 1'b0;\n  endcase\nend\n\nalways @(*) begin\n  case (count)\n  'h2: data_filtered_ready <= 1'b1;\n  'h9: data_filtered_ready <= 1'b1;\n  default: data_filtered_ready <= 1'b0;\n  endcase\nend\n\nalways @(*) begin\n  case (count)\n  'h3: i_q_ready <= 1'b1;\n  'h4: i_q_ready <= 1'b1;\n"], "Clone Blocks": [["hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@156:172", "  'h7: phase_ready <= 1'b1;\n  default: phase_ready <= 1'b0;\n  endcase\nend\n\nalways @(*) begin\n  case (count)\n  'h1: data_ready <= 1'b1;\n  'h8: data_ready <= 1'b1;\n  default: data_ready <= 1'b0;\n  endcase\nend\n\nalways @(*) begin\n  case (count)\n  'h2: data_filtered_ready <= 1'b1;\n  'h9: data_filtered_ready <= 1'b1;\n"], ["hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@182:197", "  'hb: i_q_ready <= 1'b1;\n  default: i_q_ready <= 1'b0;\n  endcase\nend\n\nalways @(*) begin\n  case (count)\n  'h5: i_q_filtered_ready <= 1'b1;\n  'h6: i_q_filtered_ready <= 1'b1;\n  'hc: i_q_filtered_ready <= 1'b1;\n  'hd: i_q_filtered_ready <= 1'b1;\n  default: i_q_filtered_ready <= 1'b0;\n  endcase\nend\n\nendmodule\n"], ["hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@172:190", "  'h9: data_filtered_ready <= 1'b1;\n  default: data_filtered_ready <= 1'b0;\n  endcase\nend\n\nalways @(*) begin\n  case (count)\n  'h3: i_q_ready <= 1'b1;\n  'h4: i_q_ready <= 1'b1;\n  'ha: i_q_ready <= 1'b1;\n  'hb: i_q_ready <= 1'b1;\n  default: i_q_ready <= 1'b0;\n  endcase\nend\n\nalways @(*) begin\n  case (count)\n  'h5: i_q_filtered_ready <= 1'b1;\n  'h6: i_q_filtered_ready <= 1'b1;\n"]], "Diff Content": {"Delete": [[169, "always @(*) begin\n"], [170, "  case (count)\n"], [171, "  'h2: data_filtered_ready <= 1'b1;\n"], [172, "  'h9: data_filtered_ready <= 1'b1;\n"], [173, "  default: data_filtered_ready <= 1'b0;\n"], [174, "  endcase\n"], [175, "end\n"]], "Add": []}}