[{"DBLP title": "Invited - Airtouch: a novel single layer 3D touch sensing system for human/mobile devices interactions.", "DBLP authors": ["Li Du", "Chun-Chen Liu", "Adrian Tang", "Yan Zhang", "Yilei Li", "Kye Cheung", "Mau-Chung Frank Chang"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2901902", "OA papers": [{"PaperId": "https://openalex.org/W2408173953", "PaperTitle": "Invited - Airtouch", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of California, Los Angeles": 6.0, "Kneron, Inc., San Diego, CA, USA": 1.0}, "Authors": ["Shijun Liao", "Chunchen Liu", "Adrian Tang", "Yan Zhang", "Yilei Li", "Kye Cheung", "Mau-Chung Frank Chang"]}]}, {"DBLP title": "Invited - A 2.2 GHz SRAM with high temperature variation immunity for deep learning application under 28nm.", "DBLP authors": ["Chun-Chen Liu", "Yen-Hsiang Wang", "Yilei Li", "Chien-Heng Wong", "Tien Pei Chou", "Young-Kai Chen", "M.-C. Frank Chang"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2903982", "OA papers": [{"PaperId": "https://openalex.org/W2404824138", "PaperTitle": "Invited - A 2.2 GHz SRAM with high temperature variation immunity for deep learning application under 28nm", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Los Angeles": 5.0, "Bell Laboratories Murray Hill, NJ, USA": 1.0, "Department of Electronics Engineering": 1.0}, "Authors": ["Chunchen Liu", "Yen-Hsiang Wang", "Yilei Li", "Chien-Heng Wong", "Tien Pei Chou", "Young-Kai Chen", "M.-C. Oliver Chang"]}]}, {"DBLP title": "Invited - Wireless sensor nodes for environmental monitoring in internet of things.", "DBLP authors": ["Ting-Chou Lu", "Li-Ren Huang", "Yu Lee", "Kun-Ju Tsai", "Yu-Te Liao", "Nai-Chen Cheng", "Yuan-Hua Chu", "Yi-Hsing Tsai", "Fang-Chu Chen", "Tzi-cker Chiueh"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898602", "OA papers": [{"PaperId": "https://openalex.org/W2405721615", "PaperTitle": "Invited - Wireless sensor nodes for environmental monitoring in internet of things", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Industrial Technology Research Institute": 9.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Ting-Chou Lu", "Liren Huang", "Yu Sheng Lee", "Kun-Ju Tsai", "Yu-Te Liao", "Nai-Chen Cheng", "Yuan-Hua Chu", "Yi-Hsing Tsai", "Fangchu Chen", "Tzi-cker Chiueh"]}]}, {"DBLP title": "Accurate phase-level cross-platform power and performance estimation.", "DBLP authors": ["Xinnian Zheng", "Lizy K. John", "Andreas Gerstlauer"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897977", "OA papers": [{"PaperId": "https://openalex.org/W2401063723", "PaperTitle": "Accurate phase-level cross-platform power and performance estimation", "Year": 2016, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Xinnian Zheng", "Lizy K. John", "Andreas Gerstlauer"]}]}, {"DBLP title": "Latency sensitivity-based cache partitioning for heterogeneous multi-core architecture.", "DBLP authors": ["Po-Han Wang", "Cheng-Hsuan Li", "Chia-Lin Yang"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898036", "OA papers": [{"PaperId": "https://openalex.org/W2394805807", "PaperTitle": "Latency sensitivity-based cache partitioning for heterogeneous multi-core architecture", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"National Taiwan University": 2.5, "Research Center for Information Technology Innovation, Academia Sinica": 0.5}, "Authors": ["Po-Han Peter Wang", "Cheng-Hsuan Li", "Chia-Lin Yang"]}]}, {"DBLP title": "Single-tier virtual queuing: an efficacious memory controller architecture for MPSoCs with multiple realtime cores.", "DBLP authors": ["Yang Song", "Kambiz Samadi", "Bill Lin"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898093", "OA papers": [{"PaperId": "https://openalex.org/W2401736725", "PaperTitle": "Single-tier virtual queuing", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, San Diego": 2.0, "Qualcomm (United States)": 1.0}, "Authors": ["Yang Song", "Kambiz Samadi", "Bill Lin"]}]}, {"DBLP title": "Debugging and verifying SoC designs through effective cross-layer hardware-software co-simulation.", "DBLP authors": ["Keith A. Campbell", "Leon He", "Liwei Yang", "Swathi T. Gurumani", "Kyle Rupnow", "Deming Chen"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898002", "OA papers": [{"PaperId": "https://openalex.org/W2402979134", "PaperTitle": "Debugging and verifying SoC designs through effective cross-layer hardware-software co-simulation", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "Nanyang Technological University": 1.0, "Advanced Digital Sciences Center": 2.0}, "Authors": ["Keith H.S. Campbell", "Leon He", "Liwei Yang", "Swathi Gurumani", "Kyle Rupnow", "Deming Chen"]}]}, {"DBLP title": "Efficient performance modeling via Dual-Prior Bayesian Model Fusion for analog and mixed-signal circuits.", "DBLP authors": ["Qicheng Huang", "Chenlei Fang", "Fan Yang", "Xuan Zeng", "Dian Zhou", "Xin Li"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898014", "OA papers": [{"PaperId": "https://openalex.org/W2401489303", "PaperTitle": "Efficient performance modeling via Dual-Prior Bayesian Model Fusion for analog and mixed-signal circuits", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Fudan University": 3.0, "Shanghai Fudan Microelectronics (China)": 3.0}, "Authors": ["Qicheng Huang", "Chenlei Fang", "Fan Yang", "Xuan Zeng", "Dian Zhou", "Xin Li"]}]}, {"DBLP title": "Correlated Bayesian Model Fusion: efficient performance modeling of large-scale tunable analog/RF integrated circuits.", "DBLP authors": ["Fa Wang", "Xin Li"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897999", "OA papers": [{"PaperId": "https://openalex.org/W2398824754", "PaperTitle": "Correlated Bayesian Model Fusion", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Fa Wang", "Xin Li"]}]}, {"DBLP title": "Efficient performance modeling of analog integrated circuits via kernel density based sparse regression.", "DBLP authors": ["Chenlei Fang", "Qicheng Huang", "Fan Yang", "Xuan Zeng", "Dian Zhou", "Xin Li"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898013", "OA papers": [{"PaperId": "https://openalex.org/W2403059642", "PaperTitle": "Efficient performance modeling of analog integrated circuits via kernel density based sparse regression", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 3.0, "Fudan University": 3.0}, "Authors": ["Chenlei Fang", "Qicheng Huang", "Fan Yang", "Xuan Zeng", "Dian Zhou", "Xin Li"]}]}, {"DBLP title": "Relevance vector and feature machine for statistical analog circuit characterization and built-in self-test optimization.", "DBLP authors": ["Honghuang Lin", "Peng Li"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898081", "OA papers": [{"PaperId": "https://openalex.org/W2402366611", "PaperTitle": "Relevance vector and feature machine for statistical analog circuit characterization and built-in self-test optimization", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Honghuang Lin", "Peng Li"]}]}, {"DBLP title": "Reliability-aware design to suppress aging.", "DBLP authors": ["Hussam Amrouch", "Behnam Khaleghi", "Andreas Gerstlauer", "J\u00f6rg Henkel"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898082", "OA papers": [{"PaperId": "https://openalex.org/W2396345169", "PaperTitle": "Reliability-aware design to suppress aging", "Year": 2016, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"Karlsruhe Institute of Technology": 2.0, "Sharif University of Technology": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Hussam Amrouch", "Behnam Khaleghi", "Andreas Gerstlauer", "Jorg Henkel"]}]}, {"DBLP title": "Statistical fault injection for impact-evaluation of timing errors on application performance.", "DBLP authors": ["Jeremy Constantin", "Andreas Peter Burg", "Zheng Wang", "Anupam Chattopadhyay", "Georgios Karakonstantis"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898095", "OA papers": [{"PaperId": "https://openalex.org/W2297417762", "PaperTitle": "Statistical fault injection for impact-evaluation of timing errors on application performance", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"TCL, \u00c9cole Polytech. F\u00e9d. de Lausanne": 2.0, "Nanyang Technological University": 2.0, "Queen's University Belfast": 1.0}, "Authors": ["Jeremy Constantin", "Andreas Burg", "Zheng Wang", "Anupam Chattopadhyay", "Georgios Karakonstantis"]}]}, {"DBLP title": "Serial T0: approximate bus encoding for energy-efficient transmission of sensor signals.", "DBLP authors": ["Daniele Jahier Pagliari", "Enrico Macii", "Massimo Poncino"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898089", "OA papers": [{"PaperId": "https://openalex.org/W2406119995", "PaperTitle": "Serial T0", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Daniele Jahier Pagliari", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Designing approximate circuits using clock overgating.", "DBLP authors": ["Younghoon Kim", "Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898005", "OA papers": [{"PaperId": "https://openalex.org/W2398862834", "PaperTitle": "Designing approximate circuits using clock overgating", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"School of Electrical & Computer Engineering, Purdue University": 4.0}, "Authors": ["Younghoon Kim", "Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"]}]}, {"DBLP title": "Invited - Heterogeneous datacenters: options and opportunities.", "DBLP authors": ["Jason Cong", "Muhuan Huang", "Di Wu", "Cody Hao Yu"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2905012", "OA papers": [{"PaperId": "https://openalex.org/W2402380660", "PaperTitle": "Invited - Heterogeneous datacenters", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Computer Science Department, University of California Los Angeles.": 2.0, "University of California, Los Angeles and Falcon Computing Solutions, Inc.#TAB#": 2.0}, "Authors": ["Jason Cong", "Muhuan Huang", "Di Wu", "Cody Hao Yu"]}]}, {"DBLP title": "Invited - The case for embedded scalable platforms.", "DBLP authors": ["Luca P. Carloni"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2905018", "OA papers": [{"PaperId": "https://openalex.org/W2397193845", "PaperTitle": "Invited - The case for embedded scalable platforms", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Columbia University": 1.0}, "Authors": ["Luca P. Carloni"]}]}, {"DBLP title": "A new learning method for inference accuracy, core occupation, and performance co-optimization on TrueNorth chip.", "DBLP authors": ["Wei Wen", "Chunpeng Wu", "Yandan Wang", "Kent W. Nixon", "Qing Wu", "Mark Barnell", "Hai Li", "Yiran Chen"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897968", "OA papers": [{"PaperId": "https://openalex.org/W2341783944", "PaperTitle": "A new learning method for inference accuracy, core occupation, and performance co-optimization on TrueNorth chip", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Pittsburgh": 6.0, "United States Air Force Research Laboratory": 2.0}, "Authors": ["Wei Wen", "Chunpeng Wu", "Yandan Wang", "Kent W. Nixon", "Qing Wu", "Mark Barnell", "Hai Li", "Yi Chen"]}]}, {"DBLP title": "Dot-product engine for neuromorphic computing: programming 1T1M crossbar to accelerate matrix-vector multiplication.", "DBLP authors": ["Miao Hu", "John Paul Strachan", "Zhiyong Li", "Emmanuelle M. Grafals", "Noraica Davila", "Catherine Graves", "Sity Lam", "Ning Ge", "Jianhua Joshua Yang", "R. Stanley Williams"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898010", "OA papers": [{"PaperId": "https://openalex.org/W2399958287", "PaperTitle": "Dot-product engine for neuromorphic computing", "Year": 2016, "CitationCount": 447, "EstimatedCitation": 447, "Affiliations": {"Hewlett-Packard (United States)": 8.0, "HP Inc, Palo Alto, CA": 1.0, "University of Massachusetts Amherst": 1.0}, "Authors": ["Miao Hu", "John Paul Strachan", "Zhiyong Li", "Emmanuelle J. Merced Grafals", "Noraica Davila", "Catherine Graves", "Si-Ty Lam", "Ning Ge", "Jianhua Yang", "Roger Williams"]}]}, {"DBLP title": "Perform-ML: performance optimized machine learning by platform and content aware customization.", "DBLP authors": ["Azalia Mirhoseini", "Bita Darvish Rouhani", "Ebrahim M. Songhori", "Farinaz Koushanfar"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898060", "OA papers": [{"PaperId": "https://openalex.org/W2407983593", "PaperTitle": "Perform-ML", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Rice University": 2.0, "University of California, San Diego": 2.0}, "Authors": ["Azalia Mirhoseini", "Bita Darvish Rouhani", "Ebrahim M. Songhori", "Farinaz Koushanfar"]}]}, {"DBLP title": "Low-power approximate convolution computing unit with domain-wall motion based \"spin-memristor\" for image processing applications.", "DBLP authors": ["Yong Shim", "Abhronil Sengupta", "Kaushik Roy"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898042", "OA papers": [{"PaperId": "https://openalex.org/W2400523863", "PaperTitle": "Low-power approximate convolution computing unit with domain-wall motion based \"spin-memristor\" for image processing applications", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"School of Electrical & Computer Engineering, Purdue University": 3.0}, "Authors": ["Yong S. Shim", "Abhronil Sengupta", "Kaushik Roy"]}]}, {"DBLP title": "A framework for verification of SystemC TLM programs with model slicing: a case study.", "DBLP authors": ["Reza Hajisheykhi", "Mohammad Roohitavaf", "Ali Ebnenasir", "Sandeep S. Kulkarni"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897961", "OA papers": [{"PaperId": "https://openalex.org/W2406342560", "PaperTitle": "A framework for verification of SystemC TLM programs with model slicing", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Michigan State University": 3.0, "Michigan Technological University": 1.0}, "Authors": ["Reza Hajisheykhi", "Mohammad Roohitavaf", "Ali Ebnenasir", "Sandeep S. Kulkarni"]}]}, {"DBLP title": "Design partitioning for large-scale equivalence checking and functional correction.", "DBLP authors": ["Grace Wu", "Yi-Tin Sun", "Jie-Hong R. Jiang"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898004", "OA papers": [{"PaperId": "https://openalex.org/W2403929663", "PaperTitle": "Design partitioning for large-scale equivalence checking and functional correction", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Grace Hui Min Wu", "Yi-Tin Sun", "Jie-Hong R. Jiang"]}]}, {"DBLP title": "Probabilistic bug-masking analysis for post-silicon tests in microprocessor verification.", "DBLP authors": ["Doowon Lee", "Tom Kolan", "Arkadiy Morgenshtein", "Vitali Sokhin", "Ronny Morad", "Avi Ziv", "Valeria Bertacco"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898072", "OA papers": [{"PaperId": "https://openalex.org/W2398827161", "PaperTitle": "Probabilistic bug-masking analysis for post-silicon tests in microprocessor verification", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "IBM Research - Haifa": 5.0}, "Authors": ["Doowon Lee", "Tom Kolan", "Arkadiy Morgenshtein", "Vitali Sokhin", "Ronny Morad", "Avi Ziv", "Valeria Bertacco"]}]}, {"DBLP title": "Fault injection acceleration by simultaneous injection of non-interacting faults.", "DBLP authors": ["Mojtaba Ebrahimi", "Mohammad Hadi Moshrefpour", "Mohammad Saber Golanbari", "Mehdi Baradaran Tahoori"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898023", "OA papers": [{"PaperId": "https://openalex.org/W2396233435", "PaperTitle": "Fault injection acceleration by simultaneous injection of non-interacting faults", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Mojtaba Ebrahimi", "Mohammad Hadi Moshrefpour", "Mohammad Saber Golanbari", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Privacy preserving localization for smart automotive systems.", "DBLP authors": ["Siam U. Hussain", "Farinaz Koushanfar"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898071", "OA papers": [{"PaperId": "https://openalex.org/W2402188291", "PaperTitle": "Privacy preserving localization for smart automotive systems", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Siam U. Hussain", "Farinaz Koushanfar"]}]}, {"DBLP title": "Integration of multi-sensor occupancy grids into automotive ECUs.", "DBLP authors": ["Tiana A. Rakotovao", "Julien Mottin", "Diego Puschini", "Christian Laugier"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898035", "OA papers": [{"PaperId": "https://openalex.org/W2398526331", "PaperTitle": "Integration of multi-sensor occupancy grids into automotive ECUs", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Grenoble Alpes University": 1.5, "CEA LETI": 1.5, "Inria Grenoble - Rh\u00f4ne-Alpes research centre": 0.5, "French Institute for Research in Computer Science and Automation": 0.5}, "Authors": ["Tiana Rakotovao", "Julien Mottin", "Diego Puschini", "Christian Laugier"]}]}, {"DBLP title": "Formal reliability analysis of switched ethernet automotive networks under transient transmission errors.", "DBLP authors": ["Fedor Smirnov", "Michael Gla\u00df", "Felix Reimann", "J\u00fcrgen Teich"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898026", "OA papers": [{"PaperId": "https://openalex.org/W2403896119", "PaperTitle": "Formal reliability analysis of switched ethernet automotive networks under transient transmission errors", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Erlangen-Nuremberg": 3.0, "Audi Electronics Venture GmbH, Germany#TAB#": 1.0}, "Authors": ["Fedor Smirnov", "Michael Gla\u00df", "Felix Reimann", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Random modulo: a new processor cache design for real-time critical systems.", "DBLP authors": ["Carles Hern\u00e1ndez", "Jaume Abella", "Andrea Gianarro", "Jan Andersson", "Francisco J. Cazorla"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898076", "OA papers": [{"PaperId": "https://openalex.org/W2394574738", "PaperTitle": "Random modulo", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Cobham Gaisler, Gothenburg (Sweden)": 3.0, "Barcelona Supercomputing Center": 1.5, "Spanish National Research Council": 0.5}, "Authors": ["Carles Hernandez", "Jaume Abella", "Andrea Gianarro", "Jan Andersson", "Francisco J. Cazorla"]}]}, {"DBLP title": "Invited - Cross-layer modeling and optimization for electromigration induced reliability.", "DBLP authors": ["Taeyoung Kim", "Zeyu Sun", "Chase Cook", "Hengyang Zhao", "Ruiwen Li", "Daniel Wong", "Sheldon X.-D. Tan"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2905010", "OA papers": [{"PaperId": "https://openalex.org/W2400516625", "PaperTitle": "Invited - Cross-layer modeling and optimization for electromigration induced reliability", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Riverside": 7.0}, "Authors": ["TaeYoung Kim", "Zeyu Sun", "Chase Cook", "Hengyang Zhao", "Ruiwen Li", "Daniel Fu Keung Wong", "Sheldon X.-D. Tan"]}]}, {"DBLP title": "Invited - Optimizing device reliability effects at the intersection of physics, circuits, and architecture.", "DBLP authors": ["Deepashree Sengupta", "Vivek Mishra", "Sachin S. Sapatnekar"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2905016", "OA papers": [{"PaperId": "https://openalex.org/W2398434371", "PaperTitle": "Invited - Optimizing device reliability effects at the intersection of physics, circuits, and architecture", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Minnesota": 3.0}, "Authors": ["Deepashree Sengupta", "Vivek Mishra", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Invited - Cross-layer approaches for soft error modeling and mitigation.", "DBLP authors": ["Mojtaba Ebrahimi", "Mehdi Baradaran Tahoori"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2905007", "OA papers": [{"PaperId": "https://openalex.org/W2407245113", "PaperTitle": "Invited - Cross-layer approaches for soft error modeling and mitigation", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Karlsruhe Institute of Technology": 2.0}, "Authors": ["Mojtaba Ebrahimi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "A low-cost conflict-free NoC for GPGPUs.", "DBLP authors": ["Xia Zhao", "Sheng Ma", "Yuxi Liu", "Lieven Eeckhout", "Zhiying Wang"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897963", "OA papers": [{"PaperId": "https://openalex.org/W2401855529", "PaperTitle": "A low-cost conflict-free NoC for GPGPUs", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National University of Defense Technology": 2.5, "Ghent University": 0.8333333333333333, "King University": 0.3333333333333333, "Peking University": 0.3333333333333333, "Ghent University Hospital": 1.0}, "Authors": ["Xia Zhao", "Sheng Ma", "Yu-xi Liu", "Lieven Eeckhout", "Zhiying Wang"]}]}, {"DBLP title": "Notifying memories: a case-study on data-flow applications with NoC interfaces implementation.", "DBLP authors": ["Kevin J. M. Martin", "Mostafa Rizk", "Martha Johanna Sep\u00falveda", "Jean-Philippe Diguet"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898051", "OA papers": [{"PaperId": "https://openalex.org/W2396481699", "PaperTitle": "Notifying memories", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Southern Brittany": 3.0, "Technical University of Munich": 1.0}, "Authors": ["Kevin J. Martin", "Mostafa Rizk", "Martha Johanna Sepulveda", "Jean-Philippe Diguet"]}]}, {"DBLP title": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "DBLP authors": ["Bhavya K. Daya", "Li-Shiuan Peh", "Anantha P. Chandrakasan"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898075", "OA papers": [{"PaperId": "https://openalex.org/W2399139024", "PaperTitle": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Massachusetts Institute of Technology": 3.0}, "Authors": ["Bhavya K. Daya", "Li-Shiuan Peh", "Anantha P. Chandrakasan"]}]}, {"DBLP title": "DISCO: a low overhead in-network data compressor for energy-efficient chip multi-processors.", "DBLP authors": ["Ying Wang", "Yinhe Han", "Jun Zhou", "Huawei Li", "Xiaowei Li"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898007", "OA papers": [{"PaperId": "https://openalex.org/W2399651772", "PaperTitle": "DISCO", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Institute of Computing Technology": 2.5, "Chinese Academy of Sciences": 2.5}, "Authors": ["Ying Wang", "Yinhe Han", "Jun Zhou", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "DBLP authors": ["Kshitij Bhardwaj", "Steven M. Nowick"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897978", "OA papers": [{"PaperId": "https://openalex.org/W2408043238", "PaperTitle": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Columbia University": 2.0}, "Authors": ["Kshitij Bhardwaj", "Steven M. Nowick"]}]}, {"DBLP title": "PICO: mitigating heterodyne crosstalk due to process variations and intermodulation effects in photonic NoCs.", "DBLP authors": ["Sai Vineel Reddy Chittamuru", "Ishan G. Thakkar", "Sudeep Pasricha"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898063", "OA papers": [{"PaperId": "https://openalex.org/W2402129879", "PaperTitle": "PICO", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Colorado State University": 3.0}, "Authors": ["Sai Vineel Reddy Chittamuru", "Ishan G. Thakkar", "Sudeep Pasricha"]}]}, {"DBLP title": "Multiple patterning layout decomposition considering complex coloring rules.", "DBLP authors": ["Hua-Yu Chang", "Iris Hui-Ru Jiang"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898048", "OA papers": [{"PaperId": "https://openalex.org/W2397159571", "PaperTitle": "Multiple patterning layout decomposition considering complex coloring rules", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Synopsys, Inc., Hsinchu 30076, Taiwan": 1.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Hua-Yu Chang", "Iris Hui-Ru Jiang"]}]}, {"DBLP title": "Redundant via insertion for multiple-patterning directed-self-assembly lithography.", "DBLP authors": ["Seongbo Shim", "Woohyun Chung", "Youngsoo Shin"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898080", "OA papers": [{"PaperId": "https://openalex.org/W2397963947", "PaperTitle": "Redundant via insertion for multiple-patterning directed-self-assembly lithography", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Seongbo Shim", "Woohyun Chung", "Youngsoo Shin"]}]}, {"DBLP title": "Self-aligned double patterning-aware detailed routing with double via insertion and via manufacturability consideration.", "DBLP authors": ["Yixiao Ding", "Chris C. N. Chu", "Wai-Kei Mak"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898088", "OA papers": [{"PaperId": "https://openalex.org/W2403265952", "PaperTitle": "Self-aligned double patterning-aware detailed routing with double via insertion and via manufacturability consideration", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Iowa State University": 2.0, "National Tsing Hua University": 1.0}, "Authors": ["Yixiao Ding", "Chris Chu", "Wai-Kei Mak"]}]}, {"DBLP title": "Predicting electromigration mortality under temperature and product lifetime specifications.", "DBLP authors": ["Vivek Mishra", "Sachin S. Sapatnekar"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898070", "OA papers": [{"PaperId": "https://openalex.org/W2394569310", "PaperTitle": "Predicting electromigration mortality under temperature and product lifetime specifications", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Vivek Mishra", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "A Monte Carlo simulation flow for SEU analysis of sequential circuits.", "DBLP authors": ["Meng Li", "Ye Wang", "Michael Orshansky"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897967", "OA papers": [{"PaperId": "https://openalex.org/W2403787937", "PaperTitle": "A Monte Carlo simulation flow for SEU analysis of sequential circuits", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Lianqing Liu", "Ye Wang", "Michael Orshansky"]}]}, {"DBLP title": "Physics-based full-chip TDDB assessment for BEOL interconnects.", "DBLP authors": ["Xin Huang", "Valeriy Sukharev", "Zhongdong Qi", "Taeyoung Kim", "Sheldon X.-D. Tan"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898062", "OA papers": [{"PaperId": "https://openalex.org/W2397868070", "PaperTitle": "Physics-based full-chip TDDB assessment for BEOL interconnects", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Riverside": 4.0, "Mentor Technologies": 1.0}, "Authors": ["Xin Huang", "Valeriy Sukharev", "Zhongdong Qi", "TaeYoung Kim", "Sheldon X.-D. Tan"]}]}, {"DBLP title": "ageOpt-RMT: compiler-driven variation-aware aging optimization for redundant multithreading.", "DBLP authors": ["Florian Kriebel", "Semeen Rehman", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897980", "OA papers": [{"PaperId": "https://openalex.org/W2394679455", "PaperTitle": "ageOpt-RMT", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Karlsruhe Institute of Technology": 3.0, "TU Dresden": 1.0}, "Authors": ["Florian Kriebel", "Semeen Rehman", "Muhammad Shafique", "Jorg Henkel"]}]}, {"DBLP title": "Improving mobile gaming performance through cooperative CPU-GPU thermal management.", "DBLP authors": ["Alok Prakash", "Hussam Amrouch", "Muhammad Shafique", "Tulika Mitra", "J\u00f6rg Henkel"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898031", "OA papers": [{"PaperId": "https://openalex.org/W2398215041", "PaperTitle": "Improving mobile gaming performance through cooperative CPU-GPU thermal management", "Year": 2016, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"National University of Singapore": 2.0, "Karlsruhe Institute of Technology": 3.0}, "Authors": ["Alok Prakash", "Hussam Amrouch", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"]}]}, {"DBLP title": "nZDC: a compiler technique for near zero silent data corruption.", "DBLP authors": ["Moslem Didehban", "Aviral Shrivastava"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898054", "OA papers": [{"PaperId": "https://openalex.org/W2402686027", "PaperTitle": "nZDC", "Year": 2016, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"School of Computing, Informatics, and Decision Systems Engineering, Arizona State University#TAB#": 2.0}, "Authors": ["Moslem Didehban", "Aviral Shrivastava"]}]}, {"DBLP title": "Automatic parallelization and accelerator offloading for embedded applications on heterogeneous MPSoCs.", "DBLP authors": ["Miguel Angel Aguilar", "Rainer Leupers", "Gerd Ascheid", "Luis Gabriel Murillo"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897991", "OA papers": [{"PaperId": "https://openalex.org/W2396961086", "PaperTitle": "Automatic parallelization and accelerator offloading for embedded applications on heterogeneous MPSoCs", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"RWTH Aachen University": 3.0, "Silexica Software Solutions GmbH, Germany": 1.0}, "Authors": ["Miguel Aguilar", "Rainer Leupers", "Gerd Ascheid", "Luis Jim\u00e9nez Murillo"]}]}, {"DBLP title": "Similarity-based wakeup management for mobile systems in connected standby.", "DBLP authors": ["Chun-Hao Kao", "Sheng-Wei Cheng", "Pi-Cheng Hsiu"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898091", "OA papers": [{"PaperId": "https://openalex.org/W2402651120", "PaperTitle": "Similarity-based wakeup management for mobile systems in connected standby", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 2.0, "Research Center for Information Technology Innovation, Academia Sinica": 1.0}, "Authors": ["Chun-Hao Kao", "Sheng-Wei Cheng", "Pi-Cheng Hsiu"]}]}, {"DBLP title": "Synergistic timing speculation for multi-threaded programs.", "DBLP authors": ["Atif Yasin", "Jeff Jun Zhang", "Hu Chen", "Siddharth Garg", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898102", "OA papers": [{"PaperId": "https://openalex.org/W2397666238", "PaperTitle": "Synergistic timing speculation for multi-threaded programs", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Utah State University": 4.0, "New York University": 2.0}, "Authors": ["Atif Yasin", "Jeff L. Zhang", "Hu Chen", "Siddharth Garg", "Sanghamitra Roy", "Koushik Chakraborty"]}]}, {"DBLP title": "Invited - Cooperation or competition?: coexistence of safety and security in next-generation ethernet-based automotive networks.", "DBLP authors": ["Chung-Wei Lin", "Huafeng Yu"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2905006", "OA papers": [{"PaperId": "https://openalex.org/W2407881373", "PaperTitle": "Invited - Cooperation or competition?", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Toyota InfoTechnology Center, 465 Bernardo Avenue, Mountain View, CA 94043": 2.0}, "Authors": ["Chung-Wei Lin", "Huafeng Yu"]}]}, {"DBLP title": "Invited - Towards fail-operational ethernet based in-vehicle networks.", "DBLP authors": ["Mischa M\u00f6stl", "Daniel Thiele", "Rolf Ernst"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2905021", "OA papers": [{"PaperId": "https://openalex.org/W2396538707", "PaperTitle": "Invited - Towards fail-operational ethernet based in-vehicle networks", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 3.0}, "Authors": ["Mischa Mostl", "Daniel Thiele", "Rolf Ernst"]}]}, {"DBLP title": "Distributed on-chip regulation: theoretical stability foundation, over-design reduction and performance optimization.", "DBLP authors": ["Xin Zhan", "Peng Li", "Edgar S\u00e1nchez-Sinencio"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898008", "OA papers": [{"PaperId": "https://openalex.org/W2401844609", "PaperTitle": "Distributed on-chip regulation", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Xin Zhan", "Peng Li", "Edgar Sanchez-Sinencio"]}]}, {"DBLP title": "Accelerating soft-error-rate (SER) estimation in the presence of single event transients.", "DBLP authors": ["Ji Li", "Jeffrey Draper"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897976", "OA papers": [{"PaperId": "https://openalex.org/W2406444183", "PaperTitle": "Accelerating soft-error-rate (SER) estimation in the presence of single event transients", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Ji Li", "Jeffrey Draper"]}]}, {"DBLP title": "A fast simulator for the analysis of sub-threshold thermal noise transients.", "DBLP authors": ["Marco Donato", "R. Iris Bahar", "William R. Patterson", "Alexander Zaslavsky"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897960", "OA papers": [{"PaperId": "https://openalex.org/W2402617383", "PaperTitle": "A fast simulator for the analysis of sub-threshold thermal noise transients", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Brown University": 2.0, "Providence College": 2.0}, "Authors": ["Marco Donato", "R. Iris Bahar", "William P. Patterson", "Alexander Zaslavsky"]}]}, {"DBLP title": "Spectral graph sparsification in nearly-linear time leveraging efficient spectral perturbation analysis.", "DBLP authors": ["Zhuo Feng"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898094", "OA papers": [{"PaperId": "https://openalex.org/W2396255976", "PaperTitle": "Spectral graph sparsification in nearly-linear time leveraging efficient spectral perturbation analysis", "Year": 2016, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Michigan Technological University": 1.0}, "Authors": ["Zhuo Feng"]}]}, {"DBLP title": "Efficient probing schemes for fine-pitch pads of InFO wafer-level chip-scale package.", "DBLP authors": ["Yu-Chieh Huang", "Bing-Yang Lin", "Cheng-Wen Wu", "Mincent Lee", "Hao Chen", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898015", "OA papers": [{"PaperId": "https://openalex.org/W2402678621", "PaperTitle": "Efficient probing schemes for fine-pitch pads of InFO wafer-level chip-scale package", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Tsing Hua University": 3.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 5.0}, "Authors": ["Yu-Chieh Huang", "Bing-Yang Lin", "Cheng-Wen Wu", "Mincent Lee", "Hao Chen", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"]}]}, {"DBLP title": "Reducing control bit overhead for X-masking/X-canceling hybrid architecture via pattern partitioning.", "DBLP authors": ["Jin-Hyun Kang", "Nur A. Touba", "Joon-Sung Yang"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898078", "OA papers": [{"PaperId": "https://openalex.org/W2401534526", "PaperTitle": "Reducing control bit overhead for X-masking/X-canceling hybrid architecture via pattern partitioning", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Sungkyunkwan University": 2.0, "The University of Texas at Austin": 1.0}, "Authors": ["Jin U. Kang", "Nur A. Touba", "Joon-Sung Yang"]}]}, {"DBLP title": "EffiTest: efficient delay test and statistical prediction for configuring post-silicon tunable buffers.", "DBLP authors": ["Grace Li Zhang", "Bing Li", "Ulf Schlichtmann"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898017", "OA papers": [{"PaperId": "https://openalex.org/W2397038956", "PaperTitle": "EffiTest", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Technical University of Munich": 3.0}, "Authors": ["Grace Zhang", "Bing Li", "Ulf Schlichtmann"]}]}, {"DBLP title": "Comprehensive optimization of scan chain timing during late-stage IC implementation.", "DBLP authors": ["Kun Young Chung", "Andrew B. Kahng", "Jiajia Li"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897998", "OA papers": [{"PaperId": "https://openalex.org/W2399407221", "PaperTitle": "Comprehensive optimization of scan chain timing during late-stage IC implementation", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Kun Ho Chung", "Andrew B. Kahng", "Jiajia Li"]}]}, {"DBLP title": "Reducing serial I/O power in error-tolerant applications by efficient lossy encoding.", "DBLP authors": ["Phillip Stanley-Marbell", "Martin C. Rinard"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898079", "OA papers": [{"PaperId": "https://openalex.org/W2408543768", "PaperTitle": "Reducing serial I/O power in error-tolerant applications by efficient lossy encoding", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"-MIT": 2.0}, "Authors": ["Martin Rinard", "Phillip Stanley-Marbell"]}]}, {"DBLP title": "Improving performance and lifetime of NAND storage systems using relaxed program sequence.", "DBLP authors": ["Jisung Park", "Jaeyong Jeong", "Sungjin Lee", "Youngsun Song", "Jihong Kim"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898032", "OA papers": [{"PaperId": "https://openalex.org/W2398201093", "PaperTitle": "Improving performance and lifetime of NAND storage systems using relaxed program sequence", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Seoul National University": 4.0, "Massachusetts Institute of Technology": 1.0}, "Authors": ["Jisung Park", "Jae-Yong Jeong", "Sungjin Lee", "Young-Sun Song", "Jihong Kim"]}]}, {"DBLP title": "Data cache prefetching via context directed pattern matching for coarse-grained reconfigurable arrays.", "DBLP authors": ["Chen Yang", "Leibo Liu", "Shouyi Yin", "Shaojun Wei"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898001", "OA papers": [{"PaperId": "https://openalex.org/W2401095654", "PaperTitle": "Data cache prefetching via context directed pattern matching for coarse-grained reconfigurable arrays", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Tsinghua University": 2.0, "Institute of Microelectronics": 2.0}, "Authors": ["Chen Yang", "Leibo Liu", "Shouyi Yin", "Shaojun Wei"]}]}, {"DBLP title": "TEMP: thread batch enabled memory partitioning for GPU.", "DBLP authors": ["Mengjie Mao", "Wujie Wen", "Xiaoxiao Liu", "Jingtong Hu", "Danghui Wang", "Yiran Chen", "Hai Li"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898103", "OA papers": [{"PaperId": "https://openalex.org/W2396363708", "PaperTitle": "TEMP", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Pittsburgh": 5.0, "Oklahoma State University": 1.0, "School of Computer Science - Northwestern Polytechnical University": 1.0}, "Authors": ["Mengjie Mao", "Wujie Wen", "Xiaoxiao Liu", "Jingtong Hu", "Danghui Wang", "Yi Chen", "Hai Li"]}]}, {"DBLP title": "Invited - Specification and modeling for systems-on-chip security verification.", "DBLP authors": ["Sharad Malik", "Pramod Subramanyan"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2911991", "OA papers": [{"PaperId": "https://openalex.org/W2395747866", "PaperTitle": "Invited - Specification and modeling for systems-on-chip security verification", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Sharad Malik", "Pramod Subramanyan"]}]}, {"DBLP title": "Invited - Context-aware energy-efficient communication for IoT sensor nodes.", "DBLP authors": ["Shreyas Sen"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2905005", "OA papers": [{"PaperId": "https://openalex.org/W2399237939", "PaperTitle": "Invited - Context-aware energy-efficient communication for IoT sensor nodes", "Year": 2016, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Shreyas Sen"]}]}, {"DBLP title": "Clear: c\u0332ross-l\u0332ayer e\u0332xploration for a\u0332rchitecting r\u0332esilience combining hardware and software techniques to tolerate soft errors in processor cores.", "DBLP authors": ["Eric Cheng", "Shahrzad Mirkhani", "Lukasz G. Szafaryn", "Chen-Yong Cher", "Hyungmin Cho", "Kevin Skadron", "Mircea R. Stan", "Klas Lilja", "Jacob A. Abraham", "Pradip Bose", "Subhasish Mitra"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897996", "OA papers": [{"PaperId": "https://openalex.org/W2337485678", "PaperTitle": "CLEAR", "Year": 2016, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Stanford University": 4.0, "University of Virginia": 3.0, "IBM research": 2.0, "Robust Chip (United States)": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Eric M. Cheng", "Shahrzad Mirkhani", "Lukasz G. Szafaryn", "Chen-Yong Cher", "Hyungmin Cho", "Kevin Skadron", "Mircea R. Stan", "K. Lilja", "Jacob A. Abraham", "Pradip Bose", "Subhasish Mitra"]}]}, {"DBLP title": "Designing guardbands for instantaneous aging effects.", "DBLP authors": ["Victor M. van Santen", "Hussam Amrouch", "Javier Mart\u00edn-Mart\u00ednez", "Montserrat Nafr\u00eda", "J\u00f6rg Henkel"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898006", "OA papers": [{"PaperId": "https://openalex.org/W2401779648", "PaperTitle": "Designing guardbands for instantaneous aging effects", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Karlsruhe Institute of Technology": 3.0, "Autonomous University of Barcelona": 2.0}, "Authors": ["Victor M. van Santen", "Hussam Amrouch", "Javier Martin-Martinez", "Montserrat Nafria", "Jorg Henkel"]}]}, {"DBLP title": "NVSim-VXs: an improved NVSim for variation aware STT-RAM simulation.", "DBLP authors": ["Enes Eken", "Linghao Song", "Ismail Bayram", "Cong Xu", "Wujie Wen", "Yuan Xie", "Yiran Chen"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898053", "OA papers": [{"PaperId": "https://openalex.org/W2407511913", "PaperTitle": "NVSim-VX <sup>s</sup>", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Pittsburgh": 4.0, "Hewlett-Packard (United States)": 1.0, "Florida International University": 1.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Enes Eken", "Linghao Song", "Ismail Bayram", "Cong Xu", "Wujie Wen", "Yuan Xie", "Yi Chen"]}]}, {"DBLP title": "A novel cross-layer framework for early-stage power delivery and architecture co-exploration.", "DBLP authors": ["Cheng Zhuo", "Kassan Unda", "Yiyu Shi", "Wei-Kai Shih"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897969", "OA papers": [{"PaperId": "https://openalex.org/W2396640217", "PaperTitle": "A novel cross-layer framework for early-stage power delivery and architecture co-exploration", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Zhejiang University": 1.0, "University of Notre Dame": 2.0, "Intel (United States)": 1.0}, "Authors": ["Cheng Zhuo", "Kassan Unda", "Yiyu Shi", "Wei-Kai Shih"]}]}, {"DBLP title": "A high-resolution side-channel attack on last-level cache.", "DBLP authors": ["Mehmet Kayaalp", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev", "Aamer Jaleel"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897962", "OA papers": [{"PaperId": "https://openalex.org/W2404948481", "PaperTitle": "A high-resolution side-channel attack on last-level cache", "Year": 2016, "CitationCount": 75, "EstimatedCitation": 75, "Affiliations": {"IBM research": 1.0, "Binghamton University": 1.0, "University of California, Riverside": 1.0, "Nvidia (United States)": 1.0}, "Authors": ["Mehmet Kayaalp", "Dmitry Ponomarev", "Nael Abu-Ghazaleh", "Aamer Jaleel"]}]}, {"DBLP title": "GarbledCPU: a MIPS processor for secure computation in hardware.", "DBLP authors": ["Ebrahim M. Songhori", "Shaza Zeitouni", "Ghada Dessouky", "Thomas Schneider", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898027", "OA papers": [{"PaperId": "https://openalex.org/W2397486072", "PaperTitle": "GarbledCPU", "Year": 2016, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Rice University": 1.0, "Technical University of Darmstadt": 4.0, "University of California, San Diego": 1.0}, "Authors": ["Ebrahim M. Songhori", "Shaza Zeitouni", "Ghada Dessouky", "Thomas Schneider", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"]}]}, {"DBLP title": "SecDCP: secure dynamic cache partitioning for efficient timing channel protection.", "DBLP authors": ["Yao Wang", "Andrew Ferraiuolo", "Danfeng Zhang", "Andrew C. Myers", "G. Edward Suh"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898086", "OA papers": [{"PaperId": "https://openalex.org/W2406174928", "PaperTitle": "SecDCP", "Year": 2016, "CitationCount": 67, "EstimatedCitation": 67, "Affiliations": {"Cornell University": 4.0, "Pennsylvania State University": 1.0}, "Authors": ["Yao Wang", "Andrew Ferraiuolo", "Danfeng Zhang", "Andrew G. Myers", "G. Edward Suh"]}]}, {"DBLP title": "Physical unclonable functions-based linear encryption against code reuse attacks.", "DBLP authors": ["Pengfei Qiu", "Yongqiang Lyu", "Jiliang Zhang", "Xingwei Wang", "Di Zhai", "Dongsheng Wang", "Gang Qu"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898061", "OA papers": [{"PaperId": "https://openalex.org/W2398192538", "PaperTitle": "Physical unclonable functions-based linear encryption against code reuse attacks", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Tsinghua University": 4.0, "Northeastern University": 2.0, "University of Maryland, College Park": 1.0}, "Authors": ["Xun Shi", "Yongqiang Lyu", "Di Zhai", "Dongsheng Wang", "Jiliang Zhang", "Xingwei Wang", "Gang Qu"]}]}, {"DBLP title": "Near-threshold computing in FinFET technologies: opportunities for improved voltage scalability.", "DBLP authors": ["Nathaniel Ross Pinckney", "Lucian Shifren", "Brian Cline", "Saurabh Sinha", "Supreet Jeloka", "Ronald G. Dreslinski", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898049", "OA papers": [{"PaperId": "https://openalex.org/W2405051333", "PaperTitle": "Near-threshold computing in FinFET technologies", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Michigan\u2013Ann Arbor": 6.0, "ARM Inc., San Jose, CA": 1.0, "ARM Inc., Austin, TX": 2.0}, "Authors": ["Nathaniel Pinckney", "Lucian Shifren", "Brian Cline", "Saurabh Sinha", "Supreet Jeloka", "Ronald G. Dreslinski", "Trevor Mudge", "Dennis Sylvester", "David Blaauw"]}]}, {"DBLP title": "Match-making for monolithic 3D IC: finding the right technology node.", "DBLP authors": ["Kyungwook Chang", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898043", "OA papers": [{"PaperId": "https://openalex.org/W2401605155", "PaperTitle": "Match-making for monolithic 3D IC", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Georgia Institute of Technology": 2.0, "American Rock Mechanics Association": 3.0}, "Authors": ["Kyungwook Chang", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"]}]}, {"DBLP title": "Lower power by voltage stacking: a fine-grained system design approach.", "DBLP authors": ["Kristof Blutman", "Ajay Kapoor", "Jacinto Garcia Martinez", "Hamed Fatemi", "Jos\u00e9 Pineda de Gyvez"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898041", "OA papers": [{"PaperId": "https://openalex.org/W2407951702", "PaperTitle": "Lower power by voltage stacking", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"NXP (Netherlands)": 5.0}, "Authors": ["Kristof Blutman", "Ajay Kapoor", "Jacinto Garcia Martinez", "Hamed Fatemi", "Jose Pineda de Gyvez"]}]}, {"DBLP title": "Leveraging FDSOI through body bias domain partitioning and bias search.", "DBLP authors": ["Johannes Maximilian K\u00fchn", "Hideharu Amano", "Oliver Bringmann", "Wolfgang Rosenstiel"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898039", "OA papers": [{"PaperId": "https://openalex.org/W2399859114", "PaperTitle": "Leveraging FDSOI through body bias domain partitioning and bias search", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of T\u00fcbingen": 2.5, "Keio University": 1.5}, "Authors": ["Johannes Maximilian K\u00fchn", "Hideharu Amano", "Oliver Bringmann", "Wolfgang Rosenstiel"]}]}, {"DBLP title": "QB-trees: towards an optimal topological representation and its applications to analog layout designs.", "DBLP authors": ["I-Peng Wu", "Hung-Chih Ou", "Yao-Wen Chang"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898074", "OA papers": [{"PaperId": "https://openalex.org/W2408362903", "PaperTitle": "QB-trees", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["I-Peng Wu", "Hung-Chih Ou", "Yao-Wen Chang"]}]}, {"DBLP title": "Timing-driven cell placement optimization for early slack histogram compression.", "DBLP authors": ["Chau-Chin Huang", "Yen-Chun Liu", "Yu-Sheng Lu", "Yun-Chih Kuo", "Yao-Wen Chang", "Sy-Yen Kuo"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898105", "OA papers": [{"PaperId": "https://openalex.org/W2408697007", "PaperTitle": "Timing-driven cell placement optimization for early slack histogram compression", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Taiwan University": 6.0}, "Authors": ["Chau-Chin Huang", "Yen-Chun Liu", "Yusheng Lu", "Yun-Chih Kuo", "Yao-Wen Chang", "Sy-Yen Kuo"]}]}, {"DBLP title": "Flip-flop clustering by weighted K-means algorithm.", "DBLP authors": ["Gang Wu", "Yue Xu", "Dean Wu", "Manoj Ragupathy", "Yu-Yen Mo", "Chris C. N. Chu"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898025", "OA papers": [{"PaperId": "https://openalex.org/W2404274178", "PaperTitle": "Flip-flop clustering by weighted K-means algorithm", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Iowa State University": 2.0, "Oracle (United States)": 3.0, "RedMart, Singapore": 1.0}, "Authors": ["Gang Wu", "Yue Xu", "Dean Wu", "Manoj Ragupathy", "Yu-Yen Mo", "Chris Chu"]}]}, {"DBLP title": "Legalization algorithm for multiple-row height standard cell design.", "DBLP authors": ["Wing-Kai Chow", "Chak-Wa Pui", "Evangeline F. Y. Young"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898038", "OA papers": [{"PaperId": "https://openalex.org/W2407716185", "PaperTitle": "Legalization algorithm for multiple-row height standard cell design", "Year": 2016, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Chinese University of Hong Kong": 3.0}, "Authors": ["Wing-Kai Chow", "Chak-Wa Pui", "Evangeline F. Y. Young"]}]}, {"DBLP title": "Minimum-implant-area-aware detailed placement with spacing constraints.", "DBLP authors": ["Kai-Han Tseng", "Yao-Wen Chang", "Charles C. C. Liu"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898045", "OA papers": [{"PaperId": "https://openalex.org/W2398997130", "PaperTitle": "Minimum-implant-area-aware detailed placement with spacing constraints", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"National Taiwan University": 2.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 1.0}, "Authors": ["Kai-Han Tseng", "Yao-Wen Chang", "Charles Y. Liu"]}]}, {"DBLP title": "Incremental layer assignment for critical path timing.", "DBLP authors": ["Derong Liu", "Bei Yu", "Salim Chowdhury", "David Z. Pan"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898033", "OA papers": [{"PaperId": "https://openalex.org/W2400313174", "PaperTitle": "Incremental layer assignment for critical path timing", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"The University of Texas at Austin": 2.0, "Chinese University of Hong Kong": 1.0, "Oracle (United States)": 1.0}, "Authors": ["Derong Liu", "Bei Yu", "Salim A. Chowdhury", "David Z. Pan"]}]}, {"DBLP title": "Catching the flu: emerging threats from a third party power management unit.", "DBLP authors": ["Rajesh Jayashankara Shridevi", "Chidhambaranathan Rajamanikkam", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897994", "OA papers": [{"PaperId": "https://openalex.org/W2404032169", "PaperTitle": "Catching the flu", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Utah State University": 4.0}, "Authors": ["Rajesh JayashankaraShridevi", "Chidhambaranathan Rajamanikkam", "Koushik Chakraborty", "Sanghamitra Roy"]}]}, {"DBLP title": "Information dispersion for trojan defense through high-level synthesis.", "DBLP authors": ["S. T. Choden Konigsmark", "Deming Chen", "Martin D. F. Wong"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898034", "OA papers": [{"PaperId": "https://openalex.org/W2399100316", "PaperTitle": "Information dispersion for trojan defense through high-level synthesis", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["S. T. Choden Konigsmark", "Deming Chen", "Martin C.S. Wong"]}]}, {"DBLP title": "Hybrid STT-CMOS designs for reverse-engineering prevention.", "DBLP authors": ["Theodore Winograd", "Hassan Salmani", "Hamid Mahmoodi", "Kris Gaj", "Houman Homayoun"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898099", "OA papers": [{"PaperId": "https://openalex.org/W2394517960", "PaperTitle": "Hybrid STT-CMOS designs for reverse-engineering prevention", "Year": 2016, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"George Mason University": 3.0, "Howard University": 1.0, "San Francisco State University": 1.0}, "Authors": ["Theodore Winograd", "Hassan Salmani", "Hamid Mahmoodi", "Kris Gaj", "Houman Homayoun"]}]}, {"DBLP title": "AVFSM: a framework for identifying and mitigating vulnerabilities in FSMs.", "DBLP authors": ["Adib Nahiyan", "Kan Xiao", "Kun Yang", "Yier Jin", "Domenic Forte", "Mark M. Tehranipoor"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897992", "OA papers": [{"PaperId": "https://openalex.org/W2403248509", "PaperTitle": "AVFSM", "Year": 2016, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"University of Florida": 4.0, "University of Connecticut": 1.0, "University of Central Florida": 1.0}, "Authors": ["Adib Nahiyan", "Kan Xiao", "Kun Yang", "Yeir Jin", "Domenic Forte", "Mark Tehranipoor"]}]}, {"DBLP title": "PLL to the rescue: a novel EM fault countermeasure.", "DBLP authors": ["Noriyuki Miura", "Zakaria Najm", "Wei He", "Shivam Bhasin", "Xuan Thuy Ngo", "Makoto Nagata", "Jean-Luc Danger"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898065", "OA papers": [{"PaperId": "https://openalex.org/W2401883107", "PaperTitle": "PLL to the rescue", "Year": 2016, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Kobe University": 2.0, "T\u00e9l\u00e9com Paris": 3.0, "Nanyang Technological University": 2.0}, "Authors": ["Noriyuki Miura", "Zakaria Najm", "Wei He", "Shivam Bhasin", "Xuan Minh Ngo", "Makoto Nagata", "Jean-Luc Danger"]}]}, {"DBLP title": "Remote attestation for low-end embedded devices: the prover's perspective.", "DBLP authors": ["Ferdinand Brasser", "Kasper Bonne Rasmussen", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898083", "OA papers": [{"PaperId": "https://openalex.org/W2388447476", "PaperTitle": "Remote attestation for low-end embedded devices", "Year": 2016, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Technical University of Darmstadt": 2.0, "University of Oxford": 1.0, "University of California, Irvine": 1.0}, "Authors": ["Ferdinand Brasser", "Kasper Bonne Rasmussen", "Ahmad-Reza Sadeghi", "Gene Tsudik"]}]}, {"DBLP title": "Enabling sub-blocks erase management to boost the performance of 3D NAND flash memory.", "DBLP authors": ["Tseng-Yi Chen", "Yuan-Hao Chang", "Chien-Chung Ho", "Shuo-Han Chen"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898018", "OA papers": [{"PaperId": "https://openalex.org/W2408727576", "PaperTitle": "Enabling sub-blocks erase management to boost the performance of 3D NAND flash memory", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Institute of Information Science, Academia Sinica": 2.0, "National Taiwan University": 1.0, "National Tsing Hua University": 1.0}, "Authors": ["Tseng-Yi Chen", "Yuan-Hao Chang", "Chien-Chung Ho", "Shuo-Han Chen"]}]}, {"DBLP title": "BLESS: a simple and efficient scheme for prolonging PCM lifetime.", "DBLP authors": ["Marjan Asadinia", "Majid Jalili", "Hamid Sarbazi-Azad"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897993", "OA papers": [{"PaperId": "https://openalex.org/W2396194837", "PaperTitle": "BLESS", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Sharif University of Technology": 3.0}, "Authors": ["Marjan Asadinia", "Majid Jalili", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "A model-driven approach to warp/thread-block level GPU cache bypassing.", "DBLP authors": ["Hongwen Dai", "Chao Li", "Huiyang Zhou", "Saurabh Gupta", "Christos Kartsaklis", "Mike Mantor"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897966", "OA papers": [{"PaperId": "https://openalex.org/W2398414514", "PaperTitle": "A model-driven approach to warp/thread-block level GPU cache bypassing", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"North Carolina State University": 3.0, "Oak Ridge National Laboratory": 2.0, "Advanced Micro Devices (United States)": 1.0}, "Authors": ["Hongwen Dai", "Chao Li", "Huiyang Zhou", "Saurabh Gupta", "Christos Kartsaklis", "Mike Mantor"]}]}, {"DBLP title": "A real-time energy-efficient superpixel hardware accelerator for mobile computer vision applications.", "DBLP authors": ["Injoon Hong", "Jason Clemons", "Rangharajan Venkatesan", "Iuri Frosio", "Brucek Khailany", "Stephen W. Keckler"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897974", "OA papers": [{"PaperId": "https://openalex.org/W2399054999", "PaperTitle": "A real-time energy-efficient superpixel hardware accelerator for mobile computer vision applications", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Korea Advanced Institute of Science and Technology": 1.0, "Nvidia (United Kingdom)": 5.0}, "Authors": ["Injoon Hong", "Iuri Frosio", "Jason Clemons", "Brucek Khailany", "Rangharajan Venkatesan", "Stephen W. Keckler"]}]}, {"DBLP title": "An area-efficient consolidated configurable error correction for approximate hardware accelerators.", "DBLP authors": ["Sana Mazahir", "Osman Hasan", "Rehan Hafiz", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897981", "OA papers": [{"PaperId": "https://openalex.org/W2404305894", "PaperTitle": "An area-efficient consolidated configurable error correction for approximate hardware accelerators", "Year": 2016, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {" School of Electrical Engineering and Computer Science, National University of Sciences and Technology, Islamabad, Pakistan": 2.0, "Information Technology University": 1.0, "Karlsruhe Institute of Technology": 2.0}, "Authors": ["Sana Mazahir", "Osman Hasan", "Rehan Hafiz", "Muhammad Shafique", "Jorg Henkel"]}]}, {"DBLP title": "Approximate bitcoin mining.", "DBLP authors": ["Matthew Vilim", "Henry Duwe", "Rakesh Kumar"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897988", "OA papers": [{"PaperId": "https://openalex.org/W2402320862", "PaperTitle": "Approximate bitcoin mining", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Matthew Vilim", "Henry Duwe", "Rakesh Kumar"]}]}, {"DBLP title": "Invited - Cross-layer approximations for neuromorphic computing: from devices to circuits and systems.", "DBLP authors": ["Priyadarshini Panda", "Abhronil Sengupta", "Syed Shakib Sarwar", "Gopalakrishnan Srinivasan", "Swagath Venkataramani", "Anand Raghunathan", "Kaushik Roy"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2905009", "OA papers": [{"PaperId": "https://openalex.org/W2395491504", "PaperTitle": "Invited - Cross-layer approximations for neuromorphic computing: from devices to circuits and systems", "Year": 2016, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Purdue University System": 7.0}, "Authors": ["Priyadarshini Panda", "Abhronil Sengupta", "Syed Shakib Sarwar", "Gopalakrishnan Srinivasan", "Swagath Venkataramani", "Anand Raghunathan", "Kaushik Roy"]}]}, {"DBLP title": "Invited - Cross-layer approximate computing: from logic to architectures.", "DBLP authors": ["Muhammad Shafique", "Rehan Hafiz", "Semeen Rehman", "Walaa El-Harouni", "J\u00f6rg Henkel"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2906199", "OA papers": [{"PaperId": "https://openalex.org/W2399535694", "PaperTitle": "Invited - Cross-layer approximate computing: from logic to architectures", "Year": 2016, "CitationCount": 121, "EstimatedCitation": 121, "Affiliations": {"Karlsruhe Institute of Technology": 3.0, "Information Technology University": 1.0, "TU Dresden": 1.0}, "Authors": ["Muhammad Shafique", "Rehan Hafiz", "Semeen Rehman", "Walaa El-Harouni", "Jorg Henkel"]}]}, {"DBLP title": "Invited - Approximate computing with partially unreliable dynamic random access memory - approximate DRAM.", "DBLP authors": ["Matthias Jung", "Deepak M. Mathew", "Christian Weis", "Norbert Wehn"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2905002", "OA papers": [{"PaperId": "https://openalex.org/W2401836885", "PaperTitle": "Invited - Approximate computing with partially unreliable dynamic random access memory - approximate DRAM", "Year": 2016, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"University of Kaiserslautern": 4.0}, "Authors": ["Matthias Jung", "Deepak John Mathew", "Christian Weis", "Norbert Wehn"]}]}, {"DBLP title": "Novel CMOS RFIC layout generation with concurrent device placement and fixed-length microstrip routing.", "DBLP authors": ["Tsun-Ming Tseng", "Bing Li", "Ching-Feng Yeh", "Hsiang-Chieh Jhan", "Zuo-Min Tsai", "Mark Po-Hung Lin", "Ulf Schlichtmann"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898052", "OA papers": [{"PaperId": "https://openalex.org/W3099520929", "PaperTitle": "Novel CMOS RFIC layout generation with concurrent device placement and fixed-length microstrip routing", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institute for Electronic Design Automation, Technische Universit\u00e4t M\u00fcnchen, Germany": 3.0, "National Chung Cheng University": 4.0}, "Authors": ["Tsun-Ming Tseng", "Bing Li", "Ching-Feng Yeh", "Hsiang-Chieh Jhan", "Zuo-Min Tsai", "Mark Po-Hung Lin", "Ulf Schlichtmann"]}]}, {"DBLP title": "Procedural capacitor placement in differential charge-scaling converters by nonlinearity analysis.", "DBLP authors": ["Florin Burcea", "Husni M. Habal", "Helmut E. Graeb"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898073", "OA papers": [{"PaperId": "https://openalex.org/W2402126413", "PaperTitle": "Procedural capacitor placement in differential charge-scaling converters by nonlinearity analysis", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"TU Muenchen, Munich, Germany#TAB#": 3.0}, "Authors": ["Florin Burcea", "Husni Habal", "Helmut Graeb"]}]}, {"DBLP title": "A novel time and voltage based SAR ADC design with self-learning technique.", "DBLP authors": ["Abhilash Karnatakam Nagabhushana", "Haibo Wang"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897970", "OA papers": [{"PaperId": "https://openalex.org/W2395206555", "PaperTitle": "A novel time and voltage based SAR ADC design with self-learning technique", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Southern Illinois University Carbondale": 2.0}, "Authors": ["Abhilash Karnatakam Nagabhushana", "Haibo Wang"]}]}, {"DBLP title": "Extended statistical element selection: a calibration method for high resolution in analog/RF designs.", "DBLP authors": ["Renzhi Liu", "Jeffrey A. Weldon", "Larry T. Pileggi"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898022", "OA papers": [{"PaperId": "https://openalex.org/W2394640708", "PaperTitle": "Extended statistical element selection", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Renzhi Liu", "Jeffrey A. Weldon", "Larry Pileggi"]}]}, {"DBLP title": "A low-power dynamic divider for approximate applications.", "DBLP authors": ["Soheil Hashemi", "R. Iris Bahar", "Sherief Reda"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897965", "OA papers": [{"PaperId": "https://openalex.org/W2404585587", "PaperTitle": "A low-power dynamic divider for approximate applications", "Year": 2016, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Brown University": 1.5, "Providence College": 1.5}, "Authors": ["Soheil Hashemi", "R. Iris Bahar", "Sherief Reda"]}]}, {"DBLP title": "Optimal design of JPEG hardware under the approximate computing paradigm.", "DBLP authors": ["Farhana Sharmin Snigdha", "Deepashree Sengupta", "Jiang Hu", "Sachin S. Sapatnekar"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898057", "OA papers": [{"PaperId": "https://openalex.org/W2402093298", "PaperTitle": "Optimal design of JPEG hardware under the approximate computing paradigm", "Year": 2016, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Minnesota": 3.0, "Texas A&M University": 1.0}, "Authors": ["Farhana Sharmin Snigdha", "Deepashree Sengupta", "Jiang Hu", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Minimizing the energy-delay product of SRAM arrays using a device-circuit-architecture co-optimization framework.", "DBLP authors": ["Alireza Shafaei", "Hassan Afzali-Kusha", "Massoud Pedram"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898044", "OA papers": [{"PaperId": "https://openalex.org/W2400550412", "PaperTitle": "Minimizing the energy-delay product of SRAM arrays using a device-circuit-architecture co-optimization framework", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Alireza Shafaei", "Hassan Afzali-Kusha", "Massoud Pedram"]}]}, {"DBLP title": "Energy efficient computation with asynchronous races.", "DBLP authors": ["Advait Madhavan", "Timothy Sherwood", "Dmitri B. Strukov"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898019", "OA papers": [{"PaperId": "https://openalex.org/W2403742959", "PaperTitle": "Energy efficient computation with asynchronous races", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Santa Barbara": 3.0}, "Authors": ["Advait Madhavan", "Timothy Sherwood", "Dmitri B. Strukov"]}]}, {"DBLP title": "A quantitative analysis on microarchitectures of modern CPU-FPGA platforms.", "DBLP authors": ["Young-kyu Choi", "Jason Cong", "Zhenman Fang", "Yuchen Hao", "Glenn Reinman", "Peng Wei"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897972", "OA papers": [{"PaperId": "https://openalex.org/W2405102949", "PaperTitle": "A quantitative analysis on microarchitectures of modern CPU-FPGA platforms", "Year": 2016, "CitationCount": 89, "EstimatedCitation": 89, "Affiliations": {"University of California, Los Angeles": 6.0}, "Authors": ["Young Deuk Choi", "Jason Cong", "Zhenman Fang", "Yu-Chen Hao", "Glenn Reinman", "Peng Wei"]}]}, {"DBLP title": "DeepBurning: automatic generation of FPGA-based learning accelerators for the neural network family.", "DBLP authors": ["Ying Wang", "Jie Xu", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898003", "OA papers": [{"PaperId": "https://openalex.org/W2396572963", "PaperTitle": "DeepBurning", "Year": 2016, "CitationCount": 161, "EstimatedCitation": 161, "Affiliations": {"Institute of Computing Technology": 2.5, "Chinese Academy of Sciences": 2.5}, "Authors": ["Ying Wang", "Jie Xu", "Yinhe Han", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Resource budgeting for reliability in reconfigurable architectures.", "DBLP authors": ["Hongyan Zhang", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898084", "OA papers": [{"PaperId": "https://openalex.org/W2405066776", "PaperTitle": "Resource budgeting for reliability in reconfigurable architectures", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Hongyan Zhang", "Lars Bauer", "Jorg Henkel"]}]}, {"DBLP title": "An MPSoC for energy-efficient database query processing.", "DBLP authors": ["Sebastian Haas", "Oliver Arnold", "Benedikt N\u00f6then", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian H\u00f6ppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "J\u00f6rg Schreiter", "Holger Eisenreich", "Jens-Uwe Schl\u00fc\u00dfler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Mat\u00fas", "Christian Mayr", "Ren\u00e9 Sch\u00fcffny", "Gerhard P. Fettweis"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897986", "OA papers": [{"PaperId": "https://openalex.org/W2398018766", "PaperTitle": "An MPSoC for energy-efficient database query processing", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"TU Dresden": 25.0}, "Authors": ["Sebastian Haas", "Oliver Werner Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "J\u00f6rg Schreiter", "Holger Eisenreich", "Jens-Uwe Schl\u00fc\u00dfler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "H.-J. Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard Fettweis"]}]}, {"DBLP title": "Practical statistical static timing analysis with current source models.", "DBLP authors": ["Debjit Sinha", "Vladimir Zolotov", "Sheshashayee K. Raghunathan", "Michael H. Wood", "Kerim Kalafala"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898068", "OA papers": [{"PaperId": "https://openalex.org/W2397668384", "PaperTitle": "Practical statistical static timing analysis with current source models", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Poughkeepsie Public Library District": 3.0, "IBM T.J. Watson Research, Yorktown Heights, USA#TAB#": 1.0, "IBM Systems, Poughkeepsie, USA [Bangalore, India": 1.0}, "Authors": ["Debjit Sinha", "Vladimir Zolotov", "Sheshashayee K. Raghunathan", "Michael Wood", "Kerim Kalafala"]}]}, {"DBLP title": "Statistical path tracing in timing graphs.", "DBLP authors": ["Vasant Rao", "Debjit Sinha", "Nitin Srimal", "Prabhat K. Maurya"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898096", "OA papers": [{"PaperId": "https://openalex.org/W2403550060", "PaperTitle": "Statistical path tracing in timing graphs", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IBM (United States)": 2.0, "IBM Systems, Outer Ring Road, Embassy Manyatha B, Bangalore, KA 560045, India": 2.0}, "Authors": ["Vasant Rao", "Debjit Sinha", "Nitin Srimal", "Prabhat Kumar Maurya"]}]}, {"DBLP title": "Efficient transistor-level timing yield estimation via line sampling.", "DBLP authors": ["Hiromitsu Awano", "Takashi Sato"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898016", "OA papers": [{"PaperId": "https://openalex.org/W2401766047", "PaperTitle": "Efficient transistor-level timing yield estimation via line sampling", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Kyoto University": 2.0}, "Authors": ["Hiromitsu Awano", "Takashi Sato"]}]}, {"DBLP title": "A distributed timing analysis framework for large designs.", "DBLP authors": ["Tsung-Wei Huang", "Martin D. F. Wong", "Debjit Sinha", "Kerim Kalafala", "Natesan Venkateswaran"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897959", "OA papers": [{"PaperId": "https://openalex.org/W2397503904", "PaperTitle": "A distributed timing analysis framework for large designs", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Dept. of ECE, UIUC, IL, USA#TAB#": 2.0, "Poughkeepsie Public Library District": 3.0}, "Authors": ["Tsung-Wei Huang", "Martin C.S. Wong", "Debjit Sinha", "Kerim Kalafala", "Natesan Venkateswaran"]}]}, {"DBLP title": "An MIG-based compiler for programmable logic-in-memory architectures.", "DBLP authors": ["Mathias Soeken", "Saeideh Shirinzadeh", "Pierre-Emmanuel Gaillardon", "Luca Gaetano Amar\u00f9", "Rolf Drechsler", "Giovanni De Micheli"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897985", "OA papers": [{"PaperId": "https://openalex.org/W2268392721", "PaperTitle": "An MIG-based compiler for programmable logic-in-memory architectures", "Year": 2016, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0, "University of Bremen": 2.0, "University of Utah": 1.0}, "Authors": ["Mathias Soeken", "Saeideh Shirinzadeh", "Pierre-Emmanuel Gaillardon", "Luca Amaru", "Rolf Drechsler", "Giovanni De Micheli"]}]}, {"DBLP title": "Nonvolatile memory design based on ferroelectric FETs.", "DBLP authors": ["Sumitha George", "Kaisheng Ma", "Ahmedullah Aziz", "Xueqing Li", "Asif Islam Khan", "Sayeef S. Salahuddin", "Meng-Fan Chang", "Suman Datta", "John Sampson", "Sumeet Kumar Gupta", "Vijaykrishnan Narayanan"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898050", "OA papers": [{"PaperId": "https://openalex.org/W2407647853", "PaperTitle": "Nonvolatile memory design based on ferroelectric FETs", "Year": 2016, "CitationCount": 76, "EstimatedCitation": 76, "Affiliations": {"Pennsylvania State University": 7.0, "University of California, Berkeley": 2.0, "National Tsing Hua University": 1.0, "University of Notre Dame": 1.0}, "Authors": ["Sumitha George", "Kaisheng Ma", "Ahmedullah Aziz", "Xueqing Li", "Asif Khan", "Sayeef Salahuddin", "Meng-Fan Chang", "Suman Datta", "John H. Sampson", "Sumeet Gupta", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "Architecting energy-efficient STT-RAM based register file on GPGPUs via delta compression.", "DBLP authors": ["Hang Zhang", "Xuhao Chen", "Nong Xiao", "Fang Liu"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897989", "OA papers": [{"PaperId": "https://openalex.org/W2403204284", "PaperTitle": "Architecting energy-efficient STT-RAM based register file on GPGPUs via delta compression", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"National University of Defense Technology": 3.5, "Sun Yat-sen University": 0.5}, "Authors": ["Hang Zhang", "Xuhao Chen", "Nong Xiao", "Fang Liu"]}]}, {"DBLP title": "PDS: pseudo-differential sensing scheme for STT-MRAM.", "DBLP authors": ["Wang Kang", "Tingting Pang", "Bi Wu", "Weifeng Lv", "Youguang Zhang", "Guangyu Sun", "Weisheng Zhao"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898058", "OA papers": [{"PaperId": "https://openalex.org/W2404559947", "PaperTitle": "PDS", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Beihang University": 5.0, "Peking University": 1.0}, "Authors": ["Weisheng Zhao", "Tingting Pang", "Bi Wu", "Weifeng Lv", "Youguang Zhang", "Guanyu Sun"]}]}, {"DBLP title": "Invited - Things, trouble, trust: on building trust in IoT systems.", "DBLP authors": ["Tigist Abera", "N. Asokan", "Lucas Davi", "Farinaz Koushanfar", "Andrew Paverd", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2905020", "OA papers": [{"PaperId": "https://openalex.org/W2401503174", "PaperTitle": "Invited - Things, trouble, trust", "Year": 2016, "CitationCount": 71, "EstimatedCitation": 71, "Affiliations": {"Technical University of Darmstadt": 3.0, "Aalto University": 2.0, "University of California, San Diego": 1.0, "UC Irvine Health": 1.0}, "Authors": ["Tigist Abera", "Nadarajah Asokan", "Lucas Davi", "Farinaz Koushanfar", "Andrew Paverd", "Ahmad-Reza Sadeghi", "Gene Tsudik"]}]}, {"DBLP title": "Invited - Can IoT be secured: emerging challenges in connecting the unconnected.", "DBLP authors": ["Nancy Cam-Winget", "Ahmad-Reza Sadeghi", "Yier Jin"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2905004", "OA papers": [{"PaperId": "https://openalex.org/W2407036733", "PaperTitle": "Invited - Can IoT be secured", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Cisco Systems (United States)": 1.0, "Technical University of Darmstadt": 1.0, "University of Central Florida": 1.0}, "Authors": ["Nancy Cam-Winget", "Ahmad-Reza Sadeghi", "Yier Jin"]}]}, {"DBLP title": "C-brain: a deep learning accelerator that tames the diversity of CNNs through adaptive data-level parallelization.", "DBLP authors": ["Lili Song", "Ying Wang", "Yinhe Han", "Xin Zhao", "Bosheng Liu", "Xiaowei Li"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897995", "OA papers": [{"PaperId": "https://openalex.org/W2403646140", "PaperTitle": "C-brain", "Year": 2016, "CitationCount": 91, "EstimatedCitation": 91, "Affiliations": {"Institute of Computing Technology": 3.0, "Chinese Academy of Sciences": 3.0}, "Authors": ["Lili Song", "Ying Wang", "Yinhe Han", "Xin Zhao", "Bosheng Liu", "Xiaowei Li"]}]}, {"DBLP title": "Dynamic energy-accuracy trade-off using stochastic computing in deep neural networks.", "DBLP authors": ["Kyounghoon Kim", "Jungki Kim", "Joonsang Yu", "Jungwoo Seo", "Jongeun Lee", "Kiyoung Choi"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898011", "OA papers": [{"PaperId": "https://openalex.org/W2402098947", "PaperTitle": "Dynamic energy-accuracy trade-off using stochastic computing in deep neural networks", "Year": 2016, "CitationCount": 124, "EstimatedCitation": 124, "Affiliations": {"Seoul National University": 5.0, "Ulsan National Institute of Science and Technology": 1.0}, "Authors": ["Kyoung Hoon Kim", "Jungki Kim", "Joonsang Yu", "Jung-Woo Seo", "Jongeun Lee", "Kiyoung Choi"]}]}, {"DBLP title": "Switched by input: power efficient structure for RRAM-based convolutional neural network.", "DBLP authors": ["Lixue Xia", "Tianqi Tang", "Wenqin Huangfu", "Ming Cheng", "Xiling Yin", "Boxun Li", "Yu Wang", "Huazhong Yang"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898101", "OA papers": [{"PaperId": "https://openalex.org/W2408724663", "PaperTitle": "Switched by input", "Year": 2016, "CitationCount": 75, "EstimatedCitation": 75, "Affiliations": {"Tsinghua University": 8.0}, "Authors": ["Lixue Xia", "Tianqi Tang", "Wenqin Huangfu", "Ming Cheng", "Xiling Yin", "Boxun Li", "Yu Wang", "Huazhong Yang"]}]}, {"DBLP title": "Simplifying deep neural networks for neuromorphic architectures.", "DBLP authors": ["Jaeyong Chung", "Taehwan Shin"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898092", "OA papers": [{"PaperId": "https://openalex.org/W2399948372", "PaperTitle": "Simplifying deep neural networks for neuromorphic architectures", "Year": 2016, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Incheon National University": 2.0}, "Authors": ["Jaeyong Chung", "Tae Hwan Shin"]}]}, {"DBLP title": "A low-power carry cut-back approximate adder with fixed-point implementation and floating-point precision.", "DBLP authors": ["Vincent Camus", "Jeremy Schlachter", "Christian C. Enz"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897964", "OA papers": [{"PaperId": "https://openalex.org/W2402970300", "PaperTitle": "A low-power <i>carry cut-back</i> approximate adder with fixed-point implementation and floating-point precision", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0}, "Authors": ["Vincent Camus", "Jeremy Schlachter", "Christian Enz"]}]}, {"DBLP title": "An efficient method for multi-level approximate logic synthesis under error rate constraint.", "DBLP authors": ["Yi Wu", "Weikang Qian"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897982", "OA papers": [{"PaperId": "https://openalex.org/W2401611945", "PaperTitle": "An efficient method for multi-level approximate logic synthesis under error rate constraint", "Year": 2016, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Shanghai Jiao Tong University": 2.0}, "Authors": ["Yi Wu", "Weikang Qian"]}]}, {"DBLP title": "Precise error determination of approximated components in sequential circuits with model checking.", "DBLP authors": ["Arun Chandrasekharan", "Mathias Soeken", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898069", "OA papers": [{"PaperId": "https://openalex.org/W2286003412", "PaperTitle": "Precise error determination of approximated components in sequential circuits with model checking", "Year": 2016, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of Bremen": 3.0, "Integrated Systems Laboratory, EPFL, Switzerland#TAB#": 1.0}, "Authors": ["Arun Chandrasekharan", "Mathias Soeken", "Grose, Daniel, ca.", "Rolf Drechsler"]}]}, {"DBLP title": "Area optimization of resilient designs guided by a mixed integer geometric program.", "DBLP authors": ["Hsin-Ho Huang", "Huimei Cheng", "Chris C. N. Chu", "Peter A. Beerel"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897990", "OA papers": [{"PaperId": "https://openalex.org/W2401797601", "PaperTitle": "Area optimization of resilient designs guided by a mixed integer geometric program", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Southern California": 3.0, "Iowa State University": 1.0}, "Authors": ["Hsin-Ho Huang", "Huimei Cheng", "Chris Chu", "Peter A. Beerel"]}]}, {"DBLP title": "On harmonic fixed-priority scheduling of periodic real-time tasks with constrained deadlines.", "DBLP authors": ["Tianyi Wang", "Qiushi Han", "Shi Sha", "Wujie Wen", "Gang Quan", "Meikang Qiu"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898055", "OA papers": [{"PaperId": "https://openalex.org/W2396096312", "PaperTitle": "On harmonic fixed-priority scheduling of periodic real-time tasks with constrained deadlines", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Florida International University": 5.0, "Pace University": 1.0}, "Authors": ["Tianyi Wang", "Qiushi Han", "Shi Sha", "Wujie Wen", "Gang Quan", "Meikang Qiu"]}]}, {"DBLP title": "A probabilistic scheduling framework for mixed-criticality systems.", "DBLP authors": ["Alejandro Masrur"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897971", "OA papers": [{"PaperId": "https://openalex.org/W2396017041", "PaperTitle": "A probabilistic scheduling framework for mixed-criticality systems", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Chemnitz University of Technology": 1.0}, "Authors": ["Alejandro Masrur"]}]}, {"DBLP title": "Distributed scheduling for many-cores using cooperative game theory.", "DBLP authors": ["Anuj Pathania", "Vanchinathan Venkataramani", "Muhammad Shafique", "Tulika Mitra", "J\u00f6rg Henkel"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898009", "OA papers": [{"PaperId": "https://openalex.org/W2398336586", "PaperTitle": "Distributed scheduling for many-cores using cooperative game theory", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Karlsruhe Institute of Technology": 3.0, "National University of Singapore": 2.0}, "Authors": ["Anuj Pathania", "Vanchinathan Venkataramani", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"]}]}, {"DBLP title": "Utilization bounds on allocating rate-monotonic scheduled multi-mode tasks on multiprocessor systems.", "DBLP authors": ["Wen-Hung Huang", "Jian-Jia Chen"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898108", "OA papers": [{"PaperId": "https://openalex.org/W2401898108", "PaperTitle": "Utilization bounds on allocating rate-monotonic scheduled multi-mode tasks on multiprocessor systems", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"TU Dortmund University": 2.0}, "Authors": ["Wen-Hung Huang", "Jian-Jia Chen"]}]}, {"DBLP title": "DAG-aware logic synthesis of datapaths.", "DBLP authors": ["Cunxi Yu", "Maciej J. Ciesielski", "Mihir Choudhury", "Andrew Sullivan"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898000", "OA papers": [{"PaperId": "https://openalex.org/W2398947418", "PaperTitle": "DAG-aware logic synthesis of datapaths", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Massachusetts Amherst": 2.0, "IBM (United States)": 2.0}, "Authors": ["Cunxi Yu", "Maciej Ciesielski", "Mihir Choudhury", "Andrew L. Sullivan"]}]}, {"DBLP title": "Lin-analyzer: a high-level performance analysis tool for FPGA-based accelerators.", "DBLP authors": ["Guanwen Zhong", "Alok Prakash", "Yun Liang", "Tulika Mitra", "Sma\u00efl Niar"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898040", "OA papers": [{"PaperId": "https://openalex.org/W2398354748", "PaperTitle": "Lin-analyzer", "Year": 2016, "CitationCount": 76, "EstimatedCitation": 76, "Affiliations": {"National University of Singapore": 3.0, "Peking University": 1.0, "Laboratory of Industrial and Human Automation Control, Mechanical Engineering and Computer Science": 1.0}, "Authors": ["Guanwen Zhong", "Alok Prakash", "Yun Liang", "Tulika Mitra", "Smail Niar"]}]}, {"DBLP title": "Improving high-level synthesis with decoupled data structure optimization.", "DBLP authors": ["Ritchie Zhao", "Gai Liu", "Shreesha Srinath", "Christopher Batten", "Zhiru Zhang"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898030", "OA papers": [{"PaperId": "https://openalex.org/W2402164368", "PaperTitle": "Improving high-level synthesis with decoupled data structure optimization", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Cornell University": 5.0}, "Authors": ["Ritchie Zhao", "Gai Liu", "Shreesha Srinath", "Christopher Batten", "Zhiru Zhang"]}]}, {"DBLP title": "StitchUp: automatic control flow protection for high level synthesis circuits.", "DBLP authors": ["Shane T. Fleming", "David B. Thomas"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898097", "OA papers": [{"PaperId": "https://openalex.org/W2402647458", "PaperTitle": "StitchUp", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["Shane T. Fleming", "David Thomas"]}]}, {"DBLP title": "Plug-n-learn: automatic learning of computational algorithms in human-centered internet-of-things applications.", "DBLP authors": ["Seyed Ali Rokni", "Hassan Ghasemzadeh"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898066", "OA papers": [{"PaperId": "https://openalex.org/W2397294223", "PaperTitle": "Plug-n-learn", "Year": 2016, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Washington State University": 2.0}, "Authors": ["Seyed Ali Rokni", "Hassan Ghasemzadeh"]}]}, {"DBLP title": "A semantics-aware design for mounting remote sensors on mobile systems.", "DBLP authors": ["Yu-Wen Jong", "Pi-Cheng Hsiu", "Sheng-Wei Cheng", "Tei-Wei Kuo"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897975", "OA papers": [{"PaperId": "https://openalex.org/W2400705964", "PaperTitle": "A semantics-aware design for mounting remote sensors on mobile systems", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Taiwan University": 2.5, "Research Center for Information Technology Innovation, Academia Sinica": 1.5}, "Authors": ["Yu-Wen Jong", "Pi-Cheng Hsiu", "Sheng-Wei Cheng", "Tei-Wei Kuo"]}]}, {"DBLP title": "Re-target-able software power management framework using SoC data auto-generation.", "DBLP authors": ["Piyali Goswami", "Sushaanth Srirangapathi", "Chetan Matad", "Stanley Liu"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898085", "OA papers": [{"PaperId": "https://openalex.org/W2402541670", "PaperTitle": "Re-target-able software power management framework using SoC data auto-generation", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Texas Instruments (India)": 2.0, "PathPartner Technology, Bangalore, India": 1.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Piyali Goswami", "Sushaanth Srirangapathi", "Chetan Matad", "Stanley K. Liu"]}]}, {"DBLP title": "Efficient design space exploration via statistical sampling and AdaBoost learning.", "DBLP authors": ["Dandan Li", "Shuzhen Yao", "Yu-Hang Liu", "Senzhang Wang", "Xian-He Sun"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898012", "OA papers": [{"PaperId": "https://openalex.org/W2403021642", "PaperTitle": "Efficient design space exploration via statistical sampling and AdaBoost learning", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Illinois Institute of Technology": 2.5, "Beihang University": 2.5}, "Authors": ["Dandan Li", "Shuzhen Yao", "Yuhang Liu", "Senzhang Wang", "Xian-He Sun"]}]}, {"DBLP title": "Invited - Ultra low power integrated transceivers for near-field IoT.", "DBLP authors": ["Mihai Sanduleanu", "Ibrahim Abe M. Elfadel"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2907024", "OA papers": [{"PaperId": "https://openalex.org/W2402317775", "PaperTitle": "Invited - Ultra low power integrated transceivers for near-field IoT", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Masdar Institute of Science and Technology Abu Dhabi United Arab Emirates": 2.0}, "Authors": ["Mihai Sanduleanu", "Ibrahim M. Elfadel"]}]}, {"DBLP title": "Invited - Integrated millimeter-wave/terahertz sensor systems for near-field IoT.", "DBLP authors": ["Payam Heydari"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2907985", "OA papers": [{"PaperId": "https://openalex.org/W2405138816", "PaperTitle": "Invited - Integrated millimeter-wave/terahertz sensor systems for near-field IoT", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nanoscale Communication IC (NCIC) Labs, University of California, Irvine, CA": 1.0}, "Authors": ["Payam Heydari"]}]}, {"DBLP title": "Invited - Who is the major threat to tomorrow's security?: you, the hardware designer.", "DBLP authors": ["Wayne P. Burleson", "Onur Mutlu", "Mohit Tiwari"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2905022", "OA papers": [{"PaperId": "https://openalex.org/W2399542024", "PaperTitle": "Invited - Who is the major threat to tomorrow's security?", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Massachusetts Amherst": 1.0, "Carnegie Mellon University": 0.5, "ETH Zurich": 0.5, "The University of Texas at Austin": 1.0}, "Authors": ["Wayne Burleson", "Onur Mutlu", "Mohit Tiwari"]}]}, {"DBLP title": "High-level synthesis for micro-electrode-dot-array digital microfluidic biochips.", "DBLP authors": ["Zipeng Li", "Kelvin Yi-Tse Lai", "Po-Hsien Yu", "Tsung-Yi Ho", "Krishnendu Chakrabarty", "Chen-Yi Lee"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898028", "OA papers": [{"PaperId": "https://openalex.org/W2395906706", "PaperTitle": "High-level synthesis for micro-electrode-dot-array digital microfluidic biochips", "Year": 2016, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"Duke University": 2.0, "National Yang Ming Chiao Tung University": 3.0, "National Tsing Hua University": 1.0}, "Authors": ["Zipeng Li", "Kelvin Yi-Tse Lai", "Po-Hsien Yu", "Tsung-Yi Ho", "Krishnendu Chakrabarty", "Chen-Yi Lee"]}]}, {"DBLP title": "Columba: co-layout synthesis for continuous-flow microfluidic biochips.", "DBLP authors": ["Tsun-Ming Tseng", "Mengchu Li", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897997", "OA papers": [{"PaperId": "https://openalex.org/W2399948660", "PaperTitle": "Columba", "Year": 2016, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Technical University of Munich": 4.0, "National Tsing Hua University": 1.0}, "Authors": ["Tsun-Ming Tseng", "Mengchu Li", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"]}]}, {"DBLP title": "A quantum annealing approach for boolean satisfiability problem.", "DBLP authors": ["Juexiao Su", "Tianheng Tu", "Lei He"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897973", "OA papers": [{"PaperId": "https://openalex.org/W2400468894", "PaperTitle": "A quantum annealing approach for boolean satisfiability problem", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of California, Los Angeles": 2.0, "Univeristy of California, Los Angeles, CA and Application Specific Circuits and Systems, Shanghai, China#TAB#": 1.0}, "Authors": ["Juexiao Su", "Tianheng Tu", "Lei He"]}]}, {"DBLP title": "Unlocking efficiency and scalability of reversible logic synthesis using conventional logic synthesis.", "DBLP authors": ["Mathias Soeken", "Anupam Chattopadhyay"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898107", "OA papers": [{"PaperId": "https://openalex.org/W2286978612", "PaperTitle": "Unlocking efficiency and scalability of reversible logic synthesis using conventional logic synthesis", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"EPFL (Switzerland)": 1.0, "Nanyang Technological University": 1.0}, "Authors": ["Mathias Soeken", "Anupam Chattopadhyay"]}]}, {"DBLP title": "SwiftGPU: fostering energy efficiency in a near-threshold GPU through a tactical performance boost.", "DBLP authors": ["Prabal Basu", "Hu Chen", "Shamik Saha", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898100", "OA papers": [{"PaperId": "https://openalex.org/W2403694914", "PaperTitle": "SwiftGPU", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Utah State University": 5.0}, "Authors": ["Prabal Basu", "Hu Chen", "Shamik Saha", "Koushik Chakraborty", "Sanghamitra Roy"]}]}, {"DBLP title": "VR-scale: runtime dynamic phase scaling of processor voltage regulators for improving power efficiency.", "DBLP authors": ["Hadi Asghari Moghaddam", "Hamid Reza Ghasemi", "Abhishek Arvind Sinkar", "Indrani Paul", "Nam Sung Kim"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898109", "OA papers": [{"PaperId": "https://openalex.org/W2400151209", "PaperTitle": "VR-scale", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "Advanced Micro Devices (Canada)": 2.0, "Oracle (United States)": 1.0}, "Authors": ["Hadi Asghari-Moghaddam", "Hamid Ghasemi", "Abhishek A. Sinkar", "Indrani Paul", "Nam Kim"]}]}, {"DBLP title": "Exploration of associative power management with instruction governed operation for ultra-low power design.", "DBLP authors": ["Tianyu Jia", "Yuanbo Fan", "Russ Joseph", "Jie Gu"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898021", "OA papers": [{"PaperId": "https://openalex.org/W2404136550", "PaperTitle": "Exploration of associative power management with instruction governed operation for ultra-low power design", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Northwestern University": 4.0}, "Authors": ["Tianyu Jia", "Yuanbo Fan", "Russ Joseph", "Jie Gu"]}]}, {"DBLP title": "MORPh: mobile OLED-friendly recording and playback system for low power video streaming.", "DBLP authors": ["Xiang Chen", "Jiachen Mao", "Jiafei Gao", "Kent W. Nixon", "Yiran Chen"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898047", "OA papers": [{"PaperId": "https://openalex.org/W2395546261", "PaperTitle": "MORPh", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Pittsburgh": 5.0}, "Authors": ["Xiang Chen", "Jiachen Mao", "Jiafei Gao", "Kent W. Nixon", "Yi Chen"]}]}, {"DBLP title": "HW/SW co-design of nonvolatile IO system in energy harvesting sensor nodes for optimal data acquisition.", "DBLP authors": ["Zewei Li", "Yongpan Liu", "Daming Zhang", "Chun Jason Xue", "Zhangyuan Wang", "Xin Shi", "Wenyu Sun", "Jiwu Shu", "Huazhong Yang"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898029", "OA papers": [{"PaperId": "https://openalex.org/W2404199137", "PaperTitle": "HW/SW co-design of nonvolatile IO system in energy harvesting sensor nodes for optimal data acquisition", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Tsinghua University": 8.0, "City University of Hong Kong": 1.0}, "Authors": ["Zewei Li", "Yongpan Liu", "Daming Zhang", "Chun Jason Xue", "Zhangyuan Wang", "Xin Shi", "Wenyu Sun", "Jiwu Shu", "Huazhong Yang"]}]}, {"DBLP title": "Shift sprinting: fine-grained temperature-aware NoC-based MCSoC architecture in dark silicon age.", "DBLP authors": ["Amin Rezaei", "Danella Zhao", "Masoud Daneshtalab", "Hongyi Wu"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898090", "OA papers": [{"PaperId": "https://openalex.org/W2395376639", "PaperTitle": "Shift sprinting", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Louisiana at Lafayette": 3.0, "Royal Institute of Technology": 1.0}, "Authors": ["Amin Rezaei", "Dan Zhao", "Masoud Daneshtalab", "Hongyi Wu"]}]}, {"DBLP title": "Performance-aware task scheduling for energy harvesting nonvolatile processors considering power switching overhead.", "DBLP authors": ["Hehe Li", "Yongpan Liu", "Chenchen Fu", "Chun Jason Xue", "Donglai Xiang", "Jinshan Yue", "Jinyang Li", "Daming Zhang", "Jingtong Hu", "Huazhong Yang"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898059", "OA papers": [{"PaperId": "https://openalex.org/W2407226507", "PaperTitle": "Performance-aware task scheduling for energy harvesting nonvolatile processors considering power switching overhead", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Tsinghua University": 7.0, "City University of Hong Kong": 2.0, "Oklahoma State University": 1.0}, "Authors": ["Mingquan Huang", "Yongpan Liu", "Chenchen Fu", "Chun Jason Xue", "Donglai Xiang", "Jinshan Yue", "Jinyang Li", "Daming Zhang", "Jingtong Hu", "Huazhong Yang"]}]}, {"DBLP title": "An FPGA-based infrastructure for fine-grained DVFS analysis in high-performance embedded systems.", "DBLP authors": ["Paolo Mantovani", "Emilio G. Cota", "Kevin Tien", "Christian Pilato", "Giuseppe Di Guglielmo", "Kenneth L. Shepard", "Luca P. Carloni"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897984", "OA papers": [{"PaperId": "https://openalex.org/W2405218842", "PaperTitle": "An FPGA-based infrastructure for fine-grained DVFS analysis in high-performance embedded systems", "Year": 2016, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Columbia University": 7.0}, "Authors": ["Paolo Mantovani", "Emilio G. Cota", "Kevin Tien", "Christian Pilato", "Giuseppe Di Guglielmo", "Kenneth L. Shepard", "Luca P. Carloni"]}]}, {"DBLP title": "MIRROR: symmetric timing analysis for real-time tasks on multicore platforms with shared resources.", "DBLP authors": ["Wen-Hung Huang", "Jian-Jia Chen", "Jan Reineke"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898046", "OA papers": [{"PaperId": "https://openalex.org/W2395250830", "PaperTitle": "MIRROR", "Year": 2016, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"TU Dortmund University": 2.0, "Saarland University": 1.0}, "Authors": ["Wen-Hung Huang", "Jian-Jia Chen", "Jan Reineke"]}]}, {"DBLP title": "Real-time co-scheduling of multiple dataflow graphs on multi-processor systems.", "DBLP authors": ["Shin-Haeng Kang", "Duseok Kang", "Hoeseok Yang", "Soonhoi Ha"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898077", "OA papers": [{"PaperId": "https://openalex.org/W2401129385", "PaperTitle": "Real-time co-scheduling of multiple dataflow graphs on multi-processor systems", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Seoul National University": 3.0, "Ajou University": 1.0}, "Authors": ["Shin-haeng Kang", "Duseok Kang", "Hoeseok Yang", "Soonhoi Ha"]}]}, {"DBLP title": "Optimal and fast throughput evaluation of CSDF.", "DBLP authors": ["Bruno Bodin", "Alix Munier Kordon", "Beno\u00eet Dupont de Dinechin"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898056", "OA papers": [{"PaperId": "https://openalex.org/W2404982175", "PaperTitle": "Optimal and fast throughput evaluation of CSDF", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Edinburgh": 1.0, "Sorbonne Universites, Paris, France": 1.0, "KALRAY SA, 445 rue Lavoisier, Montbonnot, France": 1.0}, "Authors": ["Bruno Bodin", "Alix Munier-Kordon", "Benoit Dupont de Dinechin"]}]}, {"DBLP title": "An expected hypervolume improvement algorithm for architectural exploration of embedded processors.", "DBLP authors": ["Hongwei Wang", "Jinglin Shi", "Ziyuan Zhu"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897983", "OA papers": [{"PaperId": "https://openalex.org/W2402374619", "PaperTitle": "An expected hypervolume improvement algorithm for architectural exploration of embedded processors", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Chinese Academy of Sciences": 1.0, "Institute of Computing Technology": 1.0, "Chinese Academy of Sciences": 1.0}, "Authors": ["Hong-Wei Wang", "Jinglin Shi", "Ziyuan Zhu"]}]}, {"DBLP title": "Standard lattices in hardware.", "DBLP authors": ["James Howe", "Ciara Moore", "M\u00e1ire O'Neill", "Francesco Regazzoni", "Tim G\u00fcneysu", "K. Beeden"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898037", "OA papers": [{"PaperId": "https://openalex.org/W2475466576", "PaperTitle": "Lattice-based Encryption Over Standard Lattices In Hardware", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Queen's University Belfast": 3.0, "Universit\u00e0 della Svizzera italiana": 1.0, "Ruhr University Bochum": 1.0, "Thales UK Res. & Technol., Reading, UK": 1.0}, "Authors": ["James M. Howe", "C. F. Moore", "Mary O'Neill", "Francesco Regazzoni", "Tim G\u00fcneysu", "K. Beeden"]}]}, {"DBLP title": "Strategy without tactics: policy-agnostic hardware-enhanced control-flow integrity.", "DBLP authors": ["Dean Sullivan", "Orlando Arias", "Lucas Davi", "Per Larsen", "Ahmad-Reza Sadeghi", "Yier Jin"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898098", "OA papers": [{"PaperId": "https://openalex.org/W2406423978", "PaperTitle": "Strategy without tactics", "Year": 2016, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of Central Florida": 3.0, "Technical University of Darmstadt": 2.0, "University of California, Irvine": 1.0}, "Authors": ["Dean Sullivan", "Orlando Arias", "Lucas Davi", "Per Larsen", "Ahmad-Reza Sadeghi", "Yier Jin"]}]}, {"DBLP title": "Practical public PUF enabled by solving max-flow problem on chip.", "DBLP authors": ["Meng Li", "Jin Miao", "Kai Zhong", "David Z. Pan"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898067", "OA papers": [{"PaperId": "https://openalex.org/W2403406380", "PaperTitle": "Practical public PUF enabled by solving max-flow problem on chip", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"The University of Texas at Austin": 3.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["Lianqing Liu", "Jin Miao", "Kai Zhong", "David Z. Pan"]}]}, {"DBLP title": "The cat and mouse in split manufacturing.", "DBLP authors": ["Yujie Wang", "Pu Chen", "Jiang Hu", "Jeyavijayan Rajendran"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898104", "OA papers": [{"PaperId": "https://openalex.org/W2404942596", "PaperTitle": "The cat and mouse in split manufacturing", "Year": 2016, "CitationCount": 62, "EstimatedCitation": 62, "Affiliations": {"Texas A&M University": 3.0, "The University of Texas at Dallas": 1.0}, "Authors": ["Yujie Wang", "Pu Chen", "Jiang Hu", "Jeyavijayan Rajendran"]}]}, {"DBLP title": "SECRET: smartly EnCRypted energy efficient non-volatile memories.", "DBLP authors": ["Shivam Swami", "Joydeep Rakshit", "Kartik Mohanram"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898087", "OA papers": [{"PaperId": "https://openalex.org/W2405325665", "PaperTitle": "SECRET", "Year": 2016, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"University of Pittsburgh": 3.0}, "Authors": ["Shivam Swami", "Joydeep Rakshit", "Kartik Mohanram"]}]}, {"DBLP title": "Exploiting design-for-debug for flexible SoC security architecture.", "DBLP authors": ["Abhishek Basak", "Swarup Bhunia", "Sandip Ray"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898020", "OA papers": [{"PaperId": "https://openalex.org/W2403062295", "PaperTitle": "Exploiting design-for-debug for flexible SoC security architecture", "Year": 2016, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Case Western Reserve University": 1.0, "University of Florida": 1.0, "Intel (United States)": 1.0}, "Authors": ["Abhishek Basak", "Swarup Bhunia", "Sandip Ray"]}]}, {"DBLP title": "Fine-granularity tile-level parallelism in non-volatile memory architecture with two-dimensional bank subdivision.", "DBLP authors": ["Matthew Poremba", "Tao Zhang", "Yuan Xie"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898024", "OA papers": [{"PaperId": "https://openalex.org/W2407496901", "PaperTitle": "Fine-granularity tile-level parallelism in non-volatile memory architecture with two-dimensional bank subdivision", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Pennsylvania State University": 1.5, "Nvidia (United States)": 0.5, "University of California, Santa Barbara": 1.0}, "Authors": ["Matthew Poremba", "Tao Zhang", "Yuan Xie"]}]}, {"DBLP title": "MTJ variation monitor-assisted adaptive MRAM write.", "DBLP authors": ["Shaodi Wang", "Hochul Lee", "Cecile Grezes", "Pedram Khalili", "Kang L. Wang", "Puneet Gupta"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897979", "OA papers": [{"PaperId": "https://openalex.org/W2401752548", "PaperTitle": "MTJ variation monitor-assisted adaptive MRAM write", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of California, Los Angeles": 6.0}, "Authors": ["Shaodi Wang", "Hochul Lee", "Cecile Grezes", "Pedram Khalili", "Kang L. Wang", "Puneet Gupta"]}]}, {"DBLP title": "AOS: adaptive overwrite scheme for energy-efficient MLC STT-RAM cache.", "DBLP authors": ["Xunchao Chen", "Navid Khoshavi", "Jian Zhou", "Dan Huang", "Ronald F. DeMara", "Jun Wang", "Wujie Wen", "Yiran Chen"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2897987", "OA papers": [{"PaperId": "https://openalex.org/W2406370695", "PaperTitle": "AOS", "Year": 2016, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Central Florida": 6.0, "Florida International University": 1.0, "University of Pittsburgh": 1.0}, "Authors": ["Xunchao Chen", "Navid Khoshavi", "Jian Zhou", "Dan Huang", "Ronald F. DeMara", "Jun Wang", "Wujie Wen", "Yi Chen"]}]}, {"DBLP title": "Two-step state transition minimization for lifetime and performance improvement on MLC STT-RAM.", "DBLP authors": ["Huizhang Luo", "Jingtong Hu", "Liang Shi", "Chun Jason Xue", "Qingfeng Zhuge"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898106", "OA papers": [{"PaperId": "https://openalex.org/W2405014903", "PaperTitle": "Two-step state transition minimization for lifetime and performance improvement on MLC STT-RAM", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Chongqing University": 3.0, "Oklahoma State University Oklahoma City": 1.0, "City University of Hong Kong": 1.0}, "Authors": ["Huizhang Luo", "Jingtong Hu", "Liang Shi", "Chun Jason Xue", "Qingfeng Zhuge"]}]}, {"DBLP title": "Write-back aware shared last-level cache management for hybrid main memory.", "DBLP authors": ["Deshan Zhang", "Lei Ju", "Mengying Zhao", "Xiang Gao", "Zhiping Jia"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898110", "OA papers": [{"PaperId": "https://openalex.org/W2404547066", "PaperTitle": "Write-back aware shared last-level cache management for hybrid main memory", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Shandong University of Science and Technology": 5.0}, "Authors": ["Deshan Zhang", "Lei Ju", "Mengying Zhao", "Xiang Gao", "Zhiping Jia"]}]}, {"DBLP title": "Pinatubo: a processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories.", "DBLP authors": ["Shuangchen Li", "Cong Xu", "Qiaosha Zou", "Jishen Zhao", "Yu Lu", "Yuan Xie"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2898064", "OA papers": [{"PaperId": "https://openalex.org/W2396622873", "PaperTitle": "Pinatubo", "Year": 2016, "CitationCount": 306, "EstimatedCitation": 306, "Affiliations": {"University of California, Santa Barbara": 2.5, "Hewlett-Packard (United States)": 1.0, "Huawei Technologies (United States)": 0.5, "University of California, Santa Cruz": 1.0, "Qualcomm (United Kingdom)": 1.0}, "Authors": ["Shuangchen Li", "Cong Xu", "Qiaosha Zou", "Jishen Zhao", "Yu Lu", "Yuan Xie"]}]}, {"DBLP title": "Invited - A box of dots: using scan-based path delay test for timing verification.", "DBLP authors": ["Alfred L. Crouch", "John C. Potter"], "year": 2016, "doi": "https://doi.org/10.1145/2897937.2905001", "OA papers": [{"PaperId": "https://openalex.org/W2395529386", "PaperTitle": "Invited - A box of dots", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"SiliconAid Solutions, Austin, TX": 1.0, "ASSET InterTech, Austin, TX": 1.0}, "Authors": ["Alfred L. Crouch", "John D. Potter"]}]}]