#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b46530 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b39e90 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1b06d80 .functor NOT 1, L_0x1b81cb0, C4<0>, C4<0>, C4<0>;
L_0x1b81b30 .functor XOR 8, L_0x1b816d0, L_0x1b81a90, C4<00000000>, C4<00000000>;
L_0x1b81c40 .functor XOR 8, L_0x1b81b30, L_0x1b81ba0, C4<00000000>, C4<00000000>;
v0x1b7bdf0_0 .net "B3_next_dut", 0 0, L_0x1b7f020;  1 drivers
v0x1b7beb0_0 .net "B3_next_ref", 0 0, L_0x1b7d480;  1 drivers
v0x1b7bf50_0 .net "Count_next_dut", 0 0, L_0x1b80370;  1 drivers
v0x1b7bff0_0 .net "Count_next_ref", 0 0, L_0x1b7e6b0;  1 drivers
v0x1b7c090_0 .net "S1_next_dut", 0 0, L_0x1b803e0;  1 drivers
v0x1b7c180_0 .net "S1_next_ref", 0 0, L_0x1b7e230;  1 drivers
v0x1b7c250_0 .net "S_next_dut", 0 0, L_0x1b7fe40;  1 drivers
v0x1b7c320_0 .net "S_next_ref", 0 0, L_0x1b7dfe0;  1 drivers
v0x1b7c3f0_0 .net "Wait_next_dut", 0 0, L_0x1b80b60;  1 drivers
v0x1b7c4c0_0 .net "Wait_next_ref", 0 0, L_0x1b7ec40;  1 drivers
v0x1b7c590_0 .net *"_ivl_10", 7 0, L_0x1b81ba0;  1 drivers
v0x1b7c630_0 .net *"_ivl_12", 7 0, L_0x1b81c40;  1 drivers
v0x1b7c6d0_0 .net *"_ivl_2", 7 0, L_0x1b815e0;  1 drivers
v0x1b7c770_0 .net *"_ivl_4", 7 0, L_0x1b816d0;  1 drivers
v0x1b7c810_0 .net *"_ivl_6", 7 0, L_0x1b81a90;  1 drivers
v0x1b7c8b0_0 .net *"_ivl_8", 7 0, L_0x1b81b30;  1 drivers
v0x1b7c970_0 .net "ack", 0 0, v0x1b78bd0_0;  1 drivers
v0x1b7ca10_0 .var "clk", 0 0;
v0x1b7cae0_0 .net "counting_dut", 0 0, L_0x1b80eb0;  1 drivers
v0x1b7cbb0_0 .net "counting_ref", 0 0, L_0x1b7ef30;  1 drivers
v0x1b7cc80_0 .net "d", 0 0, v0x1b78d30_0;  1 drivers
v0x1b7cd20_0 .net "done_counting", 0 0, v0x1b78dd0_0;  1 drivers
v0x1b7cdc0_0 .net "done_dut", 0 0, L_0x1b80d60;  1 drivers
v0x1b7ce90_0 .net "done_ref", 0 0, L_0x1b7ee40;  1 drivers
v0x1b7cf60_0 .net "shift_ena_dut", 0 0, L_0x1b81480;  1 drivers
v0x1b7d030_0 .net "shift_ena_ref", 0 0, L_0x1b7f340;  1 drivers
v0x1b7d100_0 .net "state", 9 0, v0x1b79030_0;  1 drivers
v0x1b7d1a0_0 .var/2u "stats1", 607 0;
v0x1b7d240_0 .var/2u "strobe", 0 0;
v0x1b7d2e0_0 .net "tb_match", 0 0, L_0x1b81cb0;  1 drivers
v0x1b7d3b0_0 .net "tb_mismatch", 0 0, L_0x1b06d80;  1 drivers
LS_0x1b815e0_0_0 .concat [ 1 1 1 1], L_0x1b7f340, L_0x1b7ef30, L_0x1b7ee40, L_0x1b7ec40;
LS_0x1b815e0_0_4 .concat [ 1 1 1 1], L_0x1b7e6b0, L_0x1b7e230, L_0x1b7dfe0, L_0x1b7d480;
L_0x1b815e0 .concat [ 4 4 0 0], LS_0x1b815e0_0_0, LS_0x1b815e0_0_4;
LS_0x1b816d0_0_0 .concat [ 1 1 1 1], L_0x1b7f340, L_0x1b7ef30, L_0x1b7ee40, L_0x1b7ec40;
LS_0x1b816d0_0_4 .concat [ 1 1 1 1], L_0x1b7e6b0, L_0x1b7e230, L_0x1b7dfe0, L_0x1b7d480;
L_0x1b816d0 .concat [ 4 4 0 0], LS_0x1b816d0_0_0, LS_0x1b816d0_0_4;
LS_0x1b81a90_0_0 .concat [ 1 1 1 1], L_0x1b81480, L_0x1b80eb0, L_0x1b80d60, L_0x1b80b60;
LS_0x1b81a90_0_4 .concat [ 1 1 1 1], L_0x1b80370, L_0x1b803e0, L_0x1b7fe40, L_0x1b7f020;
L_0x1b81a90 .concat [ 4 4 0 0], LS_0x1b81a90_0_0, LS_0x1b81a90_0_4;
LS_0x1b81ba0_0_0 .concat [ 1 1 1 1], L_0x1b7f340, L_0x1b7ef30, L_0x1b7ee40, L_0x1b7ec40;
LS_0x1b81ba0_0_4 .concat [ 1 1 1 1], L_0x1b7e6b0, L_0x1b7e230, L_0x1b7dfe0, L_0x1b7d480;
L_0x1b81ba0 .concat [ 4 4 0 0], LS_0x1b81ba0_0_0, LS_0x1b81ba0_0_4;
L_0x1b81cb0 .cmp/eeq 8, L_0x1b815e0, L_0x1b81c40;
S_0x1b43c50 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1b39e90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1b17790 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1b177d0 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1b17810 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1b17850 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1b17890 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1b178d0 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1b17910 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1b17950 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1b17990 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1b179d0 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1b1e740 .functor NOT 1, v0x1b78d30_0, C4<0>, C4<0>, C4<0>;
L_0x1b13dc0 .functor AND 1, L_0x1b7d570, L_0x1b1e740, C4<1>, C4<1>;
L_0x1b47b10 .functor NOT 1, v0x1b78d30_0, C4<0>, C4<0>, C4<0>;
L_0x1b47b80 .functor AND 1, L_0x1b7d6d0, L_0x1b47b10, C4<1>, C4<1>;
L_0x1b7d870 .functor OR 1, L_0x1b13dc0, L_0x1b47b80, C4<0>, C4<0>;
L_0x1b7da50 .functor NOT 1, v0x1b78d30_0, C4<0>, C4<0>, C4<0>;
L_0x1b7db00 .functor AND 1, L_0x1b7d980, L_0x1b7da50, C4<1>, C4<1>;
L_0x1b7dc10 .functor OR 1, L_0x1b7d870, L_0x1b7db00, C4<0>, C4<0>;
L_0x1b7df20 .functor AND 1, L_0x1b7dd70, v0x1b78bd0_0, C4<1>, C4<1>;
L_0x1b7dfe0 .functor OR 1, L_0x1b7dc10, L_0x1b7df20, C4<0>, C4<0>;
L_0x1b7e230 .functor AND 1, L_0x1b7e150, v0x1b78d30_0, C4<1>, C4<1>;
L_0x1b7e480 .functor NOT 1, v0x1b78dd0_0, C4<0>, C4<0>, C4<0>;
L_0x1b7e5f0 .functor AND 1, L_0x1b7e390, L_0x1b7e480, C4<1>, C4<1>;
L_0x1b7e6b0 .functor OR 1, L_0x1b7e2f0, L_0x1b7e5f0, C4<0>, C4<0>;
L_0x1b7e580 .functor AND 1, L_0x1b7e890, v0x1b78dd0_0, C4<1>, C4<1>;
L_0x1b7ea80 .functor NOT 1, v0x1b78bd0_0, C4<0>, C4<0>, C4<0>;
L_0x1b7eb80 .functor AND 1, L_0x1b7e980, L_0x1b7ea80, C4<1>, C4<1>;
L_0x1b7ec40 .functor OR 1, L_0x1b7e580, L_0x1b7eb80, C4<0>, C4<0>;
v0x1b47c80_0 .net "B3_next", 0 0, L_0x1b7d480;  alias, 1 drivers
v0x1b05640_0 .net "Count_next", 0 0, L_0x1b7e6b0;  alias, 1 drivers
v0x1b05740_0 .net "S1_next", 0 0, L_0x1b7e230;  alias, 1 drivers
v0x1b06ed0_0 .net "S_next", 0 0, L_0x1b7dfe0;  alias, 1 drivers
v0x1b06f70_0 .net "Wait_next", 0 0, L_0x1b7ec40;  alias, 1 drivers
v0x1b07260_0 .net *"_ivl_10", 0 0, L_0x1b47b10;  1 drivers
v0x1b47d20_0 .net *"_ivl_12", 0 0, L_0x1b47b80;  1 drivers
v0x1b76db0_0 .net *"_ivl_14", 0 0, L_0x1b7d870;  1 drivers
v0x1b76e90_0 .net *"_ivl_17", 0 0, L_0x1b7d980;  1 drivers
v0x1b76f70_0 .net *"_ivl_18", 0 0, L_0x1b7da50;  1 drivers
v0x1b77050_0 .net *"_ivl_20", 0 0, L_0x1b7db00;  1 drivers
v0x1b77130_0 .net *"_ivl_22", 0 0, L_0x1b7dc10;  1 drivers
v0x1b77210_0 .net *"_ivl_25", 0 0, L_0x1b7dd70;  1 drivers
v0x1b772f0_0 .net *"_ivl_26", 0 0, L_0x1b7df20;  1 drivers
v0x1b773d0_0 .net *"_ivl_3", 0 0, L_0x1b7d570;  1 drivers
v0x1b774b0_0 .net *"_ivl_31", 0 0, L_0x1b7e150;  1 drivers
v0x1b77590_0 .net *"_ivl_35", 0 0, L_0x1b7e2f0;  1 drivers
v0x1b77670_0 .net *"_ivl_37", 0 0, L_0x1b7e390;  1 drivers
v0x1b77750_0 .net *"_ivl_38", 0 0, L_0x1b7e480;  1 drivers
v0x1b77830_0 .net *"_ivl_4", 0 0, L_0x1b1e740;  1 drivers
v0x1b77910_0 .net *"_ivl_40", 0 0, L_0x1b7e5f0;  1 drivers
v0x1b779f0_0 .net *"_ivl_45", 0 0, L_0x1b7e890;  1 drivers
v0x1b77ad0_0 .net *"_ivl_46", 0 0, L_0x1b7e580;  1 drivers
v0x1b77bb0_0 .net *"_ivl_49", 0 0, L_0x1b7e980;  1 drivers
v0x1b77c90_0 .net *"_ivl_50", 0 0, L_0x1b7ea80;  1 drivers
v0x1b77d70_0 .net *"_ivl_52", 0 0, L_0x1b7eb80;  1 drivers
v0x1b77e50_0 .net *"_ivl_6", 0 0, L_0x1b13dc0;  1 drivers
v0x1b77f30_0 .net *"_ivl_61", 3 0, L_0x1b7f090;  1 drivers
v0x1b78010_0 .net *"_ivl_9", 0 0, L_0x1b7d6d0;  1 drivers
v0x1b780f0_0 .net "ack", 0 0, v0x1b78bd0_0;  alias, 1 drivers
v0x1b781b0_0 .net "counting", 0 0, L_0x1b7ef30;  alias, 1 drivers
v0x1b78270_0 .net "d", 0 0, v0x1b78d30_0;  alias, 1 drivers
v0x1b78330_0 .net "done", 0 0, L_0x1b7ee40;  alias, 1 drivers
v0x1b78600_0 .net "done_counting", 0 0, v0x1b78dd0_0;  alias, 1 drivers
v0x1b786c0_0 .net "shift_ena", 0 0, L_0x1b7f340;  alias, 1 drivers
v0x1b78780_0 .net "state", 9 0, v0x1b79030_0;  alias, 1 drivers
L_0x1b7d480 .part v0x1b79030_0, 6, 1;
L_0x1b7d570 .part v0x1b79030_0, 0, 1;
L_0x1b7d6d0 .part v0x1b79030_0, 1, 1;
L_0x1b7d980 .part v0x1b79030_0, 3, 1;
L_0x1b7dd70 .part v0x1b79030_0, 9, 1;
L_0x1b7e150 .part v0x1b79030_0, 0, 1;
L_0x1b7e2f0 .part v0x1b79030_0, 7, 1;
L_0x1b7e390 .part v0x1b79030_0, 8, 1;
L_0x1b7e890 .part v0x1b79030_0, 8, 1;
L_0x1b7e980 .part v0x1b79030_0, 9, 1;
L_0x1b7ee40 .part v0x1b79030_0, 9, 1;
L_0x1b7ef30 .part v0x1b79030_0, 8, 1;
L_0x1b7f090 .part v0x1b79030_0, 4, 4;
L_0x1b7f340 .reduce/or L_0x1b7f090;
S_0x1b789e0 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1b39e90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1b78bd0_0 .var "ack", 0 0;
v0x1b78c90_0 .net "clk", 0 0, v0x1b7ca10_0;  1 drivers
v0x1b78d30_0 .var "d", 0 0;
v0x1b78dd0_0 .var "done_counting", 0 0;
v0x1b78ea0_0 .var/2u "fail_onehot", 0 0;
v0x1b78f90_0 .var/2u "failed", 0 0;
v0x1b79030_0 .var "state", 9 0;
v0x1b790d0_0 .net "tb_match", 0 0, L_0x1b81cb0;  alias, 1 drivers
E_0x1b13d80 .event posedge, v0x1b78c90_0;
E_0x1b12ad0/0 .event negedge, v0x1b78c90_0;
E_0x1b12ad0/1 .event posedge, v0x1b78c90_0;
E_0x1b12ad0 .event/or E_0x1b12ad0/0, E_0x1b12ad0/1;
S_0x1b79230 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1b39e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
L_0x1b7f020 .functor AND 1, L_0x1b7f500, v0x1b78d30_0, C4<1>, C4<1>;
L_0x1b7f6e0 .functor NOT 1, v0x1b78d30_0, C4<0>, C4<0>, C4<0>;
L_0x1b7f750 .functor AND 1, L_0x1b7f640, L_0x1b7f6e0, C4<1>, C4<1>;
L_0x1b7f900 .functor NOT 1, v0x1b78d30_0, C4<0>, C4<0>, C4<0>;
L_0x1b7f970 .functor AND 1, L_0x1b7f860, L_0x1b7f900, C4<1>, C4<1>;
L_0x1b7fa80 .functor OR 1, L_0x1b7f750, L_0x1b7f970, C4<0>, C4<0>;
L_0x1b7fc70 .functor NOT 1, v0x1b78d30_0, C4<0>, C4<0>, C4<0>;
L_0x1b7fce0 .functor AND 1, L_0x1b7fbd0, L_0x1b7fc70, C4<1>, C4<1>;
L_0x1b7fe40 .functor OR 1, L_0x1b7fa80, L_0x1b7fce0, C4<0>, C4<0>;
L_0x1b80040 .functor NOT 1, v0x1b78d30_0, C4<0>, C4<0>, C4<0>;
L_0x1b80110 .functor AND 1, L_0x1b7ffa0, L_0x1b80040, C4<1>, C4<1>;
L_0x1b802b0 .functor AND 1, L_0x1b801d0, v0x1b78d30_0, C4<1>, C4<1>;
L_0x1b803e0 .functor OR 1, L_0x1b80110, L_0x1b802b0, C4<0>, C4<0>;
L_0x1b805e0 .functor NOT 1, v0x1b78dd0_0, C4<0>, C4<0>, C4<0>;
L_0x1b80370 .functor AND 1, L_0x1b80540, L_0x1b805e0, C4<1>, C4<1>;
L_0x1b808b0 .functor AND 1, L_0x1b807c0, v0x1b78dd0_0, C4<1>, C4<1>;
L_0x1b80aa0 .functor AND 1, L_0x1b80a00, v0x1b78bd0_0, C4<1>, C4<1>;
L_0x1b80b60 .functor OR 1, L_0x1b808b0, L_0x1b80aa0, C4<0>, C4<0>;
L_0x1b81100 .functor OR 1, L_0x1b80f50, L_0x1b81060, C4<0>, C4<0>;
L_0x1b80ff0 .functor OR 1, L_0x1b81100, L_0x1b81210, C4<0>, C4<0>;
L_0x1b81480 .functor OR 1, L_0x1b80ff0, L_0x1b80cc0, C4<0>, C4<0>;
v0x1b795d0_0 .net "B3_next", 0 0, L_0x1b7f020;  alias, 1 drivers
v0x1b79690_0 .net "Count_next", 0 0, L_0x1b80370;  alias, 1 drivers
v0x1b79750_0 .net "S1_next", 0 0, L_0x1b803e0;  alias, 1 drivers
v0x1b79820_0 .net "S_next", 0 0, L_0x1b7fe40;  alias, 1 drivers
v0x1b798e0_0 .net "Wait_next", 0 0, L_0x1b80b60;  alias, 1 drivers
v0x1b799f0_0 .net *"_ivl_1", 0 0, L_0x1b7f500;  1 drivers
v0x1b79ad0_0 .net *"_ivl_11", 0 0, L_0x1b7f860;  1 drivers
v0x1b79bb0_0 .net *"_ivl_12", 0 0, L_0x1b7f900;  1 drivers
v0x1b79c90_0 .net *"_ivl_14", 0 0, L_0x1b7f970;  1 drivers
v0x1b79d70_0 .net *"_ivl_16", 0 0, L_0x1b7fa80;  1 drivers
v0x1b79e50_0 .net *"_ivl_19", 0 0, L_0x1b7fbd0;  1 drivers
v0x1b79f30_0 .net *"_ivl_20", 0 0, L_0x1b7fc70;  1 drivers
v0x1b7a010_0 .net *"_ivl_22", 0 0, L_0x1b7fce0;  1 drivers
v0x1b7a0f0_0 .net *"_ivl_27", 0 0, L_0x1b7ffa0;  1 drivers
v0x1b7a1d0_0 .net *"_ivl_28", 0 0, L_0x1b80040;  1 drivers
v0x1b7a2b0_0 .net *"_ivl_30", 0 0, L_0x1b80110;  1 drivers
v0x1b7a390_0 .net *"_ivl_33", 0 0, L_0x1b801d0;  1 drivers
v0x1b7a470_0 .net *"_ivl_34", 0 0, L_0x1b802b0;  1 drivers
v0x1b7a550_0 .net *"_ivl_39", 0 0, L_0x1b80540;  1 drivers
v0x1b7a630_0 .net *"_ivl_40", 0 0, L_0x1b805e0;  1 drivers
v0x1b7a710_0 .net *"_ivl_45", 0 0, L_0x1b807c0;  1 drivers
v0x1b7a7f0_0 .net *"_ivl_46", 0 0, L_0x1b808b0;  1 drivers
v0x1b7a8d0_0 .net *"_ivl_49", 0 0, L_0x1b80a00;  1 drivers
v0x1b7a9b0_0 .net *"_ivl_5", 0 0, L_0x1b7f640;  1 drivers
v0x1b7aa90_0 .net *"_ivl_50", 0 0, L_0x1b80aa0;  1 drivers
v0x1b7ab70_0 .net *"_ivl_59", 0 0, L_0x1b80f50;  1 drivers
v0x1b7ac50_0 .net *"_ivl_6", 0 0, L_0x1b7f6e0;  1 drivers
v0x1b7ad30_0 .net *"_ivl_61", 0 0, L_0x1b81060;  1 drivers
v0x1b7ae10_0 .net *"_ivl_62", 0 0, L_0x1b81100;  1 drivers
v0x1b7aef0_0 .net *"_ivl_65", 0 0, L_0x1b81210;  1 drivers
v0x1b7afd0_0 .net *"_ivl_66", 0 0, L_0x1b80ff0;  1 drivers
v0x1b7b0b0_0 .net *"_ivl_69", 0 0, L_0x1b80cc0;  1 drivers
v0x1b7b190_0 .net *"_ivl_8", 0 0, L_0x1b7f750;  1 drivers
v0x1b7b480_0 .net "ack", 0 0, v0x1b78bd0_0;  alias, 1 drivers
v0x1b7b520_0 .net "counting", 0 0, L_0x1b80eb0;  alias, 1 drivers
v0x1b7b5e0_0 .net "d", 0 0, v0x1b78d30_0;  alias, 1 drivers
v0x1b7b6d0_0 .net "done", 0 0, L_0x1b80d60;  alias, 1 drivers
v0x1b7b790_0 .net "done_counting", 0 0, v0x1b78dd0_0;  alias, 1 drivers
v0x1b7b880_0 .net "shift_ena", 0 0, L_0x1b81480;  alias, 1 drivers
v0x1b7b940_0 .net "state", 9 0, v0x1b79030_0;  alias, 1 drivers
L_0x1b7f500 .part v0x1b79030_0, 8, 1;
L_0x1b7f640 .part v0x1b79030_0, 0, 1;
L_0x1b7f860 .part v0x1b79030_0, 2, 1;
L_0x1b7fbd0 .part v0x1b79030_0, 7, 1;
L_0x1b7ffa0 .part v0x1b79030_0, 1, 1;
L_0x1b801d0 .part v0x1b79030_0, 2, 1;
L_0x1b80540 .part v0x1b79030_0, 9, 1;
L_0x1b807c0 .part v0x1b79030_0, 9, 1;
L_0x1b80a00 .part v0x1b79030_0, 8, 1;
L_0x1b80d60 .part v0x1b79030_0, 8, 1;
L_0x1b80eb0 .part v0x1b79030_0, 9, 1;
L_0x1b80f50 .part v0x1b79030_0, 5, 1;
L_0x1b81060 .part v0x1b79030_0, 6, 1;
L_0x1b81210 .part v0x1b79030_0, 7, 1;
L_0x1b80cc0 .part v0x1b79030_0, 8, 1;
S_0x1b7bbd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1b39e90;
 .timescale -12 -12;
E_0x1b124d0 .event anyedge, v0x1b7d240_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b7d240_0;
    %nor/r;
    %assign/vec4 v0x1b7d240_0, 0;
    %wait E_0x1b124d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b789e0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b78f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b78ea0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1b789e0;
T_2 ;
    %wait E_0x1b12ad0;
    %load/vec4 v0x1b790d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b78f90_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1b789e0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1b78bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b78dd0_0, 0;
    %assign/vec4 v0x1b78d30_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1b79030_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b12ad0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1b78bd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1b78dd0_0, 0, 1;
    %store/vec4 v0x1b78d30_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1b79030_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1b13d80;
    %load/vec4 v0x1b78f90_0;
    %assign/vec4 v0x1b78ea0_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b12ad0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1b78bd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1b78dd0_0, 0, 1;
    %store/vec4 v0x1b78d30_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1b79030_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1b13d80;
    %load/vec4 v0x1b78ea0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1b78f90_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b39e90;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7ca10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7d240_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b39e90;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b7ca10_0;
    %inv;
    %store/vec4 v0x1b7ca10_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b39e90;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b78c90_0, v0x1b7d3b0_0, v0x1b7cc80_0, v0x1b7cd20_0, v0x1b7c970_0, v0x1b7d100_0, v0x1b7beb0_0, v0x1b7bdf0_0, v0x1b7c320_0, v0x1b7c250_0, v0x1b7c180_0, v0x1b7c090_0, v0x1b7bff0_0, v0x1b7bf50_0, v0x1b7c4c0_0, v0x1b7c3f0_0, v0x1b7ce90_0, v0x1b7cdc0_0, v0x1b7cbb0_0, v0x1b7cae0_0, v0x1b7d030_0, v0x1b7cf60_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b39e90;
T_7 ;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b39e90;
T_8 ;
    %wait E_0x1b12ad0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b7d1a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7d1a0_0, 4, 32;
    %load/vec4 v0x1b7d2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7d1a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b7d1a0_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7d1a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b7beb0_0;
    %load/vec4 v0x1b7beb0_0;
    %load/vec4 v0x1b7bdf0_0;
    %xor;
    %load/vec4 v0x1b7beb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7d1a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7d1a0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1b7c320_0;
    %load/vec4 v0x1b7c320_0;
    %load/vec4 v0x1b7c250_0;
    %xor;
    %load/vec4 v0x1b7c320_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7d1a0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7d1a0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1b7c180_0;
    %load/vec4 v0x1b7c180_0;
    %load/vec4 v0x1b7c090_0;
    %xor;
    %load/vec4 v0x1b7c180_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7d1a0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7d1a0_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x1b7bff0_0;
    %load/vec4 v0x1b7bff0_0;
    %load/vec4 v0x1b7bf50_0;
    %xor;
    %load/vec4 v0x1b7bff0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7d1a0_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7d1a0_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x1b7c4c0_0;
    %load/vec4 v0x1b7c4c0_0;
    %load/vec4 v0x1b7c3f0_0;
    %xor;
    %load/vec4 v0x1b7c4c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7d1a0_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7d1a0_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x1b7ce90_0;
    %load/vec4 v0x1b7ce90_0;
    %load/vec4 v0x1b7cdc0_0;
    %xor;
    %load/vec4 v0x1b7ce90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7d1a0_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7d1a0_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x1b7cbb0_0;
    %load/vec4 v0x1b7cbb0_0;
    %load/vec4 v0x1b7cae0_0;
    %xor;
    %load/vec4 v0x1b7cbb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7d1a0_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7d1a0_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x1b7d030_0;
    %load/vec4 v0x1b7d030_0;
    %load/vec4 v0x1b7cf60_0;
    %xor;
    %load/vec4 v0x1b7d030_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7d1a0_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x1b7d1a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7d1a0_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/review2015_fsmonehot/iter0/response0/top_module.sv";
