[0m[[0m[31merror[0m] [0m[0m/home/chris0/Chisel_Convolution_Module/src/main/scala/conv/EmitSA.scala:25:38: type mismatch;[0m
[0m[[0m[31merror[0m] [0m[0m found   : firrtl.AnnotationSeq[0m
[0m[[0m[31merror[0m] [0m[0m required: String[0m
[0m[[0m[31merror[0m] [0m[0m    ChiselStage.emitSystemVerilogFile([0m
[0m[[0m[31merror[0m] [0m[0m                                     ^[0m
[0m[[0m[31merror[0m] [0m[0mone error found[0m
