{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522766337063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522766337071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 03 15:38:56 2018 " "Processing started: Tue Apr 03 15:38:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522766337071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522766337071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ShiftRegister_Demo -c ShiftRegister_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off ShiftRegister_Demo -c ShiftRegister_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522766337071 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522766337923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522766337923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parte1/shiftregistern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parte1/shiftregistern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegisterN-Behavioral " "Found design unit 1: ShiftRegisterN-Behavioral" {  } { { "Parte1/ShiftRegisterN.vhd" "" { Text "C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula6/Parte1/ShiftRegisterN.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522766352308 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegisterN " "Found entity 1: ShiftRegisterN" {  } { { "Parte1/ShiftRegisterN.vhd" "" { Text "C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula6/Parte1/ShiftRegisterN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522766352308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522766352308 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"generic\";  expecting \"end\", or \"(\", or an identifier (\"generic\" is a reserved keyword), or a concurrent statement ShiftRegister_Demo.vhd(19) " "VHDL syntax error at ShiftRegister_Demo.vhd(19) near text \"generic\";  expecting \"end\", or \"(\", or an identifier (\"generic\" is a reserved keyword), or a concurrent statement" {  } { { "Parte1/ShiftRegister_Demo.vhd" "" { Text "C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula6/Parte1/ShiftRegister_Demo.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522766352323 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"<=\" ShiftRegister_Demo.vhd(20) " "VHDL syntax error at ShiftRegister_Demo.vhd(20) near text \"port\";  expecting \"<=\"" {  } { { "Parte1/ShiftRegister_Demo.vhd" "" { Text "C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula6/Parte1/ShiftRegister_Demo.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522766352323 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" ShiftRegister_Demo.vhd(21) " "VHDL syntax error at ShiftRegister_Demo.vhd(21) near text \";\";  expecting \"<=\"" {  } { { "Parte1/ShiftRegister_Demo.vhd" "" { Text "C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula6/Parte1/ShiftRegister_Demo.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522766352323 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"generic\";  expecting \"end\", or \"(\", or an identifier (\"generic\" is a reserved keyword), or a concurrent statement ShiftRegister_Demo.vhd(25) " "VHDL syntax error at ShiftRegister_Demo.vhd(25) near text \"generic\";  expecting \"end\", or \"(\", or an identifier (\"generic\" is a reserved keyword), or a concurrent statement" {  } { { "Parte1/ShiftRegister_Demo.vhd" "" { Text "C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula6/Parte1/ShiftRegister_Demo.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522766352323 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"<=\" ShiftRegister_Demo.vhd(26) " "VHDL syntax error at ShiftRegister_Demo.vhd(26) near text \"port\";  expecting \"<=\"" {  } { { "Parte1/ShiftRegister_Demo.vhd" "" { Text "C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula6/Parte1/ShiftRegister_Demo.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522766352323 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" ShiftRegister_Demo.vhd(28) " "VHDL syntax error at ShiftRegister_Demo.vhd(28) near text \";\";  expecting \"<=\"" {  } { { "Parte1/ShiftRegister_Demo.vhd" "" { Text "C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula6/Parte1/ShiftRegister_Demo.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522766352323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parte1/shiftregister_demo.vhd 0 0 " "Found 0 design units, including 0 entities, in source file parte1/shiftregister_demo.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522766352323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parte1/clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parte1/clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "Parte1/ClkDividerN.vhd" "" { Text "C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula6/Parte1/ClkDividerN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522766352323 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "Parte1/ClkDividerN.vhd" "" { Text "C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula6/Parte1/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522766352323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522766352323 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "682 " "Peak virtual memory: 682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522766352424 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 03 15:39:12 2018 " "Processing ended: Tue Apr 03 15:39:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522766352424 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522766352424 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522766352424 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522766352424 ""}
