Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Dec  7 20:11:07 2016
| Host         : zoidberg running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Device_Wrapper_timing_summary_routed.rpt -rpx Device_Wrapper_timing_summary_routed.rpx
| Design       : Device_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: DifficultyDriver/PS_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DifficultyDriver/PS_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DifficultyDriver/difficulty_reg[15]/G (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DifficultyDriver/difficulty_reg[7]/G (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: GameDriver/TrapSystem/clk_out_flag_reg/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: GameDriver/reset_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: LeftButton/control_out_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: RightButton/control_out_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TopButton/control_out_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 95 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.733        0.000                      0                  763        0.164        0.000                      0                  763        4.500        0.000                       0                   357  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.733        0.000                      0                  707        0.164        0.000                      0                  707        4.500        0.000                       0                   357  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.457        0.000                      0                   56        0.401        0.000                      0                   56  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 StateController/PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEGDriver/current_input_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.306ns (24.778%)  route 3.965ns (75.222%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.548     5.069    StateController/clk_IBUF_BUFG
    SLICE_X37Y27         FDCE                                         r  StateController/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  StateController/PS_reg[0]/Q
                         net (fo=51, routed)          1.132     6.658    StateController/PS_reg[1]_0[0]
    SLICE_X39Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.782 r  StateController/current_input[5]_i_10/O
                         net (fo=5, routed)           0.802     7.583    StateController/state[0]
    SLICE_X37Y26         LUT3 (Prop_lut3_I2_O)        0.152     7.735 f  StateController/current_input[5]_i_6/O
                         net (fo=21, routed)          1.166     8.901    SSEGDriver/PS_reg[0]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.326     9.227 f  SSEGDriver/current_input[4]_i_7/O
                         net (fo=1, routed)           0.567     9.794    StateController/FSM_onehot_sseg_an_wire_reg[4]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.918 f  StateController/current_input[4]_i_4/O
                         net (fo=1, routed)           0.298    10.216    SSEGDriver/sseg_out0_reg[4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.124    10.340 r  SSEGDriver/current_input[4]_i_1/O
                         net (fo=1, routed)           0.000    10.340    SSEGDriver/current_input[4]_i_1_n_0
    SLICE_X42Y24         FDRE                                         r  SSEGDriver/current_input_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.430    14.771    SSEGDriver/clk_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  SSEGDriver/current_input_reg[4]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X42Y24         FDRE (Setup_fdre_C_D)        0.077    15.073    SSEGDriver/current_input_reg[4]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                  4.733    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 SSEGDriver/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEGDriver/FSM_onehot_sseg_an_wire_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 0.952ns (20.555%)  route 3.679ns (79.445%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.547     5.068    SSEGDriver/clk_IBUF_BUFG
    SLICE_X45Y24         FDRE                                         r  SSEGDriver/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  SSEGDriver/count_reg[10]/Q
                         net (fo=2, routed)           1.056     6.581    SSEGDriver/count_reg_n_0_[10]
    SLICE_X44Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.705 f  SSEGDriver/count[17]_i_4/O
                         net (fo=1, routed)           0.416     7.121    SSEGDriver/count[17]_i_4_n_0
    SLICE_X44Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.245 f  SSEGDriver/count[17]_i_3/O
                         net (fo=1, routed)           0.667     7.912    SSEGDriver/count[17]_i_3_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.036 r  SSEGDriver/count[17]_i_1/O
                         net (fo=21, routed)          0.829     8.865    SSEGDriver/count[17]_i_1_n_0
    SLICE_X46Y24         LUT3 (Prop_lut3_I0_O)        0.124     8.989 r  SSEGDriver/FSM_onehot_sseg_an_wire[4]_i_1/O
                         net (fo=5, routed)           0.711     9.700    SSEGDriver/FSM_onehot_sseg_an_wire[4]_i_1_n_0
    SLICE_X46Y25         FDRE                                         r  SSEGDriver/FSM_onehot_sseg_an_wire_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.431    14.772    SSEGDriver/clk_IBUF_BUFG
    SLICE_X46Y25         FDRE                                         r  SSEGDriver/FSM_onehot_sseg_an_wire_reg[3]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X46Y25         FDRE (Setup_fdre_C_R)       -0.524    14.473    SSEGDriver/FSM_onehot_sseg_an_wire_reg[3]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 SSEGDriver/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEGDriver/FSM_onehot_sseg_an_wire_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.952ns (20.941%)  route 3.594ns (79.059%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.547     5.068    SSEGDriver/clk_IBUF_BUFG
    SLICE_X45Y24         FDRE                                         r  SSEGDriver/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  SSEGDriver/count_reg[10]/Q
                         net (fo=2, routed)           1.056     6.581    SSEGDriver/count_reg_n_0_[10]
    SLICE_X44Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.705 f  SSEGDriver/count[17]_i_4/O
                         net (fo=1, routed)           0.416     7.121    SSEGDriver/count[17]_i_4_n_0
    SLICE_X44Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.245 f  SSEGDriver/count[17]_i_3/O
                         net (fo=1, routed)           0.667     7.912    SSEGDriver/count[17]_i_3_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.036 r  SSEGDriver/count[17]_i_1/O
                         net (fo=21, routed)          0.829     8.865    SSEGDriver/count[17]_i_1_n_0
    SLICE_X46Y24         LUT3 (Prop_lut3_I0_O)        0.124     8.989 r  SSEGDriver/FSM_onehot_sseg_an_wire[4]_i_1/O
                         net (fo=5, routed)           0.625     9.614    SSEGDriver/FSM_onehot_sseg_an_wire[4]_i_1_n_0
    SLICE_X46Y24         FDRE                                         r  SSEGDriver/FSM_onehot_sseg_an_wire_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.431    14.772    SSEGDriver/clk_IBUF_BUFG
    SLICE_X46Y24         FDRE                                         r  SSEGDriver/FSM_onehot_sseg_an_wire_reg[0]/C
                         clock pessimism              0.274    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X46Y24         FDRE (Setup_fdre_C_R)       -0.524    14.487    SSEGDriver/FSM_onehot_sseg_an_wire_reg[0]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 SSEGDriver/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEGDriver/FSM_onehot_sseg_an_wire_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.952ns (20.941%)  route 3.594ns (79.059%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.547     5.068    SSEGDriver/clk_IBUF_BUFG
    SLICE_X45Y24         FDRE                                         r  SSEGDriver/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  SSEGDriver/count_reg[10]/Q
                         net (fo=2, routed)           1.056     6.581    SSEGDriver/count_reg_n_0_[10]
    SLICE_X44Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.705 f  SSEGDriver/count[17]_i_4/O
                         net (fo=1, routed)           0.416     7.121    SSEGDriver/count[17]_i_4_n_0
    SLICE_X44Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.245 f  SSEGDriver/count[17]_i_3/O
                         net (fo=1, routed)           0.667     7.912    SSEGDriver/count[17]_i_3_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.036 r  SSEGDriver/count[17]_i_1/O
                         net (fo=21, routed)          0.829     8.865    SSEGDriver/count[17]_i_1_n_0
    SLICE_X46Y24         LUT3 (Prop_lut3_I0_O)        0.124     8.989 r  SSEGDriver/FSM_onehot_sseg_an_wire[4]_i_1/O
                         net (fo=5, routed)           0.625     9.614    SSEGDriver/FSM_onehot_sseg_an_wire[4]_i_1_n_0
    SLICE_X46Y24         FDSE                                         r  SSEGDriver/FSM_onehot_sseg_an_wire_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.431    14.772    SSEGDriver/clk_IBUF_BUFG
    SLICE_X46Y24         FDSE                                         r  SSEGDriver/FSM_onehot_sseg_an_wire_reg[1]/C
                         clock pessimism              0.274    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X46Y24         FDSE (Setup_fdse_C_S)       -0.524    14.487    SSEGDriver/FSM_onehot_sseg_an_wire_reg[1]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 SSEGDriver/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEGDriver/FSM_onehot_sseg_an_wire_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.952ns (20.941%)  route 3.594ns (79.059%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.547     5.068    SSEGDriver/clk_IBUF_BUFG
    SLICE_X45Y24         FDRE                                         r  SSEGDriver/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  SSEGDriver/count_reg[10]/Q
                         net (fo=2, routed)           1.056     6.581    SSEGDriver/count_reg_n_0_[10]
    SLICE_X44Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.705 f  SSEGDriver/count[17]_i_4/O
                         net (fo=1, routed)           0.416     7.121    SSEGDriver/count[17]_i_4_n_0
    SLICE_X44Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.245 f  SSEGDriver/count[17]_i_3/O
                         net (fo=1, routed)           0.667     7.912    SSEGDriver/count[17]_i_3_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.036 r  SSEGDriver/count[17]_i_1/O
                         net (fo=21, routed)          0.829     8.865    SSEGDriver/count[17]_i_1_n_0
    SLICE_X46Y24         LUT3 (Prop_lut3_I0_O)        0.124     8.989 r  SSEGDriver/FSM_onehot_sseg_an_wire[4]_i_1/O
                         net (fo=5, routed)           0.625     9.614    SSEGDriver/FSM_onehot_sseg_an_wire[4]_i_1_n_0
    SLICE_X46Y24         FDRE                                         r  SSEGDriver/FSM_onehot_sseg_an_wire_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.431    14.772    SSEGDriver/clk_IBUF_BUFG
    SLICE_X46Y24         FDRE                                         r  SSEGDriver/FSM_onehot_sseg_an_wire_reg[2]/C
                         clock pessimism              0.274    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X46Y24         FDRE (Setup_fdre_C_R)       -0.524    14.487    SSEGDriver/FSM_onehot_sseg_an_wire_reg[2]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 SSEGDriver/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEGDriver/FSM_onehot_sseg_an_wire_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.952ns (20.941%)  route 3.594ns (79.059%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.547     5.068    SSEGDriver/clk_IBUF_BUFG
    SLICE_X45Y24         FDRE                                         r  SSEGDriver/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  SSEGDriver/count_reg[10]/Q
                         net (fo=2, routed)           1.056     6.581    SSEGDriver/count_reg_n_0_[10]
    SLICE_X44Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.705 f  SSEGDriver/count[17]_i_4/O
                         net (fo=1, routed)           0.416     7.121    SSEGDriver/count[17]_i_4_n_0
    SLICE_X44Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.245 f  SSEGDriver/count[17]_i_3/O
                         net (fo=1, routed)           0.667     7.912    SSEGDriver/count[17]_i_3_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.036 r  SSEGDriver/count[17]_i_1/O
                         net (fo=21, routed)          0.829     8.865    SSEGDriver/count[17]_i_1_n_0
    SLICE_X46Y24         LUT3 (Prop_lut3_I0_O)        0.124     8.989 r  SSEGDriver/FSM_onehot_sseg_an_wire[4]_i_1/O
                         net (fo=5, routed)           0.625     9.614    SSEGDriver/FSM_onehot_sseg_an_wire[4]_i_1_n_0
    SLICE_X46Y24         FDRE                                         r  SSEGDriver/FSM_onehot_sseg_an_wire_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.431    14.772    SSEGDriver/clk_IBUF_BUFG
    SLICE_X46Y24         FDRE                                         r  SSEGDriver/FSM_onehot_sseg_an_wire_reg[4]/C
                         clock pessimism              0.274    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X46Y24         FDRE (Setup_fdre_C_R)       -0.524    14.487    SSEGDriver/FSM_onehot_sseg_an_wire_reg[4]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 InitDriver/GenExpression/clock_divider_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InitDriver/GenExpression/clock_divider_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.076ns (23.447%)  route 3.513ns (76.553%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.559     5.080    InitDriver/GenExpression/clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  InitDriver/GenExpression/clock_divider_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  InitDriver/GenExpression/clock_divider_reg[19]/Q
                         net (fo=2, routed)           0.859     6.395    InitDriver/GenExpression/clock_divider_reg_n_0_[19]
    SLICE_X41Y34         LUT4 (Prop_lut4_I1_O)        0.124     6.519 f  InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_8__0/O
                         net (fo=1, routed)           0.433     6.952    InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_8__0_n_0
    SLICE_X41Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.076 f  InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_7__0/O
                         net (fo=1, routed)           0.405     7.480    InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_7__0_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.604 f  InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_4__0/O
                         net (fo=1, routed)           0.401     8.006    InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_4__0_n_0
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.130 f  InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_3__0/O
                         net (fo=4, routed)           0.601     8.730    InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_3__0_n_0
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.854 r  InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_1__1/O
                         net (fo=49, routed)          0.815     9.669    InitDriver/GenExpression/sseg_out0
    SLICE_X40Y32         FDRE                                         r  InitDriver/GenExpression/clock_divider_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.439    14.780    InitDriver/GenExpression/clk_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  InitDriver/GenExpression/clock_divider_reg[10]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X40Y32         FDRE (Setup_fdre_C_R)       -0.429    14.590    InitDriver/GenExpression/clock_divider_reg[10]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 InitDriver/GenExpression/clock_divider_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InitDriver/GenExpression/clock_divider_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.076ns (23.447%)  route 3.513ns (76.553%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.559     5.080    InitDriver/GenExpression/clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  InitDriver/GenExpression/clock_divider_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  InitDriver/GenExpression/clock_divider_reg[19]/Q
                         net (fo=2, routed)           0.859     6.395    InitDriver/GenExpression/clock_divider_reg_n_0_[19]
    SLICE_X41Y34         LUT4 (Prop_lut4_I1_O)        0.124     6.519 f  InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_8__0/O
                         net (fo=1, routed)           0.433     6.952    InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_8__0_n_0
    SLICE_X41Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.076 f  InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_7__0/O
                         net (fo=1, routed)           0.405     7.480    InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_7__0_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.604 f  InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_4__0/O
                         net (fo=1, routed)           0.401     8.006    InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_4__0_n_0
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.130 f  InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_3__0/O
                         net (fo=4, routed)           0.601     8.730    InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_3__0_n_0
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.854 r  InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_1__1/O
                         net (fo=49, routed)          0.815     9.669    InitDriver/GenExpression/sseg_out0
    SLICE_X40Y32         FDRE                                         r  InitDriver/GenExpression/clock_divider_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.439    14.780    InitDriver/GenExpression/clk_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  InitDriver/GenExpression/clock_divider_reg[11]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X40Y32         FDRE (Setup_fdre_C_R)       -0.429    14.590    InitDriver/GenExpression/clock_divider_reg[11]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 InitDriver/GenExpression/clock_divider_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InitDriver/GenExpression/clock_divider_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.076ns (23.447%)  route 3.513ns (76.553%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.559     5.080    InitDriver/GenExpression/clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  InitDriver/GenExpression/clock_divider_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  InitDriver/GenExpression/clock_divider_reg[19]/Q
                         net (fo=2, routed)           0.859     6.395    InitDriver/GenExpression/clock_divider_reg_n_0_[19]
    SLICE_X41Y34         LUT4 (Prop_lut4_I1_O)        0.124     6.519 f  InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_8__0/O
                         net (fo=1, routed)           0.433     6.952    InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_8__0_n_0
    SLICE_X41Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.076 f  InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_7__0/O
                         net (fo=1, routed)           0.405     7.480    InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_7__0_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.604 f  InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_4__0/O
                         net (fo=1, routed)           0.401     8.006    InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_4__0_n_0
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.130 f  InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_3__0/O
                         net (fo=4, routed)           0.601     8.730    InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_3__0_n_0
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.854 r  InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_1__1/O
                         net (fo=49, routed)          0.815     9.669    InitDriver/GenExpression/sseg_out0
    SLICE_X40Y32         FDRE                                         r  InitDriver/GenExpression/clock_divider_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.439    14.780    InitDriver/GenExpression/clk_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  InitDriver/GenExpression/clock_divider_reg[12]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X40Y32         FDRE (Setup_fdre_C_R)       -0.429    14.590    InitDriver/GenExpression/clock_divider_reg[12]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 InitDriver/GenExpression/clock_divider_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InitDriver/GenExpression/clock_divider_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.076ns (23.447%)  route 3.513ns (76.553%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.559     5.080    InitDriver/GenExpression/clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  InitDriver/GenExpression/clock_divider_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  InitDriver/GenExpression/clock_divider_reg[19]/Q
                         net (fo=2, routed)           0.859     6.395    InitDriver/GenExpression/clock_divider_reg_n_0_[19]
    SLICE_X41Y34         LUT4 (Prop_lut4_I1_O)        0.124     6.519 f  InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_8__0/O
                         net (fo=1, routed)           0.433     6.952    InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_8__0_n_0
    SLICE_X41Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.076 f  InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_7__0/O
                         net (fo=1, routed)           0.405     7.480    InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_7__0_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.604 f  InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_4__0/O
                         net (fo=1, routed)           0.401     8.006    InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_4__0_n_0
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.130 f  InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_3__0/O
                         net (fo=4, routed)           0.601     8.730    InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_3__0_n_0
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.854 r  InitDriver/GenExpression/FSM_sequential_scroll_point[2]_i_1__1/O
                         net (fo=49, routed)          0.815     9.669    InitDriver/GenExpression/sseg_out0
    SLICE_X40Y32         FDRE                                         r  InitDriver/GenExpression/clock_divider_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.439    14.780    InitDriver/GenExpression/clk_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  InitDriver/GenExpression/clock_divider_reg[9]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X40Y32         FDRE (Setup_fdre_C_R)       -0.429    14.590    InitDriver/GenExpression/clock_divider_reg[9]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  4.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 DifficultyDriver/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DifficultyDriver/GenExpression/sseg_out3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.246ns (44.910%)  route 0.302ns (55.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.550     1.433    DifficultyDriver/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  DifficultyDriver/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.148     1.581 r  DifficultyDriver/PS_reg[1]/Q
                         net (fo=29, routed)          0.302     1.883    DifficultyDriver/GenExpression/Q[1]
    SLICE_X42Y23         LUT5 (Prop_lut5_I3_O)        0.098     1.981 r  DifficultyDriver/GenExpression/sseg_out3[4]_i_1/O
                         net (fo=1, routed)           0.000     1.981    DifficultyDriver/GenExpression/sseg_out3[4]_i_1_n_0
    SLICE_X42Y23         FDRE                                         r  DifficultyDriver/GenExpression/sseg_out3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.818     1.945    DifficultyDriver/GenExpression/clk_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  DifficultyDriver/GenExpression/sseg_out3_reg[4]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.121     1.817    DifficultyDriver/GenExpression/sseg_out3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EndDriver/GenExpression/sseg_out2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.227%)  route 0.113ns (37.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.550     1.433    GameDriver/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  GameDriver/reset_reg/Q
                         net (fo=38, routed)          0.113     1.687    EndDriver/GenExpression/reset_reg
    SLICE_X42Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.732 r  EndDriver/GenExpression/sseg_out2[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.732    EndDriver/GenExpression/sseg_out2[5]_i_1__0_n_0
    SLICE_X42Y25         FDRE                                         r  EndDriver/GenExpression/sseg_out2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.817     1.944    EndDriver/GenExpression/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  EndDriver/GenExpression/sseg_out2_reg[5]/C
                         clock pessimism             -0.498     1.446    
    SLICE_X42Y25         FDRE (Hold_fdre_C_D)         0.121     1.567    EndDriver/GenExpression/sseg_out2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DifficultyDriver/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DifficultyDriver/GenExpression/sseg_out2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.246ns (44.747%)  route 0.304ns (55.253%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.550     1.433    DifficultyDriver/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  DifficultyDriver/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.148     1.581 r  DifficultyDriver/PS_reg[1]/Q
                         net (fo=29, routed)          0.304     1.885    DifficultyDriver/GenExpression/Q[1]
    SLICE_X42Y23         LUT5 (Prop_lut5_I3_O)        0.098     1.983 r  DifficultyDriver/GenExpression/sseg_out2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.983    DifficultyDriver/GenExpression/sseg_out2[4]_i_1_n_0
    SLICE_X42Y23         FDRE                                         r  DifficultyDriver/GenExpression/sseg_out2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.818     1.945    DifficultyDriver/GenExpression/clk_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  DifficultyDriver/GenExpression/sseg_out2_reg[4]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.121     1.817    DifficultyDriver/GenExpression/sseg_out2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 GameDriver/ConvertToBCD/ones_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/ConvertToBCD/tens_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.924%)  route 0.362ns (66.076%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.553     1.436    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  GameDriver/ConvertToBCD/ones_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  GameDriver/ConvertToBCD/ones_tmp_reg[0]/Q
                         net (fo=5, routed)           0.362     1.939    GameDriver/ConvertToBCD/ones_tmp_reg_n_0_[0]
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.045     1.984 r  GameDriver/ConvertToBCD/tens_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.984    GameDriver/ConvertToBCD/tens_tmp[0]_i_1_n_0
    SLICE_X36Y27         FDRE                                         r  GameDriver/ConvertToBCD/tens_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.819     1.946    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  GameDriver/ConvertToBCD/tens_tmp_reg[0]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.107     1.804    GameDriver/ConvertToBCD/tens_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 GameDriver/TrapSystem/clk_out_top_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_top_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.559     1.442    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X51Y31         FDCE                                         r  GameDriver/TrapSystem/clk_out_top_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  GameDriver/TrapSystem/clk_out_top_reg[18]/Q
                         net (fo=2, routed)           0.124     1.707    GameDriver/TrapSystem/clk_out_top[18]
    SLICE_X51Y30         FDPE                                         r  GameDriver/TrapSystem/clk_out_top_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.827     1.954    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X51Y30         FDPE                                         r  GameDriver/TrapSystem/clk_out_top_reg[17]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X51Y30         FDPE (Hold_fdpe_C_D)         0.071     1.526    GameDriver/TrapSystem/clk_out_top_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 DifficultyDriver/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DifficultyDriver/GenExpression/sseg_out1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.246ns (45.413%)  route 0.296ns (54.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.550     1.433    DifficultyDriver/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  DifficultyDriver/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.148     1.581 r  DifficultyDriver/PS_reg[1]/Q
                         net (fo=29, routed)          0.296     1.877    DifficultyDriver/GenExpression/Q[1]
    SLICE_X39Y23         LUT5 (Prop_lut5_I2_O)        0.098     1.975 r  DifficultyDriver/GenExpression/sseg_out1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.975    DifficultyDriver/GenExpression/sseg_out1[4]_i_1_n_0
    SLICE_X39Y23         FDRE                                         r  DifficultyDriver/GenExpression/sseg_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.817     1.944    DifficultyDriver/GenExpression/clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  DifficultyDriver/GenExpression/sseg_out1_reg[4]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X39Y23         FDRE (Hold_fdre_C_D)         0.091     1.786    DifficultyDriver/GenExpression/sseg_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 GameDriver/ConvertToBCD/count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/ConvertToBCD/count_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.553     1.436    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X32Y27         FDSE                                         r  GameDriver/ConvertToBCD/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDSE (Prop_fdse_C_Q)         0.141     1.577 r  GameDriver/ConvertToBCD/count_reg[0]/Q
                         net (fo=7, routed)           0.120     1.697    GameDriver/ConvertToBCD/count_reg__0[0]
    SLICE_X33Y27         LUT4 (Prop_lut4_I1_O)        0.048     1.745 r  GameDriver/ConvertToBCD/count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.745    GameDriver/ConvertToBCD/count[3]_i_2_n_0
    SLICE_X33Y27         FDSE                                         r  GameDriver/ConvertToBCD/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.819     1.946    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X33Y27         FDSE                                         r  GameDriver/ConvertToBCD/count_reg[3]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X33Y27         FDSE (Hold_fdse_C_D)         0.107     1.556    GameDriver/ConvertToBCD/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 GameDriver/ConvertToBCD/ones_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/ConvertToBCD/ones_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.185ns (33.183%)  route 0.373ns (66.817%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.553     1.436    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  GameDriver/ConvertToBCD/ones_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  GameDriver/ConvertToBCD/ones_tmp_reg[0]/Q
                         net (fo=5, routed)           0.373     1.950    GameDriver/ConvertToBCD/ones_tmp_reg_n_0_[0]
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.044     1.994 r  GameDriver/ConvertToBCD/ones_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.994    GameDriver/ConvertToBCD/ones_tmp[2]_i_1_n_0
    SLICE_X36Y27         FDRE                                         r  GameDriver/ConvertToBCD/ones_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.819     1.946    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  GameDriver/ConvertToBCD/ones_tmp_reg[2]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.107     1.804    GameDriver/ConvertToBCD/ones_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 GameDriver/ConvertToBCD/ones_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/ConvertToBCD/ones_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.052%)  route 0.380ns (72.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.553     1.436    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  GameDriver/ConvertToBCD/ones_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  GameDriver/ConvertToBCD/ones_tmp_reg[0]/Q
                         net (fo=5, routed)           0.380     1.957    GameDriver/ConvertToBCD/ones_tmp_reg_n_0_[0]
    SLICE_X40Y25         FDRE                                         r  GameDriver/ConvertToBCD/ones_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.817     1.944    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  GameDriver/ConvertToBCD/ones_reg[0]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X40Y25         FDRE (Hold_fdre_C_D)         0.070     1.765    GameDriver/ConvertToBCD/ones_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 GameDriver/ConvertToBCD/ones_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/ConvertToBCD/ones_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.924%)  route 0.362ns (66.076%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.553     1.436    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  GameDriver/ConvertToBCD/ones_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  GameDriver/ConvertToBCD/ones_tmp_reg[0]/Q
                         net (fo=5, routed)           0.362     1.939    GameDriver/ConvertToBCD/ones_tmp_reg_n_0_[0]
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.045     1.984 r  GameDriver/ConvertToBCD/ones_tmp[3]_i_3/O
                         net (fo=1, routed)           0.000     1.984    GameDriver/ConvertToBCD/ones_tmp[3]_i_3_n_0
    SLICE_X36Y27         FDRE                                         r  GameDriver/ConvertToBCD/ones_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.819     1.946    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  GameDriver/ConvertToBCD/ones_tmp_reg[3]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.092     1.789    GameDriver/ConvertToBCD/ones_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y43   BottomButton/control_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y43   BottomButton/count_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X30Y43   BottomButton/count_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X30Y44   BottomButton/count_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X30Y44   BottomButton/count_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X30Y44   BottomButton/count_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X30Y43   BottomButton/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y25   DifficultyDriver/GenExpression/clock_divider_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y26   DifficultyDriver/GenExpression/clock_divider_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   BottomButton/control_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   BottomButton/count_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   BottomButton/count_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y44   BottomButton/count_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y44   BottomButton/count_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y44   BottomButton/count_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   BottomButton/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   DifficultyDriver/GenExpression/clock_divider_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   BottomButton/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   DifficultyDriver/GenExpression/clock_divider_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y28   DifficultyDriver/GenExpression/clock_divider_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y23   DifficultyDriver/GenExpression/sseg_out1_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y23   DifficultyDriver/GenExpression/sseg_out1_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y23   DifficultyDriver/GenExpression/sseg_out2_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y23   DifficultyDriver/GenExpression/sseg_out2_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y25   DifficultyDriver/GenExpression/sseg_out2_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y32   EndDriver/GenExpression/clock_divider_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y32   EndDriver/GenExpression/clock_divider_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y27   EndDriver/GenExpression/sseg_out0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y23   EndDriver/GenExpression/sseg_out0_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_top_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.552ns (13.537%)  route 3.526ns (86.463%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.546     5.067    GameDriver/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  GameDriver/reset_reg/Q
                         net (fo=38, routed)          1.761     7.285    GameDriver_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.381 f  pattern_reg[15]_i_1/O
                         net (fo=72, routed)          1.764     9.145    GameDriver/TrapSystem/AR[0]
    SLICE_X51Y30         FDCE                                         f  GameDriver/TrapSystem/clk_out_top_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.441    14.782    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X51Y30         FDCE                                         r  GameDriver/TrapSystem/clk_out_top_reg[16]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    GameDriver/TrapSystem/clk_out_top_reg[16]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_top_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.552ns (13.534%)  route 3.527ns (86.466%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.546     5.067    GameDriver/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  GameDriver/reset_reg/Q
                         net (fo=38, routed)          1.761     7.285    GameDriver_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.381 f  pattern_reg[15]_i_1/O
                         net (fo=72, routed)          1.765     9.146    GameDriver/TrapSystem/AR[0]
    SLICE_X51Y31         FDCE                                         f  GameDriver/TrapSystem/clk_out_top_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.442    14.783    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X51Y31         FDCE                                         r  GameDriver/TrapSystem/clk_out_top_reg[18]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X51Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.603    GameDriver/TrapSystem/clk_out_top_reg[18]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_top_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.552ns (13.540%)  route 3.525ns (86.460%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.546     5.067    GameDriver/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  GameDriver/reset_reg/Q
                         net (fo=38, routed)          1.761     7.285    GameDriver_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.381 f  pattern_reg[15]_i_1/O
                         net (fo=72, routed)          1.763     9.144    GameDriver/TrapSystem/AR[0]
    SLICE_X51Y29         FDCE                                         f  GameDriver/TrapSystem/clk_out_top_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.441    14.782    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X51Y29         FDCE                                         r  GameDriver/TrapSystem/clk_out_top_reg[10]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    GameDriver/TrapSystem/clk_out_top_reg[10]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_top_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.552ns (13.540%)  route 3.525ns (86.460%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.546     5.067    GameDriver/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  GameDriver/reset_reg/Q
                         net (fo=38, routed)          1.761     7.285    GameDriver_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.381 f  pattern_reg[15]_i_1/O
                         net (fo=72, routed)          1.763     9.144    GameDriver/TrapSystem/AR[0]
    SLICE_X51Y29         FDCE                                         f  GameDriver/TrapSystem/clk_out_top_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.441    14.782    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X51Y29         FDCE                                         r  GameDriver/TrapSystem/clk_out_top_reg[11]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    GameDriver/TrapSystem/clk_out_top_reg[11]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_top_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.552ns (13.540%)  route 3.525ns (86.460%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.546     5.067    GameDriver/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  GameDriver/reset_reg/Q
                         net (fo=38, routed)          1.761     7.285    GameDriver_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.381 f  pattern_reg[15]_i_1/O
                         net (fo=72, routed)          1.763     9.144    GameDriver/TrapSystem/AR[0]
    SLICE_X51Y29         FDCE                                         f  GameDriver/TrapSystem/clk_out_top_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.441    14.782    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X51Y29         FDCE                                         r  GameDriver/TrapSystem/clk_out_top_reg[4]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    GameDriver/TrapSystem/clk_out_top_reg[4]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_top_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.552ns (13.540%)  route 3.525ns (86.460%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.546     5.067    GameDriver/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  GameDriver/reset_reg/Q
                         net (fo=38, routed)          1.761     7.285    GameDriver_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.381 f  pattern_reg[15]_i_1/O
                         net (fo=72, routed)          1.763     9.144    GameDriver/TrapSystem/AR[0]
    SLICE_X51Y29         FDCE                                         f  GameDriver/TrapSystem/clk_out_top_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.441    14.782    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X51Y29         FDCE                                         r  GameDriver/TrapSystem/clk_out_top_reg[5]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    GameDriver/TrapSystem/clk_out_top_reg[5]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_top_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.552ns (13.540%)  route 3.525ns (86.460%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.546     5.067    GameDriver/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  GameDriver/reset_reg/Q
                         net (fo=38, routed)          1.761     7.285    GameDriver_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.381 f  pattern_reg[15]_i_1/O
                         net (fo=72, routed)          1.763     9.144    GameDriver/TrapSystem/AR[0]
    SLICE_X51Y29         FDCE                                         f  GameDriver/TrapSystem/clk_out_top_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.441    14.782    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X51Y29         FDCE                                         r  GameDriver/TrapSystem/clk_out_top_reg[6]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    GameDriver/TrapSystem/clk_out_top_reg[6]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_top_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.552ns (13.540%)  route 3.525ns (86.460%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.546     5.067    GameDriver/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  GameDriver/reset_reg/Q
                         net (fo=38, routed)          1.761     7.285    GameDriver_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.381 f  pattern_reg[15]_i_1/O
                         net (fo=72, routed)          1.763     9.144    GameDriver/TrapSystem/AR[0]
    SLICE_X51Y29         FDCE                                         f  GameDriver/TrapSystem/clk_out_top_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.441    14.782    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X51Y29         FDCE                                         r  GameDriver/TrapSystem/clk_out_top_reg[8]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    GameDriver/TrapSystem/clk_out_top_reg[8]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_top_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.552ns (13.540%)  route 3.525ns (86.460%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.546     5.067    GameDriver/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  GameDriver/reset_reg/Q
                         net (fo=38, routed)          1.761     7.285    GameDriver_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.381 f  pattern_reg[15]_i_1/O
                         net (fo=72, routed)          1.763     9.144    GameDriver/TrapSystem/AR[0]
    SLICE_X51Y29         FDCE                                         f  GameDriver/TrapSystem/clk_out_top_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.441    14.782    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X51Y29         FDCE                                         r  GameDriver/TrapSystem/clk_out_top_reg[9]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    GameDriver/TrapSystem/clk_out_top_reg[9]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_top_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.552ns (13.564%)  route 3.518ns (86.436%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.546     5.067    GameDriver/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  GameDriver/reset_reg/Q
                         net (fo=38, routed)          1.761     7.285    GameDriver_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.381 f  pattern_reg[15]_i_1/O
                         net (fo=72, routed)          1.756     9.137    GameDriver/TrapSystem/AR[0]
    SLICE_X48Y29         FDCE                                         f  GameDriver/TrapSystem/clk_out_top_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.440    14.781    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X48Y29         FDCE                                         r  GameDriver/TrapSystem/clk_out_top_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X48Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    GameDriver/TrapSystem/clk_out_top_reg[0]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  5.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 BottomButton/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateController/PS_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.193%)  route 0.419ns (74.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.563     1.446    BottomButton/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  BottomButton/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  BottomButton/control_out_reg/Q
                         net (fo=2, routed)           0.419     2.006    StateController/AR[0]
    SLICE_X37Y27         FDCE                                         f  StateController/PS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.819     1.946    StateController/clk_IBUF_BUFG
    SLICE_X37Y27         FDCE                                         r  StateController/PS_reg[0]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X37Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.605    StateController/PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 BottomButton/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateController/PS_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.193%)  route 0.419ns (74.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.563     1.446    BottomButton/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  BottomButton/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  BottomButton/control_out_reg/Q
                         net (fo=2, routed)           0.419     2.006    StateController/AR[0]
    SLICE_X37Y27         FDCE                                         f  StateController/PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.819     1.946    StateController/clk_IBUF_BUFG
    SLICE_X37Y27         FDCE                                         r  StateController/PS_reg[1]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X37Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.605    StateController/PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             1.583ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.167ns (10.695%)  route 1.394ns (89.305%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.550     1.433    GameDriver/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  GameDriver/reset_reg/Q
                         net (fo=38, routed)          0.773     2.347    GameDriver_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.373 f  pattern_reg[15]_i_1/O
                         net (fo=72, routed)          0.621     2.995    GameDriver/TrapSystem/AR[0]
    SLICE_X50Y32         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.829     1.956    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X50Y32         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[22]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X50Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.411    GameDriver/TrapSystem/clk_out_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.583ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.167ns (10.695%)  route 1.394ns (89.305%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.550     1.433    GameDriver/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  GameDriver/reset_reg/Q
                         net (fo=38, routed)          0.773     2.347    GameDriver_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.373 f  pattern_reg[15]_i_1/O
                         net (fo=72, routed)          0.621     2.995    GameDriver/TrapSystem/AR[0]
    SLICE_X50Y32         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.829     1.956    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X50Y32         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[23]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X50Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.411    GameDriver/TrapSystem/clk_out_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.583ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.562ns  (logic 0.167ns (10.688%)  route 1.395ns (89.312%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.550     1.433    GameDriver/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  GameDriver/reset_reg/Q
                         net (fo=38, routed)          0.773     2.347    GameDriver_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.373 f  pattern_reg[15]_i_1/O
                         net (fo=72, routed)          0.622     2.996    GameDriver/TrapSystem/AR[0]
    SLICE_X50Y33         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.830     1.957    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X50Y33         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[26]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X50Y33         FDCE (Remov_fdce_C_CLR)     -0.067     1.412    GameDriver/TrapSystem/clk_out_count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.584ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.167ns (10.723%)  route 1.390ns (89.277%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.550     1.433    GameDriver/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  GameDriver/reset_reg/Q
                         net (fo=38, routed)          0.773     2.347    GameDriver_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.373 f  pattern_reg[15]_i_1/O
                         net (fo=72, routed)          0.617     2.991    GameDriver/TrapSystem/AR[0]
    SLICE_X50Y27         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.824     1.951    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X50Y27         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[3]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X50Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.406    GameDriver/TrapSystem/clk_out_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.594ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.167ns (10.644%)  route 1.402ns (89.356%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.550     1.433    GameDriver/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  GameDriver/reset_reg/Q
                         net (fo=38, routed)          0.773     2.347    GameDriver_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.373 f  pattern_reg[15]_i_1/O
                         net (fo=72, routed)          0.629     3.002    GameDriver/TrapSystem/AR[0]
    SLICE_X50Y29         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.826     1.953    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X50Y29         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[0]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X50Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.408    GameDriver/TrapSystem/clk_out_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  1.594    

Slack (MET) :             1.594ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.167ns (10.644%)  route 1.402ns (89.356%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.550     1.433    GameDriver/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  GameDriver/reset_reg/Q
                         net (fo=38, routed)          0.773     2.347    GameDriver_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.373 f  pattern_reg[15]_i_1/O
                         net (fo=72, routed)          0.629     3.002    GameDriver/TrapSystem/AR[0]
    SLICE_X50Y29         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.826     1.953    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X50Y29         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[11]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X50Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.408    GameDriver/TrapSystem/clk_out_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  1.594    

Slack (MET) :             1.594ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.167ns (10.644%)  route 1.402ns (89.356%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.550     1.433    GameDriver/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  GameDriver/reset_reg/Q
                         net (fo=38, routed)          0.773     2.347    GameDriver_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.373 f  pattern_reg[15]_i_1/O
                         net (fo=72, routed)          0.629     3.002    GameDriver/TrapSystem/AR[0]
    SLICE_X50Y29         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.826     1.953    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X50Y29         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[12]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X50Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.408    GameDriver/TrapSystem/clk_out_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  1.594    

Slack (MET) :             1.594ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.167ns (10.638%)  route 1.403ns (89.362%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.550     1.433    GameDriver/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  GameDriver/reset_reg/Q
                         net (fo=38, routed)          0.773     2.347    GameDriver_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.373 f  pattern_reg[15]_i_1/O
                         net (fo=72, routed)          0.630     3.003    GameDriver/TrapSystem/AR[0]
    SLICE_X50Y30         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.827     1.954    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X50Y30         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[13]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X50Y30         FDCE (Remov_fdce_C_CLR)     -0.067     1.409    GameDriver/TrapSystem/clk_out_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  1.594    





