# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 901 \
    name temp_110 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_110 \
    op interface \
    ports { temp_110 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 902 \
    name temp_109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_109 \
    op interface \
    ports { temp_109 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 903 \
    name temp_108 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_108 \
    op interface \
    ports { temp_108 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 904 \
    name temp_107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_107 \
    op interface \
    ports { temp_107 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 905 \
    name temp_106 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_106 \
    op interface \
    ports { temp_106 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 906 \
    name temp_105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_105 \
    op interface \
    ports { temp_105 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 907 \
    name temp_104 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_104 \
    op interface \
    ports { temp_104 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 908 \
    name temp_103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_103 \
    op interface \
    ports { temp_103 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 909 \
    name mux_case_0189107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_0189107 \
    op interface \
    ports { mux_case_0189107 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 910 \
    name mux_case_1190111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_1190111 \
    op interface \
    ports { mux_case_1190111 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 911 \
    name mux_case_2191115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_2191115 \
    op interface \
    ports { mux_case_2191115 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 912 \
    name mux_case_3192119 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_3192119 \
    op interface \
    ports { mux_case_3192119 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 913 \
    name mux_case_4193123 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4193123 \
    op interface \
    ports { mux_case_4193123 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 914 \
    name mux_case_5194127 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5194127 \
    op interface \
    ports { mux_case_5194127 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 915 \
    name mux_case_6195131 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_6195131 \
    op interface \
    ports { mux_case_6195131 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 916 \
    name mux_case_7196135 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_7196135 \
    op interface \
    ports { mux_case_7196135 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 917 \
    name idx1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_idx1 \
    op interface \
    ports { idx1 { I 6 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 918 \
    name arr_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_0_val \
    op interface \
    ports { arr_0_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 919 \
    name arr_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_1_val \
    op interface \
    ports { arr_1_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 920 \
    name arr_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_2_val \
    op interface \
    ports { arr_2_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 921 \
    name arr_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_3_val \
    op interface \
    ports { arr_3_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 922 \
    name arr_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_4_val \
    op interface \
    ports { arr_4_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 923 \
    name arr_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_5_val \
    op interface \
    ports { arr_5_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 924 \
    name arr_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_6_val \
    op interface \
    ports { arr_6_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 925 \
    name arr_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_7_val \
    op interface \
    ports { arr_7_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 926 \
    name arr_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_8_val \
    op interface \
    ports { arr_8_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 927 \
    name arr_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_9_val \
    op interface \
    ports { arr_9_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 928 \
    name arr_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_10_val \
    op interface \
    ports { arr_10_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 929 \
    name arr_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_11_val \
    op interface \
    ports { arr_11_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 930 \
    name arr_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_12_val \
    op interface \
    ports { arr_12_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 931 \
    name arr_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_13_val \
    op interface \
    ports { arr_13_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 932 \
    name arr_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_14_val \
    op interface \
    ports { arr_14_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 933 \
    name arr_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_15_val \
    op interface \
    ports { arr_15_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 934 \
    name arr_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_16_val \
    op interface \
    ports { arr_16_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 935 \
    name arr_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_17_val \
    op interface \
    ports { arr_17_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 936 \
    name arr_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_18_val \
    op interface \
    ports { arr_18_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 937 \
    name arr_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_19_val \
    op interface \
    ports { arr_19_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 938 \
    name arr_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_20_val \
    op interface \
    ports { arr_20_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 939 \
    name arr_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_21_val \
    op interface \
    ports { arr_21_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 940 \
    name arr_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_22_val \
    op interface \
    ports { arr_22_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 941 \
    name arr_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_23_val \
    op interface \
    ports { arr_23_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 942 \
    name arr_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_24_val \
    op interface \
    ports { arr_24_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 943 \
    name arr_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_25_val \
    op interface \
    ports { arr_25_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 944 \
    name arr_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_26_val \
    op interface \
    ports { arr_26_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 945 \
    name arr_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_27_val \
    op interface \
    ports { arr_27_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 946 \
    name arr_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_28_val \
    op interface \
    ports { arr_28_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 947 \
    name arr_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_29_val \
    op interface \
    ports { arr_29_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 948 \
    name arr_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_30_val \
    op interface \
    ports { arr_30_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 949 \
    name arr_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_31_val \
    op interface \
    ports { arr_31_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 950 \
    name arr_32_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_32_val \
    op interface \
    ports { arr_32_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 951 \
    name arr_33_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_33_val \
    op interface \
    ports { arr_33_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 952 \
    name arr_34_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_34_val \
    op interface \
    ports { arr_34_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 953 \
    name arr_35_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_35_val \
    op interface \
    ports { arr_35_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 954 \
    name arr_36_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_36_val \
    op interface \
    ports { arr_36_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 955 \
    name arr_37_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_37_val \
    op interface \
    ports { arr_37_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 956 \
    name arr_38_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_38_val \
    op interface \
    ports { arr_38_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 957 \
    name arr_39_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_39_val \
    op interface \
    ports { arr_39_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 958 \
    name arr_40_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_40_val \
    op interface \
    ports { arr_40_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 959 \
    name arr_41_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_41_val \
    op interface \
    ports { arr_41_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 960 \
    name arr_42_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_42_val \
    op interface \
    ports { arr_42_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 961 \
    name arr_43_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_43_val \
    op interface \
    ports { arr_43_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 962 \
    name arr_44_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_44_val \
    op interface \
    ports { arr_44_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 963 \
    name arr_45_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_45_val \
    op interface \
    ports { arr_45_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 964 \
    name arr_46_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_46_val \
    op interface \
    ports { arr_46_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 965 \
    name arr_47_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_47_val \
    op interface \
    ports { arr_47_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 966 \
    name indvars_iv46_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_indvars_iv46_out \
    op interface \
    ports { indvars_iv46_out { O 32 vector } indvars_iv46_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 967 \
    name k_15_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_k_15_out \
    op interface \
    ports { k_15_out { O 32 vector } k_15_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 968 \
    name temp_137_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_137_out \
    op interface \
    ports { temp_137_out { O 32 vector } temp_137_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 969 \
    name temp_136_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_136_out \
    op interface \
    ports { temp_136_out { O 32 vector } temp_136_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 970 \
    name temp_135_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_135_out \
    op interface \
    ports { temp_135_out { O 32 vector } temp_135_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 971 \
    name temp_134_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_134_out \
    op interface \
    ports { temp_134_out { O 32 vector } temp_134_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 972 \
    name temp_133_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_133_out \
    op interface \
    ports { temp_133_out { O 32 vector } temp_133_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 973 \
    name temp_132_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_132_out \
    op interface \
    ports { temp_132_out { O 32 vector } temp_132_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 974 \
    name temp_131_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_131_out \
    op interface \
    ports { temp_131_out { O 32 vector } temp_131_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 975 \
    name temp_130_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_130_out \
    op interface \
    ports { temp_130_out { O 32 vector } temp_130_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 976 \
    name i_11_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_i_11_out \
    op interface \
    ports { i_11_out { O 32 vector } i_11_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 977 \
    name j_11_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_j_11_out \
    op interface \
    ports { j_11_out { O 32 vector } j_11_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 978 \
    name icmp_ln149_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_icmp_ln149_4_out \
    op interface \
    ports { icmp_ln149_4_out { O 1 vector } icmp_ln149_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 979 \
    name icmp_ln149_5_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_icmp_ln149_5_out \
    op interface \
    ports { icmp_ln149_5_out { O 1 vector } icmp_ln149_5_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName myproject_flow_control_loop_pipe_sequential_init_U
set CompName myproject_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix myproject_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


