William C. Athas , Lars J. Svensson , Jeffrey G. Koller , Nestoras Tzartzanis , Eric Ying-Chin Chou, Low-power digital systems based on adiabatic-switching principles, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.398-407, Dec. 1994[doi>10.1109/92.335009]
A. Barenco, C. H. Bennett, R. Cleve, D. P. Divincenzo, N. Margolus, P. Shor, T. Sleator, J. A. Smolin, and H. Weinfurter. 1995. Elementary gates for quantum computation. Phys. Rev. A 52, 5, 3457--3467.
Bernd Becker , Rolf Drechsler , Michael Theobald, OKFDDs versus OBDDs and OFDDs, Proceedings of the 22nd International Colloquium on Automata, Languages and Programming, p.475-486, July 10-14, 1995
C. H. Bennett, Logical reversibility of computation, IBM Journal of Research and Development, v.17 n.6, p.525-532, November 1973[doi>10.1147/rd.176.0525]
A. Berut, A. Arakelyan, A. Petrosyan, S. Ciliberto, R. Dillenschneider, and E. Lutz. 2012. Experimental verification of Landauer's principle linking information and thermodynamics. Nature 483, 187--189.
Amlan Chakrabarti , Susmita Sur-Kolay, Rules for Synthesizing Quantum Boolean Circuits Using Minimized Nearest-Neighbour Templates, Proceedings of the 15th International Conference on Advanced Computing and Communications, p.183-189, December 18-21, 2007[doi>10.1109/ADCOM.2007.111]
Erik P. DeBenedictis, Reversible logic for supercomputing, Proceedings of the 2nd conference on Computing frontiers, May 04-06, 2005, Ischia, Italy[doi>10.1145/1062261.1062325]
James Donald , Niraj K. Jha, Reversible logic synthesis with Fredkin and Peres gates, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.4 n.1, p.1-19, March 2008[doi>10.1145/1330521.1330523]
Rolf Drechsler , Bernd Becker, Dynamic minimization of OKFDDs, Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors, p.602, October 02-04, 1995
Rolf Drechsler , Michael Theobald , Bernd Becker, Fast OFDD-Based Minimization of Fixed Polarity Reed-Muller Expressions, IEEE Transactions on Computers, v.45 n.11, p.1294-1299, November 1996[doi>10.1109/12.544485]
Rolf Drechsler , Robert Wille, From Truth Tables to Programming Languages: Progress in the Design of Reversible Circuits, Proceedings of the 2011 41st IEEE International Symposium on Multiple-Valued Logic, p.78-85, May 23-25, 2011[doi>10.1109/ISMVL.2011.40]
E. Fredkin and T. Toffoli. 1982. Conservative logic. Int. J. Theor. Phys. 21, 3--4, 219--253.
Daniel Große , Robert Wille , Gerhard W. Dueck , Rolf Drechsler, Exact multiple-control toffoli network synthesis with SAT techniques, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.5, p.703-715, May 2009[doi>10.1109/TCAD.2009.2017215]
P. Gupta , A. Agrawal , N. K. Jha, An Algorithm for Synthesis of Reversible Logic Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.11, p.2317-2330, November 2006[doi>10.1109/TCAD.2006.871622]
Yuichi Hirata , Masaki Nakanishi , Shigeru Yamashita , Yasuhiko Nakashima, An Efficient Method to Convert Arbitrary Quantum Circuits to Ones on a Linear Nearest Neighbor Architecture, Proceedings of the 2009 Third International Conference on Quantum, Nano and Micro Technologies, p.26-33, February 01-07, 2009[doi>10.1109/ICQNM.2009.25]
R. Landauer, Irreversibility and heat generation in the computing process, IBM Journal of Research and Development, v.5 n.3, p.183-191, July 1961[doi>10.1147/rd.53.0183]
D. Maslov. 2011. Reversible logic synthesis benchmarks page. http://webhome.cs.uvic.ca/∼dmaslov/.
D. Maslov , G. W. Dueck, Reversible cascades with minimal garbage, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.11, p.1497-1509, November 2006[doi>10.1109/TCAD.2004.836735]
D. Maslov , G. W. Dueck , D. M. Miller, Toffoli network synthesis with templates, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.6, p.807-817, November 2006[doi>10.1109/TCAD.2005.847911]
D. Maslov , G. W. Dueck , D. M. Miller , C. Negrevergne, Quantum Circuit Simplification and Level Compaction, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.3, p.436-444, March 2008[doi>10.1109/TCAD.2007.911334]
D. Maslov , G. W. Dueck , D. M. Miller, Techniques for the synthesis of reversible Toffoli networks, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.4, p.42-es, September 2007[doi>10.1145/1278349.1278355]
D. Maslov , C. Young , D. M. Miller , G. W. Dueck, Quantum Circuit Simplification Using Templates, Proceedings of the conference on Design, Automation and Test in Europe, p.1208-1213, March 07-11, 2005[doi>10.1109/DATE.2005.249]
D. Michael Miller , Dmitri Maslov , Gerhard W. Dueck, A transformation based algorithm for reversible logic synthesis, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775915]
A. Mishchenko, and M. Perkowski. 2001. Fast heuristic minimization of exclusive-sums-of-products. In Proceedings of the International Workshop on Appl. Reed-Muller Expansion Circuit Design, 242--250.
M. Morrison, M. Lewandowski, R. Meana, and N. Ranganathan. 2011. Design of static and dynamic RAM arrays using a novel reversible logic gate and decoder. In Proceedings of the IEEE Conference on Nanotechnology, 417--420.
M. Morrison, and N. Ranganathan. 2011. Design of a Moore finite state machine using a novel reversible logic gate, decoder and synchronous up-counter. In Proceedings of the IEEE Conference on Nanotechnology, 1445--1449.
Quantum computation and quantum information, Cambridge University Press, New York, NY, 2000
Y. Pang, J. Lin, S. Sultana, and K Radecka. 2011a. A novel method of synthesizing reversible logic. In Proceedings of the IEEE International Symposium on Circuits Systems, 2857--2860.
Yu Pang , Shaoquan Wang , Zhilong He , Jinzhao Lin , Sayeeda Sultana , Katarzyna Radecka, Positive Davio-based synthesis algorithm for reversible logic, Proceedings of the 2011 IEEE 29th International Conference on Computer Design, p.212-218, October 09-12, 2011[doi>10.1109/ICCD.2011.6081399]
A. Peres. 1985. Reversible logic and quantum computers. Phys. Rev. A 32, 3266--3276.
R. L. Rivest , A. Shamir , L. Adleman, A method for obtaining digital signatures and public-key cryptosystems, Communications of the ACM, v.21 n.2, p.120-126, Feb. 1978[doi>10.1145/359340.359342]
Mehdi Saeedi , Mona Arabzadeh , Morteza Saheb Zamani , Mehdi Sedighi, Block-based quantum-logic synthesis, Quantum Information & Computation, v.11 n.3, p.262-277, March 2011
Mehdi Saeedi , Igor L. Markov, Synthesis and optimization of reversible circuits—a survey, ACM Computing Surveys (CSUR), v.45 n.2, p.1-34, February 2013[doi>10.1145/2431211.2431220]
Mehdi Saeedi , Robert Wille , Rolf Drechsler, Synthesis of quantum circuits for linear nearest neighbor architectures, Quantum Information Processing, v.10 n.3, p.355-377, June      2011[doi>10.1007/s11128-010-0201-2]
Mehdi Saeedi , Morteza Saheb Zamani , Mehdi Sedighi , Zahra Sasanian, Reversible circuit synthesis using a cycle-based approach, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.6 n.4, p.1-26, December 2010[doi>10.1145/1877745.1877747]
Zahra Sasanian , Robert Wille , D. Michael Miller, Realizing reversible circuits using a new class of quantum gates, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228368]
V. V. Shende , A. K. Prasad , I. L. Markov , J. P. Hayes, Synthesis of reversible logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.6, p.710-722, November 2006[doi>10.1109/TCAD.2003.811448]
Zhijie Shi , Ruby B. Lee, Bit Permutation Instructions for Accelerating Software Cryptography, Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors, p.138, July 10-12, 2000
Peter W. Shor, Polynomial-Time Algorithms for Prime Factorization and Discrete Logarithms on a Quantum Computer, SIAM Journal on Computing, v.26 n.5, p.1484-1509, Oct. 1997[doi>10.1137/S0097539795293172]
M. Soeken, S. Frehse, R. Wille, and R. Drechsler. 2010a. RevKit: A toolkit for reversible circuit design. In Proceedings of the Workshop on Reversible Computing. http://www.informatik.uni-bremen.de/revkit/.
M. Soeken, R. Wille, and R. Drechsler. 2010b. Hierarchical synthesis of reversible circuits using positive and negative Davio decomposition. In Proceedings of the International Design & Test Workshop, 143--148.
F. Somenzi. 2009. CUDD: CU decision diagram package release 2.4.2. University of Colorado at Boulder.
Himanshu Thapliyal , Nagarajan Ranganathan, Design of efficient reversible logic-based binary and BCD adder circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.9 n.3, p.1-31, September 2013[doi>10.1145/2491682]
Tommaso Toffoli, Reversible Computing, Proceedings of the 7th Colloquium on Automata, Languages and Programming, p.632-644, July 14-18, 1980
D. Vasudevan, M. Schellekens, N. Zeinolabedini, and E. Popovici. 2011. Prototyping a bidirectional processor design based on reversible principles. In Proceedings of the International Symposium on Integr. Circ. 325--328.
Robert Wille , Rolf Drechsler, BDD-based synthesis of reversible logic for large functions, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629984]
Robert Wille , Daniel Groβe , Lisa Teuber , Gerhard W. Dueck , Rolf Drechsler, RevLib: An Online Resource for Reversible Functions and Reversible Circuits, Proceedings of the 38th International Symposium on Multiple Valued Logic, p.220-225, May 22-24, 2008[doi>10.1109/ISMVL.2008.43]
R. Wille, S. Offermann, and R. Drechsler. 2010. SyReC: A programming language for synthesis of reversible circuits. In Proceedings of the Forum Specification Design Languages. 1--6.
Robert Wille , Mathias Soeken , Daniel Groβe , Eleonora Schönborn , Rolf Drechsler, Designing a RISC CPU in Reversible Logic, Proceedings of the 2011 41st IEEE International Symposium on Multiple-Valued Logic, p.170-175, May 23-25, 2011[doi>10.1109/ISMVL.2011.39]
