{
 "builder": {
  "_version": "2019.2",
  "_logger": "hdl_checker.builders.xvhdl",
  "_database": {
   "sources": [
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/vcs/glbl.v",
      "__class__": "Path"
     },
     "mtime": 1579906591.631989,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/src/data_cache.sv",
      "__class__": "Path"
     },
     "mtime": 1579906591.5486557,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/Execute.sv",
      "__class__": "Path"
     },
     "mtime": 1584131992.4250195,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/Interfaces.sv",
      "__class__": "Path"
     },
     "mtime": 1573772389.7885492,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/InstructionCache.sv",
      "__class__": "Path"
     },
     "mtime": 1575938900.547516,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/ALUControl.sv",
      "__class__": "Path"
     },
     "mtime": 1584133170.4017363,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/HazardDetection.sv",
      "__class__": "Path"
     },
     "mtime": 1575936003.1574345,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/Control.sv",
      "__class__": "Path"
     },
     "mtime": 1584130813.8483026,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/cpu/src/Control.sv",
        "__class__": "Path"
       },
       "name": {
        "name": "cpu_pkg",
        "case_sensitive": true,
        "__class__": "VerilogIdentifier"
       },
       "library": null,
       "locations": [
        [
         18,
         7
        ]
       ],
       "__class__": "RequiredDesignUnit"
      }
     ],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/synth/RAM.vhd",
      "__class__": "Path"
     },
     "mtime": 1579906591.6286557,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/synth/RAM.vhd",
        "__class__": "Path"
       },
       "name": {
        "name": "blk_mem_gen_v8_4_4",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": {
        "name": "blk_mem_gen_v8_4_4",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "locations": [
        [
         56,
         4
        ]
       ],
       "__class__": "RequiredDesignUnit"
      },
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/synth/RAM.vhd",
        "__class__": "Path"
       },
       "name": {
        "name": "numeric_std",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": {
        "name": "ieee",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "locations": [
        [
         53,
         4
        ]
       ],
       "__class__": "RequiredDesignUnit"
      },
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/synth/RAM.vhd",
        "__class__": "Path"
       },
       "name": {
        "name": "std_logic_1164",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": {
        "name": "ieee",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "locations": [
        [
         52,
         4
        ]
       ],
       "__class__": "RequiredDesignUnit"
      }
     ],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/multiplier/src/adder_array.sv",
      "__class__": "Path"
     },
     "mtime": 1579906591.5486557,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/xsim/glbl.v",
      "__class__": "Path"
     },
     "mtime": 1579906591.631989,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/src/cache.sv",
      "__class__": "Path"
     },
     "mtime": 1579906591.5486557,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/questa/glbl.v",
      "__class__": "Path"
     },
     "mtime": 1579906591.631989,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/ALU.sv",
      "__class__": "Path"
     },
     "mtime": 1584131810.0150118,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/cpu_pkg.sv",
      "__class__": "Path"
     },
     "mtime": 1574209048.4501455,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/cpu/tb/tb.sv",
      "__class__": "Path"
     },
     "mtime": 1576538429.0600808,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/ies/glbl.v",
      "__class__": "Path"
     },
     "mtime": 1579906591.631989,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
      "__class__": "Path"
     },
     "mtime": 1579906591.631989,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
        "__class__": "Path"
       },
       "name": {
        "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": null,
       "locations": [
        [
         626,
         26
        ]
       ],
       "__class__": "RequiredDesignUnit"
      },
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
        "__class__": "Path"
       },
       "name": {
        "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": null,
       "locations": [
        [
         787,
         47
        ]
       ],
       "__class__": "RequiredDesignUnit"
      },
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
        "__class__": "Path"
       },
       "name": {
        "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": null,
       "locations": [
        [
         1094,
         25
        ]
       ],
       "__class__": "RequiredDesignUnit"
      },
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
        "__class__": "Path"
       },
       "name": {
        "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": null,
       "locations": [
        [
         694,
         33
        ]
       ],
       "__class__": "RequiredDesignUnit"
      },
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
        "__class__": "Path"
       },
       "name": {
        "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": null,
       "locations": [
        [
         1309,
         11
        ]
       ],
       "__class__": "RequiredDesignUnit"
      },
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
        "__class__": "Path"
       },
       "name": {
        "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": null,
       "locations": [
        [
         760,
         21
        ]
       ],
       "__class__": "RequiredDesignUnit"
      },
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
        "__class__": "Path"
       },
       "name": {
        "name": "STD_LOGIC_1164",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": {
        "name": "IEEE",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "locations": [
        [
         637,
         4
        ],
        [
         13,
         4
        ],
        [
         1105,
         4
        ],
        [
         451,
         4
        ],
        [
         190,
         4
        ],
        [
         744,
         4
        ],
        [
         771,
         4
        ],
        [
         610,
         4
        ],
        [
         38,
         4
        ],
        [
         798,
         4
        ],
        [
         668,
         4
        ]
       ],
       "__class__": "RequiredDesignUnit"
      },
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
        "__class__": "Path"
       },
       "name": {
        "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": null,
       "locations": [
        [
         700,
         22
        ]
       ],
       "__class__": "RequiredDesignUnit"
      },
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
        "__class__": "Path"
       },
       "name": {
        "name": "VCOMPONENTS",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": {
        "name": "UNISIM",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "locations": [
        [
         800,
         4
        ],
        [
         670,
         4
        ],
        [
         56,
         19
        ],
        [
         67,
         19
        ],
        [
         220,
         51
        ],
        [
         78,
         19
        ],
        [
         89,
         19
        ],
        [
         100,
         19
        ],
        [
         111,
         19
        ],
        [
         133,
         19
        ],
        [
         144,
         80
        ],
        [
         155,
         80
        ],
        [
         639,
         4
        ],
        [
         477,
         51
        ],
        [
         40,
         4
        ],
        [
         192,
         4
        ],
        [
         773,
         4
        ],
        [
         612,
         4
        ],
        [
         746,
         4
        ],
        [
         1107,
         4
        ],
        [
         15,
         4
        ],
        [
         177,
         45
        ],
        [
         453,
         4
        ],
        [
         26,
         7
        ],
        [
         166,
         45
        ],
        [
         440,
         55
        ],
        [
         1090,
         5
        ],
        [
         122,
         19
        ]
       ],
       "__class__": "RequiredDesignUnit"
      },
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
        "__class__": "Path"
       },
       "name": {
        "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": null,
       "locations": [
        [
         716,
         27
        ]
       ],
       "__class__": "RequiredDesignUnit"
      }
     ],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/replacement_policies/src/lru_replacement.sv",
      "__class__": "Path"
     },
     "mtime": 1579906591.5486557,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/sim/RAM.v",
      "__class__": "Path"
     },
     "mtime": 1579906591.6286557,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/tb/lru_tb.sv",
      "__class__": "Path"
     },
     "mtime": 1579906591.5486557,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/Writeback.sv",
      "__class__": "Path"
     },
     "mtime": 1573862788.446683,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_stub.v",
      "__class__": "Path"
     },
     "mtime": 1579906591.551989,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/multiplier/src/multiplier.sv",
      "__class__": "Path"
     },
     "mtime": 1579906591.5486557,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "mtime": 1579906591.6286557,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_stub.v",
      "__class__": "Path"
     },
     "mtime": 1579906591.631989,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "mtime": 1579906591.631989,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/modelsim/glbl.v",
      "__class__": "Path"
     },
     "mtime": 1579906591.631989,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_stub.vhdl",
      "__class__": "Path"
     },
     "mtime": 1579906591.551989,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_stub.vhdl",
        "__class__": "Path"
       },
       "name": {
        "name": "STD_LOGIC_1164",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": {
        "name": "IEEE",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "locations": [
        [
         11,
         4
        ]
       ],
       "__class__": "RequiredDesignUnit"
      }
     ],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/InstructionDecode.sv",
      "__class__": "Path"
     },
     "mtime": 1576538429.0600808,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/cpu/src/InstructionDecode.sv",
        "__class__": "Path"
       },
       "name": {
        "name": "cpu_pkg",
        "case_sensitive": true,
        "__class__": "VerilogIdentifier"
       },
       "library": null,
       "locations": [
        [
         18,
         7
        ]
       ],
       "__class__": "RequiredDesignUnit"
      }
     ],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/approx_multiplier/src/approx_multiplier.sv",
      "__class__": "Path"
     },
     "mtime": 1579906591.5486557,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/ImmGen.sv",
      "__class__": "Path"
     },
     "mtime": 1574131795.3983817,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/replacement_policies/src/rand_replacement.sv",
      "__class__": "Path"
     },
     "mtime": 1579906591.5486557,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/riviera/glbl.v",
      "__class__": "Path"
     },
     "mtime": 1579906591.631989,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/weighted_sum/src/weighted_sum_pipelined.sv",
      "__class__": "Path"
     },
     "mtime": 1579906591.6353223,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "mtime": 1579906591.631989,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/replacement_policies/src/working_lru.sv",
      "__class__": "Path"
     },
     "mtime": 1579906591.5486557,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/CPU.sv",
      "__class__": "Path"
     },
     "mtime": 1576538429.0567474,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/cpu/src/CPU.sv",
        "__class__": "Path"
       },
       "name": {
        "name": "cpu_pkg",
        "case_sensitive": true,
        "__class__": "VerilogIdentifier"
       },
       "library": null,
       "locations": [
        [
         18,
         7
        ]
       ],
       "__class__": "RequiredDesignUnit"
      }
     ],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/src/data_cache_new.sv",
      "__class__": "Path"
     },
     "mtime": 1579906591.5486557,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/src/data_cache_new.sv",
        "__class__": "Path"
       },
       "name": {
        "name": "cache_pkg",
        "case_sensitive": true,
        "__class__": "VerilogIdentifier"
       },
       "library": null,
       "locations": [
        [
         25,
         11
        ]
       ],
       "__class__": "RequiredDesignUnit"
      }
     ],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_stub.vhdl",
      "__class__": "Path"
     },
     "mtime": 1579906591.631989,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_stub.vhdl",
        "__class__": "Path"
       },
       "name": {
        "name": "STD_LOGIC_1164",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": {
        "name": "IEEE",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "locations": [
        [
         12,
         4
        ]
       ],
       "__class__": "RequiredDesignUnit"
      }
     ],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ip/RAM/RAM_stub.vhdl",
      "__class__": "Path"
     },
     "mtime": 1579906591.631989,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ip/RAM/RAM_stub.vhdl",
        "__class__": "Path"
       },
       "name": {
        "name": "STD_LOGIC_1164",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": {
        "name": "IEEE",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "locations": [
        [
         11,
         4
        ]
       ],
       "__class__": "RequiredDesignUnit"
      }
     ],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/weighted_sum/src/weighted_sum_builtin.sv",
      "__class__": "Path"
     },
     "mtime": 1579906591.6353223,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/weighted_sum/src/weighted_sum_approx.sv",
      "__class__": "Path"
     },
     "mtime": 1579906591.6353223,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/tb/data_cache_tb.sv",
      "__class__": "Path"
     },
     "mtime": 1579906591.5486557,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/InstructionFetch.sv",
      "__class__": "Path"
     },
     "mtime": 1576538429.0600808,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/RegisterFile.sv",
      "__class__": "Path"
     },
     "mtime": 1574134619.3584616,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/xcelium/glbl.v",
      "__class__": "Path"
     },
     "mtime": 1579906591.631989,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/misc/blk_mem_gen_v8_4.vhd",
      "__class__": "Path"
     },
     "mtime": 1579906591.6286557,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/misc/blk_mem_gen_v8_4.vhd",
        "__class__": "Path"
       },
       "name": {
        "name": "std_logic_1164",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": {
        "name": "ieee",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "locations": [
        [
         1,
         4
        ]
       ],
       "__class__": "RequiredDesignUnit"
      }
     ],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/ForwardingUnit.sv",
      "__class__": "Path"
     },
     "mtime": 1576032454.6970012,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/src/cache_pkg.pkg.sv",
      "__class__": "Path"
     },
     "mtime": 1579906591.5486557,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/tb/cache_tb.sv",
      "__class__": "Path"
     },
     "mtime": 1579906591.5486557,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/Memory.sv",
      "__class__": "Path"
     },
     "mtime": 1576538429.0600808,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd",
      "__class__": "Path"
     },
     "mtime": 1579906591.6286557,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/replacement_policies/src/lru_replacement_new.sv",
      "__class__": "Path"
     },
     "mtime": 1579906591.5486557,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/replacement_policies/src/lru_replacement_new.sv",
        "__class__": "Path"
       },
       "name": {
        "name": "cache_pkg",
        "case_sensitive": true,
        "__class__": "VerilogIdentifier"
       },
       "library": null,
       "locations": [
        [
         20,
         7
        ]
       ],
       "__class__": "RequiredDesignUnit"
      }
     ],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ip/RAM/RAM_stub.v",
      "__class__": "Path"
     },
     "mtime": 1579906591.631989,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/activehdl/glbl.v",
      "__class__": "Path"
     },
     "mtime": 1579906591.631989,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "mtime": 1579906591.551989,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
      "__class__": "Path"
     },
     "mtime": 1579906591.551989,
     "flags": {
      "single": [],
      "dependencies": []
     },
     "dependencies": [
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
        "__class__": "Path"
       },
       "name": {
        "name": "RAM_blk_mem_gen_prim_wrapper",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": null,
       "locations": [
        [
         633,
         26
        ]
       ],
       "__class__": "RequiredDesignUnit"
      },
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
        "__class__": "Path"
       },
       "name": {
        "name": "STD_LOGIC_1164",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": {
        "name": "IEEE",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "locations": [
        [
         12,
         4
        ],
        [
         675,
         4
        ],
        [
         1120,
         4
        ],
        [
         615,
         4
        ],
        [
         644,
         4
        ],
        [
         753,
         4
        ],
        [
         811,
         4
        ],
        [
         782,
         4
        ],
        [
         39,
         4
        ],
        [
         456,
         4
        ],
        [
         193,
         4
        ]
       ],
       "__class__": "RequiredDesignUnit"
      },
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
        "__class__": "Path"
       },
       "name": {
        "name": "RAM_bindec",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": null,
       "locations": [
        [
         703,
         33
        ]
       ],
       "__class__": "RequiredDesignUnit"
      },
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
        "__class__": "Path"
       },
       "name": {
        "name": "RAM_blk_mem_gen_prim_width",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": null,
       "locations": [
        [
         725,
         27
        ]
       ],
       "__class__": "RequiredDesignUnit"
      },
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
        "__class__": "Path"
       },
       "name": {
        "name": "VCOMPONENTS",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": {
        "name": "UNISIM",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "locations": [
        [
         14,
         4
        ],
        [
         617,
         4
        ],
        [
         813,
         4
        ],
        [
         27,
         7
        ],
        [
         169,
         45
        ],
        [
         784,
         4
        ],
        [
         180,
         45
        ],
        [
         458,
         4
        ],
        [
         755,
         4
        ],
        [
         445,
         55
        ],
        [
         136,
         19
        ],
        [
         81,
         19
        ],
        [
         114,
         19
        ],
        [
         103,
         19
        ],
        [
         147,
         80
        ],
        [
         1122,
         4
        ],
        [
         41,
         4
        ],
        [
         59,
         19
        ],
        [
         70,
         19
        ],
        [
         92,
         19
        ],
        [
         125,
         19
        ],
        [
         158,
         80
        ],
        [
         195,
         4
        ],
        [
         225,
         51
        ],
        [
         677,
         4
        ],
        [
         482,
         51
        ],
        [
         646,
         4
        ],
        [
         1105,
         5
        ]
       ],
       "__class__": "RequiredDesignUnit"
      },
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
        "__class__": "Path"
       },
       "name": {
        "name": "RAM_blk_mem_gen_top",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": null,
       "locations": [
        [
         800,
         47
        ]
       ],
       "__class__": "RequiredDesignUnit"
      },
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
        "__class__": "Path"
       },
       "name": {
        "name": "RAM_blk_mem_gen_generic_cstr",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": null,
       "locations": [
        [
         771,
         21
        ]
       ],
       "__class__": "RequiredDesignUnit"
      },
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
        "__class__": "Path"
       },
       "name": {
        "name": "RAM_blk_mem_gen_v8_4_4_synth",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": null,
       "locations": [
        [
         1109,
         25
        ]
       ],
       "__class__": "RequiredDesignUnit"
      },
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
        "__class__": "Path"
       },
       "name": {
        "name": "RAM_blk_mem_gen_v8_4_4",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": null,
       "locations": [
        [
         1324,
         11
        ]
       ],
       "__class__": "RequiredDesignUnit"
      },
      {
       "owner": {
        "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
        "__class__": "Path"
       },
       "name": {
        "name": "RAM_blk_mem_gen_mux",
        "case_sensitive": false,
        "__class__": "VhdlIdentifier"
       },
       "library": null,
       "locations": [
        [
         709,
         22
        ]
       ],
       "__class__": "RequiredDesignUnit"
      }
     ],
     "diags": []
    }
   ],
   "inferred_libraries": [
    {
     "name": "/tmp/tmpld21dij6.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpop1z0hsf.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpc2en66j0.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp_s1t36pn.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp4mn8e4ah.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp52u9jywh.sv",
     "__class__": "Path"
    },
    {
     "name": "/home/nick/RISC-V-CPU/cpu/src/cpu_pkg.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmptxr8nbyz.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp4vjryq6h.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpnrbkdrow.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpcfsmbzcv.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmppqi_u80w.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpjh4g9i_g.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpbgt_ln70.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpz_85kt19.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpnmdmixjy.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpq1q5o7qd.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp26gf1i0k.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpl3o_yvai.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpa3pib5_1.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp018k2j5k.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpxgwa9zv7.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmplqiiq18u.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp_w1anihr.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpuzj6o08v.sv",
     "__class__": "Path"
    },
    {
     "name": "/home/nick/RISC-V-CPU/cpu/src/InstructionDecode.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpjjhfxrxl.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmppk3uhryx.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmptsf4tudo.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpu969qbfo.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpsv7movtp.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpsm6ptwlh.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpf40xlvgs.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp6fbsex7w.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp_yt7fxk2.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp16px5znu.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpjhs0spp3.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpeiipknw3.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmps5dvbtoi.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp4jkgzg95.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpmlo_505n.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpwascplum.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp4fjw4imn.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp218nsgsc.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpg3atnfu0.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpgopixe3g.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpe7dti2t3.sv",
     "__class__": "Path"
    },
    {
     "name": "/home/nick/RISC-V-CPU/cpu/src/Execute.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpr_pm3dun.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpph1qez2z.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp9r62pr9y.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpv3a9j_dh.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpo9w02ojb.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmphaouauqu.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpwbq0i9xa.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmptwsqlhar.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp7rkjp85q.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp6mde5t1j.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp7l_mwxss.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpzcbupnpr.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpep4jajq5.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpt1b801ow.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp_ha1e0xy.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpzrukpus3.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpr7d8e6by.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmphny2hvhp.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpcwkn49we.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp6pg8ivu1.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpx4y7t43x.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp89vart_h.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmphvd95gxd.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmphpijyksd.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmprk2i2x3x.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpr421iay4.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpjg7z7tru.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpaqysqpuv.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp7ljf_iwr.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpqg7nm_nf.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpuh_ty0wq.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmprx9w7e5d.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpu7o6xpv9.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpt6mcz9wk.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpzb1vfqy2.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpikmslcgb.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpoa2nvs9u.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpxjbh7q9_.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp8t1zzjr4.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp4x_t9_ax.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpjfumrval.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpdwv792zt.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpprcbxtls.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpc9env0_k.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpc9w2jov0.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp34si5sfk.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpbossc54p.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpbovo349w.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpg_kf1db3.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp59wxq71t.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmppohrp_gz.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp4sfr410b.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp0ow_pnw2.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp6j4nry2c.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp5yacfg8j.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmph2uyv5s1.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp2nqltsok.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmppg38je6g.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpmibnhobl.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp5cz24lwp.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmps9ia2ay9.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpvyv6lz7b.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpspppf6p3.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpmdkenza2.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpltmnoau3.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpxgkjigc4.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpp8zfc59c.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp8_8az4iu.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp2un4_emt.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp7xucuxql.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpjrg1upg7.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpf8kstlxp.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp0ltj4e6v.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpbuty8_5v.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpbt24ctvi.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpkev8x_3a.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpxa8dhtl6.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpmdz9ob1v.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpq66iaoue.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmplh54h_b_.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpii9xpo42.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmphc39behu.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpd0m1pz4_.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp609ulhw3.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp5dmojgyk.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpced9_yzs.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpiuit0qoc.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpfktlotsz.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp9bplptji.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp63e0bghf.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp_g560g3r.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpq137g977.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpzbdqfdyl.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp5_02h_51.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpveseidic.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp6a8p7ota.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp7k_1em5f.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp2iwhmxmb.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpxopx79us.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpjjy6vqck.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpsc7fnw6q.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpdw71x0h4.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpzzx7r10d.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp0e9_dm8f.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpzixz5vk6.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp473gq5z1.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpw6itbi4f.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpeiw3ctom.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpovw6kyy4.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp35lddqht.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpefa54ein.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmprc1j9qtn.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp_22r818k.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpwti4ejox.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp8zo21pq3.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpu6vtmgcd.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpr521ahm7.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp9y3v6q3b.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpgihemiai.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp5m2evka3.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp4vys3be2.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpgp61b62i.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpevbnz5qy.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpz30d7mwr.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp5t_yf0dj.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpy6zwfat3.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpy7nlutgn.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp3askq598.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp0esxk90r.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpr93hc_i_.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmps50xp_sp.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpwk20qmw8.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp_02k21qq.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmppenetrsp.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpxfq4ksvp.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpa01u2yxq.sv",
     "__class__": "Path"
    },
    {
     "name": "/home/nick/RISC-V-CPU/cpu/src/Control.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmptplk1p57.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp8wb78b5q.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpbk0jpn_4.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp34bw40qn.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpk8pp3n3z.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp1e_vkvk4.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp5ctd6_zz.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpzqfsfk6a.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpjtwrm43d.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpqz_s25bd.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpj2ulimed.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpc_m5h9ua.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpsy0a1o2_.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpuincd7ce.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp78z912o9.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpbru5e5lw.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp72vamf51.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp1ncruudz.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp1mikrzfp.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmppifu2cw4.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpy4jq2p_g.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp6b82e8wo.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpgijn7d8_.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpp98wt3il.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp3d84qxab.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpk0kj3dca.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpqxxwrzuo.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp0oftl26e.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmplac4alyn.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpg9qvp7_6.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpfelxl9or.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpunyt4rtk.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpz8530lcn.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpvhlzlsxz.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpc7i4_g7e.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmphn8vu0ne.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp4dhztgs8.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpi1tyl6to.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp7rdgicfk.sv",
     "__class__": "Path"
    },
    {
     "name": "/home/nick/RISC-V-CPU/cpu/src/ALUControl.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpv9k1cogr.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp5sqns4oj.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpaahpex_0.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpn8n0d0b6.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp_ye19akn.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpyi0ubk2b.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmph21zr1lr.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp69a2d0it.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpmex4u767.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpjqoig7lu.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpcfzf_nwa.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp4ya7loxd.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpn3iw8e0d.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpuwuf8cdf.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpf0_jblpz.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp2my2ucye.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmppctfgy8o.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp41_78mjs.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp1bxqffvz.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpaqhnms32.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpra_ra2hh.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpddezgff0.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp71n_hfu8.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmphfvkib8g.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpweklo054.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp8aiz_zxp.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp4rblzy6b.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpffte8cg0.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpsad8s7oh.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpdp3bv3ge.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpcyk7w_uo.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpu0bfwger.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpl1k5wpfa.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp6atp6qdr.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp0j7olujc.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpxnl4potc.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpguy0uava.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmps7e1epbb.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp4pmqy1xx.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmppbxwsb8r.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpdyhu_hb5.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpvn2kqv1e.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpv319oaqh.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpfd38pz8c.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp6g9asouf.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp7ndvl__a.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpex54737w.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmppflhjvcz.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpeorr_wda.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpeoj70hd7.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpcnwf3g_y.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpywnvr3mn.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpppdz7m4d.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpcz65s2tf.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpxcuo5w18.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpq7zmx0bb.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpmqhj6xq7.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp_vq6yzaj.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpijt59fzb.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp0_vks55m.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp7j6f41hz.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp4twx39va.sv",
     "__class__": "Path"
    },
    {
     "name": "/home/nick/RISC-V-CPU/cpu/src/ALU.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpm5r8db38.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpgps2qt9z.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp0qltw3qh.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmphwq123rf.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmph_woni9i.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpibpxaojp.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp5oj001z6.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpvasrac6o.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpl24ndm1k.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmppqpyk01h.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp33dn28xm.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpdyv3222a.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpt2_zbven.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpl17f6oui.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpfsnhl55e.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpea3b_ku3.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpfybtkiuh.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp2_9a37mz.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpdszkab9x.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpzyp82piy.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpsqip44fe.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp080th3rv.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp4kjf2hk7.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpnul9d79t.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpg83f9w_x.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpzqw4mkdz.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpw86_yh7_.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpzdoddoms.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpmqu6bzjj.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpubdcsi88.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpefw10eb8.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp6ok88vru.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpka0_5n62.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpv7800pdg.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp7d3eb084.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp31dqaecj.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpr9ph52c8.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp8hr5cyc5.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpzzv1diqf.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp97da_jl7.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmppu6d9mm4.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp42dhn717.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpf3aiducx.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpwpjzn6pl.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp467_87f9.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp7nrr9x7b.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpgjkzi6z7.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpid4fg9lg.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp4kmj8xpa.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp5ml230k4.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpy99u_o5m.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp1hed21vt.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpmtba99b0.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpxzhqz5_3.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpjswm4c0w.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpp2u9nrgc.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpqg0cqdy8.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpfyzc64za.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp68m6mnio.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp8lczpp14.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp5fbguuhx.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpkw7d11i7.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpfrgr4k8n.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpcus1px83.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpfg84rqaa.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmps32wj6wx.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp3yetg2bf.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpj40e00pj.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp_jkv3mdi.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp6joppk1w.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpku6fx6ir.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpat4cb_xb.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpknx7sks7.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpfssy33jp.sv",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp8l9h5u8a.sv",
     "__class__": "Path"
    }
   ],
   "design_units": [
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/misc/blk_mem_gen_v8_4.vhd",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "blk_mem_gen_v8_4_4",
      "case_sensitive": false,
      "__class__": "VhdlIdentifier"
     },
     "locations": [
      [
       3,
       7
      ]
     ],
     "__class__": "VhdlDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ip/RAM/RAM_stub.vhdl",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM",
      "case_sensitive": false,
      "__class__": "VhdlIdentifier"
     },
     "locations": [
      [
       13,
       7
      ]
     ],
     "__class__": "VhdlDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "blk_mem_axi_write_wrapper_beh_v8_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       993,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       431,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/InstructionCache.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "InstructionCache",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       19,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM_blk_mem_gen_prim_wrapper",
      "case_sensitive": false,
      "__class__": "VhdlIdentifier"
     },
     "locations": [
      [
       196,
       7
      ]
     ],
     "__class__": "VhdlDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       1141,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/src/cache.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "Cache",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       20,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "blk_mem_gen_v8_4_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       3411,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       15,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/xsim/glbl.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "glbl",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       5,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ip/RAM/RAM_stub.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "interface",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       7,
       54
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM_blk_mem_gen_prim_wrapper",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       469,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/tb/lru_tb.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "lru_tb",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       20,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/questa/glbl.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "glbl",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       5,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_stub.vhdl",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM",
      "case_sensitive": false,
      "__class__": "VhdlIdentifier"
     },
     "locations": [
      [
       13,
       7
      ]
     ],
     "__class__": "VhdlDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "beh_vlog_ff_clr_v8_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       108,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/multiplier/src/adder_array.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "adder_array",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       717,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/ALUControl.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "ALUControl",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       19,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM_blk_mem_gen_mux",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       281,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4",
      "case_sensitive": false,
      "__class__": "VhdlIdentifier"
     },
     "locations": [
      [
       801,
       7
      ]
     ],
     "__class__": "VhdlDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/modelsim/glbl.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "glbl",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       5,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       220,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/HazardDetection.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "HazardDetection",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       19,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM_blk_mem_gen_mux",
      "case_sensitive": false,
      "__class__": "VhdlIdentifier"
     },
     "locations": [
      [
       42,
       7
      ]
     ],
     "__class__": "VhdlDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "beh_vlog_ff_ce_clr_v8_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       147,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_stub.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "interface",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       8,
       54
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/replacement_policies/src/lru_replacement.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "LRU",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       20,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/multiplier/src/multiplier.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "multiplier",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM_blk_mem_gen_v8_4_4",
      "case_sensitive": false,
      "__class__": "VhdlIdentifier"
     },
     "locations": [
      [
       814,
       7
      ]
     ],
     "__class__": "VhdlDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM_blk_mem_gen_prim_wrapper__parameterized0",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       721,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/replacement_policies/src/rand_replacement.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "Cache",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       19,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top",
      "case_sensitive": false,
      "__class__": "VhdlIdentifier"
     },
     "locations": [
      [
       747,
       7
      ]
     ],
     "__class__": "VhdlDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth",
      "case_sensitive": false,
      "__class__": "VhdlIdentifier"
     },
     "locations": [
      [
       774,
       7
      ]
     ],
     "__class__": "VhdlDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/weighted_sum/src/weighted_sum_pipelined.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "weighted_sum_pipelined",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/xcelium/glbl.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "glbl",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       5,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       400,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/Control.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "Control",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       20,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM_blk_mem_gen_v8_4_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       933,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/riviera/glbl.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "glbl",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       5,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "loading",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       2702,
       91
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_stub.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "interface",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       7,
       54
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "blk_mem_gen_v8_4_4_softecc_output_reg_stage",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       1858,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM_blk_mem_gen_prim_width__parameterized0",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       434,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM_blk_mem_gen_top",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       877,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/approx_multiplier/src/approx_multiplier.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "approx_multiplier4x4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM_blk_mem_gen_v8_4_4_synth",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       1147,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "loading",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       2702,
       91
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       279,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM_blk_mem_gen_prim_width",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       403,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_stub.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       16,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/ForwardingUnit.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "ForwardingUnit",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       19,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec",
      "case_sensitive": false,
      "__class__": "VhdlIdentifier"
     },
     "locations": [
      [
       16,
       7
      ]
     ],
     "__class__": "VhdlDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "beh_vlog_ff_ce_clr_v8_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       147,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "write_netlist_v8_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       165,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM_blk_mem_gen_v8_4_4_synth",
      "case_sensitive": false,
      "__class__": "VhdlIdentifier"
     },
     "locations": [
      [
       785,
       7
      ]
     ],
     "__class__": "VhdlDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "STATE_LOGIC_v8_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       72,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/tb/cache_tb.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "cache_tb",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       2,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "blk_mem_axi_regs_fwd_v8_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       1492,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       872,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/Memory.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "Memory",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       21,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM_blk_mem_gen_generic_cstr",
      "case_sensitive": false,
      "__class__": "VhdlIdentifier"
     },
     "locations": [
      [
       678,
       7
      ]
     ],
     "__class__": "VhdlDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper",
      "case_sensitive": false,
      "__class__": "VhdlIdentifier"
     },
     "locations": [
      [
       193,
       7
      ]
     ],
     "__class__": "VhdlDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/Execute.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "execute",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       19,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       199,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/weighted_sum/src/weighted_sum_approx.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "weighted_sum_approx",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/InstructionFetch.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "InstructionFetch",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       19,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM_bindec",
      "case_sensitive": false,
      "__class__": "VhdlIdentifier"
     },
     "locations": [
      [
       15,
       7
      ]
     ],
     "__class__": "VhdlDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "blk_mem_gen_v8_4_4_softecc_output_reg_stage",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       1858,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/src/data_cache_new.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "data_cache",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       20,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/src/cache_pkg.pkg.sv",
      "__class__": "Path"
     },
     "type_": "package",
     "name": {
      "name": "cache_pkg",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/activehdl/glbl.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "glbl",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       5,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/cpu/tb/tb.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "tb",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       35,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",
      "case_sensitive": false,
      "__class__": "VhdlIdentifier"
     },
     "locations": [
      [
       1108,
       7
      ]
     ],
     "__class__": "VhdlDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width",
      "case_sensitive": false,
      "__class__": "VhdlIdentifier"
     },
     "locations": [
      [
       613,
       7
      ]
     ],
     "__class__": "VhdlDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "blk_mem_gen_v8_4_4_output_stage",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       1562,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "beh_vlog_muxf7_v8_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       94,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/ImmGen.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "ImmGen",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       19,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/Writeback.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "Writeback",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       19,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "write_netlist_v8_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       165,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       16,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "beh_vlog_muxf7_v8_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       94,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "STATE_LOGIC_v8_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       72,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/ALU.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "alu",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       19,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/src/data_cache.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "Cache",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       20,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "beh_vlog_ff_pre_v8_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       128,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/synth/RAM.vhd",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM",
      "case_sensitive": false,
      "__class__": "VhdlIdentifier"
     },
     "locations": [
      [
       58,
       7
      ]
     ],
     "__class__": "VhdlDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "blk_mem_axi_regs_fwd_v8_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       1492,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/weighted_sum/src/weighted_sum_builtin.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "weighted_sum_builtin",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM_blk_mem_gen_prim_width",
      "case_sensitive": false,
      "__class__": "VhdlIdentifier"
     },
     "locations": [
      [
       618,
       7
      ]
     ],
     "__class__": "VhdlDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux",
      "case_sensitive": false,
      "__class__": "VhdlIdentifier"
     },
     "locations": [
      [
       41,
       7
      ]
     ],
     "__class__": "VhdlDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM",
      "case_sensitive": false,
      "__class__": "VhdlIdentifier"
     },
     "locations": [
      [
       1123,
       7
      ]
     ],
     "__class__": "VhdlDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_stub.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       15,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/RegisterFile.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RegisterFile",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "blk_mem_gen_v8_4_4_mem_module",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       1950,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       465,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/InstructionDecode.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "InstructionDecode",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       20,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "blk_mem_gen_v8_4_4_mem_module",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       1950,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ip/RAM/RAM_stub.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       15,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "blk_mem_gen_v8_4_4_output_stage",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       1562,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/CPU.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "CPU",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       20,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM_blk_mem_gen_generic_cstr",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       221,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM_bindec",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       199,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "blk_mem_axi_write_wrapper_beh_v8_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       993,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "blk_mem_axi_read_wrapper_beh_v8_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       1269,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "beh_vlog_ff_pre_v8_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       128,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/cpu/src/cpu_pkg.sv",
      "__class__": "Path"
     },
     "type_": "package",
     "name": {
      "name": "cpu_pkg",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/vcs/glbl.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "glbl",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       5,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr",
      "case_sensitive": false,
      "__class__": "VhdlIdentifier"
     },
     "locations": [
      [
       671,
       7
      ]
     ],
     "__class__": "VhdlDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "blk_mem_gen_v8_4_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       3411,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/tb/data_cache_tb.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "data_cache_tb",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       2,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "read_netlist_v8_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       634,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "beh_vlog_ff_clr_v8_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       108,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "glbl",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       1180,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "glbl",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       1174,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "blk_mem_axi_read_wrapper_beh_v8_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       1269,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_stub.vhdl",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",
      "case_sensitive": false,
      "__class__": "VhdlIdentifier"
     },
     "locations": [
      [
       14,
       7
      ]
     ],
     "__class__": "VhdlDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "read_netlist_v8_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       634,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/sim/RAM.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       55,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/replacement_policies/src/lru_replacement_new.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "lru_replacement",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       22,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/replacement_policies/src/working_lru.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "lru",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       19,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/ies/glbl.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "glbl",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       5,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       928,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "RAM_blk_mem_gen_top",
      "case_sensitive": false,
      "__class__": "VhdlIdentifier"
     },
     "locations": [
      [
       756,
       7
      ]
     ],
     "__class__": "VhdlDesignUnit"
    }
   ],
   "__class__": "Database"
  },
  "_work_folder": "/home/nick/RISC-V-CPU/.hdl_checker",
  "_builtin_libraries": [
   {
    "name": "unisim",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "xilinxcorelib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "synplify",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "family_support",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "ieee",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "synopsis",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "maxii",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "_added_libraries": [],
  "_xvhdlini": "/home/nick/RISC-V-CPU/.hdl_checker/.xvhdl.init",
  "__class__": "XVHDL"
 },
 "config_file": [
  {
   "name": "/tmp/hdl_checker_project_pid2268.json",
   "__class__": "Path"
  },
  1584130831.5916367,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/vcs/glbl.v",
     "__class__": "Path"
    },
    "mtime": 1579906591.631989,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/src/data_cache.sv",
     "__class__": "Path"
    },
    "mtime": 1579906591.5486557,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/Execute.sv",
     "__class__": "Path"
    },
    "mtime": 1584131992.4250195,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/Interfaces.sv",
     "__class__": "Path"
    },
    "mtime": 1573772389.7885492,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/InstructionCache.sv",
     "__class__": "Path"
    },
    "mtime": 1575938900.547516,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/ALUControl.sv",
     "__class__": "Path"
    },
    "mtime": 1584133170.4017363,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/HazardDetection.sv",
     "__class__": "Path"
    },
    "mtime": 1575936003.1574345,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/Control.sv",
     "__class__": "Path"
    },
    "mtime": 1584130813.8483026,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/cpu/src/Control.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "cpu_pkg",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        18,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/synth/RAM.vhd",
     "__class__": "Path"
    },
    "mtime": 1579906591.6286557,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/synth/RAM.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "blk_mem_gen_v8_4_4",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "blk_mem_gen_v8_4_4",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        56,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/synth/RAM.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        53,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/synth/RAM.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        52,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/multiplier/src/adder_array.sv",
     "__class__": "Path"
    },
    "mtime": 1579906591.5486557,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/xsim/glbl.v",
     "__class__": "Path"
    },
    "mtime": 1579906591.631989,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/src/cache.sv",
     "__class__": "Path"
    },
    "mtime": 1579906591.5486557,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/questa/glbl.v",
     "__class__": "Path"
    },
    "mtime": 1579906591.631989,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/ALU.sv",
     "__class__": "Path"
    },
    "mtime": 1584131810.0150118,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/cpu_pkg.sv",
     "__class__": "Path"
    },
    "mtime": 1574209048.4501455,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/cpu/tb/tb.sv",
     "__class__": "Path"
    },
    "mtime": 1576538429.0600808,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/ies/glbl.v",
     "__class__": "Path"
    },
    "mtime": 1579906591.631989,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "mtime": 1579906591.631989,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        626,
        26
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        787,
        47
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        1094,
        25
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        694,
        33
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        1309,
        11
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        760,
        21
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        637,
        4
       ],
       [
        13,
        4
       ],
       [
        1105,
        4
       ],
       [
        451,
        4
       ],
       [
        190,
        4
       ],
       [
        744,
        4
       ],
       [
        771,
        4
       ],
       [
        610,
        4
       ],
       [
        38,
        4
       ],
       [
        798,
        4
       ],
       [
        668,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        700,
        22
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "VCOMPONENTS",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "UNISIM",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        800,
        4
       ],
       [
        670,
        4
       ],
       [
        56,
        19
       ],
       [
        67,
        19
       ],
       [
        220,
        51
       ],
       [
        78,
        19
       ],
       [
        89,
        19
       ],
       [
        100,
        19
       ],
       [
        111,
        19
       ],
       [
        133,
        19
       ],
       [
        144,
        80
       ],
       [
        155,
        80
       ],
       [
        639,
        4
       ],
       [
        477,
        51
       ],
       [
        40,
        4
       ],
       [
        192,
        4
       ],
       [
        773,
        4
       ],
       [
        612,
        4
       ],
       [
        746,
        4
       ],
       [
        1107,
        4
       ],
       [
        15,
        4
       ],
       [
        177,
        45
       ],
       [
        453,
        4
       ],
       [
        26,
        7
       ],
       [
        166,
        45
       ],
       [
        440,
        55
       ],
       [
        1090,
        5
       ],
       [
        122,
        19
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        716,
        27
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/replacement_policies/src/lru_replacement.sv",
     "__class__": "Path"
    },
    "mtime": 1579906591.5486557,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/sim/RAM.v",
     "__class__": "Path"
    },
    "mtime": 1579906591.6286557,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/tb/lru_tb.sv",
     "__class__": "Path"
    },
    "mtime": 1579906591.5486557,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/Writeback.sv",
     "__class__": "Path"
    },
    "mtime": 1573862788.446683,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_stub.v",
     "__class__": "Path"
    },
    "mtime": 1579906591.551989,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/multiplier/src/multiplier.sv",
     "__class__": "Path"
    },
    "mtime": 1579906591.5486557,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "mtime": 1579906591.6286557,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_stub.v",
     "__class__": "Path"
    },
    "mtime": 1579906591.631989,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "mtime": 1579906591.631989,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/modelsim/glbl.v",
     "__class__": "Path"
    },
    "mtime": 1579906591.631989,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_stub.vhdl",
     "__class__": "Path"
    },
    "mtime": 1579906591.551989,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_stub.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/InstructionDecode.sv",
     "__class__": "Path"
    },
    "mtime": 1576538429.0600808,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/cpu/src/InstructionDecode.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "cpu_pkg",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        18,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/approx_multiplier/src/approx_multiplier.sv",
     "__class__": "Path"
    },
    "mtime": 1579906591.5486557,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/ImmGen.sv",
     "__class__": "Path"
    },
    "mtime": 1574131795.3983817,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/replacement_policies/src/rand_replacement.sv",
     "__class__": "Path"
    },
    "mtime": 1579906591.5486557,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/riviera/glbl.v",
     "__class__": "Path"
    },
    "mtime": 1579906591.631989,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/weighted_sum/src/weighted_sum_pipelined.sv",
     "__class__": "Path"
    },
    "mtime": 1579906591.6353223,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "mtime": 1579906591.631989,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/replacement_policies/src/working_lru.sv",
     "__class__": "Path"
    },
    "mtime": 1579906591.5486557,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/CPU.sv",
     "__class__": "Path"
    },
    "mtime": 1576538429.0567474,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/cpu/src/CPU.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "cpu_pkg",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        18,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/src/data_cache_new.sv",
     "__class__": "Path"
    },
    "mtime": 1579906591.5486557,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/src/data_cache_new.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "cache_pkg",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        11
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_stub.vhdl",
     "__class__": "Path"
    },
    "mtime": 1579906591.631989,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_stub.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        12,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ip/RAM/RAM_stub.vhdl",
     "__class__": "Path"
    },
    "mtime": 1579906591.631989,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ip/RAM/RAM_stub.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/weighted_sum/src/weighted_sum_builtin.sv",
     "__class__": "Path"
    },
    "mtime": 1579906591.6353223,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/weighted_sum/src/weighted_sum_approx.sv",
     "__class__": "Path"
    },
    "mtime": 1579906591.6353223,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/tb/data_cache_tb.sv",
     "__class__": "Path"
    },
    "mtime": 1579906591.5486557,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/InstructionFetch.sv",
     "__class__": "Path"
    },
    "mtime": 1576538429.0600808,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/RegisterFile.sv",
     "__class__": "Path"
    },
    "mtime": 1574134619.3584616,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/xcelium/glbl.v",
     "__class__": "Path"
    },
    "mtime": 1579906591.631989,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/misc/blk_mem_gen_v8_4.vhd",
     "__class__": "Path"
    },
    "mtime": 1579906591.6286557,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/misc/blk_mem_gen_v8_4.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/ForwardingUnit.sv",
     "__class__": "Path"
    },
    "mtime": 1576032454.6970012,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/src/cache_pkg.pkg.sv",
     "__class__": "Path"
    },
    "mtime": 1579906591.5486557,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/tb/cache_tb.sv",
     "__class__": "Path"
    },
    "mtime": 1579906591.5486557,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/Memory.sv",
     "__class__": "Path"
    },
    "mtime": 1576538429.0600808,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd",
     "__class__": "Path"
    },
    "mtime": 1579906591.6286557,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/replacement_policies/src/lru_replacement_new.sv",
     "__class__": "Path"
    },
    "mtime": 1579906591.5486557,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/replacement_policies/src/lru_replacement_new.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "cache_pkg",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ip/RAM/RAM_stub.v",
     "__class__": "Path"
    },
    "mtime": 1579906591.631989,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/activehdl/glbl.v",
     "__class__": "Path"
    },
    "mtime": 1579906591.631989,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "mtime": 1579906591.551989,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "mtime": 1579906591.551989,
    "flags": {
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "RAM_blk_mem_gen_prim_wrapper",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        633,
        26
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        12,
        4
       ],
       [
        675,
        4
       ],
       [
        1120,
        4
       ],
       [
        615,
        4
       ],
       [
        644,
        4
       ],
       [
        753,
        4
       ],
       [
        811,
        4
       ],
       [
        782,
        4
       ],
       [
        39,
        4
       ],
       [
        456,
        4
       ],
       [
        193,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "RAM_bindec",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        703,
        33
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "RAM_blk_mem_gen_prim_width",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        725,
        27
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "VCOMPONENTS",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "UNISIM",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        14,
        4
       ],
       [
        617,
        4
       ],
       [
        813,
        4
       ],
       [
        27,
        7
       ],
       [
        169,
        45
       ],
       [
        784,
        4
       ],
       [
        180,
        45
       ],
       [
        458,
        4
       ],
       [
        755,
        4
       ],
       [
        445,
        55
       ],
       [
        136,
        19
       ],
       [
        81,
        19
       ],
       [
        114,
        19
       ],
       [
        103,
        19
       ],
       [
        147,
        80
       ],
       [
        1122,
        4
       ],
       [
        41,
        4
       ],
       [
        59,
        19
       ],
       [
        70,
        19
       ],
       [
        92,
        19
       ],
       [
        125,
        19
       ],
       [
        158,
        80
       ],
       [
        195,
        4
       ],
       [
        225,
        51
       ],
       [
        677,
        4
       ],
       [
        482,
        51
       ],
       [
        646,
        4
       ],
       [
        1105,
        5
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "RAM_blk_mem_gen_top",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        800,
        47
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "RAM_blk_mem_gen_generic_cstr",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        771,
        21
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "RAM_blk_mem_gen_v8_4_4_synth",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        1109,
        25
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "RAM_blk_mem_gen_v8_4_4",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        1324,
        11
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "RAM_blk_mem_gen_mux",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        709,
        22
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "/tmp/tmpld21dij6.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpop1z0hsf.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc2en66j0.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_s1t36pn.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4mn8e4ah.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp52u9jywh.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/nick/RISC-V-CPU/cpu/src/cpu_pkg.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptxr8nbyz.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4vjryq6h.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnrbkdrow.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcfsmbzcv.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppqi_u80w.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjh4g9i_g.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbgt_ln70.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz_85kt19.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnmdmixjy.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq1q5o7qd.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp26gf1i0k.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl3o_yvai.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpa3pib5_1.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp018k2j5k.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxgwa9zv7.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplqiiq18u.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_w1anihr.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuzj6o08v.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/nick/RISC-V-CPU/cpu/src/InstructionDecode.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjjhfxrxl.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppk3uhryx.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptsf4tudo.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu969qbfo.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsv7movtp.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsm6ptwlh.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpf40xlvgs.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6fbsex7w.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_yt7fxk2.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp16px5znu.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjhs0spp3.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpeiipknw3.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmps5dvbtoi.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4jkgzg95.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmlo_505n.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwascplum.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4fjw4imn.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp218nsgsc.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg3atnfu0.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgopixe3g.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpe7dti2t3.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/nick/RISC-V-CPU/cpu/src/Execute.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr_pm3dun.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpph1qez2z.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9r62pr9y.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpv3a9j_dh.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpo9w02ojb.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphaouauqu.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwbq0i9xa.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptwsqlhar.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7rkjp85q.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6mde5t1j.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7l_mwxss.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzcbupnpr.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpep4jajq5.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpt1b801ow.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_ha1e0xy.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzrukpus3.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr7d8e6by.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphny2hvhp.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcwkn49we.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6pg8ivu1.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx4y7t43x.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp89vart_h.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphvd95gxd.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphpijyksd.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprk2i2x3x.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr421iay4.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjg7z7tru.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpaqysqpuv.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7ljf_iwr.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqg7nm_nf.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuh_ty0wq.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprx9w7e5d.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu7o6xpv9.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpt6mcz9wk.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzb1vfqy2.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpikmslcgb.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpoa2nvs9u.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxjbh7q9_.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8t1zzjr4.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4x_t9_ax.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjfumrval.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdwv792zt.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpprcbxtls.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc9env0_k.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc9w2jov0.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp34si5sfk.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbossc54p.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbovo349w.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg_kf1db3.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp59wxq71t.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppohrp_gz.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4sfr410b.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0ow_pnw2.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6j4nry2c.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5yacfg8j.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph2uyv5s1.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2nqltsok.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppg38je6g.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmibnhobl.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5cz24lwp.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmps9ia2ay9.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvyv6lz7b.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpspppf6p3.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmdkenza2.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpltmnoau3.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxgkjigc4.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp8zfc59c.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8_8az4iu.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2un4_emt.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7xucuxql.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjrg1upg7.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpf8kstlxp.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0ltj4e6v.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbuty8_5v.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbt24ctvi.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkev8x_3a.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxa8dhtl6.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmdz9ob1v.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq66iaoue.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplh54h_b_.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpii9xpo42.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphc39behu.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd0m1pz4_.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp609ulhw3.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5dmojgyk.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpced9_yzs.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpiuit0qoc.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfktlotsz.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9bplptji.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp63e0bghf.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_g560g3r.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq137g977.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzbdqfdyl.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5_02h_51.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpveseidic.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6a8p7ota.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7k_1em5f.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2iwhmxmb.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxopx79us.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjjy6vqck.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsc7fnw6q.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdw71x0h4.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzzx7r10d.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0e9_dm8f.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzixz5vk6.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp473gq5z1.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpw6itbi4f.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpeiw3ctom.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpovw6kyy4.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp35lddqht.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpefa54ein.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprc1j9qtn.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_22r818k.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwti4ejox.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8zo21pq3.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu6vtmgcd.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr521ahm7.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9y3v6q3b.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgihemiai.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5m2evka3.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4vys3be2.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgp61b62i.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpevbnz5qy.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz30d7mwr.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5t_yf0dj.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy6zwfat3.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy7nlutgn.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3askq598.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0esxk90r.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr93hc_i_.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmps50xp_sp.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwk20qmw8.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_02k21qq.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppenetrsp.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxfq4ksvp.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpa01u2yxq.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/nick/RISC-V-CPU/cpu/src/Control.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptplk1p57.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8wb78b5q.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbk0jpn_4.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp34bw40qn.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpk8pp3n3z.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1e_vkvk4.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5ctd6_zz.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzqfsfk6a.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjtwrm43d.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqz_s25bd.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpj2ulimed.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc_m5h9ua.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsy0a1o2_.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuincd7ce.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp78z912o9.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbru5e5lw.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp72vamf51.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1ncruudz.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1mikrzfp.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppifu2cw4.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy4jq2p_g.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6b82e8wo.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgijn7d8_.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp98wt3il.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3d84qxab.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpk0kj3dca.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqxxwrzuo.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0oftl26e.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplac4alyn.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg9qvp7_6.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfelxl9or.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpunyt4rtk.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz8530lcn.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvhlzlsxz.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc7i4_g7e.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphn8vu0ne.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4dhztgs8.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpi1tyl6to.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7rdgicfk.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/nick/RISC-V-CPU/cpu/src/ALUControl.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpv9k1cogr.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5sqns4oj.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpaahpex_0.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn8n0d0b6.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_ye19akn.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyi0ubk2b.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph21zr1lr.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp69a2d0it.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmex4u767.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjqoig7lu.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcfzf_nwa.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4ya7loxd.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn3iw8e0d.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuwuf8cdf.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpf0_jblpz.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2my2ucye.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppctfgy8o.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp41_78mjs.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1bxqffvz.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpaqhnms32.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpra_ra2hh.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpddezgff0.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp71n_hfu8.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphfvkib8g.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpweklo054.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8aiz_zxp.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4rblzy6b.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpffte8cg0.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsad8s7oh.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdp3bv3ge.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcyk7w_uo.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu0bfwger.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl1k5wpfa.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6atp6qdr.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0j7olujc.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxnl4potc.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpguy0uava.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmps7e1epbb.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4pmqy1xx.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppbxwsb8r.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdyhu_hb5.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvn2kqv1e.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpv319oaqh.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfd38pz8c.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6g9asouf.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7ndvl__a.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpex54737w.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppflhjvcz.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpeorr_wda.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpeoj70hd7.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcnwf3g_y.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpywnvr3mn.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpppdz7m4d.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcz65s2tf.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxcuo5w18.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq7zmx0bb.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmqhj6xq7.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_vq6yzaj.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpijt59fzb.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0_vks55m.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7j6f41hz.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4twx39va.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/nick/RISC-V-CPU/cpu/src/ALU.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm5r8db38.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgps2qt9z.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0qltw3qh.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphwq123rf.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph_woni9i.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpibpxaojp.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5oj001z6.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvasrac6o.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl24ndm1k.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppqpyk01h.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp33dn28xm.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdyv3222a.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpt2_zbven.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl17f6oui.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfsnhl55e.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpea3b_ku3.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfybtkiuh.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2_9a37mz.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdszkab9x.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzyp82piy.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsqip44fe.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp080th3rv.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4kjf2hk7.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnul9d79t.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg83f9w_x.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzqw4mkdz.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpw86_yh7_.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzdoddoms.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmqu6bzjj.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpubdcsi88.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpefw10eb8.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6ok88vru.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpka0_5n62.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpv7800pdg.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7d3eb084.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp31dqaecj.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr9ph52c8.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8hr5cyc5.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzzv1diqf.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp97da_jl7.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppu6d9mm4.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp42dhn717.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpf3aiducx.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwpjzn6pl.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp467_87f9.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7nrr9x7b.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgjkzi6z7.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpid4fg9lg.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4kmj8xpa.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5ml230k4.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy99u_o5m.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1hed21vt.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmtba99b0.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxzhqz5_3.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjswm4c0w.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp2u9nrgc.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqg0cqdy8.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfyzc64za.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp68m6mnio.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8lczpp14.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5fbguuhx.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkw7d11i7.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfrgr4k8n.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcus1px83.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfg84rqaa.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmps32wj6wx.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3yetg2bf.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpj40e00pj.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_jkv3mdi.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6joppk1w.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpku6fx6ir.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpat4cb_xb.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpknx7sks7.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfssy33jp.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8l9h5u8a.sv",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/misc/blk_mem_gen_v8_4.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "blk_mem_gen_v8_4_4",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ip/RAM/RAM_stub.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      13,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "blk_mem_axi_write_wrapper_beh_v8_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      993,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      431,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/InstructionCache.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "InstructionCache",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM_blk_mem_gen_prim_wrapper",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      196,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1141,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/src/cache.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Cache",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "blk_mem_gen_v8_4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3411,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/xsim/glbl.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "glbl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ip/RAM/RAM_stub.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "interface",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7,
      54
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM_blk_mem_gen_prim_wrapper",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      469,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/tb/lru_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "lru_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/questa/glbl.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "glbl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_stub.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      13,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "beh_vlog_ff_clr_v8_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      108,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/multiplier/src/adder_array.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "adder_array",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      717,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/ALUControl.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ALUControl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM_blk_mem_gen_mux",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      281,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      801,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/modelsim/glbl.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "glbl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      220,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/HazardDetection.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "HazardDetection",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM_blk_mem_gen_mux",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      42,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "beh_vlog_ff_ce_clr_v8_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      147,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_stub.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "interface",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8,
      54
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/replacement_policies/src/lru_replacement.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "LRU",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/multiplier/src/multiplier.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "multiplier",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM_blk_mem_gen_v8_4_4",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      814,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM_blk_mem_gen_prim_wrapper__parameterized0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      721,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/replacement_policies/src/rand_replacement.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Cache",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      747,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      774,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/weighted_sum/src/weighted_sum_pipelined.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "weighted_sum_pipelined",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/xcelium/glbl.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "glbl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      400,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/Control.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Control",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM_blk_mem_gen_v8_4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      933,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/riviera/glbl.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "glbl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "loading",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2702,
      91
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_stub.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "interface",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7,
      54
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "blk_mem_gen_v8_4_4_softecc_output_reg_stage",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1858,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM_blk_mem_gen_prim_width__parameterized0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      434,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM_blk_mem_gen_top",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      877,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/approx_multiplier/src/approx_multiplier.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "approx_multiplier4x4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM_blk_mem_gen_v8_4_4_synth",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1147,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "loading",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2702,
      91
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      279,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM_blk_mem_gen_prim_width",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      403,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_stub.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/ForwardingUnit.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ForwardingUnit",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      16,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "beh_vlog_ff_ce_clr_v8_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      147,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "write_netlist_v8_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      165,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM_blk_mem_gen_v8_4_4_synth",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      785,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "STATE_LOGIC_v8_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/tb/cache_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "cache_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "blk_mem_axi_regs_fwd_v8_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1492,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      872,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/Memory.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Memory",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM_blk_mem_gen_generic_cstr",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      678,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      193,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/Execute.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "execute",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      199,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/weighted_sum/src/weighted_sum_approx.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "weighted_sum_approx",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/InstructionFetch.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "InstructionFetch",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM_bindec",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      15,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "blk_mem_gen_v8_4_4_softecc_output_reg_stage",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1858,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/src/data_cache_new.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "data_cache",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/src/cache_pkg.pkg.sv",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "cache_pkg",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/activehdl/glbl.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "glbl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/cpu/tb/tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      1108,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      613,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "blk_mem_gen_v8_4_4_output_stage",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1562,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "beh_vlog_muxf7_v8_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/ImmGen.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ImmGen",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/Writeback.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Writeback",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "write_netlist_v8_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      165,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "beh_vlog_muxf7_v8_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "STATE_LOGIC_v8_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/ALU.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "alu",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/src/data_cache.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Cache",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "beh_vlog_ff_pre_v8_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      128,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/synth/RAM.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      58,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "blk_mem_axi_regs_fwd_v8_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1492,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/weighted_sum/src/weighted_sum_builtin.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "weighted_sum_builtin",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM_blk_mem_gen_prim_width",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      618,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      41,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      1123,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_stub.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/RegisterFile.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RegisterFile",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "blk_mem_gen_v8_4_4_mem_module",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1950,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      465,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/InstructionDecode.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "InstructionDecode",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "blk_mem_gen_v8_4_4_mem_module",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1950,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ip/RAM/RAM_stub.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "blk_mem_gen_v8_4_4_output_stage",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1562,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/CPU.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "CPU",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM_blk_mem_gen_generic_cstr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      221,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM_bindec",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      199,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "blk_mem_axi_write_wrapper_beh_v8_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      993,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "blk_mem_axi_read_wrapper_beh_v8_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1269,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "beh_vlog_ff_pre_v8_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      128,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/cpu/src/cpu_pkg.sv",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "cpu_pkg",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/vcs/glbl.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "glbl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      671,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "blk_mem_gen_v8_4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3411,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/cache/tb/data_cache_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "data_cache_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "read_netlist_v8_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      634,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "beh_vlog_ff_clr_v8_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      108,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "glbl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1180,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "glbl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1174,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "blk_mem_axi_read_wrapper_beh_v8_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1269,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_stub.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "read_netlist_v8_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      634,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/sim/RAM.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/replacement_policies/src/lru_replacement_new.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "lru_replacement",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/replacement_policies/src/working_lru.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "lru",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/ip_user_files/sim_scripts/RAM/ies/glbl.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "glbl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/managed_ip_project/managed_ip_project.cache/ip/2019.2/7e021bada555be24/RAM_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      928,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/RISC-V-CPU/fpga_cores/vivado_ips/RAM/RAM_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RAM_blk_mem_gen_top",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      756,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.6.13"
}