
*** Running vivado
    with args -log Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0.tcl -notrace
Command: synth_design -top Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0 -part xc7vx690tffg1927-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1292 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 453.262 ; gain = 100.172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0' [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0/synth/Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'AXI4_ADI_SPI_7_8BIT_v1_0' [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ipshared/2c05/hdl/AXI4_ADI_SPI_7_8BIT_v1_0.v:4]
	Parameter CLK_FRE bound to: 100000000 - type: integer 
	Parameter SCLK_FRE bound to: 1000000 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI' [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ipshared/2c05/hdl/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI.v:4]
	Parameter CLK_FRE bound to: 100000000 - type: integer 
	Parameter SCLK_FRE bound to: 1000000 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adi_spi_driver_7_8bit' [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ipshared/2c05/src/adi_spi_driver_7_8bit.v:34]
	Parameter CLK_FRE bound to: 100000000 - type: integer 
	Parameter SCLK_FRE bound to: 1000000 - type: integer 
	Parameter SCLK_FRE_PARAM bound to: 100 - type: integer 
	Parameter T_1US bound to: 100 - type: integer 
	Parameter T_1MS bound to: 100000 - type: integer 
	Parameter T_200US bound to: 20000 - type: integer 
	Parameter T_800US bound to: 80000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adi_spi_driver_7_8bit' (1#1) [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ipshared/2c05/src/adi_spi_driver_7_8bit.v:34]
WARNING: [Synth 8-689] width (15) of port connection 'user_wr_addr' does not match port width (7) of module 'adi_spi_driver_7_8bit' [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ipshared/2c05/hdl/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI.v:544]
WARNING: [Synth 8-689] width (15) of port connection 'user_rd_addr' does not match port width (7) of module 'adi_spi_driver_7_8bit' [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ipshared/2c05/hdl/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI.v:548]
INFO: [Synth 8-6155] done synthesizing module 'AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI' (2#1) [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ipshared/2c05/hdl/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'AXI4_ADI_SPI_7_8BIT_v1_0' (3#1) [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ipshared/2c05/hdl/AXI4_ADI_SPI_7_8BIT_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0' (4#1) [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0/synth/Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0.v:56]
WARNING: [Synth 8-3331] design AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 507.965 ; gain = 154.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 507.965 ; gain = 154.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 507.965 ; gain = 154.875
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1927-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1046.605 ; gain = 2.621
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1046.605 ; gain = 693.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1927-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1046.605 ; gain = 693.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1046.605 ; gain = 693.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1046.605 ; gain = 693.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adi_spi_driver_7_8bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1046.605 ; gain = 693.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1046.605 ; gain = 693.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1046.605 ; gain = 693.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1053.273 ; gain = 700.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_insti_0' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1053.273 ; gain = 700.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1053.273 ; gain = 700.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1053.273 ; gain = 700.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1053.273 ; gain = 700.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1053.273 ; gain = 700.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1053.273 ; gain = 700.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     9|
|2     |LUT1   |     2|
|3     |LUT2   |    42|
|4     |LUT3   |     7|
|5     |LUT4   |    44|
|6     |LUT5   |    63|
|7     |LUT6   |    75|
|8     |MUXF7  |     1|
|9     |FDCE   |   216|
|10    |FDPE   |     1|
|11    |FDRE   |   203|
|12    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------------+---------------------------------+------+
|      |Instance                                  |Module                           |Cells |
+------+------------------------------------------+---------------------------------+------+
|1     |top                                       |                                 |   664|
|2     |  inst                                    |AXI4_ADI_SPI_7_8BIT_v1_0         |   664|
|3     |    AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst |AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI |   664|
|4     |      adi_spi_driver_7_8bit_inst          |adi_spi_driver_7_8bit            |   242|
+------+------------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1053.273 ; gain = 700.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1053.273 ; gain = 161.543
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1053.273 ; gain = 700.184
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 15 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1077.652 ; gain = 736.090
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.runs/Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0_synth_1/Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0/Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.runs/Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0_synth_1/Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0_utilization_synth.rpt -pb Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.467 . Memory (MB): peak = 1077.652 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Sep  7 14:13:20 2023...
