$comment
	File created using the following command:
		vcd file seqdetector.msim.vcd -direction
$end
$date
	Thu Dec 21 11:34:53 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module seqdetector_vhd_vec_tst $end
$var wire 1 ! a $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ y $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_clk $end
$var wire 1 / ww_reset $end
$var wire 1 0 ww_a $end
$var wire 1 1 ww_y $end
$var wire 1 2 \clk~combout\ $end
$var wire 1 3 \a~combout\ $end
$var wire 1 4 \reset~combout\ $end
$var wire 1 5 \state.S0~regout\ $end
$var wire 1 6 \state.S2~regout\ $end
$var wire 1 7 \state.S3~regout\ $end
$var wire 1 8 \state.S4~regout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
0%
1&
x'
1(
1)
1*
1+
1,
1-
0.
1/
00
01
02
03
14
05
06
07
08
$end
#100000
0#
0/
04
#160000
1"
1.
12
#320000
0"
0.
02
#380000
1!
10
13
#480000
1"
1.
12
15
#540000
0!
00
03
#640000
0"
0.
02
#720000
1!
10
13
#800000
1"
1.
12
16
#860000
0!
00
03
#960000
0"
0.
02
#1120000
1"
1.
12
17
06
#1280000
0"
0.
02
#1340000
1!
10
13
#1440000
1"
1.
12
18
07
11
1$
#1500000
0!
00
03
#1600000
0"
0.
02
#1760000
1"
1.
12
08
05
01
0$
#1920000
0"
0.
02
#2000000
