PPA Report for duty_cycle_clock
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 18
FF Count: 9
IO Count: 19
Cell Count: 100

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 254.71 MHz
Reg-to-Reg Critical Path Delay: 3.226 ns

POWER METRICS:
-------------
Total Power Consumption: 0.900 W
