# FFT-16-point
RTL implementation of a 16-point FFT in Verilog using pipelined architecture. Designed for FPGA deployment with optimized butterfly units and twiddle factor management. Supports fixed-point arithmetic and verified through simulation testbenches.

Data Flow Graph:
[Butterfly Diagram DIF]
<img width="1043" height="1165" alt="image" src="https://github.com/user-attachments/assets/863b82be-cead-4a0e-8d41-2a4a571d06ea" />



MDC Architecture

<img width="2930" height="453" alt="image" src="https://github.com/user-attachments/assets/2700932d-0747-4c35-adfa-bfd96f66cbc8" />

Butterfly Structure

<img width="701" height="531" alt="image" src="https://github.com/user-attachments/assets/4d1ca7a4-dbe8-4ad0-b919-8b838a430cd0" />
