// Seed: 3740750648
module module_0 #(
    parameter id_1 = 32'd43
);
  logic _id_1;
  wire id_2;
  struct packed {
    logic [-1 : 1 'b0] id_3;
    logic [-1 : id_1  &  -1] id_4;
    logic [1 'b0 : -1  ==  id_1] id_5;
  } id_6 = id_6;
  logic [id_1 : -1] id_7;
  assign id_6.id_4 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  inout reg id_1;
  assign id_1  = id_4 <-> id_3;
  assign id_11 = id_6;
  wire  id_15;
  logic id_16;
  assign id_16 = (id_6);
  always_comb #1 id_1 <= id_10;
  assign id_16 = -1'd0;
endmodule
