---
layout: default
title: 5.1 SoCè¨­è¨ˆå…¨ä½“ãƒ•ãƒ­ãƒ¼ã¨é–‹ç™ºè¦–ç‚¹
---

---

# 5.1 SoCè¨­è¨ˆå…¨ä½“ãƒ•ãƒ­ãƒ¼ã¨é–‹ç™ºè¦–ç‚¹  
**5.1 Overview of SoC Design Flow and Development Perspective**

---

SoCï¼ˆSystem on Chipï¼‰ã¯ã€**è¤‡æ•°ã®æ©Ÿèƒ½ã‚’å˜ä¸€ãƒãƒƒãƒ—ã«çµ±åˆã—ãŸé«˜é›†ç©IC**ã§ã™ã€‚  
ãã®è¨­è¨ˆã«ã¯ã€**è«–ç†ãƒ»ç‰©ç†ãƒ»æ¤œè¨¼ãƒ»è£½é€ ã¾ã§ã®å¤šæ®µéšãƒ—ãƒ­ã‚»ã‚¹**ãŒå¿…è¦ã§ã™ã€‚

> SoC (System on Chip) integrates multiple functions into a single chip.  
> Its design involves **multiple phases** from logic and physical design to verification and manufacturing.

---

## ğŸ—ºï¸ SoCè¨­è¨ˆã®å…¨ä½“ãƒ•ãƒ­ãƒ¼ï¼ˆæ¦‚è¦å›³ï¼‰  
**ğŸ—ºï¸ SoC Design Flow (Process Diagram)**

```mermaid
graph TD
    %% ãƒãƒ¼ãƒ‰å®šç¾©ã¨ãƒ•ãƒ­ãƒ¼æ§‹é€ 
    A[ä»•æ§˜ç­–å®š<br>Specification] --> B[RTLè¨­è¨ˆ<br>RTL Design]
    B --> C[è«–ç†åˆæˆ<br>Logic Synthesis]
    C --> D[ã‚²ãƒ¼ãƒˆãƒãƒƒãƒˆãƒªã‚¹ãƒˆç”Ÿæˆ<br>Gate-level Netlist]
    D --> E[é…ç½®ãƒ»é…ç·š<br>Placement & Routing]
    E --> F[ã‚¿ã‚¤ãƒŸãƒ³ã‚°è§£æ<br>Static Timing Analysis]
    F --> G[æ¤œè¨¼<br>DRC, LVS, Simulation]
    G --> H[GDSå‡ºåŠ›<br>GDS Export]
    H --> I[ãƒã‚¹ã‚¯ç”Ÿæˆ<br>Mask Generation]
    I --> J[è£½é€ <br>Fabrication]

    %% è‰²åˆ†ã‘ã‚¹ã‚¿ã‚¤ãƒ«å®šç¾©
    classDef front_end fill:#D0F0FD,stroke:#2B7A78,stroke-width:1px;
    classDef back_end  fill:#FFDDC1,stroke:#D77A61,stroke-width:1px;
    classDef manuf     fill:#E0E0E0,stroke:#777,stroke-width:1px;

    %% ã‚¯ãƒ©ã‚¹é©ç”¨ï¼ˆåˆ†æ¥­æ§‹é€ ï¼‰
    class A,B,C,D front_end;
    class E,F,G,H back_end;
    class I,J manuf;
```

> å„ã‚¹ãƒ†ãƒƒãƒ—ã§EDAãƒ„ãƒ¼ãƒ«ã‚’æ´»ç”¨  
> EDA tools are used at each step

---

## ğŸ”§ å·¥ç¨‹åˆ¥ã®æ¦‚è¦ã¨é–¢ä¿‚æ€§  
**ğŸ”§ Flow Summary by Phase**

| å·¥ç¨‹ / Phase            | ç›®çš„ / Purpose                         | å‡ºåŠ› / Output              | ãƒ„ãƒ¼ãƒ«ä¾‹ / Example Tools           |
|-------------------------|----------------------------------------|-----------------------------|-------------------------------------|
| RTLè¨­è¨ˆ / RTL Design    | æ©Ÿèƒ½è¨˜è¿°ï¼ˆHDLã‚³ãƒ¼ãƒ‰ï¼‰ / Functional Coding | RTLã‚³ãƒ¼ãƒ‰ / HDL Files       | Verilog, SystemVerilog, Vivado     |
| è«–ç†åˆæˆ / Synthesis    | ã‚²ãƒ¼ãƒˆå¤‰æ› / Gate Mapping              | ãƒãƒƒãƒˆãƒªã‚¹ãƒˆ / Netlist      | Yosys, Design Compiler              |
| é…ç½®é…ç·š / P&R          | ç‰©ç†é…ç½® / Physical Placement          | ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆ / Layout         | OpenROAD, Innovus                   |
| ã‚¿ã‚¤ãƒŸãƒ³ã‚°è§£æ / STA    | é…å»¶æ¤œè¨¼ / Timing Verification         | STAãƒ¬ãƒãƒ¼ãƒˆ / STA Reports   | OpenSTA, PrimeTime                  |
| æ¤œè¨¼ / Verification     | DRC/LVSç­‰ã®æ•´åˆç¢ºèª / Physical Check  | DRC/LVSãƒ¬ãƒãƒ¼ãƒˆ / Reports   | Magic, Calibre                      |
| ãƒ†ã‚¹ãƒˆæŒ¿å…¥ / Test Insert| DFTæ§‹é€ è¿½åŠ  / DFT Implementation      | ãƒ†ã‚¹ãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³ / Test Vectors | Tessent, OpenDFT                  |
| GDSå‡ºåŠ› / GDS Export    | è£½é€ ãƒ‡ãƒ¼ã‚¿å‡ºåŠ› / Final Manufacturing Data | GDSIIãƒ•ã‚¡ã‚¤ãƒ« / GDSII File | KLayout, Klayout                    |

---

## ğŸ§  é–‹ç™ºè¦–ç‚¹ã®åˆ†æ¥­æ§‹é€   
**ğŸ§  Design Roles and Team Division**

| åŒºåˆ† / Area           | æ‹…å½“å†…å®¹ / Responsibility                                  |
|------------------------|------------------------------------------------------------|
| ğŸŸ¦ ãƒ•ãƒ­ãƒ³ãƒˆã‚¨ãƒ³ãƒ‰ / Front-end | RTLè¨˜è¿°ã€æ¤œè¨¼ã€åˆæˆã€DFTæ§‹é€ è¨­è¨ˆ / RTL, Verification, Synthesis, DFT |
| ğŸŸ¥ ãƒãƒƒã‚¯ã‚¨ãƒ³ãƒ‰ / Back-end   | é…ç½®é…ç·šã€STAã€DRC/LVSã€GDSç”Ÿæˆ / Layout, STA, Verification |
| ğŸŸ¨ æ¤œè¨¼ãƒ»ãƒ†ã‚¹ãƒˆ / Verification & Test | ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã€ãƒ‘ã‚¿ãƒ¼ãƒ³ç”Ÿæˆ / Simulation, Test Pattern Design |

> ğŸ“Œ åˆ†æ¥­ã‚’ç†è§£ã—ãŸä¸Šã§ã€**ä¸€è²«è¨­è¨ˆãƒ•ãƒ­ãƒ¼ã®ä½“é¨“çš„å­¦ç¿’**ãŒåŠ¹æœçš„ã§ã™ã€‚  
> ğŸ“Œ Experience-based learning across full flow is ideal after understanding team roles.

---

## ğŸ“ æ•™è‚²çš„è¦³ç‚¹ã§ã®å°å…¥ãƒã‚¤ãƒ³ãƒˆ  
**ğŸ“ Educational Entry Points**

| è¦³ç‚¹ / Perspective           | è§£èª¬ / Explanation                                                 |
|------------------------------|---------------------------------------------------------------------|
| ãƒ„ãƒ¼ãƒ«ã®å½¹å‰²ç†è§£ / Tool Roles | å„EDAãƒ„ãƒ¼ãƒ«ãŒè¨­è¨ˆãƒ»æ¤œè¨¼ãƒ»è£½é€ ã«ã©ã†é–¢ä¸ã™ã‚‹ã‹ã‚’ç†è§£               |
| ãƒ‡ãƒ¼ã‚¿ãƒ•ãƒ­ãƒ¼ã®æŠŠæ¡ / Data Flow | RTL â†’ Netlist â†’ Layout â†’ GDS ã®ãƒ‡ãƒ¼ã‚¿é·ç§»ã‚’æ¼”ç¿’ã§ä½“æ„Ÿ               |
| åˆ†æ¥­ã¨é€£æº / Team Collaboration | ãƒ•ã‚§ãƒ¼ã‚ºé–“ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹ï¼ˆSTAã‚„DFTï¼‰ã‚’æ„è­˜ã—ãŸçµ±åˆè¨­è¨ˆæ¼”ç¿’ãŒåŠ¹æœçš„ |

---

## ğŸ§­ æ¬¡ç¯€ã¸ã®æ¥ç¶š  
**ğŸ§­ Lead-in to Next Section**

SoCè¨­è¨ˆã®å‡ºç™ºç‚¹ã¯ã€**æ¨™æº–ã‚»ãƒ«ãƒ©ã‚¤ãƒ–ãƒ©ãƒªï¼ˆStandard Cell Libraryï¼‰**ã®ç†è§£ã‹ã‚‰å§‹ã¾ã‚Šã¾ã™ã€‚  
æ¬¡ç¯€ã§ã¯ã€**è«–ç†åˆæˆã¨ç‰©ç†è¨­è¨ˆã«ä¸å¯æ¬ ãªæ§‹æˆå˜ä½**ã§ã‚ã‚‹æ¨™æº–ã‚»ãƒ«ã®æ§‹é€ ã¨è¨­è¨ˆæ³•ã‚’æ‰±ã„ã¾ã™ã€‚

ğŸ‘‰ [**5.2 æ¨™æº–ã‚»ãƒ«ã¨ã‚»ãƒ«ãƒ™ãƒ¼ã‚¹è¨­è¨ˆï½œStandard Cell-Based Design**](5.2_standard_cell_based_design.md)

---

[â† æˆ»ã‚‹ / Back to Chapter 5: SoC Design Flow Top](./README.md)
