
health_monitoring_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a5e8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000012d4  0800a778  0800a778  0001a778  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba4c  0800ba4c  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800ba4c  0800ba4c  0001ba4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ba54  0800ba54  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba54  0800ba54  0001ba54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ba58  0800ba58  0001ba58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800ba5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000648  200001e8  0800bc44  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000830  0800bc44  00020830  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020d8e  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004081  00000000  00000000  00040fa6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015f0  00000000  00000000  00045028  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001438  00000000  00000000  00046618  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cd61  00000000  00000000  00047a50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c7a0  00000000  00000000  000747b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000faed3  00000000  00000000  00090f51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018be24  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006dbc  00000000  00000000  0018be78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a760 	.word	0x0800a760

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800a760 	.word	0x0800a760

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96e 	b.w	8000f3c <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468c      	mov	ip, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f040 8083 	bne.w	8000d8e <__udivmoddi4+0x116>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d947      	bls.n	8000d1e <__udivmoddi4+0xa6>
 8000c8e:	fab2 f282 	clz	r2, r2
 8000c92:	b142      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	f1c2 0020 	rsb	r0, r2, #32
 8000c98:	fa24 f000 	lsr.w	r0, r4, r0
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	4097      	lsls	r7, r2
 8000ca0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbbc f6f8 	udiv	r6, ip, r8
 8000cb0:	fa1f fe87 	uxth.w	lr, r7
 8000cb4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cb8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cca:	f080 8119 	bcs.w	8000f00 <__udivmoddi4+0x288>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8116 	bls.w	8000f00 <__udivmoddi4+0x288>
 8000cd4:	3e02      	subs	r6, #2
 8000cd6:	443b      	add	r3, r7
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cec:	45a6      	cmp	lr, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	193c      	adds	r4, r7, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8105 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cfa:	45a6      	cmp	lr, r4
 8000cfc:	f240 8102 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000d00:	3802      	subs	r0, #2
 8000d02:	443c      	add	r4, r7
 8000d04:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d08:	eba4 040e 	sub.w	r4, r4, lr
 8000d0c:	2600      	movs	r6, #0
 8000d0e:	b11d      	cbz	r5, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c5 4300 	strd	r4, r3, [r5]
 8000d18:	4631      	mov	r1, r6
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	b902      	cbnz	r2, 8000d22 <__udivmoddi4+0xaa>
 8000d20:	deff      	udf	#255	; 0xff
 8000d22:	fab2 f282 	clz	r2, r2
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	d150      	bne.n	8000dcc <__udivmoddi4+0x154>
 8000d2a:	1bcb      	subs	r3, r1, r7
 8000d2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d30:	fa1f f887 	uxth.w	r8, r7
 8000d34:	2601      	movs	r6, #1
 8000d36:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d3a:	0c21      	lsrs	r1, r4, #16
 8000d3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d44:	fb08 f30c 	mul.w	r3, r8, ip
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000d4c:	1879      	adds	r1, r7, r1
 8000d4e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0xe2>
 8000d54:	428b      	cmp	r3, r1
 8000d56:	f200 80e9 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d5a:	4684      	mov	ip, r0
 8000d5c:	1ac9      	subs	r1, r1, r3
 8000d5e:	b2a3      	uxth	r3, r4
 8000d60:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d64:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d68:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d6c:	fb08 f800 	mul.w	r8, r8, r0
 8000d70:	45a0      	cmp	r8, r4
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x10c>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x10a>
 8000d7c:	45a0      	cmp	r8, r4
 8000d7e:	f200 80d9 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d82:	4618      	mov	r0, r3
 8000d84:	eba4 0408 	sub.w	r4, r4, r8
 8000d88:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d8c:	e7bf      	b.n	8000d0e <__udivmoddi4+0x96>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x12e>
 8000d92:	2d00      	cmp	r5, #0
 8000d94:	f000 80b1 	beq.w	8000efa <__udivmoddi4+0x282>
 8000d98:	2600      	movs	r6, #0
 8000d9a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9e:	4630      	mov	r0, r6
 8000da0:	4631      	mov	r1, r6
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f683 	clz	r6, r3
 8000daa:	2e00      	cmp	r6, #0
 8000dac:	d14a      	bne.n	8000e44 <__udivmoddi4+0x1cc>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0x140>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80b8 	bhi.w	8000f28 <__udivmoddi4+0x2b0>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0103 	sbc.w	r1, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	468c      	mov	ip, r1
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	d0a8      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000dc6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dca:	e7a5      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000dcc:	f1c2 0320 	rsb	r3, r2, #32
 8000dd0:	fa20 f603 	lsr.w	r6, r0, r3
 8000dd4:	4097      	lsls	r7, r2
 8000dd6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dda:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dde:	40d9      	lsrs	r1, r3
 8000de0:	4330      	orrs	r0, r6
 8000de2:	0c03      	lsrs	r3, r0, #16
 8000de4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000de8:	fa1f f887 	uxth.w	r8, r7
 8000dec:	fb0e 1116 	mls	r1, lr, r6, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb06 f108 	mul.w	r1, r6, r8
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dfe:	d909      	bls.n	8000e14 <__udivmoddi4+0x19c>
 8000e00:	18fb      	adds	r3, r7, r3
 8000e02:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e06:	f080 808d 	bcs.w	8000f24 <__udivmoddi4+0x2ac>
 8000e0a:	4299      	cmp	r1, r3
 8000e0c:	f240 808a 	bls.w	8000f24 <__udivmoddi4+0x2ac>
 8000e10:	3e02      	subs	r6, #2
 8000e12:	443b      	add	r3, r7
 8000e14:	1a5b      	subs	r3, r3, r1
 8000e16:	b281      	uxth	r1, r0
 8000e18:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e1c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e24:	fb00 f308 	mul.w	r3, r0, r8
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x1c4>
 8000e2c:	1879      	adds	r1, r7, r1
 8000e2e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e32:	d273      	bcs.n	8000f1c <__udivmoddi4+0x2a4>
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d971      	bls.n	8000f1c <__udivmoddi4+0x2a4>
 8000e38:	3802      	subs	r0, #2
 8000e3a:	4439      	add	r1, r7
 8000e3c:	1acb      	subs	r3, r1, r3
 8000e3e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e42:	e778      	b.n	8000d36 <__udivmoddi4+0xbe>
 8000e44:	f1c6 0c20 	rsb	ip, r6, #32
 8000e48:	fa03 f406 	lsl.w	r4, r3, r6
 8000e4c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e50:	431c      	orrs	r4, r3
 8000e52:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e56:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e5e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e62:	431f      	orrs	r7, r3
 8000e64:	0c3b      	lsrs	r3, r7, #16
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fa1f f884 	uxth.w	r8, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e76:	fb09 fa08 	mul.w	sl, r9, r8
 8000e7a:	458a      	cmp	sl, r1
 8000e7c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e80:	fa00 f306 	lsl.w	r3, r0, r6
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x220>
 8000e86:	1861      	adds	r1, r4, r1
 8000e88:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e8c:	d248      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000e8e:	458a      	cmp	sl, r1
 8000e90:	d946      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4421      	add	r1, r4
 8000e98:	eba1 010a 	sub.w	r1, r1, sl
 8000e9c:	b2bf      	uxth	r7, r7
 8000e9e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ea2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ea6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eaa:	fb00 f808 	mul.w	r8, r0, r8
 8000eae:	45b8      	cmp	r8, r7
 8000eb0:	d907      	bls.n	8000ec2 <__udivmoddi4+0x24a>
 8000eb2:	19e7      	adds	r7, r4, r7
 8000eb4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb8:	d22e      	bcs.n	8000f18 <__udivmoddi4+0x2a0>
 8000eba:	45b8      	cmp	r8, r7
 8000ebc:	d92c      	bls.n	8000f18 <__udivmoddi4+0x2a0>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4427      	add	r7, r4
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	eba7 0708 	sub.w	r7, r7, r8
 8000eca:	fba0 8902 	umull	r8, r9, r0, r2
 8000ece:	454f      	cmp	r7, r9
 8000ed0:	46c6      	mov	lr, r8
 8000ed2:	4649      	mov	r1, r9
 8000ed4:	d31a      	bcc.n	8000f0c <__udivmoddi4+0x294>
 8000ed6:	d017      	beq.n	8000f08 <__udivmoddi4+0x290>
 8000ed8:	b15d      	cbz	r5, 8000ef2 <__udivmoddi4+0x27a>
 8000eda:	ebb3 020e 	subs.w	r2, r3, lr
 8000ede:	eb67 0701 	sbc.w	r7, r7, r1
 8000ee2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ee6:	40f2      	lsrs	r2, r6
 8000ee8:	ea4c 0202 	orr.w	r2, ip, r2
 8000eec:	40f7      	lsrs	r7, r6
 8000eee:	e9c5 2700 	strd	r2, r7, [r5]
 8000ef2:	2600      	movs	r6, #0
 8000ef4:	4631      	mov	r1, r6
 8000ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000efa:	462e      	mov	r6, r5
 8000efc:	4628      	mov	r0, r5
 8000efe:	e70b      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f00:	4606      	mov	r6, r0
 8000f02:	e6e9      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f04:	4618      	mov	r0, r3
 8000f06:	e6fd      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f08:	4543      	cmp	r3, r8
 8000f0a:	d2e5      	bcs.n	8000ed8 <__udivmoddi4+0x260>
 8000f0c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f10:	eb69 0104 	sbc.w	r1, r9, r4
 8000f14:	3801      	subs	r0, #1
 8000f16:	e7df      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e7d2      	b.n	8000ec2 <__udivmoddi4+0x24a>
 8000f1c:	4660      	mov	r0, ip
 8000f1e:	e78d      	b.n	8000e3c <__udivmoddi4+0x1c4>
 8000f20:	4681      	mov	r9, r0
 8000f22:	e7b9      	b.n	8000e98 <__udivmoddi4+0x220>
 8000f24:	4666      	mov	r6, ip
 8000f26:	e775      	b.n	8000e14 <__udivmoddi4+0x19c>
 8000f28:	4630      	mov	r0, r6
 8000f2a:	e74a      	b.n	8000dc2 <__udivmoddi4+0x14a>
 8000f2c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f30:	4439      	add	r1, r7
 8000f32:	e713      	b.n	8000d5c <__udivmoddi4+0xe4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	443c      	add	r4, r7
 8000f38:	e724      	b.n	8000d84 <__udivmoddi4+0x10c>
 8000f3a:	bf00      	nop

08000f3c <__aeabi_idiv0>:
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop

08000f40 <_ZN21DFRobot_BloodOxygen_SC1Ev>:
    //   BAUT_RATE_38400 = 6,
    //   BAUT_RATE_57600 = 7,
    //   BAUT_RATE_115200 = 8
    // } ebautrate;

    DFRobot_BloodOxygen_S(void){};
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	4a04      	ldr	r2, [pc, #16]	; (8000f5c <_ZN21DFRobot_BloodOxygen_SC1Ev+0x1c>)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	601a      	str	r2, [r3, #0]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4618      	mov	r0, r3
 8000f52:	370c      	adds	r7, #12
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr
 8000f5c:	0800a8bc 	.word	0x0800a8bc

08000f60 <_ZN21DFRobot_BloodOxygen_S16getHeartbeatSPO2Ev>:
  crc = ((crc & 0x00FF) << 8) | ((crc & 0xFF00) >> 8);
  return crc;
}

void DFRobot_BloodOxygen_S::getHeartbeatSPO2(void)
{
 8000f60:	b590      	push	{r4, r7, lr}
 8000f62:	b087      	sub	sp, #28
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  uint8_t SPO2Valid;
  int8_t HeartbeatValid;
  uint8_t rbuf[8];
  readReg(0x0C ,rbuf, 8);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	3304      	adds	r3, #4
 8000f6e:	681c      	ldr	r4, [r3, #0]
 8000f70:	f107 0208 	add.w	r2, r7, #8
 8000f74:	2308      	movs	r3, #8
 8000f76:	210c      	movs	r1, #12
 8000f78:	6878      	ldr	r0, [r7, #4]
 8000f7a:	47a0      	blx	r4
  static uint8_t heartbeat_count;
  uint32_t SPO2_all_val=0;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	617b      	str	r3, [r7, #20]
  uint32_t heartbeat_all_val=0;
 8000f80:	2300      	movs	r3, #0
 8000f82:	613b      	str	r3, [r7, #16]
  _sHeartbeatSPO2.SPO2 = rbuf[0];
 8000f84:	7a3b      	ldrb	r3, [r7, #8]
 8000f86:	461a      	mov	r2, r3
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	605a      	str	r2, [r3, #4]
  if(_sHeartbeatSPO2.SPO2 == 0)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d103      	bne.n	8000f9c <_ZN21DFRobot_BloodOxygen_S16getHeartbeatSPO2Ev+0x3c>
  {
    _sHeartbeatSPO2.SPO2 = -1;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	f04f 32ff 	mov.w	r2, #4294967295
 8000f9a:	605a      	str	r2, [r3, #4]
  }
  _sHeartbeatSPO2.Heartbeat = ((uint32_t)rbuf[2] << 24) | ((uint32_t)rbuf[3] << 16) | ((uint32_t)rbuf[4] << 8) | ((uint32_t)rbuf[5]);
 8000f9c:	7abb      	ldrb	r3, [r7, #10]
 8000f9e:	061a      	lsls	r2, r3, #24
 8000fa0:	7afb      	ldrb	r3, [r7, #11]
 8000fa2:	041b      	lsls	r3, r3, #16
 8000fa4:	431a      	orrs	r2, r3
 8000fa6:	7b3b      	ldrb	r3, [r7, #12]
 8000fa8:	021b      	lsls	r3, r3, #8
 8000faa:	4313      	orrs	r3, r2
 8000fac:	7b7a      	ldrb	r2, [r7, #13]
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	461a      	mov	r2, r3
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	609a      	str	r2, [r3, #8]
  if (_sHeartbeatSPO2.Heartbeat == 0)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	689b      	ldr	r3, [r3, #8]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d103      	bne.n	8000fc6 <_ZN21DFRobot_BloodOxygen_S16getHeartbeatSPO2Ev+0x66>
  {
    _sHeartbeatSPO2.Heartbeat = -1;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	f04f 32ff 	mov.w	r2, #4294967295
 8000fc4:	609a      	str	r2, [r3, #8]
  }
}
 8000fc6:	bf00      	nop
 8000fc8:	371c      	adds	r7, #28
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd90      	pop	{r4, r7, pc}
	...

08000fd0 <_ZN21DFRobot_BloodOxygen_S16getTemperature_CEv>:

float DFRobot_BloodOxygen_S::getTemperature_C(void)
{
 8000fd0:	b5b0      	push	{r4, r5, r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  uint8_t temp_buf[2];
  readReg(0x14, temp_buf, 2);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	3304      	adds	r3, #4
 8000fde:	681c      	ldr	r4, [r3, #0]
 8000fe0:	f107 0208 	add.w	r2, r7, #8
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	2114      	movs	r1, #20
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	47a0      	blx	r4
  float Temperature = temp_buf[0] * 1.0 + temp_buf[1] / 100.0;
 8000fec:	7a3b      	ldrb	r3, [r7, #8]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff fa98 	bl	8000524 <__aeabi_i2d>
 8000ff4:	4604      	mov	r4, r0
 8000ff6:	460d      	mov	r5, r1
 8000ff8:	7a7b      	ldrb	r3, [r7, #9]
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f7ff fa92 	bl	8000524 <__aeabi_i2d>
 8001000:	f04f 0200 	mov.w	r2, #0
 8001004:	4b0c      	ldr	r3, [pc, #48]	; (8001038 <_ZN21DFRobot_BloodOxygen_S16getTemperature_CEv+0x68>)
 8001006:	f7ff fc21 	bl	800084c <__aeabi_ddiv>
 800100a:	4602      	mov	r2, r0
 800100c:	460b      	mov	r3, r1
 800100e:	4620      	mov	r0, r4
 8001010:	4629      	mov	r1, r5
 8001012:	f7ff f93b 	bl	800028c <__adddf3>
 8001016:	4602      	mov	r2, r0
 8001018:	460b      	mov	r3, r1
 800101a:	4610      	mov	r0, r2
 800101c:	4619      	mov	r1, r3
 800101e:	f7ff fdc3 	bl	8000ba8 <__aeabi_d2f>
 8001022:	4603      	mov	r3, r0
 8001024:	60fb      	str	r3, [r7, #12]
  return Temperature;
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	ee07 3a90 	vmov	s15, r3
}
 800102c:	eeb0 0a67 	vmov.f32	s0, s15
 8001030:	3710      	adds	r7, #16
 8001032:	46bd      	mov	sp, r7
 8001034:	bdb0      	pop	{r4, r5, r7, pc}
 8001036:	bf00      	nop
 8001038:	40590000 	.word	0x40590000

0800103c <_ZN21DFRobot_BloodOxygen_S18sensorStartCollectEv>:
//       break;
//   }
// }

void DFRobot_BloodOxygen_S::sensorStartCollect(void)
{
 800103c:	b590      	push	{r4, r7, lr}
 800103e:	b085      	sub	sp, #20
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  // uint8_t wbuf[3] = {0x20, 0x00, 0x01};
  uint8_t wbuf[2] = {0x00, 0x01};
 8001044:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001048:	81bb      	strh	r3, [r7, #12]
  writeReg(0x20, wbuf, 2);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	681c      	ldr	r4, [r3, #0]
 8001050:	f107 020c 	add.w	r2, r7, #12
 8001054:	2302      	movs	r3, #2
 8001056:	2120      	movs	r1, #32
 8001058:	6878      	ldr	r0, [r7, #4]
 800105a:	47a0      	blx	r4
}
 800105c:	bf00      	nop
 800105e:	3714      	adds	r7, #20
 8001060:	46bd      	mov	sp, r7
 8001062:	bd90      	pop	{r4, r7, pc}

08001064 <_ZN25DFRobot_BloodOxygen_S_I2CC1Eh>:
  uint8_t wbuf[2] = {0x00, 0x02};
  writeReg(0x20, wbuf, 2);
}

//I2C underlying communication
DFRobot_BloodOxygen_S_I2C::DFRobot_BloodOxygen_S_I2C(uint8_t addr) //(TwoWire *pWire, uint8_t addr)
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	460b      	mov	r3, r1
 800106e:	70fb      	strb	r3, [r7, #3]
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff ff64 	bl	8000f40 <_ZN21DFRobot_BloodOxygen_SC1Ev>
 8001078:	4a05      	ldr	r2, [pc, #20]	; (8001090 <_ZN25DFRobot_BloodOxygen_S_I2CC1Eh+0x2c>)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	601a      	str	r2, [r3, #0]
{
  // _pWire = pWire;
  this->_I2C_addr = addr;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	78fa      	ldrb	r2, [r7, #3]
 8001082:	731a      	strb	r2, [r3, #12]
}
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	4618      	mov	r0, r3
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	0800a8ac 	.word	0x0800a8ac

08001094 <_ZN25DFRobot_BloodOxygen_S_I2C8writeRegEtPhh>:
//     return false;
//   }
// }

void DFRobot_BloodOxygen_S_I2C::writeReg(uint16_t reg_addr, uint8_t *data_buf, uint8_t len) // (uint16_t reg_addr, uint8_t *data_buf, uint8_t len)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b088      	sub	sp, #32
 8001098:	af04      	add	r7, sp, #16
 800109a:	60f8      	str	r0, [r7, #12]
 800109c:	607a      	str	r2, [r7, #4]
 800109e:	461a      	mov	r2, r3
 80010a0:	460b      	mov	r3, r1
 80010a2:	817b      	strh	r3, [r7, #10]
 80010a4:	4613      	mov	r3, r2
 80010a6:	727b      	strb	r3, [r7, #9]
  // {
  //   _pWire->write(data_buf[i]);
  // }
  // _pWire->endTransmission();
  // HAL_I2C_Master_Transmit(&hi2c1, this->_I2C_addr << 1, data_buf, len, HAL_MAX_DELAY);
  HAL_I2C_Mem_Write(&hi2c1, this->_I2C_addr << 1, reg_addr, 1, data_buf, len, HAL_MAX_DELAY);
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	7b1b      	ldrb	r3, [r3, #12]
 80010ac:	b29b      	uxth	r3, r3
 80010ae:	005b      	lsls	r3, r3, #1
 80010b0:	b299      	uxth	r1, r3
 80010b2:	7a7b      	ldrb	r3, [r7, #9]
 80010b4:	b29b      	uxth	r3, r3
 80010b6:	897a      	ldrh	r2, [r7, #10]
 80010b8:	f04f 30ff 	mov.w	r0, #4294967295
 80010bc:	9002      	str	r0, [sp, #8]
 80010be:	9301      	str	r3, [sp, #4]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	9300      	str	r3, [sp, #0]
 80010c4:	2301      	movs	r3, #1
 80010c6:	4803      	ldr	r0, [pc, #12]	; (80010d4 <_ZN25DFRobot_BloodOxygen_S_I2C8writeRegEtPhh+0x40>)
 80010c8:	f003 fa28 	bl	800451c <HAL_I2C_Mem_Write>
}
 80010cc:	bf00      	nop
 80010ce:	3710      	adds	r7, #16
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	20000674 	.word	0x20000674

080010d8 <_ZN25DFRobot_BloodOxygen_S_I2C7readRegEtPhh>:

int16_t DFRobot_BloodOxygen_S_I2C::readReg(uint16_t reg_addr, uint8_t *data_buf, uint8_t len) // (uint16_t reg_addr, uint8_t *data_buf, uint8_t len)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b088      	sub	sp, #32
 80010dc:	af04      	add	r7, sp, #16
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	607a      	str	r2, [r7, #4]
 80010e2:	461a      	mov	r2, r3
 80010e4:	460b      	mov	r3, r1
 80010e6:	817b      	strh	r3, [r7, #10]
 80010e8:	4613      	mov	r3, r2
 80010ea:	727b      	strb	r3, [r7, #9]
  // {
  //   data_buf[i++] = _pWire->read();
  // }
  // return len;
  // HAL_I2C_Master_Receive(&hi2c1, (uint16_t)((this->_I2C_addr) << 1), data_buf, len, HAL_MAX_DELAY);
  HAL_I2C_Mem_Read(&hi2c1, this->_I2C_addr << 1, reg_addr, 1, data_buf, len, HAL_MAX_DELAY);
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	7b1b      	ldrb	r3, [r3, #12]
 80010f0:	b29b      	uxth	r3, r3
 80010f2:	005b      	lsls	r3, r3, #1
 80010f4:	b299      	uxth	r1, r3
 80010f6:	7a7b      	ldrb	r3, [r7, #9]
 80010f8:	b29b      	uxth	r3, r3
 80010fa:	897a      	ldrh	r2, [r7, #10]
 80010fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001100:	9002      	str	r0, [sp, #8]
 8001102:	9301      	str	r3, [sp, #4]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	9300      	str	r3, [sp, #0]
 8001108:	2301      	movs	r3, #1
 800110a:	4804      	ldr	r0, [pc, #16]	; (800111c <_ZN25DFRobot_BloodOxygen_S_I2C7readRegEtPhh+0x44>)
 800110c:	f003 fb1a 	bl	8004744 <HAL_I2C_Mem_Read>
}
 8001110:	bf00      	nop
 8001112:	4618      	mov	r0, r3
 8001114:	3710      	adds	r7, #16
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20000674 	.word	0x20000674

08001120 <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    /* chip id read try count */
    uint8_t try_count = 5;
 8001128:	2305      	movs	r3, #5
 800112a:	73bb      	strb	r3, [r7, #14]
    uint8_t chip_id = 0;
 800112c:	2300      	movs	r3, #0
 800112e:	737b      	strb	r3, [r7, #13]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8001130:	6878      	ldr	r0, [r7, #4]
 8001132:	f001 fa17 	bl	8002564 <null_ptr_check>
 8001136:	4603      	mov	r3, r0
 8001138:	73fb      	strb	r3, [r7, #15]

    /* Proceed if null check is fine */
    if (rslt == BME280_OK)
 800113a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d133      	bne.n	80011aa <bme280_init+0x8a>
    {
        while (try_count)
 8001142:	e028      	b.n	8001196 <bme280_init+0x76>
        {
            /* Read the chip-id of bme280 sensor */
            rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev);
 8001144:	f107 010d 	add.w	r1, r7, #13
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2201      	movs	r2, #1
 800114c:	20d0      	movs	r0, #208	; 0xd0
 800114e:	f000 f832 	bl	80011b6 <bme280_get_regs>
 8001152:	4603      	mov	r3, r0
 8001154:	73fb      	strb	r3, [r7, #15]

            /* Check for chip id validity */
            if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID))
 8001156:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d114      	bne.n	8001188 <bme280_init+0x68>
 800115e:	7b7b      	ldrb	r3, [r7, #13]
 8001160:	2b60      	cmp	r3, #96	; 0x60
 8001162:	d111      	bne.n	8001188 <bme280_init+0x68>
            {
                dev->chip_id = chip_id;
 8001164:	7b7a      	ldrb	r2, [r7, #13]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	701a      	strb	r2, [r3, #0]

                /* Reset the sensor */
                rslt = bme280_soft_reset(dev);
 800116a:	6878      	ldr	r0, [r7, #4]
 800116c:	f000 f978 	bl	8001460 <bme280_soft_reset>
 8001170:	4603      	mov	r3, r0
 8001172:	73fb      	strb	r3, [r7, #15]
                if (rslt == BME280_OK)
 8001174:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d110      	bne.n	800119e <bme280_init+0x7e>
                {
                    /* Read the calibration data */
                    rslt = get_calib_data(dev);
 800117c:	6878      	ldr	r0, [r7, #4]
 800117e:	f001 f867 	bl	8002250 <get_calib_data>
 8001182:	4603      	mov	r3, r0
 8001184:	73fb      	strb	r3, [r7, #15]
                }
                break;
 8001186:	e00a      	b.n	800119e <bme280_init+0x7e>
            }

            /* Wait for 1 ms */
            dev->delay_ms(1);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	2001      	movs	r0, #1
 800118e:	4798      	blx	r3
            --try_count;
 8001190:	7bbb      	ldrb	r3, [r7, #14]
 8001192:	3b01      	subs	r3, #1
 8001194:	73bb      	strb	r3, [r7, #14]
        while (try_count)
 8001196:	7bbb      	ldrb	r3, [r7, #14]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d1d3      	bne.n	8001144 <bme280_init+0x24>
 800119c:	e000      	b.n	80011a0 <bme280_init+0x80>
                break;
 800119e:	bf00      	nop
        }

        /* Chip id check failed */
        if (!try_count)
 80011a0:	7bbb      	ldrb	r3, [r7, #14]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d101      	bne.n	80011aa <bme280_init+0x8a>
        {
            rslt = BME280_E_DEV_NOT_FOUND;
 80011a6:	23fe      	movs	r3, #254	; 0xfe
 80011a8:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 80011aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, const struct bme280_dev *dev)
{
 80011b6:	b590      	push	{r4, r7, lr}
 80011b8:	b087      	sub	sp, #28
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	60b9      	str	r1, [r7, #8]
 80011be:	607b      	str	r3, [r7, #4]
 80011c0:	4603      	mov	r3, r0
 80011c2:	73fb      	strb	r3, [r7, #15]
 80011c4:	4613      	mov	r3, r2
 80011c6:	81bb      	strh	r3, [r7, #12]
    int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	f001 f9cb 	bl	8002564 <null_ptr_check>
 80011ce:	4603      	mov	r3, r0
 80011d0:	75fb      	strb	r3, [r7, #23]

    /* Proceed if null check is fine */
    if (rslt == BME280_OK)
 80011d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d117      	bne.n	800120a <bme280_get_regs+0x54>
    {
        /* If interface selected is SPI */
        if (dev->intf != BME280_I2C_INTF)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	789b      	ldrb	r3, [r3, #2]
 80011de:	2b01      	cmp	r3, #1
 80011e0:	d003      	beq.n	80011ea <bme280_get_regs+0x34>
        {
            reg_addr = reg_addr | 0x80;
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
 80011e4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80011e8:	73fb      	strb	r3, [r7, #15]
        }

        /* Read the data  */
        rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	685c      	ldr	r4, [r3, #4]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	7858      	ldrb	r0, [r3, #1]
 80011f2:	89bb      	ldrh	r3, [r7, #12]
 80011f4:	7bf9      	ldrb	r1, [r7, #15]
 80011f6:	68ba      	ldr	r2, [r7, #8]
 80011f8:	47a0      	blx	r4
 80011fa:	4603      	mov	r3, r0
 80011fc:	75fb      	strb	r3, [r7, #23]

        /* Check for communication error */
        if (rslt != BME280_OK)
 80011fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <bme280_get_regs+0x54>
        {
            rslt = BME280_E_COMM_FAIL;
 8001206:	23fc      	movs	r3, #252	; 0xfc
 8001208:	75fb      	strb	r3, [r7, #23]
        }
    }

    return rslt;
 800120a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800120e:	4618      	mov	r0, r3
 8001210:	371c      	adds	r7, #28
 8001212:	46bd      	mov	sp, r7
 8001214:	bd90      	pop	{r4, r7, pc}

08001216 <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bme280_dev *dev)
{
 8001216:	b590      	push	{r4, r7, lr}
 8001218:	b08d      	sub	sp, #52	; 0x34
 800121a:	af00      	add	r7, sp, #0
 800121c:	60f8      	str	r0, [r7, #12]
 800121e:	60b9      	str	r1, [r7, #8]
 8001220:	603b      	str	r3, [r7, #0]
 8001222:	4613      	mov	r3, r2
 8001224:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

    if (len > 10)
 8001226:	79fb      	ldrb	r3, [r7, #7]
 8001228:	2b0a      	cmp	r3, #10
 800122a:	d901      	bls.n	8001230 <bme280_set_regs+0x1a>
    {
        len = 10;
 800122c:	230a      	movs	r3, #10
 800122e:	71fb      	strb	r3, [r7, #7]
    }
    uint16_t temp_len;
    uint8_t reg_addr_cnt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8001230:	6838      	ldr	r0, [r7, #0]
 8001232:	f001 f997 	bl	8002564 <null_ptr_check>
 8001236:	4603      	mov	r3, r0
 8001238:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check for arguments validity */
    if ((rslt == BME280_OK) && (reg_addr != NULL) && (reg_data != NULL))
 800123c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001240:	2b00      	cmp	r3, #0
 8001242:	d156      	bne.n	80012f2 <bme280_set_regs+0xdc>
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d053      	beq.n	80012f2 <bme280_set_regs+0xdc>
 800124a:	68bb      	ldr	r3, [r7, #8]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d050      	beq.n	80012f2 <bme280_set_regs+0xdc>
    {
        if (len != 0)
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d049      	beq.n	80012ea <bme280_set_regs+0xd4>
        {
            temp_buff[0] = reg_data[0];
 8001256:	68bb      	ldr	r3, [r7, #8]
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	753b      	strb	r3, [r7, #20]

            /* If interface selected is SPI */
            if (dev->intf != BME280_I2C_INTF)
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	789b      	ldrb	r3, [r3, #2]
 8001260:	2b01      	cmp	r3, #1
 8001262:	d01a      	beq.n	800129a <bme280_set_regs+0x84>
            {
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001264:	2300      	movs	r3, #0
 8001266:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800126a:	e011      	b.n	8001290 <bme280_set_regs+0x7a>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 800126c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001270:	68fa      	ldr	r2, [r7, #12]
 8001272:	4413      	add	r3, r2
 8001274:	781a      	ldrb	r2, [r3, #0]
 8001276:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800127a:	68f9      	ldr	r1, [r7, #12]
 800127c:	440b      	add	r3, r1
 800127e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001282:	b2d2      	uxtb	r2, r2
 8001284:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001286:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800128a:	3301      	adds	r3, #1
 800128c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8001290:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8001294:	79fb      	ldrb	r3, [r7, #7]
 8001296:	429a      	cmp	r2, r3
 8001298:	d3e8      	bcc.n	800126c <bme280_set_regs+0x56>
                }
            }

            /* Burst write mode */
            if (len > 1)
 800129a:	79fb      	ldrb	r3, [r7, #7]
 800129c:	2b01      	cmp	r3, #1
 800129e:	d90d      	bls.n	80012bc <bme280_set_regs+0xa6>
            {
                /* Interleave register address w.r.t data for
                 * burst write
                 */
                interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 80012a0:	79fb      	ldrb	r3, [r7, #7]
 80012a2:	f107 0114 	add.w	r1, r7, #20
 80012a6:	68ba      	ldr	r2, [r7, #8]
 80012a8:	68f8      	ldr	r0, [r7, #12]
 80012aa:	f001 f816 	bl	80022da <interleave_reg_addr>
                temp_len = ((len * 2) - 1);
 80012ae:	79fb      	ldrb	r3, [r7, #7]
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	b29b      	uxth	r3, r3
 80012b6:	3b01      	subs	r3, #1
 80012b8:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80012ba:	e001      	b.n	80012c0 <bme280_set_regs+0xaa>
            }
            else
            {
                temp_len = len;
 80012bc:	79fb      	ldrb	r3, [r7, #7]
 80012be:	85bb      	strh	r3, [r7, #44]	; 0x2c
            }
            rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	689c      	ldr	r4, [r3, #8]
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	7858      	ldrb	r0, [r3, #1]
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	7819      	ldrb	r1, [r3, #0]
 80012cc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80012ce:	f107 0214 	add.w	r2, r7, #20
 80012d2:	47a0      	blx	r4
 80012d4:	4603      	mov	r3, r0
 80012d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            /* Check for communication error */
            if (rslt != BME280_OK)
 80012da:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d00b      	beq.n	80012fa <bme280_set_regs+0xe4>
            {
                rslt = BME280_E_COMM_FAIL;
 80012e2:	23fc      	movs	r3, #252	; 0xfc
 80012e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        if (len != 0)
 80012e8:	e007      	b.n	80012fa <bme280_set_regs+0xe4>
            }
        }
        else
        {
            rslt = BME280_E_INVALID_LEN;
 80012ea:	23fd      	movs	r3, #253	; 0xfd
 80012ec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        if (len != 0)
 80012f0:	e003      	b.n	80012fa <bme280_set_regs+0xe4>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 80012f2:	23ff      	movs	r3, #255	; 0xff
 80012f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80012f8:	e000      	b.n	80012fc <bme280_set_regs+0xe6>
        if (len != 0)
 80012fa:	bf00      	nop
    }

    return rslt;
 80012fc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001300:	4618      	mov	r0, r3
 8001302:	3734      	adds	r7, #52	; 0x34
 8001304:	46bd      	mov	sp, r7
 8001306:	bd90      	pop	{r4, r7, pc}

08001308 <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, const struct bme280_dev *dev)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	4603      	mov	r3, r0
 8001310:	6039      	str	r1, [r7, #0]
 8001312:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t sensor_mode;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8001314:	6838      	ldr	r0, [r7, #0]
 8001316:	f001 f925 	bl	8002564 <null_ptr_check>
 800131a:	4603      	mov	r3, r0
 800131c:	73fb      	strb	r3, [r7, #15]

    /* Proceed if null check is fine */
    if (rslt == BME280_OK)
 800131e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d13f      	bne.n	80013a6 <bme280_set_sensor_settings+0x9e>
    {
        rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 8001326:	f107 030e 	add.w	r3, r7, #14
 800132a:	6839      	ldr	r1, [r7, #0]
 800132c:	4618      	mov	r0, r3
 800132e:	f000 f874 	bl	800141a <bme280_get_sensor_mode>
 8001332:	4603      	mov	r3, r0
 8001334:	73fb      	strb	r3, [r7, #15]
        if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 8001336:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d107      	bne.n	800134e <bme280_set_sensor_settings+0x46>
 800133e:	7bbb      	ldrb	r3, [r7, #14]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d004      	beq.n	800134e <bme280_set_sensor_settings+0x46>
        {
            rslt = put_device_to_sleep(dev);
 8001344:	6838      	ldr	r0, [r7, #0]
 8001346:	f000 fb74 	bl	8001a32 <put_device_to_sleep>
 800134a:	4603      	mov	r3, r0
 800134c:	73fb      	strb	r3, [r7, #15]
        }
        if (rslt == BME280_OK)
 800134e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d127      	bne.n	80013a6 <bme280_set_sensor_settings+0x9e>
        {
            /* Check if user wants to change oversampling
             * settings
             */
            if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 8001356:	79fb      	ldrb	r3, [r7, #7]
 8001358:	4619      	mov	r1, r3
 800135a:	2007      	movs	r0, #7
 800135c:	f001 f8e6 	bl	800252c <are_settings_changed>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d009      	beq.n	800137a <bme280_set_sensor_settings+0x72>
            {
                rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800136c:	79fb      	ldrb	r3, [r7, #7]
 800136e:	683a      	ldr	r2, [r7, #0]
 8001370:	4618      	mov	r0, r3
 8001372:	f000 f9b0 	bl	80016d6 <set_osr_settings>
 8001376:	4603      	mov	r3, r0
 8001378:	73fb      	strb	r3, [r7, #15]
            }

            /* Check if user wants to change filter and/or
             * standby settings
             */
            if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 800137a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d111      	bne.n	80013a6 <bme280_set_sensor_settings+0x9e>
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	4619      	mov	r1, r3
 8001386:	2018      	movs	r0, #24
 8001388:	f001 f8d0 	bl	800252c <are_settings_changed>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d009      	beq.n	80013a6 <bme280_set_sensor_settings+0x9e>
            {
                rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	683a      	ldr	r2, [r7, #0]
 800139c:	4618      	mov	r0, r3
 800139e:	f000 fa37 	bl	8001810 <set_filter_standby_settings>
 80013a2:	4603      	mov	r3, r0
 80013a4:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 80013a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3710      	adds	r7, #16
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}

080013b2 <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 80013b2:	b580      	push	{r7, lr}
 80013b4:	b084      	sub	sp, #16
 80013b6:	af00      	add	r7, sp, #0
 80013b8:	4603      	mov	r3, r0
 80013ba:	6039      	str	r1, [r7, #0]
 80013bc:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t last_set_mode;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 80013be:	6838      	ldr	r0, [r7, #0]
 80013c0:	f001 f8d0 	bl	8002564 <null_ptr_check>
 80013c4:	4603      	mov	r3, r0
 80013c6:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME280_OK)
 80013c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d11e      	bne.n	800140e <bme280_set_sensor_mode+0x5c>
    {
        rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 80013d0:	f107 030e 	add.w	r3, r7, #14
 80013d4:	6839      	ldr	r1, [r7, #0]
 80013d6:	4618      	mov	r0, r3
 80013d8:	f000 f81f 	bl	800141a <bme280_get_sensor_mode>
 80013dc:	4603      	mov	r3, r0
 80013de:	73fb      	strb	r3, [r7, #15]

        /* If the sensor is not in sleep mode put the device to sleep
         * mode
         */
        if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 80013e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d107      	bne.n	80013f8 <bme280_set_sensor_mode+0x46>
 80013e8:	7bbb      	ldrb	r3, [r7, #14]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d004      	beq.n	80013f8 <bme280_set_sensor_mode+0x46>
        {
            rslt = put_device_to_sleep(dev);
 80013ee:	6838      	ldr	r0, [r7, #0]
 80013f0:	f000 fb1f 	bl	8001a32 <put_device_to_sleep>
 80013f4:	4603      	mov	r3, r0
 80013f6:	73fb      	strb	r3, [r7, #15]
        }

        /* Set the power mode */
        if (rslt == BME280_OK)
 80013f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d106      	bne.n	800140e <bme280_set_sensor_mode+0x5c>
        {
            rslt = write_power_mode(sensor_mode, dev);
 8001400:	79fb      	ldrb	r3, [r7, #7]
 8001402:	6839      	ldr	r1, [r7, #0]
 8001404:	4618      	mov	r0, r3
 8001406:	f000 fae1 	bl	80019cc <write_power_mode>
 800140a:	4603      	mov	r3, r0
 800140c:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 800140e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001412:	4618      	mov	r0, r3
 8001414:	3710      	adds	r7, #16
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}

0800141a <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, const struct bme280_dev *dev)
{
 800141a:	b580      	push	{r7, lr}
 800141c:	b084      	sub	sp, #16
 800141e:	af00      	add	r7, sp, #0
 8001420:	6078      	str	r0, [r7, #4]
 8001422:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8001424:	6838      	ldr	r0, [r7, #0]
 8001426:	f001 f89d 	bl	8002564 <null_ptr_check>
 800142a:	4603      	mov	r3, r0
 800142c:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME280_OK)
 800142e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d10e      	bne.n	8001454 <bme280_get_sensor_mode+0x3a>
    {
        /* Read the power mode register */
        rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	2201      	movs	r2, #1
 800143a:	6879      	ldr	r1, [r7, #4]
 800143c:	20f4      	movs	r0, #244	; 0xf4
 800143e:	f7ff feba 	bl	80011b6 <bme280_get_regs>
 8001442:	4603      	mov	r3, r0
 8001444:	73fb      	strb	r3, [r7, #15]

        /* Assign the power mode in the device structure */
        *sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	f003 0303 	and.w	r3, r3, #3
 800144e:	b2da      	uxtb	r2, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 8001454:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001458:	4618      	mov	r0, r3
 800145a:	3710      	adds	r7, #16
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}

08001460 <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(const struct bme280_dev *dev)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME280_RESET_ADDR;
 8001468:	23e0      	movs	r3, #224	; 0xe0
 800146a:	737b      	strb	r3, [r7, #13]
    uint8_t status_reg = 0;
 800146c:	2300      	movs	r3, #0
 800146e:	733b      	strb	r3, [r7, #12]
    uint8_t try_run = 5;
 8001470:	2305      	movs	r3, #5
 8001472:	73bb      	strb	r3, [r7, #14]

    /* 0xB6 is the soft reset command */
    uint8_t soft_rst_cmd = BME280_SOFT_RESET_COMMAND;
 8001474:	23b6      	movs	r3, #182	; 0xb6
 8001476:	72fb      	strb	r3, [r7, #11]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8001478:	6878      	ldr	r0, [r7, #4]
 800147a:	f001 f873 	bl	8002564 <null_ptr_check>
 800147e:	4603      	mov	r3, r0
 8001480:	73fb      	strb	r3, [r7, #15]

    /* Proceed if null check is fine */
    if (rslt == BME280_OK)
 8001482:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d12f      	bne.n	80014ea <bme280_soft_reset+0x8a>
    {
        /* Write the soft reset command in the sensor */
        rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 800148a:	f107 010b 	add.w	r1, r7, #11
 800148e:	f107 000d 	add.w	r0, r7, #13
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2201      	movs	r2, #1
 8001496:	f7ff febe 	bl	8001216 <bme280_set_regs>
 800149a:	4603      	mov	r3, r0
 800149c:	73fb      	strb	r3, [r7, #15]

        if (rslt == BME280_OK)
 800149e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d121      	bne.n	80014ea <bme280_soft_reset+0x8a>
        {
            /* If NVM not copied yet, Wait for NVM to copy */
            do
            {
                /* As per data sheet - Table 1, startup time is 2 ms. */
                dev->delay_ms(2);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	68db      	ldr	r3, [r3, #12]
 80014aa:	2002      	movs	r0, #2
 80014ac:	4798      	blx	r3
                rslt = bme280_get_regs(BME280_STATUS_REG_ADDR, &status_reg, 1, dev);
 80014ae:	f107 010c 	add.w	r1, r7, #12
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2201      	movs	r2, #1
 80014b6:	20f3      	movs	r0, #243	; 0xf3
 80014b8:	f7ff fe7d 	bl	80011b6 <bme280_get_regs>
 80014bc:	4603      	mov	r3, r0
 80014be:	73fb      	strb	r3, [r7, #15]
            } while ((rslt == BME280_OK) && (try_run--) && (status_reg & BME280_STATUS_IM_UPDATE));
 80014c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d109      	bne.n	80014dc <bme280_soft_reset+0x7c>
 80014c8:	7bbb      	ldrb	r3, [r7, #14]
 80014ca:	1e5a      	subs	r2, r3, #1
 80014cc:	73ba      	strb	r2, [r7, #14]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d004      	beq.n	80014dc <bme280_soft_reset+0x7c>
 80014d2:	7b3b      	ldrb	r3, [r7, #12]
 80014d4:	f003 0301 	and.w	r3, r3, #1
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d1e4      	bne.n	80014a6 <bme280_soft_reset+0x46>

            if (status_reg & BME280_STATUS_IM_UPDATE)
 80014dc:	7b3b      	ldrb	r3, [r7, #12]
 80014de:	f003 0301 	and.w	r3, r3, #1
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <bme280_soft_reset+0x8a>
            {
                rslt = BME280_E_NVM_COPY_FAILED;
 80014e6:	23fa      	movs	r3, #250	; 0xfa
 80014e8:	73fb      	strb	r3, [r7, #15]
            }

        }
    }

    return rslt;
 80014ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3710      	adds	r7, #16
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}

080014f6 <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 80014f6:	b580      	push	{r7, lr}
 80014f8:	b08a      	sub	sp, #40	; 0x28
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	4603      	mov	r3, r0
 80014fe:	60b9      	str	r1, [r7, #8]
 8001500:	607a      	str	r2, [r7, #4]
 8001502:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Array to store the pressure, temperature and humidity data read from
     * the sensor
     */
    uint8_t reg_data[BME280_P_T_H_DATA_LEN] = { 0 };
 8001504:	2300      	movs	r3, #0
 8001506:	61fb      	str	r3, [r7, #28]
 8001508:	2300      	movs	r3, #0
 800150a:	623b      	str	r3, [r7, #32]
    struct bme280_uncomp_data uncomp_data = { 0 };
 800150c:	f107 0310 	add.w	r3, r7, #16
 8001510:	2200      	movs	r2, #0
 8001512:	601a      	str	r2, [r3, #0]
 8001514:	605a      	str	r2, [r3, #4]
 8001516:	609a      	str	r2, [r3, #8]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	f001 f823 	bl	8002564 <null_ptr_check>
 800151e:	4603      	mov	r3, r0
 8001520:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if ((rslt == BME280_OK) && (comp_data != NULL))
 8001524:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001528:	2b00      	cmp	r3, #0
 800152a:	d124      	bne.n	8001576 <bme280_get_sensor_data+0x80>
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d021      	beq.n	8001576 <bme280_get_sensor_data+0x80>
    {
        /* Read the pressure and temperature data from the sensor */
        rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 8001532:	f107 011c 	add.w	r1, r7, #28
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2208      	movs	r2, #8
 800153a:	20f7      	movs	r0, #247	; 0xf7
 800153c:	f7ff fe3b 	bl	80011b6 <bme280_get_regs>
 8001540:	4603      	mov	r3, r0
 8001542:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (rslt == BME280_OK)
 8001546:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800154a:	2b00      	cmp	r3, #0
 800154c:	d116      	bne.n	800157c <bme280_get_sensor_data+0x86>
        {
            /* Parse the read data from the sensor */
            bme280_parse_sensor_data(reg_data, &uncomp_data);
 800154e:	f107 0210 	add.w	r2, r7, #16
 8001552:	f107 031c 	add.w	r3, r7, #28
 8001556:	4611      	mov	r1, r2
 8001558:	4618      	mov	r0, r3
 800155a:	f000 f815 	bl	8001588 <bme280_parse_sensor_data>

            /* Compensate the pressure and/or temperature and/or
             * humidity data from the sensor
             */
            rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	3310      	adds	r3, #16
 8001562:	f107 0110 	add.w	r1, r7, #16
 8001566:	7bf8      	ldrb	r0, [r7, #15]
 8001568:	68ba      	ldr	r2, [r7, #8]
 800156a:	f000 f853 	bl	8001614 <bme280_compensate_data>
 800156e:	4603      	mov	r3, r0
 8001570:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (rslt == BME280_OK)
 8001574:	e002      	b.n	800157c <bme280_get_sensor_data+0x86>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 8001576:	23ff      	movs	r3, #255	; 0xff
 8001578:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    return rslt;
 800157c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001580:	4618      	mov	r0, r3
 8001582:	3728      	adds	r7, #40	; 0x28
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}

08001588 <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 8001588:	b480      	push	{r7}
 800158a:	b087      	sub	sp, #28
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	031b      	lsls	r3, r3, #12
 8001598:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	3301      	adds	r3, #1
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	011b      	lsls	r3, r3, #4
 80015a2:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	3302      	adds	r3, #2
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	091b      	lsrs	r3, r3, #4
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 80015b0:	697a      	ldr	r2, [r7, #20]
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	431a      	orrs	r2, r3
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	431a      	orrs	r2, r3
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	601a      	str	r2, [r3, #0]

    /* Store the parsed register values for temperature data */
    data_msb = (uint32_t)reg_data[3] << 12;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	3303      	adds	r3, #3
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	031b      	lsls	r3, r3, #12
 80015c6:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[4] << 4;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	3304      	adds	r3, #4
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	011b      	lsls	r3, r3, #4
 80015d0:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[5] >> 4;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	3305      	adds	r3, #5
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	091b      	lsrs	r3, r3, #4
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 80015de:	697a      	ldr	r2, [r7, #20]
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	431a      	orrs	r2, r3
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	431a      	orrs	r2, r3
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_lsb = (uint32_t)reg_data[6] << 8;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	3306      	adds	r3, #6
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	021b      	lsls	r3, r3, #8
 80015f4:	613b      	str	r3, [r7, #16]
    data_msb = (uint32_t)reg_data[7];
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	3307      	adds	r3, #7
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	617b      	str	r3, [r7, #20]
    uncomp_data->humidity = data_msb | data_lsb;
 80015fe:	697a      	ldr	r2, [r7, #20]
 8001600:	693b      	ldr	r3, [r7, #16]
 8001602:	431a      	orrs	r2, r3
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	609a      	str	r2, [r3, #8]
}
 8001608:	bf00      	nop
 800160a:	371c      	adds	r7, #28
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr

08001614 <bme280_compensate_data>:
 */
int8_t bme280_compensate_data(uint8_t sensor_comp,
                              const struct bme280_uncomp_data *uncomp_data,
                              struct bme280_data *comp_data,
                              struct bme280_calib_data *calib_data)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af00      	add	r7, sp, #0
 800161a:	60b9      	str	r1, [r7, #8]
 800161c:	607a      	str	r2, [r7, #4]
 800161e:	603b      	str	r3, [r7, #0]
 8001620:	4603      	mov	r3, r0
 8001622:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BME280_OK;
 8001624:	2300      	movs	r3, #0
 8001626:	75fb      	strb	r3, [r7, #23]

    if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL))
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d04b      	beq.n	80016c6 <bme280_compensate_data+0xb2>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d048      	beq.n	80016c6 <bme280_compensate_data+0xb2>
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d045      	beq.n	80016c6 <bme280_compensate_data+0xb2>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 800163a:	6879      	ldr	r1, [r7, #4]
 800163c:	f04f 0200 	mov.w	r2, #0
 8001640:	f04f 0300 	mov.w	r3, #0
 8001644:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 8001648:	6879      	ldr	r1, [r7, #4]
 800164a:	f04f 0200 	mov.w	r2, #0
 800164e:	f04f 0300 	mov.w	r3, #0
 8001652:	e9c1 2300 	strd	r2, r3, [r1]
        comp_data->humidity = 0;
 8001656:	6879      	ldr	r1, [r7, #4]
 8001658:	f04f 0200 	mov.w	r2, #0
 800165c:	f04f 0300 	mov.w	r3, #0
 8001660:	e9c1 2304 	strd	r2, r3, [r1, #16]

        /* If pressure or temperature component is selected */
        if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM))
 8001664:	7bfb      	ldrb	r3, [r7, #15]
 8001666:	f003 0307 	and.w	r3, r3, #7
 800166a:	2b00      	cmp	r3, #0
 800166c:	d00a      	beq.n	8001684 <bme280_compensate_data+0x70>
        {
            /* Compensate the temperature data */
            comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 800166e:	6839      	ldr	r1, [r7, #0]
 8001670:	68b8      	ldr	r0, [r7, #8]
 8001672:	f000 fa2b 	bl	8001acc <compensate_temperature>
 8001676:	eeb0 7a40 	vmov.f32	s14, s0
 800167a:	eef0 7a60 	vmov.f32	s15, s1
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	ed83 7b02 	vstr	d7, [r3, #8]
        }
        if (sensor_comp & BME280_PRESS)
 8001684:	7bfb      	ldrb	r3, [r7, #15]
 8001686:	f003 0301 	and.w	r3, r3, #1
 800168a:	2b00      	cmp	r3, #0
 800168c:	d00a      	beq.n	80016a4 <bme280_compensate_data+0x90>
        {
            /* Compensate the pressure data */
            comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 800168e:	6839      	ldr	r1, [r7, #0]
 8001690:	68b8      	ldr	r0, [r7, #8]
 8001692:	f000 faed 	bl	8001c70 <compensate_pressure>
 8001696:	eeb0 7a40 	vmov.f32	s14, s0
 800169a:	eef0 7a60 	vmov.f32	s15, s1
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	ed83 7b00 	vstr	d7, [r3]
        }
        if (sensor_comp & BME280_HUM)
 80016a4:	7bfb      	ldrb	r3, [r7, #15]
 80016a6:	f003 0304 	and.w	r3, r3, #4
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d00d      	beq.n	80016ca <bme280_compensate_data+0xb6>
        {
            /* Compensate the humidity data */
            comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 80016ae:	6839      	ldr	r1, [r7, #0]
 80016b0:	68b8      	ldr	r0, [r7, #8]
 80016b2:	f000 fcad 	bl	8002010 <compensate_humidity>
 80016b6:	eeb0 7a40 	vmov.f32	s14, s0
 80016ba:	eef0 7a60 	vmov.f32	s15, s1
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	ed83 7b04 	vstr	d7, [r3, #16]
        if (sensor_comp & BME280_HUM)
 80016c4:	e001      	b.n	80016ca <bme280_compensate_data+0xb6>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 80016c6:	23ff      	movs	r3, #255	; 0xff
 80016c8:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80016ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3718      	adds	r7, #24
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}

080016d6 <set_osr_settings>:
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings,
                               const struct bme280_settings *settings,
                               const struct bme280_dev *dev)
{
 80016d6:	b580      	push	{r7, lr}
 80016d8:	b086      	sub	sp, #24
 80016da:	af00      	add	r7, sp, #0
 80016dc:	4603      	mov	r3, r0
 80016de:	60b9      	str	r1, [r7, #8]
 80016e0:	607a      	str	r2, [r7, #4]
 80016e2:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 80016e4:	2301      	movs	r3, #1
 80016e6:	75fb      	strb	r3, [r7, #23]

    if (desired_settings & BME280_OSR_HUM_SEL)
 80016e8:	7bfb      	ldrb	r3, [r7, #15]
 80016ea:	f003 0304 	and.w	r3, r3, #4
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d005      	beq.n	80016fe <set_osr_settings+0x28>
    {
        rslt = set_osr_humidity_settings(settings, dev);
 80016f2:	6879      	ldr	r1, [r7, #4]
 80016f4:	68b8      	ldr	r0, [r7, #8]
 80016f6:	f000 f815 	bl	8001724 <set_osr_humidity_settings>
 80016fa:	4603      	mov	r3, r0
 80016fc:	75fb      	strb	r3, [r7, #23]
    }
    if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 80016fe:	7bfb      	ldrb	r3, [r7, #15]
 8001700:	f003 0303 	and.w	r3, r3, #3
 8001704:	2b00      	cmp	r3, #0
 8001706:	d007      	beq.n	8001718 <set_osr_settings+0x42>
    {
        rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 8001708:	7bfb      	ldrb	r3, [r7, #15]
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	68b9      	ldr	r1, [r7, #8]
 800170e:	4618      	mov	r0, r3
 8001710:	f000 f842 	bl	8001798 <set_osr_press_temp_settings>
 8001714:	4603      	mov	r3, r0
 8001716:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001718:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800171c:	4618      	mov	r0, r3
 800171e:	3718      	adds	r7, #24
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}

08001724 <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b084      	sub	sp, #16
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
 800172c:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t ctrl_hum;
    uint8_t ctrl_meas;
    uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 800172e:	23f2      	movs	r3, #242	; 0xf2
 8001730:	733b      	strb	r3, [r7, #12]

    ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	789b      	ldrb	r3, [r3, #2]
 8001736:	f003 0307 	and.w	r3, r3, #7
 800173a:	b2db      	uxtb	r3, r3
 800173c:	73bb      	strb	r3, [r7, #14]

    /* Write the humidity control value in the register */
    rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 800173e:	f107 010e 	add.w	r1, r7, #14
 8001742:	f107 000c 	add.w	r0, r7, #12
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	2201      	movs	r2, #1
 800174a:	f7ff fd64 	bl	8001216 <bme280_set_regs>
 800174e:	4603      	mov	r3, r0
 8001750:	73fb      	strb	r3, [r7, #15]

    /* Humidity related changes will be only effective after a
     * write operation to ctrl_meas register
     */
    if (rslt == BME280_OK)
 8001752:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d118      	bne.n	800178c <set_osr_humidity_settings+0x68>
    {
        reg_addr = BME280_CTRL_MEAS_ADDR;
 800175a:	23f4      	movs	r3, #244	; 0xf4
 800175c:	733b      	strb	r3, [r7, #12]
        rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 800175e:	7b38      	ldrb	r0, [r7, #12]
 8001760:	f107 010d 	add.w	r1, r7, #13
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	2201      	movs	r2, #1
 8001768:	f7ff fd25 	bl	80011b6 <bme280_get_regs>
 800176c:	4603      	mov	r3, r0
 800176e:	73fb      	strb	r3, [r7, #15]
        if (rslt == BME280_OK)
 8001770:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d109      	bne.n	800178c <set_osr_humidity_settings+0x68>
        {
            rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 8001778:	f107 010d 	add.w	r1, r7, #13
 800177c:	f107 000c 	add.w	r0, r7, #12
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	2201      	movs	r2, #1
 8001784:	f7ff fd47 	bl	8001216 <bme280_set_regs>
 8001788:	4603      	mov	r3, r0
 800178a:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 800178c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001790:	4618      	mov	r0, r3
 8001792:	3710      	adds	r7, #16
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}

08001798 <set_osr_press_temp_settings>:
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings,
                                          const struct bme280_settings *settings,
                                          const struct bme280_dev *dev)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b086      	sub	sp, #24
 800179c:	af00      	add	r7, sp, #0
 800179e:	4603      	mov	r3, r0
 80017a0:	60b9      	str	r1, [r7, #8]
 80017a2:	607a      	str	r2, [r7, #4]
 80017a4:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 80017a6:	23f4      	movs	r3, #244	; 0xf4
 80017a8:	75bb      	strb	r3, [r7, #22]
    uint8_t reg_data;

    rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 80017aa:	7db8      	ldrb	r0, [r7, #22]
 80017ac:	f107 0115 	add.w	r1, r7, #21
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2201      	movs	r2, #1
 80017b4:	f7ff fcff 	bl	80011b6 <bme280_get_regs>
 80017b8:	4603      	mov	r3, r0
 80017ba:	75fb      	strb	r3, [r7, #23]
    if (rslt == BME280_OK)
 80017bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d11f      	bne.n	8001804 <set_osr_press_temp_settings+0x6c>
    {
        if (desired_settings & BME280_OSR_PRESS_SEL)
 80017c4:	7bfb      	ldrb	r3, [r7, #15]
 80017c6:	f003 0301 	and.w	r3, r3, #1
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d005      	beq.n	80017da <set_osr_press_temp_settings+0x42>
        {
            fill_osr_press_settings(&reg_data, settings);
 80017ce:	f107 0315 	add.w	r3, r7, #21
 80017d2:	68b9      	ldr	r1, [r7, #8]
 80017d4:	4618      	mov	r0, r3
 80017d6:	f000 f88e 	bl	80018f6 <fill_osr_press_settings>
        }
        if (desired_settings & BME280_OSR_TEMP_SEL)
 80017da:	7bfb      	ldrb	r3, [r7, #15]
 80017dc:	f003 0302 	and.w	r3, r3, #2
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d005      	beq.n	80017f0 <set_osr_press_temp_settings+0x58>
        {
            fill_osr_temp_settings(&reg_data, settings);
 80017e4:	f107 0315 	add.w	r3, r7, #21
 80017e8:	68b9      	ldr	r1, [r7, #8]
 80017ea:	4618      	mov	r0, r3
 80017ec:	f000 f8a0 	bl	8001930 <fill_osr_temp_settings>
        }

        /* Write the oversampling settings in the register */
        rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 80017f0:	f107 0115 	add.w	r1, r7, #21
 80017f4:	f107 0016 	add.w	r0, r7, #22
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2201      	movs	r2, #1
 80017fc:	f7ff fd0b 	bl	8001216 <bme280_set_regs>
 8001800:	4603      	mov	r3, r0
 8001802:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001804:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001808:	4618      	mov	r0, r3
 800180a:	3718      	adds	r7, #24
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}

08001810 <set_filter_standby_settings>:
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings,
                                          const struct bme280_settings *settings,
                                          const struct bme280_dev *dev)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b086      	sub	sp, #24
 8001814:	af00      	add	r7, sp, #0
 8001816:	4603      	mov	r3, r0
 8001818:	60b9      	str	r1, [r7, #8]
 800181a:	607a      	str	r2, [r7, #4]
 800181c:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t reg_addr = BME280_CONFIG_ADDR;
 800181e:	23f5      	movs	r3, #245	; 0xf5
 8001820:	75bb      	strb	r3, [r7, #22]
    uint8_t reg_data;

    rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 8001822:	7db8      	ldrb	r0, [r7, #22]
 8001824:	f107 0115 	add.w	r1, r7, #21
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2201      	movs	r2, #1
 800182c:	f7ff fcc3 	bl	80011b6 <bme280_get_regs>
 8001830:	4603      	mov	r3, r0
 8001832:	75fb      	strb	r3, [r7, #23]
    if (rslt == BME280_OK)
 8001834:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d11f      	bne.n	800187c <set_filter_standby_settings+0x6c>
    {
        if (desired_settings & BME280_FILTER_SEL)
 800183c:	7bfb      	ldrb	r3, [r7, #15]
 800183e:	f003 0308 	and.w	r3, r3, #8
 8001842:	2b00      	cmp	r3, #0
 8001844:	d005      	beq.n	8001852 <set_filter_standby_settings+0x42>
        {
            fill_filter_settings(&reg_data, settings);
 8001846:	f107 0315 	add.w	r3, r7, #21
 800184a:	68b9      	ldr	r1, [r7, #8]
 800184c:	4618      	mov	r0, r3
 800184e:	f000 f81b 	bl	8001888 <fill_filter_settings>
        }
        if (desired_settings & BME280_STANDBY_SEL)
 8001852:	7bfb      	ldrb	r3, [r7, #15]
 8001854:	f003 0310 	and.w	r3, r3, #16
 8001858:	2b00      	cmp	r3, #0
 800185a:	d005      	beq.n	8001868 <set_filter_standby_settings+0x58>
        {
            fill_standby_settings(&reg_data, settings);
 800185c:	f107 0315 	add.w	r3, r7, #21
 8001860:	68b9      	ldr	r1, [r7, #8]
 8001862:	4618      	mov	r0, r3
 8001864:	f000 f82d 	bl	80018c2 <fill_standby_settings>
        }

        /* Write the oversampling settings in the register */
        rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8001868:	f107 0115 	add.w	r1, r7, #21
 800186c:	f107 0016 	add.w	r0, r7, #22
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2201      	movs	r2, #1
 8001874:	f7ff fccf 	bl	8001216 <bme280_set_regs>
 8001878:	4603      	mov	r3, r0
 800187a:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800187c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001880:	4618      	mov	r0, r3
 8001882:	3718      	adds	r7, #24
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}

08001888 <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001888:	b480      	push	{r7}
 800188a:	b083      	sub	sp, #12
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	b25b      	sxtb	r3, r3
 8001898:	f023 031c 	bic.w	r3, r3, #28
 800189c:	b25a      	sxtb	r2, r3
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	78db      	ldrb	r3, [r3, #3]
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	b25b      	sxtb	r3, r3
 80018a6:	f003 031c 	and.w	r3, r3, #28
 80018aa:	b25b      	sxtb	r3, r3
 80018ac:	4313      	orrs	r3, r2
 80018ae:	b25b      	sxtb	r3, r3
 80018b0:	b2da      	uxtb	r2, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	701a      	strb	r2, [r3, #0]
}
 80018b6:	bf00      	nop
 80018b8:	370c      	adds	r7, #12
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr

080018c2 <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80018c2:	b480      	push	{r7}
 80018c4:	b083      	sub	sp, #12
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
 80018ca:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	b25b      	sxtb	r3, r3
 80018d2:	f003 031f 	and.w	r3, r3, #31
 80018d6:	b25a      	sxtb	r2, r3
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	791b      	ldrb	r3, [r3, #4]
 80018dc:	015b      	lsls	r3, r3, #5
 80018de:	b25b      	sxtb	r3, r3
 80018e0:	4313      	orrs	r3, r2
 80018e2:	b25b      	sxtb	r3, r3
 80018e4:	b2da      	uxtb	r2, r3
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	701a      	strb	r2, [r3, #0]
}
 80018ea:	bf00      	nop
 80018ec:	370c      	adds	r7, #12
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr

080018f6 <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80018f6:	b480      	push	{r7}
 80018f8:	b083      	sub	sp, #12
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
 80018fe:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	b25b      	sxtb	r3, r3
 8001906:	f023 031c 	bic.w	r3, r3, #28
 800190a:	b25a      	sxtb	r2, r3
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	b25b      	sxtb	r3, r3
 8001914:	f003 031c 	and.w	r3, r3, #28
 8001918:	b25b      	sxtb	r3, r3
 800191a:	4313      	orrs	r3, r2
 800191c:	b25b      	sxtb	r3, r3
 800191e:	b2da      	uxtb	r2, r3
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	701a      	strb	r2, [r3, #0]
}
 8001924:	bf00      	nop
 8001926:	370c      	adds	r7, #12
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	b25b      	sxtb	r3, r3
 8001940:	f003 031f 	and.w	r3, r3, #31
 8001944:	b25a      	sxtb	r2, r3
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	785b      	ldrb	r3, [r3, #1]
 800194a:	015b      	lsls	r3, r3, #5
 800194c:	b25b      	sxtb	r3, r3
 800194e:	4313      	orrs	r3, r2
 8001950:	b25b      	sxtb	r3, r3
 8001952:	b2da      	uxtb	r2, r3
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	701a      	strb	r2, [r3, #0]
}
 8001958:	bf00      	nop
 800195a:	370c      	adds	r7, #12
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr

08001964 <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	6039      	str	r1, [r7, #0]
    settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	f003 0307 	and.w	r3, r3, #7
 8001976:	b2da      	uxtb	r2, r3
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	709a      	strb	r2, [r3, #2]
    settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	3302      	adds	r3, #2
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	109b      	asrs	r3, r3, #2
 8001984:	b2db      	uxtb	r3, r3
 8001986:	f003 0307 	and.w	r3, r3, #7
 800198a:	b2da      	uxtb	r2, r3
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	701a      	strb	r2, [r3, #0]
    settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	3302      	adds	r3, #2
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	095b      	lsrs	r3, r3, #5
 8001998:	b2da      	uxtb	r2, r3
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	705a      	strb	r2, [r3, #1]
    settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	3303      	adds	r3, #3
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	109b      	asrs	r3, r3, #2
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	f003 0307 	and.w	r3, r3, #7
 80019ac:	b2da      	uxtb	r2, r3
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	70da      	strb	r2, [r3, #3]
    settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	3303      	adds	r3, #3
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	095b      	lsrs	r3, r3, #5
 80019ba:	b2da      	uxtb	r2, r3
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	711a      	strb	r2, [r3, #4]
}
 80019c0:	bf00      	nop
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr

080019cc <write_power_mode>:

/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	4603      	mov	r3, r0
 80019d4:	6039      	str	r1, [r7, #0]
 80019d6:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 80019d8:	23f4      	movs	r3, #244	; 0xf4
 80019da:	73bb      	strb	r3, [r7, #14]

    /* Variable to store the value read from power mode register */
    uint8_t sensor_mode_reg_val;

    /* Read the power mode register */
    rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 80019dc:	7bb8      	ldrb	r0, [r7, #14]
 80019de:	f107 010d 	add.w	r1, r7, #13
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	2201      	movs	r2, #1
 80019e6:	f7ff fbe6 	bl	80011b6 <bme280_get_regs>
 80019ea:	4603      	mov	r3, r0
 80019ec:	73fb      	strb	r3, [r7, #15]

    /* Set the power mode */
    if (rslt == BME280_OK)
 80019ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d117      	bne.n	8001a26 <write_power_mode+0x5a>
    {
        sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 80019f6:	7b7b      	ldrb	r3, [r7, #13]
 80019f8:	b25b      	sxtb	r3, r3
 80019fa:	f023 0303 	bic.w	r3, r3, #3
 80019fe:	b25a      	sxtb	r2, r3
 8001a00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a04:	f003 0303 	and.w	r3, r3, #3
 8001a08:	b25b      	sxtb	r3, r3
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	b25b      	sxtb	r3, r3
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	737b      	strb	r3, [r7, #13]

        /* Write the power mode in the register */
        rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 8001a12:	f107 010d 	add.w	r1, r7, #13
 8001a16:	f107 000e 	add.w	r0, r7, #14
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	f7ff fbfa 	bl	8001216 <bme280_set_regs>
 8001a22:	4603      	mov	r3, r0
 8001a24:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001a26:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3710      	adds	r7, #16
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(const struct bme280_dev *dev)
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b086      	sub	sp, #24
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_data[4];
    struct bme280_settings settings;

    rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 8001a3a:	f107 0110 	add.w	r1, r7, #16
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2204      	movs	r2, #4
 8001a42:	20f2      	movs	r0, #242	; 0xf2
 8001a44:	f7ff fbb7 	bl	80011b6 <bme280_get_regs>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	75fb      	strb	r3, [r7, #23]
    if (rslt == BME280_OK)
 8001a4c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d118      	bne.n	8001a86 <put_device_to_sleep+0x54>
    {
        parse_device_settings(reg_data, &settings);
 8001a54:	f107 0208 	add.w	r2, r7, #8
 8001a58:	f107 0310 	add.w	r3, r7, #16
 8001a5c:	4611      	mov	r1, r2
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7ff ff80 	bl	8001964 <parse_device_settings>
        rslt = bme280_soft_reset(dev);
 8001a64:	6878      	ldr	r0, [r7, #4]
 8001a66:	f7ff fcfb 	bl	8001460 <bme280_soft_reset>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	75fb      	strb	r3, [r7, #23]
        if (rslt == BME280_OK)
 8001a6e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d107      	bne.n	8001a86 <put_device_to_sleep+0x54>
        {
            rslt = reload_device_settings(&settings, dev);
 8001a76:	f107 0308 	add.w	r3, r7, #8
 8001a7a:	6879      	ldr	r1, [r7, #4]
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f000 f808 	bl	8001a92 <reload_device_settings>
 8001a82:	4603      	mov	r3, r0
 8001a84:	75fb      	strb	r3, [r7, #23]
        }
    }

    return rslt;
 8001a86:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	3718      	adds	r7, #24
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}

08001a92 <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b084      	sub	sp, #16
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6078      	str	r0, [r7, #4]
 8001a9a:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 8001a9c:	683a      	ldr	r2, [r7, #0]
 8001a9e:	6879      	ldr	r1, [r7, #4]
 8001aa0:	201f      	movs	r0, #31
 8001aa2:	f7ff fe18 	bl	80016d6 <set_osr_settings>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME280_OK)
 8001aaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d106      	bne.n	8001ac0 <reload_device_settings+0x2e>
    {
        rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 8001ab2:	683a      	ldr	r2, [r7, #0]
 8001ab4:	6879      	ldr	r1, [r7, #4]
 8001ab6:	201f      	movs	r0, #31
 8001ab8:	f7ff feaa 	bl	8001810 <set_filter_standby_settings>
 8001abc:	4603      	mov	r3, r0
 8001abe:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001ac0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3710      	adds	r7, #16
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}

08001acc <compensate_temperature>:
/*!
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in double data type.
 */
static double compensate_temperature(const struct bme280_uncomp_data *uncomp_data, struct bme280_calib_data *calib_data)
{
 8001acc:	b5b0      	push	{r4, r5, r7, lr}
 8001ace:	b08c      	sub	sp, #48	; 0x30
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
 8001ad4:	6039      	str	r1, [r7, #0]
    double var1;
    double var2;
    double temperature;
    double temperature_min = -40;
 8001ad6:	f04f 0200 	mov.w	r2, #0
 8001ada:	4b5f      	ldr	r3, [pc, #380]	; (8001c58 <compensate_temperature+0x18c>)
 8001adc:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double temperature_max = 85;
 8001ae0:	f04f 0200 	mov.w	r2, #0
 8001ae4:	4b5d      	ldr	r3, [pc, #372]	; (8001c5c <compensate_temperature+0x190>)
 8001ae6:	e9c7 2306 	strd	r2, r3, [r7, #24]

    var1 = ((double)uncomp_data->temperature) / 16384.0 - ((double)calib_data->dig_T1) / 1024.0;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7fe fd08 	bl	8000504 <__aeabi_ui2d>
 8001af4:	f04f 0200 	mov.w	r2, #0
 8001af8:	4b59      	ldr	r3, [pc, #356]	; (8001c60 <compensate_temperature+0x194>)
 8001afa:	f7fe fea7 	bl	800084c <__aeabi_ddiv>
 8001afe:	4602      	mov	r2, r0
 8001b00:	460b      	mov	r3, r1
 8001b02:	4614      	mov	r4, r2
 8001b04:	461d      	mov	r5, r3
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	881b      	ldrh	r3, [r3, #0]
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7fe fcfa 	bl	8000504 <__aeabi_ui2d>
 8001b10:	f04f 0200 	mov.w	r2, #0
 8001b14:	4b53      	ldr	r3, [pc, #332]	; (8001c64 <compensate_temperature+0x198>)
 8001b16:	f7fe fe99 	bl	800084c <__aeabi_ddiv>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	4620      	mov	r0, r4
 8001b20:	4629      	mov	r1, r5
 8001b22:	f7fe fbb1 	bl	8000288 <__aeabi_dsub>
 8001b26:	4602      	mov	r2, r0
 8001b28:	460b      	mov	r3, r1
 8001b2a:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var1 = var1 * ((double)calib_data->dig_T2);
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7fe fcf5 	bl	8000524 <__aeabi_i2d>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	460b      	mov	r3, r1
 8001b3e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b42:	f7fe fd59 	bl	80005f8 <__aeabi_dmul>
 8001b46:	4602      	mov	r2, r0
 8001b48:	460b      	mov	r3, r1
 8001b4a:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = (((double)uncomp_data->temperature) / 131072.0 - ((double)calib_data->dig_T1) / 8192.0);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7fe fcd6 	bl	8000504 <__aeabi_ui2d>
 8001b58:	f04f 0200 	mov.w	r2, #0
 8001b5c:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001b60:	f7fe fe74 	bl	800084c <__aeabi_ddiv>
 8001b64:	4602      	mov	r2, r0
 8001b66:	460b      	mov	r3, r1
 8001b68:	4614      	mov	r4, r2
 8001b6a:	461d      	mov	r5, r3
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	881b      	ldrh	r3, [r3, #0]
 8001b70:	4618      	mov	r0, r3
 8001b72:	f7fe fcc7 	bl	8000504 <__aeabi_ui2d>
 8001b76:	f04f 0200 	mov.w	r2, #0
 8001b7a:	4b3b      	ldr	r3, [pc, #236]	; (8001c68 <compensate_temperature+0x19c>)
 8001b7c:	f7fe fe66 	bl	800084c <__aeabi_ddiv>
 8001b80:	4602      	mov	r2, r0
 8001b82:	460b      	mov	r3, r1
 8001b84:	4620      	mov	r0, r4
 8001b86:	4629      	mov	r1, r5
 8001b88:	f7fe fb7e 	bl	8000288 <__aeabi_dsub>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	460b      	mov	r3, r1
 8001b90:	e9c7 2302 	strd	r2, r3, [r7, #8]
    var2 = (var2 * var2) * ((double)calib_data->dig_T3);
 8001b94:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001b98:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001b9c:	f7fe fd2c 	bl	80005f8 <__aeabi_dmul>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	460b      	mov	r3, r1
 8001ba4:	4614      	mov	r4, r2
 8001ba6:	461d      	mov	r5, r3
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7fe fcb8 	bl	8000524 <__aeabi_i2d>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	4620      	mov	r0, r4
 8001bba:	4629      	mov	r1, r5
 8001bbc:	f7fe fd1c 	bl	80005f8 <__aeabi_dmul>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	e9c7 2302 	strd	r2, r3, [r7, #8]
    calib_data->t_fine = (int32_t)(var1 + var2);
 8001bc8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001bcc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001bd0:	f7fe fb5c 	bl	800028c <__adddf3>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	460b      	mov	r3, r1
 8001bd8:	4610      	mov	r0, r2
 8001bda:	4619      	mov	r1, r3
 8001bdc:	f7fe ffbc 	bl	8000b58 <__aeabi_d2iz>
 8001be0:	4602      	mov	r2, r0
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	625a      	str	r2, [r3, #36]	; 0x24
    temperature = (var1 + var2) / 5120.0;
 8001be6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001bea:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001bee:	f7fe fb4d 	bl	800028c <__adddf3>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	460b      	mov	r3, r1
 8001bf6:	4610      	mov	r0, r2
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	f04f 0200 	mov.w	r2, #0
 8001bfe:	4b1b      	ldr	r3, [pc, #108]	; (8001c6c <compensate_temperature+0x1a0>)
 8001c00:	f7fe fe24 	bl	800084c <__aeabi_ddiv>
 8001c04:	4602      	mov	r2, r0
 8001c06:	460b      	mov	r3, r1
 8001c08:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    if (temperature < temperature_min)
 8001c0c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001c10:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001c14:	f7fe ff62 	bl	8000adc <__aeabi_dcmplt>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d004      	beq.n	8001c28 <compensate_temperature+0x15c>
    {
        temperature = temperature_min;
 8001c1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001c22:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001c26:	e00c      	b.n	8001c42 <compensate_temperature+0x176>
    }
    else if (temperature > temperature_max)
 8001c28:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c2c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001c30:	f7fe ff72 	bl	8000b18 <__aeabi_dcmpgt>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d003      	beq.n	8001c42 <compensate_temperature+0x176>
    {
        temperature = temperature_max;
 8001c3a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c3e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    }

    return temperature;
 8001c42:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001c46:	ec43 2b17 	vmov	d7, r2, r3
}
 8001c4a:	eeb0 0a47 	vmov.f32	s0, s14
 8001c4e:	eef0 0a67 	vmov.f32	s1, s15
 8001c52:	3730      	adds	r7, #48	; 0x30
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bdb0      	pop	{r4, r5, r7, pc}
 8001c58:	c0440000 	.word	0xc0440000
 8001c5c:	40554000 	.word	0x40554000
 8001c60:	40d00000 	.word	0x40d00000
 8001c64:	40900000 	.word	0x40900000
 8001c68:	40c00000 	.word	0x40c00000
 8001c6c:	40b40000 	.word	0x40b40000

08001c70 <compensate_pressure>:
 * @brief This internal API is used to compensate the raw pressure data and
 * return the compensated pressure data in double data type.
 */
static double compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
                                  const struct bme280_calib_data *calib_data)
{
 8001c70:	b5b0      	push	{r4, r5, r7, lr}
 8001c72:	b08e      	sub	sp, #56	; 0x38
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
 8001c78:	6039      	str	r1, [r7, #0]
    double var1;
    double var2;
    double var3;
    double pressure;
    double pressure_min = 30000.0;
 8001c7a:	a3d9      	add	r3, pc, #868	; (adr r3, 8001fe0 <compensate_pressure+0x370>)
 8001c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c80:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    double pressure_max = 110000.0;
 8001c84:	a3d8      	add	r3, pc, #864	; (adr r3, 8001fe8 <compensate_pressure+0x378>)
 8001c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c8a:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double)calib_data->t_fine / 2.0) - 64000.0;
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7fe fc46 	bl	8000524 <__aeabi_i2d>
 8001c98:	f04f 0200 	mov.w	r2, #0
 8001c9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ca0:	f7fe fdd4 	bl	800084c <__aeabi_ddiv>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	460b      	mov	r3, r1
 8001ca8:	4610      	mov	r0, r2
 8001caa:	4619      	mov	r1, r3
 8001cac:	f04f 0200 	mov.w	r2, #0
 8001cb0:	4bc1      	ldr	r3, [pc, #772]	; (8001fb8 <compensate_pressure+0x348>)
 8001cb2:	f7fe fae9 	bl	8000288 <__aeabi_dsub>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	460b      	mov	r3, r1
 8001cba:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 = var1 * var1 * ((double)calib_data->dig_P6) / 32768.0;
 8001cbe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001cc2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001cc6:	f7fe fc97 	bl	80005f8 <__aeabi_dmul>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	460b      	mov	r3, r1
 8001cce:	4614      	mov	r4, r2
 8001cd0:	461d      	mov	r5, r3
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7fe fc23 	bl	8000524 <__aeabi_i2d>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	460b      	mov	r3, r1
 8001ce2:	4620      	mov	r0, r4
 8001ce4:	4629      	mov	r1, r5
 8001ce6:	f7fe fc87 	bl	80005f8 <__aeabi_dmul>
 8001cea:	4602      	mov	r2, r0
 8001cec:	460b      	mov	r3, r1
 8001cee:	4610      	mov	r0, r2
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	f04f 0200 	mov.w	r2, #0
 8001cf6:	4bb1      	ldr	r3, [pc, #708]	; (8001fbc <compensate_pressure+0x34c>)
 8001cf8:	f7fe fda8 	bl	800084c <__aeabi_ddiv>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	460b      	mov	r3, r1
 8001d00:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = var2 + var1 * ((double)calib_data->dig_P5) * 2.0;
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7fe fc0a 	bl	8000524 <__aeabi_i2d>
 8001d10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d14:	f7fe fc70 	bl	80005f8 <__aeabi_dmul>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	4610      	mov	r0, r2
 8001d1e:	4619      	mov	r1, r3
 8001d20:	4602      	mov	r2, r0
 8001d22:	460b      	mov	r3, r1
 8001d24:	f7fe fab2 	bl	800028c <__adddf3>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	460b      	mov	r3, r1
 8001d2c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001d30:	f7fe faac 	bl	800028c <__adddf3>
 8001d34:	4602      	mov	r2, r0
 8001d36:	460b      	mov	r3, r1
 8001d38:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = (var2 / 4.0) + (((double)calib_data->dig_P4) * 65536.0);
 8001d3c:	f04f 0200 	mov.w	r2, #0
 8001d40:	4b9f      	ldr	r3, [pc, #636]	; (8001fc0 <compensate_pressure+0x350>)
 8001d42:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001d46:	f7fe fd81 	bl	800084c <__aeabi_ddiv>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	460b      	mov	r3, r1
 8001d4e:	4614      	mov	r4, r2
 8001d50:	461d      	mov	r5, r3
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f7fe fbe3 	bl	8000524 <__aeabi_i2d>
 8001d5e:	f04f 0200 	mov.w	r2, #0
 8001d62:	4b98      	ldr	r3, [pc, #608]	; (8001fc4 <compensate_pressure+0x354>)
 8001d64:	f7fe fc48 	bl	80005f8 <__aeabi_dmul>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	460b      	mov	r3, r1
 8001d6c:	4620      	mov	r0, r4
 8001d6e:	4629      	mov	r1, r5
 8001d70:	f7fe fa8c 	bl	800028c <__adddf3>
 8001d74:	4602      	mov	r2, r0
 8001d76:	460b      	mov	r3, r1
 8001d78:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var3 = ((double)calib_data->dig_P3) * var1 * var1 / 524288.0;
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7fe fbce 	bl	8000524 <__aeabi_i2d>
 8001d88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d8c:	f7fe fc34 	bl	80005f8 <__aeabi_dmul>
 8001d90:	4602      	mov	r2, r0
 8001d92:	460b      	mov	r3, r1
 8001d94:	4610      	mov	r0, r2
 8001d96:	4619      	mov	r1, r3
 8001d98:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d9c:	f7fe fc2c 	bl	80005f8 <__aeabi_dmul>
 8001da0:	4602      	mov	r2, r0
 8001da2:	460b      	mov	r3, r1
 8001da4:	4610      	mov	r0, r2
 8001da6:	4619      	mov	r1, r3
 8001da8:	f04f 0200 	mov.w	r2, #0
 8001dac:	4b86      	ldr	r3, [pc, #536]	; (8001fc8 <compensate_pressure+0x358>)
 8001dae:	f7fe fd4d 	bl	800084c <__aeabi_ddiv>
 8001db2:	4602      	mov	r2, r0
 8001db4:	460b      	mov	r3, r1
 8001db6:	e9c7 2302 	strd	r2, r3, [r7, #8]
    var1 = (var3 + ((double)calib_data->dig_P2) * var1) / 524288.0;
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7fe fbaf 	bl	8000524 <__aeabi_i2d>
 8001dc6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001dca:	f7fe fc15 	bl	80005f8 <__aeabi_dmul>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	4610      	mov	r0, r2
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001dda:	f7fe fa57 	bl	800028c <__adddf3>
 8001dde:	4602      	mov	r2, r0
 8001de0:	460b      	mov	r3, r1
 8001de2:	4610      	mov	r0, r2
 8001de4:	4619      	mov	r1, r3
 8001de6:	f04f 0200 	mov.w	r2, #0
 8001dea:	4b77      	ldr	r3, [pc, #476]	; (8001fc8 <compensate_pressure+0x358>)
 8001dec:	f7fe fd2e 	bl	800084c <__aeabi_ddiv>
 8001df0:	4602      	mov	r2, r0
 8001df2:	460b      	mov	r3, r1
 8001df4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var1 = (1.0 + var1 / 32768.0) * ((double)calib_data->dig_P1);
 8001df8:	f04f 0200 	mov.w	r2, #0
 8001dfc:	4b6f      	ldr	r3, [pc, #444]	; (8001fbc <compensate_pressure+0x34c>)
 8001dfe:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e02:	f7fe fd23 	bl	800084c <__aeabi_ddiv>
 8001e06:	4602      	mov	r2, r0
 8001e08:	460b      	mov	r3, r1
 8001e0a:	4610      	mov	r0, r2
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	f04f 0200 	mov.w	r2, #0
 8001e12:	4b6e      	ldr	r3, [pc, #440]	; (8001fcc <compensate_pressure+0x35c>)
 8001e14:	f7fe fa3a 	bl	800028c <__adddf3>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	460b      	mov	r3, r1
 8001e1c:	4614      	mov	r4, r2
 8001e1e:	461d      	mov	r5, r3
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	88db      	ldrh	r3, [r3, #6]
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7fe fb6d 	bl	8000504 <__aeabi_ui2d>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	4620      	mov	r0, r4
 8001e30:	4629      	mov	r1, r5
 8001e32:	f7fe fbe1 	bl	80005f8 <__aeabi_dmul>
 8001e36:	4602      	mov	r2, r0
 8001e38:	460b      	mov	r3, r1
 8001e3a:	e9c7 2306 	strd	r2, r3, [r7, #24]

    /* avoid exception caused by division by zero */
    if (var1)
 8001e3e:	f04f 0200 	mov.w	r2, #0
 8001e42:	f04f 0300 	mov.w	r3, #0
 8001e46:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e4a:	f7fe fe3d 	bl	8000ac8 <__aeabi_dcmpeq>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	f040 80cd 	bne.w	8001ff0 <compensate_pressure+0x380>
    {
        pressure = 1048576.0 - (double) uncomp_data->pressure;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f7fe fb52 	bl	8000504 <__aeabi_ui2d>
 8001e60:	4602      	mov	r2, r0
 8001e62:	460b      	mov	r3, r1
 8001e64:	f04f 0000 	mov.w	r0, #0
 8001e68:	4959      	ldr	r1, [pc, #356]	; (8001fd0 <compensate_pressure+0x360>)
 8001e6a:	f7fe fa0d 	bl	8000288 <__aeabi_dsub>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	460b      	mov	r3, r1
 8001e72:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001e76:	f04f 0200 	mov.w	r2, #0
 8001e7a:	4b56      	ldr	r3, [pc, #344]	; (8001fd4 <compensate_pressure+0x364>)
 8001e7c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001e80:	f7fe fce4 	bl	800084c <__aeabi_ddiv>
 8001e84:	4602      	mov	r2, r0
 8001e86:	460b      	mov	r3, r1
 8001e88:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001e8c:	f7fe f9fc 	bl	8000288 <__aeabi_dsub>
 8001e90:	4602      	mov	r2, r0
 8001e92:	460b      	mov	r3, r1
 8001e94:	4610      	mov	r0, r2
 8001e96:	4619      	mov	r1, r3
 8001e98:	a345      	add	r3, pc, #276	; (adr r3, 8001fb0 <compensate_pressure+0x340>)
 8001e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e9e:	f7fe fbab 	bl	80005f8 <__aeabi_dmul>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	4610      	mov	r0, r2
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001eae:	f7fe fccd 	bl	800084c <__aeabi_ddiv>
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	460b      	mov	r3, r1
 8001eb6:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
        var1 = ((double)calib_data->dig_P9) * pressure * pressure / 2147483648.0;
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f7fe fb2f 	bl	8000524 <__aeabi_i2d>
 8001ec6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001eca:	f7fe fb95 	bl	80005f8 <__aeabi_dmul>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	4610      	mov	r0, r2
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001eda:	f7fe fb8d 	bl	80005f8 <__aeabi_dmul>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	4610      	mov	r0, r2
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	f04f 0200 	mov.w	r2, #0
 8001eea:	4b3b      	ldr	r3, [pc, #236]	; (8001fd8 <compensate_pressure+0x368>)
 8001eec:	f7fe fcae 	bl	800084c <__aeabi_ddiv>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	460b      	mov	r3, r1
 8001ef4:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 = pressure * ((double)calib_data->dig_P8) / 32768.0;
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7fe fb10 	bl	8000524 <__aeabi_i2d>
 8001f04:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001f08:	f7fe fb76 	bl	80005f8 <__aeabi_dmul>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	460b      	mov	r3, r1
 8001f10:	4610      	mov	r0, r2
 8001f12:	4619      	mov	r1, r3
 8001f14:	f04f 0200 	mov.w	r2, #0
 8001f18:	4b28      	ldr	r3, [pc, #160]	; (8001fbc <compensate_pressure+0x34c>)
 8001f1a:	f7fe fc97 	bl	800084c <__aeabi_ddiv>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	460b      	mov	r3, r1
 8001f22:	e9c7 2304 	strd	r2, r3, [r7, #16]
        pressure = pressure + (var1 + var2 + ((double)calib_data->dig_P7)) / 16.0;
 8001f26:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001f2a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001f2e:	f7fe f9ad 	bl	800028c <__adddf3>
 8001f32:	4602      	mov	r2, r0
 8001f34:	460b      	mov	r3, r1
 8001f36:	4614      	mov	r4, r2
 8001f38:	461d      	mov	r5, r3
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001f40:	4618      	mov	r0, r3
 8001f42:	f7fe faef 	bl	8000524 <__aeabi_i2d>
 8001f46:	4602      	mov	r2, r0
 8001f48:	460b      	mov	r3, r1
 8001f4a:	4620      	mov	r0, r4
 8001f4c:	4629      	mov	r1, r5
 8001f4e:	f7fe f99d 	bl	800028c <__adddf3>
 8001f52:	4602      	mov	r2, r0
 8001f54:	460b      	mov	r3, r1
 8001f56:	4610      	mov	r0, r2
 8001f58:	4619      	mov	r1, r3
 8001f5a:	f04f 0200 	mov.w	r2, #0
 8001f5e:	4b1f      	ldr	r3, [pc, #124]	; (8001fdc <compensate_pressure+0x36c>)
 8001f60:	f7fe fc74 	bl	800084c <__aeabi_ddiv>
 8001f64:	4602      	mov	r2, r0
 8001f66:	460b      	mov	r3, r1
 8001f68:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001f6c:	f7fe f98e 	bl	800028c <__adddf3>
 8001f70:	4602      	mov	r2, r0
 8001f72:	460b      	mov	r3, r1
 8001f74:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
        if (pressure < pressure_min)
 8001f78:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001f7c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001f80:	f7fe fdac 	bl	8000adc <__aeabi_dcmplt>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d004      	beq.n	8001f94 <compensate_pressure+0x324>
        {
            pressure = pressure_min;
 8001f8a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001f8e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001f92:	e031      	b.n	8001ff8 <compensate_pressure+0x388>
        }
        else if (pressure > pressure_max)
 8001f94:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f98:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001f9c:	f7fe fdbc 	bl	8000b18 <__aeabi_dcmpgt>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d028      	beq.n	8001ff8 <compensate_pressure+0x388>
        {
            pressure = pressure_max;
 8001fa6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001faa:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001fae:	e023      	b.n	8001ff8 <compensate_pressure+0x388>
 8001fb0:	00000000 	.word	0x00000000
 8001fb4:	40b86a00 	.word	0x40b86a00
 8001fb8:	40ef4000 	.word	0x40ef4000
 8001fbc:	40e00000 	.word	0x40e00000
 8001fc0:	40100000 	.word	0x40100000
 8001fc4:	40f00000 	.word	0x40f00000
 8001fc8:	41200000 	.word	0x41200000
 8001fcc:	3ff00000 	.word	0x3ff00000
 8001fd0:	41300000 	.word	0x41300000
 8001fd4:	40b00000 	.word	0x40b00000
 8001fd8:	41e00000 	.word	0x41e00000
 8001fdc:	40300000 	.word	0x40300000
 8001fe0:	00000000 	.word	0x00000000
 8001fe4:	40dd4c00 	.word	0x40dd4c00
 8001fe8:	00000000 	.word	0x00000000
 8001fec:	40fadb00 	.word	0x40fadb00
        }
    }
    else /* Invalid case */
    {
        pressure = pressure_min;
 8001ff0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001ff4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    }

    return pressure;
 8001ff8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001ffc:	ec43 2b17 	vmov	d7, r2, r3
}
 8002000:	eeb0 0a47 	vmov.f32	s0, s14
 8002004:	eef0 0a67 	vmov.f32	s1, s15
 8002008:	3738      	adds	r7, #56	; 0x38
 800200a:	46bd      	mov	sp, r7
 800200c:	bdb0      	pop	{r4, r5, r7, pc}
 800200e:	bf00      	nop

08002010 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in double data type.
 */
static double compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
                                  const struct bme280_calib_data *calib_data)
{
 8002010:	b5b0      	push	{r4, r5, r7, lr}
 8002012:	b094      	sub	sp, #80	; 0x50
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
    double humidity;
    double humidity_min = 0.0;
 800201a:	f04f 0200 	mov.w	r2, #0
 800201e:	f04f 0300 	mov.w	r3, #0
 8002022:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    double humidity_max = 100.0;
 8002026:	f04f 0200 	mov.w	r2, #0
 800202a:	4b81      	ldr	r3, [pc, #516]	; (8002230 <compensate_humidity+0x220>)
 800202c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double var3;
    double var4;
    double var5;
    double var6;

    var1 = ((double)calib_data->t_fine) - 76800.0;
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002034:	4618      	mov	r0, r3
 8002036:	f7fe fa75 	bl	8000524 <__aeabi_i2d>
 800203a:	f04f 0200 	mov.w	r2, #0
 800203e:	4b7d      	ldr	r3, [pc, #500]	; (8002234 <compensate_humidity+0x224>)
 8002040:	f7fe f922 	bl	8000288 <__aeabi_dsub>
 8002044:	4602      	mov	r2, r0
 8002046:	460b      	mov	r3, r1
 8002048:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    var2 = (((double)calib_data->dig_H4) * 64.0 + (((double)calib_data->dig_H5) / 16384.0) * var1);
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8002052:	4618      	mov	r0, r3
 8002054:	f7fe fa66 	bl	8000524 <__aeabi_i2d>
 8002058:	f04f 0200 	mov.w	r2, #0
 800205c:	4b76      	ldr	r3, [pc, #472]	; (8002238 <compensate_humidity+0x228>)
 800205e:	f7fe facb 	bl	80005f8 <__aeabi_dmul>
 8002062:	4602      	mov	r2, r0
 8002064:	460b      	mov	r3, r1
 8002066:	4614      	mov	r4, r2
 8002068:	461d      	mov	r5, r3
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002070:	4618      	mov	r0, r3
 8002072:	f7fe fa57 	bl	8000524 <__aeabi_i2d>
 8002076:	f04f 0200 	mov.w	r2, #0
 800207a:	4b70      	ldr	r3, [pc, #448]	; (800223c <compensate_humidity+0x22c>)
 800207c:	f7fe fbe6 	bl	800084c <__aeabi_ddiv>
 8002080:	4602      	mov	r2, r0
 8002082:	460b      	mov	r3, r1
 8002084:	4610      	mov	r0, r2
 8002086:	4619      	mov	r1, r3
 8002088:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800208c:	f7fe fab4 	bl	80005f8 <__aeabi_dmul>
 8002090:	4602      	mov	r2, r0
 8002092:	460b      	mov	r3, r1
 8002094:	4620      	mov	r0, r4
 8002096:	4629      	mov	r1, r5
 8002098:	f7fe f8f8 	bl	800028c <__adddf3>
 800209c:	4602      	mov	r2, r0
 800209e:	460b      	mov	r3, r1
 80020a0:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    var3 = uncomp_data->humidity - var2;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	4618      	mov	r0, r3
 80020aa:	f7fe fa2b 	bl	8000504 <__aeabi_ui2d>
 80020ae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80020b2:	f7fe f8e9 	bl	8000288 <__aeabi_dsub>
 80020b6:	4602      	mov	r2, r0
 80020b8:	460b      	mov	r3, r1
 80020ba:	e9c7 2308 	strd	r2, r3, [r7, #32]
    var4 = ((double)calib_data->dig_H2) / 65536.0;
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7fe fa2d 	bl	8000524 <__aeabi_i2d>
 80020ca:	f04f 0200 	mov.w	r2, #0
 80020ce:	4b5c      	ldr	r3, [pc, #368]	; (8002240 <compensate_humidity+0x230>)
 80020d0:	f7fe fbbc 	bl	800084c <__aeabi_ddiv>
 80020d4:	4602      	mov	r2, r0
 80020d6:	460b      	mov	r3, r1
 80020d8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var5 = (1.0 + (((double)calib_data->dig_H3) / 67108864.0) * var1);
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	7f1b      	ldrb	r3, [r3, #28]
 80020e0:	4618      	mov	r0, r3
 80020e2:	f7fe fa0f 	bl	8000504 <__aeabi_ui2d>
 80020e6:	f04f 0200 	mov.w	r2, #0
 80020ea:	4b56      	ldr	r3, [pc, #344]	; (8002244 <compensate_humidity+0x234>)
 80020ec:	f7fe fbae 	bl	800084c <__aeabi_ddiv>
 80020f0:	4602      	mov	r2, r0
 80020f2:	460b      	mov	r3, r1
 80020f4:	4610      	mov	r0, r2
 80020f6:	4619      	mov	r1, r3
 80020f8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80020fc:	f7fe fa7c 	bl	80005f8 <__aeabi_dmul>
 8002100:	4602      	mov	r2, r0
 8002102:	460b      	mov	r3, r1
 8002104:	4610      	mov	r0, r2
 8002106:	4619      	mov	r1, r3
 8002108:	f04f 0200 	mov.w	r2, #0
 800210c:	4b4e      	ldr	r3, [pc, #312]	; (8002248 <compensate_humidity+0x238>)
 800210e:	f7fe f8bd 	bl	800028c <__adddf3>
 8002112:	4602      	mov	r2, r0
 8002114:	460b      	mov	r3, r1
 8002116:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var6 = 1.0 + (((double)calib_data->dig_H6) / 67108864.0) * var1 * var5;
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	f993 3022 	ldrsb.w	r3, [r3, #34]	; 0x22
 8002120:	4618      	mov	r0, r3
 8002122:	f7fe f9ff 	bl	8000524 <__aeabi_i2d>
 8002126:	f04f 0200 	mov.w	r2, #0
 800212a:	4b46      	ldr	r3, [pc, #280]	; (8002244 <compensate_humidity+0x234>)
 800212c:	f7fe fb8e 	bl	800084c <__aeabi_ddiv>
 8002130:	4602      	mov	r2, r0
 8002132:	460b      	mov	r3, r1
 8002134:	4610      	mov	r0, r2
 8002136:	4619      	mov	r1, r3
 8002138:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800213c:	f7fe fa5c 	bl	80005f8 <__aeabi_dmul>
 8002140:	4602      	mov	r2, r0
 8002142:	460b      	mov	r3, r1
 8002144:	4610      	mov	r0, r2
 8002146:	4619      	mov	r1, r3
 8002148:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800214c:	f7fe fa54 	bl	80005f8 <__aeabi_dmul>
 8002150:	4602      	mov	r2, r0
 8002152:	460b      	mov	r3, r1
 8002154:	4610      	mov	r0, r2
 8002156:	4619      	mov	r1, r3
 8002158:	f04f 0200 	mov.w	r2, #0
 800215c:	4b3a      	ldr	r3, [pc, #232]	; (8002248 <compensate_humidity+0x238>)
 800215e:	f7fe f895 	bl	800028c <__adddf3>
 8002162:	4602      	mov	r2, r0
 8002164:	460b      	mov	r3, r1
 8002166:	e9c7 2302 	strd	r2, r3, [r7, #8]
    var6 = var3 * var4 * (var5 * var6);
 800216a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800216e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002172:	f7fe fa41 	bl	80005f8 <__aeabi_dmul>
 8002176:	4602      	mov	r2, r0
 8002178:	460b      	mov	r3, r1
 800217a:	4614      	mov	r4, r2
 800217c:	461d      	mov	r5, r3
 800217e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002182:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002186:	f7fe fa37 	bl	80005f8 <__aeabi_dmul>
 800218a:	4602      	mov	r2, r0
 800218c:	460b      	mov	r3, r1
 800218e:	4620      	mov	r0, r4
 8002190:	4629      	mov	r1, r5
 8002192:	f7fe fa31 	bl	80005f8 <__aeabi_dmul>
 8002196:	4602      	mov	r2, r0
 8002198:	460b      	mov	r3, r1
 800219a:	e9c7 2302 	strd	r2, r3, [r7, #8]
    humidity = var6 * (1.0 - ((double)calib_data->dig_H1) * var6 / 524288.0);
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	7e1b      	ldrb	r3, [r3, #24]
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7fe f9ae 	bl	8000504 <__aeabi_ui2d>
 80021a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80021ac:	f7fe fa24 	bl	80005f8 <__aeabi_dmul>
 80021b0:	4602      	mov	r2, r0
 80021b2:	460b      	mov	r3, r1
 80021b4:	4610      	mov	r0, r2
 80021b6:	4619      	mov	r1, r3
 80021b8:	f04f 0200 	mov.w	r2, #0
 80021bc:	4b23      	ldr	r3, [pc, #140]	; (800224c <compensate_humidity+0x23c>)
 80021be:	f7fe fb45 	bl	800084c <__aeabi_ddiv>
 80021c2:	4602      	mov	r2, r0
 80021c4:	460b      	mov	r3, r1
 80021c6:	f04f 0000 	mov.w	r0, #0
 80021ca:	491f      	ldr	r1, [pc, #124]	; (8002248 <compensate_humidity+0x238>)
 80021cc:	f7fe f85c 	bl	8000288 <__aeabi_dsub>
 80021d0:	4602      	mov	r2, r0
 80021d2:	460b      	mov	r3, r1
 80021d4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80021d8:	f7fe fa0e 	bl	80005f8 <__aeabi_dmul>
 80021dc:	4602      	mov	r2, r0
 80021de:	460b      	mov	r3, r1
 80021e0:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    if (humidity > humidity_max)
 80021e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80021e8:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80021ec:	f7fe fc94 	bl	8000b18 <__aeabi_dcmpgt>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d004      	beq.n	8002200 <compensate_humidity+0x1f0>
    {
        humidity = humidity_max;
 80021f6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80021fa:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 80021fe:	e00c      	b.n	800221a <compensate_humidity+0x20a>
    }
    else if (humidity < humidity_min)
 8002200:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002204:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002208:	f7fe fc68 	bl	8000adc <__aeabi_dcmplt>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d003      	beq.n	800221a <compensate_humidity+0x20a>
    {
        humidity = humidity_min;
 8002212:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002216:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    }

    return humidity;
 800221a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800221e:	ec43 2b17 	vmov	d7, r2, r3
}
 8002222:	eeb0 0a47 	vmov.f32	s0, s14
 8002226:	eef0 0a67 	vmov.f32	s1, s15
 800222a:	3750      	adds	r7, #80	; 0x50
 800222c:	46bd      	mov	sp, r7
 800222e:	bdb0      	pop	{r4, r5, r7, pc}
 8002230:	40590000 	.word	0x40590000
 8002234:	40f2c000 	.word	0x40f2c000
 8002238:	40500000 	.word	0x40500000
 800223c:	40d00000 	.word	0x40d00000
 8002240:	40f00000 	.word	0x40f00000
 8002244:	41900000 	.word	0x41900000
 8002248:	3ff00000 	.word	0x3ff00000
 800224c:	41200000 	.word	0x41200000

08002250 <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b08a      	sub	sp, #40	; 0x28
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 8002258:	2388      	movs	r3, #136	; 0x88
 800225a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    /* Array to store calibration data */
    uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = { 0 };
 800225e:	2300      	movs	r3, #0
 8002260:	60fb      	str	r3, [r7, #12]
 8002262:	f107 0310 	add.w	r3, r7, #16
 8002266:	2200      	movs	r2, #0
 8002268:	601a      	str	r2, [r3, #0]
 800226a:	605a      	str	r2, [r3, #4]
 800226c:	609a      	str	r2, [r3, #8]
 800226e:	60da      	str	r2, [r3, #12]
 8002270:	611a      	str	r2, [r3, #16]
 8002272:	829a      	strh	r2, [r3, #20]

    /* Read the calibration data from the sensor */
    rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 8002274:	f107 010c 	add.w	r1, r7, #12
 8002278:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	221a      	movs	r2, #26
 8002280:	f7fe ff99 	bl	80011b6 <bme280_get_regs>
 8002284:	4603      	mov	r3, r0
 8002286:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (rslt == BME280_OK)
 800228a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800228e:	2b00      	cmp	r3, #0
 8002290:	d11d      	bne.n	80022ce <get_calib_data+0x7e>
    {
        /* Parse temperature and pressure calibration data and store
         * it in device structure
         */
        parse_temp_press_calib_data(calib_data, dev);
 8002292:	f107 030c 	add.w	r3, r7, #12
 8002296:	6879      	ldr	r1, [r7, #4]
 8002298:	4618      	mov	r0, r3
 800229a:	f000 f84a 	bl	8002332 <parse_temp_press_calib_data>
        reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 800229e:	23e1      	movs	r3, #225	; 0xe1
 80022a0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

        /* Read the humidity calibration data from the sensor */
        rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 80022a4:	f107 010c 	add.w	r1, r7, #12
 80022a8:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2207      	movs	r2, #7
 80022b0:	f7fe ff81 	bl	80011b6 <bme280_get_regs>
 80022b4:	4603      	mov	r3, r0
 80022b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (rslt == BME280_OK)
 80022ba:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d105      	bne.n	80022ce <get_calib_data+0x7e>
        {
            /* Parse humidity calibration data and store it in
             * device structure
             */
            parse_humidity_calib_data(calib_data, dev);
 80022c2:	f107 030c 	add.w	r3, r7, #12
 80022c6:	6879      	ldr	r1, [r7, #4]
 80022c8:	4618      	mov	r0, r3
 80022ca:	f000 f8e1 	bl	8002490 <parse_humidity_calib_data>
        }
    }

    return rslt;
 80022ce:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3728      	adds	r7, #40	; 0x28
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}

080022da <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 80022da:	b480      	push	{r7}
 80022dc:	b087      	sub	sp, #28
 80022de:	af00      	add	r7, sp, #0
 80022e0:	60f8      	str	r0, [r7, #12]
 80022e2:	60b9      	str	r1, [r7, #8]
 80022e4:	607a      	str	r2, [r7, #4]
 80022e6:	70fb      	strb	r3, [r7, #3]
    uint8_t index;

    for (index = 1; index < len; index++)
 80022e8:	2301      	movs	r3, #1
 80022ea:	75fb      	strb	r3, [r7, #23]
 80022ec:	e016      	b.n	800231c <interleave_reg_addr+0x42>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 80022ee:	7dfb      	ldrb	r3, [r7, #23]
 80022f0:	68fa      	ldr	r2, [r7, #12]
 80022f2:	441a      	add	r2, r3
 80022f4:	7dfb      	ldrb	r3, [r7, #23]
 80022f6:	005b      	lsls	r3, r3, #1
 80022f8:	3b01      	subs	r3, #1
 80022fa:	68b9      	ldr	r1, [r7, #8]
 80022fc:	440b      	add	r3, r1
 80022fe:	7812      	ldrb	r2, [r2, #0]
 8002300:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8002302:	7dfb      	ldrb	r3, [r7, #23]
 8002304:	687a      	ldr	r2, [r7, #4]
 8002306:	441a      	add	r2, r3
 8002308:	7dfb      	ldrb	r3, [r7, #23]
 800230a:	005b      	lsls	r3, r3, #1
 800230c:	4619      	mov	r1, r3
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	440b      	add	r3, r1
 8002312:	7812      	ldrb	r2, [r2, #0]
 8002314:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 8002316:	7dfb      	ldrb	r3, [r7, #23]
 8002318:	3301      	adds	r3, #1
 800231a:	75fb      	strb	r3, [r7, #23]
 800231c:	7dfa      	ldrb	r2, [r7, #23]
 800231e:	78fb      	ldrb	r3, [r7, #3]
 8002320:	429a      	cmp	r2, r3
 8002322:	d3e4      	bcc.n	80022ee <interleave_reg_addr+0x14>
    }
}
 8002324:	bf00      	nop
 8002326:	bf00      	nop
 8002328:	371c      	adds	r7, #28
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr

08002332 <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 8002332:	b480      	push	{r7}
 8002334:	b085      	sub	sp, #20
 8002336:	af00      	add	r7, sp, #0
 8002338:	6078      	str	r0, [r7, #4]
 800233a:	6039      	str	r1, [r7, #0]
    struct bme280_calib_data *calib_data = &dev->calib_data;
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	3310      	adds	r3, #16
 8002340:	60fb      	str	r3, [r7, #12]

    calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	3301      	adds	r3, #1
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	021b      	lsls	r3, r3, #8
 800234a:	b21a      	sxth	r2, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	b21b      	sxth	r3, r3
 8002352:	4313      	orrs	r3, r2
 8002354:	b21b      	sxth	r3, r3
 8002356:	b29a      	uxth	r2, r3
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	801a      	strh	r2, [r3, #0]
    calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	3303      	adds	r3, #3
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	021b      	lsls	r3, r3, #8
 8002364:	b21a      	sxth	r2, r3
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	3302      	adds	r3, #2
 800236a:	781b      	ldrb	r3, [r3, #0]
 800236c:	b21b      	sxth	r3, r3
 800236e:	4313      	orrs	r3, r2
 8002370:	b21a      	sxth	r2, r3
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	805a      	strh	r2, [r3, #2]
    calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	3305      	adds	r3, #5
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	021b      	lsls	r3, r3, #8
 800237e:	b21a      	sxth	r2, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	3304      	adds	r3, #4
 8002384:	781b      	ldrb	r3, [r3, #0]
 8002386:	b21b      	sxth	r3, r3
 8002388:	4313      	orrs	r3, r2
 800238a:	b21a      	sxth	r2, r3
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	809a      	strh	r2, [r3, #4]
    calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	3307      	adds	r3, #7
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	021b      	lsls	r3, r3, #8
 8002398:	b21a      	sxth	r2, r3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	3306      	adds	r3, #6
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	b21b      	sxth	r3, r3
 80023a2:	4313      	orrs	r3, r2
 80023a4:	b21b      	sxth	r3, r3
 80023a6:	b29a      	uxth	r2, r3
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	80da      	strh	r2, [r3, #6]
    calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	3309      	adds	r3, #9
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	021b      	lsls	r3, r3, #8
 80023b4:	b21a      	sxth	r2, r3
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	3308      	adds	r3, #8
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	b21b      	sxth	r3, r3
 80023be:	4313      	orrs	r3, r2
 80023c0:	b21a      	sxth	r2, r3
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	811a      	strh	r2, [r3, #8]
    calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	330b      	adds	r3, #11
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	021b      	lsls	r3, r3, #8
 80023ce:	b21a      	sxth	r2, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	330a      	adds	r3, #10
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	b21b      	sxth	r3, r3
 80023d8:	4313      	orrs	r3, r2
 80023da:	b21a      	sxth	r2, r3
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	815a      	strh	r2, [r3, #10]
    calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	330d      	adds	r3, #13
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	021b      	lsls	r3, r3, #8
 80023e8:	b21a      	sxth	r2, r3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	330c      	adds	r3, #12
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	b21b      	sxth	r3, r3
 80023f2:	4313      	orrs	r3, r2
 80023f4:	b21a      	sxth	r2, r3
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	819a      	strh	r2, [r3, #12]
    calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	330f      	adds	r3, #15
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	021b      	lsls	r3, r3, #8
 8002402:	b21a      	sxth	r2, r3
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	330e      	adds	r3, #14
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	b21b      	sxth	r3, r3
 800240c:	4313      	orrs	r3, r2
 800240e:	b21a      	sxth	r2, r3
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	81da      	strh	r2, [r3, #14]
    calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	3311      	adds	r3, #17
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	021b      	lsls	r3, r3, #8
 800241c:	b21a      	sxth	r2, r3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	3310      	adds	r3, #16
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	b21b      	sxth	r3, r3
 8002426:	4313      	orrs	r3, r2
 8002428:	b21a      	sxth	r2, r3
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	821a      	strh	r2, [r3, #16]
    calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	3313      	adds	r3, #19
 8002432:	781b      	ldrb	r3, [r3, #0]
 8002434:	021b      	lsls	r3, r3, #8
 8002436:	b21a      	sxth	r2, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	3312      	adds	r3, #18
 800243c:	781b      	ldrb	r3, [r3, #0]
 800243e:	b21b      	sxth	r3, r3
 8002440:	4313      	orrs	r3, r2
 8002442:	b21a      	sxth	r2, r3
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	825a      	strh	r2, [r3, #18]
    calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	3315      	adds	r3, #21
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	021b      	lsls	r3, r3, #8
 8002450:	b21a      	sxth	r2, r3
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	3314      	adds	r3, #20
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	b21b      	sxth	r3, r3
 800245a:	4313      	orrs	r3, r2
 800245c:	b21a      	sxth	r2, r3
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	829a      	strh	r2, [r3, #20]
    calib_data->dig_P9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	3317      	adds	r3, #23
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	021b      	lsls	r3, r3, #8
 800246a:	b21a      	sxth	r2, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	3316      	adds	r3, #22
 8002470:	781b      	ldrb	r3, [r3, #0]
 8002472:	b21b      	sxth	r3, r3
 8002474:	4313      	orrs	r3, r2
 8002476:	b21a      	sxth	r2, r3
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	82da      	strh	r2, [r3, #22]
    calib_data->dig_H1 = reg_data[25];
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	7e5a      	ldrb	r2, [r3, #25]
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	761a      	strb	r2, [r3, #24]
}
 8002484:	bf00      	nop
 8002486:	3714      	adds	r7, #20
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr

08002490 <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 8002490:	b480      	push	{r7}
 8002492:	b087      	sub	sp, #28
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	6039      	str	r1, [r7, #0]
    struct bme280_calib_data *calib_data = &dev->calib_data;
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	3310      	adds	r3, #16
 800249e:	617b      	str	r3, [r7, #20]
    int16_t dig_H4_lsb;
    int16_t dig_H4_msb;
    int16_t dig_H5_lsb;
    int16_t dig_H5_msb;

    calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	3301      	adds	r3, #1
 80024a4:	781b      	ldrb	r3, [r3, #0]
 80024a6:	021b      	lsls	r3, r3, #8
 80024a8:	b21a      	sxth	r2, r3
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	b21b      	sxth	r3, r3
 80024b0:	4313      	orrs	r3, r2
 80024b2:	b21a      	sxth	r2, r3
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	835a      	strh	r2, [r3, #26]
    calib_data->dig_H3 = reg_data[2];
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	789a      	ldrb	r2, [r3, #2]
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	771a      	strb	r2, [r3, #28]
    dig_H4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	3303      	adds	r3, #3
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	b25b      	sxtb	r3, r3
 80024c8:	b29b      	uxth	r3, r3
 80024ca:	011b      	lsls	r3, r3, #4
 80024cc:	b29b      	uxth	r3, r3
 80024ce:	827b      	strh	r3, [r7, #18]
    dig_H4_lsb = (int16_t)(reg_data[4] & 0x0F);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	3304      	adds	r3, #4
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	b21b      	sxth	r3, r3
 80024d8:	f003 030f 	and.w	r3, r3, #15
 80024dc:	823b      	strh	r3, [r7, #16]
    calib_data->dig_H4 = dig_H4_msb | dig_H4_lsb;
 80024de:	8a7a      	ldrh	r2, [r7, #18]
 80024e0:	8a3b      	ldrh	r3, [r7, #16]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	b21a      	sxth	r2, r3
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	83da      	strh	r2, [r3, #30]
    dig_H5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	3305      	adds	r3, #5
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	b25b      	sxtb	r3, r3
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	011b      	lsls	r3, r3, #4
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	81fb      	strh	r3, [r7, #14]
    dig_H5_lsb = (int16_t)(reg_data[4] >> 4);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	3304      	adds	r3, #4
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	091b      	lsrs	r3, r3, #4
 8002502:	b2db      	uxtb	r3, r3
 8002504:	81bb      	strh	r3, [r7, #12]
    calib_data->dig_H5 = dig_H5_msb | dig_H5_lsb;
 8002506:	89fa      	ldrh	r2, [r7, #14]
 8002508:	89bb      	ldrh	r3, [r7, #12]
 800250a:	4313      	orrs	r3, r2
 800250c:	b21a      	sxth	r2, r3
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	841a      	strh	r2, [r3, #32]
    calib_data->dig_H6 = (int8_t)reg_data[6];
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	3306      	adds	r3, #6
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	b25a      	sxtb	r2, r3
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 8002520:	bf00      	nop
 8002522:	371c      	adds	r7, #28
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr

0800252c <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 800252c:	b480      	push	{r7}
 800252e:	b085      	sub	sp, #20
 8002530:	af00      	add	r7, sp, #0
 8002532:	4603      	mov	r3, r0
 8002534:	460a      	mov	r2, r1
 8002536:	71fb      	strb	r3, [r7, #7]
 8002538:	4613      	mov	r3, r2
 800253a:	71bb      	strb	r3, [r7, #6]
    uint8_t settings_changed = FALSE;
 800253c:	2300      	movs	r3, #0
 800253e:	73fb      	strb	r3, [r7, #15]

    if (sub_settings & desired_settings)
 8002540:	79fa      	ldrb	r2, [r7, #7]
 8002542:	79bb      	ldrb	r3, [r7, #6]
 8002544:	4013      	ands	r3, r2
 8002546:	b2db      	uxtb	r3, r3
 8002548:	2b00      	cmp	r3, #0
 800254a:	d002      	beq.n	8002552 <are_settings_changed+0x26>
    {
        /* User wants to modify this particular settings */
        settings_changed = TRUE;
 800254c:	2301      	movs	r3, #1
 800254e:	73fb      	strb	r3, [r7, #15]
 8002550:	e001      	b.n	8002556 <are_settings_changed+0x2a>
    }
    else
    {
        /* User don't want to modify this particular settings */
        settings_changed = FALSE;
 8002552:	2300      	movs	r3, #0
 8002554:	73fb      	strb	r3, [r7, #15]
    }

    return settings_changed;
 8002556:	7bfb      	ldrb	r3, [r7, #15]
}
 8002558:	4618      	mov	r0, r3
 800255a:	3714      	adds	r7, #20
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr

08002564 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 8002564:	b480      	push	{r7}
 8002566:	b085      	sub	sp, #20
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL))
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d00b      	beq.n	800258a <null_ptr_check+0x26>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d007      	beq.n	800258a <null_ptr_check+0x26>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d003      	beq.n	800258a <null_ptr_check+0x26>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d102      	bne.n	8002590 <null_ptr_check+0x2c>
    {
        /* Device structure pointer is not valid */
        rslt = BME280_E_NULL_PTR;
 800258a:	23ff      	movs	r3, #255	; 0xff
 800258c:	73fb      	strb	r3, [r7, #15]
 800258e:	e001      	b.n	8002594 <null_ptr_check+0x30>
    }
    else
    {
        /* Device structure is fine */
        rslt = BME280_OK;
 8002590:	2300      	movs	r3, #0
 8002592:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002594:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002598:	4618      	mov	r0, r3
 800259a:	3714      	adds	r7, #20
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr

080025a4 <I2C_Read>:
 * If success function returns 0.
 *
 * @param
 */
int8_t I2C_Read(uint8_t dev_id, uint8_t reg_addr, uint8_t *reg_data, uint16_t length)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b088      	sub	sp, #32
 80025a8:	af04      	add	r7, sp, #16
 80025aa:	603a      	str	r2, [r7, #0]
 80025ac:	461a      	mov	r2, r3
 80025ae:	4603      	mov	r3, r0
 80025b0:	71fb      	strb	r3, [r7, #7]
 80025b2:	460b      	mov	r3, r1
 80025b4:	71bb      	strb	r3, [r7, #6]
 80025b6:	4613      	mov	r3, r2
 80025b8:	80bb      	strh	r3, [r7, #4]
	int8_t status = BME280_OK;
 80025ba:	2300      	movs	r3, #0
 80025bc:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Read(&hi2c1, dev_id, reg_addr, 1, reg_data, length, 100);
 80025be:	79fb      	ldrb	r3, [r7, #7]
 80025c0:	b299      	uxth	r1, r3
 80025c2:	79bb      	ldrb	r3, [r7, #6]
 80025c4:	b29a      	uxth	r2, r3
 80025c6:	2364      	movs	r3, #100	; 0x64
 80025c8:	9302      	str	r3, [sp, #8]
 80025ca:	88bb      	ldrh	r3, [r7, #4]
 80025cc:	9301      	str	r3, [sp, #4]
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	9300      	str	r3, [sp, #0]
 80025d2:	2301      	movs	r3, #1
 80025d4:	4804      	ldr	r0, [pc, #16]	; (80025e8 <I2C_Read+0x44>)
 80025d6:	f002 f8b5 	bl	8004744 <HAL_I2C_Mem_Read>
	return status;
 80025da:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3710      	adds	r7, #16
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	20000674 	.word	0x20000674

080025ec <I2C_Write>:

int8_t I2C_Write(uint8_t dev_id, uint8_t reg_addr, uint8_t *reg_data, uint16_t length)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b088      	sub	sp, #32
 80025f0:	af04      	add	r7, sp, #16
 80025f2:	603a      	str	r2, [r7, #0]
 80025f4:	461a      	mov	r2, r3
 80025f6:	4603      	mov	r3, r0
 80025f8:	71fb      	strb	r3, [r7, #7]
 80025fa:	460b      	mov	r3, r1
 80025fc:	71bb      	strb	r3, [r7, #6]
 80025fe:	4613      	mov	r3, r2
 8002600:	80bb      	strh	r3, [r7, #4]
	int8_t status = BME280_OK;
 8002602:	2300      	movs	r3, #0
 8002604:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, dev_id, reg_addr, 1, reg_data, length, 100);
 8002606:	79fb      	ldrb	r3, [r7, #7]
 8002608:	b299      	uxth	r1, r3
 800260a:	79bb      	ldrb	r3, [r7, #6]
 800260c:	b29a      	uxth	r2, r3
 800260e:	2364      	movs	r3, #100	; 0x64
 8002610:	9302      	str	r3, [sp, #8]
 8002612:	88bb      	ldrh	r3, [r7, #4]
 8002614:	9301      	str	r3, [sp, #4]
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	9300      	str	r3, [sp, #0]
 800261a:	2301      	movs	r3, #1
 800261c:	4804      	ldr	r0, [pc, #16]	; (8002630 <I2C_Write+0x44>)
 800261e:	f001 ff7d 	bl	800451c <HAL_I2C_Mem_Write>
	return status;
 8002622:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002626:	4618      	mov	r0, r3
 8002628:	3710      	adds	r7, #16
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	20000674 	.word	0x20000674

08002634 <BME280_Init>:

int8_t BME280_Init(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
	int8_t status = BME280_OK;
 800263a:	2300      	movs	r3, #0
 800263c:	71fb      	strb	r3, [r7, #7]
	uint8_t dev_settings;

	bme_dev.dev_id = (BME280_I2C_ADDR_PRIM<<1);
 800263e:	4b2a      	ldr	r3, [pc, #168]	; (80026e8 <BME280_Init+0xb4>)
 8002640:	22ec      	movs	r2, #236	; 0xec
 8002642:	705a      	strb	r2, [r3, #1]
	bme_dev.intf = BME280_I2C_INTF;
 8002644:	4b28      	ldr	r3, [pc, #160]	; (80026e8 <BME280_Init+0xb4>)
 8002646:	2201      	movs	r2, #1
 8002648:	709a      	strb	r2, [r3, #2]
	bme_dev.read = I2C_Read;
 800264a:	4b27      	ldr	r3, [pc, #156]	; (80026e8 <BME280_Init+0xb4>)
 800264c:	4a27      	ldr	r2, [pc, #156]	; (80026ec <BME280_Init+0xb8>)
 800264e:	605a      	str	r2, [r3, #4]
	bme_dev.write = I2C_Write;
 8002650:	4b25      	ldr	r3, [pc, #148]	; (80026e8 <BME280_Init+0xb4>)
 8002652:	4a27      	ldr	r2, [pc, #156]	; (80026f0 <BME280_Init+0xbc>)
 8002654:	609a      	str	r2, [r3, #8]
	bme_dev.delay_ms = DELAY_ms;
 8002656:	4b24      	ldr	r3, [pc, #144]	; (80026e8 <BME280_Init+0xb4>)
 8002658:	4a26      	ldr	r2, [pc, #152]	; (80026f4 <BME280_Init+0xc0>)
 800265a:	60da      	str	r2, [r3, #12]

	status = bme280_init(&bme_dev);
 800265c:	4822      	ldr	r0, [pc, #136]	; (80026e8 <BME280_Init+0xb4>)
 800265e:	f7fe fd5f 	bl	8001120 <bme280_init>
 8002662:	4603      	mov	r3, r0
 8002664:	71fb      	strb	r3, [r7, #7]

	if(status == BME280_OK)
 8002666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d136      	bne.n	80026dc <BME280_Init+0xa8>
	{

		/* Recommended mode of operation: Indoor navigation */
		bme_dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 800266e:	4b1e      	ldr	r3, [pc, #120]	; (80026e8 <BME280_Init+0xb4>)
 8002670:	2201      	movs	r2, #1
 8002672:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
		bme_dev.settings.osr_p = BME280_OVERSAMPLING_16X;
 8002676:	4b1c      	ldr	r3, [pc, #112]	; (80026e8 <BME280_Init+0xb4>)
 8002678:	2205      	movs	r2, #5
 800267a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		bme_dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 800267e:	4b1a      	ldr	r3, [pc, #104]	; (80026e8 <BME280_Init+0xb4>)
 8002680:	2202      	movs	r2, #2
 8002682:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		bme_dev.settings.filter = BME280_FILTER_COEFF_16;
 8002686:	4b18      	ldr	r3, [pc, #96]	; (80026e8 <BME280_Init+0xb4>)
 8002688:	2204      	movs	r2, #4
 800268a:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
		bme_dev.settings.standby_time = BME280_STANDBY_TIME_62_5_MS;
 800268e:	4b16      	ldr	r3, [pc, #88]	; (80026e8 <BME280_Init+0xb4>)
 8002690:	2201      	movs	r2, #1
 8002692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

		dev_settings = BME280_OSR_PRESS_SEL;
 8002696:	2301      	movs	r3, #1
 8002698:	71bb      	strb	r3, [r7, #6]
		dev_settings |= BME280_OSR_TEMP_SEL;
 800269a:	79bb      	ldrb	r3, [r7, #6]
 800269c:	f043 0302 	orr.w	r3, r3, #2
 80026a0:	71bb      	strb	r3, [r7, #6]
		dev_settings |= BME280_OSR_HUM_SEL;
 80026a2:	79bb      	ldrb	r3, [r7, #6]
 80026a4:	f043 0304 	orr.w	r3, r3, #4
 80026a8:	71bb      	strb	r3, [r7, #6]
		dev_settings |= BME280_STANDBY_SEL;
 80026aa:	79bb      	ldrb	r3, [r7, #6]
 80026ac:	f043 0310 	orr.w	r3, r3, #16
 80026b0:	71bb      	strb	r3, [r7, #6]
		dev_settings |= BME280_FILTER_SEL;
 80026b2:	79bb      	ldrb	r3, [r7, #6]
 80026b4:	f043 0308 	orr.w	r3, r3, #8
 80026b8:	71bb      	strb	r3, [r7, #6]

		status = bme280_set_sensor_settings(dev_settings, &bme_dev);
 80026ba:	79bb      	ldrb	r3, [r7, #6]
 80026bc:	490a      	ldr	r1, [pc, #40]	; (80026e8 <BME280_Init+0xb4>)
 80026be:	4618      	mov	r0, r3
 80026c0:	f7fe fe22 	bl	8001308 <bme280_set_sensor_settings>
 80026c4:	4603      	mov	r3, r0
 80026c6:	71fb      	strb	r3, [r7, #7]

		if(status == BME280_OK)
 80026c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d105      	bne.n	80026dc <BME280_Init+0xa8>
		{
			status = bme280_set_sensor_mode(BME280_NORMAL_MODE, &bme_dev);
 80026d0:	4905      	ldr	r1, [pc, #20]	; (80026e8 <BME280_Init+0xb4>)
 80026d2:	2003      	movs	r0, #3
 80026d4:	f7fe fe6d 	bl	80013b2 <bme280_set_sensor_mode>
 80026d8:	4603      	mov	r3, r0
 80026da:	71fb      	strb	r3, [r7, #7]
		}
	}

	return status;
 80026dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3708      	adds	r7, #8
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	20000204 	.word	0x20000204
 80026ec:	080025a5 	.word	0x080025a5
 80026f0:	080025ed 	.word	0x080025ed
 80026f4:	08002df9 	.word	0x08002df9

080026f8 <BME280_Read_Data>:

int8_t BME280_Read_Data(struct bme280_data *received_data)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
	int8_t status = BME280_OK;
 8002700:	2300      	movs	r3, #0
 8002702:	73fb      	strb	r3, [r7, #15]

	status = bme280_get_sensor_data(BME280_ALL, received_data, &bme_dev);
 8002704:	4a08      	ldr	r2, [pc, #32]	; (8002728 <BME280_Read_Data+0x30>)
 8002706:	6879      	ldr	r1, [r7, #4]
 8002708:	2007      	movs	r0, #7
 800270a:	f7fe fef4 	bl	80014f6 <bme280_get_sensor_data>
 800270e:	4603      	mov	r3, r0
 8002710:	73fb      	strb	r3, [r7, #15]
	bme_dev.delay_ms(100);
 8002712:	4b05      	ldr	r3, [pc, #20]	; (8002728 <BME280_Read_Data+0x30>)
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	2064      	movs	r0, #100	; 0x64
 8002718:	4798      	blx	r3

	return status;
 800271a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800271e:	4618      	mov	r0, r3
 8002720:	3710      	adds	r7, #16
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	20000204 	.word	0x20000204

0800272c <BME280_Print_Data>:

void BME280_Print_Data(struct bme280_data *bme_data)
{
 800272c:	b5b0      	push	{r4, r5, r7, lr}
 800272e:	b086      	sub	sp, #24
 8002730:	af04      	add	r7, sp, #16
 8002732:	6078      	str	r0, [r7, #4]
	printf("Temperature, Pressure, Humidity\r\n");
 8002734:	480c      	ldr	r0, [pc, #48]	; (8002768 <BME280_Print_Data+0x3c>)
 8002736:	f005 fde5 	bl	8008304 <puts>
#ifdef BME280_FLOAT_ENABLE
	printf("%0.2f, %0.2f, %0.2f\r\n", bme_data->temperature, bme_data->pressure, bme_data->humidity);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002746:	6879      	ldr	r1, [r7, #4]
 8002748:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 800274c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002750:	e9cd 2300 	strd	r2, r3, [sp]
 8002754:	4622      	mov	r2, r4
 8002756:	462b      	mov	r3, r5
 8002758:	4804      	ldr	r0, [pc, #16]	; (800276c <BME280_Print_Data+0x40>)
 800275a:	f005 fd4d 	bl	80081f8 <iprintf>
#else
	printf("%d, %u, %u\r\n", bme_data->temperature, bme_data->pressure, bme_data->humidity);
#endif
}
 800275e:	bf00      	nop
 8002760:	3708      	adds	r7, #8
 8002762:	46bd      	mov	sp, r7
 8002764:	bdb0      	pop	{r4, r5, r7, pc}
 8002766:	bf00      	nop
 8002768:	0800a778 	.word	0x0800a778
 800276c:	0800a79c 	.word	0x0800a79c

08002770 <DS18B20_Read_Address>:
 *
 * @param
 */

HAL_StatusTypeDef DS18B20_Read_Address(uint8_t* rom_code)
{
 8002770:	b590      	push	{r4, r7, lr}
 8002772:	b087      	sub	sp, #28
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  int status = HAL_OK;
 8002778:	2300      	movs	r3, #0
 800277a:	617b      	str	r3, [r7, #20]
  uint8_t crc;

  if (Wire_Reset() != HAL_OK)
 800277c:	f001 f93c 	bl	80039f8 <Wire_Reset>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <DS18B20_Read_Address+0x1a>
    status = HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	617b      	str	r3, [r7, #20]

  if (status != HAL_ERROR) {
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	2b01      	cmp	r3, #1
 800278e:	d026      	beq.n	80027de <DS18B20_Read_Address+0x6e>
    Wire_Write(DS18B20_READ_ROM);
 8002790:	2033      	movs	r0, #51	; 0x33
 8002792:	f001 f9bb 	bl	8003b0c <Wire_Write>

    for (int i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 8002796:	2300      	movs	r3, #0
 8002798:	613b      	str	r3, [r7, #16]
 800279a:	e009      	b.n	80027b0 <DS18B20_Read_Address+0x40>
    {
      rom_code[i] = Wire_Read();
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	18d4      	adds	r4, r2, r3
 80027a2:	f001 f971 	bl	8003a88 <Wire_Read>
 80027a6:	4603      	mov	r3, r0
 80027a8:	7023      	strb	r3, [r4, #0]
    for (int i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	3301      	adds	r3, #1
 80027ae:	613b      	str	r3, [r7, #16]
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	2b07      	cmp	r3, #7
 80027b4:	ddf2      	ble.n	800279c <DS18B20_Read_Address+0x2c>
    }

    crc = Wire_Crc(rom_code, DS18B20_ROM_CODE_SIZE - 1);
 80027b6:	2107      	movs	r1, #7
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	f001 f9c3 	bl	8003b44 <Wire_Crc>
 80027be:	4603      	mov	r3, r0
 80027c0:	73fb      	strb	r3, [r7, #15]
    
    if(rom_code[DS18B20_ROM_CODE_SIZE - 1] == crc)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	3307      	adds	r3, #7
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	7bfa      	ldrb	r2, [r7, #15]
 80027ca:	429a      	cmp	r2, r3
 80027cc:	d102      	bne.n	80027d4 <DS18B20_Read_Address+0x64>
      status = HAL_OK;
 80027ce:	2300      	movs	r3, #0
 80027d0:	617b      	str	r3, [r7, #20]
 80027d2:	e001      	b.n	80027d8 <DS18B20_Read_Address+0x68>
    else 
      status = HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	617b      	str	r3, [r7, #20]
    
    return status;
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	e001      	b.n	80027e2 <DS18B20_Read_Address+0x72>
  }

  return status;
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	b2db      	uxtb	r3, r3
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	371c      	adds	r7, #28
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd90      	pop	{r4, r7, pc}

080027ea <Send_CMD>:

static HAL_StatusTypeDef Send_CMD(const uint8_t* rom_code, uint8_t command)
{
 80027ea:	b580      	push	{r7, lr}
 80027ec:	b084      	sub	sp, #16
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]
 80027f2:	460b      	mov	r3, r1
 80027f4:	70fb      	strb	r3, [r7, #3]
  int status = HAL_OK;
 80027f6:	2300      	movs	r3, #0
 80027f8:	60fb      	str	r3, [r7, #12]

  if (Wire_Reset() != HAL_OK)
 80027fa:	f001 f8fd 	bl	80039f8 <Wire_Reset>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <Send_CMD+0x1e>
    status = HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	60fb      	str	r3, [r7, #12]

  if (status != HAL_ERROR) {
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2b01      	cmp	r3, #1
 800280c:	d020      	beq.n	8002850 <Send_CMD+0x66>

    if(rom_code == NULL) {
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d103      	bne.n	800281c <Send_CMD+0x32>
      Wire_Write(DS18B20_SKIP_ROM);
 8002814:	20cc      	movs	r0, #204	; 0xcc
 8002816:	f001 f979 	bl	8003b0c <Wire_Write>
 800281a:	e012      	b.n	8002842 <Send_CMD+0x58>
    } else {
      Wire_Write(DS18B20_MATCH_ROM);
 800281c:	2055      	movs	r0, #85	; 0x55
 800281e:	f001 f975 	bl	8003b0c <Wire_Write>
      
      for (int i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 8002822:	2300      	movs	r3, #0
 8002824:	60bb      	str	r3, [r7, #8]
 8002826:	e009      	b.n	800283c <Send_CMD+0x52>
        Wire_Write(rom_code[i]);
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	4413      	add	r3, r2
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	4618      	mov	r0, r3
 8002832:	f001 f96b 	bl	8003b0c <Wire_Write>
      for (int i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	3301      	adds	r3, #1
 800283a:	60bb      	str	r3, [r7, #8]
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	2b07      	cmp	r3, #7
 8002840:	ddf2      	ble.n	8002828 <Send_CMD+0x3e>
    }

    Wire_Write(command);
 8002842:	78fb      	ldrb	r3, [r7, #3]
 8002844:	4618      	mov	r0, r3
 8002846:	f001 f961 	bl	8003b0c <Wire_Write>
    
    return status;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	b2db      	uxtb	r3, r3
 800284e:	e001      	b.n	8002854 <Send_CMD+0x6a>
  }

  return status;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	b2db      	uxtb	r3, r3
}
 8002854:	4618      	mov	r0, r3
 8002856:	3710      	adds	r7, #16
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}

0800285c <DS18B20_Start_Measure>:

HAL_StatusTypeDef DS18B20_Start_Measure(const uint8_t* rom_code)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  return Send_CMD(rom_code, DS18B20_CONVERT_T);
 8002864:	2144      	movs	r1, #68	; 0x44
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f7ff ffbf 	bl	80027ea <Send_CMD>
 800286c:	4603      	mov	r3, r0
}
 800286e:	4618      	mov	r0, r3
 8002870:	3708      	adds	r7, #8
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}

08002876 <DS18B20_Read_Scratchpad>:

static HAL_StatusTypeDef DS18B20_Read_Scratchpad(const uint8_t* rom_code, uint8_t* scratchpad)
{
 8002876:	b590      	push	{r4, r7, lr}
 8002878:	b087      	sub	sp, #28
 800287a:	af00      	add	r7, sp, #0
 800287c:	6078      	str	r0, [r7, #4]
 800287e:	6039      	str	r1, [r7, #0]
  int status = HAL_OK;
 8002880:	2300      	movs	r3, #0
 8002882:	617b      	str	r3, [r7, #20]
  uint8_t crc;

  if (Send_CMD(rom_code, DS18B20_READ_SCRATCHPAD) != HAL_OK)
 8002884:	21be      	movs	r1, #190	; 0xbe
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f7ff ffaf 	bl	80027ea <Send_CMD>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d001      	beq.n	8002896 <DS18B20_Read_Scratchpad+0x20>
    status = HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	617b      	str	r3, [r7, #20]

  if (status != HAL_ERROR) {
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	2b01      	cmp	r3, #1
 800289a:	d023      	beq.n	80028e4 <DS18B20_Read_Scratchpad+0x6e>

    for (int i = 0; i < DS18B20_SCRATCHPAD_SIZE; i++)
 800289c:	2300      	movs	r3, #0
 800289e:	613b      	str	r3, [r7, #16]
 80028a0:	e009      	b.n	80028b6 <DS18B20_Read_Scratchpad+0x40>
    {
      scratchpad[i] = Wire_Read();
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	683a      	ldr	r2, [r7, #0]
 80028a6:	18d4      	adds	r4, r2, r3
 80028a8:	f001 f8ee 	bl	8003a88 <Wire_Read>
 80028ac:	4603      	mov	r3, r0
 80028ae:	7023      	strb	r3, [r4, #0]
    for (int i = 0; i < DS18B20_SCRATCHPAD_SIZE; i++)
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	3301      	adds	r3, #1
 80028b4:	613b      	str	r3, [r7, #16]
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	2b08      	cmp	r3, #8
 80028ba:	ddf2      	ble.n	80028a2 <DS18B20_Read_Scratchpad+0x2c>
    }

    crc = Wire_Crc(scratchpad, DS18B20_SCRATCHPAD_SIZE - 1);
 80028bc:	2108      	movs	r1, #8
 80028be:	6838      	ldr	r0, [r7, #0]
 80028c0:	f001 f940 	bl	8003b44 <Wire_Crc>
 80028c4:	4603      	mov	r3, r0
 80028c6:	73fb      	strb	r3, [r7, #15]
    
    if (scratchpad[DS18B20_SCRATCHPAD_SIZE - 1] == crc)
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	3308      	adds	r3, #8
 80028cc:	781b      	ldrb	r3, [r3, #0]
 80028ce:	7bfa      	ldrb	r2, [r7, #15]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d102      	bne.n	80028da <DS18B20_Read_Scratchpad+0x64>
      status = HAL_OK;
 80028d4:	2300      	movs	r3, #0
 80028d6:	617b      	str	r3, [r7, #20]
 80028d8:	e001      	b.n	80028de <DS18B20_Read_Scratchpad+0x68>
    else 
      status = HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	617b      	str	r3, [r7, #20]
    
    return status;
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	e001      	b.n	80028e8 <DS18B20_Read_Scratchpad+0x72>
  }

  return status;
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	b2db      	uxtb	r3, r3
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	371c      	adds	r7, #28
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd90      	pop	{r4, r7, pc}

080028f0 <DS18B20_Get_Temp>:

float DS18B20_Get_Temp(const uint8_t* rom_code)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b086      	sub	sp, #24
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  uint8_t scratchpad[DS18B20_SCRATCHPAD_SIZE];
  int16_t temp;

  if (DS18B20_Read_Scratchpad(rom_code, scratchpad) != HAL_OK)
 80028f8:	f107 030c 	add.w	r3, r7, #12
 80028fc:	4619      	mov	r1, r3
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f7ff ffb9 	bl	8002876 <DS18B20_Read_Scratchpad>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d002      	beq.n	8002910 <DS18B20_Get_Temp+0x20>
    return 85.0f; // default wrong value
 800290a:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8002938 <DS18B20_Get_Temp+0x48>
 800290e:	e00b      	b.n	8002928 <DS18B20_Get_Temp+0x38>
 8002910:	89bb      	ldrh	r3, [r7, #12]

  memcpy(&temp, &scratchpad[0], sizeof(temp));
 8002912:	817b      	strh	r3, [r7, #10]

  return temp / 16.0f;
 8002914:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002918:	ee07 3a90 	vmov	s15, r3
 800291c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002920:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8002924:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002928:	eef0 7a47 	vmov.f32	s15, s14
}
 800292c:	eeb0 0a67 	vmov.f32	s0, s15
 8002930:	3718      	adds	r7, #24
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	42aa0000 	.word	0x42aa0000

0800293c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002942:	4b0f      	ldr	r3, [pc, #60]	; (8002980 <MX_GPIO_Init+0x44>)
 8002944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002946:	4a0e      	ldr	r2, [pc, #56]	; (8002980 <MX_GPIO_Init+0x44>)
 8002948:	f043 0301 	orr.w	r3, r3, #1
 800294c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800294e:	4b0c      	ldr	r3, [pc, #48]	; (8002980 <MX_GPIO_Init+0x44>)
 8002950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002952:	f003 0301 	and.w	r3, r3, #1
 8002956:	607b      	str	r3, [r7, #4]
 8002958:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800295a:	4b09      	ldr	r3, [pc, #36]	; (8002980 <MX_GPIO_Init+0x44>)
 800295c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800295e:	4a08      	ldr	r2, [pc, #32]	; (8002980 <MX_GPIO_Init+0x44>)
 8002960:	f043 0302 	orr.w	r3, r3, #2
 8002964:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002966:	4b06      	ldr	r3, [pc, #24]	; (8002980 <MX_GPIO_Init+0x44>)
 8002968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800296a:	f003 0302 	and.w	r3, r3, #2
 800296e:	603b      	str	r3, [r7, #0]
 8002970:	683b      	ldr	r3, [r7, #0]

}
 8002972:	bf00      	nop
 8002974:	370c      	adds	r7, #12
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop
 8002980:	40021000 	.word	0x40021000

08002984 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002988:	4b1b      	ldr	r3, [pc, #108]	; (80029f8 <MX_I2C1_Init+0x74>)
 800298a:	4a1c      	ldr	r2, [pc, #112]	; (80029fc <MX_I2C1_Init+0x78>)
 800298c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00702991;
 800298e:	4b1a      	ldr	r3, [pc, #104]	; (80029f8 <MX_I2C1_Init+0x74>)
 8002990:	4a1b      	ldr	r2, [pc, #108]	; (8002a00 <MX_I2C1_Init+0x7c>)
 8002992:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002994:	4b18      	ldr	r3, [pc, #96]	; (80029f8 <MX_I2C1_Init+0x74>)
 8002996:	2200      	movs	r2, #0
 8002998:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800299a:	4b17      	ldr	r3, [pc, #92]	; (80029f8 <MX_I2C1_Init+0x74>)
 800299c:	2201      	movs	r2, #1
 800299e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80029a0:	4b15      	ldr	r3, [pc, #84]	; (80029f8 <MX_I2C1_Init+0x74>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80029a6:	4b14      	ldr	r3, [pc, #80]	; (80029f8 <MX_I2C1_Init+0x74>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80029ac:	4b12      	ldr	r3, [pc, #72]	; (80029f8 <MX_I2C1_Init+0x74>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80029b2:	4b11      	ldr	r3, [pc, #68]	; (80029f8 <MX_I2C1_Init+0x74>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80029b8:	4b0f      	ldr	r3, [pc, #60]	; (80029f8 <MX_I2C1_Init+0x74>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80029be:	480e      	ldr	r0, [pc, #56]	; (80029f8 <MX_I2C1_Init+0x74>)
 80029c0:	f001 fc28 	bl	8004214 <HAL_I2C_Init>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d001      	beq.n	80029ce <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80029ca:	f000 f8d9 	bl	8002b80 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80029ce:	2100      	movs	r1, #0
 80029d0:	4809      	ldr	r0, [pc, #36]	; (80029f8 <MX_I2C1_Init+0x74>)
 80029d2:	f002 fb7f 	bl	80050d4 <HAL_I2CEx_ConfigAnalogFilter>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d001      	beq.n	80029e0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80029dc:	f000 f8d0 	bl	8002b80 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80029e0:	2100      	movs	r1, #0
 80029e2:	4805      	ldr	r0, [pc, #20]	; (80029f8 <MX_I2C1_Init+0x74>)
 80029e4:	f002 fbc1 	bl	800516a <HAL_I2CEx_ConfigDigitalFilter>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d001      	beq.n	80029f2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80029ee:	f000 f8c7 	bl	8002b80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80029f2:	bf00      	nop
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	20000674 	.word	0x20000674
 80029fc:	40005400 	.word	0x40005400
 8002a00:	00702991 	.word	0x00702991

08002a04 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b0ac      	sub	sp, #176	; 0xb0
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a0c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002a10:	2200      	movs	r2, #0
 8002a12:	601a      	str	r2, [r3, #0]
 8002a14:	605a      	str	r2, [r3, #4]
 8002a16:	609a      	str	r2, [r3, #8]
 8002a18:	60da      	str	r2, [r3, #12]
 8002a1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a1c:	f107 0314 	add.w	r3, r7, #20
 8002a20:	2288      	movs	r2, #136	; 0x88
 8002a22:	2100      	movs	r1, #0
 8002a24:	4618      	mov	r0, r3
 8002a26:	f004 ff75 	bl	8007914 <memset>
  if(i2cHandle->Instance==I2C1)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a21      	ldr	r2, [pc, #132]	; (8002ab4 <HAL_I2C_MspInit+0xb0>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d13b      	bne.n	8002aac <HAL_I2C_MspInit+0xa8>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002a34:	2340      	movs	r3, #64	; 0x40
 8002a36:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a3c:	f107 0314 	add.w	r3, r7, #20
 8002a40:	4618      	mov	r0, r3
 8002a42:	f003 fa41 	bl	8005ec8 <HAL_RCCEx_PeriphCLKConfig>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d001      	beq.n	8002a50 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002a4c:	f000 f898 	bl	8002b80 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a50:	4b19      	ldr	r3, [pc, #100]	; (8002ab8 <HAL_I2C_MspInit+0xb4>)
 8002a52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a54:	4a18      	ldr	r2, [pc, #96]	; (8002ab8 <HAL_I2C_MspInit+0xb4>)
 8002a56:	f043 0302 	orr.w	r3, r3, #2
 8002a5a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a5c:	4b16      	ldr	r3, [pc, #88]	; (8002ab8 <HAL_I2C_MspInit+0xb4>)
 8002a5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a60:	f003 0302 	and.w	r3, r3, #2
 8002a64:	613b      	str	r3, [r7, #16]
 8002a66:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002a68:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002a6c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a70:	2312      	movs	r3, #18
 8002a72:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a76:	2300      	movs	r3, #0
 8002a78:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002a82:	2304      	movs	r3, #4
 8002a84:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a88:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	480b      	ldr	r0, [pc, #44]	; (8002abc <HAL_I2C_MspInit+0xb8>)
 8002a90:	f001 fa16 	bl	8003ec0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a94:	4b08      	ldr	r3, [pc, #32]	; (8002ab8 <HAL_I2C_MspInit+0xb4>)
 8002a96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a98:	4a07      	ldr	r2, [pc, #28]	; (8002ab8 <HAL_I2C_MspInit+0xb4>)
 8002a9a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a9e:	6593      	str	r3, [r2, #88]	; 0x58
 8002aa0:	4b05      	ldr	r3, [pc, #20]	; (8002ab8 <HAL_I2C_MspInit+0xb4>)
 8002aa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aa4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002aa8:	60fb      	str	r3, [r7, #12]
 8002aaa:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002aac:	bf00      	nop
 8002aae:	37b0      	adds	r7, #176	; 0xb0
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	40005400 	.word	0x40005400
 8002ab8:	40021000 	.word	0x40021000
 8002abc:	48000400 	.word	0x48000400

08002ac0 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b096      	sub	sp, #88	; 0x58
 8002ac4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ac6:	f107 0314 	add.w	r3, r7, #20
 8002aca:	2244      	movs	r2, #68	; 0x44
 8002acc:	2100      	movs	r1, #0
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f004 ff20 	bl	8007914 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ad4:	463b      	mov	r3, r7
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	601a      	str	r2, [r3, #0]
 8002ada:	605a      	str	r2, [r3, #4]
 8002adc:	609a      	str	r2, [r3, #8]
 8002ade:	60da      	str	r2, [r3, #12]
 8002ae0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002ae2:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002ae6:	f002 fb9b 	bl	8005220 <HAL_PWREx_ControlVoltageScaling>
 8002aea:	4603      	mov	r3, r0
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	bf14      	ite	ne
 8002af0:	2301      	movne	r3, #1
 8002af2:	2300      	moveq	r3, #0
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d001      	beq.n	8002afe <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 8002afa:	f000 f841 	bl	8002b80 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002afe:	2302      	movs	r3, #2
 8002b00:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002b02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b06:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002b08:	2310      	movs	r3, #16
 8002b0a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002b10:	2302      	movs	r3, #2
 8002b12:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002b14:	2301      	movs	r3, #1
 8002b16:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002b18:	230a      	movs	r3, #10
 8002b1a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002b1c:	2307      	movs	r3, #7
 8002b1e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002b20:	2302      	movs	r3, #2
 8002b22:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002b24:	2302      	movs	r3, #2
 8002b26:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b28:	f107 0314 	add.w	r3, r7, #20
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f002 fbcd 	bl	80052cc <HAL_RCC_OscConfig>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	bf14      	ite	ne
 8002b38:	2301      	movne	r3, #1
 8002b3a:	2300      	moveq	r3, #0
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d001      	beq.n	8002b46 <_Z18SystemClock_Configv+0x86>
  {
    Error_Handler();
 8002b42:	f000 f81d 	bl	8002b80 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b46:	230f      	movs	r3, #15
 8002b48:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b4a:	2303      	movs	r3, #3
 8002b4c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002b52:	2300      	movs	r3, #0
 8002b54:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b56:	2300      	movs	r3, #0
 8002b58:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002b5a:	463b      	mov	r3, r7
 8002b5c:	2104      	movs	r1, #4
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f002 ff8e 	bl	8005a80 <HAL_RCC_ClockConfig>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	bf14      	ite	ne
 8002b6a:	2301      	movne	r3, #1
 8002b6c:	2300      	moveq	r3, #0
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d001      	beq.n	8002b78 <_Z18SystemClock_Configv+0xb8>
  {
    Error_Handler();
 8002b74:	f000 f804 	bl	8002b80 <Error_Handler>
  }
}
 8002b78:	bf00      	nop
 8002b7a:	3758      	adds	r7, #88	; 0x58
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}

08002b80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b80:	b480      	push	{r7}
 8002b82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b84:	b672      	cpsid	i
}
 8002b86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b88:	e7fe      	b.n	8002b88 <Error_Handler+0x8>
	...

08002b8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002b8c:	b5b0      	push	{r4, r5, r7, lr}
 8002b8e:	b094      	sub	sp, #80	; 0x50
 8002b90:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002b92:	f001 f83a 	bl	8003c0a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b96:	f7ff ff93 	bl	8002ac0 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b9a:	f7ff fecf 	bl	800293c <MX_GPIO_Init>
  MX_I2C1_Init();
 8002b9e:	f7ff fef1 	bl	8002984 <MX_I2C1_Init>
  MX_TIM6_Init();
 8002ba2:	f000 fd87 	bl	80036b4 <MX_TIM6_Init>
  MX_USART2_UART_Init();
 8002ba6:	f000 fe21 	bl	80037ec <MX_USART2_UART_Init>
  MX_UART4_Init();
 8002baa:	f000 fdeb 	bl	8003784 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
// TIMER
  HAL_TIM_Base_Start(&htim6);
 8002bae:	4876      	ldr	r0, [pc, #472]	; (8002d88 <main+0x1fc>)
 8002bb0:	f003 fe9e 	bl	80068f0 <HAL_TIM_Base_Start>
// MAX30102
  DFRobot_BloodOxygen_S_I2C MAX30102(0x57);
 8002bb4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002bb8:	2157      	movs	r1, #87	; 0x57
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7fe fa52 	bl	8001064 <_ZN25DFRobot_BloodOxygen_S_I2CC1Eh>
  MAX30102.sensorStartCollect();
 8002bc0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f7fe fa39 	bl	800103c <_ZN21DFRobot_BloodOxygen_S18sensorStartCollectEv>
// BME280
  if(BME280_Init() != BME280_OK)
 8002bca:	f7ff fd33 	bl	8002634 <BME280_Init>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	bf14      	ite	ne
 8002bd4:	2301      	movne	r3, #1
 8002bd6:	2300      	moveq	r3, #0
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d002      	beq.n	8002be4 <main+0x58>
  {
	  printf("Blad inicjalizacji BME280!\n");
 8002bde:	486b      	ldr	r0, [pc, #428]	; (8002d8c <main+0x200>)
 8002be0:	f005 fb90 	bl	8008304 <puts>
  }
// DS18B20
  uint8_t ds18b20_rom_code[DS18B20_ROM_CODE_SIZE];
  if (DS18B20_Read_Address(ds18b20_rom_code) != HAL_OK) {
 8002be4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002be8:	4618      	mov	r0, r3
 8002bea:	f7ff fdc1 	bl	8002770 <DS18B20_Read_Address>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	bf14      	ite	ne
 8002bf4:	2301      	movne	r3, #1
 8002bf6:	2300      	moveq	r3, #0
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d004      	beq.n	8002c08 <main+0x7c>
    printf("Blad inicjalizacji DS18B20!\r\n");
 8002bfe:	4864      	ldr	r0, [pc, #400]	; (8002d90 <main+0x204>)
 8002c00:	f005 fb80 	bl	8008304 <puts>
    Error_Handler();
 8002c04:	f7ff ffbc 	bl	8002b80 <Error_Handler>
  }
//SSD1306
  SSD1306_Init();
 8002c08:	f000 f984 	bl	8002f14 <SSD1306_Init>
  SSD1306_GotoXY (0,0);
 8002c0c:	2100      	movs	r1, #0
 8002c0e:	2000      	movs	r0, #0
 8002c10:	f000 faea 	bl	80031e8 <SSD1306_GotoXY>
  SSD1306_Puts("STARTING", &Font_11x18, (SSD1306_COLOR_t)1);
 8002c14:	2201      	movs	r2, #1
 8002c16:	495f      	ldr	r1, [pc, #380]	; (8002d94 <main+0x208>)
 8002c18:	485f      	ldr	r0, [pc, #380]	; (8002d98 <main+0x20c>)
 8002c1a:	f000 fb7b 	bl	8003314 <SSD1306_Puts>
  SSD1306_GotoXY (0, 30);
 8002c1e:	211e      	movs	r1, #30
 8002c20:	2000      	movs	r0, #0
 8002c22:	f000 fae1 	bl	80031e8 <SSD1306_GotoXY>
  SSD1306_Puts("DEVICE", &Font_11x18, (SSD1306_COLOR_t)1);
 8002c26:	2201      	movs	r2, #1
 8002c28:	495a      	ldr	r1, [pc, #360]	; (8002d94 <main+0x208>)
 8002c2a:	485c      	ldr	r0, [pc, #368]	; (8002d9c <main+0x210>)
 8002c2c:	f000 fb72 	bl	8003314 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 8002c30:	f000 fa34 	bl	800309c <SSD1306_UpdateScreen>
  DELAY_ms (1000);
 8002c34:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002c38:	f000 f8de 	bl	8002df8 <DELAY_ms>
  SSD1306_ScrollRight(0,7);
 8002c3c:	2107      	movs	r1, #7
 8002c3e:	2000      	movs	r0, #0
 8002c40:	f000 f8f2 	bl	8002e28 <SSD1306_ScrollRight>
  DELAY_ms(3000);
 8002c44:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002c48:	f000 f8d6 	bl	8002df8 <DELAY_ms>
  SSD1306_ScrollLeft(0,7);
 8002c4c:	2107      	movs	r1, #7
 8002c4e:	2000      	movs	r0, #0
 8002c50:	f000 f920 	bl	8002e94 <SSD1306_ScrollLeft>
  DELAY_ms(3000);
 8002c54:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002c58:	f000 f8ce 	bl	8002df8 <DELAY_ms>
  SSD1306_Stopscroll();
 8002c5c:	f000 f950 	bl	8002f00 <SSD1306_Stopscroll>
  SSD1306_Clear();
 8002c60:	f000 fb7d 	bl	800335e <SSD1306_Clear>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
// MAX30102
  MAX30102.getHeartbeatSPO2();
 8002c64:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7fe f979 	bl	8000f60 <_ZN21DFRobot_BloodOxygen_S16getHeartbeatSPO2Ev>
  printf("SpO2 = %d, Heart Rate: %d, Board temperature: %0.2f \r\n", MAX30102._sHeartbeatSPO2.SPO2, MAX30102._sHeartbeatSPO2.Heartbeat, MAX30102.getTemperature_C());
 8002c6e:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 8002c70:	6bfd      	ldr	r5, [r7, #60]	; 0x3c
 8002c72:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7fe f9aa 	bl	8000fd0 <_ZN21DFRobot_BloodOxygen_S16getTemperature_CEv>
 8002c7c:	ee10 3a10 	vmov	r3, s0
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7fd fc61 	bl	8000548 <__aeabi_f2d>
 8002c86:	4602      	mov	r2, r0
 8002c88:	460b      	mov	r3, r1
 8002c8a:	e9cd 2300 	strd	r2, r3, [sp]
 8002c8e:	462a      	mov	r2, r5
 8002c90:	4621      	mov	r1, r4
 8002c92:	4843      	ldr	r0, [pc, #268]	; (8002da0 <main+0x214>)
 8002c94:	f005 fab0 	bl	80081f8 <iprintf>
  DELAY_ms(2000);
 8002c98:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002c9c:	f000 f8ac 	bl	8002df8 <DELAY_ms>

// DS18B20
  DS18B20_Start_Measure(NULL);
 8002ca0:	2000      	movs	r0, #0
 8002ca2:	f7ff fddb 	bl	800285c <DS18B20_Start_Measure>

  DELAY_ms(750);
 8002ca6:	f240 20ee 	movw	r0, #750	; 0x2ee
 8002caa:	f000 f8a5 	bl	8002df8 <DELAY_ms>

  float temperature = DS18B20_Get_Temp(NULL);
 8002cae:	2000      	movs	r0, #0
 8002cb0:	f7ff fe1e 	bl	80028f0 <DS18B20_Get_Temp>
 8002cb4:	ed87 0a11 	vstr	s0, [r7, #68]	; 0x44

  if (temperature >= 80.0f) {
 8002cb8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002cbc:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8002da4 <main+0x218>
 8002cc0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cc8:	db03      	blt.n	8002cd2 <main+0x146>
    printf("DS18B20 ERROR!\r\n");
 8002cca:	4837      	ldr	r0, [pc, #220]	; (8002da8 <main+0x21c>)
 8002ccc:	f005 fb1a 	bl	8008304 <puts>
 8002cd0:	e007      	b.n	8002ce2 <main+0x156>
  } else {
    printf("Temperature = %0.2fC\r\n", temperature);
 8002cd2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002cd4:	f7fd fc38 	bl	8000548 <__aeabi_f2d>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	460b      	mov	r3, r1
 8002cdc:	4833      	ldr	r0, [pc, #204]	; (8002dac <main+0x220>)
 8002cde:	f005 fa8b 	bl	80081f8 <iprintf>
  }
//SSD1306
  char max30102_oled_sp02[12];
  sprintf(max30102_oled_sp02, "SpO2: %d", MAX30102._sHeartbeatSPO2.SPO2);
 8002ce2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002ce4:	f107 0320 	add.w	r3, r7, #32
 8002ce8:	4931      	ldr	r1, [pc, #196]	; (8002db0 <main+0x224>)
 8002cea:	4618      	mov	r0, r3
 8002cec:	f005 fb56 	bl	800839c <siprintf>

  char max30102_oled_hr[15];
  sprintf(max30102_oled_hr, "Pulse: %d", MAX30102._sHeartbeatSPO2.Heartbeat);
 8002cf0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002cf2:	f107 0310 	add.w	r3, r7, #16
 8002cf6:	492f      	ldr	r1, [pc, #188]	; (8002db4 <main+0x228>)
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f005 fb4f 	bl	800839c <siprintf>

  char temp_oled[15];
  sprintf(temp_oled, "Temp: %0.2fC", temperature);
 8002cfe:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002d00:	f7fd fc22 	bl	8000548 <__aeabi_f2d>
 8002d04:	4602      	mov	r2, r0
 8002d06:	460b      	mov	r3, r1
 8002d08:	4638      	mov	r0, r7
 8002d0a:	492b      	ldr	r1, [pc, #172]	; (8002db8 <main+0x22c>)
 8002d0c:	f005 fb46 	bl	800839c <siprintf>

  SSD1306_Clear();
 8002d10:	f000 fb25 	bl	800335e <SSD1306_Clear>
  SSD1306_GotoXY (0,0);
 8002d14:	2100      	movs	r1, #0
 8002d16:	2000      	movs	r0, #0
 8002d18:	f000 fa66 	bl	80031e8 <SSD1306_GotoXY>
  SSD1306_Puts(max30102_oled_sp02, &Font_11x18, (SSD1306_COLOR_t)1);
 8002d1c:	f107 0320 	add.w	r3, r7, #32
 8002d20:	2201      	movs	r2, #1
 8002d22:	491c      	ldr	r1, [pc, #112]	; (8002d94 <main+0x208>)
 8002d24:	4618      	mov	r0, r3
 8002d26:	f000 faf5 	bl	8003314 <SSD1306_Puts>
  SSD1306_GotoXY (0, 24);
 8002d2a:	2118      	movs	r1, #24
 8002d2c:	2000      	movs	r0, #0
 8002d2e:	f000 fa5b 	bl	80031e8 <SSD1306_GotoXY>
  SSD1306_Puts(max30102_oled_hr, &Font_11x18, (SSD1306_COLOR_t)1);
 8002d32:	f107 0310 	add.w	r3, r7, #16
 8002d36:	2201      	movs	r2, #1
 8002d38:	4916      	ldr	r1, [pc, #88]	; (8002d94 <main+0x208>)
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f000 faea 	bl	8003314 <SSD1306_Puts>
  SSD1306_GotoXY (0, 45);
 8002d40:	212d      	movs	r1, #45	; 0x2d
 8002d42:	2000      	movs	r0, #0
 8002d44:	f000 fa50 	bl	80031e8 <SSD1306_GotoXY>
  SSD1306_Puts(temp_oled, &Font_11x18, (SSD1306_COLOR_t)1);
 8002d48:	463b      	mov	r3, r7
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	4911      	ldr	r1, [pc, #68]	; (8002d94 <main+0x208>)
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f000 fae0 	bl	8003314 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 8002d54:	f000 f9a2 	bl	800309c <SSD1306_UpdateScreen>

// BME280
	if(BME280_Read_Data(&bme_received_data) != BME280_OK)
 8002d58:	4818      	ldr	r0, [pc, #96]	; (8002dbc <main+0x230>)
 8002d5a:	f7ff fccd 	bl	80026f8 <BME280_Read_Data>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	bf14      	ite	ne
 8002d64:	2301      	movne	r3, #1
 8002d66:	2300      	moveq	r3, #0
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d003      	beq.n	8002d76 <main+0x1ea>
	{
		printf("Blad odczytu BME280!\r\n");
 8002d6e:	4814      	ldr	r0, [pc, #80]	; (8002dc0 <main+0x234>)
 8002d70:	f005 fac8 	bl	8008304 <puts>
 8002d74:	e002      	b.n	8002d7c <main+0x1f0>
	}
	else
	{
		BME280_Print_Data(&bme_received_data);
 8002d76:	4811      	ldr	r0, [pc, #68]	; (8002dbc <main+0x230>)
 8002d78:	f7ff fcd8 	bl	800272c <BME280_Print_Data>
	}

	DELAY_ms(1000);
 8002d7c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002d80:	f000 f83a 	bl	8002df8 <DELAY_ms>
   }
 8002d84:	e76e      	b.n	8002c64 <main+0xd8>
 8002d86:	bf00      	nop
 8002d88:	200006c8 	.word	0x200006c8
 8002d8c:	0800a7b4 	.word	0x0800a7b4
 8002d90:	0800a7d0 	.word	0x0800a7d0
 8002d94:	20000000 	.word	0x20000000
 8002d98:	0800a7f0 	.word	0x0800a7f0
 8002d9c:	0800a7fc 	.word	0x0800a7fc
 8002da0:	0800a804 	.word	0x0800a804
 8002da4:	42a00000 	.word	0x42a00000
 8002da8:	0800a83c 	.word	0x0800a83c
 8002dac:	0800a84c 	.word	0x0800a84c
 8002db0:	0800a864 	.word	0x0800a864
 8002db4:	0800a870 	.word	0x0800a870
 8002db8:	0800a87c 	.word	0x0800a87c
 8002dbc:	20000248 	.word	0x20000248
 8002dc0:	0800a88c 	.word	0x0800a88c

08002dc4 <DELAY_us>:

#include "my_delay.h"
#include "tim.h"

void DELAY_us(uint16_t us)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	4603      	mov	r3, r0
 8002dcc:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim6, 0);
 8002dce:	4b09      	ldr	r3, [pc, #36]	; (8002df4 <DELAY_us+0x30>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim6) < us) {}
 8002dd6:	bf00      	nop
 8002dd8:	4b06      	ldr	r3, [pc, #24]	; (8002df4 <DELAY_us+0x30>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002dde:	88fb      	ldrh	r3, [r7, #6]
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d3f9      	bcc.n	8002dd8 <DELAY_us+0x14>
}
 8002de4:	bf00      	nop
 8002de6:	bf00      	nop
 8002de8:	370c      	adds	r7, #12
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	200006c8 	.word	0x200006c8

08002df8 <DELAY_ms>:

void DELAY_ms(uint16_t ms)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b084      	sub	sp, #16
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	4603      	mov	r3, r0
 8002e00:	80fb      	strh	r3, [r7, #6]
	uint16_t counter = 0;
 8002e02:	2300      	movs	r3, #0
 8002e04:	81fb      	strh	r3, [r7, #14]

	while (counter < ms)
 8002e06:	e006      	b.n	8002e16 <DELAY_ms+0x1e>
	{
		DELAY_us(1000);
 8002e08:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002e0c:	f7ff ffda 	bl	8002dc4 <DELAY_us>
		counter++;
 8002e10:	89fb      	ldrh	r3, [r7, #14]
 8002e12:	3301      	adds	r3, #1
 8002e14:	81fb      	strh	r3, [r7, #14]
	while (counter < ms)
 8002e16:	89fa      	ldrh	r2, [r7, #14]
 8002e18:	88fb      	ldrh	r3, [r7, #6]
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d3f4      	bcc.n	8002e08 <DELAY_ms+0x10>
	}
}
 8002e1e:	bf00      	nop
 8002e20:	bf00      	nop
 8002e22:	3710      	adds	r7, #16
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <SSD1306_ScrollRight>:
#define SSD1306_NORMALDISPLAY       0xA6
#define SSD1306_INVERTDISPLAY       0xA7


void SSD1306_ScrollRight(uint8_t start_row, uint8_t end_row)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	4603      	mov	r3, r0
 8002e30:	460a      	mov	r2, r1
 8002e32:	71fb      	strb	r3, [r7, #7]
 8002e34:	4613      	mov	r3, r2
 8002e36:	71bb      	strb	r3, [r7, #6]
  SSD1306_WRITECOMMAND (SSD1306_RIGHT_HORIZONTAL_SCROLL);  // send 0x26
 8002e38:	2226      	movs	r2, #38	; 0x26
 8002e3a:	2100      	movs	r1, #0
 8002e3c:	2078      	movs	r0, #120	; 0x78
 8002e3e:	f000 faf5 	bl	800342c <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND (0x00);  // send dummy
 8002e42:	2200      	movs	r2, #0
 8002e44:	2100      	movs	r1, #0
 8002e46:	2078      	movs	r0, #120	; 0x78
 8002e48:	f000 faf0 	bl	800342c <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(start_row);  // start page address
 8002e4c:	79fb      	ldrb	r3, [r7, #7]
 8002e4e:	461a      	mov	r2, r3
 8002e50:	2100      	movs	r1, #0
 8002e52:	2078      	movs	r0, #120	; 0x78
 8002e54:	f000 faea 	bl	800342c <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(0X00);  // time interval 5 frames
 8002e58:	2200      	movs	r2, #0
 8002e5a:	2100      	movs	r1, #0
 8002e5c:	2078      	movs	r0, #120	; 0x78
 8002e5e:	f000 fae5 	bl	800342c <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(end_row);  // end page address
 8002e62:	79bb      	ldrb	r3, [r7, #6]
 8002e64:	461a      	mov	r2, r3
 8002e66:	2100      	movs	r1, #0
 8002e68:	2078      	movs	r0, #120	; 0x78
 8002e6a:	f000 fadf 	bl	800342c <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(0X00);
 8002e6e:	2200      	movs	r2, #0
 8002e70:	2100      	movs	r1, #0
 8002e72:	2078      	movs	r0, #120	; 0x78
 8002e74:	f000 fada 	bl	800342c <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(0XFF);
 8002e78:	22ff      	movs	r2, #255	; 0xff
 8002e7a:	2100      	movs	r1, #0
 8002e7c:	2078      	movs	r0, #120	; 0x78
 8002e7e:	f000 fad5 	bl	800342c <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND (SSD1306_ACTIVATE_SCROLL); // start scroll
 8002e82:	222f      	movs	r2, #47	; 0x2f
 8002e84:	2100      	movs	r1, #0
 8002e86:	2078      	movs	r0, #120	; 0x78
 8002e88:	f000 fad0 	bl	800342c <ssd1306_I2C_Write>
}
 8002e8c:	bf00      	nop
 8002e8e:	3708      	adds	r7, #8
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <SSD1306_ScrollLeft>:


void SSD1306_ScrollLeft(uint8_t start_row, uint8_t end_row)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	460a      	mov	r2, r1
 8002e9e:	71fb      	strb	r3, [r7, #7]
 8002ea0:	4613      	mov	r3, r2
 8002ea2:	71bb      	strb	r3, [r7, #6]
  SSD1306_WRITECOMMAND (SSD1306_LEFT_HORIZONTAL_SCROLL);  // send 0x26
 8002ea4:	2227      	movs	r2, #39	; 0x27
 8002ea6:	2100      	movs	r1, #0
 8002ea8:	2078      	movs	r0, #120	; 0x78
 8002eaa:	f000 fabf 	bl	800342c <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND (0x00);  // send dummy
 8002eae:	2200      	movs	r2, #0
 8002eb0:	2100      	movs	r1, #0
 8002eb2:	2078      	movs	r0, #120	; 0x78
 8002eb4:	f000 faba 	bl	800342c <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(start_row);  // start page address
 8002eb8:	79fb      	ldrb	r3, [r7, #7]
 8002eba:	461a      	mov	r2, r3
 8002ebc:	2100      	movs	r1, #0
 8002ebe:	2078      	movs	r0, #120	; 0x78
 8002ec0:	f000 fab4 	bl	800342c <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(0X00);  // time interval 5 frames
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	2100      	movs	r1, #0
 8002ec8:	2078      	movs	r0, #120	; 0x78
 8002eca:	f000 faaf 	bl	800342c <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(end_row);  // end page address
 8002ece:	79bb      	ldrb	r3, [r7, #6]
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	2100      	movs	r1, #0
 8002ed4:	2078      	movs	r0, #120	; 0x78
 8002ed6:	f000 faa9 	bl	800342c <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(0X00);
 8002eda:	2200      	movs	r2, #0
 8002edc:	2100      	movs	r1, #0
 8002ede:	2078      	movs	r0, #120	; 0x78
 8002ee0:	f000 faa4 	bl	800342c <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(0XFF);
 8002ee4:	22ff      	movs	r2, #255	; 0xff
 8002ee6:	2100      	movs	r1, #0
 8002ee8:	2078      	movs	r0, #120	; 0x78
 8002eea:	f000 fa9f 	bl	800342c <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND (SSD1306_ACTIVATE_SCROLL); // start scroll
 8002eee:	222f      	movs	r2, #47	; 0x2f
 8002ef0:	2100      	movs	r1, #0
 8002ef2:	2078      	movs	r0, #120	; 0x78
 8002ef4:	f000 fa9a 	bl	800342c <ssd1306_I2C_Write>
}
 8002ef8:	bf00      	nop
 8002efa:	3708      	adds	r7, #8
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <SSD1306_Stopscroll>:
  SSD1306_WRITECOMMAND (SSD1306_ACTIVATE_SCROLL);
}


void SSD1306_Stopscroll(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	af00      	add	r7, sp, #0
	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8002f04:	222e      	movs	r2, #46	; 0x2e
 8002f06:	2100      	movs	r1, #0
 8002f08:	2078      	movs	r0, #120	; 0x78
 8002f0a:	f000 fa8f 	bl	800342c <ssd1306_I2C_Write>
}
 8002f0e:	bf00      	nop
 8002f10:	bd80      	pop	{r7, pc}
	...

08002f14 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8002f1a:	f000 fa29 	bl	8003370 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8002f1e:	f644 6320 	movw	r3, #20000	; 0x4e20
 8002f22:	2201      	movs	r2, #1
 8002f24:	2178      	movs	r1, #120	; 0x78
 8002f26:	485b      	ldr	r0, [pc, #364]	; (8003094 <SSD1306_Init+0x180>)
 8002f28:	f001 fd26 	bl	8004978 <HAL_I2C_IsDeviceReady>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d001      	beq.n	8002f36 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8002f32:	2300      	movs	r3, #0
 8002f34:	e0a9      	b.n	800308a <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8002f36:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8002f3a:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002f3c:	e002      	b.n	8002f44 <SSD1306_Init+0x30>
		p--;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	3b01      	subs	r3, #1
 8002f42:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d1f9      	bne.n	8002f3e <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8002f4a:	22ae      	movs	r2, #174	; 0xae
 8002f4c:	2100      	movs	r1, #0
 8002f4e:	2078      	movs	r0, #120	; 0x78
 8002f50:	f000 fa6c 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8002f54:	2220      	movs	r2, #32
 8002f56:	2100      	movs	r1, #0
 8002f58:	2078      	movs	r0, #120	; 0x78
 8002f5a:	f000 fa67 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8002f5e:	2210      	movs	r2, #16
 8002f60:	2100      	movs	r1, #0
 8002f62:	2078      	movs	r0, #120	; 0x78
 8002f64:	f000 fa62 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002f68:	22b0      	movs	r2, #176	; 0xb0
 8002f6a:	2100      	movs	r1, #0
 8002f6c:	2078      	movs	r0, #120	; 0x78
 8002f6e:	f000 fa5d 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8002f72:	22c8      	movs	r2, #200	; 0xc8
 8002f74:	2100      	movs	r1, #0
 8002f76:	2078      	movs	r0, #120	; 0x78
 8002f78:	f000 fa58 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	2100      	movs	r1, #0
 8002f80:	2078      	movs	r0, #120	; 0x78
 8002f82:	f000 fa53 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8002f86:	2210      	movs	r2, #16
 8002f88:	2100      	movs	r1, #0
 8002f8a:	2078      	movs	r0, #120	; 0x78
 8002f8c:	f000 fa4e 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8002f90:	2240      	movs	r2, #64	; 0x40
 8002f92:	2100      	movs	r1, #0
 8002f94:	2078      	movs	r0, #120	; 0x78
 8002f96:	f000 fa49 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8002f9a:	2281      	movs	r2, #129	; 0x81
 8002f9c:	2100      	movs	r1, #0
 8002f9e:	2078      	movs	r0, #120	; 0x78
 8002fa0:	f000 fa44 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8002fa4:	22ff      	movs	r2, #255	; 0xff
 8002fa6:	2100      	movs	r1, #0
 8002fa8:	2078      	movs	r0, #120	; 0x78
 8002faa:	f000 fa3f 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8002fae:	22a1      	movs	r2, #161	; 0xa1
 8002fb0:	2100      	movs	r1, #0
 8002fb2:	2078      	movs	r0, #120	; 0x78
 8002fb4:	f000 fa3a 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8002fb8:	22a6      	movs	r2, #166	; 0xa6
 8002fba:	2100      	movs	r1, #0
 8002fbc:	2078      	movs	r0, #120	; 0x78
 8002fbe:	f000 fa35 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8002fc2:	22a8      	movs	r2, #168	; 0xa8
 8002fc4:	2100      	movs	r1, #0
 8002fc6:	2078      	movs	r0, #120	; 0x78
 8002fc8:	f000 fa30 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8002fcc:	223f      	movs	r2, #63	; 0x3f
 8002fce:	2100      	movs	r1, #0
 8002fd0:	2078      	movs	r0, #120	; 0x78
 8002fd2:	f000 fa2b 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002fd6:	22a4      	movs	r2, #164	; 0xa4
 8002fd8:	2100      	movs	r1, #0
 8002fda:	2078      	movs	r0, #120	; 0x78
 8002fdc:	f000 fa26 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8002fe0:	22d3      	movs	r2, #211	; 0xd3
 8002fe2:	2100      	movs	r1, #0
 8002fe4:	2078      	movs	r0, #120	; 0x78
 8002fe6:	f000 fa21 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8002fea:	2200      	movs	r2, #0
 8002fec:	2100      	movs	r1, #0
 8002fee:	2078      	movs	r0, #120	; 0x78
 8002ff0:	f000 fa1c 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8002ff4:	22d5      	movs	r2, #213	; 0xd5
 8002ff6:	2100      	movs	r1, #0
 8002ff8:	2078      	movs	r0, #120	; 0x78
 8002ffa:	f000 fa17 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8002ffe:	22f0      	movs	r2, #240	; 0xf0
 8003000:	2100      	movs	r1, #0
 8003002:	2078      	movs	r0, #120	; 0x78
 8003004:	f000 fa12 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8003008:	22d9      	movs	r2, #217	; 0xd9
 800300a:	2100      	movs	r1, #0
 800300c:	2078      	movs	r0, #120	; 0x78
 800300e:	f000 fa0d 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8003012:	2222      	movs	r2, #34	; 0x22
 8003014:	2100      	movs	r1, #0
 8003016:	2078      	movs	r0, #120	; 0x78
 8003018:	f000 fa08 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 800301c:	22da      	movs	r2, #218	; 0xda
 800301e:	2100      	movs	r1, #0
 8003020:	2078      	movs	r0, #120	; 0x78
 8003022:	f000 fa03 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8003026:	2212      	movs	r2, #18
 8003028:	2100      	movs	r1, #0
 800302a:	2078      	movs	r0, #120	; 0x78
 800302c:	f000 f9fe 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8003030:	22db      	movs	r2, #219	; 0xdb
 8003032:	2100      	movs	r1, #0
 8003034:	2078      	movs	r0, #120	; 0x78
 8003036:	f000 f9f9 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800303a:	2220      	movs	r2, #32
 800303c:	2100      	movs	r1, #0
 800303e:	2078      	movs	r0, #120	; 0x78
 8003040:	f000 f9f4 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8003044:	228d      	movs	r2, #141	; 0x8d
 8003046:	2100      	movs	r1, #0
 8003048:	2078      	movs	r0, #120	; 0x78
 800304a:	f000 f9ef 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 800304e:	2214      	movs	r2, #20
 8003050:	2100      	movs	r1, #0
 8003052:	2078      	movs	r0, #120	; 0x78
 8003054:	f000 f9ea 	bl	800342c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8003058:	22af      	movs	r2, #175	; 0xaf
 800305a:	2100      	movs	r1, #0
 800305c:	2078      	movs	r0, #120	; 0x78
 800305e:	f000 f9e5 	bl	800342c <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8003062:	222e      	movs	r2, #46	; 0x2e
 8003064:	2100      	movs	r1, #0
 8003066:	2078      	movs	r0, #120	; 0x78
 8003068:	f000 f9e0 	bl	800342c <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800306c:	2000      	movs	r0, #0
 800306e:	f000 f843 	bl	80030f8 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8003072:	f000 f813 	bl	800309c <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8003076:	4b08      	ldr	r3, [pc, #32]	; (8003098 <SSD1306_Init+0x184>)
 8003078:	2200      	movs	r2, #0
 800307a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 800307c:	4b06      	ldr	r3, [pc, #24]	; (8003098 <SSD1306_Init+0x184>)
 800307e:	2200      	movs	r2, #0
 8003080:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8003082:	4b05      	ldr	r3, [pc, #20]	; (8003098 <SSD1306_Init+0x184>)
 8003084:	2201      	movs	r2, #1
 8003086:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8003088:	2301      	movs	r3, #1
}
 800308a:	4618      	mov	r0, r3
 800308c:	3708      	adds	r7, #8
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	20000674 	.word	0x20000674
 8003098:	20000660 	.word	0x20000660

0800309c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 800309c:	b580      	push	{r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 80030a2:	2300      	movs	r3, #0
 80030a4:	71fb      	strb	r3, [r7, #7]
 80030a6:	e01d      	b.n	80030e4 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80030a8:	79fb      	ldrb	r3, [r7, #7]
 80030aa:	3b50      	subs	r3, #80	; 0x50
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	461a      	mov	r2, r3
 80030b0:	2100      	movs	r1, #0
 80030b2:	2078      	movs	r0, #120	; 0x78
 80030b4:	f000 f9ba 	bl	800342c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80030b8:	2200      	movs	r2, #0
 80030ba:	2100      	movs	r1, #0
 80030bc:	2078      	movs	r0, #120	; 0x78
 80030be:	f000 f9b5 	bl	800342c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80030c2:	2210      	movs	r2, #16
 80030c4:	2100      	movs	r1, #0
 80030c6:	2078      	movs	r0, #120	; 0x78
 80030c8:	f000 f9b0 	bl	800342c <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80030cc:	79fb      	ldrb	r3, [r7, #7]
 80030ce:	01db      	lsls	r3, r3, #7
 80030d0:	4a08      	ldr	r2, [pc, #32]	; (80030f4 <SSD1306_UpdateScreen+0x58>)
 80030d2:	441a      	add	r2, r3
 80030d4:	2380      	movs	r3, #128	; 0x80
 80030d6:	2140      	movs	r1, #64	; 0x40
 80030d8:	2078      	movs	r0, #120	; 0x78
 80030da:	f000 f95f 	bl	800339c <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80030de:	79fb      	ldrb	r3, [r7, #7]
 80030e0:	3301      	adds	r3, #1
 80030e2:	71fb      	strb	r3, [r7, #7]
 80030e4:	79fb      	ldrb	r3, [r7, #7]
 80030e6:	2b07      	cmp	r3, #7
 80030e8:	d9de      	bls.n	80030a8 <SSD1306_UpdateScreen+0xc>
	}
}
 80030ea:	bf00      	nop
 80030ec:	bf00      	nop
 80030ee:	3708      	adds	r7, #8
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	20000260 	.word	0x20000260

080030f8 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	4603      	mov	r3, r0
 8003100:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8003102:	79fb      	ldrb	r3, [r7, #7]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d101      	bne.n	800310c <SSD1306_Fill+0x14>
 8003108:	2300      	movs	r3, #0
 800310a:	e000      	b.n	800310e <SSD1306_Fill+0x16>
 800310c:	23ff      	movs	r3, #255	; 0xff
 800310e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003112:	4619      	mov	r1, r3
 8003114:	4803      	ldr	r0, [pc, #12]	; (8003124 <SSD1306_Fill+0x2c>)
 8003116:	f004 fbfd 	bl	8007914 <memset>
}
 800311a:	bf00      	nop
 800311c:	3708      	adds	r7, #8
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	20000260 	.word	0x20000260

08003128 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	4603      	mov	r3, r0
 8003130:	80fb      	strh	r3, [r7, #6]
 8003132:	460b      	mov	r3, r1
 8003134:	80bb      	strh	r3, [r7, #4]
 8003136:	4613      	mov	r3, r2
 8003138:	70fb      	strb	r3, [r7, #3]
	if (
 800313a:	88fb      	ldrh	r3, [r7, #6]
 800313c:	2b7f      	cmp	r3, #127	; 0x7f
 800313e:	d848      	bhi.n	80031d2 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8003140:	88bb      	ldrh	r3, [r7, #4]
 8003142:	2b3f      	cmp	r3, #63	; 0x3f
 8003144:	d845      	bhi.n	80031d2 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8003146:	4b26      	ldr	r3, [pc, #152]	; (80031e0 <SSD1306_DrawPixel+0xb8>)
 8003148:	791b      	ldrb	r3, [r3, #4]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d006      	beq.n	800315c <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 800314e:	78fb      	ldrb	r3, [r7, #3]
 8003150:	2b00      	cmp	r3, #0
 8003152:	bf0c      	ite	eq
 8003154:	2301      	moveq	r3, #1
 8003156:	2300      	movne	r3, #0
 8003158:	b2db      	uxtb	r3, r3
 800315a:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 800315c:	78fb      	ldrb	r3, [r7, #3]
 800315e:	2b01      	cmp	r3, #1
 8003160:	d11a      	bne.n	8003198 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8003162:	88fa      	ldrh	r2, [r7, #6]
 8003164:	88bb      	ldrh	r3, [r7, #4]
 8003166:	08db      	lsrs	r3, r3, #3
 8003168:	b298      	uxth	r0, r3
 800316a:	4603      	mov	r3, r0
 800316c:	01db      	lsls	r3, r3, #7
 800316e:	4413      	add	r3, r2
 8003170:	4a1c      	ldr	r2, [pc, #112]	; (80031e4 <SSD1306_DrawPixel+0xbc>)
 8003172:	5cd3      	ldrb	r3, [r2, r3]
 8003174:	b25a      	sxtb	r2, r3
 8003176:	88bb      	ldrh	r3, [r7, #4]
 8003178:	f003 0307 	and.w	r3, r3, #7
 800317c:	2101      	movs	r1, #1
 800317e:	fa01 f303 	lsl.w	r3, r1, r3
 8003182:	b25b      	sxtb	r3, r3
 8003184:	4313      	orrs	r3, r2
 8003186:	b259      	sxtb	r1, r3
 8003188:	88fa      	ldrh	r2, [r7, #6]
 800318a:	4603      	mov	r3, r0
 800318c:	01db      	lsls	r3, r3, #7
 800318e:	4413      	add	r3, r2
 8003190:	b2c9      	uxtb	r1, r1
 8003192:	4a14      	ldr	r2, [pc, #80]	; (80031e4 <SSD1306_DrawPixel+0xbc>)
 8003194:	54d1      	strb	r1, [r2, r3]
 8003196:	e01d      	b.n	80031d4 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003198:	88fa      	ldrh	r2, [r7, #6]
 800319a:	88bb      	ldrh	r3, [r7, #4]
 800319c:	08db      	lsrs	r3, r3, #3
 800319e:	b298      	uxth	r0, r3
 80031a0:	4603      	mov	r3, r0
 80031a2:	01db      	lsls	r3, r3, #7
 80031a4:	4413      	add	r3, r2
 80031a6:	4a0f      	ldr	r2, [pc, #60]	; (80031e4 <SSD1306_DrawPixel+0xbc>)
 80031a8:	5cd3      	ldrb	r3, [r2, r3]
 80031aa:	b25a      	sxtb	r2, r3
 80031ac:	88bb      	ldrh	r3, [r7, #4]
 80031ae:	f003 0307 	and.w	r3, r3, #7
 80031b2:	2101      	movs	r1, #1
 80031b4:	fa01 f303 	lsl.w	r3, r1, r3
 80031b8:	b25b      	sxtb	r3, r3
 80031ba:	43db      	mvns	r3, r3
 80031bc:	b25b      	sxtb	r3, r3
 80031be:	4013      	ands	r3, r2
 80031c0:	b259      	sxtb	r1, r3
 80031c2:	88fa      	ldrh	r2, [r7, #6]
 80031c4:	4603      	mov	r3, r0
 80031c6:	01db      	lsls	r3, r3, #7
 80031c8:	4413      	add	r3, r2
 80031ca:	b2c9      	uxtb	r1, r1
 80031cc:	4a05      	ldr	r2, [pc, #20]	; (80031e4 <SSD1306_DrawPixel+0xbc>)
 80031ce:	54d1      	strb	r1, [r2, r3]
 80031d0:	e000      	b.n	80031d4 <SSD1306_DrawPixel+0xac>
		return;
 80031d2:	bf00      	nop
	}
}
 80031d4:	370c      	adds	r7, #12
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	20000660 	.word	0x20000660
 80031e4:	20000260 	.word	0x20000260

080031e8 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80031e8:	b480      	push	{r7}
 80031ea:	b083      	sub	sp, #12
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	4603      	mov	r3, r0
 80031f0:	460a      	mov	r2, r1
 80031f2:	80fb      	strh	r3, [r7, #6]
 80031f4:	4613      	mov	r3, r2
 80031f6:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80031f8:	4a05      	ldr	r2, [pc, #20]	; (8003210 <SSD1306_GotoXY+0x28>)
 80031fa:	88fb      	ldrh	r3, [r7, #6]
 80031fc:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80031fe:	4a04      	ldr	r2, [pc, #16]	; (8003210 <SSD1306_GotoXY+0x28>)
 8003200:	88bb      	ldrh	r3, [r7, #4]
 8003202:	8053      	strh	r3, [r2, #2]
}
 8003204:	bf00      	nop
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr
 8003210:	20000660 	.word	0x20000660

08003214 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8003214:	b580      	push	{r7, lr}
 8003216:	b086      	sub	sp, #24
 8003218:	af00      	add	r7, sp, #0
 800321a:	4603      	mov	r3, r0
 800321c:	6039      	str	r1, [r7, #0]
 800321e:	71fb      	strb	r3, [r7, #7]
 8003220:	4613      	mov	r3, r2
 8003222:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8003224:	4b3a      	ldr	r3, [pc, #232]	; (8003310 <SSD1306_Putc+0xfc>)
 8003226:	881b      	ldrh	r3, [r3, #0]
 8003228:	461a      	mov	r2, r3
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	781b      	ldrb	r3, [r3, #0]
 800322e:	4413      	add	r3, r2
	if (
 8003230:	2b7f      	cmp	r3, #127	; 0x7f
 8003232:	dc07      	bgt.n	8003244 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8003234:	4b36      	ldr	r3, [pc, #216]	; (8003310 <SSD1306_Putc+0xfc>)
 8003236:	885b      	ldrh	r3, [r3, #2]
 8003238:	461a      	mov	r2, r3
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	785b      	ldrb	r3, [r3, #1]
 800323e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8003240:	2b3f      	cmp	r3, #63	; 0x3f
 8003242:	dd01      	ble.n	8003248 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8003244:	2300      	movs	r3, #0
 8003246:	e05e      	b.n	8003306 <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8003248:	2300      	movs	r3, #0
 800324a:	617b      	str	r3, [r7, #20]
 800324c:	e04b      	b.n	80032e6 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	685a      	ldr	r2, [r3, #4]
 8003252:	79fb      	ldrb	r3, [r7, #7]
 8003254:	3b20      	subs	r3, #32
 8003256:	6839      	ldr	r1, [r7, #0]
 8003258:	7849      	ldrb	r1, [r1, #1]
 800325a:	fb01 f303 	mul.w	r3, r1, r3
 800325e:	4619      	mov	r1, r3
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	440b      	add	r3, r1
 8003264:	005b      	lsls	r3, r3, #1
 8003266:	4413      	add	r3, r2
 8003268:	881b      	ldrh	r3, [r3, #0]
 800326a:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 800326c:	2300      	movs	r3, #0
 800326e:	613b      	str	r3, [r7, #16]
 8003270:	e030      	b.n	80032d4 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8003272:	68fa      	ldr	r2, [r7, #12]
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	fa02 f303 	lsl.w	r3, r2, r3
 800327a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d010      	beq.n	80032a4 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8003282:	4b23      	ldr	r3, [pc, #140]	; (8003310 <SSD1306_Putc+0xfc>)
 8003284:	881a      	ldrh	r2, [r3, #0]
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	b29b      	uxth	r3, r3
 800328a:	4413      	add	r3, r2
 800328c:	b298      	uxth	r0, r3
 800328e:	4b20      	ldr	r3, [pc, #128]	; (8003310 <SSD1306_Putc+0xfc>)
 8003290:	885a      	ldrh	r2, [r3, #2]
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	b29b      	uxth	r3, r3
 8003296:	4413      	add	r3, r2
 8003298:	b29b      	uxth	r3, r3
 800329a:	79ba      	ldrb	r2, [r7, #6]
 800329c:	4619      	mov	r1, r3
 800329e:	f7ff ff43 	bl	8003128 <SSD1306_DrawPixel>
 80032a2:	e014      	b.n	80032ce <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80032a4:	4b1a      	ldr	r3, [pc, #104]	; (8003310 <SSD1306_Putc+0xfc>)
 80032a6:	881a      	ldrh	r2, [r3, #0]
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	4413      	add	r3, r2
 80032ae:	b298      	uxth	r0, r3
 80032b0:	4b17      	ldr	r3, [pc, #92]	; (8003310 <SSD1306_Putc+0xfc>)
 80032b2:	885a      	ldrh	r2, [r3, #2]
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	b29b      	uxth	r3, r3
 80032b8:	4413      	add	r3, r2
 80032ba:	b299      	uxth	r1, r3
 80032bc:	79bb      	ldrb	r3, [r7, #6]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	bf0c      	ite	eq
 80032c2:	2301      	moveq	r3, #1
 80032c4:	2300      	movne	r3, #0
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	461a      	mov	r2, r3
 80032ca:	f7ff ff2d 	bl	8003128 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	3301      	adds	r3, #1
 80032d2:	613b      	str	r3, [r7, #16]
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	781b      	ldrb	r3, [r3, #0]
 80032d8:	461a      	mov	r2, r3
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	4293      	cmp	r3, r2
 80032de:	d3c8      	bcc.n	8003272 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	3301      	adds	r3, #1
 80032e4:	617b      	str	r3, [r7, #20]
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	785b      	ldrb	r3, [r3, #1]
 80032ea:	461a      	mov	r2, r3
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d3ad      	bcc.n	800324e <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80032f2:	4b07      	ldr	r3, [pc, #28]	; (8003310 <SSD1306_Putc+0xfc>)
 80032f4:	881a      	ldrh	r2, [r3, #0]
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	b29b      	uxth	r3, r3
 80032fc:	4413      	add	r3, r2
 80032fe:	b29a      	uxth	r2, r3
 8003300:	4b03      	ldr	r3, [pc, #12]	; (8003310 <SSD1306_Putc+0xfc>)
 8003302:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8003304:	79fb      	ldrb	r3, [r7, #7]
}
 8003306:	4618      	mov	r0, r3
 8003308:	3718      	adds	r7, #24
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	20000660 	.word	0x20000660

08003314 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8003314:	b580      	push	{r7, lr}
 8003316:	b084      	sub	sp, #16
 8003318:	af00      	add	r7, sp, #0
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	60b9      	str	r1, [r7, #8]
 800331e:	4613      	mov	r3, r2
 8003320:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8003322:	e012      	b.n	800334a <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	781b      	ldrb	r3, [r3, #0]
 8003328:	79fa      	ldrb	r2, [r7, #7]
 800332a:	68b9      	ldr	r1, [r7, #8]
 800332c:	4618      	mov	r0, r3
 800332e:	f7ff ff71 	bl	8003214 <SSD1306_Putc>
 8003332:	4603      	mov	r3, r0
 8003334:	461a      	mov	r2, r3
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	781b      	ldrb	r3, [r3, #0]
 800333a:	429a      	cmp	r2, r3
 800333c:	d002      	beq.n	8003344 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	781b      	ldrb	r3, [r3, #0]
 8003342:	e008      	b.n	8003356 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	3301      	adds	r3, #1
 8003348:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d1e8      	bne.n	8003324 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	781b      	ldrb	r3, [r3, #0]
}
 8003356:	4618      	mov	r0, r3
 8003358:	3710      	adds	r7, #16
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}

0800335e <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 800335e:	b580      	push	{r7, lr}
 8003360:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8003362:	2000      	movs	r0, #0
 8003364:	f7ff fec8 	bl	80030f8 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8003368:	f7ff fe98 	bl	800309c <SSD1306_UpdateScreen>
}
 800336c:	bf00      	nop
 800336e:	bd80      	pop	{r7, pc}

08003370 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8003370:	b480      	push	{r7}
 8003372:	b083      	sub	sp, #12
 8003374:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8003376:	4b08      	ldr	r3, [pc, #32]	; (8003398 <ssd1306_I2C_Init+0x28>)
 8003378:	607b      	str	r3, [r7, #4]
	while(p>0)
 800337a:	e002      	b.n	8003382 <ssd1306_I2C_Init+0x12>
		p--;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	3b01      	subs	r3, #1
 8003380:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d1f9      	bne.n	800337c <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8003388:	bf00      	nop
 800338a:	bf00      	nop
 800338c:	370c      	adds	r7, #12
 800338e:	46bd      	mov	sp, r7
 8003390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003394:	4770      	bx	lr
 8003396:	bf00      	nop
 8003398:	0003d090 	.word	0x0003d090

0800339c <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 800339c:	b590      	push	{r4, r7, lr}
 800339e:	b0c7      	sub	sp, #284	; 0x11c
 80033a0:	af02      	add	r7, sp, #8
 80033a2:	4604      	mov	r4, r0
 80033a4:	4608      	mov	r0, r1
 80033a6:	4639      	mov	r1, r7
 80033a8:	600a      	str	r2, [r1, #0]
 80033aa:	4619      	mov	r1, r3
 80033ac:	1dfb      	adds	r3, r7, #7
 80033ae:	4622      	mov	r2, r4
 80033b0:	701a      	strb	r2, [r3, #0]
 80033b2:	1dbb      	adds	r3, r7, #6
 80033b4:	4602      	mov	r2, r0
 80033b6:	701a      	strb	r2, [r3, #0]
 80033b8:	1d3b      	adds	r3, r7, #4
 80033ba:	460a      	mov	r2, r1
 80033bc:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 80033be:	f107 030c 	add.w	r3, r7, #12
 80033c2:	1dba      	adds	r2, r7, #6
 80033c4:	7812      	ldrb	r2, [r2, #0]
 80033c6:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 80033c8:	2300      	movs	r3, #0
 80033ca:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80033ce:	e010      	b.n	80033f2 <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 80033d0:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80033d4:	463a      	mov	r2, r7
 80033d6:	6812      	ldr	r2, [r2, #0]
 80033d8:	441a      	add	r2, r3
 80033da:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80033de:	3301      	adds	r3, #1
 80033e0:	7811      	ldrb	r1, [r2, #0]
 80033e2:	f107 020c 	add.w	r2, r7, #12
 80033e6:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 80033e8:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80033ec:	3301      	adds	r3, #1
 80033ee:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80033f2:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	1d3a      	adds	r2, r7, #4
 80033fa:	8812      	ldrh	r2, [r2, #0]
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d8e7      	bhi.n	80033d0 <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8003400:	1dfb      	adds	r3, r7, #7
 8003402:	781b      	ldrb	r3, [r3, #0]
 8003404:	b299      	uxth	r1, r3
 8003406:	1d3b      	adds	r3, r7, #4
 8003408:	881b      	ldrh	r3, [r3, #0]
 800340a:	3301      	adds	r3, #1
 800340c:	b29b      	uxth	r3, r3
 800340e:	f107 020c 	add.w	r2, r7, #12
 8003412:	200a      	movs	r0, #10
 8003414:	9000      	str	r0, [sp, #0]
 8003416:	4804      	ldr	r0, [pc, #16]	; (8003428 <ssd1306_I2C_WriteMulti+0x8c>)
 8003418:	f000 ff8c 	bl	8004334 <HAL_I2C_Master_Transmit>
}
 800341c:	bf00      	nop
 800341e:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8003422:	46bd      	mov	sp, r7
 8003424:	bd90      	pop	{r4, r7, pc}
 8003426:	bf00      	nop
 8003428:	20000674 	.word	0x20000674

0800342c <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 800342c:	b580      	push	{r7, lr}
 800342e:	b086      	sub	sp, #24
 8003430:	af02      	add	r7, sp, #8
 8003432:	4603      	mov	r3, r0
 8003434:	71fb      	strb	r3, [r7, #7]
 8003436:	460b      	mov	r3, r1
 8003438:	71bb      	strb	r3, [r7, #6]
 800343a:	4613      	mov	r3, r2
 800343c:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 800343e:	79bb      	ldrb	r3, [r7, #6]
 8003440:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8003442:	797b      	ldrb	r3, [r7, #5]
 8003444:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8003446:	79fb      	ldrb	r3, [r7, #7]
 8003448:	b299      	uxth	r1, r3
 800344a:	f107 020c 	add.w	r2, r7, #12
 800344e:	230a      	movs	r3, #10
 8003450:	9300      	str	r3, [sp, #0]
 8003452:	2302      	movs	r3, #2
 8003454:	4803      	ldr	r0, [pc, #12]	; (8003464 <ssd1306_I2C_Write+0x38>)
 8003456:	f000 ff6d 	bl	8004334 <HAL_I2C_Master_Transmit>
}
 800345a:	bf00      	nop
 800345c:	3710      	adds	r7, #16
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
 8003462:	bf00      	nop
 8003464:	20000674 	.word	0x20000674

08003468 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800346e:	4b0f      	ldr	r3, [pc, #60]	; (80034ac <HAL_MspInit+0x44>)
 8003470:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003472:	4a0e      	ldr	r2, [pc, #56]	; (80034ac <HAL_MspInit+0x44>)
 8003474:	f043 0301 	orr.w	r3, r3, #1
 8003478:	6613      	str	r3, [r2, #96]	; 0x60
 800347a:	4b0c      	ldr	r3, [pc, #48]	; (80034ac <HAL_MspInit+0x44>)
 800347c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800347e:	f003 0301 	and.w	r3, r3, #1
 8003482:	607b      	str	r3, [r7, #4]
 8003484:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003486:	4b09      	ldr	r3, [pc, #36]	; (80034ac <HAL_MspInit+0x44>)
 8003488:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800348a:	4a08      	ldr	r2, [pc, #32]	; (80034ac <HAL_MspInit+0x44>)
 800348c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003490:	6593      	str	r3, [r2, #88]	; 0x58
 8003492:	4b06      	ldr	r3, [pc, #24]	; (80034ac <HAL_MspInit+0x44>)
 8003494:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003496:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800349a:	603b      	str	r3, [r7, #0]
 800349c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800349e:	bf00      	nop
 80034a0:	370c      	adds	r7, #12
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	40021000 	.word	0x40021000

080034b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034b0:	b480      	push	{r7}
 80034b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80034b4:	e7fe      	b.n	80034b4 <NMI_Handler+0x4>

080034b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034b6:	b480      	push	{r7}
 80034b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034ba:	e7fe      	b.n	80034ba <HardFault_Handler+0x4>

080034bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034bc:	b480      	push	{r7}
 80034be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034c0:	e7fe      	b.n	80034c0 <MemManage_Handler+0x4>

080034c2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034c2:	b480      	push	{r7}
 80034c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034c6:	e7fe      	b.n	80034c6 <BusFault_Handler+0x4>

080034c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034c8:	b480      	push	{r7}
 80034ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034cc:	e7fe      	b.n	80034cc <UsageFault_Handler+0x4>

080034ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034ce:	b480      	push	{r7}
 80034d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80034d2:	bf00      	nop
 80034d4:	46bd      	mov	sp, r7
 80034d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034da:	4770      	bx	lr

080034dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034dc:	b480      	push	{r7}
 80034de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034e0:	bf00      	nop
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr

080034ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80034ea:	b480      	push	{r7}
 80034ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80034ee:	bf00      	nop
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80034fc:	f000 fbda 	bl	8003cb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003500:	bf00      	nop
 8003502:	bd80      	pop	{r7, pc}

08003504 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003504:	b480      	push	{r7}
 8003506:	af00      	add	r7, sp, #0
	return 1;
 8003508:	2301      	movs	r3, #1
}
 800350a:	4618      	mov	r0, r3
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr

08003514 <_kill>:

int _kill(int pid, int sig)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b082      	sub	sp, #8
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800351e:	f004 f9cf 	bl	80078c0 <__errno>
 8003522:	4603      	mov	r3, r0
 8003524:	2216      	movs	r2, #22
 8003526:	601a      	str	r2, [r3, #0]
	return -1;
 8003528:	f04f 33ff 	mov.w	r3, #4294967295
}
 800352c:	4618      	mov	r0, r3
 800352e:	3708      	adds	r7, #8
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}

08003534 <_exit>:

void _exit (int status)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800353c:	f04f 31ff 	mov.w	r1, #4294967295
 8003540:	6878      	ldr	r0, [r7, #4]
 8003542:	f7ff ffe7 	bl	8003514 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003546:	e7fe      	b.n	8003546 <_exit+0x12>

08003548 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b086      	sub	sp, #24
 800354c:	af00      	add	r7, sp, #0
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	60b9      	str	r1, [r7, #8]
 8003552:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003554:	2300      	movs	r3, #0
 8003556:	617b      	str	r3, [r7, #20]
 8003558:	e00a      	b.n	8003570 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800355a:	f3af 8000 	nop.w
 800355e:	4601      	mov	r1, r0
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	1c5a      	adds	r2, r3, #1
 8003564:	60ba      	str	r2, [r7, #8]
 8003566:	b2ca      	uxtb	r2, r1
 8003568:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	3301      	adds	r3, #1
 800356e:	617b      	str	r3, [r7, #20]
 8003570:	697a      	ldr	r2, [r7, #20]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	429a      	cmp	r2, r3
 8003576:	dbf0      	blt.n	800355a <_read+0x12>
	}

return len;
 8003578:	687b      	ldr	r3, [r7, #4]
}
 800357a:	4618      	mov	r0, r3
 800357c:	3718      	adds	r7, #24
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}

08003582 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003582:	b580      	push	{r7, lr}
 8003584:	b086      	sub	sp, #24
 8003586:	af00      	add	r7, sp, #0
 8003588:	60f8      	str	r0, [r7, #12]
 800358a:	60b9      	str	r1, [r7, #8]
 800358c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800358e:	2300      	movs	r3, #0
 8003590:	617b      	str	r3, [r7, #20]
 8003592:	e009      	b.n	80035a8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	1c5a      	adds	r2, r3, #1
 8003598:	60ba      	str	r2, [r7, #8]
 800359a:	781b      	ldrb	r3, [r3, #0]
 800359c:	4618      	mov	r0, r3
 800359e:	f000 f8df 	bl	8003760 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	3301      	adds	r3, #1
 80035a6:	617b      	str	r3, [r7, #20]
 80035a8:	697a      	ldr	r2, [r7, #20]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	429a      	cmp	r2, r3
 80035ae:	dbf1      	blt.n	8003594 <_write+0x12>
	}
	return len;
 80035b0:	687b      	ldr	r3, [r7, #4]
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3718      	adds	r7, #24
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}

080035ba <_close>:

int _close(int file)
{
 80035ba:	b480      	push	{r7}
 80035bc:	b083      	sub	sp, #12
 80035be:	af00      	add	r7, sp, #0
 80035c0:	6078      	str	r0, [r7, #4]
	return -1;
 80035c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	370c      	adds	r7, #12
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr

080035d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80035d2:	b480      	push	{r7}
 80035d4:	b083      	sub	sp, #12
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	6078      	str	r0, [r7, #4]
 80035da:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80035e2:	605a      	str	r2, [r3, #4]
	return 0;
 80035e4:	2300      	movs	r3, #0
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	370c      	adds	r7, #12
 80035ea:	46bd      	mov	sp, r7
 80035ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f0:	4770      	bx	lr

080035f2 <_isatty>:

int _isatty(int file)
{
 80035f2:	b480      	push	{r7}
 80035f4:	b083      	sub	sp, #12
 80035f6:	af00      	add	r7, sp, #0
 80035f8:	6078      	str	r0, [r7, #4]
	return 1;
 80035fa:	2301      	movs	r3, #1
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	370c      	adds	r7, #12
 8003600:	46bd      	mov	sp, r7
 8003602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003606:	4770      	bx	lr

08003608 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003608:	b480      	push	{r7}
 800360a:	b085      	sub	sp, #20
 800360c:	af00      	add	r7, sp, #0
 800360e:	60f8      	str	r0, [r7, #12]
 8003610:	60b9      	str	r1, [r7, #8]
 8003612:	607a      	str	r2, [r7, #4]
	return 0;
 8003614:	2300      	movs	r3, #0
}
 8003616:	4618      	mov	r0, r3
 8003618:	3714      	adds	r7, #20
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr
	...

08003624 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b086      	sub	sp, #24
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800362c:	4a14      	ldr	r2, [pc, #80]	; (8003680 <_sbrk+0x5c>)
 800362e:	4b15      	ldr	r3, [pc, #84]	; (8003684 <_sbrk+0x60>)
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003638:	4b13      	ldr	r3, [pc, #76]	; (8003688 <_sbrk+0x64>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d102      	bne.n	8003646 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003640:	4b11      	ldr	r3, [pc, #68]	; (8003688 <_sbrk+0x64>)
 8003642:	4a12      	ldr	r2, [pc, #72]	; (800368c <_sbrk+0x68>)
 8003644:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003646:	4b10      	ldr	r3, [pc, #64]	; (8003688 <_sbrk+0x64>)
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4413      	add	r3, r2
 800364e:	693a      	ldr	r2, [r7, #16]
 8003650:	429a      	cmp	r2, r3
 8003652:	d207      	bcs.n	8003664 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003654:	f004 f934 	bl	80078c0 <__errno>
 8003658:	4603      	mov	r3, r0
 800365a:	220c      	movs	r2, #12
 800365c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800365e:	f04f 33ff 	mov.w	r3, #4294967295
 8003662:	e009      	b.n	8003678 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003664:	4b08      	ldr	r3, [pc, #32]	; (8003688 <_sbrk+0x64>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800366a:	4b07      	ldr	r3, [pc, #28]	; (8003688 <_sbrk+0x64>)
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4413      	add	r3, r2
 8003672:	4a05      	ldr	r2, [pc, #20]	; (8003688 <_sbrk+0x64>)
 8003674:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003676:	68fb      	ldr	r3, [r7, #12]
}
 8003678:	4618      	mov	r0, r3
 800367a:	3718      	adds	r7, #24
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}
 8003680:	20018000 	.word	0x20018000
 8003684:	00000400 	.word	0x00000400
 8003688:	20000668 	.word	0x20000668
 800368c:	20000830 	.word	0x20000830

08003690 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003690:	b480      	push	{r7}
 8003692:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003694:	4b06      	ldr	r3, [pc, #24]	; (80036b0 <SystemInit+0x20>)
 8003696:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800369a:	4a05      	ldr	r2, [pc, #20]	; (80036b0 <SystemInit+0x20>)
 800369c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80036a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80036a4:	bf00      	nop
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop
 80036b0:	e000ed00 	.word	0xe000ed00

080036b4 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b084      	sub	sp, #16
 80036b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036ba:	1d3b      	adds	r3, r7, #4
 80036bc:	2200      	movs	r2, #0
 80036be:	601a      	str	r2, [r3, #0]
 80036c0:	605a      	str	r2, [r3, #4]
 80036c2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80036c4:	4b14      	ldr	r3, [pc, #80]	; (8003718 <MX_TIM6_Init+0x64>)
 80036c6:	4a15      	ldr	r2, [pc, #84]	; (800371c <MX_TIM6_Init+0x68>)
 80036c8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 80-1;
 80036ca:	4b13      	ldr	r3, [pc, #76]	; (8003718 <MX_TIM6_Init+0x64>)
 80036cc:	224f      	movs	r2, #79	; 0x4f
 80036ce:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036d0:	4b11      	ldr	r3, [pc, #68]	; (8003718 <MX_TIM6_Init+0x64>)
 80036d2:	2200      	movs	r2, #0
 80036d4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 0xffff-1;
 80036d6:	4b10      	ldr	r3, [pc, #64]	; (8003718 <MX_TIM6_Init+0x64>)
 80036d8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80036dc:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036de:	4b0e      	ldr	r3, [pc, #56]	; (8003718 <MX_TIM6_Init+0x64>)
 80036e0:	2200      	movs	r2, #0
 80036e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80036e4:	480c      	ldr	r0, [pc, #48]	; (8003718 <MX_TIM6_Init+0x64>)
 80036e6:	f003 f8ab 	bl	8006840 <HAL_TIM_Base_Init>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d001      	beq.n	80036f4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80036f0:	f7ff fa46 	bl	8002b80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036f4:	2300      	movs	r3, #0
 80036f6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036f8:	2300      	movs	r3, #0
 80036fa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80036fc:	1d3b      	adds	r3, r7, #4
 80036fe:	4619      	mov	r1, r3
 8003700:	4805      	ldr	r0, [pc, #20]	; (8003718 <MX_TIM6_Init+0x64>)
 8003702:	f003 f9f7 	bl	8006af4 <HAL_TIMEx_MasterConfigSynchronization>
 8003706:	4603      	mov	r3, r0
 8003708:	2b00      	cmp	r3, #0
 800370a:	d001      	beq.n	8003710 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800370c:	f7ff fa38 	bl	8002b80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003710:	bf00      	nop
 8003712:	3710      	adds	r7, #16
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}
 8003718:	200006c8 	.word	0x200006c8
 800371c:	40001000 	.word	0x40001000

08003720 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003720:	b480      	push	{r7}
 8003722:	b085      	sub	sp, #20
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a0a      	ldr	r2, [pc, #40]	; (8003758 <HAL_TIM_Base_MspInit+0x38>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d10b      	bne.n	800374a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003732:	4b0a      	ldr	r3, [pc, #40]	; (800375c <HAL_TIM_Base_MspInit+0x3c>)
 8003734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003736:	4a09      	ldr	r2, [pc, #36]	; (800375c <HAL_TIM_Base_MspInit+0x3c>)
 8003738:	f043 0310 	orr.w	r3, r3, #16
 800373c:	6593      	str	r3, [r2, #88]	; 0x58
 800373e:	4b07      	ldr	r3, [pc, #28]	; (800375c <HAL_TIM_Base_MspInit+0x3c>)
 8003740:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003742:	f003 0310 	and.w	r3, r3, #16
 8003746:	60fb      	str	r3, [r7, #12]
 8003748:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800374a:	bf00      	nop
 800374c:	3714      	adds	r7, #20
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr
 8003756:	bf00      	nop
 8003758:	40001000 	.word	0x40001000
 800375c:	40021000 	.word	0x40021000

08003760 <__io_putchar>:
 */

#include "usart.h"

int __io_putchar(int ch)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b082      	sub	sp, #8
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 1000);
 8003768:	1d39      	adds	r1, r7, #4
 800376a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800376e:	2201      	movs	r2, #1
 8003770:	4803      	ldr	r0, [pc, #12]	; (8003780 <__io_putchar+0x20>)
 8003772:	f003 faeb 	bl	8006d4c <HAL_UART_Transmit>
	return ch;
 8003776:	687b      	ldr	r3, [r7, #4]
}
 8003778:	4618      	mov	r0, r3
 800377a:	3708      	adds	r7, #8
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}
 8003780:	20000798 	.word	0x20000798

08003784 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart2;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003788:	4b16      	ldr	r3, [pc, #88]	; (80037e4 <MX_UART4_Init+0x60>)
 800378a:	4a17      	ldr	r2, [pc, #92]	; (80037e8 <MX_UART4_Init+0x64>)
 800378c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 800378e:	4b15      	ldr	r3, [pc, #84]	; (80037e4 <MX_UART4_Init+0x60>)
 8003790:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003794:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003796:	4b13      	ldr	r3, [pc, #76]	; (80037e4 <MX_UART4_Init+0x60>)
 8003798:	2200      	movs	r2, #0
 800379a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800379c:	4b11      	ldr	r3, [pc, #68]	; (80037e4 <MX_UART4_Init+0x60>)
 800379e:	2200      	movs	r2, #0
 80037a0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80037a2:	4b10      	ldr	r3, [pc, #64]	; (80037e4 <MX_UART4_Init+0x60>)
 80037a4:	2200      	movs	r2, #0
 80037a6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80037a8:	4b0e      	ldr	r3, [pc, #56]	; (80037e4 <MX_UART4_Init+0x60>)
 80037aa:	220c      	movs	r2, #12
 80037ac:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80037ae:	4b0d      	ldr	r3, [pc, #52]	; (80037e4 <MX_UART4_Init+0x60>)
 80037b0:	2200      	movs	r2, #0
 80037b2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80037b4:	4b0b      	ldr	r3, [pc, #44]	; (80037e4 <MX_UART4_Init+0x60>)
 80037b6:	2200      	movs	r2, #0
 80037b8:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80037ba:	4b0a      	ldr	r3, [pc, #40]	; (80037e4 <MX_UART4_Init+0x60>)
 80037bc:	2200      	movs	r2, #0
 80037be:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 80037c0:	4b08      	ldr	r3, [pc, #32]	; (80037e4 <MX_UART4_Init+0x60>)
 80037c2:	2210      	movs	r2, #16
 80037c4:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80037c6:	4b07      	ldr	r3, [pc, #28]	; (80037e4 <MX_UART4_Init+0x60>)
 80037c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80037cc:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_HalfDuplex_Init(&huart4) != HAL_OK)
 80037ce:	4805      	ldr	r0, [pc, #20]	; (80037e4 <MX_UART4_Init+0x60>)
 80037d0:	f003 fa66 	bl	8006ca0 <HAL_HalfDuplex_Init>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d001      	beq.n	80037de <MX_UART4_Init+0x5a>
  {
    Error_Handler();
 80037da:	f7ff f9d1 	bl	8002b80 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80037de:	bf00      	nop
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	20000714 	.word	0x20000714
 80037e8:	40004c00 	.word	0x40004c00

080037ec <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80037f0:	4b14      	ldr	r3, [pc, #80]	; (8003844 <MX_USART2_UART_Init+0x58>)
 80037f2:	4a15      	ldr	r2, [pc, #84]	; (8003848 <MX_USART2_UART_Init+0x5c>)
 80037f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80037f6:	4b13      	ldr	r3, [pc, #76]	; (8003844 <MX_USART2_UART_Init+0x58>)
 80037f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80037fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80037fe:	4b11      	ldr	r3, [pc, #68]	; (8003844 <MX_USART2_UART_Init+0x58>)
 8003800:	2200      	movs	r2, #0
 8003802:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003804:	4b0f      	ldr	r3, [pc, #60]	; (8003844 <MX_USART2_UART_Init+0x58>)
 8003806:	2200      	movs	r2, #0
 8003808:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800380a:	4b0e      	ldr	r3, [pc, #56]	; (8003844 <MX_USART2_UART_Init+0x58>)
 800380c:	2200      	movs	r2, #0
 800380e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003810:	4b0c      	ldr	r3, [pc, #48]	; (8003844 <MX_USART2_UART_Init+0x58>)
 8003812:	220c      	movs	r2, #12
 8003814:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003816:	4b0b      	ldr	r3, [pc, #44]	; (8003844 <MX_USART2_UART_Init+0x58>)
 8003818:	2200      	movs	r2, #0
 800381a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800381c:	4b09      	ldr	r3, [pc, #36]	; (8003844 <MX_USART2_UART_Init+0x58>)
 800381e:	2200      	movs	r2, #0
 8003820:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003822:	4b08      	ldr	r3, [pc, #32]	; (8003844 <MX_USART2_UART_Init+0x58>)
 8003824:	2200      	movs	r2, #0
 8003826:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003828:	4b06      	ldr	r3, [pc, #24]	; (8003844 <MX_USART2_UART_Init+0x58>)
 800382a:	2200      	movs	r2, #0
 800382c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800382e:	4805      	ldr	r0, [pc, #20]	; (8003844 <MX_USART2_UART_Init+0x58>)
 8003830:	f003 f9e8 	bl	8006c04 <HAL_UART_Init>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d001      	beq.n	800383e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800383a:	f7ff f9a1 	bl	8002b80 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800383e:	bf00      	nop
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	20000798 	.word	0x20000798
 8003848:	40004400 	.word	0x40004400

0800384c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b0ae      	sub	sp, #184	; 0xb8
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003854:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003858:	2200      	movs	r2, #0
 800385a:	601a      	str	r2, [r3, #0]
 800385c:	605a      	str	r2, [r3, #4]
 800385e:	609a      	str	r2, [r3, #8]
 8003860:	60da      	str	r2, [r3, #12]
 8003862:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003864:	f107 031c 	add.w	r3, r7, #28
 8003868:	2288      	movs	r2, #136	; 0x88
 800386a:	2100      	movs	r1, #0
 800386c:	4618      	mov	r0, r3
 800386e:	f004 f851 	bl	8007914 <memset>
  if(uartHandle->Instance==UART4)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a42      	ldr	r2, [pc, #264]	; (8003980 <HAL_UART_MspInit+0x134>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d13c      	bne.n	80038f6 <HAL_UART_MspInit+0xaa>
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 800387c:	2308      	movs	r3, #8
 800387e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8003880:	2300      	movs	r3, #0
 8003882:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003884:	f107 031c 	add.w	r3, r7, #28
 8003888:	4618      	mov	r0, r3
 800388a:	f002 fb1d 	bl	8005ec8 <HAL_RCCEx_PeriphCLKConfig>
 800388e:	4603      	mov	r3, r0
 8003890:	2b00      	cmp	r3, #0
 8003892:	d001      	beq.n	8003898 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003894:	f7ff f974 	bl	8002b80 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003898:	4b3a      	ldr	r3, [pc, #232]	; (8003984 <HAL_UART_MspInit+0x138>)
 800389a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800389c:	4a39      	ldr	r2, [pc, #228]	; (8003984 <HAL_UART_MspInit+0x138>)
 800389e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80038a2:	6593      	str	r3, [r2, #88]	; 0x58
 80038a4:	4b37      	ldr	r3, [pc, #220]	; (8003984 <HAL_UART_MspInit+0x138>)
 80038a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038a8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038ac:	61bb      	str	r3, [r7, #24]
 80038ae:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038b0:	4b34      	ldr	r3, [pc, #208]	; (8003984 <HAL_UART_MspInit+0x138>)
 80038b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038b4:	4a33      	ldr	r2, [pc, #204]	; (8003984 <HAL_UART_MspInit+0x138>)
 80038b6:	f043 0301 	orr.w	r3, r3, #1
 80038ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80038bc:	4b31      	ldr	r3, [pc, #196]	; (8003984 <HAL_UART_MspInit+0x138>)
 80038be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038c0:	f003 0301 	and.w	r3, r3, #1
 80038c4:	617b      	str	r3, [r7, #20]
 80038c6:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80038c8:	2301      	movs	r3, #1
 80038ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80038ce:	2312      	movs	r3, #18
 80038d0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80038d4:	2301      	movs	r3, #1
 80038d6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038da:	2303      	movs	r3, #3
 80038dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80038e0:	2308      	movs	r3, #8
 80038e2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038e6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80038ea:	4619      	mov	r1, r3
 80038ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038f0:	f000 fae6 	bl	8003ec0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80038f4:	e040      	b.n	8003978 <HAL_UART_MspInit+0x12c>
  else if(uartHandle->Instance==USART2)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a23      	ldr	r2, [pc, #140]	; (8003988 <HAL_UART_MspInit+0x13c>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d13b      	bne.n	8003978 <HAL_UART_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003900:	2302      	movs	r3, #2
 8003902:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003904:	2300      	movs	r3, #0
 8003906:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003908:	f107 031c 	add.w	r3, r7, #28
 800390c:	4618      	mov	r0, r3
 800390e:	f002 fadb 	bl	8005ec8 <HAL_RCCEx_PeriphCLKConfig>
 8003912:	4603      	mov	r3, r0
 8003914:	2b00      	cmp	r3, #0
 8003916:	d001      	beq.n	800391c <HAL_UART_MspInit+0xd0>
      Error_Handler();
 8003918:	f7ff f932 	bl	8002b80 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800391c:	4b19      	ldr	r3, [pc, #100]	; (8003984 <HAL_UART_MspInit+0x138>)
 800391e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003920:	4a18      	ldr	r2, [pc, #96]	; (8003984 <HAL_UART_MspInit+0x138>)
 8003922:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003926:	6593      	str	r3, [r2, #88]	; 0x58
 8003928:	4b16      	ldr	r3, [pc, #88]	; (8003984 <HAL_UART_MspInit+0x138>)
 800392a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800392c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003930:	613b      	str	r3, [r7, #16]
 8003932:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003934:	4b13      	ldr	r3, [pc, #76]	; (8003984 <HAL_UART_MspInit+0x138>)
 8003936:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003938:	4a12      	ldr	r2, [pc, #72]	; (8003984 <HAL_UART_MspInit+0x138>)
 800393a:	f043 0301 	orr.w	r3, r3, #1
 800393e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003940:	4b10      	ldr	r3, [pc, #64]	; (8003984 <HAL_UART_MspInit+0x138>)
 8003942:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003944:	f003 0301 	and.w	r3, r3, #1
 8003948:	60fb      	str	r3, [r7, #12]
 800394a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800394c:	230c      	movs	r3, #12
 800394e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003952:	2302      	movs	r3, #2
 8003954:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003958:	2300      	movs	r3, #0
 800395a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800395e:	2303      	movs	r3, #3
 8003960:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003964:	2307      	movs	r3, #7
 8003966:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800396a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800396e:	4619      	mov	r1, r3
 8003970:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003974:	f000 faa4 	bl	8003ec0 <HAL_GPIO_Init>
}
 8003978:	bf00      	nop
 800397a:	37b8      	adds	r7, #184	; 0xb8
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}
 8003980:	40004c00 	.word	0x40004c00
 8003984:	40021000 	.word	0x40021000
 8003988:	40004400 	.word	0x40004400

0800398c <Set_Baud_Rate>:

#include "wire.h"
#include "usart.h"

static void Set_Baud_Rate(uint32_t baudrate)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  huart4.Instance = UART4;
 8003994:	4b16      	ldr	r3, [pc, #88]	; (80039f0 <Set_Baud_Rate+0x64>)
 8003996:	4a17      	ldr	r2, [pc, #92]	; (80039f4 <Set_Baud_Rate+0x68>)
 8003998:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = baudrate;
 800399a:	4a15      	ldr	r2, [pc, #84]	; (80039f0 <Set_Baud_Rate+0x64>)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6053      	str	r3, [r2, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80039a0:	4b13      	ldr	r3, [pc, #76]	; (80039f0 <Set_Baud_Rate+0x64>)
 80039a2:	2200      	movs	r2, #0
 80039a4:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80039a6:	4b12      	ldr	r3, [pc, #72]	; (80039f0 <Set_Baud_Rate+0x64>)
 80039a8:	2200      	movs	r2, #0
 80039aa:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80039ac:	4b10      	ldr	r3, [pc, #64]	; (80039f0 <Set_Baud_Rate+0x64>)
 80039ae:	2200      	movs	r2, #0
 80039b0:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80039b2:	4b0f      	ldr	r3, [pc, #60]	; (80039f0 <Set_Baud_Rate+0x64>)
 80039b4:	220c      	movs	r2, #12
 80039b6:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039b8:	4b0d      	ldr	r3, [pc, #52]	; (80039f0 <Set_Baud_Rate+0x64>)
 80039ba:	2200      	movs	r2, #0
 80039bc:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80039be:	4b0c      	ldr	r3, [pc, #48]	; (80039f0 <Set_Baud_Rate+0x64>)
 80039c0:	2200      	movs	r2, #0
 80039c2:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80039c4:	4b0a      	ldr	r3, [pc, #40]	; (80039f0 <Set_Baud_Rate+0x64>)
 80039c6:	2200      	movs	r2, #0
 80039c8:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 80039ca:	4b09      	ldr	r3, [pc, #36]	; (80039f0 <Set_Baud_Rate+0x64>)
 80039cc:	2210      	movs	r2, #16
 80039ce:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80039d0:	4b07      	ldr	r3, [pc, #28]	; (80039f0 <Set_Baud_Rate+0x64>)
 80039d2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80039d6:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_HalfDuplex_Init(&huart4) != HAL_OK)
 80039d8:	4805      	ldr	r0, [pc, #20]	; (80039f0 <Set_Baud_Rate+0x64>)
 80039da:	f003 f961 	bl	8006ca0 <HAL_HalfDuplex_Init>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d001      	beq.n	80039e8 <Set_Baud_Rate+0x5c>
  {
    Error_Handler();
 80039e4:	f7ff f8cc 	bl	8002b80 <Error_Handler>
  }
}
 80039e8:	bf00      	nop
 80039ea:	3708      	adds	r7, #8
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}
 80039f0:	20000714 	.word	0x20000714
 80039f4:	40004c00 	.word	0x40004c00

080039f8 <Wire_Reset>:

HAL_StatusTypeDef Wire_Reset(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
    uint8_t data_tx = 0xF0;
 80039fe:	23f0      	movs	r3, #240	; 0xf0
 8003a00:	71fb      	strb	r3, [r7, #7]
    uint8_t data_rx = 0;
 8003a02:	2300      	movs	r3, #0
 8003a04:	71bb      	strb	r3, [r7, #6]

    Set_Baud_Rate(9600);
 8003a06:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8003a0a:	f7ff ffbf 	bl	800398c <Set_Baud_Rate>
    HAL_UART_Transmit(&huart4, &data_tx, 1, HAL_MAX_DELAY);
 8003a0e:	1df9      	adds	r1, r7, #7
 8003a10:	f04f 33ff 	mov.w	r3, #4294967295
 8003a14:	2201      	movs	r2, #1
 8003a16:	480c      	ldr	r0, [pc, #48]	; (8003a48 <Wire_Reset+0x50>)
 8003a18:	f003 f998 	bl	8006d4c <HAL_UART_Transmit>
    HAL_UART_Receive(&huart4, &data_rx, 1, HAL_MAX_DELAY);
 8003a1c:	1db9      	adds	r1, r7, #6
 8003a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8003a22:	2201      	movs	r2, #1
 8003a24:	4808      	ldr	r0, [pc, #32]	; (8003a48 <Wire_Reset+0x50>)
 8003a26:	f003 fa25 	bl	8006e74 <HAL_UART_Receive>
    Set_Baud_Rate(115200);
 8003a2a:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8003a2e:	f7ff ffad 	bl	800398c <Set_Baud_Rate>

    if (data_rx != 0xF0)
 8003a32:	79bb      	ldrb	r3, [r7, #6]
 8003a34:	2bf0      	cmp	r3, #240	; 0xf0
 8003a36:	d001      	beq.n	8003a3c <Wire_Reset+0x44>
        return HAL_OK;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	e000      	b.n	8003a3e <Wire_Reset+0x46>
    else
        return HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3708      	adds	r7, #8
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	bf00      	nop
 8003a48:	20000714 	.word	0x20000714

08003a4c <Read_Bit>:

static int Read_Bit(void)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
    uint8_t data_tx = 0xFF;
 8003a52:	23ff      	movs	r3, #255	; 0xff
 8003a54:	71fb      	strb	r3, [r7, #7]
    uint8_t data_rx = 0;
 8003a56:	2300      	movs	r3, #0
 8003a58:	71bb      	strb	r3, [r7, #6]
    HAL_UART_Transmit(&huart4, &data_tx, 1, HAL_MAX_DELAY);
 8003a5a:	1df9      	adds	r1, r7, #7
 8003a5c:	f04f 33ff 	mov.w	r3, #4294967295
 8003a60:	2201      	movs	r2, #1
 8003a62:	4808      	ldr	r0, [pc, #32]	; (8003a84 <Read_Bit+0x38>)
 8003a64:	f003 f972 	bl	8006d4c <HAL_UART_Transmit>
    HAL_UART_Receive(&huart4, &data_rx, 1, HAL_MAX_DELAY);
 8003a68:	1db9      	adds	r1, r7, #6
 8003a6a:	f04f 33ff 	mov.w	r3, #4294967295
 8003a6e:	2201      	movs	r2, #1
 8003a70:	4804      	ldr	r0, [pc, #16]	; (8003a84 <Read_Bit+0x38>)
 8003a72:	f003 f9ff 	bl	8006e74 <HAL_UART_Receive>

    return data_rx & 0x01; // read last significant bit
 8003a76:	79bb      	ldrb	r3, [r7, #6]
 8003a78:	f003 0301 	and.w	r3, r3, #1
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	3708      	adds	r7, #8
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	20000714 	.word	0x20000714

08003a88 <Wire_Read>:

uint8_t Wire_Read(void)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
    uint8_t received = 0;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++) {
 8003a92:	2300      	movs	r3, #0
 8003a94:	603b      	str	r3, [r7, #0]
 8003a96:	e00e      	b.n	8003ab6 <Wire_Read+0x2e>
        received >>= 1;
 8003a98:	79fb      	ldrb	r3, [r7, #7]
 8003a9a:	085b      	lsrs	r3, r3, #1
 8003a9c:	71fb      	strb	r3, [r7, #7]
        if (Read_Bit())
 8003a9e:	f7ff ffd5 	bl	8003a4c <Read_Bit>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d003      	beq.n	8003ab0 <Wire_Read+0x28>
            received |= 0x80;
 8003aa8:	79fb      	ldrb	r3, [r7, #7]
 8003aaa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003aae:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++) {
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	3301      	adds	r3, #1
 8003ab4:	603b      	str	r3, [r7, #0]
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	2b07      	cmp	r3, #7
 8003aba:	dded      	ble.n	8003a98 <Wire_Read+0x10>
    }
    return received;
 8003abc:	79fb      	ldrb	r3, [r7, #7]
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3708      	adds	r7, #8
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
	...

08003ac8 <Write_Bit>:

static void Write_Bit(int value)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b084      	sub	sp, #16
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
    if (value) {
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d00a      	beq.n	8003aec <Write_Bit+0x24>
        uint8_t data_tx = 0xff;
 8003ad6:	23ff      	movs	r3, #255	; 0xff
 8003ad8:	73fb      	strb	r3, [r7, #15]
        HAL_UART_Transmit(&huart4, &data_tx, 1, HAL_MAX_DELAY);
 8003ada:	f107 010f 	add.w	r1, r7, #15
 8003ade:	f04f 33ff 	mov.w	r3, #4294967295
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	4808      	ldr	r0, [pc, #32]	; (8003b08 <Write_Bit+0x40>)
 8003ae6:	f003 f931 	bl	8006d4c <HAL_UART_Transmit>
    } else {
        uint8_t data_tx = 0x0;
        HAL_UART_Transmit(&huart4, &data_tx, 1, HAL_MAX_DELAY);
    }
}
 8003aea:	e009      	b.n	8003b00 <Write_Bit+0x38>
        uint8_t data_tx = 0x0;
 8003aec:	2300      	movs	r3, #0
 8003aee:	73bb      	strb	r3, [r7, #14]
        HAL_UART_Transmit(&huart4, &data_tx, 1, HAL_MAX_DELAY);
 8003af0:	f107 010e 	add.w	r1, r7, #14
 8003af4:	f04f 33ff 	mov.w	r3, #4294967295
 8003af8:	2201      	movs	r2, #1
 8003afa:	4803      	ldr	r0, [pc, #12]	; (8003b08 <Write_Bit+0x40>)
 8003afc:	f003 f926 	bl	8006d4c <HAL_UART_Transmit>
}
 8003b00:	bf00      	nop
 8003b02:	3710      	adds	r7, #16
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	20000714 	.word	0x20000714

08003b0c <Wire_Write>:

void Wire_Write(uint8_t byte)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b084      	sub	sp, #16
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	4603      	mov	r3, r0
 8003b14:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++) {
 8003b16:	2300      	movs	r3, #0
 8003b18:	60fb      	str	r3, [r7, #12]
 8003b1a:	e00b      	b.n	8003b34 <Wire_Write+0x28>
        Write_Bit(byte & 0x01);
 8003b1c:	79fb      	ldrb	r3, [r7, #7]
 8003b1e:	f003 0301 	and.w	r3, r3, #1
 8003b22:	4618      	mov	r0, r3
 8003b24:	f7ff ffd0 	bl	8003ac8 <Write_Bit>
        byte >>= 1;
 8003b28:	79fb      	ldrb	r3, [r7, #7]
 8003b2a:	085b      	lsrs	r3, r3, #1
 8003b2c:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++) {
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	3301      	adds	r3, #1
 8003b32:	60fb      	str	r3, [r7, #12]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2b07      	cmp	r3, #7
 8003b38:	ddf0      	ble.n	8003b1c <Wire_Write+0x10>
    }
}
 8003b3a:	bf00      	nop
 8003b3c:	bf00      	nop
 8003b3e:	3710      	adds	r7, #16
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}

08003b44 <Wire_Crc>:

uint8_t Wire_Crc(const uint8_t* data, int length)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b087      	sub	sp, #28
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	6039      	str	r1, [r7, #0]
    uint8_t crc_code = 0;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	75fb      	strb	r3, [r7, #23]
 	 while (length--) {
 8003b52:	e024      	b.n	8003b9e <Wire_Crc+0x5a>

 		 uint8_t byte = *data; //byte = *(data++) ->
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	781b      	ldrb	r3, [r3, #0]
 8003b58:	75bb      	strb	r3, [r7, #22]
 		 data = data + 1;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	3301      	adds	r3, #1
 8003b5e:	607b      	str	r3, [r7, #4]

 		 for (int i = 0; i<8; i++) {
 8003b60:	2300      	movs	r3, #0
 8003b62:	613b      	str	r3, [r7, #16]
 8003b64:	e018      	b.n	8003b98 <Wire_Crc+0x54>
 			 	 uint8_t val = (crc_code ^ byte);
 8003b66:	7dfa      	ldrb	r2, [r7, #23]
 8003b68:	7dbb      	ldrb	r3, [r7, #22]
 8003b6a:	4053      	eors	r3, r2
 8003b6c:	73fb      	strb	r3, [r7, #15]
 			 	 val = val & 0x01;
 8003b6e:	7bfb      	ldrb	r3, [r7, #15]
 8003b70:	f003 0301 	and.w	r3, r3, #1
 8003b74:	73fb      	strb	r3, [r7, #15]
 			 	 crc_code >>= 1;
 8003b76:	7dfb      	ldrb	r3, [r7, #23]
 8003b78:	085b      	lsrs	r3, r3, #1
 8003b7a:	75fb      	strb	r3, [r7, #23]
 			 	 if (val) {
 8003b7c:	7bfb      	ldrb	r3, [r7, #15]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d004      	beq.n	8003b8c <Wire_Crc+0x48>
 			 		 crc_code ^= 0x8C;
 8003b82:	7dfb      	ldrb	r3, [r7, #23]
 8003b84:	f083 0373 	eor.w	r3, r3, #115	; 0x73
 8003b88:	43db      	mvns	r3, r3
 8003b8a:	75fb      	strb	r3, [r7, #23]
 			    }
 			 	 byte >>= 1;
 8003b8c:	7dbb      	ldrb	r3, [r7, #22]
 8003b8e:	085b      	lsrs	r3, r3, #1
 8003b90:	75bb      	strb	r3, [r7, #22]
 		 for (int i = 0; i<8; i++) {
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	3301      	adds	r3, #1
 8003b96:	613b      	str	r3, [r7, #16]
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	2b07      	cmp	r3, #7
 8003b9c:	dde3      	ble.n	8003b66 <Wire_Crc+0x22>
 	 while (length--) {
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	1e5a      	subs	r2, r3, #1
 8003ba2:	603a      	str	r2, [r7, #0]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d1d5      	bne.n	8003b54 <Wire_Crc+0x10>
 		}

 	}
 	 return crc_code;
 8003ba8:	7dfb      	ldrb	r3, [r7, #23]
 8003baa:	4618      	mov	r0, r3
 8003bac:	371c      	adds	r7, #28
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr
	...

08003bb8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003bb8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003bf0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003bbc:	f7ff fd68 	bl	8003690 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003bc0:	480c      	ldr	r0, [pc, #48]	; (8003bf4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003bc2:	490d      	ldr	r1, [pc, #52]	; (8003bf8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003bc4:	4a0d      	ldr	r2, [pc, #52]	; (8003bfc <LoopForever+0xe>)
  movs r3, #0
 8003bc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003bc8:	e002      	b.n	8003bd0 <LoopCopyDataInit>

08003bca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003bca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003bcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003bce:	3304      	adds	r3, #4

08003bd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003bd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003bd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003bd4:	d3f9      	bcc.n	8003bca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003bd6:	4a0a      	ldr	r2, [pc, #40]	; (8003c00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003bd8:	4c0a      	ldr	r4, [pc, #40]	; (8003c04 <LoopForever+0x16>)
  movs r3, #0
 8003bda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003bdc:	e001      	b.n	8003be2 <LoopFillZerobss>

08003bde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003bde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003be0:	3204      	adds	r2, #4

08003be2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003be2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003be4:	d3fb      	bcc.n	8003bde <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003be6:	f003 fe71 	bl	80078cc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003bea:	f7fe ffcf 	bl	8002b8c <main>

08003bee <LoopForever>:

LoopForever:
    b LoopForever
 8003bee:	e7fe      	b.n	8003bee <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003bf0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003bf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003bf8:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8003bfc:	0800ba5c 	.word	0x0800ba5c
  ldr r2, =_sbss
 8003c00:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8003c04:	20000830 	.word	0x20000830

08003c08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003c08:	e7fe      	b.n	8003c08 <ADC1_2_IRQHandler>

08003c0a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c0a:	b580      	push	{r7, lr}
 8003c0c:	b082      	sub	sp, #8
 8003c0e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003c10:	2300      	movs	r3, #0
 8003c12:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c14:	2003      	movs	r0, #3
 8003c16:	f000 f91f 	bl	8003e58 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003c1a:	200f      	movs	r0, #15
 8003c1c:	f000 f80e 	bl	8003c3c <HAL_InitTick>
 8003c20:	4603      	mov	r3, r0
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d002      	beq.n	8003c2c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	71fb      	strb	r3, [r7, #7]
 8003c2a:	e001      	b.n	8003c30 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003c2c:	f7ff fc1c 	bl	8003468 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003c30:	79fb      	ldrb	r3, [r7, #7]
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	3708      	adds	r7, #8
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
	...

08003c3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003c44:	2300      	movs	r3, #0
 8003c46:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003c48:	4b17      	ldr	r3, [pc, #92]	; (8003ca8 <HAL_InitTick+0x6c>)
 8003c4a:	781b      	ldrb	r3, [r3, #0]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d023      	beq.n	8003c98 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003c50:	4b16      	ldr	r3, [pc, #88]	; (8003cac <HAL_InitTick+0x70>)
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	4b14      	ldr	r3, [pc, #80]	; (8003ca8 <HAL_InitTick+0x6c>)
 8003c56:	781b      	ldrb	r3, [r3, #0]
 8003c58:	4619      	mov	r1, r3
 8003c5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c66:	4618      	mov	r0, r3
 8003c68:	f000 f91d 	bl	8003ea6 <HAL_SYSTICK_Config>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d10f      	bne.n	8003c92 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2b0f      	cmp	r3, #15
 8003c76:	d809      	bhi.n	8003c8c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c78:	2200      	movs	r2, #0
 8003c7a:	6879      	ldr	r1, [r7, #4]
 8003c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c80:	f000 f8f5 	bl	8003e6e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003c84:	4a0a      	ldr	r2, [pc, #40]	; (8003cb0 <HAL_InitTick+0x74>)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6013      	str	r3, [r2, #0]
 8003c8a:	e007      	b.n	8003c9c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	73fb      	strb	r3, [r7, #15]
 8003c90:	e004      	b.n	8003c9c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	73fb      	strb	r3, [r7, #15]
 8003c96:	e001      	b.n	8003c9c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003c9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3710      	adds	r7, #16
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}
 8003ca6:	bf00      	nop
 8003ca8:	20000010 	.word	0x20000010
 8003cac:	20000008 	.word	0x20000008
 8003cb0:	2000000c 	.word	0x2000000c

08003cb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003cb8:	4b06      	ldr	r3, [pc, #24]	; (8003cd4 <HAL_IncTick+0x20>)
 8003cba:	781b      	ldrb	r3, [r3, #0]
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	4b06      	ldr	r3, [pc, #24]	; (8003cd8 <HAL_IncTick+0x24>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4413      	add	r3, r2
 8003cc4:	4a04      	ldr	r2, [pc, #16]	; (8003cd8 <HAL_IncTick+0x24>)
 8003cc6:	6013      	str	r3, [r2, #0]
}
 8003cc8:	bf00      	nop
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr
 8003cd2:	bf00      	nop
 8003cd4:	20000010 	.word	0x20000010
 8003cd8:	2000081c 	.word	0x2000081c

08003cdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	af00      	add	r7, sp, #0
  return uwTick;
 8003ce0:	4b03      	ldr	r3, [pc, #12]	; (8003cf0 <HAL_GetTick+0x14>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
 8003cee:	bf00      	nop
 8003cf0:	2000081c 	.word	0x2000081c

08003cf4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b085      	sub	sp, #20
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	f003 0307 	and.w	r3, r3, #7
 8003d02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d04:	4b0c      	ldr	r3, [pc, #48]	; (8003d38 <__NVIC_SetPriorityGrouping+0x44>)
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d0a:	68ba      	ldr	r2, [r7, #8]
 8003d0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d10:	4013      	ands	r3, r2
 8003d12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d26:	4a04      	ldr	r2, [pc, #16]	; (8003d38 <__NVIC_SetPriorityGrouping+0x44>)
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	60d3      	str	r3, [r2, #12]
}
 8003d2c:	bf00      	nop
 8003d2e:	3714      	adds	r7, #20
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr
 8003d38:	e000ed00 	.word	0xe000ed00

08003d3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d40:	4b04      	ldr	r3, [pc, #16]	; (8003d54 <__NVIC_GetPriorityGrouping+0x18>)
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	0a1b      	lsrs	r3, r3, #8
 8003d46:	f003 0307 	and.w	r3, r3, #7
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr
 8003d54:	e000ed00 	.word	0xe000ed00

08003d58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	4603      	mov	r3, r0
 8003d60:	6039      	str	r1, [r7, #0]
 8003d62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	db0a      	blt.n	8003d82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	b2da      	uxtb	r2, r3
 8003d70:	490c      	ldr	r1, [pc, #48]	; (8003da4 <__NVIC_SetPriority+0x4c>)
 8003d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d76:	0112      	lsls	r2, r2, #4
 8003d78:	b2d2      	uxtb	r2, r2
 8003d7a:	440b      	add	r3, r1
 8003d7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d80:	e00a      	b.n	8003d98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	b2da      	uxtb	r2, r3
 8003d86:	4908      	ldr	r1, [pc, #32]	; (8003da8 <__NVIC_SetPriority+0x50>)
 8003d88:	79fb      	ldrb	r3, [r7, #7]
 8003d8a:	f003 030f 	and.w	r3, r3, #15
 8003d8e:	3b04      	subs	r3, #4
 8003d90:	0112      	lsls	r2, r2, #4
 8003d92:	b2d2      	uxtb	r2, r2
 8003d94:	440b      	add	r3, r1
 8003d96:	761a      	strb	r2, [r3, #24]
}
 8003d98:	bf00      	nop
 8003d9a:	370c      	adds	r7, #12
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da2:	4770      	bx	lr
 8003da4:	e000e100 	.word	0xe000e100
 8003da8:	e000ed00 	.word	0xe000ed00

08003dac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b089      	sub	sp, #36	; 0x24
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	60f8      	str	r0, [r7, #12]
 8003db4:	60b9      	str	r1, [r7, #8]
 8003db6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f003 0307 	and.w	r3, r3, #7
 8003dbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	f1c3 0307 	rsb	r3, r3, #7
 8003dc6:	2b04      	cmp	r3, #4
 8003dc8:	bf28      	it	cs
 8003dca:	2304      	movcs	r3, #4
 8003dcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	3304      	adds	r3, #4
 8003dd2:	2b06      	cmp	r3, #6
 8003dd4:	d902      	bls.n	8003ddc <NVIC_EncodePriority+0x30>
 8003dd6:	69fb      	ldr	r3, [r7, #28]
 8003dd8:	3b03      	subs	r3, #3
 8003dda:	e000      	b.n	8003dde <NVIC_EncodePriority+0x32>
 8003ddc:	2300      	movs	r3, #0
 8003dde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003de0:	f04f 32ff 	mov.w	r2, #4294967295
 8003de4:	69bb      	ldr	r3, [r7, #24]
 8003de6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dea:	43da      	mvns	r2, r3
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	401a      	ands	r2, r3
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003df4:	f04f 31ff 	mov.w	r1, #4294967295
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	fa01 f303 	lsl.w	r3, r1, r3
 8003dfe:	43d9      	mvns	r1, r3
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e04:	4313      	orrs	r3, r2
         );
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	3724      	adds	r7, #36	; 0x24
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr
	...

08003e14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b082      	sub	sp, #8
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	3b01      	subs	r3, #1
 8003e20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e24:	d301      	bcc.n	8003e2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e26:	2301      	movs	r3, #1
 8003e28:	e00f      	b.n	8003e4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e2a:	4a0a      	ldr	r2, [pc, #40]	; (8003e54 <SysTick_Config+0x40>)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	3b01      	subs	r3, #1
 8003e30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e32:	210f      	movs	r1, #15
 8003e34:	f04f 30ff 	mov.w	r0, #4294967295
 8003e38:	f7ff ff8e 	bl	8003d58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e3c:	4b05      	ldr	r3, [pc, #20]	; (8003e54 <SysTick_Config+0x40>)
 8003e3e:	2200      	movs	r2, #0
 8003e40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e42:	4b04      	ldr	r3, [pc, #16]	; (8003e54 <SysTick_Config+0x40>)
 8003e44:	2207      	movs	r2, #7
 8003e46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e48:	2300      	movs	r3, #0
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3708      	adds	r7, #8
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	e000e010 	.word	0xe000e010

08003e58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b082      	sub	sp, #8
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e60:	6878      	ldr	r0, [r7, #4]
 8003e62:	f7ff ff47 	bl	8003cf4 <__NVIC_SetPriorityGrouping>
}
 8003e66:	bf00      	nop
 8003e68:	3708      	adds	r7, #8
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}

08003e6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e6e:	b580      	push	{r7, lr}
 8003e70:	b086      	sub	sp, #24
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	4603      	mov	r3, r0
 8003e76:	60b9      	str	r1, [r7, #8]
 8003e78:	607a      	str	r2, [r7, #4]
 8003e7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003e80:	f7ff ff5c 	bl	8003d3c <__NVIC_GetPriorityGrouping>
 8003e84:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e86:	687a      	ldr	r2, [r7, #4]
 8003e88:	68b9      	ldr	r1, [r7, #8]
 8003e8a:	6978      	ldr	r0, [r7, #20]
 8003e8c:	f7ff ff8e 	bl	8003dac <NVIC_EncodePriority>
 8003e90:	4602      	mov	r2, r0
 8003e92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e96:	4611      	mov	r1, r2
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f7ff ff5d 	bl	8003d58 <__NVIC_SetPriority>
}
 8003e9e:	bf00      	nop
 8003ea0:	3718      	adds	r7, #24
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}

08003ea6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ea6:	b580      	push	{r7, lr}
 8003ea8:	b082      	sub	sp, #8
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f7ff ffb0 	bl	8003e14 <SysTick_Config>
 8003eb4:	4603      	mov	r3, r0
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3708      	adds	r7, #8
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
	...

08003ec0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b087      	sub	sp, #28
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ece:	e17f      	b.n	80041d0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	2101      	movs	r1, #1
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	fa01 f303 	lsl.w	r3, r1, r3
 8003edc:	4013      	ands	r3, r2
 8003ede:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	f000 8171 	beq.w	80041ca <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f003 0303 	and.w	r3, r3, #3
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d005      	beq.n	8003f00 <HAL_GPIO_Init+0x40>
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	f003 0303 	and.w	r3, r3, #3
 8003efc:	2b02      	cmp	r3, #2
 8003efe:	d130      	bne.n	8003f62 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	005b      	lsls	r3, r3, #1
 8003f0a:	2203      	movs	r2, #3
 8003f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f10:	43db      	mvns	r3, r3
 8003f12:	693a      	ldr	r2, [r7, #16]
 8003f14:	4013      	ands	r3, r2
 8003f16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	68da      	ldr	r2, [r3, #12]
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	005b      	lsls	r3, r3, #1
 8003f20:	fa02 f303 	lsl.w	r3, r2, r3
 8003f24:	693a      	ldr	r2, [r7, #16]
 8003f26:	4313      	orrs	r3, r2
 8003f28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	693a      	ldr	r2, [r7, #16]
 8003f2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003f36:	2201      	movs	r2, #1
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3e:	43db      	mvns	r3, r3
 8003f40:	693a      	ldr	r2, [r7, #16]
 8003f42:	4013      	ands	r3, r2
 8003f44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	091b      	lsrs	r3, r3, #4
 8003f4c:	f003 0201 	and.w	r2, r3, #1
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	fa02 f303 	lsl.w	r3, r2, r3
 8003f56:	693a      	ldr	r2, [r7, #16]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	693a      	ldr	r2, [r7, #16]
 8003f60:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	f003 0303 	and.w	r3, r3, #3
 8003f6a:	2b03      	cmp	r3, #3
 8003f6c:	d118      	bne.n	8003fa0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f72:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003f74:	2201      	movs	r2, #1
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	fa02 f303 	lsl.w	r3, r2, r3
 8003f7c:	43db      	mvns	r3, r3
 8003f7e:	693a      	ldr	r2, [r7, #16]
 8003f80:	4013      	ands	r3, r2
 8003f82:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	08db      	lsrs	r3, r3, #3
 8003f8a:	f003 0201 	and.w	r2, r3, #1
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	fa02 f303 	lsl.w	r3, r2, r3
 8003f94:	693a      	ldr	r2, [r7, #16]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	693a      	ldr	r2, [r7, #16]
 8003f9e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	f003 0303 	and.w	r3, r3, #3
 8003fa8:	2b03      	cmp	r3, #3
 8003faa:	d017      	beq.n	8003fdc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	005b      	lsls	r3, r3, #1
 8003fb6:	2203      	movs	r2, #3
 8003fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fbc:	43db      	mvns	r3, r3
 8003fbe:	693a      	ldr	r2, [r7, #16]
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	689a      	ldr	r2, [r3, #8]
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	005b      	lsls	r3, r3, #1
 8003fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd0:	693a      	ldr	r2, [r7, #16]
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	693a      	ldr	r2, [r7, #16]
 8003fda:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	f003 0303 	and.w	r3, r3, #3
 8003fe4:	2b02      	cmp	r3, #2
 8003fe6:	d123      	bne.n	8004030 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	08da      	lsrs	r2, r3, #3
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	3208      	adds	r2, #8
 8003ff0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	f003 0307 	and.w	r3, r3, #7
 8003ffc:	009b      	lsls	r3, r3, #2
 8003ffe:	220f      	movs	r2, #15
 8004000:	fa02 f303 	lsl.w	r3, r2, r3
 8004004:	43db      	mvns	r3, r3
 8004006:	693a      	ldr	r2, [r7, #16]
 8004008:	4013      	ands	r3, r2
 800400a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	691a      	ldr	r2, [r3, #16]
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	f003 0307 	and.w	r3, r3, #7
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	fa02 f303 	lsl.w	r3, r2, r3
 800401c:	693a      	ldr	r2, [r7, #16]
 800401e:	4313      	orrs	r3, r2
 8004020:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	08da      	lsrs	r2, r3, #3
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	3208      	adds	r2, #8
 800402a:	6939      	ldr	r1, [r7, #16]
 800402c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	005b      	lsls	r3, r3, #1
 800403a:	2203      	movs	r2, #3
 800403c:	fa02 f303 	lsl.w	r3, r2, r3
 8004040:	43db      	mvns	r3, r3
 8004042:	693a      	ldr	r2, [r7, #16]
 8004044:	4013      	ands	r3, r2
 8004046:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	f003 0203 	and.w	r2, r3, #3
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	005b      	lsls	r3, r3, #1
 8004054:	fa02 f303 	lsl.w	r3, r2, r3
 8004058:	693a      	ldr	r2, [r7, #16]
 800405a:	4313      	orrs	r3, r2
 800405c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	693a      	ldr	r2, [r7, #16]
 8004062:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800406c:	2b00      	cmp	r3, #0
 800406e:	f000 80ac 	beq.w	80041ca <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004072:	4b5f      	ldr	r3, [pc, #380]	; (80041f0 <HAL_GPIO_Init+0x330>)
 8004074:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004076:	4a5e      	ldr	r2, [pc, #376]	; (80041f0 <HAL_GPIO_Init+0x330>)
 8004078:	f043 0301 	orr.w	r3, r3, #1
 800407c:	6613      	str	r3, [r2, #96]	; 0x60
 800407e:	4b5c      	ldr	r3, [pc, #368]	; (80041f0 <HAL_GPIO_Init+0x330>)
 8004080:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004082:	f003 0301 	and.w	r3, r3, #1
 8004086:	60bb      	str	r3, [r7, #8]
 8004088:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800408a:	4a5a      	ldr	r2, [pc, #360]	; (80041f4 <HAL_GPIO_Init+0x334>)
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	089b      	lsrs	r3, r3, #2
 8004090:	3302      	adds	r3, #2
 8004092:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004096:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	f003 0303 	and.w	r3, r3, #3
 800409e:	009b      	lsls	r3, r3, #2
 80040a0:	220f      	movs	r2, #15
 80040a2:	fa02 f303 	lsl.w	r3, r2, r3
 80040a6:	43db      	mvns	r3, r3
 80040a8:	693a      	ldr	r2, [r7, #16]
 80040aa:	4013      	ands	r3, r2
 80040ac:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80040b4:	d025      	beq.n	8004102 <HAL_GPIO_Init+0x242>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	4a4f      	ldr	r2, [pc, #316]	; (80041f8 <HAL_GPIO_Init+0x338>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d01f      	beq.n	80040fe <HAL_GPIO_Init+0x23e>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	4a4e      	ldr	r2, [pc, #312]	; (80041fc <HAL_GPIO_Init+0x33c>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d019      	beq.n	80040fa <HAL_GPIO_Init+0x23a>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4a4d      	ldr	r2, [pc, #308]	; (8004200 <HAL_GPIO_Init+0x340>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d013      	beq.n	80040f6 <HAL_GPIO_Init+0x236>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	4a4c      	ldr	r2, [pc, #304]	; (8004204 <HAL_GPIO_Init+0x344>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d00d      	beq.n	80040f2 <HAL_GPIO_Init+0x232>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	4a4b      	ldr	r2, [pc, #300]	; (8004208 <HAL_GPIO_Init+0x348>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d007      	beq.n	80040ee <HAL_GPIO_Init+0x22e>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	4a4a      	ldr	r2, [pc, #296]	; (800420c <HAL_GPIO_Init+0x34c>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d101      	bne.n	80040ea <HAL_GPIO_Init+0x22a>
 80040e6:	2306      	movs	r3, #6
 80040e8:	e00c      	b.n	8004104 <HAL_GPIO_Init+0x244>
 80040ea:	2307      	movs	r3, #7
 80040ec:	e00a      	b.n	8004104 <HAL_GPIO_Init+0x244>
 80040ee:	2305      	movs	r3, #5
 80040f0:	e008      	b.n	8004104 <HAL_GPIO_Init+0x244>
 80040f2:	2304      	movs	r3, #4
 80040f4:	e006      	b.n	8004104 <HAL_GPIO_Init+0x244>
 80040f6:	2303      	movs	r3, #3
 80040f8:	e004      	b.n	8004104 <HAL_GPIO_Init+0x244>
 80040fa:	2302      	movs	r3, #2
 80040fc:	e002      	b.n	8004104 <HAL_GPIO_Init+0x244>
 80040fe:	2301      	movs	r3, #1
 8004100:	e000      	b.n	8004104 <HAL_GPIO_Init+0x244>
 8004102:	2300      	movs	r3, #0
 8004104:	697a      	ldr	r2, [r7, #20]
 8004106:	f002 0203 	and.w	r2, r2, #3
 800410a:	0092      	lsls	r2, r2, #2
 800410c:	4093      	lsls	r3, r2
 800410e:	693a      	ldr	r2, [r7, #16]
 8004110:	4313      	orrs	r3, r2
 8004112:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004114:	4937      	ldr	r1, [pc, #220]	; (80041f4 <HAL_GPIO_Init+0x334>)
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	089b      	lsrs	r3, r3, #2
 800411a:	3302      	adds	r3, #2
 800411c:	693a      	ldr	r2, [r7, #16]
 800411e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004122:	4b3b      	ldr	r3, [pc, #236]	; (8004210 <HAL_GPIO_Init+0x350>)
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	43db      	mvns	r3, r3
 800412c:	693a      	ldr	r2, [r7, #16]
 800412e:	4013      	ands	r3, r2
 8004130:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d003      	beq.n	8004146 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800413e:	693a      	ldr	r2, [r7, #16]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	4313      	orrs	r3, r2
 8004144:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004146:	4a32      	ldr	r2, [pc, #200]	; (8004210 <HAL_GPIO_Init+0x350>)
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800414c:	4b30      	ldr	r3, [pc, #192]	; (8004210 <HAL_GPIO_Init+0x350>)
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	43db      	mvns	r3, r3
 8004156:	693a      	ldr	r2, [r7, #16]
 8004158:	4013      	ands	r3, r2
 800415a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004164:	2b00      	cmp	r3, #0
 8004166:	d003      	beq.n	8004170 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004168:	693a      	ldr	r2, [r7, #16]
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	4313      	orrs	r3, r2
 800416e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004170:	4a27      	ldr	r2, [pc, #156]	; (8004210 <HAL_GPIO_Init+0x350>)
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004176:	4b26      	ldr	r3, [pc, #152]	; (8004210 <HAL_GPIO_Init+0x350>)
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	43db      	mvns	r3, r3
 8004180:	693a      	ldr	r2, [r7, #16]
 8004182:	4013      	ands	r3, r2
 8004184:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800418e:	2b00      	cmp	r3, #0
 8004190:	d003      	beq.n	800419a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004192:	693a      	ldr	r2, [r7, #16]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	4313      	orrs	r3, r2
 8004198:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800419a:	4a1d      	ldr	r2, [pc, #116]	; (8004210 <HAL_GPIO_Init+0x350>)
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80041a0:	4b1b      	ldr	r3, [pc, #108]	; (8004210 <HAL_GPIO_Init+0x350>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	43db      	mvns	r3, r3
 80041aa:	693a      	ldr	r2, [r7, #16]
 80041ac:	4013      	ands	r3, r2
 80041ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d003      	beq.n	80041c4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80041bc:	693a      	ldr	r2, [r7, #16]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	4313      	orrs	r3, r2
 80041c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80041c4:	4a12      	ldr	r2, [pc, #72]	; (8004210 <HAL_GPIO_Init+0x350>)
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	3301      	adds	r3, #1
 80041ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	fa22 f303 	lsr.w	r3, r2, r3
 80041da:	2b00      	cmp	r3, #0
 80041dc:	f47f ae78 	bne.w	8003ed0 <HAL_GPIO_Init+0x10>
  }
}
 80041e0:	bf00      	nop
 80041e2:	bf00      	nop
 80041e4:	371c      	adds	r7, #28
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr
 80041ee:	bf00      	nop
 80041f0:	40021000 	.word	0x40021000
 80041f4:	40010000 	.word	0x40010000
 80041f8:	48000400 	.word	0x48000400
 80041fc:	48000800 	.word	0x48000800
 8004200:	48000c00 	.word	0x48000c00
 8004204:	48001000 	.word	0x48001000
 8004208:	48001400 	.word	0x48001400
 800420c:	48001800 	.word	0x48001800
 8004210:	40010400 	.word	0x40010400

08004214 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b082      	sub	sp, #8
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d101      	bne.n	8004226 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e081      	b.n	800432a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800422c:	b2db      	uxtb	r3, r3
 800422e:	2b00      	cmp	r3, #0
 8004230:	d106      	bne.n	8004240 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f7fe fbe2 	bl	8002a04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2224      	movs	r2, #36	; 0x24
 8004244:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f022 0201 	bic.w	r2, r2, #1
 8004256:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	685a      	ldr	r2, [r3, #4]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004264:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	689a      	ldr	r2, [r3, #8]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004274:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	68db      	ldr	r3, [r3, #12]
 800427a:	2b01      	cmp	r3, #1
 800427c:	d107      	bne.n	800428e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	689a      	ldr	r2, [r3, #8]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800428a:	609a      	str	r2, [r3, #8]
 800428c:	e006      	b.n	800429c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	689a      	ldr	r2, [r3, #8]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800429a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	2b02      	cmp	r3, #2
 80042a2:	d104      	bne.n	80042ae <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80042ac:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	6812      	ldr	r2, [r2, #0]
 80042b8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80042bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80042c0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	68da      	ldr	r2, [r3, #12]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80042d0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	691a      	ldr	r2, [r3, #16]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	695b      	ldr	r3, [r3, #20]
 80042da:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	699b      	ldr	r3, [r3, #24]
 80042e2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	430a      	orrs	r2, r1
 80042ea:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	69d9      	ldr	r1, [r3, #28]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6a1a      	ldr	r2, [r3, #32]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	430a      	orrs	r2, r1
 80042fa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	681a      	ldr	r2, [r3, #0]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f042 0201 	orr.w	r2, r2, #1
 800430a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2200      	movs	r2, #0
 8004310:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2220      	movs	r2, #32
 8004316:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2200      	movs	r2, #0
 8004324:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004328:	2300      	movs	r3, #0
}
 800432a:	4618      	mov	r0, r3
 800432c:	3708      	adds	r7, #8
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}
	...

08004334 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b088      	sub	sp, #32
 8004338:	af02      	add	r7, sp, #8
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	607a      	str	r2, [r7, #4]
 800433e:	461a      	mov	r2, r3
 8004340:	460b      	mov	r3, r1
 8004342:	817b      	strh	r3, [r7, #10]
 8004344:	4613      	mov	r3, r2
 8004346:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800434e:	b2db      	uxtb	r3, r3
 8004350:	2b20      	cmp	r3, #32
 8004352:	f040 80da 	bne.w	800450a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800435c:	2b01      	cmp	r3, #1
 800435e:	d101      	bne.n	8004364 <HAL_I2C_Master_Transmit+0x30>
 8004360:	2302      	movs	r3, #2
 8004362:	e0d3      	b.n	800450c <HAL_I2C_Master_Transmit+0x1d8>
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800436c:	f7ff fcb6 	bl	8003cdc <HAL_GetTick>
 8004370:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	9300      	str	r3, [sp, #0]
 8004376:	2319      	movs	r3, #25
 8004378:	2201      	movs	r2, #1
 800437a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800437e:	68f8      	ldr	r0, [r7, #12]
 8004380:	f000 fcce 	bl	8004d20 <I2C_WaitOnFlagUntilTimeout>
 8004384:	4603      	mov	r3, r0
 8004386:	2b00      	cmp	r3, #0
 8004388:	d001      	beq.n	800438e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e0be      	b.n	800450c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2221      	movs	r2, #33	; 0x21
 8004392:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2210      	movs	r2, #16
 800439a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2200      	movs	r2, #0
 80043a2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	687a      	ldr	r2, [r7, #4]
 80043a8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	893a      	ldrh	r2, [r7, #8]
 80043ae:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043ba:	b29b      	uxth	r3, r3
 80043bc:	2bff      	cmp	r3, #255	; 0xff
 80043be:	d90e      	bls.n	80043de <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	22ff      	movs	r2, #255	; 0xff
 80043c4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043ca:	b2da      	uxtb	r2, r3
 80043cc:	8979      	ldrh	r1, [r7, #10]
 80043ce:	4b51      	ldr	r3, [pc, #324]	; (8004514 <HAL_I2C_Master_Transmit+0x1e0>)
 80043d0:	9300      	str	r3, [sp, #0]
 80043d2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80043d6:	68f8      	ldr	r0, [r7, #12]
 80043d8:	f000 fe4a 	bl	8005070 <I2C_TransferConfig>
 80043dc:	e06c      	b.n	80044b8 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043e2:	b29a      	uxth	r2, r3
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043ec:	b2da      	uxtb	r2, r3
 80043ee:	8979      	ldrh	r1, [r7, #10]
 80043f0:	4b48      	ldr	r3, [pc, #288]	; (8004514 <HAL_I2C_Master_Transmit+0x1e0>)
 80043f2:	9300      	str	r3, [sp, #0]
 80043f4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80043f8:	68f8      	ldr	r0, [r7, #12]
 80043fa:	f000 fe39 	bl	8005070 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80043fe:	e05b      	b.n	80044b8 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004400:	697a      	ldr	r2, [r7, #20]
 8004402:	6a39      	ldr	r1, [r7, #32]
 8004404:	68f8      	ldr	r0, [r7, #12]
 8004406:	f000 fccb 	bl	8004da0 <I2C_WaitOnTXISFlagUntilTimeout>
 800440a:	4603      	mov	r3, r0
 800440c:	2b00      	cmp	r3, #0
 800440e:	d001      	beq.n	8004414 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	e07b      	b.n	800450c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004418:	781a      	ldrb	r2, [r3, #0]
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004424:	1c5a      	adds	r2, r3, #1
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800442e:	b29b      	uxth	r3, r3
 8004430:	3b01      	subs	r3, #1
 8004432:	b29a      	uxth	r2, r3
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800443c:	3b01      	subs	r3, #1
 800443e:	b29a      	uxth	r2, r3
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004448:	b29b      	uxth	r3, r3
 800444a:	2b00      	cmp	r3, #0
 800444c:	d034      	beq.n	80044b8 <HAL_I2C_Master_Transmit+0x184>
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004452:	2b00      	cmp	r3, #0
 8004454:	d130      	bne.n	80044b8 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	9300      	str	r3, [sp, #0]
 800445a:	6a3b      	ldr	r3, [r7, #32]
 800445c:	2200      	movs	r2, #0
 800445e:	2180      	movs	r1, #128	; 0x80
 8004460:	68f8      	ldr	r0, [r7, #12]
 8004462:	f000 fc5d 	bl	8004d20 <I2C_WaitOnFlagUntilTimeout>
 8004466:	4603      	mov	r3, r0
 8004468:	2b00      	cmp	r3, #0
 800446a:	d001      	beq.n	8004470 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	e04d      	b.n	800450c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004474:	b29b      	uxth	r3, r3
 8004476:	2bff      	cmp	r3, #255	; 0xff
 8004478:	d90e      	bls.n	8004498 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	22ff      	movs	r2, #255	; 0xff
 800447e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004484:	b2da      	uxtb	r2, r3
 8004486:	8979      	ldrh	r1, [r7, #10]
 8004488:	2300      	movs	r3, #0
 800448a:	9300      	str	r3, [sp, #0]
 800448c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004490:	68f8      	ldr	r0, [r7, #12]
 8004492:	f000 fded 	bl	8005070 <I2C_TransferConfig>
 8004496:	e00f      	b.n	80044b8 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800449c:	b29a      	uxth	r2, r3
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044a6:	b2da      	uxtb	r2, r3
 80044a8:	8979      	ldrh	r1, [r7, #10]
 80044aa:	2300      	movs	r3, #0
 80044ac:	9300      	str	r3, [sp, #0]
 80044ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80044b2:	68f8      	ldr	r0, [r7, #12]
 80044b4:	f000 fddc 	bl	8005070 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044bc:	b29b      	uxth	r3, r3
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d19e      	bne.n	8004400 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044c2:	697a      	ldr	r2, [r7, #20]
 80044c4:	6a39      	ldr	r1, [r7, #32]
 80044c6:	68f8      	ldr	r0, [r7, #12]
 80044c8:	f000 fcaa 	bl	8004e20 <I2C_WaitOnSTOPFlagUntilTimeout>
 80044cc:	4603      	mov	r3, r0
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d001      	beq.n	80044d6 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e01a      	b.n	800450c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	2220      	movs	r2, #32
 80044dc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	6859      	ldr	r1, [r3, #4]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	4b0b      	ldr	r3, [pc, #44]	; (8004518 <HAL_I2C_Master_Transmit+0x1e4>)
 80044ea:	400b      	ands	r3, r1
 80044ec:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2220      	movs	r2, #32
 80044f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2200      	movs	r2, #0
 80044fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2200      	movs	r2, #0
 8004502:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004506:	2300      	movs	r3, #0
 8004508:	e000      	b.n	800450c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800450a:	2302      	movs	r3, #2
  }
}
 800450c:	4618      	mov	r0, r3
 800450e:	3718      	adds	r7, #24
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}
 8004514:	80002000 	.word	0x80002000
 8004518:	fe00e800 	.word	0xfe00e800

0800451c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b088      	sub	sp, #32
 8004520:	af02      	add	r7, sp, #8
 8004522:	60f8      	str	r0, [r7, #12]
 8004524:	4608      	mov	r0, r1
 8004526:	4611      	mov	r1, r2
 8004528:	461a      	mov	r2, r3
 800452a:	4603      	mov	r3, r0
 800452c:	817b      	strh	r3, [r7, #10]
 800452e:	460b      	mov	r3, r1
 8004530:	813b      	strh	r3, [r7, #8]
 8004532:	4613      	mov	r3, r2
 8004534:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800453c:	b2db      	uxtb	r3, r3
 800453e:	2b20      	cmp	r3, #32
 8004540:	f040 80f9 	bne.w	8004736 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004544:	6a3b      	ldr	r3, [r7, #32]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d002      	beq.n	8004550 <HAL_I2C_Mem_Write+0x34>
 800454a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800454c:	2b00      	cmp	r3, #0
 800454e:	d105      	bne.n	800455c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004556:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	e0ed      	b.n	8004738 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004562:	2b01      	cmp	r3, #1
 8004564:	d101      	bne.n	800456a <HAL_I2C_Mem_Write+0x4e>
 8004566:	2302      	movs	r3, #2
 8004568:	e0e6      	b.n	8004738 <HAL_I2C_Mem_Write+0x21c>
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2201      	movs	r2, #1
 800456e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004572:	f7ff fbb3 	bl	8003cdc <HAL_GetTick>
 8004576:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	9300      	str	r3, [sp, #0]
 800457c:	2319      	movs	r3, #25
 800457e:	2201      	movs	r2, #1
 8004580:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004584:	68f8      	ldr	r0, [r7, #12]
 8004586:	f000 fbcb 	bl	8004d20 <I2C_WaitOnFlagUntilTimeout>
 800458a:	4603      	mov	r3, r0
 800458c:	2b00      	cmp	r3, #0
 800458e:	d001      	beq.n	8004594 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	e0d1      	b.n	8004738 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2221      	movs	r2, #33	; 0x21
 8004598:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2240      	movs	r2, #64	; 0x40
 80045a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2200      	movs	r2, #0
 80045a8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	6a3a      	ldr	r2, [r7, #32]
 80045ae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80045b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2200      	movs	r2, #0
 80045ba:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80045bc:	88f8      	ldrh	r0, [r7, #6]
 80045be:	893a      	ldrh	r2, [r7, #8]
 80045c0:	8979      	ldrh	r1, [r7, #10]
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	9301      	str	r3, [sp, #4]
 80045c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045c8:	9300      	str	r3, [sp, #0]
 80045ca:	4603      	mov	r3, r0
 80045cc:	68f8      	ldr	r0, [r7, #12]
 80045ce:	f000 fadb 	bl	8004b88 <I2C_RequestMemoryWrite>
 80045d2:	4603      	mov	r3, r0
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d005      	beq.n	80045e4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2200      	movs	r2, #0
 80045dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e0a9      	b.n	8004738 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	2bff      	cmp	r3, #255	; 0xff
 80045ec:	d90e      	bls.n	800460c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	22ff      	movs	r2, #255	; 0xff
 80045f2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045f8:	b2da      	uxtb	r2, r3
 80045fa:	8979      	ldrh	r1, [r7, #10]
 80045fc:	2300      	movs	r3, #0
 80045fe:	9300      	str	r3, [sp, #0]
 8004600:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004604:	68f8      	ldr	r0, [r7, #12]
 8004606:	f000 fd33 	bl	8005070 <I2C_TransferConfig>
 800460a:	e00f      	b.n	800462c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004610:	b29a      	uxth	r2, r3
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800461a:	b2da      	uxtb	r2, r3
 800461c:	8979      	ldrh	r1, [r7, #10]
 800461e:	2300      	movs	r3, #0
 8004620:	9300      	str	r3, [sp, #0]
 8004622:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004626:	68f8      	ldr	r0, [r7, #12]
 8004628:	f000 fd22 	bl	8005070 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800462c:	697a      	ldr	r2, [r7, #20]
 800462e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004630:	68f8      	ldr	r0, [r7, #12]
 8004632:	f000 fbb5 	bl	8004da0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	d001      	beq.n	8004640 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e07b      	b.n	8004738 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004644:	781a      	ldrb	r2, [r3, #0]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004650:	1c5a      	adds	r2, r3, #1
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800465a:	b29b      	uxth	r3, r3
 800465c:	3b01      	subs	r3, #1
 800465e:	b29a      	uxth	r2, r3
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004668:	3b01      	subs	r3, #1
 800466a:	b29a      	uxth	r2, r3
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004674:	b29b      	uxth	r3, r3
 8004676:	2b00      	cmp	r3, #0
 8004678:	d034      	beq.n	80046e4 <HAL_I2C_Mem_Write+0x1c8>
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800467e:	2b00      	cmp	r3, #0
 8004680:	d130      	bne.n	80046e4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	9300      	str	r3, [sp, #0]
 8004686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004688:	2200      	movs	r2, #0
 800468a:	2180      	movs	r1, #128	; 0x80
 800468c:	68f8      	ldr	r0, [r7, #12]
 800468e:	f000 fb47 	bl	8004d20 <I2C_WaitOnFlagUntilTimeout>
 8004692:	4603      	mov	r3, r0
 8004694:	2b00      	cmp	r3, #0
 8004696:	d001      	beq.n	800469c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	e04d      	b.n	8004738 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046a0:	b29b      	uxth	r3, r3
 80046a2:	2bff      	cmp	r3, #255	; 0xff
 80046a4:	d90e      	bls.n	80046c4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	22ff      	movs	r2, #255	; 0xff
 80046aa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046b0:	b2da      	uxtb	r2, r3
 80046b2:	8979      	ldrh	r1, [r7, #10]
 80046b4:	2300      	movs	r3, #0
 80046b6:	9300      	str	r3, [sp, #0]
 80046b8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80046bc:	68f8      	ldr	r0, [r7, #12]
 80046be:	f000 fcd7 	bl	8005070 <I2C_TransferConfig>
 80046c2:	e00f      	b.n	80046e4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046c8:	b29a      	uxth	r2, r3
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046d2:	b2da      	uxtb	r2, r3
 80046d4:	8979      	ldrh	r1, [r7, #10]
 80046d6:	2300      	movs	r3, #0
 80046d8:	9300      	str	r3, [sp, #0]
 80046da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80046de:	68f8      	ldr	r0, [r7, #12]
 80046e0:	f000 fcc6 	bl	8005070 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046e8:	b29b      	uxth	r3, r3
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d19e      	bne.n	800462c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046ee:	697a      	ldr	r2, [r7, #20]
 80046f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80046f2:	68f8      	ldr	r0, [r7, #12]
 80046f4:	f000 fb94 	bl	8004e20 <I2C_WaitOnSTOPFlagUntilTimeout>
 80046f8:	4603      	mov	r3, r0
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d001      	beq.n	8004702 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e01a      	b.n	8004738 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	2220      	movs	r2, #32
 8004708:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	6859      	ldr	r1, [r3, #4]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	4b0a      	ldr	r3, [pc, #40]	; (8004740 <HAL_I2C_Mem_Write+0x224>)
 8004716:	400b      	ands	r3, r1
 8004718:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2220      	movs	r2, #32
 800471e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2200      	movs	r2, #0
 8004726:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2200      	movs	r2, #0
 800472e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004732:	2300      	movs	r3, #0
 8004734:	e000      	b.n	8004738 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004736:	2302      	movs	r3, #2
  }
}
 8004738:	4618      	mov	r0, r3
 800473a:	3718      	adds	r7, #24
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}
 8004740:	fe00e800 	.word	0xfe00e800

08004744 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b088      	sub	sp, #32
 8004748:	af02      	add	r7, sp, #8
 800474a:	60f8      	str	r0, [r7, #12]
 800474c:	4608      	mov	r0, r1
 800474e:	4611      	mov	r1, r2
 8004750:	461a      	mov	r2, r3
 8004752:	4603      	mov	r3, r0
 8004754:	817b      	strh	r3, [r7, #10]
 8004756:	460b      	mov	r3, r1
 8004758:	813b      	strh	r3, [r7, #8]
 800475a:	4613      	mov	r3, r2
 800475c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004764:	b2db      	uxtb	r3, r3
 8004766:	2b20      	cmp	r3, #32
 8004768:	f040 80fd 	bne.w	8004966 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800476c:	6a3b      	ldr	r3, [r7, #32]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d002      	beq.n	8004778 <HAL_I2C_Mem_Read+0x34>
 8004772:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004774:	2b00      	cmp	r3, #0
 8004776:	d105      	bne.n	8004784 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800477e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	e0f1      	b.n	8004968 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800478a:	2b01      	cmp	r3, #1
 800478c:	d101      	bne.n	8004792 <HAL_I2C_Mem_Read+0x4e>
 800478e:	2302      	movs	r3, #2
 8004790:	e0ea      	b.n	8004968 <HAL_I2C_Mem_Read+0x224>
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2201      	movs	r2, #1
 8004796:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800479a:	f7ff fa9f 	bl	8003cdc <HAL_GetTick>
 800479e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	9300      	str	r3, [sp, #0]
 80047a4:	2319      	movs	r3, #25
 80047a6:	2201      	movs	r2, #1
 80047a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80047ac:	68f8      	ldr	r0, [r7, #12]
 80047ae:	f000 fab7 	bl	8004d20 <I2C_WaitOnFlagUntilTimeout>
 80047b2:	4603      	mov	r3, r0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d001      	beq.n	80047bc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e0d5      	b.n	8004968 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2222      	movs	r2, #34	; 0x22
 80047c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2240      	movs	r2, #64	; 0x40
 80047c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2200      	movs	r2, #0
 80047d0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6a3a      	ldr	r2, [r7, #32]
 80047d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80047dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2200      	movs	r2, #0
 80047e2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80047e4:	88f8      	ldrh	r0, [r7, #6]
 80047e6:	893a      	ldrh	r2, [r7, #8]
 80047e8:	8979      	ldrh	r1, [r7, #10]
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	9301      	str	r3, [sp, #4]
 80047ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047f0:	9300      	str	r3, [sp, #0]
 80047f2:	4603      	mov	r3, r0
 80047f4:	68f8      	ldr	r0, [r7, #12]
 80047f6:	f000 fa1b 	bl	8004c30 <I2C_RequestMemoryRead>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d005      	beq.n	800480c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2200      	movs	r2, #0
 8004804:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	e0ad      	b.n	8004968 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004810:	b29b      	uxth	r3, r3
 8004812:	2bff      	cmp	r3, #255	; 0xff
 8004814:	d90e      	bls.n	8004834 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	22ff      	movs	r2, #255	; 0xff
 800481a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004820:	b2da      	uxtb	r2, r3
 8004822:	8979      	ldrh	r1, [r7, #10]
 8004824:	4b52      	ldr	r3, [pc, #328]	; (8004970 <HAL_I2C_Mem_Read+0x22c>)
 8004826:	9300      	str	r3, [sp, #0]
 8004828:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800482c:	68f8      	ldr	r0, [r7, #12]
 800482e:	f000 fc1f 	bl	8005070 <I2C_TransferConfig>
 8004832:	e00f      	b.n	8004854 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004838:	b29a      	uxth	r2, r3
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004842:	b2da      	uxtb	r2, r3
 8004844:	8979      	ldrh	r1, [r7, #10]
 8004846:	4b4a      	ldr	r3, [pc, #296]	; (8004970 <HAL_I2C_Mem_Read+0x22c>)
 8004848:	9300      	str	r3, [sp, #0]
 800484a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800484e:	68f8      	ldr	r0, [r7, #12]
 8004850:	f000 fc0e 	bl	8005070 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	9300      	str	r3, [sp, #0]
 8004858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800485a:	2200      	movs	r2, #0
 800485c:	2104      	movs	r1, #4
 800485e:	68f8      	ldr	r0, [r7, #12]
 8004860:	f000 fa5e 	bl	8004d20 <I2C_WaitOnFlagUntilTimeout>
 8004864:	4603      	mov	r3, r0
 8004866:	2b00      	cmp	r3, #0
 8004868:	d001      	beq.n	800486e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	e07c      	b.n	8004968 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004878:	b2d2      	uxtb	r2, r2
 800487a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004880:	1c5a      	adds	r2, r3, #1
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800488a:	3b01      	subs	r3, #1
 800488c:	b29a      	uxth	r2, r3
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004896:	b29b      	uxth	r3, r3
 8004898:	3b01      	subs	r3, #1
 800489a:	b29a      	uxth	r2, r3
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d034      	beq.n	8004914 <HAL_I2C_Mem_Read+0x1d0>
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d130      	bne.n	8004914 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	9300      	str	r3, [sp, #0]
 80048b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048b8:	2200      	movs	r2, #0
 80048ba:	2180      	movs	r1, #128	; 0x80
 80048bc:	68f8      	ldr	r0, [r7, #12]
 80048be:	f000 fa2f 	bl	8004d20 <I2C_WaitOnFlagUntilTimeout>
 80048c2:	4603      	mov	r3, r0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d001      	beq.n	80048cc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	e04d      	b.n	8004968 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048d0:	b29b      	uxth	r3, r3
 80048d2:	2bff      	cmp	r3, #255	; 0xff
 80048d4:	d90e      	bls.n	80048f4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	22ff      	movs	r2, #255	; 0xff
 80048da:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048e0:	b2da      	uxtb	r2, r3
 80048e2:	8979      	ldrh	r1, [r7, #10]
 80048e4:	2300      	movs	r3, #0
 80048e6:	9300      	str	r3, [sp, #0]
 80048e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80048ec:	68f8      	ldr	r0, [r7, #12]
 80048ee:	f000 fbbf 	bl	8005070 <I2C_TransferConfig>
 80048f2:	e00f      	b.n	8004914 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048f8:	b29a      	uxth	r2, r3
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004902:	b2da      	uxtb	r2, r3
 8004904:	8979      	ldrh	r1, [r7, #10]
 8004906:	2300      	movs	r3, #0
 8004908:	9300      	str	r3, [sp, #0]
 800490a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800490e:	68f8      	ldr	r0, [r7, #12]
 8004910:	f000 fbae 	bl	8005070 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004918:	b29b      	uxth	r3, r3
 800491a:	2b00      	cmp	r3, #0
 800491c:	d19a      	bne.n	8004854 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800491e:	697a      	ldr	r2, [r7, #20]
 8004920:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004922:	68f8      	ldr	r0, [r7, #12]
 8004924:	f000 fa7c 	bl	8004e20 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004928:	4603      	mov	r3, r0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d001      	beq.n	8004932 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e01a      	b.n	8004968 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	2220      	movs	r2, #32
 8004938:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	6859      	ldr	r1, [r3, #4]
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681a      	ldr	r2, [r3, #0]
 8004944:	4b0b      	ldr	r3, [pc, #44]	; (8004974 <HAL_I2C_Mem_Read+0x230>)
 8004946:	400b      	ands	r3, r1
 8004948:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2220      	movs	r2, #32
 800494e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2200      	movs	r2, #0
 8004956:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2200      	movs	r2, #0
 800495e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004962:	2300      	movs	r3, #0
 8004964:	e000      	b.n	8004968 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004966:	2302      	movs	r3, #2
  }
}
 8004968:	4618      	mov	r0, r3
 800496a:	3718      	adds	r7, #24
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}
 8004970:	80002400 	.word	0x80002400
 8004974:	fe00e800 	.word	0xfe00e800

08004978 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b08a      	sub	sp, #40	; 0x28
 800497c:	af02      	add	r7, sp, #8
 800497e:	60f8      	str	r0, [r7, #12]
 8004980:	607a      	str	r2, [r7, #4]
 8004982:	603b      	str	r3, [r7, #0]
 8004984:	460b      	mov	r3, r1
 8004986:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8004988:	2300      	movs	r3, #0
 800498a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004992:	b2db      	uxtb	r3, r3
 8004994:	2b20      	cmp	r3, #32
 8004996:	f040 80f1 	bne.w	8004b7c <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	699b      	ldr	r3, [r3, #24]
 80049a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80049a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049a8:	d101      	bne.n	80049ae <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80049aa:	2302      	movs	r3, #2
 80049ac:	e0e7      	b.n	8004b7e <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d101      	bne.n	80049bc <HAL_I2C_IsDeviceReady+0x44>
 80049b8:	2302      	movs	r3, #2
 80049ba:	e0e0      	b.n	8004b7e <HAL_I2C_IsDeviceReady+0x206>
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2224      	movs	r2, #36	; 0x24
 80049c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	2200      	movs	r2, #0
 80049d0:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	68db      	ldr	r3, [r3, #12]
 80049d6:	2b01      	cmp	r3, #1
 80049d8:	d107      	bne.n	80049ea <HAL_I2C_IsDeviceReady+0x72>
 80049da:	897b      	ldrh	r3, [r7, #10]
 80049dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80049e0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80049e4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80049e8:	e004      	b.n	80049f4 <HAL_I2C_IsDeviceReady+0x7c>
 80049ea:	897b      	ldrh	r3, [r7, #10]
 80049ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80049f0:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80049f4:	68fa      	ldr	r2, [r7, #12]
 80049f6:	6812      	ldr	r2, [r2, #0]
 80049f8:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80049fa:	f7ff f96f 	bl	8003cdc <HAL_GetTick>
 80049fe:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	699b      	ldr	r3, [r3, #24]
 8004a06:	f003 0320 	and.w	r3, r3, #32
 8004a0a:	2b20      	cmp	r3, #32
 8004a0c:	bf0c      	ite	eq
 8004a0e:	2301      	moveq	r3, #1
 8004a10:	2300      	movne	r3, #0
 8004a12:	b2db      	uxtb	r3, r3
 8004a14:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	699b      	ldr	r3, [r3, #24]
 8004a1c:	f003 0310 	and.w	r3, r3, #16
 8004a20:	2b10      	cmp	r3, #16
 8004a22:	bf0c      	ite	eq
 8004a24:	2301      	moveq	r3, #1
 8004a26:	2300      	movne	r3, #0
 8004a28:	b2db      	uxtb	r3, r3
 8004a2a:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004a2c:	e034      	b.n	8004a98 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a34:	d01a      	beq.n	8004a6c <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004a36:	f7ff f951 	bl	8003cdc <HAL_GetTick>
 8004a3a:	4602      	mov	r2, r0
 8004a3c:	69bb      	ldr	r3, [r7, #24]
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	683a      	ldr	r2, [r7, #0]
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d302      	bcc.n	8004a4c <HAL_I2C_IsDeviceReady+0xd4>
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d10f      	bne.n	8004a6c <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	2220      	movs	r2, #32
 8004a50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a58:	f043 0220 	orr.w	r2, r3, #32
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2200      	movs	r2, #0
 8004a64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e088      	b.n	8004b7e <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	699b      	ldr	r3, [r3, #24]
 8004a72:	f003 0320 	and.w	r3, r3, #32
 8004a76:	2b20      	cmp	r3, #32
 8004a78:	bf0c      	ite	eq
 8004a7a:	2301      	moveq	r3, #1
 8004a7c:	2300      	movne	r3, #0
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	699b      	ldr	r3, [r3, #24]
 8004a88:	f003 0310 	and.w	r3, r3, #16
 8004a8c:	2b10      	cmp	r3, #16
 8004a8e:	bf0c      	ite	eq
 8004a90:	2301      	moveq	r3, #1
 8004a92:	2300      	movne	r3, #0
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004a98:	7ffb      	ldrb	r3, [r7, #31]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d102      	bne.n	8004aa4 <HAL_I2C_IsDeviceReady+0x12c>
 8004a9e:	7fbb      	ldrb	r3, [r7, #30]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d0c4      	beq.n	8004a2e <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	699b      	ldr	r3, [r3, #24]
 8004aaa:	f003 0310 	and.w	r3, r3, #16
 8004aae:	2b10      	cmp	r3, #16
 8004ab0:	d01a      	beq.n	8004ae8 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004ab2:	69bb      	ldr	r3, [r7, #24]
 8004ab4:	9300      	str	r3, [sp, #0]
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	2120      	movs	r1, #32
 8004abc:	68f8      	ldr	r0, [r7, #12]
 8004abe:	f000 f92f 	bl	8004d20 <I2C_WaitOnFlagUntilTimeout>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d001      	beq.n	8004acc <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e058      	b.n	8004b7e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	2220      	movs	r2, #32
 8004ad2:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2220      	movs	r2, #32
 8004ad8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	e04a      	b.n	8004b7e <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004ae8:	69bb      	ldr	r3, [r7, #24]
 8004aea:	9300      	str	r3, [sp, #0]
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	2200      	movs	r2, #0
 8004af0:	2120      	movs	r1, #32
 8004af2:	68f8      	ldr	r0, [r7, #12]
 8004af4:	f000 f914 	bl	8004d20 <I2C_WaitOnFlagUntilTimeout>
 8004af8:	4603      	mov	r3, r0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d001      	beq.n	8004b02 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e03d      	b.n	8004b7e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	2210      	movs	r2, #16
 8004b08:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	2220      	movs	r2, #32
 8004b10:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d118      	bne.n	8004b4c <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	685a      	ldr	r2, [r3, #4]
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b28:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004b2a:	69bb      	ldr	r3, [r7, #24]
 8004b2c:	9300      	str	r3, [sp, #0]
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	2200      	movs	r2, #0
 8004b32:	2120      	movs	r1, #32
 8004b34:	68f8      	ldr	r0, [r7, #12]
 8004b36:	f000 f8f3 	bl	8004d20 <I2C_WaitOnFlagUntilTimeout>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d001      	beq.n	8004b44 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	e01c      	b.n	8004b7e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	2220      	movs	r2, #32
 8004b4a:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	3301      	adds	r3, #1
 8004b50:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	687a      	ldr	r2, [r7, #4]
 8004b56:	429a      	cmp	r2, r3
 8004b58:	f63f af3b 	bhi.w	80049d2 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2220      	movs	r2, #32
 8004b60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b68:	f043 0220 	orr.w	r2, r3, #32
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e000      	b.n	8004b7e <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8004b7c:	2302      	movs	r3, #2
  }
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3720      	adds	r7, #32
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}
	...

08004b88 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b086      	sub	sp, #24
 8004b8c:	af02      	add	r7, sp, #8
 8004b8e:	60f8      	str	r0, [r7, #12]
 8004b90:	4608      	mov	r0, r1
 8004b92:	4611      	mov	r1, r2
 8004b94:	461a      	mov	r2, r3
 8004b96:	4603      	mov	r3, r0
 8004b98:	817b      	strh	r3, [r7, #10]
 8004b9a:	460b      	mov	r3, r1
 8004b9c:	813b      	strh	r3, [r7, #8]
 8004b9e:	4613      	mov	r3, r2
 8004ba0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004ba2:	88fb      	ldrh	r3, [r7, #6]
 8004ba4:	b2da      	uxtb	r2, r3
 8004ba6:	8979      	ldrh	r1, [r7, #10]
 8004ba8:	4b20      	ldr	r3, [pc, #128]	; (8004c2c <I2C_RequestMemoryWrite+0xa4>)
 8004baa:	9300      	str	r3, [sp, #0]
 8004bac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004bb0:	68f8      	ldr	r0, [r7, #12]
 8004bb2:	f000 fa5d 	bl	8005070 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bb6:	69fa      	ldr	r2, [r7, #28]
 8004bb8:	69b9      	ldr	r1, [r7, #24]
 8004bba:	68f8      	ldr	r0, [r7, #12]
 8004bbc:	f000 f8f0 	bl	8004da0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d001      	beq.n	8004bca <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	e02c      	b.n	8004c24 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004bca:	88fb      	ldrh	r3, [r7, #6]
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	d105      	bne.n	8004bdc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004bd0:	893b      	ldrh	r3, [r7, #8]
 8004bd2:	b2da      	uxtb	r2, r3
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	629a      	str	r2, [r3, #40]	; 0x28
 8004bda:	e015      	b.n	8004c08 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004bdc:	893b      	ldrh	r3, [r7, #8]
 8004bde:	0a1b      	lsrs	r3, r3, #8
 8004be0:	b29b      	uxth	r3, r3
 8004be2:	b2da      	uxtb	r2, r3
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bea:	69fa      	ldr	r2, [r7, #28]
 8004bec:	69b9      	ldr	r1, [r7, #24]
 8004bee:	68f8      	ldr	r0, [r7, #12]
 8004bf0:	f000 f8d6 	bl	8004da0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d001      	beq.n	8004bfe <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e012      	b.n	8004c24 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004bfe:	893b      	ldrh	r3, [r7, #8]
 8004c00:	b2da      	uxtb	r2, r3
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	9300      	str	r3, [sp, #0]
 8004c0c:	69bb      	ldr	r3, [r7, #24]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	2180      	movs	r1, #128	; 0x80
 8004c12:	68f8      	ldr	r0, [r7, #12]
 8004c14:	f000 f884 	bl	8004d20 <I2C_WaitOnFlagUntilTimeout>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d001      	beq.n	8004c22 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e000      	b.n	8004c24 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004c22:	2300      	movs	r3, #0
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	3710      	adds	r7, #16
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}
 8004c2c:	80002000 	.word	0x80002000

08004c30 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b086      	sub	sp, #24
 8004c34:	af02      	add	r7, sp, #8
 8004c36:	60f8      	str	r0, [r7, #12]
 8004c38:	4608      	mov	r0, r1
 8004c3a:	4611      	mov	r1, r2
 8004c3c:	461a      	mov	r2, r3
 8004c3e:	4603      	mov	r3, r0
 8004c40:	817b      	strh	r3, [r7, #10]
 8004c42:	460b      	mov	r3, r1
 8004c44:	813b      	strh	r3, [r7, #8]
 8004c46:	4613      	mov	r3, r2
 8004c48:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004c4a:	88fb      	ldrh	r3, [r7, #6]
 8004c4c:	b2da      	uxtb	r2, r3
 8004c4e:	8979      	ldrh	r1, [r7, #10]
 8004c50:	4b20      	ldr	r3, [pc, #128]	; (8004cd4 <I2C_RequestMemoryRead+0xa4>)
 8004c52:	9300      	str	r3, [sp, #0]
 8004c54:	2300      	movs	r3, #0
 8004c56:	68f8      	ldr	r0, [r7, #12]
 8004c58:	f000 fa0a 	bl	8005070 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c5c:	69fa      	ldr	r2, [r7, #28]
 8004c5e:	69b9      	ldr	r1, [r7, #24]
 8004c60:	68f8      	ldr	r0, [r7, #12]
 8004c62:	f000 f89d 	bl	8004da0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004c66:	4603      	mov	r3, r0
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d001      	beq.n	8004c70 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	e02c      	b.n	8004cca <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004c70:	88fb      	ldrh	r3, [r7, #6]
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d105      	bne.n	8004c82 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004c76:	893b      	ldrh	r3, [r7, #8]
 8004c78:	b2da      	uxtb	r2, r3
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	629a      	str	r2, [r3, #40]	; 0x28
 8004c80:	e015      	b.n	8004cae <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004c82:	893b      	ldrh	r3, [r7, #8]
 8004c84:	0a1b      	lsrs	r3, r3, #8
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	b2da      	uxtb	r2, r3
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c90:	69fa      	ldr	r2, [r7, #28]
 8004c92:	69b9      	ldr	r1, [r7, #24]
 8004c94:	68f8      	ldr	r0, [r7, #12]
 8004c96:	f000 f883 	bl	8004da0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d001      	beq.n	8004ca4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	e012      	b.n	8004cca <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004ca4:	893b      	ldrh	r3, [r7, #8]
 8004ca6:	b2da      	uxtb	r2, r3
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004cae:	69fb      	ldr	r3, [r7, #28]
 8004cb0:	9300      	str	r3, [sp, #0]
 8004cb2:	69bb      	ldr	r3, [r7, #24]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	2140      	movs	r1, #64	; 0x40
 8004cb8:	68f8      	ldr	r0, [r7, #12]
 8004cba:	f000 f831 	bl	8004d20 <I2C_WaitOnFlagUntilTimeout>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d001      	beq.n	8004cc8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	e000      	b.n	8004cca <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004cc8:	2300      	movs	r3, #0
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3710      	adds	r7, #16
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	80002000 	.word	0x80002000

08004cd8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b083      	sub	sp, #12
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	699b      	ldr	r3, [r3, #24]
 8004ce6:	f003 0302 	and.w	r3, r3, #2
 8004cea:	2b02      	cmp	r3, #2
 8004cec:	d103      	bne.n	8004cf6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	699b      	ldr	r3, [r3, #24]
 8004cfc:	f003 0301 	and.w	r3, r3, #1
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	d007      	beq.n	8004d14 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	699a      	ldr	r2, [r3, #24]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f042 0201 	orr.w	r2, r2, #1
 8004d12:	619a      	str	r2, [r3, #24]
  }
}
 8004d14:	bf00      	nop
 8004d16:	370c      	adds	r7, #12
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1e:	4770      	bx	lr

08004d20 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	60f8      	str	r0, [r7, #12]
 8004d28:	60b9      	str	r1, [r7, #8]
 8004d2a:	603b      	str	r3, [r7, #0]
 8004d2c:	4613      	mov	r3, r2
 8004d2e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d30:	e022      	b.n	8004d78 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d38:	d01e      	beq.n	8004d78 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d3a:	f7fe ffcf 	bl	8003cdc <HAL_GetTick>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	69bb      	ldr	r3, [r7, #24]
 8004d42:	1ad3      	subs	r3, r2, r3
 8004d44:	683a      	ldr	r2, [r7, #0]
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d302      	bcc.n	8004d50 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d113      	bne.n	8004d78 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d54:	f043 0220 	orr.w	r2, r3, #32
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2220      	movs	r2, #32
 8004d60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2200      	movs	r2, #0
 8004d68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	e00f      	b.n	8004d98 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	699a      	ldr	r2, [r3, #24]
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	4013      	ands	r3, r2
 8004d82:	68ba      	ldr	r2, [r7, #8]
 8004d84:	429a      	cmp	r2, r3
 8004d86:	bf0c      	ite	eq
 8004d88:	2301      	moveq	r3, #1
 8004d8a:	2300      	movne	r3, #0
 8004d8c:	b2db      	uxtb	r3, r3
 8004d8e:	461a      	mov	r2, r3
 8004d90:	79fb      	ldrb	r3, [r7, #7]
 8004d92:	429a      	cmp	r2, r3
 8004d94:	d0cd      	beq.n	8004d32 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004d96:	2300      	movs	r3, #0
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3710      	adds	r7, #16
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}

08004da0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	60f8      	str	r0, [r7, #12]
 8004da8:	60b9      	str	r1, [r7, #8]
 8004daa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004dac:	e02c      	b.n	8004e08 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004dae:	687a      	ldr	r2, [r7, #4]
 8004db0:	68b9      	ldr	r1, [r7, #8]
 8004db2:	68f8      	ldr	r0, [r7, #12]
 8004db4:	f000 f870 	bl	8004e98 <I2C_IsErrorOccurred>
 8004db8:	4603      	mov	r3, r0
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d001      	beq.n	8004dc2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e02a      	b.n	8004e18 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dc8:	d01e      	beq.n	8004e08 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dca:	f7fe ff87 	bl	8003cdc <HAL_GetTick>
 8004dce:	4602      	mov	r2, r0
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	1ad3      	subs	r3, r2, r3
 8004dd4:	68ba      	ldr	r2, [r7, #8]
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	d302      	bcc.n	8004de0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d113      	bne.n	8004e08 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004de4:	f043 0220 	orr.w	r2, r3, #32
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2220      	movs	r2, #32
 8004df0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2200      	movs	r2, #0
 8004df8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004e04:	2301      	movs	r3, #1
 8004e06:	e007      	b.n	8004e18 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	699b      	ldr	r3, [r3, #24]
 8004e0e:	f003 0302 	and.w	r3, r3, #2
 8004e12:	2b02      	cmp	r3, #2
 8004e14:	d1cb      	bne.n	8004dae <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e16:	2300      	movs	r3, #0
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	3710      	adds	r7, #16
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	bd80      	pop	{r7, pc}

08004e20 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b084      	sub	sp, #16
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	60f8      	str	r0, [r7, #12]
 8004e28:	60b9      	str	r1, [r7, #8]
 8004e2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e2c:	e028      	b.n	8004e80 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	68b9      	ldr	r1, [r7, #8]
 8004e32:	68f8      	ldr	r0, [r7, #12]
 8004e34:	f000 f830 	bl	8004e98 <I2C_IsErrorOccurred>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d001      	beq.n	8004e42 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e026      	b.n	8004e90 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e42:	f7fe ff4b 	bl	8003cdc <HAL_GetTick>
 8004e46:	4602      	mov	r2, r0
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	1ad3      	subs	r3, r2, r3
 8004e4c:	68ba      	ldr	r2, [r7, #8]
 8004e4e:	429a      	cmp	r2, r3
 8004e50:	d302      	bcc.n	8004e58 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d113      	bne.n	8004e80 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e5c:	f043 0220 	orr.w	r2, r3, #32
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2220      	movs	r2, #32
 8004e68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2200      	movs	r2, #0
 8004e78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	e007      	b.n	8004e90 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	699b      	ldr	r3, [r3, #24]
 8004e86:	f003 0320 	and.w	r3, r3, #32
 8004e8a:	2b20      	cmp	r3, #32
 8004e8c:	d1cf      	bne.n	8004e2e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004e8e:	2300      	movs	r3, #0
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	3710      	adds	r7, #16
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}

08004e98 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b08a      	sub	sp, #40	; 0x28
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	60f8      	str	r0, [r7, #12]
 8004ea0:	60b9      	str	r1, [r7, #8]
 8004ea2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	699b      	ldr	r3, [r3, #24]
 8004eb0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004eba:	69bb      	ldr	r3, [r7, #24]
 8004ebc:	f003 0310 	and.w	r3, r3, #16
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d075      	beq.n	8004fb0 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	2210      	movs	r2, #16
 8004eca:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004ecc:	e056      	b.n	8004f7c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ed4:	d052      	beq.n	8004f7c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004ed6:	f7fe ff01 	bl	8003cdc <HAL_GetTick>
 8004eda:	4602      	mov	r2, r0
 8004edc:	69fb      	ldr	r3, [r7, #28]
 8004ede:	1ad3      	subs	r3, r2, r3
 8004ee0:	68ba      	ldr	r2, [r7, #8]
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d302      	bcc.n	8004eec <I2C_IsErrorOccurred+0x54>
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d147      	bne.n	8004f7c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ef6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004efe:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	699b      	ldr	r3, [r3, #24]
 8004f06:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f0e:	d12e      	bne.n	8004f6e <I2C_IsErrorOccurred+0xd6>
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004f16:	d02a      	beq.n	8004f6e <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8004f18:	7cfb      	ldrb	r3, [r7, #19]
 8004f1a:	2b20      	cmp	r3, #32
 8004f1c:	d027      	beq.n	8004f6e <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	685a      	ldr	r2, [r3, #4]
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f2c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004f2e:	f7fe fed5 	bl	8003cdc <HAL_GetTick>
 8004f32:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f34:	e01b      	b.n	8004f6e <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004f36:	f7fe fed1 	bl	8003cdc <HAL_GetTick>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	1ad3      	subs	r3, r2, r3
 8004f40:	2b19      	cmp	r3, #25
 8004f42:	d914      	bls.n	8004f6e <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f48:	f043 0220 	orr.w	r2, r3, #32
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2220      	movs	r2, #32
 8004f54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2200      	movs	r2, #0
 8004f64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	699b      	ldr	r3, [r3, #24]
 8004f74:	f003 0320 	and.w	r3, r3, #32
 8004f78:	2b20      	cmp	r3, #32
 8004f7a:	d1dc      	bne.n	8004f36 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	699b      	ldr	r3, [r3, #24]
 8004f82:	f003 0320 	and.w	r3, r3, #32
 8004f86:	2b20      	cmp	r3, #32
 8004f88:	d003      	beq.n	8004f92 <I2C_IsErrorOccurred+0xfa>
 8004f8a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d09d      	beq.n	8004ece <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004f92:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d103      	bne.n	8004fa2 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	2220      	movs	r2, #32
 8004fa0:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004fa2:	6a3b      	ldr	r3, [r7, #32]
 8004fa4:	f043 0304 	orr.w	r3, r3, #4
 8004fa8:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	699b      	ldr	r3, [r3, #24]
 8004fb6:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004fb8:	69bb      	ldr	r3, [r7, #24]
 8004fba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d00b      	beq.n	8004fda <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004fc2:	6a3b      	ldr	r3, [r7, #32]
 8004fc4:	f043 0301 	orr.w	r3, r3, #1
 8004fc8:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004fd2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004fda:	69bb      	ldr	r3, [r7, #24]
 8004fdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d00b      	beq.n	8004ffc <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004fe4:	6a3b      	ldr	r3, [r7, #32]
 8004fe6:	f043 0308 	orr.w	r3, r3, #8
 8004fea:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004ff4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004ffc:	69bb      	ldr	r3, [r7, #24]
 8004ffe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005002:	2b00      	cmp	r3, #0
 8005004:	d00b      	beq.n	800501e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005006:	6a3b      	ldr	r3, [r7, #32]
 8005008:	f043 0302 	orr.w	r3, r3, #2
 800500c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005016:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800501e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005022:	2b00      	cmp	r3, #0
 8005024:	d01c      	beq.n	8005060 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005026:	68f8      	ldr	r0, [r7, #12]
 8005028:	f7ff fe56 	bl	8004cd8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	6859      	ldr	r1, [r3, #4]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	4b0d      	ldr	r3, [pc, #52]	; (800506c <I2C_IsErrorOccurred+0x1d4>)
 8005038:	400b      	ands	r3, r1
 800503a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005040:	6a3b      	ldr	r3, [r7, #32]
 8005042:	431a      	orrs	r2, r3
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2220      	movs	r2, #32
 800504c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	2200      	movs	r2, #0
 8005054:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2200      	movs	r2, #0
 800505c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8005060:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005064:	4618      	mov	r0, r3
 8005066:	3728      	adds	r7, #40	; 0x28
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}
 800506c:	fe00e800 	.word	0xfe00e800

08005070 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005070:	b480      	push	{r7}
 8005072:	b087      	sub	sp, #28
 8005074:	af00      	add	r7, sp, #0
 8005076:	60f8      	str	r0, [r7, #12]
 8005078:	607b      	str	r3, [r7, #4]
 800507a:	460b      	mov	r3, r1
 800507c:	817b      	strh	r3, [r7, #10]
 800507e:	4613      	mov	r3, r2
 8005080:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005082:	897b      	ldrh	r3, [r7, #10]
 8005084:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005088:	7a7b      	ldrb	r3, [r7, #9]
 800508a:	041b      	lsls	r3, r3, #16
 800508c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005090:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005096:	6a3b      	ldr	r3, [r7, #32]
 8005098:	4313      	orrs	r3, r2
 800509a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800509e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	685a      	ldr	r2, [r3, #4]
 80050a6:	6a3b      	ldr	r3, [r7, #32]
 80050a8:	0d5b      	lsrs	r3, r3, #21
 80050aa:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80050ae:	4b08      	ldr	r3, [pc, #32]	; (80050d0 <I2C_TransferConfig+0x60>)
 80050b0:	430b      	orrs	r3, r1
 80050b2:	43db      	mvns	r3, r3
 80050b4:	ea02 0103 	and.w	r1, r2, r3
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	697a      	ldr	r2, [r7, #20]
 80050be:	430a      	orrs	r2, r1
 80050c0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80050c2:	bf00      	nop
 80050c4:	371c      	adds	r7, #28
 80050c6:	46bd      	mov	sp, r7
 80050c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050cc:	4770      	bx	lr
 80050ce:	bf00      	nop
 80050d0:	03ff63ff 	.word	0x03ff63ff

080050d4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b083      	sub	sp, #12
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	2b20      	cmp	r3, #32
 80050e8:	d138      	bne.n	800515c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80050f0:	2b01      	cmp	r3, #1
 80050f2:	d101      	bne.n	80050f8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80050f4:	2302      	movs	r3, #2
 80050f6:	e032      	b.n	800515e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2224      	movs	r2, #36	; 0x24
 8005104:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f022 0201 	bic.w	r2, r2, #1
 8005116:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005126:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	6819      	ldr	r1, [r3, #0]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	683a      	ldr	r2, [r7, #0]
 8005134:	430a      	orrs	r2, r1
 8005136:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681a      	ldr	r2, [r3, #0]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f042 0201 	orr.w	r2, r2, #1
 8005146:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2220      	movs	r2, #32
 800514c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005158:	2300      	movs	r3, #0
 800515a:	e000      	b.n	800515e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800515c:	2302      	movs	r3, #2
  }
}
 800515e:	4618      	mov	r0, r3
 8005160:	370c      	adds	r7, #12
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr

0800516a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800516a:	b480      	push	{r7}
 800516c:	b085      	sub	sp, #20
 800516e:	af00      	add	r7, sp, #0
 8005170:	6078      	str	r0, [r7, #4]
 8005172:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800517a:	b2db      	uxtb	r3, r3
 800517c:	2b20      	cmp	r3, #32
 800517e:	d139      	bne.n	80051f4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005186:	2b01      	cmp	r3, #1
 8005188:	d101      	bne.n	800518e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800518a:	2302      	movs	r3, #2
 800518c:	e033      	b.n	80051f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2201      	movs	r2, #1
 8005192:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2224      	movs	r2, #36	; 0x24
 800519a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f022 0201 	bic.w	r2, r2, #1
 80051ac:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80051bc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	021b      	lsls	r3, r3, #8
 80051c2:	68fa      	ldr	r2, [r7, #12]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	68fa      	ldr	r2, [r7, #12]
 80051ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	681a      	ldr	r2, [r3, #0]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f042 0201 	orr.w	r2, r2, #1
 80051de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2220      	movs	r2, #32
 80051e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80051f0:	2300      	movs	r3, #0
 80051f2:	e000      	b.n	80051f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80051f4:	2302      	movs	r3, #2
  }
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3714      	adds	r7, #20
 80051fa:	46bd      	mov	sp, r7
 80051fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005200:	4770      	bx	lr
	...

08005204 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005204:	b480      	push	{r7}
 8005206:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005208:	4b04      	ldr	r3, [pc, #16]	; (800521c <HAL_PWREx_GetVoltageRange+0x18>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8005210:	4618      	mov	r0, r3
 8005212:	46bd      	mov	sp, r7
 8005214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005218:	4770      	bx	lr
 800521a:	bf00      	nop
 800521c:	40007000 	.word	0x40007000

08005220 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005220:	b480      	push	{r7}
 8005222:	b085      	sub	sp, #20
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800522e:	d130      	bne.n	8005292 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005230:	4b23      	ldr	r3, [pc, #140]	; (80052c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005238:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800523c:	d038      	beq.n	80052b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800523e:	4b20      	ldr	r3, [pc, #128]	; (80052c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005246:	4a1e      	ldr	r2, [pc, #120]	; (80052c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005248:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800524c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800524e:	4b1d      	ldr	r3, [pc, #116]	; (80052c4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	2232      	movs	r2, #50	; 0x32
 8005254:	fb02 f303 	mul.w	r3, r2, r3
 8005258:	4a1b      	ldr	r2, [pc, #108]	; (80052c8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800525a:	fba2 2303 	umull	r2, r3, r2, r3
 800525e:	0c9b      	lsrs	r3, r3, #18
 8005260:	3301      	adds	r3, #1
 8005262:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005264:	e002      	b.n	800526c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	3b01      	subs	r3, #1
 800526a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800526c:	4b14      	ldr	r3, [pc, #80]	; (80052c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800526e:	695b      	ldr	r3, [r3, #20]
 8005270:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005274:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005278:	d102      	bne.n	8005280 <HAL_PWREx_ControlVoltageScaling+0x60>
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d1f2      	bne.n	8005266 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005280:	4b0f      	ldr	r3, [pc, #60]	; (80052c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005282:	695b      	ldr	r3, [r3, #20]
 8005284:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005288:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800528c:	d110      	bne.n	80052b0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800528e:	2303      	movs	r3, #3
 8005290:	e00f      	b.n	80052b2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005292:	4b0b      	ldr	r3, [pc, #44]	; (80052c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800529a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800529e:	d007      	beq.n	80052b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80052a0:	4b07      	ldr	r3, [pc, #28]	; (80052c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80052a8:	4a05      	ldr	r2, [pc, #20]	; (80052c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80052aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80052ae:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80052b0:	2300      	movs	r3, #0
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	3714      	adds	r7, #20
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr
 80052be:	bf00      	nop
 80052c0:	40007000 	.word	0x40007000
 80052c4:	20000008 	.word	0x20000008
 80052c8:	431bde83 	.word	0x431bde83

080052cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b088      	sub	sp, #32
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d101      	bne.n	80052de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	e3c6      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80052de:	4ba1      	ldr	r3, [pc, #644]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 80052e0:	689b      	ldr	r3, [r3, #8]
 80052e2:	f003 030c 	and.w	r3, r3, #12
 80052e6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80052e8:	4b9e      	ldr	r3, [pc, #632]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 80052ea:	68db      	ldr	r3, [r3, #12]
 80052ec:	f003 0303 	and.w	r3, r3, #3
 80052f0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f003 0310 	and.w	r3, r3, #16
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	f000 80e4 	beq.w	80054c8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005300:	69bb      	ldr	r3, [r7, #24]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d007      	beq.n	8005316 <HAL_RCC_OscConfig+0x4a>
 8005306:	69bb      	ldr	r3, [r7, #24]
 8005308:	2b0c      	cmp	r3, #12
 800530a:	f040 808b 	bne.w	8005424 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	2b01      	cmp	r3, #1
 8005312:	f040 8087 	bne.w	8005424 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005316:	4b93      	ldr	r3, [pc, #588]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f003 0302 	and.w	r3, r3, #2
 800531e:	2b00      	cmp	r3, #0
 8005320:	d005      	beq.n	800532e <HAL_RCC_OscConfig+0x62>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	699b      	ldr	r3, [r3, #24]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d101      	bne.n	800532e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e39e      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6a1a      	ldr	r2, [r3, #32]
 8005332:	4b8c      	ldr	r3, [pc, #560]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f003 0308 	and.w	r3, r3, #8
 800533a:	2b00      	cmp	r3, #0
 800533c:	d004      	beq.n	8005348 <HAL_RCC_OscConfig+0x7c>
 800533e:	4b89      	ldr	r3, [pc, #548]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005346:	e005      	b.n	8005354 <HAL_RCC_OscConfig+0x88>
 8005348:	4b86      	ldr	r3, [pc, #536]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 800534a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800534e:	091b      	lsrs	r3, r3, #4
 8005350:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005354:	4293      	cmp	r3, r2
 8005356:	d223      	bcs.n	80053a0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6a1b      	ldr	r3, [r3, #32]
 800535c:	4618      	mov	r0, r3
 800535e:	f000 fd53 	bl	8005e08 <RCC_SetFlashLatencyFromMSIRange>
 8005362:	4603      	mov	r3, r0
 8005364:	2b00      	cmp	r3, #0
 8005366:	d001      	beq.n	800536c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8005368:	2301      	movs	r3, #1
 800536a:	e37f      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800536c:	4b7d      	ldr	r3, [pc, #500]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a7c      	ldr	r2, [pc, #496]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 8005372:	f043 0308 	orr.w	r3, r3, #8
 8005376:	6013      	str	r3, [r2, #0]
 8005378:	4b7a      	ldr	r3, [pc, #488]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6a1b      	ldr	r3, [r3, #32]
 8005384:	4977      	ldr	r1, [pc, #476]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 8005386:	4313      	orrs	r3, r2
 8005388:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800538a:	4b76      	ldr	r3, [pc, #472]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	69db      	ldr	r3, [r3, #28]
 8005396:	021b      	lsls	r3, r3, #8
 8005398:	4972      	ldr	r1, [pc, #456]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 800539a:	4313      	orrs	r3, r2
 800539c:	604b      	str	r3, [r1, #4]
 800539e:	e025      	b.n	80053ec <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80053a0:	4b70      	ldr	r3, [pc, #448]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a6f      	ldr	r2, [pc, #444]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 80053a6:	f043 0308 	orr.w	r3, r3, #8
 80053aa:	6013      	str	r3, [r2, #0]
 80053ac:	4b6d      	ldr	r3, [pc, #436]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6a1b      	ldr	r3, [r3, #32]
 80053b8:	496a      	ldr	r1, [pc, #424]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 80053ba:	4313      	orrs	r3, r2
 80053bc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80053be:	4b69      	ldr	r3, [pc, #420]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	69db      	ldr	r3, [r3, #28]
 80053ca:	021b      	lsls	r3, r3, #8
 80053cc:	4965      	ldr	r1, [pc, #404]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 80053ce:	4313      	orrs	r3, r2
 80053d0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80053d2:	69bb      	ldr	r3, [r7, #24]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d109      	bne.n	80053ec <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6a1b      	ldr	r3, [r3, #32]
 80053dc:	4618      	mov	r0, r3
 80053de:	f000 fd13 	bl	8005e08 <RCC_SetFlashLatencyFromMSIRange>
 80053e2:	4603      	mov	r3, r0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d001      	beq.n	80053ec <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e33f      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80053ec:	f000 fc48 	bl	8005c80 <HAL_RCC_GetSysClockFreq>
 80053f0:	4602      	mov	r2, r0
 80053f2:	4b5c      	ldr	r3, [pc, #368]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	091b      	lsrs	r3, r3, #4
 80053f8:	f003 030f 	and.w	r3, r3, #15
 80053fc:	495a      	ldr	r1, [pc, #360]	; (8005568 <HAL_RCC_OscConfig+0x29c>)
 80053fe:	5ccb      	ldrb	r3, [r1, r3]
 8005400:	f003 031f 	and.w	r3, r3, #31
 8005404:	fa22 f303 	lsr.w	r3, r2, r3
 8005408:	4a58      	ldr	r2, [pc, #352]	; (800556c <HAL_RCC_OscConfig+0x2a0>)
 800540a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800540c:	4b58      	ldr	r3, [pc, #352]	; (8005570 <HAL_RCC_OscConfig+0x2a4>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4618      	mov	r0, r3
 8005412:	f7fe fc13 	bl	8003c3c <HAL_InitTick>
 8005416:	4603      	mov	r3, r0
 8005418:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800541a:	7bfb      	ldrb	r3, [r7, #15]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d052      	beq.n	80054c6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8005420:	7bfb      	ldrb	r3, [r7, #15]
 8005422:	e323      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	699b      	ldr	r3, [r3, #24]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d032      	beq.n	8005492 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800542c:	4b4d      	ldr	r3, [pc, #308]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a4c      	ldr	r2, [pc, #304]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 8005432:	f043 0301 	orr.w	r3, r3, #1
 8005436:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005438:	f7fe fc50 	bl	8003cdc <HAL_GetTick>
 800543c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800543e:	e008      	b.n	8005452 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005440:	f7fe fc4c 	bl	8003cdc <HAL_GetTick>
 8005444:	4602      	mov	r2, r0
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	1ad3      	subs	r3, r2, r3
 800544a:	2b02      	cmp	r3, #2
 800544c:	d901      	bls.n	8005452 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800544e:	2303      	movs	r3, #3
 8005450:	e30c      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005452:	4b44      	ldr	r3, [pc, #272]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f003 0302 	and.w	r3, r3, #2
 800545a:	2b00      	cmp	r3, #0
 800545c:	d0f0      	beq.n	8005440 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800545e:	4b41      	ldr	r3, [pc, #260]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a40      	ldr	r2, [pc, #256]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 8005464:	f043 0308 	orr.w	r3, r3, #8
 8005468:	6013      	str	r3, [r2, #0]
 800546a:	4b3e      	ldr	r3, [pc, #248]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a1b      	ldr	r3, [r3, #32]
 8005476:	493b      	ldr	r1, [pc, #236]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 8005478:	4313      	orrs	r3, r2
 800547a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800547c:	4b39      	ldr	r3, [pc, #228]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	69db      	ldr	r3, [r3, #28]
 8005488:	021b      	lsls	r3, r3, #8
 800548a:	4936      	ldr	r1, [pc, #216]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 800548c:	4313      	orrs	r3, r2
 800548e:	604b      	str	r3, [r1, #4]
 8005490:	e01a      	b.n	80054c8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005492:	4b34      	ldr	r3, [pc, #208]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a33      	ldr	r2, [pc, #204]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 8005498:	f023 0301 	bic.w	r3, r3, #1
 800549c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800549e:	f7fe fc1d 	bl	8003cdc <HAL_GetTick>
 80054a2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80054a4:	e008      	b.n	80054b8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80054a6:	f7fe fc19 	bl	8003cdc <HAL_GetTick>
 80054aa:	4602      	mov	r2, r0
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	1ad3      	subs	r3, r2, r3
 80054b0:	2b02      	cmp	r3, #2
 80054b2:	d901      	bls.n	80054b8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80054b4:	2303      	movs	r3, #3
 80054b6:	e2d9      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80054b8:	4b2a      	ldr	r3, [pc, #168]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f003 0302 	and.w	r3, r3, #2
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d1f0      	bne.n	80054a6 <HAL_RCC_OscConfig+0x1da>
 80054c4:	e000      	b.n	80054c8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80054c6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f003 0301 	and.w	r3, r3, #1
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d074      	beq.n	80055be <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80054d4:	69bb      	ldr	r3, [r7, #24]
 80054d6:	2b08      	cmp	r3, #8
 80054d8:	d005      	beq.n	80054e6 <HAL_RCC_OscConfig+0x21a>
 80054da:	69bb      	ldr	r3, [r7, #24]
 80054dc:	2b0c      	cmp	r3, #12
 80054de:	d10e      	bne.n	80054fe <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	2b03      	cmp	r3, #3
 80054e4:	d10b      	bne.n	80054fe <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054e6:	4b1f      	ldr	r3, [pc, #124]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d064      	beq.n	80055bc <HAL_RCC_OscConfig+0x2f0>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d160      	bne.n	80055bc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	e2b6      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005506:	d106      	bne.n	8005516 <HAL_RCC_OscConfig+0x24a>
 8005508:	4b16      	ldr	r3, [pc, #88]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4a15      	ldr	r2, [pc, #84]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 800550e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005512:	6013      	str	r3, [r2, #0]
 8005514:	e01d      	b.n	8005552 <HAL_RCC_OscConfig+0x286>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800551e:	d10c      	bne.n	800553a <HAL_RCC_OscConfig+0x26e>
 8005520:	4b10      	ldr	r3, [pc, #64]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a0f      	ldr	r2, [pc, #60]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 8005526:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800552a:	6013      	str	r3, [r2, #0]
 800552c:	4b0d      	ldr	r3, [pc, #52]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a0c      	ldr	r2, [pc, #48]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 8005532:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005536:	6013      	str	r3, [r2, #0]
 8005538:	e00b      	b.n	8005552 <HAL_RCC_OscConfig+0x286>
 800553a:	4b0a      	ldr	r3, [pc, #40]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a09      	ldr	r2, [pc, #36]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 8005540:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005544:	6013      	str	r3, [r2, #0]
 8005546:	4b07      	ldr	r3, [pc, #28]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4a06      	ldr	r2, [pc, #24]	; (8005564 <HAL_RCC_OscConfig+0x298>)
 800554c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005550:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d01c      	beq.n	8005594 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800555a:	f7fe fbbf 	bl	8003cdc <HAL_GetTick>
 800555e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005560:	e011      	b.n	8005586 <HAL_RCC_OscConfig+0x2ba>
 8005562:	bf00      	nop
 8005564:	40021000 	.word	0x40021000
 8005568:	0800b620 	.word	0x0800b620
 800556c:	20000008 	.word	0x20000008
 8005570:	2000000c 	.word	0x2000000c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005574:	f7fe fbb2 	bl	8003cdc <HAL_GetTick>
 8005578:	4602      	mov	r2, r0
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	1ad3      	subs	r3, r2, r3
 800557e:	2b64      	cmp	r3, #100	; 0x64
 8005580:	d901      	bls.n	8005586 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005582:	2303      	movs	r3, #3
 8005584:	e272      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005586:	4baf      	ldr	r3, [pc, #700]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800558e:	2b00      	cmp	r3, #0
 8005590:	d0f0      	beq.n	8005574 <HAL_RCC_OscConfig+0x2a8>
 8005592:	e014      	b.n	80055be <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005594:	f7fe fba2 	bl	8003cdc <HAL_GetTick>
 8005598:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800559a:	e008      	b.n	80055ae <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800559c:	f7fe fb9e 	bl	8003cdc <HAL_GetTick>
 80055a0:	4602      	mov	r2, r0
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	1ad3      	subs	r3, r2, r3
 80055a6:	2b64      	cmp	r3, #100	; 0x64
 80055a8:	d901      	bls.n	80055ae <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80055aa:	2303      	movs	r3, #3
 80055ac:	e25e      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80055ae:	4ba5      	ldr	r3, [pc, #660]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d1f0      	bne.n	800559c <HAL_RCC_OscConfig+0x2d0>
 80055ba:	e000      	b.n	80055be <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f003 0302 	and.w	r3, r3, #2
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d060      	beq.n	800568c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80055ca:	69bb      	ldr	r3, [r7, #24]
 80055cc:	2b04      	cmp	r3, #4
 80055ce:	d005      	beq.n	80055dc <HAL_RCC_OscConfig+0x310>
 80055d0:	69bb      	ldr	r3, [r7, #24]
 80055d2:	2b0c      	cmp	r3, #12
 80055d4:	d119      	bne.n	800560a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	2b02      	cmp	r3, #2
 80055da:	d116      	bne.n	800560a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80055dc:	4b99      	ldr	r3, [pc, #612]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d005      	beq.n	80055f4 <HAL_RCC_OscConfig+0x328>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d101      	bne.n	80055f4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	e23b      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055f4:	4b93      	ldr	r3, [pc, #588]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	691b      	ldr	r3, [r3, #16]
 8005600:	061b      	lsls	r3, r3, #24
 8005602:	4990      	ldr	r1, [pc, #576]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 8005604:	4313      	orrs	r3, r2
 8005606:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005608:	e040      	b.n	800568c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	68db      	ldr	r3, [r3, #12]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d023      	beq.n	800565a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005612:	4b8c      	ldr	r3, [pc, #560]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a8b      	ldr	r2, [pc, #556]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 8005618:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800561c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800561e:	f7fe fb5d 	bl	8003cdc <HAL_GetTick>
 8005622:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005624:	e008      	b.n	8005638 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005626:	f7fe fb59 	bl	8003cdc <HAL_GetTick>
 800562a:	4602      	mov	r2, r0
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	1ad3      	subs	r3, r2, r3
 8005630:	2b02      	cmp	r3, #2
 8005632:	d901      	bls.n	8005638 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005634:	2303      	movs	r3, #3
 8005636:	e219      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005638:	4b82      	ldr	r3, [pc, #520]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005640:	2b00      	cmp	r3, #0
 8005642:	d0f0      	beq.n	8005626 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005644:	4b7f      	ldr	r3, [pc, #508]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	691b      	ldr	r3, [r3, #16]
 8005650:	061b      	lsls	r3, r3, #24
 8005652:	497c      	ldr	r1, [pc, #496]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 8005654:	4313      	orrs	r3, r2
 8005656:	604b      	str	r3, [r1, #4]
 8005658:	e018      	b.n	800568c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800565a:	4b7a      	ldr	r3, [pc, #488]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a79      	ldr	r2, [pc, #484]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 8005660:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005664:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005666:	f7fe fb39 	bl	8003cdc <HAL_GetTick>
 800566a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800566c:	e008      	b.n	8005680 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800566e:	f7fe fb35 	bl	8003cdc <HAL_GetTick>
 8005672:	4602      	mov	r2, r0
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	1ad3      	subs	r3, r2, r3
 8005678:	2b02      	cmp	r3, #2
 800567a:	d901      	bls.n	8005680 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800567c:	2303      	movs	r3, #3
 800567e:	e1f5      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005680:	4b70      	ldr	r3, [pc, #448]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005688:	2b00      	cmp	r3, #0
 800568a:	d1f0      	bne.n	800566e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f003 0308 	and.w	r3, r3, #8
 8005694:	2b00      	cmp	r3, #0
 8005696:	d03c      	beq.n	8005712 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	695b      	ldr	r3, [r3, #20]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d01c      	beq.n	80056da <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80056a0:	4b68      	ldr	r3, [pc, #416]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 80056a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80056a6:	4a67      	ldr	r2, [pc, #412]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 80056a8:	f043 0301 	orr.w	r3, r3, #1
 80056ac:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056b0:	f7fe fb14 	bl	8003cdc <HAL_GetTick>
 80056b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80056b6:	e008      	b.n	80056ca <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80056b8:	f7fe fb10 	bl	8003cdc <HAL_GetTick>
 80056bc:	4602      	mov	r2, r0
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	1ad3      	subs	r3, r2, r3
 80056c2:	2b02      	cmp	r3, #2
 80056c4:	d901      	bls.n	80056ca <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80056c6:	2303      	movs	r3, #3
 80056c8:	e1d0      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80056ca:	4b5e      	ldr	r3, [pc, #376]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 80056cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80056d0:	f003 0302 	and.w	r3, r3, #2
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d0ef      	beq.n	80056b8 <HAL_RCC_OscConfig+0x3ec>
 80056d8:	e01b      	b.n	8005712 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80056da:	4b5a      	ldr	r3, [pc, #360]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 80056dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80056e0:	4a58      	ldr	r2, [pc, #352]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 80056e2:	f023 0301 	bic.w	r3, r3, #1
 80056e6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056ea:	f7fe faf7 	bl	8003cdc <HAL_GetTick>
 80056ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80056f0:	e008      	b.n	8005704 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80056f2:	f7fe faf3 	bl	8003cdc <HAL_GetTick>
 80056f6:	4602      	mov	r2, r0
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	1ad3      	subs	r3, r2, r3
 80056fc:	2b02      	cmp	r3, #2
 80056fe:	d901      	bls.n	8005704 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005700:	2303      	movs	r3, #3
 8005702:	e1b3      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005704:	4b4f      	ldr	r3, [pc, #316]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 8005706:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800570a:	f003 0302 	and.w	r3, r3, #2
 800570e:	2b00      	cmp	r3, #0
 8005710:	d1ef      	bne.n	80056f2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f003 0304 	and.w	r3, r3, #4
 800571a:	2b00      	cmp	r3, #0
 800571c:	f000 80a6 	beq.w	800586c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005720:	2300      	movs	r3, #0
 8005722:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005724:	4b47      	ldr	r3, [pc, #284]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 8005726:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005728:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800572c:	2b00      	cmp	r3, #0
 800572e:	d10d      	bne.n	800574c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005730:	4b44      	ldr	r3, [pc, #272]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 8005732:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005734:	4a43      	ldr	r2, [pc, #268]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 8005736:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800573a:	6593      	str	r3, [r2, #88]	; 0x58
 800573c:	4b41      	ldr	r3, [pc, #260]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 800573e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005740:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005744:	60bb      	str	r3, [r7, #8]
 8005746:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005748:	2301      	movs	r3, #1
 800574a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800574c:	4b3e      	ldr	r3, [pc, #248]	; (8005848 <HAL_RCC_OscConfig+0x57c>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005754:	2b00      	cmp	r3, #0
 8005756:	d118      	bne.n	800578a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005758:	4b3b      	ldr	r3, [pc, #236]	; (8005848 <HAL_RCC_OscConfig+0x57c>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a3a      	ldr	r2, [pc, #232]	; (8005848 <HAL_RCC_OscConfig+0x57c>)
 800575e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005762:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005764:	f7fe faba 	bl	8003cdc <HAL_GetTick>
 8005768:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800576a:	e008      	b.n	800577e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800576c:	f7fe fab6 	bl	8003cdc <HAL_GetTick>
 8005770:	4602      	mov	r2, r0
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	1ad3      	subs	r3, r2, r3
 8005776:	2b02      	cmp	r3, #2
 8005778:	d901      	bls.n	800577e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800577a:	2303      	movs	r3, #3
 800577c:	e176      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800577e:	4b32      	ldr	r3, [pc, #200]	; (8005848 <HAL_RCC_OscConfig+0x57c>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005786:	2b00      	cmp	r3, #0
 8005788:	d0f0      	beq.n	800576c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	689b      	ldr	r3, [r3, #8]
 800578e:	2b01      	cmp	r3, #1
 8005790:	d108      	bne.n	80057a4 <HAL_RCC_OscConfig+0x4d8>
 8005792:	4b2c      	ldr	r3, [pc, #176]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 8005794:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005798:	4a2a      	ldr	r2, [pc, #168]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 800579a:	f043 0301 	orr.w	r3, r3, #1
 800579e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80057a2:	e024      	b.n	80057ee <HAL_RCC_OscConfig+0x522>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	2b05      	cmp	r3, #5
 80057aa:	d110      	bne.n	80057ce <HAL_RCC_OscConfig+0x502>
 80057ac:	4b25      	ldr	r3, [pc, #148]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 80057ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057b2:	4a24      	ldr	r2, [pc, #144]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 80057b4:	f043 0304 	orr.w	r3, r3, #4
 80057b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80057bc:	4b21      	ldr	r3, [pc, #132]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 80057be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057c2:	4a20      	ldr	r2, [pc, #128]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 80057c4:	f043 0301 	orr.w	r3, r3, #1
 80057c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80057cc:	e00f      	b.n	80057ee <HAL_RCC_OscConfig+0x522>
 80057ce:	4b1d      	ldr	r3, [pc, #116]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 80057d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057d4:	4a1b      	ldr	r2, [pc, #108]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 80057d6:	f023 0301 	bic.w	r3, r3, #1
 80057da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80057de:	4b19      	ldr	r3, [pc, #100]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 80057e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057e4:	4a17      	ldr	r2, [pc, #92]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 80057e6:	f023 0304 	bic.w	r3, r3, #4
 80057ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d016      	beq.n	8005824 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057f6:	f7fe fa71 	bl	8003cdc <HAL_GetTick>
 80057fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057fc:	e00a      	b.n	8005814 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057fe:	f7fe fa6d 	bl	8003cdc <HAL_GetTick>
 8005802:	4602      	mov	r2, r0
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	1ad3      	subs	r3, r2, r3
 8005808:	f241 3288 	movw	r2, #5000	; 0x1388
 800580c:	4293      	cmp	r3, r2
 800580e:	d901      	bls.n	8005814 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8005810:	2303      	movs	r3, #3
 8005812:	e12b      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005814:	4b0b      	ldr	r3, [pc, #44]	; (8005844 <HAL_RCC_OscConfig+0x578>)
 8005816:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800581a:	f003 0302 	and.w	r3, r3, #2
 800581e:	2b00      	cmp	r3, #0
 8005820:	d0ed      	beq.n	80057fe <HAL_RCC_OscConfig+0x532>
 8005822:	e01a      	b.n	800585a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005824:	f7fe fa5a 	bl	8003cdc <HAL_GetTick>
 8005828:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800582a:	e00f      	b.n	800584c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800582c:	f7fe fa56 	bl	8003cdc <HAL_GetTick>
 8005830:	4602      	mov	r2, r0
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	1ad3      	subs	r3, r2, r3
 8005836:	f241 3288 	movw	r2, #5000	; 0x1388
 800583a:	4293      	cmp	r3, r2
 800583c:	d906      	bls.n	800584c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800583e:	2303      	movs	r3, #3
 8005840:	e114      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
 8005842:	bf00      	nop
 8005844:	40021000 	.word	0x40021000
 8005848:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800584c:	4b89      	ldr	r3, [pc, #548]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 800584e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005852:	f003 0302 	and.w	r3, r3, #2
 8005856:	2b00      	cmp	r3, #0
 8005858:	d1e8      	bne.n	800582c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800585a:	7ffb      	ldrb	r3, [r7, #31]
 800585c:	2b01      	cmp	r3, #1
 800585e:	d105      	bne.n	800586c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005860:	4b84      	ldr	r3, [pc, #528]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 8005862:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005864:	4a83      	ldr	r2, [pc, #524]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 8005866:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800586a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005870:	2b00      	cmp	r3, #0
 8005872:	f000 80fa 	beq.w	8005a6a <HAL_RCC_OscConfig+0x79e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800587a:	2b02      	cmp	r3, #2
 800587c:	f040 80d0 	bne.w	8005a20 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005880:	4b7c      	ldr	r3, [pc, #496]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 8005882:	68db      	ldr	r3, [r3, #12]
 8005884:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	f003 0203 	and.w	r2, r3, #3
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005890:	429a      	cmp	r2, r3
 8005892:	d130      	bne.n	80058f6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800589e:	3b01      	subs	r3, #1
 80058a0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80058a2:	429a      	cmp	r2, r3
 80058a4:	d127      	bne.n	80058f6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058b0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d11f      	bne.n	80058f6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058bc:	687a      	ldr	r2, [r7, #4]
 80058be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80058c0:	2a07      	cmp	r2, #7
 80058c2:	bf14      	ite	ne
 80058c4:	2201      	movne	r2, #1
 80058c6:	2200      	moveq	r2, #0
 80058c8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d113      	bne.n	80058f6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058d8:	085b      	lsrs	r3, r3, #1
 80058da:	3b01      	subs	r3, #1
 80058dc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80058de:	429a      	cmp	r2, r3
 80058e0:	d109      	bne.n	80058f6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ec:	085b      	lsrs	r3, r3, #1
 80058ee:	3b01      	subs	r3, #1
 80058f0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80058f2:	429a      	cmp	r2, r3
 80058f4:	d06e      	beq.n	80059d4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80058f6:	69bb      	ldr	r3, [r7, #24]
 80058f8:	2b0c      	cmp	r3, #12
 80058fa:	d069      	beq.n	80059d0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80058fc:	4b5d      	ldr	r3, [pc, #372]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005904:	2b00      	cmp	r3, #0
 8005906:	d105      	bne.n	8005914 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005908:	4b5a      	ldr	r3, [pc, #360]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005910:	2b00      	cmp	r3, #0
 8005912:	d001      	beq.n	8005918 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005914:	2301      	movs	r3, #1
 8005916:	e0a9      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005918:	4b56      	ldr	r3, [pc, #344]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a55      	ldr	r2, [pc, #340]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 800591e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005922:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005924:	f7fe f9da 	bl	8003cdc <HAL_GetTick>
 8005928:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800592a:	e008      	b.n	800593e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800592c:	f7fe f9d6 	bl	8003cdc <HAL_GetTick>
 8005930:	4602      	mov	r2, r0
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	1ad3      	subs	r3, r2, r3
 8005936:	2b02      	cmp	r3, #2
 8005938:	d901      	bls.n	800593e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800593a:	2303      	movs	r3, #3
 800593c:	e096      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800593e:	4b4d      	ldr	r3, [pc, #308]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005946:	2b00      	cmp	r3, #0
 8005948:	d1f0      	bne.n	800592c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800594a:	4b4a      	ldr	r3, [pc, #296]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 800594c:	68da      	ldr	r2, [r3, #12]
 800594e:	4b4a      	ldr	r3, [pc, #296]	; (8005a78 <HAL_RCC_OscConfig+0x7ac>)
 8005950:	4013      	ands	r3, r2
 8005952:	687a      	ldr	r2, [r7, #4]
 8005954:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005956:	687a      	ldr	r2, [r7, #4]
 8005958:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800595a:	3a01      	subs	r2, #1
 800595c:	0112      	lsls	r2, r2, #4
 800595e:	4311      	orrs	r1, r2
 8005960:	687a      	ldr	r2, [r7, #4]
 8005962:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005964:	0212      	lsls	r2, r2, #8
 8005966:	4311      	orrs	r1, r2
 8005968:	687a      	ldr	r2, [r7, #4]
 800596a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800596c:	0852      	lsrs	r2, r2, #1
 800596e:	3a01      	subs	r2, #1
 8005970:	0552      	lsls	r2, r2, #21
 8005972:	4311      	orrs	r1, r2
 8005974:	687a      	ldr	r2, [r7, #4]
 8005976:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005978:	0852      	lsrs	r2, r2, #1
 800597a:	3a01      	subs	r2, #1
 800597c:	0652      	lsls	r2, r2, #25
 800597e:	4311      	orrs	r1, r2
 8005980:	687a      	ldr	r2, [r7, #4]
 8005982:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005984:	0912      	lsrs	r2, r2, #4
 8005986:	0452      	lsls	r2, r2, #17
 8005988:	430a      	orrs	r2, r1
 800598a:	493a      	ldr	r1, [pc, #232]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 800598c:	4313      	orrs	r3, r2
 800598e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005990:	4b38      	ldr	r3, [pc, #224]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4a37      	ldr	r2, [pc, #220]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 8005996:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800599a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800599c:	4b35      	ldr	r3, [pc, #212]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 800599e:	68db      	ldr	r3, [r3, #12]
 80059a0:	4a34      	ldr	r2, [pc, #208]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 80059a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80059a6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80059a8:	f7fe f998 	bl	8003cdc <HAL_GetTick>
 80059ac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059ae:	e008      	b.n	80059c2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059b0:	f7fe f994 	bl	8003cdc <HAL_GetTick>
 80059b4:	4602      	mov	r2, r0
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	1ad3      	subs	r3, r2, r3
 80059ba:	2b02      	cmp	r3, #2
 80059bc:	d901      	bls.n	80059c2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80059be:	2303      	movs	r3, #3
 80059c0:	e054      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059c2:	4b2c      	ldr	r3, [pc, #176]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d0f0      	beq.n	80059b0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80059ce:	e04c      	b.n	8005a6a <HAL_RCC_OscConfig+0x79e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	e04b      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059d4:	4b27      	ldr	r3, [pc, #156]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d144      	bne.n	8005a6a <HAL_RCC_OscConfig+0x79e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80059e0:	4b24      	ldr	r3, [pc, #144]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a23      	ldr	r2, [pc, #140]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 80059e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80059ea:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80059ec:	4b21      	ldr	r3, [pc, #132]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	4a20      	ldr	r2, [pc, #128]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 80059f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80059f6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80059f8:	f7fe f970 	bl	8003cdc <HAL_GetTick>
 80059fc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059fe:	e008      	b.n	8005a12 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a00:	f7fe f96c 	bl	8003cdc <HAL_GetTick>
 8005a04:	4602      	mov	r2, r0
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	2b02      	cmp	r3, #2
 8005a0c:	d901      	bls.n	8005a12 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8005a0e:	2303      	movs	r3, #3
 8005a10:	e02c      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a12:	4b18      	ldr	r3, [pc, #96]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d0f0      	beq.n	8005a00 <HAL_RCC_OscConfig+0x734>
 8005a1e:	e024      	b.n	8005a6a <HAL_RCC_OscConfig+0x79e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005a20:	69bb      	ldr	r3, [r7, #24]
 8005a22:	2b0c      	cmp	r3, #12
 8005a24:	d01f      	beq.n	8005a66 <HAL_RCC_OscConfig+0x79a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a26:	4b13      	ldr	r3, [pc, #76]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a12      	ldr	r2, [pc, #72]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 8005a2c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a32:	f7fe f953 	bl	8003cdc <HAL_GetTick>
 8005a36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a38:	e008      	b.n	8005a4c <HAL_RCC_OscConfig+0x780>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a3a:	f7fe f94f 	bl	8003cdc <HAL_GetTick>
 8005a3e:	4602      	mov	r2, r0
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	1ad3      	subs	r3, r2, r3
 8005a44:	2b02      	cmp	r3, #2
 8005a46:	d901      	bls.n	8005a4c <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8005a48:	2303      	movs	r3, #3
 8005a4a:	e00f      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a4c:	4b09      	ldr	r3, [pc, #36]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d1f0      	bne.n	8005a3a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005a58:	4b06      	ldr	r3, [pc, #24]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 8005a5a:	68da      	ldr	r2, [r3, #12]
 8005a5c:	4905      	ldr	r1, [pc, #20]	; (8005a74 <HAL_RCC_OscConfig+0x7a8>)
 8005a5e:	4b07      	ldr	r3, [pc, #28]	; (8005a7c <HAL_RCC_OscConfig+0x7b0>)
 8005a60:	4013      	ands	r3, r2
 8005a62:	60cb      	str	r3, [r1, #12]
 8005a64:	e001      	b.n	8005a6a <HAL_RCC_OscConfig+0x79e>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e000      	b.n	8005a6c <HAL_RCC_OscConfig+0x7a0>
      }
    }
  }
  return HAL_OK;
 8005a6a:	2300      	movs	r3, #0
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	3720      	adds	r7, #32
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}
 8005a74:	40021000 	.word	0x40021000
 8005a78:	f99d808c 	.word	0xf99d808c
 8005a7c:	feeefffc 	.word	0xfeeefffc

08005a80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b084      	sub	sp, #16
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
 8005a88:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d101      	bne.n	8005a94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a90:	2301      	movs	r3, #1
 8005a92:	e0e7      	b.n	8005c64 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005a94:	4b75      	ldr	r3, [pc, #468]	; (8005c6c <HAL_RCC_ClockConfig+0x1ec>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 0307 	and.w	r3, r3, #7
 8005a9c:	683a      	ldr	r2, [r7, #0]
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d910      	bls.n	8005ac4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005aa2:	4b72      	ldr	r3, [pc, #456]	; (8005c6c <HAL_RCC_ClockConfig+0x1ec>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f023 0207 	bic.w	r2, r3, #7
 8005aaa:	4970      	ldr	r1, [pc, #448]	; (8005c6c <HAL_RCC_ClockConfig+0x1ec>)
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ab2:	4b6e      	ldr	r3, [pc, #440]	; (8005c6c <HAL_RCC_ClockConfig+0x1ec>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 0307 	and.w	r3, r3, #7
 8005aba:	683a      	ldr	r2, [r7, #0]
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d001      	beq.n	8005ac4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	e0cf      	b.n	8005c64 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f003 0302 	and.w	r3, r3, #2
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d010      	beq.n	8005af2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	689a      	ldr	r2, [r3, #8]
 8005ad4:	4b66      	ldr	r3, [pc, #408]	; (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005ad6:	689b      	ldr	r3, [r3, #8]
 8005ad8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005adc:	429a      	cmp	r2, r3
 8005ade:	d908      	bls.n	8005af2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ae0:	4b63      	ldr	r3, [pc, #396]	; (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	4960      	ldr	r1, [pc, #384]	; (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005aee:	4313      	orrs	r3, r2
 8005af0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f003 0301 	and.w	r3, r3, #1
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d04c      	beq.n	8005b98 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	2b03      	cmp	r3, #3
 8005b04:	d107      	bne.n	8005b16 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b06:	4b5a      	ldr	r3, [pc, #360]	; (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d121      	bne.n	8005b56 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e0a6      	b.n	8005c64 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	2b02      	cmp	r3, #2
 8005b1c:	d107      	bne.n	8005b2e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b1e:	4b54      	ldr	r3, [pc, #336]	; (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d115      	bne.n	8005b56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	e09a      	b.n	8005c64 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d107      	bne.n	8005b46 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005b36:	4b4e      	ldr	r3, [pc, #312]	; (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f003 0302 	and.w	r3, r3, #2
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d109      	bne.n	8005b56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	e08e      	b.n	8005c64 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b46:	4b4a      	ldr	r3, [pc, #296]	; (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d101      	bne.n	8005b56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	e086      	b.n	8005c64 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005b56:	4b46      	ldr	r3, [pc, #280]	; (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	f023 0203 	bic.w	r2, r3, #3
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	4943      	ldr	r1, [pc, #268]	; (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005b64:	4313      	orrs	r3, r2
 8005b66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b68:	f7fe f8b8 	bl	8003cdc <HAL_GetTick>
 8005b6c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b6e:	e00a      	b.n	8005b86 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b70:	f7fe f8b4 	bl	8003cdc <HAL_GetTick>
 8005b74:	4602      	mov	r2, r0
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	1ad3      	subs	r3, r2, r3
 8005b7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d901      	bls.n	8005b86 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005b82:	2303      	movs	r3, #3
 8005b84:	e06e      	b.n	8005c64 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b86:	4b3a      	ldr	r3, [pc, #232]	; (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	f003 020c 	and.w	r2, r3, #12
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	009b      	lsls	r3, r3, #2
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d1eb      	bne.n	8005b70 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 0302 	and.w	r3, r3, #2
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d010      	beq.n	8005bc6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	689a      	ldr	r2, [r3, #8]
 8005ba8:	4b31      	ldr	r3, [pc, #196]	; (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005baa:	689b      	ldr	r3, [r3, #8]
 8005bac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005bb0:	429a      	cmp	r2, r3
 8005bb2:	d208      	bcs.n	8005bc6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005bb4:	4b2e      	ldr	r3, [pc, #184]	; (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	689b      	ldr	r3, [r3, #8]
 8005bc0:	492b      	ldr	r1, [pc, #172]	; (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005bc6:	4b29      	ldr	r3, [pc, #164]	; (8005c6c <HAL_RCC_ClockConfig+0x1ec>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f003 0307 	and.w	r3, r3, #7
 8005bce:	683a      	ldr	r2, [r7, #0]
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	d210      	bcs.n	8005bf6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bd4:	4b25      	ldr	r3, [pc, #148]	; (8005c6c <HAL_RCC_ClockConfig+0x1ec>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f023 0207 	bic.w	r2, r3, #7
 8005bdc:	4923      	ldr	r1, [pc, #140]	; (8005c6c <HAL_RCC_ClockConfig+0x1ec>)
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	4313      	orrs	r3, r2
 8005be2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005be4:	4b21      	ldr	r3, [pc, #132]	; (8005c6c <HAL_RCC_ClockConfig+0x1ec>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f003 0307 	and.w	r3, r3, #7
 8005bec:	683a      	ldr	r2, [r7, #0]
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d001      	beq.n	8005bf6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	e036      	b.n	8005c64 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f003 0304 	and.w	r3, r3, #4
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d008      	beq.n	8005c14 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c02:	4b1b      	ldr	r3, [pc, #108]	; (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	68db      	ldr	r3, [r3, #12]
 8005c0e:	4918      	ldr	r1, [pc, #96]	; (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005c10:	4313      	orrs	r3, r2
 8005c12:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f003 0308 	and.w	r3, r3, #8
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d009      	beq.n	8005c34 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005c20:	4b13      	ldr	r3, [pc, #76]	; (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	691b      	ldr	r3, [r3, #16]
 8005c2c:	00db      	lsls	r3, r3, #3
 8005c2e:	4910      	ldr	r1, [pc, #64]	; (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005c30:	4313      	orrs	r3, r2
 8005c32:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005c34:	f000 f824 	bl	8005c80 <HAL_RCC_GetSysClockFreq>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	4b0d      	ldr	r3, [pc, #52]	; (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005c3c:	689b      	ldr	r3, [r3, #8]
 8005c3e:	091b      	lsrs	r3, r3, #4
 8005c40:	f003 030f 	and.w	r3, r3, #15
 8005c44:	490b      	ldr	r1, [pc, #44]	; (8005c74 <HAL_RCC_ClockConfig+0x1f4>)
 8005c46:	5ccb      	ldrb	r3, [r1, r3]
 8005c48:	f003 031f 	and.w	r3, r3, #31
 8005c4c:	fa22 f303 	lsr.w	r3, r2, r3
 8005c50:	4a09      	ldr	r2, [pc, #36]	; (8005c78 <HAL_RCC_ClockConfig+0x1f8>)
 8005c52:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005c54:	4b09      	ldr	r3, [pc, #36]	; (8005c7c <HAL_RCC_ClockConfig+0x1fc>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f7fd ffef 	bl	8003c3c <HAL_InitTick>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	72fb      	strb	r3, [r7, #11]

  return status;
 8005c62:	7afb      	ldrb	r3, [r7, #11]
}
 8005c64:	4618      	mov	r0, r3
 8005c66:	3710      	adds	r7, #16
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bd80      	pop	{r7, pc}
 8005c6c:	40022000 	.word	0x40022000
 8005c70:	40021000 	.word	0x40021000
 8005c74:	0800b620 	.word	0x0800b620
 8005c78:	20000008 	.word	0x20000008
 8005c7c:	2000000c 	.word	0x2000000c

08005c80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b089      	sub	sp, #36	; 0x24
 8005c84:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005c86:	2300      	movs	r3, #0
 8005c88:	61fb      	str	r3, [r7, #28]
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c8e:	4b3e      	ldr	r3, [pc, #248]	; (8005d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	f003 030c 	and.w	r3, r3, #12
 8005c96:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005c98:	4b3b      	ldr	r3, [pc, #236]	; (8005d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c9a:	68db      	ldr	r3, [r3, #12]
 8005c9c:	f003 0303 	and.w	r3, r3, #3
 8005ca0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005ca2:	693b      	ldr	r3, [r7, #16]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d005      	beq.n	8005cb4 <HAL_RCC_GetSysClockFreq+0x34>
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	2b0c      	cmp	r3, #12
 8005cac:	d121      	bne.n	8005cf2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d11e      	bne.n	8005cf2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005cb4:	4b34      	ldr	r3, [pc, #208]	; (8005d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f003 0308 	and.w	r3, r3, #8
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d107      	bne.n	8005cd0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005cc0:	4b31      	ldr	r3, [pc, #196]	; (8005d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005cc6:	0a1b      	lsrs	r3, r3, #8
 8005cc8:	f003 030f 	and.w	r3, r3, #15
 8005ccc:	61fb      	str	r3, [r7, #28]
 8005cce:	e005      	b.n	8005cdc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005cd0:	4b2d      	ldr	r3, [pc, #180]	; (8005d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	091b      	lsrs	r3, r3, #4
 8005cd6:	f003 030f 	and.w	r3, r3, #15
 8005cda:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005cdc:	4a2b      	ldr	r2, [pc, #172]	; (8005d8c <HAL_RCC_GetSysClockFreq+0x10c>)
 8005cde:	69fb      	ldr	r3, [r7, #28]
 8005ce0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ce4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005ce6:	693b      	ldr	r3, [r7, #16]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d10d      	bne.n	8005d08 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005cec:	69fb      	ldr	r3, [r7, #28]
 8005cee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005cf0:	e00a      	b.n	8005d08 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	2b04      	cmp	r3, #4
 8005cf6:	d102      	bne.n	8005cfe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005cf8:	4b25      	ldr	r3, [pc, #148]	; (8005d90 <HAL_RCC_GetSysClockFreq+0x110>)
 8005cfa:	61bb      	str	r3, [r7, #24]
 8005cfc:	e004      	b.n	8005d08 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	2b08      	cmp	r3, #8
 8005d02:	d101      	bne.n	8005d08 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005d04:	4b23      	ldr	r3, [pc, #140]	; (8005d94 <HAL_RCC_GetSysClockFreq+0x114>)
 8005d06:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005d08:	693b      	ldr	r3, [r7, #16]
 8005d0a:	2b0c      	cmp	r3, #12
 8005d0c:	d134      	bne.n	8005d78 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005d0e:	4b1e      	ldr	r3, [pc, #120]	; (8005d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d10:	68db      	ldr	r3, [r3, #12]
 8005d12:	f003 0303 	and.w	r3, r3, #3
 8005d16:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	2b02      	cmp	r3, #2
 8005d1c:	d003      	beq.n	8005d26 <HAL_RCC_GetSysClockFreq+0xa6>
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	2b03      	cmp	r3, #3
 8005d22:	d003      	beq.n	8005d2c <HAL_RCC_GetSysClockFreq+0xac>
 8005d24:	e005      	b.n	8005d32 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005d26:	4b1a      	ldr	r3, [pc, #104]	; (8005d90 <HAL_RCC_GetSysClockFreq+0x110>)
 8005d28:	617b      	str	r3, [r7, #20]
      break;
 8005d2a:	e005      	b.n	8005d38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005d2c:	4b19      	ldr	r3, [pc, #100]	; (8005d94 <HAL_RCC_GetSysClockFreq+0x114>)
 8005d2e:	617b      	str	r3, [r7, #20]
      break;
 8005d30:	e002      	b.n	8005d38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005d32:	69fb      	ldr	r3, [r7, #28]
 8005d34:	617b      	str	r3, [r7, #20]
      break;
 8005d36:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005d38:	4b13      	ldr	r3, [pc, #76]	; (8005d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	091b      	lsrs	r3, r3, #4
 8005d3e:	f003 0307 	and.w	r3, r3, #7
 8005d42:	3301      	adds	r3, #1
 8005d44:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005d46:	4b10      	ldr	r3, [pc, #64]	; (8005d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d48:	68db      	ldr	r3, [r3, #12]
 8005d4a:	0a1b      	lsrs	r3, r3, #8
 8005d4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d50:	697a      	ldr	r2, [r7, #20]
 8005d52:	fb02 f203 	mul.w	r2, r2, r3
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d5c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005d5e:	4b0a      	ldr	r3, [pc, #40]	; (8005d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d60:	68db      	ldr	r3, [r3, #12]
 8005d62:	0e5b      	lsrs	r3, r3, #25
 8005d64:	f003 0303 	and.w	r3, r3, #3
 8005d68:	3301      	adds	r3, #1
 8005d6a:	005b      	lsls	r3, r3, #1
 8005d6c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005d6e:	697a      	ldr	r2, [r7, #20]
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d76:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005d78:	69bb      	ldr	r3, [r7, #24]
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3724      	adds	r7, #36	; 0x24
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr
 8005d86:	bf00      	nop
 8005d88:	40021000 	.word	0x40021000
 8005d8c:	0800b638 	.word	0x0800b638
 8005d90:	00f42400 	.word	0x00f42400
 8005d94:	007a1200 	.word	0x007a1200

08005d98 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d9c:	4b03      	ldr	r3, [pc, #12]	; (8005dac <HAL_RCC_GetHCLKFreq+0x14>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
}
 8005da0:	4618      	mov	r0, r3
 8005da2:	46bd      	mov	sp, r7
 8005da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da8:	4770      	bx	lr
 8005daa:	bf00      	nop
 8005dac:	20000008 	.word	0x20000008

08005db0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005db4:	f7ff fff0 	bl	8005d98 <HAL_RCC_GetHCLKFreq>
 8005db8:	4602      	mov	r2, r0
 8005dba:	4b06      	ldr	r3, [pc, #24]	; (8005dd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005dbc:	689b      	ldr	r3, [r3, #8]
 8005dbe:	0a1b      	lsrs	r3, r3, #8
 8005dc0:	f003 0307 	and.w	r3, r3, #7
 8005dc4:	4904      	ldr	r1, [pc, #16]	; (8005dd8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005dc6:	5ccb      	ldrb	r3, [r1, r3]
 8005dc8:	f003 031f 	and.w	r3, r3, #31
 8005dcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	bd80      	pop	{r7, pc}
 8005dd4:	40021000 	.word	0x40021000
 8005dd8:	0800b630 	.word	0x0800b630

08005ddc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005de0:	f7ff ffda 	bl	8005d98 <HAL_RCC_GetHCLKFreq>
 8005de4:	4602      	mov	r2, r0
 8005de6:	4b06      	ldr	r3, [pc, #24]	; (8005e00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	0adb      	lsrs	r3, r3, #11
 8005dec:	f003 0307 	and.w	r3, r3, #7
 8005df0:	4904      	ldr	r1, [pc, #16]	; (8005e04 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005df2:	5ccb      	ldrb	r3, [r1, r3]
 8005df4:	f003 031f 	and.w	r3, r3, #31
 8005df8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	bd80      	pop	{r7, pc}
 8005e00:	40021000 	.word	0x40021000
 8005e04:	0800b630 	.word	0x0800b630

08005e08 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b086      	sub	sp, #24
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005e10:	2300      	movs	r3, #0
 8005e12:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005e14:	4b2a      	ldr	r3, [pc, #168]	; (8005ec0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005e16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d003      	beq.n	8005e28 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005e20:	f7ff f9f0 	bl	8005204 <HAL_PWREx_GetVoltageRange>
 8005e24:	6178      	str	r0, [r7, #20]
 8005e26:	e014      	b.n	8005e52 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005e28:	4b25      	ldr	r3, [pc, #148]	; (8005ec0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005e2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e2c:	4a24      	ldr	r2, [pc, #144]	; (8005ec0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005e2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e32:	6593      	str	r3, [r2, #88]	; 0x58
 8005e34:	4b22      	ldr	r3, [pc, #136]	; (8005ec0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005e36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e3c:	60fb      	str	r3, [r7, #12]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005e40:	f7ff f9e0 	bl	8005204 <HAL_PWREx_GetVoltageRange>
 8005e44:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005e46:	4b1e      	ldr	r3, [pc, #120]	; (8005ec0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005e48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e4a:	4a1d      	ldr	r2, [pc, #116]	; (8005ec0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005e4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e50:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e58:	d10b      	bne.n	8005e72 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2b80      	cmp	r3, #128	; 0x80
 8005e5e:	d919      	bls.n	8005e94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2ba0      	cmp	r3, #160	; 0xa0
 8005e64:	d902      	bls.n	8005e6c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005e66:	2302      	movs	r3, #2
 8005e68:	613b      	str	r3, [r7, #16]
 8005e6a:	e013      	b.n	8005e94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	613b      	str	r3, [r7, #16]
 8005e70:	e010      	b.n	8005e94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2b80      	cmp	r3, #128	; 0x80
 8005e76:	d902      	bls.n	8005e7e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005e78:	2303      	movs	r3, #3
 8005e7a:	613b      	str	r3, [r7, #16]
 8005e7c:	e00a      	b.n	8005e94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2b80      	cmp	r3, #128	; 0x80
 8005e82:	d102      	bne.n	8005e8a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005e84:	2302      	movs	r3, #2
 8005e86:	613b      	str	r3, [r7, #16]
 8005e88:	e004      	b.n	8005e94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2b70      	cmp	r3, #112	; 0x70
 8005e8e:	d101      	bne.n	8005e94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005e90:	2301      	movs	r3, #1
 8005e92:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005e94:	4b0b      	ldr	r3, [pc, #44]	; (8005ec4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f023 0207 	bic.w	r2, r3, #7
 8005e9c:	4909      	ldr	r1, [pc, #36]	; (8005ec4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005e9e:	693b      	ldr	r3, [r7, #16]
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005ea4:	4b07      	ldr	r3, [pc, #28]	; (8005ec4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f003 0307 	and.w	r3, r3, #7
 8005eac:	693a      	ldr	r2, [r7, #16]
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	d001      	beq.n	8005eb6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	e000      	b.n	8005eb8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005eb6:	2300      	movs	r3, #0
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3718      	adds	r7, #24
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}
 8005ec0:	40021000 	.word	0x40021000
 8005ec4:	40022000 	.word	0x40022000

08005ec8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b086      	sub	sp, #24
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d041      	beq.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ee8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005eec:	d02a      	beq.n	8005f44 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005eee:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005ef2:	d824      	bhi.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005ef4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005ef8:	d008      	beq.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005efa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005efe:	d81e      	bhi.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d00a      	beq.n	8005f1a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005f04:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005f08:	d010      	beq.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005f0a:	e018      	b.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005f0c:	4b86      	ldr	r3, [pc, #536]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	4a85      	ldr	r2, [pc, #532]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f16:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005f18:	e015      	b.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	3304      	adds	r3, #4
 8005f1e:	2100      	movs	r1, #0
 8005f20:	4618      	mov	r0, r3
 8005f22:	f000 fabb 	bl	800649c <RCCEx_PLLSAI1_Config>
 8005f26:	4603      	mov	r3, r0
 8005f28:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005f2a:	e00c      	b.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	3320      	adds	r3, #32
 8005f30:	2100      	movs	r1, #0
 8005f32:	4618      	mov	r0, r3
 8005f34:	f000 fba6 	bl	8006684 <RCCEx_PLLSAI2_Config>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005f3c:	e003      	b.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	74fb      	strb	r3, [r7, #19]
      break;
 8005f42:	e000      	b.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005f44:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005f46:	7cfb      	ldrb	r3, [r7, #19]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d10b      	bne.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005f4c:	4b76      	ldr	r3, [pc, #472]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f52:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f5a:	4973      	ldr	r1, [pc, #460]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005f62:	e001      	b.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f64:	7cfb      	ldrb	r3, [r7, #19]
 8005f66:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d041      	beq.n	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f78:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005f7c:	d02a      	beq.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005f7e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005f82:	d824      	bhi.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005f84:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005f88:	d008      	beq.n	8005f9c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005f8a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005f8e:	d81e      	bhi.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d00a      	beq.n	8005faa <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005f94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005f98:	d010      	beq.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005f9a:	e018      	b.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005f9c:	4b62      	ldr	r3, [pc, #392]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f9e:	68db      	ldr	r3, [r3, #12]
 8005fa0:	4a61      	ldr	r2, [pc, #388]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005fa2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fa6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005fa8:	e015      	b.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	3304      	adds	r3, #4
 8005fae:	2100      	movs	r1, #0
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f000 fa73 	bl	800649c <RCCEx_PLLSAI1_Config>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005fba:	e00c      	b.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	3320      	adds	r3, #32
 8005fc0:	2100      	movs	r1, #0
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f000 fb5e 	bl	8006684 <RCCEx_PLLSAI2_Config>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005fcc:	e003      	b.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	74fb      	strb	r3, [r7, #19]
      break;
 8005fd2:	e000      	b.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005fd4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005fd6:	7cfb      	ldrb	r3, [r7, #19]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d10b      	bne.n	8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005fdc:	4b52      	ldr	r3, [pc, #328]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005fde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fe2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005fea:	494f      	ldr	r1, [pc, #316]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005fec:	4313      	orrs	r3, r2
 8005fee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005ff2:	e001      	b.n	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ff4:	7cfb      	ldrb	r3, [r7, #19]
 8005ff6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006000:	2b00      	cmp	r3, #0
 8006002:	f000 80a0 	beq.w	8006146 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006006:	2300      	movs	r3, #0
 8006008:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800600a:	4b47      	ldr	r3, [pc, #284]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800600c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800600e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006012:	2b00      	cmp	r3, #0
 8006014:	d101      	bne.n	800601a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8006016:	2301      	movs	r3, #1
 8006018:	e000      	b.n	800601c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800601a:	2300      	movs	r3, #0
 800601c:	2b00      	cmp	r3, #0
 800601e:	d00d      	beq.n	800603c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006020:	4b41      	ldr	r3, [pc, #260]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006022:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006024:	4a40      	ldr	r2, [pc, #256]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006026:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800602a:	6593      	str	r3, [r2, #88]	; 0x58
 800602c:	4b3e      	ldr	r3, [pc, #248]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800602e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006030:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006034:	60bb      	str	r3, [r7, #8]
 8006036:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006038:	2301      	movs	r3, #1
 800603a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800603c:	4b3b      	ldr	r3, [pc, #236]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a3a      	ldr	r2, [pc, #232]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006042:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006046:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006048:	f7fd fe48 	bl	8003cdc <HAL_GetTick>
 800604c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800604e:	e009      	b.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006050:	f7fd fe44 	bl	8003cdc <HAL_GetTick>
 8006054:	4602      	mov	r2, r0
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	1ad3      	subs	r3, r2, r3
 800605a:	2b02      	cmp	r3, #2
 800605c:	d902      	bls.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800605e:	2303      	movs	r3, #3
 8006060:	74fb      	strb	r3, [r7, #19]
        break;
 8006062:	e005      	b.n	8006070 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006064:	4b31      	ldr	r3, [pc, #196]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800606c:	2b00      	cmp	r3, #0
 800606e:	d0ef      	beq.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8006070:	7cfb      	ldrb	r3, [r7, #19]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d15c      	bne.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006076:	4b2c      	ldr	r3, [pc, #176]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006078:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800607c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006080:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d01f      	beq.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800608e:	697a      	ldr	r2, [r7, #20]
 8006090:	429a      	cmp	r2, r3
 8006092:	d019      	beq.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006094:	4b24      	ldr	r3, [pc, #144]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006096:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800609a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800609e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80060a0:	4b21      	ldr	r3, [pc, #132]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060a6:	4a20      	ldr	r2, [pc, #128]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80060b0:	4b1d      	ldr	r3, [pc, #116]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060b6:	4a1c      	ldr	r2, [pc, #112]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80060c0:	4a19      	ldr	r2, [pc, #100]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	f003 0301 	and.w	r3, r3, #1
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d016      	beq.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060d2:	f7fd fe03 	bl	8003cdc <HAL_GetTick>
 80060d6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80060d8:	e00b      	b.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060da:	f7fd fdff 	bl	8003cdc <HAL_GetTick>
 80060de:	4602      	mov	r2, r0
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	1ad3      	subs	r3, r2, r3
 80060e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d902      	bls.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80060ec:	2303      	movs	r3, #3
 80060ee:	74fb      	strb	r3, [r7, #19]
            break;
 80060f0:	e006      	b.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80060f2:	4b0d      	ldr	r3, [pc, #52]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060f8:	f003 0302 	and.w	r3, r3, #2
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d0ec      	beq.n	80060da <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8006100:	7cfb      	ldrb	r3, [r7, #19]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d10c      	bne.n	8006120 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006106:	4b08      	ldr	r3, [pc, #32]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800610c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006116:	4904      	ldr	r1, [pc, #16]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006118:	4313      	orrs	r3, r2
 800611a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800611e:	e009      	b.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006120:	7cfb      	ldrb	r3, [r7, #19]
 8006122:	74bb      	strb	r3, [r7, #18]
 8006124:	e006      	b.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8006126:	bf00      	nop
 8006128:	40021000 	.word	0x40021000
 800612c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006130:	7cfb      	ldrb	r3, [r7, #19]
 8006132:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006134:	7c7b      	ldrb	r3, [r7, #17]
 8006136:	2b01      	cmp	r3, #1
 8006138:	d105      	bne.n	8006146 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800613a:	4b9e      	ldr	r3, [pc, #632]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800613c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800613e:	4a9d      	ldr	r2, [pc, #628]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006140:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006144:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f003 0301 	and.w	r3, r3, #1
 800614e:	2b00      	cmp	r3, #0
 8006150:	d00a      	beq.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006152:	4b98      	ldr	r3, [pc, #608]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006154:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006158:	f023 0203 	bic.w	r2, r3, #3
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006160:	4994      	ldr	r1, [pc, #592]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006162:	4313      	orrs	r3, r2
 8006164:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f003 0302 	and.w	r3, r3, #2
 8006170:	2b00      	cmp	r3, #0
 8006172:	d00a      	beq.n	800618a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006174:	4b8f      	ldr	r3, [pc, #572]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006176:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800617a:	f023 020c 	bic.w	r2, r3, #12
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006182:	498c      	ldr	r1, [pc, #560]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006184:	4313      	orrs	r3, r2
 8006186:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f003 0304 	and.w	r3, r3, #4
 8006192:	2b00      	cmp	r3, #0
 8006194:	d00a      	beq.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006196:	4b87      	ldr	r3, [pc, #540]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006198:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800619c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061a4:	4983      	ldr	r1, [pc, #524]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061a6:	4313      	orrs	r3, r2
 80061a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f003 0308 	and.w	r3, r3, #8
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d00a      	beq.n	80061ce <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80061b8:	4b7e      	ldr	r3, [pc, #504]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061be:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061c6:	497b      	ldr	r1, [pc, #492]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061c8:	4313      	orrs	r3, r2
 80061ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f003 0310 	and.w	r3, r3, #16
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d00a      	beq.n	80061f0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80061da:	4b76      	ldr	r3, [pc, #472]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061e8:	4972      	ldr	r1, [pc, #456]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061ea:	4313      	orrs	r3, r2
 80061ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f003 0320 	and.w	r3, r3, #32
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d00a      	beq.n	8006212 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80061fc:	4b6d      	ldr	r3, [pc, #436]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006202:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800620a:	496a      	ldr	r1, [pc, #424]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800620c:	4313      	orrs	r3, r2
 800620e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800621a:	2b00      	cmp	r3, #0
 800621c:	d00a      	beq.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800621e:	4b65      	ldr	r3, [pc, #404]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006220:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006224:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800622c:	4961      	ldr	r1, [pc, #388]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800622e:	4313      	orrs	r3, r2
 8006230:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800623c:	2b00      	cmp	r3, #0
 800623e:	d00a      	beq.n	8006256 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006240:	4b5c      	ldr	r3, [pc, #368]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006246:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800624e:	4959      	ldr	r1, [pc, #356]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006250:	4313      	orrs	r3, r2
 8006252:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800625e:	2b00      	cmp	r3, #0
 8006260:	d00a      	beq.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006262:	4b54      	ldr	r3, [pc, #336]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006264:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006268:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006270:	4950      	ldr	r1, [pc, #320]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006272:	4313      	orrs	r3, r2
 8006274:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006280:	2b00      	cmp	r3, #0
 8006282:	d00a      	beq.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006284:	4b4b      	ldr	r3, [pc, #300]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800628a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006292:	4948      	ldr	r1, [pc, #288]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006294:	4313      	orrs	r3, r2
 8006296:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00a      	beq.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80062a6:	4b43      	ldr	r3, [pc, #268]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062ac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062b4:	493f      	ldr	r1, [pc, #252]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062b6:	4313      	orrs	r3, r2
 80062b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d028      	beq.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80062c8:	4b3a      	ldr	r3, [pc, #232]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062ce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80062d6:	4937      	ldr	r1, [pc, #220]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062d8:	4313      	orrs	r3, r2
 80062da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80062e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80062e6:	d106      	bne.n	80062f6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80062e8:	4b32      	ldr	r3, [pc, #200]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062ea:	68db      	ldr	r3, [r3, #12]
 80062ec:	4a31      	ldr	r2, [pc, #196]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80062f2:	60d3      	str	r3, [r2, #12]
 80062f4:	e011      	b.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80062fa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80062fe:	d10c      	bne.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	3304      	adds	r3, #4
 8006304:	2101      	movs	r1, #1
 8006306:	4618      	mov	r0, r3
 8006308:	f000 f8c8 	bl	800649c <RCCEx_PLLSAI1_Config>
 800630c:	4603      	mov	r3, r0
 800630e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006310:	7cfb      	ldrb	r3, [r7, #19]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d001      	beq.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8006316:	7cfb      	ldrb	r3, [r7, #19]
 8006318:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006322:	2b00      	cmp	r3, #0
 8006324:	d028      	beq.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006326:	4b23      	ldr	r3, [pc, #140]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006328:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800632c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006334:	491f      	ldr	r1, [pc, #124]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006336:	4313      	orrs	r3, r2
 8006338:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006340:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006344:	d106      	bne.n	8006354 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006346:	4b1b      	ldr	r3, [pc, #108]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006348:	68db      	ldr	r3, [r3, #12]
 800634a:	4a1a      	ldr	r2, [pc, #104]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800634c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006350:	60d3      	str	r3, [r2, #12]
 8006352:	e011      	b.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006358:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800635c:	d10c      	bne.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	3304      	adds	r3, #4
 8006362:	2101      	movs	r1, #1
 8006364:	4618      	mov	r0, r3
 8006366:	f000 f899 	bl	800649c <RCCEx_PLLSAI1_Config>
 800636a:	4603      	mov	r3, r0
 800636c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800636e:	7cfb      	ldrb	r3, [r7, #19]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d001      	beq.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8006374:	7cfb      	ldrb	r3, [r7, #19]
 8006376:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006380:	2b00      	cmp	r3, #0
 8006382:	d02b      	beq.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006384:	4b0b      	ldr	r3, [pc, #44]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006386:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800638a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006392:	4908      	ldr	r1, [pc, #32]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006394:	4313      	orrs	r3, r2
 8006396:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800639e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80063a2:	d109      	bne.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80063a4:	4b03      	ldr	r3, [pc, #12]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063a6:	68db      	ldr	r3, [r3, #12]
 80063a8:	4a02      	ldr	r2, [pc, #8]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80063ae:	60d3      	str	r3, [r2, #12]
 80063b0:	e014      	b.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x514>
 80063b2:	bf00      	nop
 80063b4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80063bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80063c0:	d10c      	bne.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	3304      	adds	r3, #4
 80063c6:	2101      	movs	r1, #1
 80063c8:	4618      	mov	r0, r3
 80063ca:	f000 f867 	bl	800649c <RCCEx_PLLSAI1_Config>
 80063ce:	4603      	mov	r3, r0
 80063d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80063d2:	7cfb      	ldrb	r3, [r7, #19]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d001      	beq.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80063d8:	7cfb      	ldrb	r3, [r7, #19]
 80063da:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d02f      	beq.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80063e8:	4b2b      	ldr	r3, [pc, #172]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80063ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063ee:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80063f6:	4928      	ldr	r1, [pc, #160]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80063f8:	4313      	orrs	r3, r2
 80063fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006402:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006406:	d10d      	bne.n	8006424 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	3304      	adds	r3, #4
 800640c:	2102      	movs	r1, #2
 800640e:	4618      	mov	r0, r3
 8006410:	f000 f844 	bl	800649c <RCCEx_PLLSAI1_Config>
 8006414:	4603      	mov	r3, r0
 8006416:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006418:	7cfb      	ldrb	r3, [r7, #19]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d014      	beq.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800641e:	7cfb      	ldrb	r3, [r7, #19]
 8006420:	74bb      	strb	r3, [r7, #18]
 8006422:	e011      	b.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006428:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800642c:	d10c      	bne.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	3320      	adds	r3, #32
 8006432:	2102      	movs	r1, #2
 8006434:	4618      	mov	r0, r3
 8006436:	f000 f925 	bl	8006684 <RCCEx_PLLSAI2_Config>
 800643a:	4603      	mov	r3, r0
 800643c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800643e:	7cfb      	ldrb	r3, [r7, #19]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d001      	beq.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006444:	7cfb      	ldrb	r3, [r7, #19]
 8006446:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006450:	2b00      	cmp	r3, #0
 8006452:	d00a      	beq.n	800646a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006454:	4b10      	ldr	r3, [pc, #64]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006456:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800645a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006462:	490d      	ldr	r1, [pc, #52]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006464:	4313      	orrs	r3, r2
 8006466:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006472:	2b00      	cmp	r3, #0
 8006474:	d00b      	beq.n	800648e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006476:	4b08      	ldr	r3, [pc, #32]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006478:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800647c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006486:	4904      	ldr	r1, [pc, #16]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006488:	4313      	orrs	r3, r2
 800648a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800648e:	7cbb      	ldrb	r3, [r7, #18]
}
 8006490:	4618      	mov	r0, r3
 8006492:	3718      	adds	r7, #24
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}
 8006498:	40021000 	.word	0x40021000

0800649c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b084      	sub	sp, #16
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
 80064a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80064a6:	2300      	movs	r3, #0
 80064a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80064aa:	4b75      	ldr	r3, [pc, #468]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	f003 0303 	and.w	r3, r3, #3
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d018      	beq.n	80064e8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80064b6:	4b72      	ldr	r3, [pc, #456]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 80064b8:	68db      	ldr	r3, [r3, #12]
 80064ba:	f003 0203 	and.w	r2, r3, #3
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	429a      	cmp	r2, r3
 80064c4:	d10d      	bne.n	80064e2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
       ||
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d009      	beq.n	80064e2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80064ce:	4b6c      	ldr	r3, [pc, #432]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 80064d0:	68db      	ldr	r3, [r3, #12]
 80064d2:	091b      	lsrs	r3, r3, #4
 80064d4:	f003 0307 	and.w	r3, r3, #7
 80064d8:	1c5a      	adds	r2, r3, #1
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	685b      	ldr	r3, [r3, #4]
       ||
 80064de:	429a      	cmp	r2, r3
 80064e0:	d047      	beq.n	8006572 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80064e2:	2301      	movs	r3, #1
 80064e4:	73fb      	strb	r3, [r7, #15]
 80064e6:	e044      	b.n	8006572 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	2b03      	cmp	r3, #3
 80064ee:	d018      	beq.n	8006522 <RCCEx_PLLSAI1_Config+0x86>
 80064f0:	2b03      	cmp	r3, #3
 80064f2:	d825      	bhi.n	8006540 <RCCEx_PLLSAI1_Config+0xa4>
 80064f4:	2b01      	cmp	r3, #1
 80064f6:	d002      	beq.n	80064fe <RCCEx_PLLSAI1_Config+0x62>
 80064f8:	2b02      	cmp	r3, #2
 80064fa:	d009      	beq.n	8006510 <RCCEx_PLLSAI1_Config+0x74>
 80064fc:	e020      	b.n	8006540 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80064fe:	4b60      	ldr	r3, [pc, #384]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f003 0302 	and.w	r3, r3, #2
 8006506:	2b00      	cmp	r3, #0
 8006508:	d11d      	bne.n	8006546 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800650e:	e01a      	b.n	8006546 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006510:	4b5b      	ldr	r3, [pc, #364]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006518:	2b00      	cmp	r3, #0
 800651a:	d116      	bne.n	800654a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006520:	e013      	b.n	800654a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006522:	4b57      	ldr	r3, [pc, #348]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800652a:	2b00      	cmp	r3, #0
 800652c:	d10f      	bne.n	800654e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800652e:	4b54      	ldr	r3, [pc, #336]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006536:	2b00      	cmp	r3, #0
 8006538:	d109      	bne.n	800654e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800653a:	2301      	movs	r3, #1
 800653c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800653e:	e006      	b.n	800654e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006540:	2301      	movs	r3, #1
 8006542:	73fb      	strb	r3, [r7, #15]
      break;
 8006544:	e004      	b.n	8006550 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006546:	bf00      	nop
 8006548:	e002      	b.n	8006550 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800654a:	bf00      	nop
 800654c:	e000      	b.n	8006550 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800654e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006550:	7bfb      	ldrb	r3, [r7, #15]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d10d      	bne.n	8006572 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006556:	4b4a      	ldr	r3, [pc, #296]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006558:	68db      	ldr	r3, [r3, #12]
 800655a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6819      	ldr	r1, [r3, #0]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	3b01      	subs	r3, #1
 8006568:	011b      	lsls	r3, r3, #4
 800656a:	430b      	orrs	r3, r1
 800656c:	4944      	ldr	r1, [pc, #272]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 800656e:	4313      	orrs	r3, r2
 8006570:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006572:	7bfb      	ldrb	r3, [r7, #15]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d17d      	bne.n	8006674 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006578:	4b41      	ldr	r3, [pc, #260]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a40      	ldr	r2, [pc, #256]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 800657e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006582:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006584:	f7fd fbaa 	bl	8003cdc <HAL_GetTick>
 8006588:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800658a:	e009      	b.n	80065a0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800658c:	f7fd fba6 	bl	8003cdc <HAL_GetTick>
 8006590:	4602      	mov	r2, r0
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	1ad3      	subs	r3, r2, r3
 8006596:	2b02      	cmp	r3, #2
 8006598:	d902      	bls.n	80065a0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800659a:	2303      	movs	r3, #3
 800659c:	73fb      	strb	r3, [r7, #15]
        break;
 800659e:	e005      	b.n	80065ac <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80065a0:	4b37      	ldr	r3, [pc, #220]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d1ef      	bne.n	800658c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80065ac:	7bfb      	ldrb	r3, [r7, #15]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d160      	bne.n	8006674 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d111      	bne.n	80065dc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80065b8:	4b31      	ldr	r3, [pc, #196]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 80065ba:	691b      	ldr	r3, [r3, #16]
 80065bc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80065c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065c4:	687a      	ldr	r2, [r7, #4]
 80065c6:	6892      	ldr	r2, [r2, #8]
 80065c8:	0211      	lsls	r1, r2, #8
 80065ca:	687a      	ldr	r2, [r7, #4]
 80065cc:	68d2      	ldr	r2, [r2, #12]
 80065ce:	0912      	lsrs	r2, r2, #4
 80065d0:	0452      	lsls	r2, r2, #17
 80065d2:	430a      	orrs	r2, r1
 80065d4:	492a      	ldr	r1, [pc, #168]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 80065d6:	4313      	orrs	r3, r2
 80065d8:	610b      	str	r3, [r1, #16]
 80065da:	e027      	b.n	800662c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	2b01      	cmp	r3, #1
 80065e0:	d112      	bne.n	8006608 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80065e2:	4b27      	ldr	r3, [pc, #156]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 80065e4:	691b      	ldr	r3, [r3, #16]
 80065e6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80065ea:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80065ee:	687a      	ldr	r2, [r7, #4]
 80065f0:	6892      	ldr	r2, [r2, #8]
 80065f2:	0211      	lsls	r1, r2, #8
 80065f4:	687a      	ldr	r2, [r7, #4]
 80065f6:	6912      	ldr	r2, [r2, #16]
 80065f8:	0852      	lsrs	r2, r2, #1
 80065fa:	3a01      	subs	r2, #1
 80065fc:	0552      	lsls	r2, r2, #21
 80065fe:	430a      	orrs	r2, r1
 8006600:	491f      	ldr	r1, [pc, #124]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006602:	4313      	orrs	r3, r2
 8006604:	610b      	str	r3, [r1, #16]
 8006606:	e011      	b.n	800662c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006608:	4b1d      	ldr	r3, [pc, #116]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 800660a:	691b      	ldr	r3, [r3, #16]
 800660c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006610:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006614:	687a      	ldr	r2, [r7, #4]
 8006616:	6892      	ldr	r2, [r2, #8]
 8006618:	0211      	lsls	r1, r2, #8
 800661a:	687a      	ldr	r2, [r7, #4]
 800661c:	6952      	ldr	r2, [r2, #20]
 800661e:	0852      	lsrs	r2, r2, #1
 8006620:	3a01      	subs	r2, #1
 8006622:	0652      	lsls	r2, r2, #25
 8006624:	430a      	orrs	r2, r1
 8006626:	4916      	ldr	r1, [pc, #88]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006628:	4313      	orrs	r3, r2
 800662a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800662c:	4b14      	ldr	r3, [pc, #80]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a13      	ldr	r2, [pc, #76]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006632:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006636:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006638:	f7fd fb50 	bl	8003cdc <HAL_GetTick>
 800663c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800663e:	e009      	b.n	8006654 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006640:	f7fd fb4c 	bl	8003cdc <HAL_GetTick>
 8006644:	4602      	mov	r2, r0
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	1ad3      	subs	r3, r2, r3
 800664a:	2b02      	cmp	r3, #2
 800664c:	d902      	bls.n	8006654 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800664e:	2303      	movs	r3, #3
 8006650:	73fb      	strb	r3, [r7, #15]
          break;
 8006652:	e005      	b.n	8006660 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006654:	4b0a      	ldr	r3, [pc, #40]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800665c:	2b00      	cmp	r3, #0
 800665e:	d0ef      	beq.n	8006640 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8006660:	7bfb      	ldrb	r3, [r7, #15]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d106      	bne.n	8006674 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006666:	4b06      	ldr	r3, [pc, #24]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006668:	691a      	ldr	r2, [r3, #16]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	699b      	ldr	r3, [r3, #24]
 800666e:	4904      	ldr	r1, [pc, #16]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006670:	4313      	orrs	r3, r2
 8006672:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006674:	7bfb      	ldrb	r3, [r7, #15]
}
 8006676:	4618      	mov	r0, r3
 8006678:	3710      	adds	r7, #16
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}
 800667e:	bf00      	nop
 8006680:	40021000 	.word	0x40021000

08006684 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b084      	sub	sp, #16
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800668e:	2300      	movs	r3, #0
 8006690:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006692:	4b6a      	ldr	r3, [pc, #424]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006694:	68db      	ldr	r3, [r3, #12]
 8006696:	f003 0303 	and.w	r3, r3, #3
 800669a:	2b00      	cmp	r3, #0
 800669c:	d018      	beq.n	80066d0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800669e:	4b67      	ldr	r3, [pc, #412]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 80066a0:	68db      	ldr	r3, [r3, #12]
 80066a2:	f003 0203 	and.w	r2, r3, #3
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	429a      	cmp	r2, r3
 80066ac:	d10d      	bne.n	80066ca <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
       ||
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d009      	beq.n	80066ca <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80066b6:	4b61      	ldr	r3, [pc, #388]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 80066b8:	68db      	ldr	r3, [r3, #12]
 80066ba:	091b      	lsrs	r3, r3, #4
 80066bc:	f003 0307 	and.w	r3, r3, #7
 80066c0:	1c5a      	adds	r2, r3, #1
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	685b      	ldr	r3, [r3, #4]
       ||
 80066c6:	429a      	cmp	r2, r3
 80066c8:	d047      	beq.n	800675a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80066ca:	2301      	movs	r3, #1
 80066cc:	73fb      	strb	r3, [r7, #15]
 80066ce:	e044      	b.n	800675a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	2b03      	cmp	r3, #3
 80066d6:	d018      	beq.n	800670a <RCCEx_PLLSAI2_Config+0x86>
 80066d8:	2b03      	cmp	r3, #3
 80066da:	d825      	bhi.n	8006728 <RCCEx_PLLSAI2_Config+0xa4>
 80066dc:	2b01      	cmp	r3, #1
 80066de:	d002      	beq.n	80066e6 <RCCEx_PLLSAI2_Config+0x62>
 80066e0:	2b02      	cmp	r3, #2
 80066e2:	d009      	beq.n	80066f8 <RCCEx_PLLSAI2_Config+0x74>
 80066e4:	e020      	b.n	8006728 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80066e6:	4b55      	ldr	r3, [pc, #340]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f003 0302 	and.w	r3, r3, #2
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d11d      	bne.n	800672e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
 80066f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80066f6:	e01a      	b.n	800672e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80066f8:	4b50      	ldr	r3, [pc, #320]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006700:	2b00      	cmp	r3, #0
 8006702:	d116      	bne.n	8006732 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8006704:	2301      	movs	r3, #1
 8006706:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006708:	e013      	b.n	8006732 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800670a:	4b4c      	ldr	r3, [pc, #304]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006712:	2b00      	cmp	r3, #0
 8006714:	d10f      	bne.n	8006736 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006716:	4b49      	ldr	r3, [pc, #292]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800671e:	2b00      	cmp	r3, #0
 8006720:	d109      	bne.n	8006736 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8006722:	2301      	movs	r3, #1
 8006724:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006726:	e006      	b.n	8006736 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006728:	2301      	movs	r3, #1
 800672a:	73fb      	strb	r3, [r7, #15]
      break;
 800672c:	e004      	b.n	8006738 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800672e:	bf00      	nop
 8006730:	e002      	b.n	8006738 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006732:	bf00      	nop
 8006734:	e000      	b.n	8006738 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006736:	bf00      	nop
    }

    if(status == HAL_OK)
 8006738:	7bfb      	ldrb	r3, [r7, #15]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d10d      	bne.n	800675a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800673e:	4b3f      	ldr	r3, [pc, #252]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006740:	68db      	ldr	r3, [r3, #12]
 8006742:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6819      	ldr	r1, [r3, #0]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	3b01      	subs	r3, #1
 8006750:	011b      	lsls	r3, r3, #4
 8006752:	430b      	orrs	r3, r1
 8006754:	4939      	ldr	r1, [pc, #228]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006756:	4313      	orrs	r3, r2
 8006758:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800675a:	7bfb      	ldrb	r3, [r7, #15]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d167      	bne.n	8006830 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006760:	4b36      	ldr	r3, [pc, #216]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a35      	ldr	r2, [pc, #212]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006766:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800676a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800676c:	f7fd fab6 	bl	8003cdc <HAL_GetTick>
 8006770:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006772:	e009      	b.n	8006788 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006774:	f7fd fab2 	bl	8003cdc <HAL_GetTick>
 8006778:	4602      	mov	r2, r0
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	1ad3      	subs	r3, r2, r3
 800677e:	2b02      	cmp	r3, #2
 8006780:	d902      	bls.n	8006788 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006782:	2303      	movs	r3, #3
 8006784:	73fb      	strb	r3, [r7, #15]
        break;
 8006786:	e005      	b.n	8006794 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006788:	4b2c      	ldr	r3, [pc, #176]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006790:	2b00      	cmp	r3, #0
 8006792:	d1ef      	bne.n	8006774 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006794:	7bfb      	ldrb	r3, [r7, #15]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d14a      	bne.n	8006830 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d111      	bne.n	80067c4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80067a0:	4b26      	ldr	r3, [pc, #152]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 80067a2:	695b      	ldr	r3, [r3, #20]
 80067a4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80067a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067ac:	687a      	ldr	r2, [r7, #4]
 80067ae:	6892      	ldr	r2, [r2, #8]
 80067b0:	0211      	lsls	r1, r2, #8
 80067b2:	687a      	ldr	r2, [r7, #4]
 80067b4:	68d2      	ldr	r2, [r2, #12]
 80067b6:	0912      	lsrs	r2, r2, #4
 80067b8:	0452      	lsls	r2, r2, #17
 80067ba:	430a      	orrs	r2, r1
 80067bc:	491f      	ldr	r1, [pc, #124]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 80067be:	4313      	orrs	r3, r2
 80067c0:	614b      	str	r3, [r1, #20]
 80067c2:	e011      	b.n	80067e8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80067c4:	4b1d      	ldr	r3, [pc, #116]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 80067c6:	695b      	ldr	r3, [r3, #20]
 80067c8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80067cc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80067d0:	687a      	ldr	r2, [r7, #4]
 80067d2:	6892      	ldr	r2, [r2, #8]
 80067d4:	0211      	lsls	r1, r2, #8
 80067d6:	687a      	ldr	r2, [r7, #4]
 80067d8:	6912      	ldr	r2, [r2, #16]
 80067da:	0852      	lsrs	r2, r2, #1
 80067dc:	3a01      	subs	r2, #1
 80067de:	0652      	lsls	r2, r2, #25
 80067e0:	430a      	orrs	r2, r1
 80067e2:	4916      	ldr	r1, [pc, #88]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 80067e4:	4313      	orrs	r3, r2
 80067e6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80067e8:	4b14      	ldr	r3, [pc, #80]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a13      	ldr	r2, [pc, #76]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 80067ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067f2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067f4:	f7fd fa72 	bl	8003cdc <HAL_GetTick>
 80067f8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80067fa:	e009      	b.n	8006810 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80067fc:	f7fd fa6e 	bl	8003cdc <HAL_GetTick>
 8006800:	4602      	mov	r2, r0
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	1ad3      	subs	r3, r2, r3
 8006806:	2b02      	cmp	r3, #2
 8006808:	d902      	bls.n	8006810 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800680a:	2303      	movs	r3, #3
 800680c:	73fb      	strb	r3, [r7, #15]
          break;
 800680e:	e005      	b.n	800681c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006810:	4b0a      	ldr	r3, [pc, #40]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006818:	2b00      	cmp	r3, #0
 800681a:	d0ef      	beq.n	80067fc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800681c:	7bfb      	ldrb	r3, [r7, #15]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d106      	bne.n	8006830 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006822:	4b06      	ldr	r3, [pc, #24]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006824:	695a      	ldr	r2, [r3, #20]
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	695b      	ldr	r3, [r3, #20]
 800682a:	4904      	ldr	r1, [pc, #16]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 800682c:	4313      	orrs	r3, r2
 800682e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006830:	7bfb      	ldrb	r3, [r7, #15]
}
 8006832:	4618      	mov	r0, r3
 8006834:	3710      	adds	r7, #16
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}
 800683a:	bf00      	nop
 800683c:	40021000 	.word	0x40021000

08006840 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b082      	sub	sp, #8
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d101      	bne.n	8006852 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800684e:	2301      	movs	r3, #1
 8006850:	e049      	b.n	80068e6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006858:	b2db      	uxtb	r3, r3
 800685a:	2b00      	cmp	r3, #0
 800685c:	d106      	bne.n	800686c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2200      	movs	r2, #0
 8006862:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f7fc ff5a 	bl	8003720 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2202      	movs	r2, #2
 8006870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	3304      	adds	r3, #4
 800687c:	4619      	mov	r1, r3
 800687e:	4610      	mov	r0, r2
 8006880:	f000 f89e 	bl	80069c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2201      	movs	r2, #1
 8006888:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2201      	movs	r2, #1
 8006890:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2201      	movs	r2, #1
 8006898:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2201      	movs	r2, #1
 80068a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2201      	movs	r2, #1
 80068b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2201      	movs	r2, #1
 80068b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2201      	movs	r2, #1
 80068c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2201      	movs	r2, #1
 80068c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2201      	movs	r2, #1
 80068d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2201      	movs	r2, #1
 80068d8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2201      	movs	r2, #1
 80068e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80068e4:	2300      	movs	r3, #0
}
 80068e6:	4618      	mov	r0, r3
 80068e8:	3708      	adds	r7, #8
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}
	...

080068f0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b085      	sub	sp, #20
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068fe:	b2db      	uxtb	r3, r3
 8006900:	2b01      	cmp	r3, #1
 8006902:	d001      	beq.n	8006908 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006904:	2301      	movs	r3, #1
 8006906:	e047      	b.n	8006998 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2202      	movs	r2, #2
 800690c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a23      	ldr	r2, [pc, #140]	; (80069a4 <HAL_TIM_Base_Start+0xb4>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d01d      	beq.n	8006956 <HAL_TIM_Base_Start+0x66>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006922:	d018      	beq.n	8006956 <HAL_TIM_Base_Start+0x66>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a1f      	ldr	r2, [pc, #124]	; (80069a8 <HAL_TIM_Base_Start+0xb8>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d013      	beq.n	8006956 <HAL_TIM_Base_Start+0x66>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a1e      	ldr	r2, [pc, #120]	; (80069ac <HAL_TIM_Base_Start+0xbc>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d00e      	beq.n	8006956 <HAL_TIM_Base_Start+0x66>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4a1c      	ldr	r2, [pc, #112]	; (80069b0 <HAL_TIM_Base_Start+0xc0>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d009      	beq.n	8006956 <HAL_TIM_Base_Start+0x66>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4a1b      	ldr	r2, [pc, #108]	; (80069b4 <HAL_TIM_Base_Start+0xc4>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d004      	beq.n	8006956 <HAL_TIM_Base_Start+0x66>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a19      	ldr	r2, [pc, #100]	; (80069b8 <HAL_TIM_Base_Start+0xc8>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d115      	bne.n	8006982 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	689a      	ldr	r2, [r3, #8]
 800695c:	4b17      	ldr	r3, [pc, #92]	; (80069bc <HAL_TIM_Base_Start+0xcc>)
 800695e:	4013      	ands	r3, r2
 8006960:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2b06      	cmp	r3, #6
 8006966:	d015      	beq.n	8006994 <HAL_TIM_Base_Start+0xa4>
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800696e:	d011      	beq.n	8006994 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	681a      	ldr	r2, [r3, #0]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f042 0201 	orr.w	r2, r2, #1
 800697e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006980:	e008      	b.n	8006994 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	681a      	ldr	r2, [r3, #0]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f042 0201 	orr.w	r2, r2, #1
 8006990:	601a      	str	r2, [r3, #0]
 8006992:	e000      	b.n	8006996 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006994:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006996:	2300      	movs	r3, #0
}
 8006998:	4618      	mov	r0, r3
 800699a:	3714      	adds	r7, #20
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr
 80069a4:	40012c00 	.word	0x40012c00
 80069a8:	40000400 	.word	0x40000400
 80069ac:	40000800 	.word	0x40000800
 80069b0:	40000c00 	.word	0x40000c00
 80069b4:	40013400 	.word	0x40013400
 80069b8:	40014000 	.word	0x40014000
 80069bc:	00010007 	.word	0x00010007

080069c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b085      	sub	sp, #20
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
 80069c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	4a40      	ldr	r2, [pc, #256]	; (8006ad4 <TIM_Base_SetConfig+0x114>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d013      	beq.n	8006a00 <TIM_Base_SetConfig+0x40>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069de:	d00f      	beq.n	8006a00 <TIM_Base_SetConfig+0x40>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	4a3d      	ldr	r2, [pc, #244]	; (8006ad8 <TIM_Base_SetConfig+0x118>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d00b      	beq.n	8006a00 <TIM_Base_SetConfig+0x40>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	4a3c      	ldr	r2, [pc, #240]	; (8006adc <TIM_Base_SetConfig+0x11c>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d007      	beq.n	8006a00 <TIM_Base_SetConfig+0x40>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	4a3b      	ldr	r2, [pc, #236]	; (8006ae0 <TIM_Base_SetConfig+0x120>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d003      	beq.n	8006a00 <TIM_Base_SetConfig+0x40>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	4a3a      	ldr	r2, [pc, #232]	; (8006ae4 <TIM_Base_SetConfig+0x124>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d108      	bne.n	8006a12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	685b      	ldr	r3, [r3, #4]
 8006a0c:	68fa      	ldr	r2, [r7, #12]
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	4a2f      	ldr	r2, [pc, #188]	; (8006ad4 <TIM_Base_SetConfig+0x114>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d01f      	beq.n	8006a5a <TIM_Base_SetConfig+0x9a>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a20:	d01b      	beq.n	8006a5a <TIM_Base_SetConfig+0x9a>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	4a2c      	ldr	r2, [pc, #176]	; (8006ad8 <TIM_Base_SetConfig+0x118>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d017      	beq.n	8006a5a <TIM_Base_SetConfig+0x9a>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	4a2b      	ldr	r2, [pc, #172]	; (8006adc <TIM_Base_SetConfig+0x11c>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d013      	beq.n	8006a5a <TIM_Base_SetConfig+0x9a>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	4a2a      	ldr	r2, [pc, #168]	; (8006ae0 <TIM_Base_SetConfig+0x120>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d00f      	beq.n	8006a5a <TIM_Base_SetConfig+0x9a>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	4a29      	ldr	r2, [pc, #164]	; (8006ae4 <TIM_Base_SetConfig+0x124>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d00b      	beq.n	8006a5a <TIM_Base_SetConfig+0x9a>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	4a28      	ldr	r2, [pc, #160]	; (8006ae8 <TIM_Base_SetConfig+0x128>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d007      	beq.n	8006a5a <TIM_Base_SetConfig+0x9a>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	4a27      	ldr	r2, [pc, #156]	; (8006aec <TIM_Base_SetConfig+0x12c>)
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d003      	beq.n	8006a5a <TIM_Base_SetConfig+0x9a>
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	4a26      	ldr	r2, [pc, #152]	; (8006af0 <TIM_Base_SetConfig+0x130>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d108      	bne.n	8006a6c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	68db      	ldr	r3, [r3, #12]
 8006a66:	68fa      	ldr	r2, [r7, #12]
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	695b      	ldr	r3, [r3, #20]
 8006a76:	4313      	orrs	r3, r2
 8006a78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	68fa      	ldr	r2, [r7, #12]
 8006a7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	689a      	ldr	r2, [r3, #8]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	681a      	ldr	r2, [r3, #0]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	4a10      	ldr	r2, [pc, #64]	; (8006ad4 <TIM_Base_SetConfig+0x114>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d00f      	beq.n	8006ab8 <TIM_Base_SetConfig+0xf8>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	4a12      	ldr	r2, [pc, #72]	; (8006ae4 <TIM_Base_SetConfig+0x124>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d00b      	beq.n	8006ab8 <TIM_Base_SetConfig+0xf8>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	4a11      	ldr	r2, [pc, #68]	; (8006ae8 <TIM_Base_SetConfig+0x128>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d007      	beq.n	8006ab8 <TIM_Base_SetConfig+0xf8>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	4a10      	ldr	r2, [pc, #64]	; (8006aec <TIM_Base_SetConfig+0x12c>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d003      	beq.n	8006ab8 <TIM_Base_SetConfig+0xf8>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	4a0f      	ldr	r2, [pc, #60]	; (8006af0 <TIM_Base_SetConfig+0x130>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d103      	bne.n	8006ac0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	691a      	ldr	r2, [r3, #16]
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	615a      	str	r2, [r3, #20]
}
 8006ac6:	bf00      	nop
 8006ac8:	3714      	adds	r7, #20
 8006aca:	46bd      	mov	sp, r7
 8006acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad0:	4770      	bx	lr
 8006ad2:	bf00      	nop
 8006ad4:	40012c00 	.word	0x40012c00
 8006ad8:	40000400 	.word	0x40000400
 8006adc:	40000800 	.word	0x40000800
 8006ae0:	40000c00 	.word	0x40000c00
 8006ae4:	40013400 	.word	0x40013400
 8006ae8:	40014000 	.word	0x40014000
 8006aec:	40014400 	.word	0x40014400
 8006af0:	40014800 	.word	0x40014800

08006af4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b085      	sub	sp, #20
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
 8006afc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b04:	2b01      	cmp	r3, #1
 8006b06:	d101      	bne.n	8006b0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b08:	2302      	movs	r3, #2
 8006b0a:	e068      	b.n	8006bde <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2201      	movs	r2, #1
 8006b10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2202      	movs	r2, #2
 8006b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	689b      	ldr	r3, [r3, #8]
 8006b2a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	4a2e      	ldr	r2, [pc, #184]	; (8006bec <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d004      	beq.n	8006b40 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	4a2d      	ldr	r2, [pc, #180]	; (8006bf0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d108      	bne.n	8006b52 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006b46:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	68fa      	ldr	r2, [r7, #12]
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b58:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	68fa      	ldr	r2, [r7, #12]
 8006b60:	4313      	orrs	r3, r2
 8006b62:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	68fa      	ldr	r2, [r7, #12]
 8006b6a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a1e      	ldr	r2, [pc, #120]	; (8006bec <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d01d      	beq.n	8006bb2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b7e:	d018      	beq.n	8006bb2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a1b      	ldr	r2, [pc, #108]	; (8006bf4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d013      	beq.n	8006bb2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a1a      	ldr	r2, [pc, #104]	; (8006bf8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d00e      	beq.n	8006bb2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4a18      	ldr	r2, [pc, #96]	; (8006bfc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d009      	beq.n	8006bb2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a13      	ldr	r2, [pc, #76]	; (8006bf0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d004      	beq.n	8006bb2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	4a14      	ldr	r2, [pc, #80]	; (8006c00 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d10c      	bne.n	8006bcc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006bb2:	68bb      	ldr	r3, [r7, #8]
 8006bb4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006bb8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	689b      	ldr	r3, [r3, #8]
 8006bbe:	68ba      	ldr	r2, [r7, #8]
 8006bc0:	4313      	orrs	r3, r2
 8006bc2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	68ba      	ldr	r2, [r7, #8]
 8006bca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2201      	movs	r2, #1
 8006bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006bdc:	2300      	movs	r3, #0
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	3714      	adds	r7, #20
 8006be2:	46bd      	mov	sp, r7
 8006be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be8:	4770      	bx	lr
 8006bea:	bf00      	nop
 8006bec:	40012c00 	.word	0x40012c00
 8006bf0:	40013400 	.word	0x40013400
 8006bf4:	40000400 	.word	0x40000400
 8006bf8:	40000800 	.word	0x40000800
 8006bfc:	40000c00 	.word	0x40000c00
 8006c00:	40014000 	.word	0x40014000

08006c04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b082      	sub	sp, #8
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d101      	bne.n	8006c16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	e040      	b.n	8006c98 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d106      	bne.n	8006c2c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2200      	movs	r2, #0
 8006c22:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	f7fc fe10 	bl	800384c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2224      	movs	r2, #36	; 0x24
 8006c30:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	681a      	ldr	r2, [r3, #0]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f022 0201 	bic.w	r2, r2, #1
 8006c40:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f000 f9e8 	bl	8007018 <UART_SetConfig>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	2b01      	cmp	r3, #1
 8006c4c:	d101      	bne.n	8006c52 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006c4e:	2301      	movs	r3, #1
 8006c50:	e022      	b.n	8006c98 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d002      	beq.n	8006c60 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f000 fc66 	bl	800752c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	685a      	ldr	r2, [r3, #4]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006c6e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	689a      	ldr	r2, [r3, #8]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006c7e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	681a      	ldr	r2, [r3, #0]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f042 0201 	orr.w	r2, r2, #1
 8006c8e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006c90:	6878      	ldr	r0, [r7, #4]
 8006c92:	f000 fced 	bl	8007670 <UART_CheckIdleState>
 8006c96:	4603      	mov	r3, r0
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	3708      	adds	r7, #8
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bd80      	pop	{r7, pc}

08006ca0 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b082      	sub	sp, #8
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d101      	bne.n	8006cb2 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8006cae:	2301      	movs	r3, #1
 8006cb0:	e048      	b.n	8006d44 <HAL_HalfDuplex_Init+0xa4>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d106      	bne.n	8006cc8 <HAL_HalfDuplex_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006cc2:	6878      	ldr	r0, [r7, #4]
 8006cc4:	f7fc fdc2 	bl	800384c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2224      	movs	r2, #36	; 0x24
 8006ccc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	681a      	ldr	r2, [r3, #0]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f022 0201 	bic.w	r2, r2, #1
 8006cdc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006cde:	6878      	ldr	r0, [r7, #4]
 8006ce0:	f000 f99a 	bl	8007018 <UART_SetConfig>
 8006ce4:	4603      	mov	r3, r0
 8006ce6:	2b01      	cmp	r3, #1
 8006ce8:	d101      	bne.n	8006cee <HAL_HalfDuplex_Init+0x4e>
  {
    return HAL_ERROR;
 8006cea:	2301      	movs	r3, #1
 8006cec:	e02a      	b.n	8006d44 <HAL_HalfDuplex_Init+0xa4>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d002      	beq.n	8006cfc <HAL_HalfDuplex_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f000 fc18 	bl	800752c <UART_AdvFeatureConfig>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	685a      	ldr	r2, [r3, #4]
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006d0a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	689a      	ldr	r2, [r3, #8]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8006d1a:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	689a      	ldr	r2, [r3, #8]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f042 0208 	orr.w	r2, r2, #8
 8006d2a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	681a      	ldr	r2, [r3, #0]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f042 0201 	orr.w	r2, r2, #1
 8006d3a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006d3c:	6878      	ldr	r0, [r7, #4]
 8006d3e:	f000 fc97 	bl	8007670 <UART_CheckIdleState>
 8006d42:	4603      	mov	r3, r0
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	3708      	adds	r7, #8
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}

08006d4c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b08a      	sub	sp, #40	; 0x28
 8006d50:	af02      	add	r7, sp, #8
 8006d52:	60f8      	str	r0, [r7, #12]
 8006d54:	60b9      	str	r1, [r7, #8]
 8006d56:	603b      	str	r3, [r7, #0]
 8006d58:	4613      	mov	r3, r2
 8006d5a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006d60:	2b20      	cmp	r3, #32
 8006d62:	f040 8082 	bne.w	8006e6a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d002      	beq.n	8006d72 <HAL_UART_Transmit+0x26>
 8006d6c:	88fb      	ldrh	r3, [r7, #6]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d101      	bne.n	8006d76 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	e07a      	b.n	8006e6c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006d7c:	2b01      	cmp	r3, #1
 8006d7e:	d101      	bne.n	8006d84 <HAL_UART_Transmit+0x38>
 8006d80:	2302      	movs	r3, #2
 8006d82:	e073      	b.n	8006e6c <HAL_UART_Transmit+0x120>
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	2201      	movs	r2, #1
 8006d88:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	2221      	movs	r2, #33	; 0x21
 8006d98:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d9a:	f7fc ff9f 	bl	8003cdc <HAL_GetTick>
 8006d9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	88fa      	ldrh	r2, [r7, #6]
 8006da4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	88fa      	ldrh	r2, [r7, #6]
 8006dac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	689b      	ldr	r3, [r3, #8]
 8006db4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006db8:	d108      	bne.n	8006dcc <HAL_UART_Transmit+0x80>
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	691b      	ldr	r3, [r3, #16]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d104      	bne.n	8006dcc <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006dc6:	68bb      	ldr	r3, [r7, #8]
 8006dc8:	61bb      	str	r3, [r7, #24]
 8006dca:	e003      	b.n	8006dd4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8006ddc:	e02d      	b.n	8006e3a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	9300      	str	r3, [sp, #0]
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	2200      	movs	r2, #0
 8006de6:	2180      	movs	r1, #128	; 0x80
 8006de8:	68f8      	ldr	r0, [r7, #12]
 8006dea:	f000 fc8a 	bl	8007702 <UART_WaitOnFlagUntilTimeout>
 8006dee:	4603      	mov	r3, r0
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d001      	beq.n	8006df8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006df4:	2303      	movs	r3, #3
 8006df6:	e039      	b.n	8006e6c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8006df8:	69fb      	ldr	r3, [r7, #28]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d10b      	bne.n	8006e16 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006dfe:	69bb      	ldr	r3, [r7, #24]
 8006e00:	881a      	ldrh	r2, [r3, #0]
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006e0a:	b292      	uxth	r2, r2
 8006e0c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006e0e:	69bb      	ldr	r3, [r7, #24]
 8006e10:	3302      	adds	r3, #2
 8006e12:	61bb      	str	r3, [r7, #24]
 8006e14:	e008      	b.n	8006e28 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006e16:	69fb      	ldr	r3, [r7, #28]
 8006e18:	781a      	ldrb	r2, [r3, #0]
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	b292      	uxth	r2, r2
 8006e20:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006e22:	69fb      	ldr	r3, [r7, #28]
 8006e24:	3301      	adds	r3, #1
 8006e26:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006e2e:	b29b      	uxth	r3, r3
 8006e30:	3b01      	subs	r3, #1
 8006e32:	b29a      	uxth	r2, r3
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006e40:	b29b      	uxth	r3, r3
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d1cb      	bne.n	8006dde <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	9300      	str	r3, [sp, #0]
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	2140      	movs	r1, #64	; 0x40
 8006e50:	68f8      	ldr	r0, [r7, #12]
 8006e52:	f000 fc56 	bl	8007702 <UART_WaitOnFlagUntilTimeout>
 8006e56:	4603      	mov	r3, r0
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d001      	beq.n	8006e60 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8006e5c:	2303      	movs	r3, #3
 8006e5e:	e005      	b.n	8006e6c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	2220      	movs	r2, #32
 8006e64:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006e66:	2300      	movs	r3, #0
 8006e68:	e000      	b.n	8006e6c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8006e6a:	2302      	movs	r3, #2
  }
}
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	3720      	adds	r7, #32
 8006e70:	46bd      	mov	sp, r7
 8006e72:	bd80      	pop	{r7, pc}

08006e74 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b08a      	sub	sp, #40	; 0x28
 8006e78:	af02      	add	r7, sp, #8
 8006e7a:	60f8      	str	r0, [r7, #12]
 8006e7c:	60b9      	str	r1, [r7, #8]
 8006e7e:	603b      	str	r3, [r7, #0]
 8006e80:	4613      	mov	r3, r2
 8006e82:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e88:	2b20      	cmp	r3, #32
 8006e8a:	f040 80bf 	bne.w	800700c <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e8e:	68bb      	ldr	r3, [r7, #8]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d002      	beq.n	8006e9a <HAL_UART_Receive+0x26>
 8006e94:	88fb      	ldrh	r3, [r7, #6]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d101      	bne.n	8006e9e <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	e0b7      	b.n	800700e <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d101      	bne.n	8006eac <HAL_UART_Receive+0x38>
 8006ea8:	2302      	movs	r3, #2
 8006eaa:	e0b0      	b.n	800700e <HAL_UART_Receive+0x19a>
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	2222      	movs	r2, #34	; 0x22
 8006ec0:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006ec8:	f7fc ff08 	bl	8003cdc <HAL_GetTick>
 8006ecc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	88fa      	ldrh	r2, [r7, #6]
 8006ed2:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	88fa      	ldrh	r2, [r7, #6]
 8006eda:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	689b      	ldr	r3, [r3, #8]
 8006ee2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ee6:	d10e      	bne.n	8006f06 <HAL_UART_Receive+0x92>
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	691b      	ldr	r3, [r3, #16]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d105      	bne.n	8006efc <HAL_UART_Receive+0x88>
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006ef6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006efa:	e02d      	b.n	8006f58 <HAL_UART_Receive+0xe4>
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	22ff      	movs	r2, #255	; 0xff
 8006f00:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006f04:	e028      	b.n	8006f58 <HAL_UART_Receive+0xe4>
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	689b      	ldr	r3, [r3, #8]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d10d      	bne.n	8006f2a <HAL_UART_Receive+0xb6>
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	691b      	ldr	r3, [r3, #16]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d104      	bne.n	8006f20 <HAL_UART_Receive+0xac>
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	22ff      	movs	r2, #255	; 0xff
 8006f1a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006f1e:	e01b      	b.n	8006f58 <HAL_UART_Receive+0xe4>
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	227f      	movs	r2, #127	; 0x7f
 8006f24:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006f28:	e016      	b.n	8006f58 <HAL_UART_Receive+0xe4>
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	689b      	ldr	r3, [r3, #8]
 8006f2e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006f32:	d10d      	bne.n	8006f50 <HAL_UART_Receive+0xdc>
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	691b      	ldr	r3, [r3, #16]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d104      	bne.n	8006f46 <HAL_UART_Receive+0xd2>
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	227f      	movs	r2, #127	; 0x7f
 8006f40:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006f44:	e008      	b.n	8006f58 <HAL_UART_Receive+0xe4>
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	223f      	movs	r2, #63	; 0x3f
 8006f4a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006f4e:	e003      	b.n	8006f58 <HAL_UART_Receive+0xe4>
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2200      	movs	r2, #0
 8006f54:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006f5e:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	689b      	ldr	r3, [r3, #8]
 8006f64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f68:	d108      	bne.n	8006f7c <HAL_UART_Receive+0x108>
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	691b      	ldr	r3, [r3, #16]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d104      	bne.n	8006f7c <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8006f72:	2300      	movs	r3, #0
 8006f74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	61bb      	str	r3, [r7, #24]
 8006f7a:	e003      	b.n	8006f84 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f80:	2300      	movs	r3, #0
 8006f82:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2200      	movs	r2, #0
 8006f88:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006f8c:	e033      	b.n	8006ff6 <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	9300      	str	r3, [sp, #0]
 8006f92:	697b      	ldr	r3, [r7, #20]
 8006f94:	2200      	movs	r2, #0
 8006f96:	2120      	movs	r1, #32
 8006f98:	68f8      	ldr	r0, [r7, #12]
 8006f9a:	f000 fbb2 	bl	8007702 <UART_WaitOnFlagUntilTimeout>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d001      	beq.n	8006fa8 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8006fa4:	2303      	movs	r3, #3
 8006fa6:	e032      	b.n	800700e <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8006fa8:	69fb      	ldr	r3, [r7, #28]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d10c      	bne.n	8006fc8 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006fb4:	b29a      	uxth	r2, r3
 8006fb6:	8a7b      	ldrh	r3, [r7, #18]
 8006fb8:	4013      	ands	r3, r2
 8006fba:	b29a      	uxth	r2, r3
 8006fbc:	69bb      	ldr	r3, [r7, #24]
 8006fbe:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006fc0:	69bb      	ldr	r3, [r7, #24]
 8006fc2:	3302      	adds	r3, #2
 8006fc4:	61bb      	str	r3, [r7, #24]
 8006fc6:	e00d      	b.n	8006fe4 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006fce:	b29b      	uxth	r3, r3
 8006fd0:	b2da      	uxtb	r2, r3
 8006fd2:	8a7b      	ldrh	r3, [r7, #18]
 8006fd4:	b2db      	uxtb	r3, r3
 8006fd6:	4013      	ands	r3, r2
 8006fd8:	b2da      	uxtb	r2, r3
 8006fda:	69fb      	ldr	r3, [r7, #28]
 8006fdc:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006fde:	69fb      	ldr	r3, [r7, #28]
 8006fe0:	3301      	adds	r3, #1
 8006fe2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006fea:	b29b      	uxth	r3, r3
 8006fec:	3b01      	subs	r3, #1
 8006fee:	b29a      	uxth	r2, r3
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006ffc:	b29b      	uxth	r3, r3
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d1c5      	bne.n	8006f8e <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2220      	movs	r2, #32
 8007006:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8007008:	2300      	movs	r3, #0
 800700a:	e000      	b.n	800700e <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 800700c:	2302      	movs	r3, #2
  }
}
 800700e:	4618      	mov	r0, r3
 8007010:	3720      	adds	r7, #32
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}
	...

08007018 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007018:	b5b0      	push	{r4, r5, r7, lr}
 800701a:	b088      	sub	sp, #32
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007020:	2300      	movs	r3, #0
 8007022:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	689a      	ldr	r2, [r3, #8]
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	691b      	ldr	r3, [r3, #16]
 800702c:	431a      	orrs	r2, r3
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	695b      	ldr	r3, [r3, #20]
 8007032:	431a      	orrs	r2, r3
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	69db      	ldr	r3, [r3, #28]
 8007038:	4313      	orrs	r3, r2
 800703a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	681a      	ldr	r2, [r3, #0]
 8007042:	4bad      	ldr	r3, [pc, #692]	; (80072f8 <UART_SetConfig+0x2e0>)
 8007044:	4013      	ands	r3, r2
 8007046:	687a      	ldr	r2, [r7, #4]
 8007048:	6812      	ldr	r2, [r2, #0]
 800704a:	69f9      	ldr	r1, [r7, #28]
 800704c:	430b      	orrs	r3, r1
 800704e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	68da      	ldr	r2, [r3, #12]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	430a      	orrs	r2, r1
 8007064:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	699b      	ldr	r3, [r3, #24]
 800706a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4aa2      	ldr	r2, [pc, #648]	; (80072fc <UART_SetConfig+0x2e4>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d004      	beq.n	8007080 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6a1b      	ldr	r3, [r3, #32]
 800707a:	69fa      	ldr	r2, [r7, #28]
 800707c:	4313      	orrs	r3, r2
 800707e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	689b      	ldr	r3, [r3, #8]
 8007086:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	69fa      	ldr	r2, [r7, #28]
 8007090:	430a      	orrs	r2, r1
 8007092:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a99      	ldr	r2, [pc, #612]	; (8007300 <UART_SetConfig+0x2e8>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d121      	bne.n	80070e2 <UART_SetConfig+0xca>
 800709e:	4b99      	ldr	r3, [pc, #612]	; (8007304 <UART_SetConfig+0x2ec>)
 80070a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070a4:	f003 0303 	and.w	r3, r3, #3
 80070a8:	2b03      	cmp	r3, #3
 80070aa:	d817      	bhi.n	80070dc <UART_SetConfig+0xc4>
 80070ac:	a201      	add	r2, pc, #4	; (adr r2, 80070b4 <UART_SetConfig+0x9c>)
 80070ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070b2:	bf00      	nop
 80070b4:	080070c5 	.word	0x080070c5
 80070b8:	080070d1 	.word	0x080070d1
 80070bc:	080070cb 	.word	0x080070cb
 80070c0:	080070d7 	.word	0x080070d7
 80070c4:	2301      	movs	r3, #1
 80070c6:	76fb      	strb	r3, [r7, #27]
 80070c8:	e0e7      	b.n	800729a <UART_SetConfig+0x282>
 80070ca:	2302      	movs	r3, #2
 80070cc:	76fb      	strb	r3, [r7, #27]
 80070ce:	e0e4      	b.n	800729a <UART_SetConfig+0x282>
 80070d0:	2304      	movs	r3, #4
 80070d2:	76fb      	strb	r3, [r7, #27]
 80070d4:	e0e1      	b.n	800729a <UART_SetConfig+0x282>
 80070d6:	2308      	movs	r3, #8
 80070d8:	76fb      	strb	r3, [r7, #27]
 80070da:	e0de      	b.n	800729a <UART_SetConfig+0x282>
 80070dc:	2310      	movs	r3, #16
 80070de:	76fb      	strb	r3, [r7, #27]
 80070e0:	e0db      	b.n	800729a <UART_SetConfig+0x282>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	4a88      	ldr	r2, [pc, #544]	; (8007308 <UART_SetConfig+0x2f0>)
 80070e8:	4293      	cmp	r3, r2
 80070ea:	d132      	bne.n	8007152 <UART_SetConfig+0x13a>
 80070ec:	4b85      	ldr	r3, [pc, #532]	; (8007304 <UART_SetConfig+0x2ec>)
 80070ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070f2:	f003 030c 	and.w	r3, r3, #12
 80070f6:	2b0c      	cmp	r3, #12
 80070f8:	d828      	bhi.n	800714c <UART_SetConfig+0x134>
 80070fa:	a201      	add	r2, pc, #4	; (adr r2, 8007100 <UART_SetConfig+0xe8>)
 80070fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007100:	08007135 	.word	0x08007135
 8007104:	0800714d 	.word	0x0800714d
 8007108:	0800714d 	.word	0x0800714d
 800710c:	0800714d 	.word	0x0800714d
 8007110:	08007141 	.word	0x08007141
 8007114:	0800714d 	.word	0x0800714d
 8007118:	0800714d 	.word	0x0800714d
 800711c:	0800714d 	.word	0x0800714d
 8007120:	0800713b 	.word	0x0800713b
 8007124:	0800714d 	.word	0x0800714d
 8007128:	0800714d 	.word	0x0800714d
 800712c:	0800714d 	.word	0x0800714d
 8007130:	08007147 	.word	0x08007147
 8007134:	2300      	movs	r3, #0
 8007136:	76fb      	strb	r3, [r7, #27]
 8007138:	e0af      	b.n	800729a <UART_SetConfig+0x282>
 800713a:	2302      	movs	r3, #2
 800713c:	76fb      	strb	r3, [r7, #27]
 800713e:	e0ac      	b.n	800729a <UART_SetConfig+0x282>
 8007140:	2304      	movs	r3, #4
 8007142:	76fb      	strb	r3, [r7, #27]
 8007144:	e0a9      	b.n	800729a <UART_SetConfig+0x282>
 8007146:	2308      	movs	r3, #8
 8007148:	76fb      	strb	r3, [r7, #27]
 800714a:	e0a6      	b.n	800729a <UART_SetConfig+0x282>
 800714c:	2310      	movs	r3, #16
 800714e:	76fb      	strb	r3, [r7, #27]
 8007150:	e0a3      	b.n	800729a <UART_SetConfig+0x282>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a6d      	ldr	r2, [pc, #436]	; (800730c <UART_SetConfig+0x2f4>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d120      	bne.n	800719e <UART_SetConfig+0x186>
 800715c:	4b69      	ldr	r3, [pc, #420]	; (8007304 <UART_SetConfig+0x2ec>)
 800715e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007162:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007166:	2b30      	cmp	r3, #48	; 0x30
 8007168:	d013      	beq.n	8007192 <UART_SetConfig+0x17a>
 800716a:	2b30      	cmp	r3, #48	; 0x30
 800716c:	d814      	bhi.n	8007198 <UART_SetConfig+0x180>
 800716e:	2b20      	cmp	r3, #32
 8007170:	d009      	beq.n	8007186 <UART_SetConfig+0x16e>
 8007172:	2b20      	cmp	r3, #32
 8007174:	d810      	bhi.n	8007198 <UART_SetConfig+0x180>
 8007176:	2b00      	cmp	r3, #0
 8007178:	d002      	beq.n	8007180 <UART_SetConfig+0x168>
 800717a:	2b10      	cmp	r3, #16
 800717c:	d006      	beq.n	800718c <UART_SetConfig+0x174>
 800717e:	e00b      	b.n	8007198 <UART_SetConfig+0x180>
 8007180:	2300      	movs	r3, #0
 8007182:	76fb      	strb	r3, [r7, #27]
 8007184:	e089      	b.n	800729a <UART_SetConfig+0x282>
 8007186:	2302      	movs	r3, #2
 8007188:	76fb      	strb	r3, [r7, #27]
 800718a:	e086      	b.n	800729a <UART_SetConfig+0x282>
 800718c:	2304      	movs	r3, #4
 800718e:	76fb      	strb	r3, [r7, #27]
 8007190:	e083      	b.n	800729a <UART_SetConfig+0x282>
 8007192:	2308      	movs	r3, #8
 8007194:	76fb      	strb	r3, [r7, #27]
 8007196:	e080      	b.n	800729a <UART_SetConfig+0x282>
 8007198:	2310      	movs	r3, #16
 800719a:	76fb      	strb	r3, [r7, #27]
 800719c:	e07d      	b.n	800729a <UART_SetConfig+0x282>
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	4a5b      	ldr	r2, [pc, #364]	; (8007310 <UART_SetConfig+0x2f8>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d120      	bne.n	80071ea <UART_SetConfig+0x1d2>
 80071a8:	4b56      	ldr	r3, [pc, #344]	; (8007304 <UART_SetConfig+0x2ec>)
 80071aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071ae:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80071b2:	2bc0      	cmp	r3, #192	; 0xc0
 80071b4:	d013      	beq.n	80071de <UART_SetConfig+0x1c6>
 80071b6:	2bc0      	cmp	r3, #192	; 0xc0
 80071b8:	d814      	bhi.n	80071e4 <UART_SetConfig+0x1cc>
 80071ba:	2b80      	cmp	r3, #128	; 0x80
 80071bc:	d009      	beq.n	80071d2 <UART_SetConfig+0x1ba>
 80071be:	2b80      	cmp	r3, #128	; 0x80
 80071c0:	d810      	bhi.n	80071e4 <UART_SetConfig+0x1cc>
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d002      	beq.n	80071cc <UART_SetConfig+0x1b4>
 80071c6:	2b40      	cmp	r3, #64	; 0x40
 80071c8:	d006      	beq.n	80071d8 <UART_SetConfig+0x1c0>
 80071ca:	e00b      	b.n	80071e4 <UART_SetConfig+0x1cc>
 80071cc:	2300      	movs	r3, #0
 80071ce:	76fb      	strb	r3, [r7, #27]
 80071d0:	e063      	b.n	800729a <UART_SetConfig+0x282>
 80071d2:	2302      	movs	r3, #2
 80071d4:	76fb      	strb	r3, [r7, #27]
 80071d6:	e060      	b.n	800729a <UART_SetConfig+0x282>
 80071d8:	2304      	movs	r3, #4
 80071da:	76fb      	strb	r3, [r7, #27]
 80071dc:	e05d      	b.n	800729a <UART_SetConfig+0x282>
 80071de:	2308      	movs	r3, #8
 80071e0:	76fb      	strb	r3, [r7, #27]
 80071e2:	e05a      	b.n	800729a <UART_SetConfig+0x282>
 80071e4:	2310      	movs	r3, #16
 80071e6:	76fb      	strb	r3, [r7, #27]
 80071e8:	e057      	b.n	800729a <UART_SetConfig+0x282>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4a49      	ldr	r2, [pc, #292]	; (8007314 <UART_SetConfig+0x2fc>)
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d125      	bne.n	8007240 <UART_SetConfig+0x228>
 80071f4:	4b43      	ldr	r3, [pc, #268]	; (8007304 <UART_SetConfig+0x2ec>)
 80071f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007202:	d017      	beq.n	8007234 <UART_SetConfig+0x21c>
 8007204:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007208:	d817      	bhi.n	800723a <UART_SetConfig+0x222>
 800720a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800720e:	d00b      	beq.n	8007228 <UART_SetConfig+0x210>
 8007210:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007214:	d811      	bhi.n	800723a <UART_SetConfig+0x222>
 8007216:	2b00      	cmp	r3, #0
 8007218:	d003      	beq.n	8007222 <UART_SetConfig+0x20a>
 800721a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800721e:	d006      	beq.n	800722e <UART_SetConfig+0x216>
 8007220:	e00b      	b.n	800723a <UART_SetConfig+0x222>
 8007222:	2300      	movs	r3, #0
 8007224:	76fb      	strb	r3, [r7, #27]
 8007226:	e038      	b.n	800729a <UART_SetConfig+0x282>
 8007228:	2302      	movs	r3, #2
 800722a:	76fb      	strb	r3, [r7, #27]
 800722c:	e035      	b.n	800729a <UART_SetConfig+0x282>
 800722e:	2304      	movs	r3, #4
 8007230:	76fb      	strb	r3, [r7, #27]
 8007232:	e032      	b.n	800729a <UART_SetConfig+0x282>
 8007234:	2308      	movs	r3, #8
 8007236:	76fb      	strb	r3, [r7, #27]
 8007238:	e02f      	b.n	800729a <UART_SetConfig+0x282>
 800723a:	2310      	movs	r3, #16
 800723c:	76fb      	strb	r3, [r7, #27]
 800723e:	e02c      	b.n	800729a <UART_SetConfig+0x282>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a2d      	ldr	r2, [pc, #180]	; (80072fc <UART_SetConfig+0x2e4>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d125      	bne.n	8007296 <UART_SetConfig+0x27e>
 800724a:	4b2e      	ldr	r3, [pc, #184]	; (8007304 <UART_SetConfig+0x2ec>)
 800724c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007250:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007254:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007258:	d017      	beq.n	800728a <UART_SetConfig+0x272>
 800725a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800725e:	d817      	bhi.n	8007290 <UART_SetConfig+0x278>
 8007260:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007264:	d00b      	beq.n	800727e <UART_SetConfig+0x266>
 8007266:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800726a:	d811      	bhi.n	8007290 <UART_SetConfig+0x278>
 800726c:	2b00      	cmp	r3, #0
 800726e:	d003      	beq.n	8007278 <UART_SetConfig+0x260>
 8007270:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007274:	d006      	beq.n	8007284 <UART_SetConfig+0x26c>
 8007276:	e00b      	b.n	8007290 <UART_SetConfig+0x278>
 8007278:	2300      	movs	r3, #0
 800727a:	76fb      	strb	r3, [r7, #27]
 800727c:	e00d      	b.n	800729a <UART_SetConfig+0x282>
 800727e:	2302      	movs	r3, #2
 8007280:	76fb      	strb	r3, [r7, #27]
 8007282:	e00a      	b.n	800729a <UART_SetConfig+0x282>
 8007284:	2304      	movs	r3, #4
 8007286:	76fb      	strb	r3, [r7, #27]
 8007288:	e007      	b.n	800729a <UART_SetConfig+0x282>
 800728a:	2308      	movs	r3, #8
 800728c:	76fb      	strb	r3, [r7, #27]
 800728e:	e004      	b.n	800729a <UART_SetConfig+0x282>
 8007290:	2310      	movs	r3, #16
 8007292:	76fb      	strb	r3, [r7, #27]
 8007294:	e001      	b.n	800729a <UART_SetConfig+0x282>
 8007296:	2310      	movs	r3, #16
 8007298:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4a17      	ldr	r2, [pc, #92]	; (80072fc <UART_SetConfig+0x2e4>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	f040 8087 	bne.w	80073b4 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80072a6:	7efb      	ldrb	r3, [r7, #27]
 80072a8:	2b08      	cmp	r3, #8
 80072aa:	d837      	bhi.n	800731c <UART_SetConfig+0x304>
 80072ac:	a201      	add	r2, pc, #4	; (adr r2, 80072b4 <UART_SetConfig+0x29c>)
 80072ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072b2:	bf00      	nop
 80072b4:	080072d9 	.word	0x080072d9
 80072b8:	0800731d 	.word	0x0800731d
 80072bc:	080072e1 	.word	0x080072e1
 80072c0:	0800731d 	.word	0x0800731d
 80072c4:	080072e7 	.word	0x080072e7
 80072c8:	0800731d 	.word	0x0800731d
 80072cc:	0800731d 	.word	0x0800731d
 80072d0:	0800731d 	.word	0x0800731d
 80072d4:	080072ef 	.word	0x080072ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072d8:	f7fe fd6a 	bl	8005db0 <HAL_RCC_GetPCLK1Freq>
 80072dc:	6178      	str	r0, [r7, #20]
        break;
 80072de:	e022      	b.n	8007326 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80072e0:	4b0d      	ldr	r3, [pc, #52]	; (8007318 <UART_SetConfig+0x300>)
 80072e2:	617b      	str	r3, [r7, #20]
        break;
 80072e4:	e01f      	b.n	8007326 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80072e6:	f7fe fccb 	bl	8005c80 <HAL_RCC_GetSysClockFreq>
 80072ea:	6178      	str	r0, [r7, #20]
        break;
 80072ec:	e01b      	b.n	8007326 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80072ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80072f2:	617b      	str	r3, [r7, #20]
        break;
 80072f4:	e017      	b.n	8007326 <UART_SetConfig+0x30e>
 80072f6:	bf00      	nop
 80072f8:	efff69f3 	.word	0xefff69f3
 80072fc:	40008000 	.word	0x40008000
 8007300:	40013800 	.word	0x40013800
 8007304:	40021000 	.word	0x40021000
 8007308:	40004400 	.word	0x40004400
 800730c:	40004800 	.word	0x40004800
 8007310:	40004c00 	.word	0x40004c00
 8007314:	40005000 	.word	0x40005000
 8007318:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800731c:	2300      	movs	r3, #0
 800731e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007320:	2301      	movs	r3, #1
 8007322:	76bb      	strb	r3, [r7, #26]
        break;
 8007324:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	2b00      	cmp	r3, #0
 800732a:	f000 80f1 	beq.w	8007510 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	685a      	ldr	r2, [r3, #4]
 8007332:	4613      	mov	r3, r2
 8007334:	005b      	lsls	r3, r3, #1
 8007336:	4413      	add	r3, r2
 8007338:	697a      	ldr	r2, [r7, #20]
 800733a:	429a      	cmp	r2, r3
 800733c:	d305      	bcc.n	800734a <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	685b      	ldr	r3, [r3, #4]
 8007342:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007344:	697a      	ldr	r2, [r7, #20]
 8007346:	429a      	cmp	r2, r3
 8007348:	d902      	bls.n	8007350 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 800734a:	2301      	movs	r3, #1
 800734c:	76bb      	strb	r3, [r7, #26]
 800734e:	e0df      	b.n	8007510 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007350:	697b      	ldr	r3, [r7, #20]
 8007352:	4618      	mov	r0, r3
 8007354:	f04f 0100 	mov.w	r1, #0
 8007358:	f04f 0200 	mov.w	r2, #0
 800735c:	f04f 0300 	mov.w	r3, #0
 8007360:	020b      	lsls	r3, r1, #8
 8007362:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007366:	0202      	lsls	r2, r0, #8
 8007368:	6879      	ldr	r1, [r7, #4]
 800736a:	6849      	ldr	r1, [r1, #4]
 800736c:	0849      	lsrs	r1, r1, #1
 800736e:	4608      	mov	r0, r1
 8007370:	f04f 0100 	mov.w	r1, #0
 8007374:	1814      	adds	r4, r2, r0
 8007376:	eb43 0501 	adc.w	r5, r3, r1
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	461a      	mov	r2, r3
 8007380:	f04f 0300 	mov.w	r3, #0
 8007384:	4620      	mov	r0, r4
 8007386:	4629      	mov	r1, r5
 8007388:	f7f9 fc5e 	bl	8000c48 <__aeabi_uldivmod>
 800738c:	4602      	mov	r2, r0
 800738e:	460b      	mov	r3, r1
 8007390:	4613      	mov	r3, r2
 8007392:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007394:	693b      	ldr	r3, [r7, #16]
 8007396:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800739a:	d308      	bcc.n	80073ae <UART_SetConfig+0x396>
 800739c:	693b      	ldr	r3, [r7, #16]
 800739e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80073a2:	d204      	bcs.n	80073ae <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	693a      	ldr	r2, [r7, #16]
 80073aa:	60da      	str	r2, [r3, #12]
 80073ac:	e0b0      	b.n	8007510 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 80073ae:	2301      	movs	r3, #1
 80073b0:	76bb      	strb	r3, [r7, #26]
 80073b2:	e0ad      	b.n	8007510 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	69db      	ldr	r3, [r3, #28]
 80073b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80073bc:	d15b      	bne.n	8007476 <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 80073be:	7efb      	ldrb	r3, [r7, #27]
 80073c0:	2b08      	cmp	r3, #8
 80073c2:	d828      	bhi.n	8007416 <UART_SetConfig+0x3fe>
 80073c4:	a201      	add	r2, pc, #4	; (adr r2, 80073cc <UART_SetConfig+0x3b4>)
 80073c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ca:	bf00      	nop
 80073cc:	080073f1 	.word	0x080073f1
 80073d0:	080073f9 	.word	0x080073f9
 80073d4:	08007401 	.word	0x08007401
 80073d8:	08007417 	.word	0x08007417
 80073dc:	08007407 	.word	0x08007407
 80073e0:	08007417 	.word	0x08007417
 80073e4:	08007417 	.word	0x08007417
 80073e8:	08007417 	.word	0x08007417
 80073ec:	0800740f 	.word	0x0800740f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073f0:	f7fe fcde 	bl	8005db0 <HAL_RCC_GetPCLK1Freq>
 80073f4:	6178      	str	r0, [r7, #20]
        break;
 80073f6:	e013      	b.n	8007420 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073f8:	f7fe fcf0 	bl	8005ddc <HAL_RCC_GetPCLK2Freq>
 80073fc:	6178      	str	r0, [r7, #20]
        break;
 80073fe:	e00f      	b.n	8007420 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007400:	4b49      	ldr	r3, [pc, #292]	; (8007528 <UART_SetConfig+0x510>)
 8007402:	617b      	str	r3, [r7, #20]
        break;
 8007404:	e00c      	b.n	8007420 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007406:	f7fe fc3b 	bl	8005c80 <HAL_RCC_GetSysClockFreq>
 800740a:	6178      	str	r0, [r7, #20]
        break;
 800740c:	e008      	b.n	8007420 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800740e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007412:	617b      	str	r3, [r7, #20]
        break;
 8007414:	e004      	b.n	8007420 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8007416:	2300      	movs	r3, #0
 8007418:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800741a:	2301      	movs	r3, #1
 800741c:	76bb      	strb	r3, [r7, #26]
        break;
 800741e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007420:	697b      	ldr	r3, [r7, #20]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d074      	beq.n	8007510 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007426:	697b      	ldr	r3, [r7, #20]
 8007428:	005a      	lsls	r2, r3, #1
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	085b      	lsrs	r3, r3, #1
 8007430:	441a      	add	r2, r3
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	685b      	ldr	r3, [r3, #4]
 8007436:	fbb2 f3f3 	udiv	r3, r2, r3
 800743a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800743c:	693b      	ldr	r3, [r7, #16]
 800743e:	2b0f      	cmp	r3, #15
 8007440:	d916      	bls.n	8007470 <UART_SetConfig+0x458>
 8007442:	693b      	ldr	r3, [r7, #16]
 8007444:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007448:	d212      	bcs.n	8007470 <UART_SetConfig+0x458>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800744a:	693b      	ldr	r3, [r7, #16]
 800744c:	b29b      	uxth	r3, r3
 800744e:	f023 030f 	bic.w	r3, r3, #15
 8007452:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007454:	693b      	ldr	r3, [r7, #16]
 8007456:	085b      	lsrs	r3, r3, #1
 8007458:	b29b      	uxth	r3, r3
 800745a:	f003 0307 	and.w	r3, r3, #7
 800745e:	b29a      	uxth	r2, r3
 8007460:	89fb      	ldrh	r3, [r7, #14]
 8007462:	4313      	orrs	r3, r2
 8007464:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	89fa      	ldrh	r2, [r7, #14]
 800746c:	60da      	str	r2, [r3, #12]
 800746e:	e04f      	b.n	8007510 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8007470:	2301      	movs	r3, #1
 8007472:	76bb      	strb	r3, [r7, #26]
 8007474:	e04c      	b.n	8007510 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007476:	7efb      	ldrb	r3, [r7, #27]
 8007478:	2b08      	cmp	r3, #8
 800747a:	d828      	bhi.n	80074ce <UART_SetConfig+0x4b6>
 800747c:	a201      	add	r2, pc, #4	; (adr r2, 8007484 <UART_SetConfig+0x46c>)
 800747e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007482:	bf00      	nop
 8007484:	080074a9 	.word	0x080074a9
 8007488:	080074b1 	.word	0x080074b1
 800748c:	080074b9 	.word	0x080074b9
 8007490:	080074cf 	.word	0x080074cf
 8007494:	080074bf 	.word	0x080074bf
 8007498:	080074cf 	.word	0x080074cf
 800749c:	080074cf 	.word	0x080074cf
 80074a0:	080074cf 	.word	0x080074cf
 80074a4:	080074c7 	.word	0x080074c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80074a8:	f7fe fc82 	bl	8005db0 <HAL_RCC_GetPCLK1Freq>
 80074ac:	6178      	str	r0, [r7, #20]
        break;
 80074ae:	e013      	b.n	80074d8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80074b0:	f7fe fc94 	bl	8005ddc <HAL_RCC_GetPCLK2Freq>
 80074b4:	6178      	str	r0, [r7, #20]
        break;
 80074b6:	e00f      	b.n	80074d8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80074b8:	4b1b      	ldr	r3, [pc, #108]	; (8007528 <UART_SetConfig+0x510>)
 80074ba:	617b      	str	r3, [r7, #20]
        break;
 80074bc:	e00c      	b.n	80074d8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80074be:	f7fe fbdf 	bl	8005c80 <HAL_RCC_GetSysClockFreq>
 80074c2:	6178      	str	r0, [r7, #20]
        break;
 80074c4:	e008      	b.n	80074d8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80074c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80074ca:	617b      	str	r3, [r7, #20]
        break;
 80074cc:	e004      	b.n	80074d8 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 80074ce:	2300      	movs	r3, #0
 80074d0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80074d2:	2301      	movs	r3, #1
 80074d4:	76bb      	strb	r3, [r7, #26]
        break;
 80074d6:	bf00      	nop
    }

    if (pclk != 0U)
 80074d8:	697b      	ldr	r3, [r7, #20]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d018      	beq.n	8007510 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	085a      	lsrs	r2, r3, #1
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	441a      	add	r2, r3
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80074f0:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074f2:	693b      	ldr	r3, [r7, #16]
 80074f4:	2b0f      	cmp	r3, #15
 80074f6:	d909      	bls.n	800750c <UART_SetConfig+0x4f4>
 80074f8:	693b      	ldr	r3, [r7, #16]
 80074fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074fe:	d205      	bcs.n	800750c <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007500:	693b      	ldr	r3, [r7, #16]
 8007502:	b29a      	uxth	r2, r3
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	60da      	str	r2, [r3, #12]
 800750a:	e001      	b.n	8007510 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800750c:	2301      	movs	r3, #1
 800750e:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2200      	movs	r2, #0
 8007514:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2200      	movs	r2, #0
 800751a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800751c:	7ebb      	ldrb	r3, [r7, #26]
}
 800751e:	4618      	mov	r0, r3
 8007520:	3720      	adds	r7, #32
 8007522:	46bd      	mov	sp, r7
 8007524:	bdb0      	pop	{r4, r5, r7, pc}
 8007526:	bf00      	nop
 8007528:	00f42400 	.word	0x00f42400

0800752c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800752c:	b480      	push	{r7}
 800752e:	b083      	sub	sp, #12
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007538:	f003 0301 	and.w	r3, r3, #1
 800753c:	2b00      	cmp	r3, #0
 800753e:	d00a      	beq.n	8007556 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	685b      	ldr	r3, [r3, #4]
 8007546:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	430a      	orrs	r2, r1
 8007554:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800755a:	f003 0302 	and.w	r3, r3, #2
 800755e:	2b00      	cmp	r3, #0
 8007560:	d00a      	beq.n	8007578 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	685b      	ldr	r3, [r3, #4]
 8007568:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	430a      	orrs	r2, r1
 8007576:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800757c:	f003 0304 	and.w	r3, r3, #4
 8007580:	2b00      	cmp	r3, #0
 8007582:	d00a      	beq.n	800759a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	685b      	ldr	r3, [r3, #4]
 800758a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	430a      	orrs	r2, r1
 8007598:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800759e:	f003 0308 	and.w	r3, r3, #8
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d00a      	beq.n	80075bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	685b      	ldr	r3, [r3, #4]
 80075ac:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	430a      	orrs	r2, r1
 80075ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075c0:	f003 0310 	and.w	r3, r3, #16
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d00a      	beq.n	80075de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	689b      	ldr	r3, [r3, #8]
 80075ce:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	430a      	orrs	r2, r1
 80075dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075e2:	f003 0320 	and.w	r3, r3, #32
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d00a      	beq.n	8007600 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	430a      	orrs	r2, r1
 80075fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007604:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007608:	2b00      	cmp	r3, #0
 800760a:	d01a      	beq.n	8007642 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	685b      	ldr	r3, [r3, #4]
 8007612:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	430a      	orrs	r2, r1
 8007620:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007626:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800762a:	d10a      	bne.n	8007642 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	685b      	ldr	r3, [r3, #4]
 8007632:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	430a      	orrs	r2, r1
 8007640:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007646:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800764a:	2b00      	cmp	r3, #0
 800764c:	d00a      	beq.n	8007664 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	685b      	ldr	r3, [r3, #4]
 8007654:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	430a      	orrs	r2, r1
 8007662:	605a      	str	r2, [r3, #4]
  }
}
 8007664:	bf00      	nop
 8007666:	370c      	adds	r7, #12
 8007668:	46bd      	mov	sp, r7
 800766a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766e:	4770      	bx	lr

08007670 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b086      	sub	sp, #24
 8007674:	af02      	add	r7, sp, #8
 8007676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2200      	movs	r2, #0
 800767c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007680:	f7fc fb2c 	bl	8003cdc <HAL_GetTick>
 8007684:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f003 0308 	and.w	r3, r3, #8
 8007690:	2b08      	cmp	r3, #8
 8007692:	d10e      	bne.n	80076b2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007694:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007698:	9300      	str	r3, [sp, #0]
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	2200      	movs	r2, #0
 800769e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80076a2:	6878      	ldr	r0, [r7, #4]
 80076a4:	f000 f82d 	bl	8007702 <UART_WaitOnFlagUntilTimeout>
 80076a8:	4603      	mov	r3, r0
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d001      	beq.n	80076b2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80076ae:	2303      	movs	r3, #3
 80076b0:	e023      	b.n	80076fa <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f003 0304 	and.w	r3, r3, #4
 80076bc:	2b04      	cmp	r3, #4
 80076be:	d10e      	bne.n	80076de <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80076c0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80076c4:	9300      	str	r3, [sp, #0]
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2200      	movs	r2, #0
 80076ca:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f000 f817 	bl	8007702 <UART_WaitOnFlagUntilTimeout>
 80076d4:	4603      	mov	r3, r0
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d001      	beq.n	80076de <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80076da:	2303      	movs	r3, #3
 80076dc:	e00d      	b.n	80076fa <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2220      	movs	r2, #32
 80076e2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2220      	movs	r2, #32
 80076e8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2200      	movs	r2, #0
 80076ee:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2200      	movs	r2, #0
 80076f4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80076f8:	2300      	movs	r3, #0
}
 80076fa:	4618      	mov	r0, r3
 80076fc:	3710      	adds	r7, #16
 80076fe:	46bd      	mov	sp, r7
 8007700:	bd80      	pop	{r7, pc}

08007702 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007702:	b580      	push	{r7, lr}
 8007704:	b09c      	sub	sp, #112	; 0x70
 8007706:	af00      	add	r7, sp, #0
 8007708:	60f8      	str	r0, [r7, #12]
 800770a:	60b9      	str	r1, [r7, #8]
 800770c:	603b      	str	r3, [r7, #0]
 800770e:	4613      	mov	r3, r2
 8007710:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007712:	e0a5      	b.n	8007860 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007714:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007716:	f1b3 3fff 	cmp.w	r3, #4294967295
 800771a:	f000 80a1 	beq.w	8007860 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800771e:	f7fc fadd 	bl	8003cdc <HAL_GetTick>
 8007722:	4602      	mov	r2, r0
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	1ad3      	subs	r3, r2, r3
 8007728:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800772a:	429a      	cmp	r2, r3
 800772c:	d302      	bcc.n	8007734 <UART_WaitOnFlagUntilTimeout+0x32>
 800772e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007730:	2b00      	cmp	r3, #0
 8007732:	d13e      	bne.n	80077b2 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800773a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800773c:	e853 3f00 	ldrex	r3, [r3]
 8007740:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007742:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007744:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007748:	667b      	str	r3, [r7, #100]	; 0x64
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	461a      	mov	r2, r3
 8007750:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007752:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007754:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007756:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007758:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800775a:	e841 2300 	strex	r3, r2, [r1]
 800775e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007760:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007762:	2b00      	cmp	r3, #0
 8007764:	d1e6      	bne.n	8007734 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	3308      	adds	r3, #8
 800776c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800776e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007770:	e853 3f00 	ldrex	r3, [r3]
 8007774:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007778:	f023 0301 	bic.w	r3, r3, #1
 800777c:	663b      	str	r3, [r7, #96]	; 0x60
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	3308      	adds	r3, #8
 8007784:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007786:	64ba      	str	r2, [r7, #72]	; 0x48
 8007788:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800778a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800778c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800778e:	e841 2300 	strex	r3, r2, [r1]
 8007792:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007794:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007796:	2b00      	cmp	r3, #0
 8007798:	d1e5      	bne.n	8007766 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	2220      	movs	r2, #32
 800779e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	2220      	movs	r2, #32
 80077a4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2200      	movs	r2, #0
 80077aa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80077ae:	2303      	movs	r3, #3
 80077b0:	e067      	b.n	8007882 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f003 0304 	and.w	r3, r3, #4
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d04f      	beq.n	8007860 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	69db      	ldr	r3, [r3, #28]
 80077c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80077ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80077ce:	d147      	bne.n	8007860 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80077d8:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077e2:	e853 3f00 	ldrex	r3, [r3]
 80077e6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80077e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ea:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80077ee:	66fb      	str	r3, [r7, #108]	; 0x6c
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	461a      	mov	r2, r3
 80077f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077f8:	637b      	str	r3, [r7, #52]	; 0x34
 80077fa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077fc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80077fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007800:	e841 2300 	strex	r3, r2, [r1]
 8007804:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007808:	2b00      	cmp	r3, #0
 800780a:	d1e6      	bne.n	80077da <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	3308      	adds	r3, #8
 8007812:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	e853 3f00 	ldrex	r3, [r3]
 800781a:	613b      	str	r3, [r7, #16]
   return(result);
 800781c:	693b      	ldr	r3, [r7, #16]
 800781e:	f023 0301 	bic.w	r3, r3, #1
 8007822:	66bb      	str	r3, [r7, #104]	; 0x68
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	3308      	adds	r3, #8
 800782a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800782c:	623a      	str	r2, [r7, #32]
 800782e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007830:	69f9      	ldr	r1, [r7, #28]
 8007832:	6a3a      	ldr	r2, [r7, #32]
 8007834:	e841 2300 	strex	r3, r2, [r1]
 8007838:	61bb      	str	r3, [r7, #24]
   return(result);
 800783a:	69bb      	ldr	r3, [r7, #24]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d1e5      	bne.n	800780c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	2220      	movs	r2, #32
 8007844:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	2220      	movs	r2, #32
 800784a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	2220      	movs	r2, #32
 8007850:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2200      	movs	r2, #0
 8007858:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800785c:	2303      	movs	r3, #3
 800785e:	e010      	b.n	8007882 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	69da      	ldr	r2, [r3, #28]
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	4013      	ands	r3, r2
 800786a:	68ba      	ldr	r2, [r7, #8]
 800786c:	429a      	cmp	r2, r3
 800786e:	bf0c      	ite	eq
 8007870:	2301      	moveq	r3, #1
 8007872:	2300      	movne	r3, #0
 8007874:	b2db      	uxtb	r3, r3
 8007876:	461a      	mov	r2, r3
 8007878:	79fb      	ldrb	r3, [r7, #7]
 800787a:	429a      	cmp	r2, r3
 800787c:	f43f af4a 	beq.w	8007714 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007880:	2300      	movs	r3, #0
}
 8007882:	4618      	mov	r0, r3
 8007884:	3770      	adds	r7, #112	; 0x70
 8007886:	46bd      	mov	sp, r7
 8007888:	bd80      	pop	{r7, pc}

0800788a <__cxa_pure_virtual>:
 800788a:	b508      	push	{r3, lr}
 800788c:	f000 f80c 	bl	80078a8 <_ZSt9terminatev>

08007890 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8007890:	b508      	push	{r3, lr}
 8007892:	4780      	blx	r0
 8007894:	f000 f80d 	bl	80078b2 <abort>

08007898 <_ZSt13get_terminatev>:
 8007898:	4b02      	ldr	r3, [pc, #8]	; (80078a4 <_ZSt13get_terminatev+0xc>)
 800789a:	6818      	ldr	r0, [r3, #0]
 800789c:	f3bf 8f5b 	dmb	ish
 80078a0:	4770      	bx	lr
 80078a2:	bf00      	nop
 80078a4:	20000014 	.word	0x20000014

080078a8 <_ZSt9terminatev>:
 80078a8:	b508      	push	{r3, lr}
 80078aa:	f7ff fff5 	bl	8007898 <_ZSt13get_terminatev>
 80078ae:	f7ff ffef 	bl	8007890 <_ZN10__cxxabiv111__terminateEPFvvE>

080078b2 <abort>:
 80078b2:	b508      	push	{r3, lr}
 80078b4:	2006      	movs	r0, #6
 80078b6:	f000 fd55 	bl	8008364 <raise>
 80078ba:	2001      	movs	r0, #1
 80078bc:	f7fb fe3a 	bl	8003534 <_exit>

080078c0 <__errno>:
 80078c0:	4b01      	ldr	r3, [pc, #4]	; (80078c8 <__errno+0x8>)
 80078c2:	6818      	ldr	r0, [r3, #0]
 80078c4:	4770      	bx	lr
 80078c6:	bf00      	nop
 80078c8:	20000018 	.word	0x20000018

080078cc <__libc_init_array>:
 80078cc:	b570      	push	{r4, r5, r6, lr}
 80078ce:	4d0d      	ldr	r5, [pc, #52]	; (8007904 <__libc_init_array+0x38>)
 80078d0:	4c0d      	ldr	r4, [pc, #52]	; (8007908 <__libc_init_array+0x3c>)
 80078d2:	1b64      	subs	r4, r4, r5
 80078d4:	10a4      	asrs	r4, r4, #2
 80078d6:	2600      	movs	r6, #0
 80078d8:	42a6      	cmp	r6, r4
 80078da:	d109      	bne.n	80078f0 <__libc_init_array+0x24>
 80078dc:	4d0b      	ldr	r5, [pc, #44]	; (800790c <__libc_init_array+0x40>)
 80078de:	4c0c      	ldr	r4, [pc, #48]	; (8007910 <__libc_init_array+0x44>)
 80078e0:	f002 ff3e 	bl	800a760 <_init>
 80078e4:	1b64      	subs	r4, r4, r5
 80078e6:	10a4      	asrs	r4, r4, #2
 80078e8:	2600      	movs	r6, #0
 80078ea:	42a6      	cmp	r6, r4
 80078ec:	d105      	bne.n	80078fa <__libc_init_array+0x2e>
 80078ee:	bd70      	pop	{r4, r5, r6, pc}
 80078f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80078f4:	4798      	blx	r3
 80078f6:	3601      	adds	r6, #1
 80078f8:	e7ee      	b.n	80078d8 <__libc_init_array+0xc>
 80078fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80078fe:	4798      	blx	r3
 8007900:	3601      	adds	r6, #1
 8007902:	e7f2      	b.n	80078ea <__libc_init_array+0x1e>
 8007904:	0800ba54 	.word	0x0800ba54
 8007908:	0800ba54 	.word	0x0800ba54
 800790c:	0800ba54 	.word	0x0800ba54
 8007910:	0800ba58 	.word	0x0800ba58

08007914 <memset>:
 8007914:	4402      	add	r2, r0
 8007916:	4603      	mov	r3, r0
 8007918:	4293      	cmp	r3, r2
 800791a:	d100      	bne.n	800791e <memset+0xa>
 800791c:	4770      	bx	lr
 800791e:	f803 1b01 	strb.w	r1, [r3], #1
 8007922:	e7f9      	b.n	8007918 <memset+0x4>

08007924 <__cvt>:
 8007924:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007928:	ec55 4b10 	vmov	r4, r5, d0
 800792c:	2d00      	cmp	r5, #0
 800792e:	460e      	mov	r6, r1
 8007930:	4619      	mov	r1, r3
 8007932:	462b      	mov	r3, r5
 8007934:	bfbb      	ittet	lt
 8007936:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800793a:	461d      	movlt	r5, r3
 800793c:	2300      	movge	r3, #0
 800793e:	232d      	movlt	r3, #45	; 0x2d
 8007940:	700b      	strb	r3, [r1, #0]
 8007942:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007944:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007948:	4691      	mov	r9, r2
 800794a:	f023 0820 	bic.w	r8, r3, #32
 800794e:	bfbc      	itt	lt
 8007950:	4622      	movlt	r2, r4
 8007952:	4614      	movlt	r4, r2
 8007954:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007958:	d005      	beq.n	8007966 <__cvt+0x42>
 800795a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800795e:	d100      	bne.n	8007962 <__cvt+0x3e>
 8007960:	3601      	adds	r6, #1
 8007962:	2102      	movs	r1, #2
 8007964:	e000      	b.n	8007968 <__cvt+0x44>
 8007966:	2103      	movs	r1, #3
 8007968:	ab03      	add	r3, sp, #12
 800796a:	9301      	str	r3, [sp, #4]
 800796c:	ab02      	add	r3, sp, #8
 800796e:	9300      	str	r3, [sp, #0]
 8007970:	ec45 4b10 	vmov	d0, r4, r5
 8007974:	4653      	mov	r3, sl
 8007976:	4632      	mov	r2, r6
 8007978:	f000 fe7e 	bl	8008678 <_dtoa_r>
 800797c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007980:	4607      	mov	r7, r0
 8007982:	d102      	bne.n	800798a <__cvt+0x66>
 8007984:	f019 0f01 	tst.w	r9, #1
 8007988:	d022      	beq.n	80079d0 <__cvt+0xac>
 800798a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800798e:	eb07 0906 	add.w	r9, r7, r6
 8007992:	d110      	bne.n	80079b6 <__cvt+0x92>
 8007994:	783b      	ldrb	r3, [r7, #0]
 8007996:	2b30      	cmp	r3, #48	; 0x30
 8007998:	d10a      	bne.n	80079b0 <__cvt+0x8c>
 800799a:	2200      	movs	r2, #0
 800799c:	2300      	movs	r3, #0
 800799e:	4620      	mov	r0, r4
 80079a0:	4629      	mov	r1, r5
 80079a2:	f7f9 f891 	bl	8000ac8 <__aeabi_dcmpeq>
 80079a6:	b918      	cbnz	r0, 80079b0 <__cvt+0x8c>
 80079a8:	f1c6 0601 	rsb	r6, r6, #1
 80079ac:	f8ca 6000 	str.w	r6, [sl]
 80079b0:	f8da 3000 	ldr.w	r3, [sl]
 80079b4:	4499      	add	r9, r3
 80079b6:	2200      	movs	r2, #0
 80079b8:	2300      	movs	r3, #0
 80079ba:	4620      	mov	r0, r4
 80079bc:	4629      	mov	r1, r5
 80079be:	f7f9 f883 	bl	8000ac8 <__aeabi_dcmpeq>
 80079c2:	b108      	cbz	r0, 80079c8 <__cvt+0xa4>
 80079c4:	f8cd 900c 	str.w	r9, [sp, #12]
 80079c8:	2230      	movs	r2, #48	; 0x30
 80079ca:	9b03      	ldr	r3, [sp, #12]
 80079cc:	454b      	cmp	r3, r9
 80079ce:	d307      	bcc.n	80079e0 <__cvt+0xbc>
 80079d0:	9b03      	ldr	r3, [sp, #12]
 80079d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80079d4:	1bdb      	subs	r3, r3, r7
 80079d6:	4638      	mov	r0, r7
 80079d8:	6013      	str	r3, [r2, #0]
 80079da:	b004      	add	sp, #16
 80079dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079e0:	1c59      	adds	r1, r3, #1
 80079e2:	9103      	str	r1, [sp, #12]
 80079e4:	701a      	strb	r2, [r3, #0]
 80079e6:	e7f0      	b.n	80079ca <__cvt+0xa6>

080079e8 <__exponent>:
 80079e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80079ea:	4603      	mov	r3, r0
 80079ec:	2900      	cmp	r1, #0
 80079ee:	bfb8      	it	lt
 80079f0:	4249      	neglt	r1, r1
 80079f2:	f803 2b02 	strb.w	r2, [r3], #2
 80079f6:	bfb4      	ite	lt
 80079f8:	222d      	movlt	r2, #45	; 0x2d
 80079fa:	222b      	movge	r2, #43	; 0x2b
 80079fc:	2909      	cmp	r1, #9
 80079fe:	7042      	strb	r2, [r0, #1]
 8007a00:	dd2a      	ble.n	8007a58 <__exponent+0x70>
 8007a02:	f10d 0407 	add.w	r4, sp, #7
 8007a06:	46a4      	mov	ip, r4
 8007a08:	270a      	movs	r7, #10
 8007a0a:	46a6      	mov	lr, r4
 8007a0c:	460a      	mov	r2, r1
 8007a0e:	fb91 f6f7 	sdiv	r6, r1, r7
 8007a12:	fb07 1516 	mls	r5, r7, r6, r1
 8007a16:	3530      	adds	r5, #48	; 0x30
 8007a18:	2a63      	cmp	r2, #99	; 0x63
 8007a1a:	f104 34ff 	add.w	r4, r4, #4294967295
 8007a1e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007a22:	4631      	mov	r1, r6
 8007a24:	dcf1      	bgt.n	8007a0a <__exponent+0x22>
 8007a26:	3130      	adds	r1, #48	; 0x30
 8007a28:	f1ae 0502 	sub.w	r5, lr, #2
 8007a2c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007a30:	1c44      	adds	r4, r0, #1
 8007a32:	4629      	mov	r1, r5
 8007a34:	4561      	cmp	r1, ip
 8007a36:	d30a      	bcc.n	8007a4e <__exponent+0x66>
 8007a38:	f10d 0209 	add.w	r2, sp, #9
 8007a3c:	eba2 020e 	sub.w	r2, r2, lr
 8007a40:	4565      	cmp	r5, ip
 8007a42:	bf88      	it	hi
 8007a44:	2200      	movhi	r2, #0
 8007a46:	4413      	add	r3, r2
 8007a48:	1a18      	subs	r0, r3, r0
 8007a4a:	b003      	add	sp, #12
 8007a4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a52:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007a56:	e7ed      	b.n	8007a34 <__exponent+0x4c>
 8007a58:	2330      	movs	r3, #48	; 0x30
 8007a5a:	3130      	adds	r1, #48	; 0x30
 8007a5c:	7083      	strb	r3, [r0, #2]
 8007a5e:	70c1      	strb	r1, [r0, #3]
 8007a60:	1d03      	adds	r3, r0, #4
 8007a62:	e7f1      	b.n	8007a48 <__exponent+0x60>

08007a64 <_printf_float>:
 8007a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a68:	ed2d 8b02 	vpush	{d8}
 8007a6c:	b08d      	sub	sp, #52	; 0x34
 8007a6e:	460c      	mov	r4, r1
 8007a70:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007a74:	4616      	mov	r6, r2
 8007a76:	461f      	mov	r7, r3
 8007a78:	4605      	mov	r5, r0
 8007a7a:	f001 fda1 	bl	80095c0 <_localeconv_r>
 8007a7e:	f8d0 a000 	ldr.w	sl, [r0]
 8007a82:	4650      	mov	r0, sl
 8007a84:	f7f8 fba4 	bl	80001d0 <strlen>
 8007a88:	2300      	movs	r3, #0
 8007a8a:	930a      	str	r3, [sp, #40]	; 0x28
 8007a8c:	6823      	ldr	r3, [r4, #0]
 8007a8e:	9305      	str	r3, [sp, #20]
 8007a90:	f8d8 3000 	ldr.w	r3, [r8]
 8007a94:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007a98:	3307      	adds	r3, #7
 8007a9a:	f023 0307 	bic.w	r3, r3, #7
 8007a9e:	f103 0208 	add.w	r2, r3, #8
 8007aa2:	f8c8 2000 	str.w	r2, [r8]
 8007aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aaa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007aae:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007ab2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007ab6:	9307      	str	r3, [sp, #28]
 8007ab8:	f8cd 8018 	str.w	r8, [sp, #24]
 8007abc:	ee08 0a10 	vmov	s16, r0
 8007ac0:	4b9f      	ldr	r3, [pc, #636]	; (8007d40 <_printf_float+0x2dc>)
 8007ac2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ac6:	f04f 32ff 	mov.w	r2, #4294967295
 8007aca:	f7f9 f82f 	bl	8000b2c <__aeabi_dcmpun>
 8007ace:	bb88      	cbnz	r0, 8007b34 <_printf_float+0xd0>
 8007ad0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ad4:	4b9a      	ldr	r3, [pc, #616]	; (8007d40 <_printf_float+0x2dc>)
 8007ad6:	f04f 32ff 	mov.w	r2, #4294967295
 8007ada:	f7f9 f809 	bl	8000af0 <__aeabi_dcmple>
 8007ade:	bb48      	cbnz	r0, 8007b34 <_printf_float+0xd0>
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	4640      	mov	r0, r8
 8007ae6:	4649      	mov	r1, r9
 8007ae8:	f7f8 fff8 	bl	8000adc <__aeabi_dcmplt>
 8007aec:	b110      	cbz	r0, 8007af4 <_printf_float+0x90>
 8007aee:	232d      	movs	r3, #45	; 0x2d
 8007af0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007af4:	4b93      	ldr	r3, [pc, #588]	; (8007d44 <_printf_float+0x2e0>)
 8007af6:	4894      	ldr	r0, [pc, #592]	; (8007d48 <_printf_float+0x2e4>)
 8007af8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007afc:	bf94      	ite	ls
 8007afe:	4698      	movls	r8, r3
 8007b00:	4680      	movhi	r8, r0
 8007b02:	2303      	movs	r3, #3
 8007b04:	6123      	str	r3, [r4, #16]
 8007b06:	9b05      	ldr	r3, [sp, #20]
 8007b08:	f023 0204 	bic.w	r2, r3, #4
 8007b0c:	6022      	str	r2, [r4, #0]
 8007b0e:	f04f 0900 	mov.w	r9, #0
 8007b12:	9700      	str	r7, [sp, #0]
 8007b14:	4633      	mov	r3, r6
 8007b16:	aa0b      	add	r2, sp, #44	; 0x2c
 8007b18:	4621      	mov	r1, r4
 8007b1a:	4628      	mov	r0, r5
 8007b1c:	f000 f9d8 	bl	8007ed0 <_printf_common>
 8007b20:	3001      	adds	r0, #1
 8007b22:	f040 8090 	bne.w	8007c46 <_printf_float+0x1e2>
 8007b26:	f04f 30ff 	mov.w	r0, #4294967295
 8007b2a:	b00d      	add	sp, #52	; 0x34
 8007b2c:	ecbd 8b02 	vpop	{d8}
 8007b30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b34:	4642      	mov	r2, r8
 8007b36:	464b      	mov	r3, r9
 8007b38:	4640      	mov	r0, r8
 8007b3a:	4649      	mov	r1, r9
 8007b3c:	f7f8 fff6 	bl	8000b2c <__aeabi_dcmpun>
 8007b40:	b140      	cbz	r0, 8007b54 <_printf_float+0xf0>
 8007b42:	464b      	mov	r3, r9
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	bfbc      	itt	lt
 8007b48:	232d      	movlt	r3, #45	; 0x2d
 8007b4a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007b4e:	487f      	ldr	r0, [pc, #508]	; (8007d4c <_printf_float+0x2e8>)
 8007b50:	4b7f      	ldr	r3, [pc, #508]	; (8007d50 <_printf_float+0x2ec>)
 8007b52:	e7d1      	b.n	8007af8 <_printf_float+0x94>
 8007b54:	6863      	ldr	r3, [r4, #4]
 8007b56:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007b5a:	9206      	str	r2, [sp, #24]
 8007b5c:	1c5a      	adds	r2, r3, #1
 8007b5e:	d13f      	bne.n	8007be0 <_printf_float+0x17c>
 8007b60:	2306      	movs	r3, #6
 8007b62:	6063      	str	r3, [r4, #4]
 8007b64:	9b05      	ldr	r3, [sp, #20]
 8007b66:	6861      	ldr	r1, [r4, #4]
 8007b68:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	9303      	str	r3, [sp, #12]
 8007b70:	ab0a      	add	r3, sp, #40	; 0x28
 8007b72:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007b76:	ab09      	add	r3, sp, #36	; 0x24
 8007b78:	ec49 8b10 	vmov	d0, r8, r9
 8007b7c:	9300      	str	r3, [sp, #0]
 8007b7e:	6022      	str	r2, [r4, #0]
 8007b80:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007b84:	4628      	mov	r0, r5
 8007b86:	f7ff fecd 	bl	8007924 <__cvt>
 8007b8a:	9b06      	ldr	r3, [sp, #24]
 8007b8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b8e:	2b47      	cmp	r3, #71	; 0x47
 8007b90:	4680      	mov	r8, r0
 8007b92:	d108      	bne.n	8007ba6 <_printf_float+0x142>
 8007b94:	1cc8      	adds	r0, r1, #3
 8007b96:	db02      	blt.n	8007b9e <_printf_float+0x13a>
 8007b98:	6863      	ldr	r3, [r4, #4]
 8007b9a:	4299      	cmp	r1, r3
 8007b9c:	dd41      	ble.n	8007c22 <_printf_float+0x1be>
 8007b9e:	f1ab 0b02 	sub.w	fp, fp, #2
 8007ba2:	fa5f fb8b 	uxtb.w	fp, fp
 8007ba6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007baa:	d820      	bhi.n	8007bee <_printf_float+0x18a>
 8007bac:	3901      	subs	r1, #1
 8007bae:	465a      	mov	r2, fp
 8007bb0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007bb4:	9109      	str	r1, [sp, #36]	; 0x24
 8007bb6:	f7ff ff17 	bl	80079e8 <__exponent>
 8007bba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bbc:	1813      	adds	r3, r2, r0
 8007bbe:	2a01      	cmp	r2, #1
 8007bc0:	4681      	mov	r9, r0
 8007bc2:	6123      	str	r3, [r4, #16]
 8007bc4:	dc02      	bgt.n	8007bcc <_printf_float+0x168>
 8007bc6:	6822      	ldr	r2, [r4, #0]
 8007bc8:	07d2      	lsls	r2, r2, #31
 8007bca:	d501      	bpl.n	8007bd0 <_printf_float+0x16c>
 8007bcc:	3301      	adds	r3, #1
 8007bce:	6123      	str	r3, [r4, #16]
 8007bd0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d09c      	beq.n	8007b12 <_printf_float+0xae>
 8007bd8:	232d      	movs	r3, #45	; 0x2d
 8007bda:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007bde:	e798      	b.n	8007b12 <_printf_float+0xae>
 8007be0:	9a06      	ldr	r2, [sp, #24]
 8007be2:	2a47      	cmp	r2, #71	; 0x47
 8007be4:	d1be      	bne.n	8007b64 <_printf_float+0x100>
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d1bc      	bne.n	8007b64 <_printf_float+0x100>
 8007bea:	2301      	movs	r3, #1
 8007bec:	e7b9      	b.n	8007b62 <_printf_float+0xfe>
 8007bee:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007bf2:	d118      	bne.n	8007c26 <_printf_float+0x1c2>
 8007bf4:	2900      	cmp	r1, #0
 8007bf6:	6863      	ldr	r3, [r4, #4]
 8007bf8:	dd0b      	ble.n	8007c12 <_printf_float+0x1ae>
 8007bfa:	6121      	str	r1, [r4, #16]
 8007bfc:	b913      	cbnz	r3, 8007c04 <_printf_float+0x1a0>
 8007bfe:	6822      	ldr	r2, [r4, #0]
 8007c00:	07d0      	lsls	r0, r2, #31
 8007c02:	d502      	bpl.n	8007c0a <_printf_float+0x1a6>
 8007c04:	3301      	adds	r3, #1
 8007c06:	440b      	add	r3, r1
 8007c08:	6123      	str	r3, [r4, #16]
 8007c0a:	65a1      	str	r1, [r4, #88]	; 0x58
 8007c0c:	f04f 0900 	mov.w	r9, #0
 8007c10:	e7de      	b.n	8007bd0 <_printf_float+0x16c>
 8007c12:	b913      	cbnz	r3, 8007c1a <_printf_float+0x1b6>
 8007c14:	6822      	ldr	r2, [r4, #0]
 8007c16:	07d2      	lsls	r2, r2, #31
 8007c18:	d501      	bpl.n	8007c1e <_printf_float+0x1ba>
 8007c1a:	3302      	adds	r3, #2
 8007c1c:	e7f4      	b.n	8007c08 <_printf_float+0x1a4>
 8007c1e:	2301      	movs	r3, #1
 8007c20:	e7f2      	b.n	8007c08 <_printf_float+0x1a4>
 8007c22:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007c26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c28:	4299      	cmp	r1, r3
 8007c2a:	db05      	blt.n	8007c38 <_printf_float+0x1d4>
 8007c2c:	6823      	ldr	r3, [r4, #0]
 8007c2e:	6121      	str	r1, [r4, #16]
 8007c30:	07d8      	lsls	r0, r3, #31
 8007c32:	d5ea      	bpl.n	8007c0a <_printf_float+0x1a6>
 8007c34:	1c4b      	adds	r3, r1, #1
 8007c36:	e7e7      	b.n	8007c08 <_printf_float+0x1a4>
 8007c38:	2900      	cmp	r1, #0
 8007c3a:	bfd4      	ite	le
 8007c3c:	f1c1 0202 	rsble	r2, r1, #2
 8007c40:	2201      	movgt	r2, #1
 8007c42:	4413      	add	r3, r2
 8007c44:	e7e0      	b.n	8007c08 <_printf_float+0x1a4>
 8007c46:	6823      	ldr	r3, [r4, #0]
 8007c48:	055a      	lsls	r2, r3, #21
 8007c4a:	d407      	bmi.n	8007c5c <_printf_float+0x1f8>
 8007c4c:	6923      	ldr	r3, [r4, #16]
 8007c4e:	4642      	mov	r2, r8
 8007c50:	4631      	mov	r1, r6
 8007c52:	4628      	mov	r0, r5
 8007c54:	47b8      	blx	r7
 8007c56:	3001      	adds	r0, #1
 8007c58:	d12c      	bne.n	8007cb4 <_printf_float+0x250>
 8007c5a:	e764      	b.n	8007b26 <_printf_float+0xc2>
 8007c5c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007c60:	f240 80e0 	bls.w	8007e24 <_printf_float+0x3c0>
 8007c64:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007c68:	2200      	movs	r2, #0
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	f7f8 ff2c 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c70:	2800      	cmp	r0, #0
 8007c72:	d034      	beq.n	8007cde <_printf_float+0x27a>
 8007c74:	4a37      	ldr	r2, [pc, #220]	; (8007d54 <_printf_float+0x2f0>)
 8007c76:	2301      	movs	r3, #1
 8007c78:	4631      	mov	r1, r6
 8007c7a:	4628      	mov	r0, r5
 8007c7c:	47b8      	blx	r7
 8007c7e:	3001      	adds	r0, #1
 8007c80:	f43f af51 	beq.w	8007b26 <_printf_float+0xc2>
 8007c84:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c88:	429a      	cmp	r2, r3
 8007c8a:	db02      	blt.n	8007c92 <_printf_float+0x22e>
 8007c8c:	6823      	ldr	r3, [r4, #0]
 8007c8e:	07d8      	lsls	r0, r3, #31
 8007c90:	d510      	bpl.n	8007cb4 <_printf_float+0x250>
 8007c92:	ee18 3a10 	vmov	r3, s16
 8007c96:	4652      	mov	r2, sl
 8007c98:	4631      	mov	r1, r6
 8007c9a:	4628      	mov	r0, r5
 8007c9c:	47b8      	blx	r7
 8007c9e:	3001      	adds	r0, #1
 8007ca0:	f43f af41 	beq.w	8007b26 <_printf_float+0xc2>
 8007ca4:	f04f 0800 	mov.w	r8, #0
 8007ca8:	f104 091a 	add.w	r9, r4, #26
 8007cac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cae:	3b01      	subs	r3, #1
 8007cb0:	4543      	cmp	r3, r8
 8007cb2:	dc09      	bgt.n	8007cc8 <_printf_float+0x264>
 8007cb4:	6823      	ldr	r3, [r4, #0]
 8007cb6:	079b      	lsls	r3, r3, #30
 8007cb8:	f100 8105 	bmi.w	8007ec6 <_printf_float+0x462>
 8007cbc:	68e0      	ldr	r0, [r4, #12]
 8007cbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cc0:	4298      	cmp	r0, r3
 8007cc2:	bfb8      	it	lt
 8007cc4:	4618      	movlt	r0, r3
 8007cc6:	e730      	b.n	8007b2a <_printf_float+0xc6>
 8007cc8:	2301      	movs	r3, #1
 8007cca:	464a      	mov	r2, r9
 8007ccc:	4631      	mov	r1, r6
 8007cce:	4628      	mov	r0, r5
 8007cd0:	47b8      	blx	r7
 8007cd2:	3001      	adds	r0, #1
 8007cd4:	f43f af27 	beq.w	8007b26 <_printf_float+0xc2>
 8007cd8:	f108 0801 	add.w	r8, r8, #1
 8007cdc:	e7e6      	b.n	8007cac <_printf_float+0x248>
 8007cde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	dc39      	bgt.n	8007d58 <_printf_float+0x2f4>
 8007ce4:	4a1b      	ldr	r2, [pc, #108]	; (8007d54 <_printf_float+0x2f0>)
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	4631      	mov	r1, r6
 8007cea:	4628      	mov	r0, r5
 8007cec:	47b8      	blx	r7
 8007cee:	3001      	adds	r0, #1
 8007cf0:	f43f af19 	beq.w	8007b26 <_printf_float+0xc2>
 8007cf4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007cf8:	4313      	orrs	r3, r2
 8007cfa:	d102      	bne.n	8007d02 <_printf_float+0x29e>
 8007cfc:	6823      	ldr	r3, [r4, #0]
 8007cfe:	07d9      	lsls	r1, r3, #31
 8007d00:	d5d8      	bpl.n	8007cb4 <_printf_float+0x250>
 8007d02:	ee18 3a10 	vmov	r3, s16
 8007d06:	4652      	mov	r2, sl
 8007d08:	4631      	mov	r1, r6
 8007d0a:	4628      	mov	r0, r5
 8007d0c:	47b8      	blx	r7
 8007d0e:	3001      	adds	r0, #1
 8007d10:	f43f af09 	beq.w	8007b26 <_printf_float+0xc2>
 8007d14:	f04f 0900 	mov.w	r9, #0
 8007d18:	f104 0a1a 	add.w	sl, r4, #26
 8007d1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d1e:	425b      	negs	r3, r3
 8007d20:	454b      	cmp	r3, r9
 8007d22:	dc01      	bgt.n	8007d28 <_printf_float+0x2c4>
 8007d24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d26:	e792      	b.n	8007c4e <_printf_float+0x1ea>
 8007d28:	2301      	movs	r3, #1
 8007d2a:	4652      	mov	r2, sl
 8007d2c:	4631      	mov	r1, r6
 8007d2e:	4628      	mov	r0, r5
 8007d30:	47b8      	blx	r7
 8007d32:	3001      	adds	r0, #1
 8007d34:	f43f aef7 	beq.w	8007b26 <_printf_float+0xc2>
 8007d38:	f109 0901 	add.w	r9, r9, #1
 8007d3c:	e7ee      	b.n	8007d1c <_printf_float+0x2b8>
 8007d3e:	bf00      	nop
 8007d40:	7fefffff 	.word	0x7fefffff
 8007d44:	0800b66c 	.word	0x0800b66c
 8007d48:	0800b670 	.word	0x0800b670
 8007d4c:	0800b678 	.word	0x0800b678
 8007d50:	0800b674 	.word	0x0800b674
 8007d54:	0800b67c 	.word	0x0800b67c
 8007d58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d5a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007d5c:	429a      	cmp	r2, r3
 8007d5e:	bfa8      	it	ge
 8007d60:	461a      	movge	r2, r3
 8007d62:	2a00      	cmp	r2, #0
 8007d64:	4691      	mov	r9, r2
 8007d66:	dc37      	bgt.n	8007dd8 <_printf_float+0x374>
 8007d68:	f04f 0b00 	mov.w	fp, #0
 8007d6c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007d70:	f104 021a 	add.w	r2, r4, #26
 8007d74:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007d76:	9305      	str	r3, [sp, #20]
 8007d78:	eba3 0309 	sub.w	r3, r3, r9
 8007d7c:	455b      	cmp	r3, fp
 8007d7e:	dc33      	bgt.n	8007de8 <_printf_float+0x384>
 8007d80:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007d84:	429a      	cmp	r2, r3
 8007d86:	db3b      	blt.n	8007e00 <_printf_float+0x39c>
 8007d88:	6823      	ldr	r3, [r4, #0]
 8007d8a:	07da      	lsls	r2, r3, #31
 8007d8c:	d438      	bmi.n	8007e00 <_printf_float+0x39c>
 8007d8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d90:	9b05      	ldr	r3, [sp, #20]
 8007d92:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d94:	1ad3      	subs	r3, r2, r3
 8007d96:	eba2 0901 	sub.w	r9, r2, r1
 8007d9a:	4599      	cmp	r9, r3
 8007d9c:	bfa8      	it	ge
 8007d9e:	4699      	movge	r9, r3
 8007da0:	f1b9 0f00 	cmp.w	r9, #0
 8007da4:	dc35      	bgt.n	8007e12 <_printf_float+0x3ae>
 8007da6:	f04f 0800 	mov.w	r8, #0
 8007daa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007dae:	f104 0a1a 	add.w	sl, r4, #26
 8007db2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007db6:	1a9b      	subs	r3, r3, r2
 8007db8:	eba3 0309 	sub.w	r3, r3, r9
 8007dbc:	4543      	cmp	r3, r8
 8007dbe:	f77f af79 	ble.w	8007cb4 <_printf_float+0x250>
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	4652      	mov	r2, sl
 8007dc6:	4631      	mov	r1, r6
 8007dc8:	4628      	mov	r0, r5
 8007dca:	47b8      	blx	r7
 8007dcc:	3001      	adds	r0, #1
 8007dce:	f43f aeaa 	beq.w	8007b26 <_printf_float+0xc2>
 8007dd2:	f108 0801 	add.w	r8, r8, #1
 8007dd6:	e7ec      	b.n	8007db2 <_printf_float+0x34e>
 8007dd8:	4613      	mov	r3, r2
 8007dda:	4631      	mov	r1, r6
 8007ddc:	4642      	mov	r2, r8
 8007dde:	4628      	mov	r0, r5
 8007de0:	47b8      	blx	r7
 8007de2:	3001      	adds	r0, #1
 8007de4:	d1c0      	bne.n	8007d68 <_printf_float+0x304>
 8007de6:	e69e      	b.n	8007b26 <_printf_float+0xc2>
 8007de8:	2301      	movs	r3, #1
 8007dea:	4631      	mov	r1, r6
 8007dec:	4628      	mov	r0, r5
 8007dee:	9205      	str	r2, [sp, #20]
 8007df0:	47b8      	blx	r7
 8007df2:	3001      	adds	r0, #1
 8007df4:	f43f ae97 	beq.w	8007b26 <_printf_float+0xc2>
 8007df8:	9a05      	ldr	r2, [sp, #20]
 8007dfa:	f10b 0b01 	add.w	fp, fp, #1
 8007dfe:	e7b9      	b.n	8007d74 <_printf_float+0x310>
 8007e00:	ee18 3a10 	vmov	r3, s16
 8007e04:	4652      	mov	r2, sl
 8007e06:	4631      	mov	r1, r6
 8007e08:	4628      	mov	r0, r5
 8007e0a:	47b8      	blx	r7
 8007e0c:	3001      	adds	r0, #1
 8007e0e:	d1be      	bne.n	8007d8e <_printf_float+0x32a>
 8007e10:	e689      	b.n	8007b26 <_printf_float+0xc2>
 8007e12:	9a05      	ldr	r2, [sp, #20]
 8007e14:	464b      	mov	r3, r9
 8007e16:	4442      	add	r2, r8
 8007e18:	4631      	mov	r1, r6
 8007e1a:	4628      	mov	r0, r5
 8007e1c:	47b8      	blx	r7
 8007e1e:	3001      	adds	r0, #1
 8007e20:	d1c1      	bne.n	8007da6 <_printf_float+0x342>
 8007e22:	e680      	b.n	8007b26 <_printf_float+0xc2>
 8007e24:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e26:	2a01      	cmp	r2, #1
 8007e28:	dc01      	bgt.n	8007e2e <_printf_float+0x3ca>
 8007e2a:	07db      	lsls	r3, r3, #31
 8007e2c:	d538      	bpl.n	8007ea0 <_printf_float+0x43c>
 8007e2e:	2301      	movs	r3, #1
 8007e30:	4642      	mov	r2, r8
 8007e32:	4631      	mov	r1, r6
 8007e34:	4628      	mov	r0, r5
 8007e36:	47b8      	blx	r7
 8007e38:	3001      	adds	r0, #1
 8007e3a:	f43f ae74 	beq.w	8007b26 <_printf_float+0xc2>
 8007e3e:	ee18 3a10 	vmov	r3, s16
 8007e42:	4652      	mov	r2, sl
 8007e44:	4631      	mov	r1, r6
 8007e46:	4628      	mov	r0, r5
 8007e48:	47b8      	blx	r7
 8007e4a:	3001      	adds	r0, #1
 8007e4c:	f43f ae6b 	beq.w	8007b26 <_printf_float+0xc2>
 8007e50:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007e54:	2200      	movs	r2, #0
 8007e56:	2300      	movs	r3, #0
 8007e58:	f7f8 fe36 	bl	8000ac8 <__aeabi_dcmpeq>
 8007e5c:	b9d8      	cbnz	r0, 8007e96 <_printf_float+0x432>
 8007e5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e60:	f108 0201 	add.w	r2, r8, #1
 8007e64:	3b01      	subs	r3, #1
 8007e66:	4631      	mov	r1, r6
 8007e68:	4628      	mov	r0, r5
 8007e6a:	47b8      	blx	r7
 8007e6c:	3001      	adds	r0, #1
 8007e6e:	d10e      	bne.n	8007e8e <_printf_float+0x42a>
 8007e70:	e659      	b.n	8007b26 <_printf_float+0xc2>
 8007e72:	2301      	movs	r3, #1
 8007e74:	4652      	mov	r2, sl
 8007e76:	4631      	mov	r1, r6
 8007e78:	4628      	mov	r0, r5
 8007e7a:	47b8      	blx	r7
 8007e7c:	3001      	adds	r0, #1
 8007e7e:	f43f ae52 	beq.w	8007b26 <_printf_float+0xc2>
 8007e82:	f108 0801 	add.w	r8, r8, #1
 8007e86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e88:	3b01      	subs	r3, #1
 8007e8a:	4543      	cmp	r3, r8
 8007e8c:	dcf1      	bgt.n	8007e72 <_printf_float+0x40e>
 8007e8e:	464b      	mov	r3, r9
 8007e90:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007e94:	e6dc      	b.n	8007c50 <_printf_float+0x1ec>
 8007e96:	f04f 0800 	mov.w	r8, #0
 8007e9a:	f104 0a1a 	add.w	sl, r4, #26
 8007e9e:	e7f2      	b.n	8007e86 <_printf_float+0x422>
 8007ea0:	2301      	movs	r3, #1
 8007ea2:	4642      	mov	r2, r8
 8007ea4:	e7df      	b.n	8007e66 <_printf_float+0x402>
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	464a      	mov	r2, r9
 8007eaa:	4631      	mov	r1, r6
 8007eac:	4628      	mov	r0, r5
 8007eae:	47b8      	blx	r7
 8007eb0:	3001      	adds	r0, #1
 8007eb2:	f43f ae38 	beq.w	8007b26 <_printf_float+0xc2>
 8007eb6:	f108 0801 	add.w	r8, r8, #1
 8007eba:	68e3      	ldr	r3, [r4, #12]
 8007ebc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007ebe:	1a5b      	subs	r3, r3, r1
 8007ec0:	4543      	cmp	r3, r8
 8007ec2:	dcf0      	bgt.n	8007ea6 <_printf_float+0x442>
 8007ec4:	e6fa      	b.n	8007cbc <_printf_float+0x258>
 8007ec6:	f04f 0800 	mov.w	r8, #0
 8007eca:	f104 0919 	add.w	r9, r4, #25
 8007ece:	e7f4      	b.n	8007eba <_printf_float+0x456>

08007ed0 <_printf_common>:
 8007ed0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ed4:	4616      	mov	r6, r2
 8007ed6:	4699      	mov	r9, r3
 8007ed8:	688a      	ldr	r2, [r1, #8]
 8007eda:	690b      	ldr	r3, [r1, #16]
 8007edc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	bfb8      	it	lt
 8007ee4:	4613      	movlt	r3, r2
 8007ee6:	6033      	str	r3, [r6, #0]
 8007ee8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007eec:	4607      	mov	r7, r0
 8007eee:	460c      	mov	r4, r1
 8007ef0:	b10a      	cbz	r2, 8007ef6 <_printf_common+0x26>
 8007ef2:	3301      	adds	r3, #1
 8007ef4:	6033      	str	r3, [r6, #0]
 8007ef6:	6823      	ldr	r3, [r4, #0]
 8007ef8:	0699      	lsls	r1, r3, #26
 8007efa:	bf42      	ittt	mi
 8007efc:	6833      	ldrmi	r3, [r6, #0]
 8007efe:	3302      	addmi	r3, #2
 8007f00:	6033      	strmi	r3, [r6, #0]
 8007f02:	6825      	ldr	r5, [r4, #0]
 8007f04:	f015 0506 	ands.w	r5, r5, #6
 8007f08:	d106      	bne.n	8007f18 <_printf_common+0x48>
 8007f0a:	f104 0a19 	add.w	sl, r4, #25
 8007f0e:	68e3      	ldr	r3, [r4, #12]
 8007f10:	6832      	ldr	r2, [r6, #0]
 8007f12:	1a9b      	subs	r3, r3, r2
 8007f14:	42ab      	cmp	r3, r5
 8007f16:	dc26      	bgt.n	8007f66 <_printf_common+0x96>
 8007f18:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007f1c:	1e13      	subs	r3, r2, #0
 8007f1e:	6822      	ldr	r2, [r4, #0]
 8007f20:	bf18      	it	ne
 8007f22:	2301      	movne	r3, #1
 8007f24:	0692      	lsls	r2, r2, #26
 8007f26:	d42b      	bmi.n	8007f80 <_printf_common+0xb0>
 8007f28:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007f2c:	4649      	mov	r1, r9
 8007f2e:	4638      	mov	r0, r7
 8007f30:	47c0      	blx	r8
 8007f32:	3001      	adds	r0, #1
 8007f34:	d01e      	beq.n	8007f74 <_printf_common+0xa4>
 8007f36:	6823      	ldr	r3, [r4, #0]
 8007f38:	68e5      	ldr	r5, [r4, #12]
 8007f3a:	6832      	ldr	r2, [r6, #0]
 8007f3c:	f003 0306 	and.w	r3, r3, #6
 8007f40:	2b04      	cmp	r3, #4
 8007f42:	bf08      	it	eq
 8007f44:	1aad      	subeq	r5, r5, r2
 8007f46:	68a3      	ldr	r3, [r4, #8]
 8007f48:	6922      	ldr	r2, [r4, #16]
 8007f4a:	bf0c      	ite	eq
 8007f4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007f50:	2500      	movne	r5, #0
 8007f52:	4293      	cmp	r3, r2
 8007f54:	bfc4      	itt	gt
 8007f56:	1a9b      	subgt	r3, r3, r2
 8007f58:	18ed      	addgt	r5, r5, r3
 8007f5a:	2600      	movs	r6, #0
 8007f5c:	341a      	adds	r4, #26
 8007f5e:	42b5      	cmp	r5, r6
 8007f60:	d11a      	bne.n	8007f98 <_printf_common+0xc8>
 8007f62:	2000      	movs	r0, #0
 8007f64:	e008      	b.n	8007f78 <_printf_common+0xa8>
 8007f66:	2301      	movs	r3, #1
 8007f68:	4652      	mov	r2, sl
 8007f6a:	4649      	mov	r1, r9
 8007f6c:	4638      	mov	r0, r7
 8007f6e:	47c0      	blx	r8
 8007f70:	3001      	adds	r0, #1
 8007f72:	d103      	bne.n	8007f7c <_printf_common+0xac>
 8007f74:	f04f 30ff 	mov.w	r0, #4294967295
 8007f78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f7c:	3501      	adds	r5, #1
 8007f7e:	e7c6      	b.n	8007f0e <_printf_common+0x3e>
 8007f80:	18e1      	adds	r1, r4, r3
 8007f82:	1c5a      	adds	r2, r3, #1
 8007f84:	2030      	movs	r0, #48	; 0x30
 8007f86:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007f8a:	4422      	add	r2, r4
 8007f8c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007f90:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007f94:	3302      	adds	r3, #2
 8007f96:	e7c7      	b.n	8007f28 <_printf_common+0x58>
 8007f98:	2301      	movs	r3, #1
 8007f9a:	4622      	mov	r2, r4
 8007f9c:	4649      	mov	r1, r9
 8007f9e:	4638      	mov	r0, r7
 8007fa0:	47c0      	blx	r8
 8007fa2:	3001      	adds	r0, #1
 8007fa4:	d0e6      	beq.n	8007f74 <_printf_common+0xa4>
 8007fa6:	3601      	adds	r6, #1
 8007fa8:	e7d9      	b.n	8007f5e <_printf_common+0x8e>
	...

08007fac <_printf_i>:
 8007fac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007fb0:	460c      	mov	r4, r1
 8007fb2:	4691      	mov	r9, r2
 8007fb4:	7e27      	ldrb	r7, [r4, #24]
 8007fb6:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007fb8:	2f78      	cmp	r7, #120	; 0x78
 8007fba:	4680      	mov	r8, r0
 8007fbc:	469a      	mov	sl, r3
 8007fbe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007fc2:	d807      	bhi.n	8007fd4 <_printf_i+0x28>
 8007fc4:	2f62      	cmp	r7, #98	; 0x62
 8007fc6:	d80a      	bhi.n	8007fde <_printf_i+0x32>
 8007fc8:	2f00      	cmp	r7, #0
 8007fca:	f000 80d8 	beq.w	800817e <_printf_i+0x1d2>
 8007fce:	2f58      	cmp	r7, #88	; 0x58
 8007fd0:	f000 80a3 	beq.w	800811a <_printf_i+0x16e>
 8007fd4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007fd8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007fdc:	e03a      	b.n	8008054 <_printf_i+0xa8>
 8007fde:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007fe2:	2b15      	cmp	r3, #21
 8007fe4:	d8f6      	bhi.n	8007fd4 <_printf_i+0x28>
 8007fe6:	a001      	add	r0, pc, #4	; (adr r0, 8007fec <_printf_i+0x40>)
 8007fe8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007fec:	08008045 	.word	0x08008045
 8007ff0:	08008059 	.word	0x08008059
 8007ff4:	08007fd5 	.word	0x08007fd5
 8007ff8:	08007fd5 	.word	0x08007fd5
 8007ffc:	08007fd5 	.word	0x08007fd5
 8008000:	08007fd5 	.word	0x08007fd5
 8008004:	08008059 	.word	0x08008059
 8008008:	08007fd5 	.word	0x08007fd5
 800800c:	08007fd5 	.word	0x08007fd5
 8008010:	08007fd5 	.word	0x08007fd5
 8008014:	08007fd5 	.word	0x08007fd5
 8008018:	08008165 	.word	0x08008165
 800801c:	08008089 	.word	0x08008089
 8008020:	08008147 	.word	0x08008147
 8008024:	08007fd5 	.word	0x08007fd5
 8008028:	08007fd5 	.word	0x08007fd5
 800802c:	08008187 	.word	0x08008187
 8008030:	08007fd5 	.word	0x08007fd5
 8008034:	08008089 	.word	0x08008089
 8008038:	08007fd5 	.word	0x08007fd5
 800803c:	08007fd5 	.word	0x08007fd5
 8008040:	0800814f 	.word	0x0800814f
 8008044:	680b      	ldr	r3, [r1, #0]
 8008046:	1d1a      	adds	r2, r3, #4
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	600a      	str	r2, [r1, #0]
 800804c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008050:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008054:	2301      	movs	r3, #1
 8008056:	e0a3      	b.n	80081a0 <_printf_i+0x1f4>
 8008058:	6825      	ldr	r5, [r4, #0]
 800805a:	6808      	ldr	r0, [r1, #0]
 800805c:	062e      	lsls	r6, r5, #24
 800805e:	f100 0304 	add.w	r3, r0, #4
 8008062:	d50a      	bpl.n	800807a <_printf_i+0xce>
 8008064:	6805      	ldr	r5, [r0, #0]
 8008066:	600b      	str	r3, [r1, #0]
 8008068:	2d00      	cmp	r5, #0
 800806a:	da03      	bge.n	8008074 <_printf_i+0xc8>
 800806c:	232d      	movs	r3, #45	; 0x2d
 800806e:	426d      	negs	r5, r5
 8008070:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008074:	485e      	ldr	r0, [pc, #376]	; (80081f0 <_printf_i+0x244>)
 8008076:	230a      	movs	r3, #10
 8008078:	e019      	b.n	80080ae <_printf_i+0x102>
 800807a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800807e:	6805      	ldr	r5, [r0, #0]
 8008080:	600b      	str	r3, [r1, #0]
 8008082:	bf18      	it	ne
 8008084:	b22d      	sxthne	r5, r5
 8008086:	e7ef      	b.n	8008068 <_printf_i+0xbc>
 8008088:	680b      	ldr	r3, [r1, #0]
 800808a:	6825      	ldr	r5, [r4, #0]
 800808c:	1d18      	adds	r0, r3, #4
 800808e:	6008      	str	r0, [r1, #0]
 8008090:	0628      	lsls	r0, r5, #24
 8008092:	d501      	bpl.n	8008098 <_printf_i+0xec>
 8008094:	681d      	ldr	r5, [r3, #0]
 8008096:	e002      	b.n	800809e <_printf_i+0xf2>
 8008098:	0669      	lsls	r1, r5, #25
 800809a:	d5fb      	bpl.n	8008094 <_printf_i+0xe8>
 800809c:	881d      	ldrh	r5, [r3, #0]
 800809e:	4854      	ldr	r0, [pc, #336]	; (80081f0 <_printf_i+0x244>)
 80080a0:	2f6f      	cmp	r7, #111	; 0x6f
 80080a2:	bf0c      	ite	eq
 80080a4:	2308      	moveq	r3, #8
 80080a6:	230a      	movne	r3, #10
 80080a8:	2100      	movs	r1, #0
 80080aa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80080ae:	6866      	ldr	r6, [r4, #4]
 80080b0:	60a6      	str	r6, [r4, #8]
 80080b2:	2e00      	cmp	r6, #0
 80080b4:	bfa2      	ittt	ge
 80080b6:	6821      	ldrge	r1, [r4, #0]
 80080b8:	f021 0104 	bicge.w	r1, r1, #4
 80080bc:	6021      	strge	r1, [r4, #0]
 80080be:	b90d      	cbnz	r5, 80080c4 <_printf_i+0x118>
 80080c0:	2e00      	cmp	r6, #0
 80080c2:	d04d      	beq.n	8008160 <_printf_i+0x1b4>
 80080c4:	4616      	mov	r6, r2
 80080c6:	fbb5 f1f3 	udiv	r1, r5, r3
 80080ca:	fb03 5711 	mls	r7, r3, r1, r5
 80080ce:	5dc7      	ldrb	r7, [r0, r7]
 80080d0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80080d4:	462f      	mov	r7, r5
 80080d6:	42bb      	cmp	r3, r7
 80080d8:	460d      	mov	r5, r1
 80080da:	d9f4      	bls.n	80080c6 <_printf_i+0x11a>
 80080dc:	2b08      	cmp	r3, #8
 80080de:	d10b      	bne.n	80080f8 <_printf_i+0x14c>
 80080e0:	6823      	ldr	r3, [r4, #0]
 80080e2:	07df      	lsls	r7, r3, #31
 80080e4:	d508      	bpl.n	80080f8 <_printf_i+0x14c>
 80080e6:	6923      	ldr	r3, [r4, #16]
 80080e8:	6861      	ldr	r1, [r4, #4]
 80080ea:	4299      	cmp	r1, r3
 80080ec:	bfde      	ittt	le
 80080ee:	2330      	movle	r3, #48	; 0x30
 80080f0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80080f4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80080f8:	1b92      	subs	r2, r2, r6
 80080fa:	6122      	str	r2, [r4, #16]
 80080fc:	f8cd a000 	str.w	sl, [sp]
 8008100:	464b      	mov	r3, r9
 8008102:	aa03      	add	r2, sp, #12
 8008104:	4621      	mov	r1, r4
 8008106:	4640      	mov	r0, r8
 8008108:	f7ff fee2 	bl	8007ed0 <_printf_common>
 800810c:	3001      	adds	r0, #1
 800810e:	d14c      	bne.n	80081aa <_printf_i+0x1fe>
 8008110:	f04f 30ff 	mov.w	r0, #4294967295
 8008114:	b004      	add	sp, #16
 8008116:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800811a:	4835      	ldr	r0, [pc, #212]	; (80081f0 <_printf_i+0x244>)
 800811c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008120:	6823      	ldr	r3, [r4, #0]
 8008122:	680e      	ldr	r6, [r1, #0]
 8008124:	061f      	lsls	r7, r3, #24
 8008126:	f856 5b04 	ldr.w	r5, [r6], #4
 800812a:	600e      	str	r6, [r1, #0]
 800812c:	d514      	bpl.n	8008158 <_printf_i+0x1ac>
 800812e:	07d9      	lsls	r1, r3, #31
 8008130:	bf44      	itt	mi
 8008132:	f043 0320 	orrmi.w	r3, r3, #32
 8008136:	6023      	strmi	r3, [r4, #0]
 8008138:	b91d      	cbnz	r5, 8008142 <_printf_i+0x196>
 800813a:	6823      	ldr	r3, [r4, #0]
 800813c:	f023 0320 	bic.w	r3, r3, #32
 8008140:	6023      	str	r3, [r4, #0]
 8008142:	2310      	movs	r3, #16
 8008144:	e7b0      	b.n	80080a8 <_printf_i+0xfc>
 8008146:	6823      	ldr	r3, [r4, #0]
 8008148:	f043 0320 	orr.w	r3, r3, #32
 800814c:	6023      	str	r3, [r4, #0]
 800814e:	2378      	movs	r3, #120	; 0x78
 8008150:	4828      	ldr	r0, [pc, #160]	; (80081f4 <_printf_i+0x248>)
 8008152:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008156:	e7e3      	b.n	8008120 <_printf_i+0x174>
 8008158:	065e      	lsls	r6, r3, #25
 800815a:	bf48      	it	mi
 800815c:	b2ad      	uxthmi	r5, r5
 800815e:	e7e6      	b.n	800812e <_printf_i+0x182>
 8008160:	4616      	mov	r6, r2
 8008162:	e7bb      	b.n	80080dc <_printf_i+0x130>
 8008164:	680b      	ldr	r3, [r1, #0]
 8008166:	6826      	ldr	r6, [r4, #0]
 8008168:	6960      	ldr	r0, [r4, #20]
 800816a:	1d1d      	adds	r5, r3, #4
 800816c:	600d      	str	r5, [r1, #0]
 800816e:	0635      	lsls	r5, r6, #24
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	d501      	bpl.n	8008178 <_printf_i+0x1cc>
 8008174:	6018      	str	r0, [r3, #0]
 8008176:	e002      	b.n	800817e <_printf_i+0x1d2>
 8008178:	0671      	lsls	r1, r6, #25
 800817a:	d5fb      	bpl.n	8008174 <_printf_i+0x1c8>
 800817c:	8018      	strh	r0, [r3, #0]
 800817e:	2300      	movs	r3, #0
 8008180:	6123      	str	r3, [r4, #16]
 8008182:	4616      	mov	r6, r2
 8008184:	e7ba      	b.n	80080fc <_printf_i+0x150>
 8008186:	680b      	ldr	r3, [r1, #0]
 8008188:	1d1a      	adds	r2, r3, #4
 800818a:	600a      	str	r2, [r1, #0]
 800818c:	681e      	ldr	r6, [r3, #0]
 800818e:	6862      	ldr	r2, [r4, #4]
 8008190:	2100      	movs	r1, #0
 8008192:	4630      	mov	r0, r6
 8008194:	f7f8 f824 	bl	80001e0 <memchr>
 8008198:	b108      	cbz	r0, 800819e <_printf_i+0x1f2>
 800819a:	1b80      	subs	r0, r0, r6
 800819c:	6060      	str	r0, [r4, #4]
 800819e:	6863      	ldr	r3, [r4, #4]
 80081a0:	6123      	str	r3, [r4, #16]
 80081a2:	2300      	movs	r3, #0
 80081a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80081a8:	e7a8      	b.n	80080fc <_printf_i+0x150>
 80081aa:	6923      	ldr	r3, [r4, #16]
 80081ac:	4632      	mov	r2, r6
 80081ae:	4649      	mov	r1, r9
 80081b0:	4640      	mov	r0, r8
 80081b2:	47d0      	blx	sl
 80081b4:	3001      	adds	r0, #1
 80081b6:	d0ab      	beq.n	8008110 <_printf_i+0x164>
 80081b8:	6823      	ldr	r3, [r4, #0]
 80081ba:	079b      	lsls	r3, r3, #30
 80081bc:	d413      	bmi.n	80081e6 <_printf_i+0x23a>
 80081be:	68e0      	ldr	r0, [r4, #12]
 80081c0:	9b03      	ldr	r3, [sp, #12]
 80081c2:	4298      	cmp	r0, r3
 80081c4:	bfb8      	it	lt
 80081c6:	4618      	movlt	r0, r3
 80081c8:	e7a4      	b.n	8008114 <_printf_i+0x168>
 80081ca:	2301      	movs	r3, #1
 80081cc:	4632      	mov	r2, r6
 80081ce:	4649      	mov	r1, r9
 80081d0:	4640      	mov	r0, r8
 80081d2:	47d0      	blx	sl
 80081d4:	3001      	adds	r0, #1
 80081d6:	d09b      	beq.n	8008110 <_printf_i+0x164>
 80081d8:	3501      	adds	r5, #1
 80081da:	68e3      	ldr	r3, [r4, #12]
 80081dc:	9903      	ldr	r1, [sp, #12]
 80081de:	1a5b      	subs	r3, r3, r1
 80081e0:	42ab      	cmp	r3, r5
 80081e2:	dcf2      	bgt.n	80081ca <_printf_i+0x21e>
 80081e4:	e7eb      	b.n	80081be <_printf_i+0x212>
 80081e6:	2500      	movs	r5, #0
 80081e8:	f104 0619 	add.w	r6, r4, #25
 80081ec:	e7f5      	b.n	80081da <_printf_i+0x22e>
 80081ee:	bf00      	nop
 80081f0:	0800b67e 	.word	0x0800b67e
 80081f4:	0800b68f 	.word	0x0800b68f

080081f8 <iprintf>:
 80081f8:	b40f      	push	{r0, r1, r2, r3}
 80081fa:	4b0a      	ldr	r3, [pc, #40]	; (8008224 <iprintf+0x2c>)
 80081fc:	b513      	push	{r0, r1, r4, lr}
 80081fe:	681c      	ldr	r4, [r3, #0]
 8008200:	b124      	cbz	r4, 800820c <iprintf+0x14>
 8008202:	69a3      	ldr	r3, [r4, #24]
 8008204:	b913      	cbnz	r3, 800820c <iprintf+0x14>
 8008206:	4620      	mov	r0, r4
 8008208:	f001 f93c 	bl	8009484 <__sinit>
 800820c:	ab05      	add	r3, sp, #20
 800820e:	9a04      	ldr	r2, [sp, #16]
 8008210:	68a1      	ldr	r1, [r4, #8]
 8008212:	9301      	str	r3, [sp, #4]
 8008214:	4620      	mov	r0, r4
 8008216:	f002 f813 	bl	800a240 <_vfiprintf_r>
 800821a:	b002      	add	sp, #8
 800821c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008220:	b004      	add	sp, #16
 8008222:	4770      	bx	lr
 8008224:	20000018 	.word	0x20000018

08008228 <_puts_r>:
 8008228:	b570      	push	{r4, r5, r6, lr}
 800822a:	460e      	mov	r6, r1
 800822c:	4605      	mov	r5, r0
 800822e:	b118      	cbz	r0, 8008238 <_puts_r+0x10>
 8008230:	6983      	ldr	r3, [r0, #24]
 8008232:	b90b      	cbnz	r3, 8008238 <_puts_r+0x10>
 8008234:	f001 f926 	bl	8009484 <__sinit>
 8008238:	69ab      	ldr	r3, [r5, #24]
 800823a:	68ac      	ldr	r4, [r5, #8]
 800823c:	b913      	cbnz	r3, 8008244 <_puts_r+0x1c>
 800823e:	4628      	mov	r0, r5
 8008240:	f001 f920 	bl	8009484 <__sinit>
 8008244:	4b2c      	ldr	r3, [pc, #176]	; (80082f8 <_puts_r+0xd0>)
 8008246:	429c      	cmp	r4, r3
 8008248:	d120      	bne.n	800828c <_puts_r+0x64>
 800824a:	686c      	ldr	r4, [r5, #4]
 800824c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800824e:	07db      	lsls	r3, r3, #31
 8008250:	d405      	bmi.n	800825e <_puts_r+0x36>
 8008252:	89a3      	ldrh	r3, [r4, #12]
 8008254:	0598      	lsls	r0, r3, #22
 8008256:	d402      	bmi.n	800825e <_puts_r+0x36>
 8008258:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800825a:	f001 f9b6 	bl	80095ca <__retarget_lock_acquire_recursive>
 800825e:	89a3      	ldrh	r3, [r4, #12]
 8008260:	0719      	lsls	r1, r3, #28
 8008262:	d51d      	bpl.n	80082a0 <_puts_r+0x78>
 8008264:	6923      	ldr	r3, [r4, #16]
 8008266:	b1db      	cbz	r3, 80082a0 <_puts_r+0x78>
 8008268:	3e01      	subs	r6, #1
 800826a:	68a3      	ldr	r3, [r4, #8]
 800826c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008270:	3b01      	subs	r3, #1
 8008272:	60a3      	str	r3, [r4, #8]
 8008274:	bb39      	cbnz	r1, 80082c6 <_puts_r+0x9e>
 8008276:	2b00      	cmp	r3, #0
 8008278:	da38      	bge.n	80082ec <_puts_r+0xc4>
 800827a:	4622      	mov	r2, r4
 800827c:	210a      	movs	r1, #10
 800827e:	4628      	mov	r0, r5
 8008280:	f000 f8ac 	bl	80083dc <__swbuf_r>
 8008284:	3001      	adds	r0, #1
 8008286:	d011      	beq.n	80082ac <_puts_r+0x84>
 8008288:	250a      	movs	r5, #10
 800828a:	e011      	b.n	80082b0 <_puts_r+0x88>
 800828c:	4b1b      	ldr	r3, [pc, #108]	; (80082fc <_puts_r+0xd4>)
 800828e:	429c      	cmp	r4, r3
 8008290:	d101      	bne.n	8008296 <_puts_r+0x6e>
 8008292:	68ac      	ldr	r4, [r5, #8]
 8008294:	e7da      	b.n	800824c <_puts_r+0x24>
 8008296:	4b1a      	ldr	r3, [pc, #104]	; (8008300 <_puts_r+0xd8>)
 8008298:	429c      	cmp	r4, r3
 800829a:	bf08      	it	eq
 800829c:	68ec      	ldreq	r4, [r5, #12]
 800829e:	e7d5      	b.n	800824c <_puts_r+0x24>
 80082a0:	4621      	mov	r1, r4
 80082a2:	4628      	mov	r0, r5
 80082a4:	f000 f8ec 	bl	8008480 <__swsetup_r>
 80082a8:	2800      	cmp	r0, #0
 80082aa:	d0dd      	beq.n	8008268 <_puts_r+0x40>
 80082ac:	f04f 35ff 	mov.w	r5, #4294967295
 80082b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80082b2:	07da      	lsls	r2, r3, #31
 80082b4:	d405      	bmi.n	80082c2 <_puts_r+0x9a>
 80082b6:	89a3      	ldrh	r3, [r4, #12]
 80082b8:	059b      	lsls	r3, r3, #22
 80082ba:	d402      	bmi.n	80082c2 <_puts_r+0x9a>
 80082bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80082be:	f001 f985 	bl	80095cc <__retarget_lock_release_recursive>
 80082c2:	4628      	mov	r0, r5
 80082c4:	bd70      	pop	{r4, r5, r6, pc}
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	da04      	bge.n	80082d4 <_puts_r+0xac>
 80082ca:	69a2      	ldr	r2, [r4, #24]
 80082cc:	429a      	cmp	r2, r3
 80082ce:	dc06      	bgt.n	80082de <_puts_r+0xb6>
 80082d0:	290a      	cmp	r1, #10
 80082d2:	d004      	beq.n	80082de <_puts_r+0xb6>
 80082d4:	6823      	ldr	r3, [r4, #0]
 80082d6:	1c5a      	adds	r2, r3, #1
 80082d8:	6022      	str	r2, [r4, #0]
 80082da:	7019      	strb	r1, [r3, #0]
 80082dc:	e7c5      	b.n	800826a <_puts_r+0x42>
 80082de:	4622      	mov	r2, r4
 80082e0:	4628      	mov	r0, r5
 80082e2:	f000 f87b 	bl	80083dc <__swbuf_r>
 80082e6:	3001      	adds	r0, #1
 80082e8:	d1bf      	bne.n	800826a <_puts_r+0x42>
 80082ea:	e7df      	b.n	80082ac <_puts_r+0x84>
 80082ec:	6823      	ldr	r3, [r4, #0]
 80082ee:	250a      	movs	r5, #10
 80082f0:	1c5a      	adds	r2, r3, #1
 80082f2:	6022      	str	r2, [r4, #0]
 80082f4:	701d      	strb	r5, [r3, #0]
 80082f6:	e7db      	b.n	80082b0 <_puts_r+0x88>
 80082f8:	0800b754 	.word	0x0800b754
 80082fc:	0800b774 	.word	0x0800b774
 8008300:	0800b734 	.word	0x0800b734

08008304 <puts>:
 8008304:	4b02      	ldr	r3, [pc, #8]	; (8008310 <puts+0xc>)
 8008306:	4601      	mov	r1, r0
 8008308:	6818      	ldr	r0, [r3, #0]
 800830a:	f7ff bf8d 	b.w	8008228 <_puts_r>
 800830e:	bf00      	nop
 8008310:	20000018 	.word	0x20000018

08008314 <_raise_r>:
 8008314:	291f      	cmp	r1, #31
 8008316:	b538      	push	{r3, r4, r5, lr}
 8008318:	4604      	mov	r4, r0
 800831a:	460d      	mov	r5, r1
 800831c:	d904      	bls.n	8008328 <_raise_r+0x14>
 800831e:	2316      	movs	r3, #22
 8008320:	6003      	str	r3, [r0, #0]
 8008322:	f04f 30ff 	mov.w	r0, #4294967295
 8008326:	bd38      	pop	{r3, r4, r5, pc}
 8008328:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800832a:	b112      	cbz	r2, 8008332 <_raise_r+0x1e>
 800832c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008330:	b94b      	cbnz	r3, 8008346 <_raise_r+0x32>
 8008332:	4620      	mov	r0, r4
 8008334:	f000 f830 	bl	8008398 <_getpid_r>
 8008338:	462a      	mov	r2, r5
 800833a:	4601      	mov	r1, r0
 800833c:	4620      	mov	r0, r4
 800833e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008342:	f000 b817 	b.w	8008374 <_kill_r>
 8008346:	2b01      	cmp	r3, #1
 8008348:	d00a      	beq.n	8008360 <_raise_r+0x4c>
 800834a:	1c59      	adds	r1, r3, #1
 800834c:	d103      	bne.n	8008356 <_raise_r+0x42>
 800834e:	2316      	movs	r3, #22
 8008350:	6003      	str	r3, [r0, #0]
 8008352:	2001      	movs	r0, #1
 8008354:	e7e7      	b.n	8008326 <_raise_r+0x12>
 8008356:	2400      	movs	r4, #0
 8008358:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800835c:	4628      	mov	r0, r5
 800835e:	4798      	blx	r3
 8008360:	2000      	movs	r0, #0
 8008362:	e7e0      	b.n	8008326 <_raise_r+0x12>

08008364 <raise>:
 8008364:	4b02      	ldr	r3, [pc, #8]	; (8008370 <raise+0xc>)
 8008366:	4601      	mov	r1, r0
 8008368:	6818      	ldr	r0, [r3, #0]
 800836a:	f7ff bfd3 	b.w	8008314 <_raise_r>
 800836e:	bf00      	nop
 8008370:	20000018 	.word	0x20000018

08008374 <_kill_r>:
 8008374:	b538      	push	{r3, r4, r5, lr}
 8008376:	4d07      	ldr	r5, [pc, #28]	; (8008394 <_kill_r+0x20>)
 8008378:	2300      	movs	r3, #0
 800837a:	4604      	mov	r4, r0
 800837c:	4608      	mov	r0, r1
 800837e:	4611      	mov	r1, r2
 8008380:	602b      	str	r3, [r5, #0]
 8008382:	f7fb f8c7 	bl	8003514 <_kill>
 8008386:	1c43      	adds	r3, r0, #1
 8008388:	d102      	bne.n	8008390 <_kill_r+0x1c>
 800838a:	682b      	ldr	r3, [r5, #0]
 800838c:	b103      	cbz	r3, 8008390 <_kill_r+0x1c>
 800838e:	6023      	str	r3, [r4, #0]
 8008390:	bd38      	pop	{r3, r4, r5, pc}
 8008392:	bf00      	nop
 8008394:	2000082c 	.word	0x2000082c

08008398 <_getpid_r>:
 8008398:	f7fb b8b4 	b.w	8003504 <_getpid>

0800839c <siprintf>:
 800839c:	b40e      	push	{r1, r2, r3}
 800839e:	b500      	push	{lr}
 80083a0:	b09c      	sub	sp, #112	; 0x70
 80083a2:	ab1d      	add	r3, sp, #116	; 0x74
 80083a4:	9002      	str	r0, [sp, #8]
 80083a6:	9006      	str	r0, [sp, #24]
 80083a8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80083ac:	4809      	ldr	r0, [pc, #36]	; (80083d4 <siprintf+0x38>)
 80083ae:	9107      	str	r1, [sp, #28]
 80083b0:	9104      	str	r1, [sp, #16]
 80083b2:	4909      	ldr	r1, [pc, #36]	; (80083d8 <siprintf+0x3c>)
 80083b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80083b8:	9105      	str	r1, [sp, #20]
 80083ba:	6800      	ldr	r0, [r0, #0]
 80083bc:	9301      	str	r3, [sp, #4]
 80083be:	a902      	add	r1, sp, #8
 80083c0:	f001 fe14 	bl	8009fec <_svfiprintf_r>
 80083c4:	9b02      	ldr	r3, [sp, #8]
 80083c6:	2200      	movs	r2, #0
 80083c8:	701a      	strb	r2, [r3, #0]
 80083ca:	b01c      	add	sp, #112	; 0x70
 80083cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80083d0:	b003      	add	sp, #12
 80083d2:	4770      	bx	lr
 80083d4:	20000018 	.word	0x20000018
 80083d8:	ffff0208 	.word	0xffff0208

080083dc <__swbuf_r>:
 80083dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083de:	460e      	mov	r6, r1
 80083e0:	4614      	mov	r4, r2
 80083e2:	4605      	mov	r5, r0
 80083e4:	b118      	cbz	r0, 80083ee <__swbuf_r+0x12>
 80083e6:	6983      	ldr	r3, [r0, #24]
 80083e8:	b90b      	cbnz	r3, 80083ee <__swbuf_r+0x12>
 80083ea:	f001 f84b 	bl	8009484 <__sinit>
 80083ee:	4b21      	ldr	r3, [pc, #132]	; (8008474 <__swbuf_r+0x98>)
 80083f0:	429c      	cmp	r4, r3
 80083f2:	d12b      	bne.n	800844c <__swbuf_r+0x70>
 80083f4:	686c      	ldr	r4, [r5, #4]
 80083f6:	69a3      	ldr	r3, [r4, #24]
 80083f8:	60a3      	str	r3, [r4, #8]
 80083fa:	89a3      	ldrh	r3, [r4, #12]
 80083fc:	071a      	lsls	r2, r3, #28
 80083fe:	d52f      	bpl.n	8008460 <__swbuf_r+0x84>
 8008400:	6923      	ldr	r3, [r4, #16]
 8008402:	b36b      	cbz	r3, 8008460 <__swbuf_r+0x84>
 8008404:	6923      	ldr	r3, [r4, #16]
 8008406:	6820      	ldr	r0, [r4, #0]
 8008408:	1ac0      	subs	r0, r0, r3
 800840a:	6963      	ldr	r3, [r4, #20]
 800840c:	b2f6      	uxtb	r6, r6
 800840e:	4283      	cmp	r3, r0
 8008410:	4637      	mov	r7, r6
 8008412:	dc04      	bgt.n	800841e <__swbuf_r+0x42>
 8008414:	4621      	mov	r1, r4
 8008416:	4628      	mov	r0, r5
 8008418:	f000 ffa0 	bl	800935c <_fflush_r>
 800841c:	bb30      	cbnz	r0, 800846c <__swbuf_r+0x90>
 800841e:	68a3      	ldr	r3, [r4, #8]
 8008420:	3b01      	subs	r3, #1
 8008422:	60a3      	str	r3, [r4, #8]
 8008424:	6823      	ldr	r3, [r4, #0]
 8008426:	1c5a      	adds	r2, r3, #1
 8008428:	6022      	str	r2, [r4, #0]
 800842a:	701e      	strb	r6, [r3, #0]
 800842c:	6963      	ldr	r3, [r4, #20]
 800842e:	3001      	adds	r0, #1
 8008430:	4283      	cmp	r3, r0
 8008432:	d004      	beq.n	800843e <__swbuf_r+0x62>
 8008434:	89a3      	ldrh	r3, [r4, #12]
 8008436:	07db      	lsls	r3, r3, #31
 8008438:	d506      	bpl.n	8008448 <__swbuf_r+0x6c>
 800843a:	2e0a      	cmp	r6, #10
 800843c:	d104      	bne.n	8008448 <__swbuf_r+0x6c>
 800843e:	4621      	mov	r1, r4
 8008440:	4628      	mov	r0, r5
 8008442:	f000 ff8b 	bl	800935c <_fflush_r>
 8008446:	b988      	cbnz	r0, 800846c <__swbuf_r+0x90>
 8008448:	4638      	mov	r0, r7
 800844a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800844c:	4b0a      	ldr	r3, [pc, #40]	; (8008478 <__swbuf_r+0x9c>)
 800844e:	429c      	cmp	r4, r3
 8008450:	d101      	bne.n	8008456 <__swbuf_r+0x7a>
 8008452:	68ac      	ldr	r4, [r5, #8]
 8008454:	e7cf      	b.n	80083f6 <__swbuf_r+0x1a>
 8008456:	4b09      	ldr	r3, [pc, #36]	; (800847c <__swbuf_r+0xa0>)
 8008458:	429c      	cmp	r4, r3
 800845a:	bf08      	it	eq
 800845c:	68ec      	ldreq	r4, [r5, #12]
 800845e:	e7ca      	b.n	80083f6 <__swbuf_r+0x1a>
 8008460:	4621      	mov	r1, r4
 8008462:	4628      	mov	r0, r5
 8008464:	f000 f80c 	bl	8008480 <__swsetup_r>
 8008468:	2800      	cmp	r0, #0
 800846a:	d0cb      	beq.n	8008404 <__swbuf_r+0x28>
 800846c:	f04f 37ff 	mov.w	r7, #4294967295
 8008470:	e7ea      	b.n	8008448 <__swbuf_r+0x6c>
 8008472:	bf00      	nop
 8008474:	0800b754 	.word	0x0800b754
 8008478:	0800b774 	.word	0x0800b774
 800847c:	0800b734 	.word	0x0800b734

08008480 <__swsetup_r>:
 8008480:	4b32      	ldr	r3, [pc, #200]	; (800854c <__swsetup_r+0xcc>)
 8008482:	b570      	push	{r4, r5, r6, lr}
 8008484:	681d      	ldr	r5, [r3, #0]
 8008486:	4606      	mov	r6, r0
 8008488:	460c      	mov	r4, r1
 800848a:	b125      	cbz	r5, 8008496 <__swsetup_r+0x16>
 800848c:	69ab      	ldr	r3, [r5, #24]
 800848e:	b913      	cbnz	r3, 8008496 <__swsetup_r+0x16>
 8008490:	4628      	mov	r0, r5
 8008492:	f000 fff7 	bl	8009484 <__sinit>
 8008496:	4b2e      	ldr	r3, [pc, #184]	; (8008550 <__swsetup_r+0xd0>)
 8008498:	429c      	cmp	r4, r3
 800849a:	d10f      	bne.n	80084bc <__swsetup_r+0x3c>
 800849c:	686c      	ldr	r4, [r5, #4]
 800849e:	89a3      	ldrh	r3, [r4, #12]
 80084a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80084a4:	0719      	lsls	r1, r3, #28
 80084a6:	d42c      	bmi.n	8008502 <__swsetup_r+0x82>
 80084a8:	06dd      	lsls	r5, r3, #27
 80084aa:	d411      	bmi.n	80084d0 <__swsetup_r+0x50>
 80084ac:	2309      	movs	r3, #9
 80084ae:	6033      	str	r3, [r6, #0]
 80084b0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80084b4:	81a3      	strh	r3, [r4, #12]
 80084b6:	f04f 30ff 	mov.w	r0, #4294967295
 80084ba:	e03e      	b.n	800853a <__swsetup_r+0xba>
 80084bc:	4b25      	ldr	r3, [pc, #148]	; (8008554 <__swsetup_r+0xd4>)
 80084be:	429c      	cmp	r4, r3
 80084c0:	d101      	bne.n	80084c6 <__swsetup_r+0x46>
 80084c2:	68ac      	ldr	r4, [r5, #8]
 80084c4:	e7eb      	b.n	800849e <__swsetup_r+0x1e>
 80084c6:	4b24      	ldr	r3, [pc, #144]	; (8008558 <__swsetup_r+0xd8>)
 80084c8:	429c      	cmp	r4, r3
 80084ca:	bf08      	it	eq
 80084cc:	68ec      	ldreq	r4, [r5, #12]
 80084ce:	e7e6      	b.n	800849e <__swsetup_r+0x1e>
 80084d0:	0758      	lsls	r0, r3, #29
 80084d2:	d512      	bpl.n	80084fa <__swsetup_r+0x7a>
 80084d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80084d6:	b141      	cbz	r1, 80084ea <__swsetup_r+0x6a>
 80084d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80084dc:	4299      	cmp	r1, r3
 80084de:	d002      	beq.n	80084e6 <__swsetup_r+0x66>
 80084e0:	4630      	mov	r0, r6
 80084e2:	f001 fc7d 	bl	8009de0 <_free_r>
 80084e6:	2300      	movs	r3, #0
 80084e8:	6363      	str	r3, [r4, #52]	; 0x34
 80084ea:	89a3      	ldrh	r3, [r4, #12]
 80084ec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80084f0:	81a3      	strh	r3, [r4, #12]
 80084f2:	2300      	movs	r3, #0
 80084f4:	6063      	str	r3, [r4, #4]
 80084f6:	6923      	ldr	r3, [r4, #16]
 80084f8:	6023      	str	r3, [r4, #0]
 80084fa:	89a3      	ldrh	r3, [r4, #12]
 80084fc:	f043 0308 	orr.w	r3, r3, #8
 8008500:	81a3      	strh	r3, [r4, #12]
 8008502:	6923      	ldr	r3, [r4, #16]
 8008504:	b94b      	cbnz	r3, 800851a <__swsetup_r+0x9a>
 8008506:	89a3      	ldrh	r3, [r4, #12]
 8008508:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800850c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008510:	d003      	beq.n	800851a <__swsetup_r+0x9a>
 8008512:	4621      	mov	r1, r4
 8008514:	4630      	mov	r0, r6
 8008516:	f001 f87f 	bl	8009618 <__smakebuf_r>
 800851a:	89a0      	ldrh	r0, [r4, #12]
 800851c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008520:	f010 0301 	ands.w	r3, r0, #1
 8008524:	d00a      	beq.n	800853c <__swsetup_r+0xbc>
 8008526:	2300      	movs	r3, #0
 8008528:	60a3      	str	r3, [r4, #8]
 800852a:	6963      	ldr	r3, [r4, #20]
 800852c:	425b      	negs	r3, r3
 800852e:	61a3      	str	r3, [r4, #24]
 8008530:	6923      	ldr	r3, [r4, #16]
 8008532:	b943      	cbnz	r3, 8008546 <__swsetup_r+0xc6>
 8008534:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008538:	d1ba      	bne.n	80084b0 <__swsetup_r+0x30>
 800853a:	bd70      	pop	{r4, r5, r6, pc}
 800853c:	0781      	lsls	r1, r0, #30
 800853e:	bf58      	it	pl
 8008540:	6963      	ldrpl	r3, [r4, #20]
 8008542:	60a3      	str	r3, [r4, #8]
 8008544:	e7f4      	b.n	8008530 <__swsetup_r+0xb0>
 8008546:	2000      	movs	r0, #0
 8008548:	e7f7      	b.n	800853a <__swsetup_r+0xba>
 800854a:	bf00      	nop
 800854c:	20000018 	.word	0x20000018
 8008550:	0800b754 	.word	0x0800b754
 8008554:	0800b774 	.word	0x0800b774
 8008558:	0800b734 	.word	0x0800b734

0800855c <quorem>:
 800855c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008560:	6903      	ldr	r3, [r0, #16]
 8008562:	690c      	ldr	r4, [r1, #16]
 8008564:	42a3      	cmp	r3, r4
 8008566:	4607      	mov	r7, r0
 8008568:	f2c0 8081 	blt.w	800866e <quorem+0x112>
 800856c:	3c01      	subs	r4, #1
 800856e:	f101 0814 	add.w	r8, r1, #20
 8008572:	f100 0514 	add.w	r5, r0, #20
 8008576:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800857a:	9301      	str	r3, [sp, #4]
 800857c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008580:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008584:	3301      	adds	r3, #1
 8008586:	429a      	cmp	r2, r3
 8008588:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800858c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008590:	fbb2 f6f3 	udiv	r6, r2, r3
 8008594:	d331      	bcc.n	80085fa <quorem+0x9e>
 8008596:	f04f 0e00 	mov.w	lr, #0
 800859a:	4640      	mov	r0, r8
 800859c:	46ac      	mov	ip, r5
 800859e:	46f2      	mov	sl, lr
 80085a0:	f850 2b04 	ldr.w	r2, [r0], #4
 80085a4:	b293      	uxth	r3, r2
 80085a6:	fb06 e303 	mla	r3, r6, r3, lr
 80085aa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80085ae:	b29b      	uxth	r3, r3
 80085b0:	ebaa 0303 	sub.w	r3, sl, r3
 80085b4:	0c12      	lsrs	r2, r2, #16
 80085b6:	f8dc a000 	ldr.w	sl, [ip]
 80085ba:	fb06 e202 	mla	r2, r6, r2, lr
 80085be:	fa13 f38a 	uxtah	r3, r3, sl
 80085c2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80085c6:	fa1f fa82 	uxth.w	sl, r2
 80085ca:	f8dc 2000 	ldr.w	r2, [ip]
 80085ce:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80085d2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80085d6:	b29b      	uxth	r3, r3
 80085d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085dc:	4581      	cmp	r9, r0
 80085de:	f84c 3b04 	str.w	r3, [ip], #4
 80085e2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80085e6:	d2db      	bcs.n	80085a0 <quorem+0x44>
 80085e8:	f855 300b 	ldr.w	r3, [r5, fp]
 80085ec:	b92b      	cbnz	r3, 80085fa <quorem+0x9e>
 80085ee:	9b01      	ldr	r3, [sp, #4]
 80085f0:	3b04      	subs	r3, #4
 80085f2:	429d      	cmp	r5, r3
 80085f4:	461a      	mov	r2, r3
 80085f6:	d32e      	bcc.n	8008656 <quorem+0xfa>
 80085f8:	613c      	str	r4, [r7, #16]
 80085fa:	4638      	mov	r0, r7
 80085fc:	f001 fae0 	bl	8009bc0 <__mcmp>
 8008600:	2800      	cmp	r0, #0
 8008602:	db24      	blt.n	800864e <quorem+0xf2>
 8008604:	3601      	adds	r6, #1
 8008606:	4628      	mov	r0, r5
 8008608:	f04f 0c00 	mov.w	ip, #0
 800860c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008610:	f8d0 e000 	ldr.w	lr, [r0]
 8008614:	b293      	uxth	r3, r2
 8008616:	ebac 0303 	sub.w	r3, ip, r3
 800861a:	0c12      	lsrs	r2, r2, #16
 800861c:	fa13 f38e 	uxtah	r3, r3, lr
 8008620:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008624:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008628:	b29b      	uxth	r3, r3
 800862a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800862e:	45c1      	cmp	r9, r8
 8008630:	f840 3b04 	str.w	r3, [r0], #4
 8008634:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008638:	d2e8      	bcs.n	800860c <quorem+0xb0>
 800863a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800863e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008642:	b922      	cbnz	r2, 800864e <quorem+0xf2>
 8008644:	3b04      	subs	r3, #4
 8008646:	429d      	cmp	r5, r3
 8008648:	461a      	mov	r2, r3
 800864a:	d30a      	bcc.n	8008662 <quorem+0x106>
 800864c:	613c      	str	r4, [r7, #16]
 800864e:	4630      	mov	r0, r6
 8008650:	b003      	add	sp, #12
 8008652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008656:	6812      	ldr	r2, [r2, #0]
 8008658:	3b04      	subs	r3, #4
 800865a:	2a00      	cmp	r2, #0
 800865c:	d1cc      	bne.n	80085f8 <quorem+0x9c>
 800865e:	3c01      	subs	r4, #1
 8008660:	e7c7      	b.n	80085f2 <quorem+0x96>
 8008662:	6812      	ldr	r2, [r2, #0]
 8008664:	3b04      	subs	r3, #4
 8008666:	2a00      	cmp	r2, #0
 8008668:	d1f0      	bne.n	800864c <quorem+0xf0>
 800866a:	3c01      	subs	r4, #1
 800866c:	e7eb      	b.n	8008646 <quorem+0xea>
 800866e:	2000      	movs	r0, #0
 8008670:	e7ee      	b.n	8008650 <quorem+0xf4>
 8008672:	0000      	movs	r0, r0
 8008674:	0000      	movs	r0, r0
	...

08008678 <_dtoa_r>:
 8008678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800867c:	ed2d 8b02 	vpush	{d8}
 8008680:	ec57 6b10 	vmov	r6, r7, d0
 8008684:	b095      	sub	sp, #84	; 0x54
 8008686:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008688:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800868c:	9105      	str	r1, [sp, #20]
 800868e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8008692:	4604      	mov	r4, r0
 8008694:	9209      	str	r2, [sp, #36]	; 0x24
 8008696:	930f      	str	r3, [sp, #60]	; 0x3c
 8008698:	b975      	cbnz	r5, 80086b8 <_dtoa_r+0x40>
 800869a:	2010      	movs	r0, #16
 800869c:	f000 fffc 	bl	8009698 <malloc>
 80086a0:	4602      	mov	r2, r0
 80086a2:	6260      	str	r0, [r4, #36]	; 0x24
 80086a4:	b920      	cbnz	r0, 80086b0 <_dtoa_r+0x38>
 80086a6:	4bb2      	ldr	r3, [pc, #712]	; (8008970 <_dtoa_r+0x2f8>)
 80086a8:	21ea      	movs	r1, #234	; 0xea
 80086aa:	48b2      	ldr	r0, [pc, #712]	; (8008974 <_dtoa_r+0x2fc>)
 80086ac:	f001 ff5e 	bl	800a56c <__assert_func>
 80086b0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80086b4:	6005      	str	r5, [r0, #0]
 80086b6:	60c5      	str	r5, [r0, #12]
 80086b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80086ba:	6819      	ldr	r1, [r3, #0]
 80086bc:	b151      	cbz	r1, 80086d4 <_dtoa_r+0x5c>
 80086be:	685a      	ldr	r2, [r3, #4]
 80086c0:	604a      	str	r2, [r1, #4]
 80086c2:	2301      	movs	r3, #1
 80086c4:	4093      	lsls	r3, r2
 80086c6:	608b      	str	r3, [r1, #8]
 80086c8:	4620      	mov	r0, r4
 80086ca:	f001 f83b 	bl	8009744 <_Bfree>
 80086ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80086d0:	2200      	movs	r2, #0
 80086d2:	601a      	str	r2, [r3, #0]
 80086d4:	1e3b      	subs	r3, r7, #0
 80086d6:	bfb9      	ittee	lt
 80086d8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80086dc:	9303      	strlt	r3, [sp, #12]
 80086de:	2300      	movge	r3, #0
 80086e0:	f8c8 3000 	strge.w	r3, [r8]
 80086e4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80086e8:	4ba3      	ldr	r3, [pc, #652]	; (8008978 <_dtoa_r+0x300>)
 80086ea:	bfbc      	itt	lt
 80086ec:	2201      	movlt	r2, #1
 80086ee:	f8c8 2000 	strlt.w	r2, [r8]
 80086f2:	ea33 0309 	bics.w	r3, r3, r9
 80086f6:	d11b      	bne.n	8008730 <_dtoa_r+0xb8>
 80086f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80086fa:	f242 730f 	movw	r3, #9999	; 0x270f
 80086fe:	6013      	str	r3, [r2, #0]
 8008700:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008704:	4333      	orrs	r3, r6
 8008706:	f000 857a 	beq.w	80091fe <_dtoa_r+0xb86>
 800870a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800870c:	b963      	cbnz	r3, 8008728 <_dtoa_r+0xb0>
 800870e:	4b9b      	ldr	r3, [pc, #620]	; (800897c <_dtoa_r+0x304>)
 8008710:	e024      	b.n	800875c <_dtoa_r+0xe4>
 8008712:	4b9b      	ldr	r3, [pc, #620]	; (8008980 <_dtoa_r+0x308>)
 8008714:	9300      	str	r3, [sp, #0]
 8008716:	3308      	adds	r3, #8
 8008718:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800871a:	6013      	str	r3, [r2, #0]
 800871c:	9800      	ldr	r0, [sp, #0]
 800871e:	b015      	add	sp, #84	; 0x54
 8008720:	ecbd 8b02 	vpop	{d8}
 8008724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008728:	4b94      	ldr	r3, [pc, #592]	; (800897c <_dtoa_r+0x304>)
 800872a:	9300      	str	r3, [sp, #0]
 800872c:	3303      	adds	r3, #3
 800872e:	e7f3      	b.n	8008718 <_dtoa_r+0xa0>
 8008730:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008734:	2200      	movs	r2, #0
 8008736:	ec51 0b17 	vmov	r0, r1, d7
 800873a:	2300      	movs	r3, #0
 800873c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008740:	f7f8 f9c2 	bl	8000ac8 <__aeabi_dcmpeq>
 8008744:	4680      	mov	r8, r0
 8008746:	b158      	cbz	r0, 8008760 <_dtoa_r+0xe8>
 8008748:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800874a:	2301      	movs	r3, #1
 800874c:	6013      	str	r3, [r2, #0]
 800874e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008750:	2b00      	cmp	r3, #0
 8008752:	f000 8551 	beq.w	80091f8 <_dtoa_r+0xb80>
 8008756:	488b      	ldr	r0, [pc, #556]	; (8008984 <_dtoa_r+0x30c>)
 8008758:	6018      	str	r0, [r3, #0]
 800875a:	1e43      	subs	r3, r0, #1
 800875c:	9300      	str	r3, [sp, #0]
 800875e:	e7dd      	b.n	800871c <_dtoa_r+0xa4>
 8008760:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8008764:	aa12      	add	r2, sp, #72	; 0x48
 8008766:	a913      	add	r1, sp, #76	; 0x4c
 8008768:	4620      	mov	r0, r4
 800876a:	f001 facd 	bl	8009d08 <__d2b>
 800876e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008772:	4683      	mov	fp, r0
 8008774:	2d00      	cmp	r5, #0
 8008776:	d07c      	beq.n	8008872 <_dtoa_r+0x1fa>
 8008778:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800877a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800877e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008782:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8008786:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800878a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800878e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008792:	4b7d      	ldr	r3, [pc, #500]	; (8008988 <_dtoa_r+0x310>)
 8008794:	2200      	movs	r2, #0
 8008796:	4630      	mov	r0, r6
 8008798:	4639      	mov	r1, r7
 800879a:	f7f7 fd75 	bl	8000288 <__aeabi_dsub>
 800879e:	a36e      	add	r3, pc, #440	; (adr r3, 8008958 <_dtoa_r+0x2e0>)
 80087a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087a4:	f7f7 ff28 	bl	80005f8 <__aeabi_dmul>
 80087a8:	a36d      	add	r3, pc, #436	; (adr r3, 8008960 <_dtoa_r+0x2e8>)
 80087aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087ae:	f7f7 fd6d 	bl	800028c <__adddf3>
 80087b2:	4606      	mov	r6, r0
 80087b4:	4628      	mov	r0, r5
 80087b6:	460f      	mov	r7, r1
 80087b8:	f7f7 feb4 	bl	8000524 <__aeabi_i2d>
 80087bc:	a36a      	add	r3, pc, #424	; (adr r3, 8008968 <_dtoa_r+0x2f0>)
 80087be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087c2:	f7f7 ff19 	bl	80005f8 <__aeabi_dmul>
 80087c6:	4602      	mov	r2, r0
 80087c8:	460b      	mov	r3, r1
 80087ca:	4630      	mov	r0, r6
 80087cc:	4639      	mov	r1, r7
 80087ce:	f7f7 fd5d 	bl	800028c <__adddf3>
 80087d2:	4606      	mov	r6, r0
 80087d4:	460f      	mov	r7, r1
 80087d6:	f7f8 f9bf 	bl	8000b58 <__aeabi_d2iz>
 80087da:	2200      	movs	r2, #0
 80087dc:	4682      	mov	sl, r0
 80087de:	2300      	movs	r3, #0
 80087e0:	4630      	mov	r0, r6
 80087e2:	4639      	mov	r1, r7
 80087e4:	f7f8 f97a 	bl	8000adc <__aeabi_dcmplt>
 80087e8:	b148      	cbz	r0, 80087fe <_dtoa_r+0x186>
 80087ea:	4650      	mov	r0, sl
 80087ec:	f7f7 fe9a 	bl	8000524 <__aeabi_i2d>
 80087f0:	4632      	mov	r2, r6
 80087f2:	463b      	mov	r3, r7
 80087f4:	f7f8 f968 	bl	8000ac8 <__aeabi_dcmpeq>
 80087f8:	b908      	cbnz	r0, 80087fe <_dtoa_r+0x186>
 80087fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80087fe:	f1ba 0f16 	cmp.w	sl, #22
 8008802:	d854      	bhi.n	80088ae <_dtoa_r+0x236>
 8008804:	4b61      	ldr	r3, [pc, #388]	; (800898c <_dtoa_r+0x314>)
 8008806:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800880a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800880e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008812:	f7f8 f963 	bl	8000adc <__aeabi_dcmplt>
 8008816:	2800      	cmp	r0, #0
 8008818:	d04b      	beq.n	80088b2 <_dtoa_r+0x23a>
 800881a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800881e:	2300      	movs	r3, #0
 8008820:	930e      	str	r3, [sp, #56]	; 0x38
 8008822:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008824:	1b5d      	subs	r5, r3, r5
 8008826:	1e6b      	subs	r3, r5, #1
 8008828:	9304      	str	r3, [sp, #16]
 800882a:	bf43      	ittte	mi
 800882c:	2300      	movmi	r3, #0
 800882e:	f1c5 0801 	rsbmi	r8, r5, #1
 8008832:	9304      	strmi	r3, [sp, #16]
 8008834:	f04f 0800 	movpl.w	r8, #0
 8008838:	f1ba 0f00 	cmp.w	sl, #0
 800883c:	db3b      	blt.n	80088b6 <_dtoa_r+0x23e>
 800883e:	9b04      	ldr	r3, [sp, #16]
 8008840:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8008844:	4453      	add	r3, sl
 8008846:	9304      	str	r3, [sp, #16]
 8008848:	2300      	movs	r3, #0
 800884a:	9306      	str	r3, [sp, #24]
 800884c:	9b05      	ldr	r3, [sp, #20]
 800884e:	2b09      	cmp	r3, #9
 8008850:	d869      	bhi.n	8008926 <_dtoa_r+0x2ae>
 8008852:	2b05      	cmp	r3, #5
 8008854:	bfc4      	itt	gt
 8008856:	3b04      	subgt	r3, #4
 8008858:	9305      	strgt	r3, [sp, #20]
 800885a:	9b05      	ldr	r3, [sp, #20]
 800885c:	f1a3 0302 	sub.w	r3, r3, #2
 8008860:	bfcc      	ite	gt
 8008862:	2500      	movgt	r5, #0
 8008864:	2501      	movle	r5, #1
 8008866:	2b03      	cmp	r3, #3
 8008868:	d869      	bhi.n	800893e <_dtoa_r+0x2c6>
 800886a:	e8df f003 	tbb	[pc, r3]
 800886e:	4e2c      	.short	0x4e2c
 8008870:	5a4c      	.short	0x5a4c
 8008872:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8008876:	441d      	add	r5, r3
 8008878:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800887c:	2b20      	cmp	r3, #32
 800887e:	bfc1      	itttt	gt
 8008880:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008884:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008888:	fa09 f303 	lslgt.w	r3, r9, r3
 800888c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008890:	bfda      	itte	le
 8008892:	f1c3 0320 	rsble	r3, r3, #32
 8008896:	fa06 f003 	lslle.w	r0, r6, r3
 800889a:	4318      	orrgt	r0, r3
 800889c:	f7f7 fe32 	bl	8000504 <__aeabi_ui2d>
 80088a0:	2301      	movs	r3, #1
 80088a2:	4606      	mov	r6, r0
 80088a4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80088a8:	3d01      	subs	r5, #1
 80088aa:	9310      	str	r3, [sp, #64]	; 0x40
 80088ac:	e771      	b.n	8008792 <_dtoa_r+0x11a>
 80088ae:	2301      	movs	r3, #1
 80088b0:	e7b6      	b.n	8008820 <_dtoa_r+0x1a8>
 80088b2:	900e      	str	r0, [sp, #56]	; 0x38
 80088b4:	e7b5      	b.n	8008822 <_dtoa_r+0x1aa>
 80088b6:	f1ca 0300 	rsb	r3, sl, #0
 80088ba:	9306      	str	r3, [sp, #24]
 80088bc:	2300      	movs	r3, #0
 80088be:	eba8 080a 	sub.w	r8, r8, sl
 80088c2:	930d      	str	r3, [sp, #52]	; 0x34
 80088c4:	e7c2      	b.n	800884c <_dtoa_r+0x1d4>
 80088c6:	2300      	movs	r3, #0
 80088c8:	9308      	str	r3, [sp, #32]
 80088ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	dc39      	bgt.n	8008944 <_dtoa_r+0x2cc>
 80088d0:	f04f 0901 	mov.w	r9, #1
 80088d4:	f8cd 9004 	str.w	r9, [sp, #4]
 80088d8:	464b      	mov	r3, r9
 80088da:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80088de:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80088e0:	2200      	movs	r2, #0
 80088e2:	6042      	str	r2, [r0, #4]
 80088e4:	2204      	movs	r2, #4
 80088e6:	f102 0614 	add.w	r6, r2, #20
 80088ea:	429e      	cmp	r6, r3
 80088ec:	6841      	ldr	r1, [r0, #4]
 80088ee:	d92f      	bls.n	8008950 <_dtoa_r+0x2d8>
 80088f0:	4620      	mov	r0, r4
 80088f2:	f000 fee7 	bl	80096c4 <_Balloc>
 80088f6:	9000      	str	r0, [sp, #0]
 80088f8:	2800      	cmp	r0, #0
 80088fa:	d14b      	bne.n	8008994 <_dtoa_r+0x31c>
 80088fc:	4b24      	ldr	r3, [pc, #144]	; (8008990 <_dtoa_r+0x318>)
 80088fe:	4602      	mov	r2, r0
 8008900:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008904:	e6d1      	b.n	80086aa <_dtoa_r+0x32>
 8008906:	2301      	movs	r3, #1
 8008908:	e7de      	b.n	80088c8 <_dtoa_r+0x250>
 800890a:	2300      	movs	r3, #0
 800890c:	9308      	str	r3, [sp, #32]
 800890e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008910:	eb0a 0903 	add.w	r9, sl, r3
 8008914:	f109 0301 	add.w	r3, r9, #1
 8008918:	2b01      	cmp	r3, #1
 800891a:	9301      	str	r3, [sp, #4]
 800891c:	bfb8      	it	lt
 800891e:	2301      	movlt	r3, #1
 8008920:	e7dd      	b.n	80088de <_dtoa_r+0x266>
 8008922:	2301      	movs	r3, #1
 8008924:	e7f2      	b.n	800890c <_dtoa_r+0x294>
 8008926:	2501      	movs	r5, #1
 8008928:	2300      	movs	r3, #0
 800892a:	9305      	str	r3, [sp, #20]
 800892c:	9508      	str	r5, [sp, #32]
 800892e:	f04f 39ff 	mov.w	r9, #4294967295
 8008932:	2200      	movs	r2, #0
 8008934:	f8cd 9004 	str.w	r9, [sp, #4]
 8008938:	2312      	movs	r3, #18
 800893a:	9209      	str	r2, [sp, #36]	; 0x24
 800893c:	e7cf      	b.n	80088de <_dtoa_r+0x266>
 800893e:	2301      	movs	r3, #1
 8008940:	9308      	str	r3, [sp, #32]
 8008942:	e7f4      	b.n	800892e <_dtoa_r+0x2b6>
 8008944:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008948:	f8cd 9004 	str.w	r9, [sp, #4]
 800894c:	464b      	mov	r3, r9
 800894e:	e7c6      	b.n	80088de <_dtoa_r+0x266>
 8008950:	3101      	adds	r1, #1
 8008952:	6041      	str	r1, [r0, #4]
 8008954:	0052      	lsls	r2, r2, #1
 8008956:	e7c6      	b.n	80088e6 <_dtoa_r+0x26e>
 8008958:	636f4361 	.word	0x636f4361
 800895c:	3fd287a7 	.word	0x3fd287a7
 8008960:	8b60c8b3 	.word	0x8b60c8b3
 8008964:	3fc68a28 	.word	0x3fc68a28
 8008968:	509f79fb 	.word	0x509f79fb
 800896c:	3fd34413 	.word	0x3fd34413
 8008970:	0800b6ad 	.word	0x0800b6ad
 8008974:	0800b6c4 	.word	0x0800b6c4
 8008978:	7ff00000 	.word	0x7ff00000
 800897c:	0800b6a9 	.word	0x0800b6a9
 8008980:	0800b6a0 	.word	0x0800b6a0
 8008984:	0800b67d 	.word	0x0800b67d
 8008988:	3ff80000 	.word	0x3ff80000
 800898c:	0800b820 	.word	0x0800b820
 8008990:	0800b723 	.word	0x0800b723
 8008994:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008996:	9a00      	ldr	r2, [sp, #0]
 8008998:	601a      	str	r2, [r3, #0]
 800899a:	9b01      	ldr	r3, [sp, #4]
 800899c:	2b0e      	cmp	r3, #14
 800899e:	f200 80ad 	bhi.w	8008afc <_dtoa_r+0x484>
 80089a2:	2d00      	cmp	r5, #0
 80089a4:	f000 80aa 	beq.w	8008afc <_dtoa_r+0x484>
 80089a8:	f1ba 0f00 	cmp.w	sl, #0
 80089ac:	dd36      	ble.n	8008a1c <_dtoa_r+0x3a4>
 80089ae:	4ac3      	ldr	r2, [pc, #780]	; (8008cbc <_dtoa_r+0x644>)
 80089b0:	f00a 030f 	and.w	r3, sl, #15
 80089b4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80089b8:	ed93 7b00 	vldr	d7, [r3]
 80089bc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80089c0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80089c4:	eeb0 8a47 	vmov.f32	s16, s14
 80089c8:	eef0 8a67 	vmov.f32	s17, s15
 80089cc:	d016      	beq.n	80089fc <_dtoa_r+0x384>
 80089ce:	4bbc      	ldr	r3, [pc, #752]	; (8008cc0 <_dtoa_r+0x648>)
 80089d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80089d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80089d8:	f7f7 ff38 	bl	800084c <__aeabi_ddiv>
 80089dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80089e0:	f007 070f 	and.w	r7, r7, #15
 80089e4:	2503      	movs	r5, #3
 80089e6:	4eb6      	ldr	r6, [pc, #728]	; (8008cc0 <_dtoa_r+0x648>)
 80089e8:	b957      	cbnz	r7, 8008a00 <_dtoa_r+0x388>
 80089ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80089ee:	ec53 2b18 	vmov	r2, r3, d8
 80089f2:	f7f7 ff2b 	bl	800084c <__aeabi_ddiv>
 80089f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80089fa:	e029      	b.n	8008a50 <_dtoa_r+0x3d8>
 80089fc:	2502      	movs	r5, #2
 80089fe:	e7f2      	b.n	80089e6 <_dtoa_r+0x36e>
 8008a00:	07f9      	lsls	r1, r7, #31
 8008a02:	d508      	bpl.n	8008a16 <_dtoa_r+0x39e>
 8008a04:	ec51 0b18 	vmov	r0, r1, d8
 8008a08:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008a0c:	f7f7 fdf4 	bl	80005f8 <__aeabi_dmul>
 8008a10:	ec41 0b18 	vmov	d8, r0, r1
 8008a14:	3501      	adds	r5, #1
 8008a16:	107f      	asrs	r7, r7, #1
 8008a18:	3608      	adds	r6, #8
 8008a1a:	e7e5      	b.n	80089e8 <_dtoa_r+0x370>
 8008a1c:	f000 80a6 	beq.w	8008b6c <_dtoa_r+0x4f4>
 8008a20:	f1ca 0600 	rsb	r6, sl, #0
 8008a24:	4ba5      	ldr	r3, [pc, #660]	; (8008cbc <_dtoa_r+0x644>)
 8008a26:	4fa6      	ldr	r7, [pc, #664]	; (8008cc0 <_dtoa_r+0x648>)
 8008a28:	f006 020f 	and.w	r2, r6, #15
 8008a2c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a34:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008a38:	f7f7 fdde 	bl	80005f8 <__aeabi_dmul>
 8008a3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008a40:	1136      	asrs	r6, r6, #4
 8008a42:	2300      	movs	r3, #0
 8008a44:	2502      	movs	r5, #2
 8008a46:	2e00      	cmp	r6, #0
 8008a48:	f040 8085 	bne.w	8008b56 <_dtoa_r+0x4de>
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d1d2      	bne.n	80089f6 <_dtoa_r+0x37e>
 8008a50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	f000 808c 	beq.w	8008b70 <_dtoa_r+0x4f8>
 8008a58:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008a5c:	4b99      	ldr	r3, [pc, #612]	; (8008cc4 <_dtoa_r+0x64c>)
 8008a5e:	2200      	movs	r2, #0
 8008a60:	4630      	mov	r0, r6
 8008a62:	4639      	mov	r1, r7
 8008a64:	f7f8 f83a 	bl	8000adc <__aeabi_dcmplt>
 8008a68:	2800      	cmp	r0, #0
 8008a6a:	f000 8081 	beq.w	8008b70 <_dtoa_r+0x4f8>
 8008a6e:	9b01      	ldr	r3, [sp, #4]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d07d      	beq.n	8008b70 <_dtoa_r+0x4f8>
 8008a74:	f1b9 0f00 	cmp.w	r9, #0
 8008a78:	dd3c      	ble.n	8008af4 <_dtoa_r+0x47c>
 8008a7a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008a7e:	9307      	str	r3, [sp, #28]
 8008a80:	2200      	movs	r2, #0
 8008a82:	4b91      	ldr	r3, [pc, #580]	; (8008cc8 <_dtoa_r+0x650>)
 8008a84:	4630      	mov	r0, r6
 8008a86:	4639      	mov	r1, r7
 8008a88:	f7f7 fdb6 	bl	80005f8 <__aeabi_dmul>
 8008a8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008a90:	3501      	adds	r5, #1
 8008a92:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8008a96:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008a9a:	4628      	mov	r0, r5
 8008a9c:	f7f7 fd42 	bl	8000524 <__aeabi_i2d>
 8008aa0:	4632      	mov	r2, r6
 8008aa2:	463b      	mov	r3, r7
 8008aa4:	f7f7 fda8 	bl	80005f8 <__aeabi_dmul>
 8008aa8:	4b88      	ldr	r3, [pc, #544]	; (8008ccc <_dtoa_r+0x654>)
 8008aaa:	2200      	movs	r2, #0
 8008aac:	f7f7 fbee 	bl	800028c <__adddf3>
 8008ab0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008ab4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ab8:	9303      	str	r3, [sp, #12]
 8008aba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d15c      	bne.n	8008b7a <_dtoa_r+0x502>
 8008ac0:	4b83      	ldr	r3, [pc, #524]	; (8008cd0 <_dtoa_r+0x658>)
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	4630      	mov	r0, r6
 8008ac6:	4639      	mov	r1, r7
 8008ac8:	f7f7 fbde 	bl	8000288 <__aeabi_dsub>
 8008acc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008ad0:	4606      	mov	r6, r0
 8008ad2:	460f      	mov	r7, r1
 8008ad4:	f7f8 f820 	bl	8000b18 <__aeabi_dcmpgt>
 8008ad8:	2800      	cmp	r0, #0
 8008ada:	f040 8296 	bne.w	800900a <_dtoa_r+0x992>
 8008ade:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008ae2:	4630      	mov	r0, r6
 8008ae4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008ae8:	4639      	mov	r1, r7
 8008aea:	f7f7 fff7 	bl	8000adc <__aeabi_dcmplt>
 8008aee:	2800      	cmp	r0, #0
 8008af0:	f040 8288 	bne.w	8009004 <_dtoa_r+0x98c>
 8008af4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008af8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008afc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	f2c0 8158 	blt.w	8008db4 <_dtoa_r+0x73c>
 8008b04:	f1ba 0f0e 	cmp.w	sl, #14
 8008b08:	f300 8154 	bgt.w	8008db4 <_dtoa_r+0x73c>
 8008b0c:	4b6b      	ldr	r3, [pc, #428]	; (8008cbc <_dtoa_r+0x644>)
 8008b0e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008b12:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008b16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	f280 80e3 	bge.w	8008ce4 <_dtoa_r+0x66c>
 8008b1e:	9b01      	ldr	r3, [sp, #4]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	f300 80df 	bgt.w	8008ce4 <_dtoa_r+0x66c>
 8008b26:	f040 826d 	bne.w	8009004 <_dtoa_r+0x98c>
 8008b2a:	4b69      	ldr	r3, [pc, #420]	; (8008cd0 <_dtoa_r+0x658>)
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	4640      	mov	r0, r8
 8008b30:	4649      	mov	r1, r9
 8008b32:	f7f7 fd61 	bl	80005f8 <__aeabi_dmul>
 8008b36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b3a:	f7f7 ffe3 	bl	8000b04 <__aeabi_dcmpge>
 8008b3e:	9e01      	ldr	r6, [sp, #4]
 8008b40:	4637      	mov	r7, r6
 8008b42:	2800      	cmp	r0, #0
 8008b44:	f040 8243 	bne.w	8008fce <_dtoa_r+0x956>
 8008b48:	9d00      	ldr	r5, [sp, #0]
 8008b4a:	2331      	movs	r3, #49	; 0x31
 8008b4c:	f805 3b01 	strb.w	r3, [r5], #1
 8008b50:	f10a 0a01 	add.w	sl, sl, #1
 8008b54:	e23f      	b.n	8008fd6 <_dtoa_r+0x95e>
 8008b56:	07f2      	lsls	r2, r6, #31
 8008b58:	d505      	bpl.n	8008b66 <_dtoa_r+0x4ee>
 8008b5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b5e:	f7f7 fd4b 	bl	80005f8 <__aeabi_dmul>
 8008b62:	3501      	adds	r5, #1
 8008b64:	2301      	movs	r3, #1
 8008b66:	1076      	asrs	r6, r6, #1
 8008b68:	3708      	adds	r7, #8
 8008b6a:	e76c      	b.n	8008a46 <_dtoa_r+0x3ce>
 8008b6c:	2502      	movs	r5, #2
 8008b6e:	e76f      	b.n	8008a50 <_dtoa_r+0x3d8>
 8008b70:	9b01      	ldr	r3, [sp, #4]
 8008b72:	f8cd a01c 	str.w	sl, [sp, #28]
 8008b76:	930c      	str	r3, [sp, #48]	; 0x30
 8008b78:	e78d      	b.n	8008a96 <_dtoa_r+0x41e>
 8008b7a:	9900      	ldr	r1, [sp, #0]
 8008b7c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008b7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b80:	4b4e      	ldr	r3, [pc, #312]	; (8008cbc <_dtoa_r+0x644>)
 8008b82:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008b86:	4401      	add	r1, r0
 8008b88:	9102      	str	r1, [sp, #8]
 8008b8a:	9908      	ldr	r1, [sp, #32]
 8008b8c:	eeb0 8a47 	vmov.f32	s16, s14
 8008b90:	eef0 8a67 	vmov.f32	s17, s15
 8008b94:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b98:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008b9c:	2900      	cmp	r1, #0
 8008b9e:	d045      	beq.n	8008c2c <_dtoa_r+0x5b4>
 8008ba0:	494c      	ldr	r1, [pc, #304]	; (8008cd4 <_dtoa_r+0x65c>)
 8008ba2:	2000      	movs	r0, #0
 8008ba4:	f7f7 fe52 	bl	800084c <__aeabi_ddiv>
 8008ba8:	ec53 2b18 	vmov	r2, r3, d8
 8008bac:	f7f7 fb6c 	bl	8000288 <__aeabi_dsub>
 8008bb0:	9d00      	ldr	r5, [sp, #0]
 8008bb2:	ec41 0b18 	vmov	d8, r0, r1
 8008bb6:	4639      	mov	r1, r7
 8008bb8:	4630      	mov	r0, r6
 8008bba:	f7f7 ffcd 	bl	8000b58 <__aeabi_d2iz>
 8008bbe:	900c      	str	r0, [sp, #48]	; 0x30
 8008bc0:	f7f7 fcb0 	bl	8000524 <__aeabi_i2d>
 8008bc4:	4602      	mov	r2, r0
 8008bc6:	460b      	mov	r3, r1
 8008bc8:	4630      	mov	r0, r6
 8008bca:	4639      	mov	r1, r7
 8008bcc:	f7f7 fb5c 	bl	8000288 <__aeabi_dsub>
 8008bd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008bd2:	3330      	adds	r3, #48	; 0x30
 8008bd4:	f805 3b01 	strb.w	r3, [r5], #1
 8008bd8:	ec53 2b18 	vmov	r2, r3, d8
 8008bdc:	4606      	mov	r6, r0
 8008bde:	460f      	mov	r7, r1
 8008be0:	f7f7 ff7c 	bl	8000adc <__aeabi_dcmplt>
 8008be4:	2800      	cmp	r0, #0
 8008be6:	d165      	bne.n	8008cb4 <_dtoa_r+0x63c>
 8008be8:	4632      	mov	r2, r6
 8008bea:	463b      	mov	r3, r7
 8008bec:	4935      	ldr	r1, [pc, #212]	; (8008cc4 <_dtoa_r+0x64c>)
 8008bee:	2000      	movs	r0, #0
 8008bf0:	f7f7 fb4a 	bl	8000288 <__aeabi_dsub>
 8008bf4:	ec53 2b18 	vmov	r2, r3, d8
 8008bf8:	f7f7 ff70 	bl	8000adc <__aeabi_dcmplt>
 8008bfc:	2800      	cmp	r0, #0
 8008bfe:	f040 80b9 	bne.w	8008d74 <_dtoa_r+0x6fc>
 8008c02:	9b02      	ldr	r3, [sp, #8]
 8008c04:	429d      	cmp	r5, r3
 8008c06:	f43f af75 	beq.w	8008af4 <_dtoa_r+0x47c>
 8008c0a:	4b2f      	ldr	r3, [pc, #188]	; (8008cc8 <_dtoa_r+0x650>)
 8008c0c:	ec51 0b18 	vmov	r0, r1, d8
 8008c10:	2200      	movs	r2, #0
 8008c12:	f7f7 fcf1 	bl	80005f8 <__aeabi_dmul>
 8008c16:	4b2c      	ldr	r3, [pc, #176]	; (8008cc8 <_dtoa_r+0x650>)
 8008c18:	ec41 0b18 	vmov	d8, r0, r1
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	4630      	mov	r0, r6
 8008c20:	4639      	mov	r1, r7
 8008c22:	f7f7 fce9 	bl	80005f8 <__aeabi_dmul>
 8008c26:	4606      	mov	r6, r0
 8008c28:	460f      	mov	r7, r1
 8008c2a:	e7c4      	b.n	8008bb6 <_dtoa_r+0x53e>
 8008c2c:	ec51 0b17 	vmov	r0, r1, d7
 8008c30:	f7f7 fce2 	bl	80005f8 <__aeabi_dmul>
 8008c34:	9b02      	ldr	r3, [sp, #8]
 8008c36:	9d00      	ldr	r5, [sp, #0]
 8008c38:	930c      	str	r3, [sp, #48]	; 0x30
 8008c3a:	ec41 0b18 	vmov	d8, r0, r1
 8008c3e:	4639      	mov	r1, r7
 8008c40:	4630      	mov	r0, r6
 8008c42:	f7f7 ff89 	bl	8000b58 <__aeabi_d2iz>
 8008c46:	9011      	str	r0, [sp, #68]	; 0x44
 8008c48:	f7f7 fc6c 	bl	8000524 <__aeabi_i2d>
 8008c4c:	4602      	mov	r2, r0
 8008c4e:	460b      	mov	r3, r1
 8008c50:	4630      	mov	r0, r6
 8008c52:	4639      	mov	r1, r7
 8008c54:	f7f7 fb18 	bl	8000288 <__aeabi_dsub>
 8008c58:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008c5a:	3330      	adds	r3, #48	; 0x30
 8008c5c:	f805 3b01 	strb.w	r3, [r5], #1
 8008c60:	9b02      	ldr	r3, [sp, #8]
 8008c62:	429d      	cmp	r5, r3
 8008c64:	4606      	mov	r6, r0
 8008c66:	460f      	mov	r7, r1
 8008c68:	f04f 0200 	mov.w	r2, #0
 8008c6c:	d134      	bne.n	8008cd8 <_dtoa_r+0x660>
 8008c6e:	4b19      	ldr	r3, [pc, #100]	; (8008cd4 <_dtoa_r+0x65c>)
 8008c70:	ec51 0b18 	vmov	r0, r1, d8
 8008c74:	f7f7 fb0a 	bl	800028c <__adddf3>
 8008c78:	4602      	mov	r2, r0
 8008c7a:	460b      	mov	r3, r1
 8008c7c:	4630      	mov	r0, r6
 8008c7e:	4639      	mov	r1, r7
 8008c80:	f7f7 ff4a 	bl	8000b18 <__aeabi_dcmpgt>
 8008c84:	2800      	cmp	r0, #0
 8008c86:	d175      	bne.n	8008d74 <_dtoa_r+0x6fc>
 8008c88:	ec53 2b18 	vmov	r2, r3, d8
 8008c8c:	4911      	ldr	r1, [pc, #68]	; (8008cd4 <_dtoa_r+0x65c>)
 8008c8e:	2000      	movs	r0, #0
 8008c90:	f7f7 fafa 	bl	8000288 <__aeabi_dsub>
 8008c94:	4602      	mov	r2, r0
 8008c96:	460b      	mov	r3, r1
 8008c98:	4630      	mov	r0, r6
 8008c9a:	4639      	mov	r1, r7
 8008c9c:	f7f7 ff1e 	bl	8000adc <__aeabi_dcmplt>
 8008ca0:	2800      	cmp	r0, #0
 8008ca2:	f43f af27 	beq.w	8008af4 <_dtoa_r+0x47c>
 8008ca6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008ca8:	1e6b      	subs	r3, r5, #1
 8008caa:	930c      	str	r3, [sp, #48]	; 0x30
 8008cac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008cb0:	2b30      	cmp	r3, #48	; 0x30
 8008cb2:	d0f8      	beq.n	8008ca6 <_dtoa_r+0x62e>
 8008cb4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008cb8:	e04a      	b.n	8008d50 <_dtoa_r+0x6d8>
 8008cba:	bf00      	nop
 8008cbc:	0800b820 	.word	0x0800b820
 8008cc0:	0800b7f8 	.word	0x0800b7f8
 8008cc4:	3ff00000 	.word	0x3ff00000
 8008cc8:	40240000 	.word	0x40240000
 8008ccc:	401c0000 	.word	0x401c0000
 8008cd0:	40140000 	.word	0x40140000
 8008cd4:	3fe00000 	.word	0x3fe00000
 8008cd8:	4baf      	ldr	r3, [pc, #700]	; (8008f98 <_dtoa_r+0x920>)
 8008cda:	f7f7 fc8d 	bl	80005f8 <__aeabi_dmul>
 8008cde:	4606      	mov	r6, r0
 8008ce0:	460f      	mov	r7, r1
 8008ce2:	e7ac      	b.n	8008c3e <_dtoa_r+0x5c6>
 8008ce4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008ce8:	9d00      	ldr	r5, [sp, #0]
 8008cea:	4642      	mov	r2, r8
 8008cec:	464b      	mov	r3, r9
 8008cee:	4630      	mov	r0, r6
 8008cf0:	4639      	mov	r1, r7
 8008cf2:	f7f7 fdab 	bl	800084c <__aeabi_ddiv>
 8008cf6:	f7f7 ff2f 	bl	8000b58 <__aeabi_d2iz>
 8008cfa:	9002      	str	r0, [sp, #8]
 8008cfc:	f7f7 fc12 	bl	8000524 <__aeabi_i2d>
 8008d00:	4642      	mov	r2, r8
 8008d02:	464b      	mov	r3, r9
 8008d04:	f7f7 fc78 	bl	80005f8 <__aeabi_dmul>
 8008d08:	4602      	mov	r2, r0
 8008d0a:	460b      	mov	r3, r1
 8008d0c:	4630      	mov	r0, r6
 8008d0e:	4639      	mov	r1, r7
 8008d10:	f7f7 faba 	bl	8000288 <__aeabi_dsub>
 8008d14:	9e02      	ldr	r6, [sp, #8]
 8008d16:	9f01      	ldr	r7, [sp, #4]
 8008d18:	3630      	adds	r6, #48	; 0x30
 8008d1a:	f805 6b01 	strb.w	r6, [r5], #1
 8008d1e:	9e00      	ldr	r6, [sp, #0]
 8008d20:	1bae      	subs	r6, r5, r6
 8008d22:	42b7      	cmp	r7, r6
 8008d24:	4602      	mov	r2, r0
 8008d26:	460b      	mov	r3, r1
 8008d28:	d137      	bne.n	8008d9a <_dtoa_r+0x722>
 8008d2a:	f7f7 faaf 	bl	800028c <__adddf3>
 8008d2e:	4642      	mov	r2, r8
 8008d30:	464b      	mov	r3, r9
 8008d32:	4606      	mov	r6, r0
 8008d34:	460f      	mov	r7, r1
 8008d36:	f7f7 feef 	bl	8000b18 <__aeabi_dcmpgt>
 8008d3a:	b9c8      	cbnz	r0, 8008d70 <_dtoa_r+0x6f8>
 8008d3c:	4642      	mov	r2, r8
 8008d3e:	464b      	mov	r3, r9
 8008d40:	4630      	mov	r0, r6
 8008d42:	4639      	mov	r1, r7
 8008d44:	f7f7 fec0 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d48:	b110      	cbz	r0, 8008d50 <_dtoa_r+0x6d8>
 8008d4a:	9b02      	ldr	r3, [sp, #8]
 8008d4c:	07d9      	lsls	r1, r3, #31
 8008d4e:	d40f      	bmi.n	8008d70 <_dtoa_r+0x6f8>
 8008d50:	4620      	mov	r0, r4
 8008d52:	4659      	mov	r1, fp
 8008d54:	f000 fcf6 	bl	8009744 <_Bfree>
 8008d58:	2300      	movs	r3, #0
 8008d5a:	702b      	strb	r3, [r5, #0]
 8008d5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d5e:	f10a 0001 	add.w	r0, sl, #1
 8008d62:	6018      	str	r0, [r3, #0]
 8008d64:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	f43f acd8 	beq.w	800871c <_dtoa_r+0xa4>
 8008d6c:	601d      	str	r5, [r3, #0]
 8008d6e:	e4d5      	b.n	800871c <_dtoa_r+0xa4>
 8008d70:	f8cd a01c 	str.w	sl, [sp, #28]
 8008d74:	462b      	mov	r3, r5
 8008d76:	461d      	mov	r5, r3
 8008d78:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d7c:	2a39      	cmp	r2, #57	; 0x39
 8008d7e:	d108      	bne.n	8008d92 <_dtoa_r+0x71a>
 8008d80:	9a00      	ldr	r2, [sp, #0]
 8008d82:	429a      	cmp	r2, r3
 8008d84:	d1f7      	bne.n	8008d76 <_dtoa_r+0x6fe>
 8008d86:	9a07      	ldr	r2, [sp, #28]
 8008d88:	9900      	ldr	r1, [sp, #0]
 8008d8a:	3201      	adds	r2, #1
 8008d8c:	9207      	str	r2, [sp, #28]
 8008d8e:	2230      	movs	r2, #48	; 0x30
 8008d90:	700a      	strb	r2, [r1, #0]
 8008d92:	781a      	ldrb	r2, [r3, #0]
 8008d94:	3201      	adds	r2, #1
 8008d96:	701a      	strb	r2, [r3, #0]
 8008d98:	e78c      	b.n	8008cb4 <_dtoa_r+0x63c>
 8008d9a:	4b7f      	ldr	r3, [pc, #508]	; (8008f98 <_dtoa_r+0x920>)
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	f7f7 fc2b 	bl	80005f8 <__aeabi_dmul>
 8008da2:	2200      	movs	r2, #0
 8008da4:	2300      	movs	r3, #0
 8008da6:	4606      	mov	r6, r0
 8008da8:	460f      	mov	r7, r1
 8008daa:	f7f7 fe8d 	bl	8000ac8 <__aeabi_dcmpeq>
 8008dae:	2800      	cmp	r0, #0
 8008db0:	d09b      	beq.n	8008cea <_dtoa_r+0x672>
 8008db2:	e7cd      	b.n	8008d50 <_dtoa_r+0x6d8>
 8008db4:	9a08      	ldr	r2, [sp, #32]
 8008db6:	2a00      	cmp	r2, #0
 8008db8:	f000 80c4 	beq.w	8008f44 <_dtoa_r+0x8cc>
 8008dbc:	9a05      	ldr	r2, [sp, #20]
 8008dbe:	2a01      	cmp	r2, #1
 8008dc0:	f300 80a8 	bgt.w	8008f14 <_dtoa_r+0x89c>
 8008dc4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008dc6:	2a00      	cmp	r2, #0
 8008dc8:	f000 80a0 	beq.w	8008f0c <_dtoa_r+0x894>
 8008dcc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008dd0:	9e06      	ldr	r6, [sp, #24]
 8008dd2:	4645      	mov	r5, r8
 8008dd4:	9a04      	ldr	r2, [sp, #16]
 8008dd6:	2101      	movs	r1, #1
 8008dd8:	441a      	add	r2, r3
 8008dda:	4620      	mov	r0, r4
 8008ddc:	4498      	add	r8, r3
 8008dde:	9204      	str	r2, [sp, #16]
 8008de0:	f000 fd6c 	bl	80098bc <__i2b>
 8008de4:	4607      	mov	r7, r0
 8008de6:	2d00      	cmp	r5, #0
 8008de8:	dd0b      	ble.n	8008e02 <_dtoa_r+0x78a>
 8008dea:	9b04      	ldr	r3, [sp, #16]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	dd08      	ble.n	8008e02 <_dtoa_r+0x78a>
 8008df0:	42ab      	cmp	r3, r5
 8008df2:	9a04      	ldr	r2, [sp, #16]
 8008df4:	bfa8      	it	ge
 8008df6:	462b      	movge	r3, r5
 8008df8:	eba8 0803 	sub.w	r8, r8, r3
 8008dfc:	1aed      	subs	r5, r5, r3
 8008dfe:	1ad3      	subs	r3, r2, r3
 8008e00:	9304      	str	r3, [sp, #16]
 8008e02:	9b06      	ldr	r3, [sp, #24]
 8008e04:	b1fb      	cbz	r3, 8008e46 <_dtoa_r+0x7ce>
 8008e06:	9b08      	ldr	r3, [sp, #32]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	f000 809f 	beq.w	8008f4c <_dtoa_r+0x8d4>
 8008e0e:	2e00      	cmp	r6, #0
 8008e10:	dd11      	ble.n	8008e36 <_dtoa_r+0x7be>
 8008e12:	4639      	mov	r1, r7
 8008e14:	4632      	mov	r2, r6
 8008e16:	4620      	mov	r0, r4
 8008e18:	f000 fe0c 	bl	8009a34 <__pow5mult>
 8008e1c:	465a      	mov	r2, fp
 8008e1e:	4601      	mov	r1, r0
 8008e20:	4607      	mov	r7, r0
 8008e22:	4620      	mov	r0, r4
 8008e24:	f000 fd60 	bl	80098e8 <__multiply>
 8008e28:	4659      	mov	r1, fp
 8008e2a:	9007      	str	r0, [sp, #28]
 8008e2c:	4620      	mov	r0, r4
 8008e2e:	f000 fc89 	bl	8009744 <_Bfree>
 8008e32:	9b07      	ldr	r3, [sp, #28]
 8008e34:	469b      	mov	fp, r3
 8008e36:	9b06      	ldr	r3, [sp, #24]
 8008e38:	1b9a      	subs	r2, r3, r6
 8008e3a:	d004      	beq.n	8008e46 <_dtoa_r+0x7ce>
 8008e3c:	4659      	mov	r1, fp
 8008e3e:	4620      	mov	r0, r4
 8008e40:	f000 fdf8 	bl	8009a34 <__pow5mult>
 8008e44:	4683      	mov	fp, r0
 8008e46:	2101      	movs	r1, #1
 8008e48:	4620      	mov	r0, r4
 8008e4a:	f000 fd37 	bl	80098bc <__i2b>
 8008e4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	4606      	mov	r6, r0
 8008e54:	dd7c      	ble.n	8008f50 <_dtoa_r+0x8d8>
 8008e56:	461a      	mov	r2, r3
 8008e58:	4601      	mov	r1, r0
 8008e5a:	4620      	mov	r0, r4
 8008e5c:	f000 fdea 	bl	8009a34 <__pow5mult>
 8008e60:	9b05      	ldr	r3, [sp, #20]
 8008e62:	2b01      	cmp	r3, #1
 8008e64:	4606      	mov	r6, r0
 8008e66:	dd76      	ble.n	8008f56 <_dtoa_r+0x8de>
 8008e68:	2300      	movs	r3, #0
 8008e6a:	9306      	str	r3, [sp, #24]
 8008e6c:	6933      	ldr	r3, [r6, #16]
 8008e6e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008e72:	6918      	ldr	r0, [r3, #16]
 8008e74:	f000 fcd2 	bl	800981c <__hi0bits>
 8008e78:	f1c0 0020 	rsb	r0, r0, #32
 8008e7c:	9b04      	ldr	r3, [sp, #16]
 8008e7e:	4418      	add	r0, r3
 8008e80:	f010 001f 	ands.w	r0, r0, #31
 8008e84:	f000 8086 	beq.w	8008f94 <_dtoa_r+0x91c>
 8008e88:	f1c0 0320 	rsb	r3, r0, #32
 8008e8c:	2b04      	cmp	r3, #4
 8008e8e:	dd7f      	ble.n	8008f90 <_dtoa_r+0x918>
 8008e90:	f1c0 001c 	rsb	r0, r0, #28
 8008e94:	9b04      	ldr	r3, [sp, #16]
 8008e96:	4403      	add	r3, r0
 8008e98:	4480      	add	r8, r0
 8008e9a:	4405      	add	r5, r0
 8008e9c:	9304      	str	r3, [sp, #16]
 8008e9e:	f1b8 0f00 	cmp.w	r8, #0
 8008ea2:	dd05      	ble.n	8008eb0 <_dtoa_r+0x838>
 8008ea4:	4659      	mov	r1, fp
 8008ea6:	4642      	mov	r2, r8
 8008ea8:	4620      	mov	r0, r4
 8008eaa:	f000 fe1d 	bl	8009ae8 <__lshift>
 8008eae:	4683      	mov	fp, r0
 8008eb0:	9b04      	ldr	r3, [sp, #16]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	dd05      	ble.n	8008ec2 <_dtoa_r+0x84a>
 8008eb6:	4631      	mov	r1, r6
 8008eb8:	461a      	mov	r2, r3
 8008eba:	4620      	mov	r0, r4
 8008ebc:	f000 fe14 	bl	8009ae8 <__lshift>
 8008ec0:	4606      	mov	r6, r0
 8008ec2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d069      	beq.n	8008f9c <_dtoa_r+0x924>
 8008ec8:	4631      	mov	r1, r6
 8008eca:	4658      	mov	r0, fp
 8008ecc:	f000 fe78 	bl	8009bc0 <__mcmp>
 8008ed0:	2800      	cmp	r0, #0
 8008ed2:	da63      	bge.n	8008f9c <_dtoa_r+0x924>
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	4659      	mov	r1, fp
 8008ed8:	220a      	movs	r2, #10
 8008eda:	4620      	mov	r0, r4
 8008edc:	f000 fc54 	bl	8009788 <__multadd>
 8008ee0:	9b08      	ldr	r3, [sp, #32]
 8008ee2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008ee6:	4683      	mov	fp, r0
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	f000 818f 	beq.w	800920c <_dtoa_r+0xb94>
 8008eee:	4639      	mov	r1, r7
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	220a      	movs	r2, #10
 8008ef4:	4620      	mov	r0, r4
 8008ef6:	f000 fc47 	bl	8009788 <__multadd>
 8008efa:	f1b9 0f00 	cmp.w	r9, #0
 8008efe:	4607      	mov	r7, r0
 8008f00:	f300 808e 	bgt.w	8009020 <_dtoa_r+0x9a8>
 8008f04:	9b05      	ldr	r3, [sp, #20]
 8008f06:	2b02      	cmp	r3, #2
 8008f08:	dc50      	bgt.n	8008fac <_dtoa_r+0x934>
 8008f0a:	e089      	b.n	8009020 <_dtoa_r+0x9a8>
 8008f0c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008f0e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008f12:	e75d      	b.n	8008dd0 <_dtoa_r+0x758>
 8008f14:	9b01      	ldr	r3, [sp, #4]
 8008f16:	1e5e      	subs	r6, r3, #1
 8008f18:	9b06      	ldr	r3, [sp, #24]
 8008f1a:	42b3      	cmp	r3, r6
 8008f1c:	bfbf      	itttt	lt
 8008f1e:	9b06      	ldrlt	r3, [sp, #24]
 8008f20:	9606      	strlt	r6, [sp, #24]
 8008f22:	1af2      	sublt	r2, r6, r3
 8008f24:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8008f26:	bfb6      	itet	lt
 8008f28:	189b      	addlt	r3, r3, r2
 8008f2a:	1b9e      	subge	r6, r3, r6
 8008f2c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8008f2e:	9b01      	ldr	r3, [sp, #4]
 8008f30:	bfb8      	it	lt
 8008f32:	2600      	movlt	r6, #0
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	bfb5      	itete	lt
 8008f38:	eba8 0503 	sublt.w	r5, r8, r3
 8008f3c:	9b01      	ldrge	r3, [sp, #4]
 8008f3e:	2300      	movlt	r3, #0
 8008f40:	4645      	movge	r5, r8
 8008f42:	e747      	b.n	8008dd4 <_dtoa_r+0x75c>
 8008f44:	9e06      	ldr	r6, [sp, #24]
 8008f46:	9f08      	ldr	r7, [sp, #32]
 8008f48:	4645      	mov	r5, r8
 8008f4a:	e74c      	b.n	8008de6 <_dtoa_r+0x76e>
 8008f4c:	9a06      	ldr	r2, [sp, #24]
 8008f4e:	e775      	b.n	8008e3c <_dtoa_r+0x7c4>
 8008f50:	9b05      	ldr	r3, [sp, #20]
 8008f52:	2b01      	cmp	r3, #1
 8008f54:	dc18      	bgt.n	8008f88 <_dtoa_r+0x910>
 8008f56:	9b02      	ldr	r3, [sp, #8]
 8008f58:	b9b3      	cbnz	r3, 8008f88 <_dtoa_r+0x910>
 8008f5a:	9b03      	ldr	r3, [sp, #12]
 8008f5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008f60:	b9a3      	cbnz	r3, 8008f8c <_dtoa_r+0x914>
 8008f62:	9b03      	ldr	r3, [sp, #12]
 8008f64:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008f68:	0d1b      	lsrs	r3, r3, #20
 8008f6a:	051b      	lsls	r3, r3, #20
 8008f6c:	b12b      	cbz	r3, 8008f7a <_dtoa_r+0x902>
 8008f6e:	9b04      	ldr	r3, [sp, #16]
 8008f70:	3301      	adds	r3, #1
 8008f72:	9304      	str	r3, [sp, #16]
 8008f74:	f108 0801 	add.w	r8, r8, #1
 8008f78:	2301      	movs	r3, #1
 8008f7a:	9306      	str	r3, [sp, #24]
 8008f7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	f47f af74 	bne.w	8008e6c <_dtoa_r+0x7f4>
 8008f84:	2001      	movs	r0, #1
 8008f86:	e779      	b.n	8008e7c <_dtoa_r+0x804>
 8008f88:	2300      	movs	r3, #0
 8008f8a:	e7f6      	b.n	8008f7a <_dtoa_r+0x902>
 8008f8c:	9b02      	ldr	r3, [sp, #8]
 8008f8e:	e7f4      	b.n	8008f7a <_dtoa_r+0x902>
 8008f90:	d085      	beq.n	8008e9e <_dtoa_r+0x826>
 8008f92:	4618      	mov	r0, r3
 8008f94:	301c      	adds	r0, #28
 8008f96:	e77d      	b.n	8008e94 <_dtoa_r+0x81c>
 8008f98:	40240000 	.word	0x40240000
 8008f9c:	9b01      	ldr	r3, [sp, #4]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	dc38      	bgt.n	8009014 <_dtoa_r+0x99c>
 8008fa2:	9b05      	ldr	r3, [sp, #20]
 8008fa4:	2b02      	cmp	r3, #2
 8008fa6:	dd35      	ble.n	8009014 <_dtoa_r+0x99c>
 8008fa8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008fac:	f1b9 0f00 	cmp.w	r9, #0
 8008fb0:	d10d      	bne.n	8008fce <_dtoa_r+0x956>
 8008fb2:	4631      	mov	r1, r6
 8008fb4:	464b      	mov	r3, r9
 8008fb6:	2205      	movs	r2, #5
 8008fb8:	4620      	mov	r0, r4
 8008fba:	f000 fbe5 	bl	8009788 <__multadd>
 8008fbe:	4601      	mov	r1, r0
 8008fc0:	4606      	mov	r6, r0
 8008fc2:	4658      	mov	r0, fp
 8008fc4:	f000 fdfc 	bl	8009bc0 <__mcmp>
 8008fc8:	2800      	cmp	r0, #0
 8008fca:	f73f adbd 	bgt.w	8008b48 <_dtoa_r+0x4d0>
 8008fce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fd0:	9d00      	ldr	r5, [sp, #0]
 8008fd2:	ea6f 0a03 	mvn.w	sl, r3
 8008fd6:	f04f 0800 	mov.w	r8, #0
 8008fda:	4631      	mov	r1, r6
 8008fdc:	4620      	mov	r0, r4
 8008fde:	f000 fbb1 	bl	8009744 <_Bfree>
 8008fe2:	2f00      	cmp	r7, #0
 8008fe4:	f43f aeb4 	beq.w	8008d50 <_dtoa_r+0x6d8>
 8008fe8:	f1b8 0f00 	cmp.w	r8, #0
 8008fec:	d005      	beq.n	8008ffa <_dtoa_r+0x982>
 8008fee:	45b8      	cmp	r8, r7
 8008ff0:	d003      	beq.n	8008ffa <_dtoa_r+0x982>
 8008ff2:	4641      	mov	r1, r8
 8008ff4:	4620      	mov	r0, r4
 8008ff6:	f000 fba5 	bl	8009744 <_Bfree>
 8008ffa:	4639      	mov	r1, r7
 8008ffc:	4620      	mov	r0, r4
 8008ffe:	f000 fba1 	bl	8009744 <_Bfree>
 8009002:	e6a5      	b.n	8008d50 <_dtoa_r+0x6d8>
 8009004:	2600      	movs	r6, #0
 8009006:	4637      	mov	r7, r6
 8009008:	e7e1      	b.n	8008fce <_dtoa_r+0x956>
 800900a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800900c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009010:	4637      	mov	r7, r6
 8009012:	e599      	b.n	8008b48 <_dtoa_r+0x4d0>
 8009014:	9b08      	ldr	r3, [sp, #32]
 8009016:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800901a:	2b00      	cmp	r3, #0
 800901c:	f000 80fd 	beq.w	800921a <_dtoa_r+0xba2>
 8009020:	2d00      	cmp	r5, #0
 8009022:	dd05      	ble.n	8009030 <_dtoa_r+0x9b8>
 8009024:	4639      	mov	r1, r7
 8009026:	462a      	mov	r2, r5
 8009028:	4620      	mov	r0, r4
 800902a:	f000 fd5d 	bl	8009ae8 <__lshift>
 800902e:	4607      	mov	r7, r0
 8009030:	9b06      	ldr	r3, [sp, #24]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d05c      	beq.n	80090f0 <_dtoa_r+0xa78>
 8009036:	6879      	ldr	r1, [r7, #4]
 8009038:	4620      	mov	r0, r4
 800903a:	f000 fb43 	bl	80096c4 <_Balloc>
 800903e:	4605      	mov	r5, r0
 8009040:	b928      	cbnz	r0, 800904e <_dtoa_r+0x9d6>
 8009042:	4b80      	ldr	r3, [pc, #512]	; (8009244 <_dtoa_r+0xbcc>)
 8009044:	4602      	mov	r2, r0
 8009046:	f240 21ea 	movw	r1, #746	; 0x2ea
 800904a:	f7ff bb2e 	b.w	80086aa <_dtoa_r+0x32>
 800904e:	693a      	ldr	r2, [r7, #16]
 8009050:	3202      	adds	r2, #2
 8009052:	0092      	lsls	r2, r2, #2
 8009054:	f107 010c 	add.w	r1, r7, #12
 8009058:	300c      	adds	r0, #12
 800905a:	f000 fb25 	bl	80096a8 <memcpy>
 800905e:	2201      	movs	r2, #1
 8009060:	4629      	mov	r1, r5
 8009062:	4620      	mov	r0, r4
 8009064:	f000 fd40 	bl	8009ae8 <__lshift>
 8009068:	9b00      	ldr	r3, [sp, #0]
 800906a:	3301      	adds	r3, #1
 800906c:	9301      	str	r3, [sp, #4]
 800906e:	9b00      	ldr	r3, [sp, #0]
 8009070:	444b      	add	r3, r9
 8009072:	9307      	str	r3, [sp, #28]
 8009074:	9b02      	ldr	r3, [sp, #8]
 8009076:	f003 0301 	and.w	r3, r3, #1
 800907a:	46b8      	mov	r8, r7
 800907c:	9306      	str	r3, [sp, #24]
 800907e:	4607      	mov	r7, r0
 8009080:	9b01      	ldr	r3, [sp, #4]
 8009082:	4631      	mov	r1, r6
 8009084:	3b01      	subs	r3, #1
 8009086:	4658      	mov	r0, fp
 8009088:	9302      	str	r3, [sp, #8]
 800908a:	f7ff fa67 	bl	800855c <quorem>
 800908e:	4603      	mov	r3, r0
 8009090:	3330      	adds	r3, #48	; 0x30
 8009092:	9004      	str	r0, [sp, #16]
 8009094:	4641      	mov	r1, r8
 8009096:	4658      	mov	r0, fp
 8009098:	9308      	str	r3, [sp, #32]
 800909a:	f000 fd91 	bl	8009bc0 <__mcmp>
 800909e:	463a      	mov	r2, r7
 80090a0:	4681      	mov	r9, r0
 80090a2:	4631      	mov	r1, r6
 80090a4:	4620      	mov	r0, r4
 80090a6:	f000 fda7 	bl	8009bf8 <__mdiff>
 80090aa:	68c2      	ldr	r2, [r0, #12]
 80090ac:	9b08      	ldr	r3, [sp, #32]
 80090ae:	4605      	mov	r5, r0
 80090b0:	bb02      	cbnz	r2, 80090f4 <_dtoa_r+0xa7c>
 80090b2:	4601      	mov	r1, r0
 80090b4:	4658      	mov	r0, fp
 80090b6:	f000 fd83 	bl	8009bc0 <__mcmp>
 80090ba:	9b08      	ldr	r3, [sp, #32]
 80090bc:	4602      	mov	r2, r0
 80090be:	4629      	mov	r1, r5
 80090c0:	4620      	mov	r0, r4
 80090c2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80090c6:	f000 fb3d 	bl	8009744 <_Bfree>
 80090ca:	9b05      	ldr	r3, [sp, #20]
 80090cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80090ce:	9d01      	ldr	r5, [sp, #4]
 80090d0:	ea43 0102 	orr.w	r1, r3, r2
 80090d4:	9b06      	ldr	r3, [sp, #24]
 80090d6:	430b      	orrs	r3, r1
 80090d8:	9b08      	ldr	r3, [sp, #32]
 80090da:	d10d      	bne.n	80090f8 <_dtoa_r+0xa80>
 80090dc:	2b39      	cmp	r3, #57	; 0x39
 80090de:	d029      	beq.n	8009134 <_dtoa_r+0xabc>
 80090e0:	f1b9 0f00 	cmp.w	r9, #0
 80090e4:	dd01      	ble.n	80090ea <_dtoa_r+0xa72>
 80090e6:	9b04      	ldr	r3, [sp, #16]
 80090e8:	3331      	adds	r3, #49	; 0x31
 80090ea:	9a02      	ldr	r2, [sp, #8]
 80090ec:	7013      	strb	r3, [r2, #0]
 80090ee:	e774      	b.n	8008fda <_dtoa_r+0x962>
 80090f0:	4638      	mov	r0, r7
 80090f2:	e7b9      	b.n	8009068 <_dtoa_r+0x9f0>
 80090f4:	2201      	movs	r2, #1
 80090f6:	e7e2      	b.n	80090be <_dtoa_r+0xa46>
 80090f8:	f1b9 0f00 	cmp.w	r9, #0
 80090fc:	db06      	blt.n	800910c <_dtoa_r+0xa94>
 80090fe:	9905      	ldr	r1, [sp, #20]
 8009100:	ea41 0909 	orr.w	r9, r1, r9
 8009104:	9906      	ldr	r1, [sp, #24]
 8009106:	ea59 0101 	orrs.w	r1, r9, r1
 800910a:	d120      	bne.n	800914e <_dtoa_r+0xad6>
 800910c:	2a00      	cmp	r2, #0
 800910e:	ddec      	ble.n	80090ea <_dtoa_r+0xa72>
 8009110:	4659      	mov	r1, fp
 8009112:	2201      	movs	r2, #1
 8009114:	4620      	mov	r0, r4
 8009116:	9301      	str	r3, [sp, #4]
 8009118:	f000 fce6 	bl	8009ae8 <__lshift>
 800911c:	4631      	mov	r1, r6
 800911e:	4683      	mov	fp, r0
 8009120:	f000 fd4e 	bl	8009bc0 <__mcmp>
 8009124:	2800      	cmp	r0, #0
 8009126:	9b01      	ldr	r3, [sp, #4]
 8009128:	dc02      	bgt.n	8009130 <_dtoa_r+0xab8>
 800912a:	d1de      	bne.n	80090ea <_dtoa_r+0xa72>
 800912c:	07da      	lsls	r2, r3, #31
 800912e:	d5dc      	bpl.n	80090ea <_dtoa_r+0xa72>
 8009130:	2b39      	cmp	r3, #57	; 0x39
 8009132:	d1d8      	bne.n	80090e6 <_dtoa_r+0xa6e>
 8009134:	9a02      	ldr	r2, [sp, #8]
 8009136:	2339      	movs	r3, #57	; 0x39
 8009138:	7013      	strb	r3, [r2, #0]
 800913a:	462b      	mov	r3, r5
 800913c:	461d      	mov	r5, r3
 800913e:	3b01      	subs	r3, #1
 8009140:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009144:	2a39      	cmp	r2, #57	; 0x39
 8009146:	d050      	beq.n	80091ea <_dtoa_r+0xb72>
 8009148:	3201      	adds	r2, #1
 800914a:	701a      	strb	r2, [r3, #0]
 800914c:	e745      	b.n	8008fda <_dtoa_r+0x962>
 800914e:	2a00      	cmp	r2, #0
 8009150:	dd03      	ble.n	800915a <_dtoa_r+0xae2>
 8009152:	2b39      	cmp	r3, #57	; 0x39
 8009154:	d0ee      	beq.n	8009134 <_dtoa_r+0xabc>
 8009156:	3301      	adds	r3, #1
 8009158:	e7c7      	b.n	80090ea <_dtoa_r+0xa72>
 800915a:	9a01      	ldr	r2, [sp, #4]
 800915c:	9907      	ldr	r1, [sp, #28]
 800915e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009162:	428a      	cmp	r2, r1
 8009164:	d02a      	beq.n	80091bc <_dtoa_r+0xb44>
 8009166:	4659      	mov	r1, fp
 8009168:	2300      	movs	r3, #0
 800916a:	220a      	movs	r2, #10
 800916c:	4620      	mov	r0, r4
 800916e:	f000 fb0b 	bl	8009788 <__multadd>
 8009172:	45b8      	cmp	r8, r7
 8009174:	4683      	mov	fp, r0
 8009176:	f04f 0300 	mov.w	r3, #0
 800917a:	f04f 020a 	mov.w	r2, #10
 800917e:	4641      	mov	r1, r8
 8009180:	4620      	mov	r0, r4
 8009182:	d107      	bne.n	8009194 <_dtoa_r+0xb1c>
 8009184:	f000 fb00 	bl	8009788 <__multadd>
 8009188:	4680      	mov	r8, r0
 800918a:	4607      	mov	r7, r0
 800918c:	9b01      	ldr	r3, [sp, #4]
 800918e:	3301      	adds	r3, #1
 8009190:	9301      	str	r3, [sp, #4]
 8009192:	e775      	b.n	8009080 <_dtoa_r+0xa08>
 8009194:	f000 faf8 	bl	8009788 <__multadd>
 8009198:	4639      	mov	r1, r7
 800919a:	4680      	mov	r8, r0
 800919c:	2300      	movs	r3, #0
 800919e:	220a      	movs	r2, #10
 80091a0:	4620      	mov	r0, r4
 80091a2:	f000 faf1 	bl	8009788 <__multadd>
 80091a6:	4607      	mov	r7, r0
 80091a8:	e7f0      	b.n	800918c <_dtoa_r+0xb14>
 80091aa:	f1b9 0f00 	cmp.w	r9, #0
 80091ae:	9a00      	ldr	r2, [sp, #0]
 80091b0:	bfcc      	ite	gt
 80091b2:	464d      	movgt	r5, r9
 80091b4:	2501      	movle	r5, #1
 80091b6:	4415      	add	r5, r2
 80091b8:	f04f 0800 	mov.w	r8, #0
 80091bc:	4659      	mov	r1, fp
 80091be:	2201      	movs	r2, #1
 80091c0:	4620      	mov	r0, r4
 80091c2:	9301      	str	r3, [sp, #4]
 80091c4:	f000 fc90 	bl	8009ae8 <__lshift>
 80091c8:	4631      	mov	r1, r6
 80091ca:	4683      	mov	fp, r0
 80091cc:	f000 fcf8 	bl	8009bc0 <__mcmp>
 80091d0:	2800      	cmp	r0, #0
 80091d2:	dcb2      	bgt.n	800913a <_dtoa_r+0xac2>
 80091d4:	d102      	bne.n	80091dc <_dtoa_r+0xb64>
 80091d6:	9b01      	ldr	r3, [sp, #4]
 80091d8:	07db      	lsls	r3, r3, #31
 80091da:	d4ae      	bmi.n	800913a <_dtoa_r+0xac2>
 80091dc:	462b      	mov	r3, r5
 80091de:	461d      	mov	r5, r3
 80091e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80091e4:	2a30      	cmp	r2, #48	; 0x30
 80091e6:	d0fa      	beq.n	80091de <_dtoa_r+0xb66>
 80091e8:	e6f7      	b.n	8008fda <_dtoa_r+0x962>
 80091ea:	9a00      	ldr	r2, [sp, #0]
 80091ec:	429a      	cmp	r2, r3
 80091ee:	d1a5      	bne.n	800913c <_dtoa_r+0xac4>
 80091f0:	f10a 0a01 	add.w	sl, sl, #1
 80091f4:	2331      	movs	r3, #49	; 0x31
 80091f6:	e779      	b.n	80090ec <_dtoa_r+0xa74>
 80091f8:	4b13      	ldr	r3, [pc, #76]	; (8009248 <_dtoa_r+0xbd0>)
 80091fa:	f7ff baaf 	b.w	800875c <_dtoa_r+0xe4>
 80091fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009200:	2b00      	cmp	r3, #0
 8009202:	f47f aa86 	bne.w	8008712 <_dtoa_r+0x9a>
 8009206:	4b11      	ldr	r3, [pc, #68]	; (800924c <_dtoa_r+0xbd4>)
 8009208:	f7ff baa8 	b.w	800875c <_dtoa_r+0xe4>
 800920c:	f1b9 0f00 	cmp.w	r9, #0
 8009210:	dc03      	bgt.n	800921a <_dtoa_r+0xba2>
 8009212:	9b05      	ldr	r3, [sp, #20]
 8009214:	2b02      	cmp	r3, #2
 8009216:	f73f aec9 	bgt.w	8008fac <_dtoa_r+0x934>
 800921a:	9d00      	ldr	r5, [sp, #0]
 800921c:	4631      	mov	r1, r6
 800921e:	4658      	mov	r0, fp
 8009220:	f7ff f99c 	bl	800855c <quorem>
 8009224:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009228:	f805 3b01 	strb.w	r3, [r5], #1
 800922c:	9a00      	ldr	r2, [sp, #0]
 800922e:	1aaa      	subs	r2, r5, r2
 8009230:	4591      	cmp	r9, r2
 8009232:	ddba      	ble.n	80091aa <_dtoa_r+0xb32>
 8009234:	4659      	mov	r1, fp
 8009236:	2300      	movs	r3, #0
 8009238:	220a      	movs	r2, #10
 800923a:	4620      	mov	r0, r4
 800923c:	f000 faa4 	bl	8009788 <__multadd>
 8009240:	4683      	mov	fp, r0
 8009242:	e7eb      	b.n	800921c <_dtoa_r+0xba4>
 8009244:	0800b723 	.word	0x0800b723
 8009248:	0800b67c 	.word	0x0800b67c
 800924c:	0800b6a0 	.word	0x0800b6a0

08009250 <__sflush_r>:
 8009250:	898a      	ldrh	r2, [r1, #12]
 8009252:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009256:	4605      	mov	r5, r0
 8009258:	0710      	lsls	r0, r2, #28
 800925a:	460c      	mov	r4, r1
 800925c:	d458      	bmi.n	8009310 <__sflush_r+0xc0>
 800925e:	684b      	ldr	r3, [r1, #4]
 8009260:	2b00      	cmp	r3, #0
 8009262:	dc05      	bgt.n	8009270 <__sflush_r+0x20>
 8009264:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009266:	2b00      	cmp	r3, #0
 8009268:	dc02      	bgt.n	8009270 <__sflush_r+0x20>
 800926a:	2000      	movs	r0, #0
 800926c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009270:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009272:	2e00      	cmp	r6, #0
 8009274:	d0f9      	beq.n	800926a <__sflush_r+0x1a>
 8009276:	2300      	movs	r3, #0
 8009278:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800927c:	682f      	ldr	r7, [r5, #0]
 800927e:	602b      	str	r3, [r5, #0]
 8009280:	d032      	beq.n	80092e8 <__sflush_r+0x98>
 8009282:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009284:	89a3      	ldrh	r3, [r4, #12]
 8009286:	075a      	lsls	r2, r3, #29
 8009288:	d505      	bpl.n	8009296 <__sflush_r+0x46>
 800928a:	6863      	ldr	r3, [r4, #4]
 800928c:	1ac0      	subs	r0, r0, r3
 800928e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009290:	b10b      	cbz	r3, 8009296 <__sflush_r+0x46>
 8009292:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009294:	1ac0      	subs	r0, r0, r3
 8009296:	2300      	movs	r3, #0
 8009298:	4602      	mov	r2, r0
 800929a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800929c:	6a21      	ldr	r1, [r4, #32]
 800929e:	4628      	mov	r0, r5
 80092a0:	47b0      	blx	r6
 80092a2:	1c43      	adds	r3, r0, #1
 80092a4:	89a3      	ldrh	r3, [r4, #12]
 80092a6:	d106      	bne.n	80092b6 <__sflush_r+0x66>
 80092a8:	6829      	ldr	r1, [r5, #0]
 80092aa:	291d      	cmp	r1, #29
 80092ac:	d82c      	bhi.n	8009308 <__sflush_r+0xb8>
 80092ae:	4a2a      	ldr	r2, [pc, #168]	; (8009358 <__sflush_r+0x108>)
 80092b0:	40ca      	lsrs	r2, r1
 80092b2:	07d6      	lsls	r6, r2, #31
 80092b4:	d528      	bpl.n	8009308 <__sflush_r+0xb8>
 80092b6:	2200      	movs	r2, #0
 80092b8:	6062      	str	r2, [r4, #4]
 80092ba:	04d9      	lsls	r1, r3, #19
 80092bc:	6922      	ldr	r2, [r4, #16]
 80092be:	6022      	str	r2, [r4, #0]
 80092c0:	d504      	bpl.n	80092cc <__sflush_r+0x7c>
 80092c2:	1c42      	adds	r2, r0, #1
 80092c4:	d101      	bne.n	80092ca <__sflush_r+0x7a>
 80092c6:	682b      	ldr	r3, [r5, #0]
 80092c8:	b903      	cbnz	r3, 80092cc <__sflush_r+0x7c>
 80092ca:	6560      	str	r0, [r4, #84]	; 0x54
 80092cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80092ce:	602f      	str	r7, [r5, #0]
 80092d0:	2900      	cmp	r1, #0
 80092d2:	d0ca      	beq.n	800926a <__sflush_r+0x1a>
 80092d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80092d8:	4299      	cmp	r1, r3
 80092da:	d002      	beq.n	80092e2 <__sflush_r+0x92>
 80092dc:	4628      	mov	r0, r5
 80092de:	f000 fd7f 	bl	8009de0 <_free_r>
 80092e2:	2000      	movs	r0, #0
 80092e4:	6360      	str	r0, [r4, #52]	; 0x34
 80092e6:	e7c1      	b.n	800926c <__sflush_r+0x1c>
 80092e8:	6a21      	ldr	r1, [r4, #32]
 80092ea:	2301      	movs	r3, #1
 80092ec:	4628      	mov	r0, r5
 80092ee:	47b0      	blx	r6
 80092f0:	1c41      	adds	r1, r0, #1
 80092f2:	d1c7      	bne.n	8009284 <__sflush_r+0x34>
 80092f4:	682b      	ldr	r3, [r5, #0]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d0c4      	beq.n	8009284 <__sflush_r+0x34>
 80092fa:	2b1d      	cmp	r3, #29
 80092fc:	d001      	beq.n	8009302 <__sflush_r+0xb2>
 80092fe:	2b16      	cmp	r3, #22
 8009300:	d101      	bne.n	8009306 <__sflush_r+0xb6>
 8009302:	602f      	str	r7, [r5, #0]
 8009304:	e7b1      	b.n	800926a <__sflush_r+0x1a>
 8009306:	89a3      	ldrh	r3, [r4, #12]
 8009308:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800930c:	81a3      	strh	r3, [r4, #12]
 800930e:	e7ad      	b.n	800926c <__sflush_r+0x1c>
 8009310:	690f      	ldr	r7, [r1, #16]
 8009312:	2f00      	cmp	r7, #0
 8009314:	d0a9      	beq.n	800926a <__sflush_r+0x1a>
 8009316:	0793      	lsls	r3, r2, #30
 8009318:	680e      	ldr	r6, [r1, #0]
 800931a:	bf08      	it	eq
 800931c:	694b      	ldreq	r3, [r1, #20]
 800931e:	600f      	str	r7, [r1, #0]
 8009320:	bf18      	it	ne
 8009322:	2300      	movne	r3, #0
 8009324:	eba6 0807 	sub.w	r8, r6, r7
 8009328:	608b      	str	r3, [r1, #8]
 800932a:	f1b8 0f00 	cmp.w	r8, #0
 800932e:	dd9c      	ble.n	800926a <__sflush_r+0x1a>
 8009330:	6a21      	ldr	r1, [r4, #32]
 8009332:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009334:	4643      	mov	r3, r8
 8009336:	463a      	mov	r2, r7
 8009338:	4628      	mov	r0, r5
 800933a:	47b0      	blx	r6
 800933c:	2800      	cmp	r0, #0
 800933e:	dc06      	bgt.n	800934e <__sflush_r+0xfe>
 8009340:	89a3      	ldrh	r3, [r4, #12]
 8009342:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009346:	81a3      	strh	r3, [r4, #12]
 8009348:	f04f 30ff 	mov.w	r0, #4294967295
 800934c:	e78e      	b.n	800926c <__sflush_r+0x1c>
 800934e:	4407      	add	r7, r0
 8009350:	eba8 0800 	sub.w	r8, r8, r0
 8009354:	e7e9      	b.n	800932a <__sflush_r+0xda>
 8009356:	bf00      	nop
 8009358:	20400001 	.word	0x20400001

0800935c <_fflush_r>:
 800935c:	b538      	push	{r3, r4, r5, lr}
 800935e:	690b      	ldr	r3, [r1, #16]
 8009360:	4605      	mov	r5, r0
 8009362:	460c      	mov	r4, r1
 8009364:	b913      	cbnz	r3, 800936c <_fflush_r+0x10>
 8009366:	2500      	movs	r5, #0
 8009368:	4628      	mov	r0, r5
 800936a:	bd38      	pop	{r3, r4, r5, pc}
 800936c:	b118      	cbz	r0, 8009376 <_fflush_r+0x1a>
 800936e:	6983      	ldr	r3, [r0, #24]
 8009370:	b90b      	cbnz	r3, 8009376 <_fflush_r+0x1a>
 8009372:	f000 f887 	bl	8009484 <__sinit>
 8009376:	4b14      	ldr	r3, [pc, #80]	; (80093c8 <_fflush_r+0x6c>)
 8009378:	429c      	cmp	r4, r3
 800937a:	d11b      	bne.n	80093b4 <_fflush_r+0x58>
 800937c:	686c      	ldr	r4, [r5, #4]
 800937e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d0ef      	beq.n	8009366 <_fflush_r+0xa>
 8009386:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009388:	07d0      	lsls	r0, r2, #31
 800938a:	d404      	bmi.n	8009396 <_fflush_r+0x3a>
 800938c:	0599      	lsls	r1, r3, #22
 800938e:	d402      	bmi.n	8009396 <_fflush_r+0x3a>
 8009390:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009392:	f000 f91a 	bl	80095ca <__retarget_lock_acquire_recursive>
 8009396:	4628      	mov	r0, r5
 8009398:	4621      	mov	r1, r4
 800939a:	f7ff ff59 	bl	8009250 <__sflush_r>
 800939e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80093a0:	07da      	lsls	r2, r3, #31
 80093a2:	4605      	mov	r5, r0
 80093a4:	d4e0      	bmi.n	8009368 <_fflush_r+0xc>
 80093a6:	89a3      	ldrh	r3, [r4, #12]
 80093a8:	059b      	lsls	r3, r3, #22
 80093aa:	d4dd      	bmi.n	8009368 <_fflush_r+0xc>
 80093ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093ae:	f000 f90d 	bl	80095cc <__retarget_lock_release_recursive>
 80093b2:	e7d9      	b.n	8009368 <_fflush_r+0xc>
 80093b4:	4b05      	ldr	r3, [pc, #20]	; (80093cc <_fflush_r+0x70>)
 80093b6:	429c      	cmp	r4, r3
 80093b8:	d101      	bne.n	80093be <_fflush_r+0x62>
 80093ba:	68ac      	ldr	r4, [r5, #8]
 80093bc:	e7df      	b.n	800937e <_fflush_r+0x22>
 80093be:	4b04      	ldr	r3, [pc, #16]	; (80093d0 <_fflush_r+0x74>)
 80093c0:	429c      	cmp	r4, r3
 80093c2:	bf08      	it	eq
 80093c4:	68ec      	ldreq	r4, [r5, #12]
 80093c6:	e7da      	b.n	800937e <_fflush_r+0x22>
 80093c8:	0800b754 	.word	0x0800b754
 80093cc:	0800b774 	.word	0x0800b774
 80093d0:	0800b734 	.word	0x0800b734

080093d4 <std>:
 80093d4:	2300      	movs	r3, #0
 80093d6:	b510      	push	{r4, lr}
 80093d8:	4604      	mov	r4, r0
 80093da:	e9c0 3300 	strd	r3, r3, [r0]
 80093de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80093e2:	6083      	str	r3, [r0, #8]
 80093e4:	8181      	strh	r1, [r0, #12]
 80093e6:	6643      	str	r3, [r0, #100]	; 0x64
 80093e8:	81c2      	strh	r2, [r0, #14]
 80093ea:	6183      	str	r3, [r0, #24]
 80093ec:	4619      	mov	r1, r3
 80093ee:	2208      	movs	r2, #8
 80093f0:	305c      	adds	r0, #92	; 0x5c
 80093f2:	f7fe fa8f 	bl	8007914 <memset>
 80093f6:	4b05      	ldr	r3, [pc, #20]	; (800940c <std+0x38>)
 80093f8:	6263      	str	r3, [r4, #36]	; 0x24
 80093fa:	4b05      	ldr	r3, [pc, #20]	; (8009410 <std+0x3c>)
 80093fc:	62a3      	str	r3, [r4, #40]	; 0x28
 80093fe:	4b05      	ldr	r3, [pc, #20]	; (8009414 <std+0x40>)
 8009400:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009402:	4b05      	ldr	r3, [pc, #20]	; (8009418 <std+0x44>)
 8009404:	6224      	str	r4, [r4, #32]
 8009406:	6323      	str	r3, [r4, #48]	; 0x30
 8009408:	bd10      	pop	{r4, pc}
 800940a:	bf00      	nop
 800940c:	0800a4c1 	.word	0x0800a4c1
 8009410:	0800a4e3 	.word	0x0800a4e3
 8009414:	0800a51b 	.word	0x0800a51b
 8009418:	0800a53f 	.word	0x0800a53f

0800941c <_cleanup_r>:
 800941c:	4901      	ldr	r1, [pc, #4]	; (8009424 <_cleanup_r+0x8>)
 800941e:	f000 b8af 	b.w	8009580 <_fwalk_reent>
 8009422:	bf00      	nop
 8009424:	0800935d 	.word	0x0800935d

08009428 <__sfmoreglue>:
 8009428:	b570      	push	{r4, r5, r6, lr}
 800942a:	1e4a      	subs	r2, r1, #1
 800942c:	2568      	movs	r5, #104	; 0x68
 800942e:	4355      	muls	r5, r2
 8009430:	460e      	mov	r6, r1
 8009432:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009436:	f000 fd23 	bl	8009e80 <_malloc_r>
 800943a:	4604      	mov	r4, r0
 800943c:	b140      	cbz	r0, 8009450 <__sfmoreglue+0x28>
 800943e:	2100      	movs	r1, #0
 8009440:	e9c0 1600 	strd	r1, r6, [r0]
 8009444:	300c      	adds	r0, #12
 8009446:	60a0      	str	r0, [r4, #8]
 8009448:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800944c:	f7fe fa62 	bl	8007914 <memset>
 8009450:	4620      	mov	r0, r4
 8009452:	bd70      	pop	{r4, r5, r6, pc}

08009454 <__sfp_lock_acquire>:
 8009454:	4801      	ldr	r0, [pc, #4]	; (800945c <__sfp_lock_acquire+0x8>)
 8009456:	f000 b8b8 	b.w	80095ca <__retarget_lock_acquire_recursive>
 800945a:	bf00      	nop
 800945c:	20000828 	.word	0x20000828

08009460 <__sfp_lock_release>:
 8009460:	4801      	ldr	r0, [pc, #4]	; (8009468 <__sfp_lock_release+0x8>)
 8009462:	f000 b8b3 	b.w	80095cc <__retarget_lock_release_recursive>
 8009466:	bf00      	nop
 8009468:	20000828 	.word	0x20000828

0800946c <__sinit_lock_acquire>:
 800946c:	4801      	ldr	r0, [pc, #4]	; (8009474 <__sinit_lock_acquire+0x8>)
 800946e:	f000 b8ac 	b.w	80095ca <__retarget_lock_acquire_recursive>
 8009472:	bf00      	nop
 8009474:	20000823 	.word	0x20000823

08009478 <__sinit_lock_release>:
 8009478:	4801      	ldr	r0, [pc, #4]	; (8009480 <__sinit_lock_release+0x8>)
 800947a:	f000 b8a7 	b.w	80095cc <__retarget_lock_release_recursive>
 800947e:	bf00      	nop
 8009480:	20000823 	.word	0x20000823

08009484 <__sinit>:
 8009484:	b510      	push	{r4, lr}
 8009486:	4604      	mov	r4, r0
 8009488:	f7ff fff0 	bl	800946c <__sinit_lock_acquire>
 800948c:	69a3      	ldr	r3, [r4, #24]
 800948e:	b11b      	cbz	r3, 8009498 <__sinit+0x14>
 8009490:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009494:	f7ff bff0 	b.w	8009478 <__sinit_lock_release>
 8009498:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800949c:	6523      	str	r3, [r4, #80]	; 0x50
 800949e:	4b13      	ldr	r3, [pc, #76]	; (80094ec <__sinit+0x68>)
 80094a0:	4a13      	ldr	r2, [pc, #76]	; (80094f0 <__sinit+0x6c>)
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	62a2      	str	r2, [r4, #40]	; 0x28
 80094a6:	42a3      	cmp	r3, r4
 80094a8:	bf04      	itt	eq
 80094aa:	2301      	moveq	r3, #1
 80094ac:	61a3      	streq	r3, [r4, #24]
 80094ae:	4620      	mov	r0, r4
 80094b0:	f000 f820 	bl	80094f4 <__sfp>
 80094b4:	6060      	str	r0, [r4, #4]
 80094b6:	4620      	mov	r0, r4
 80094b8:	f000 f81c 	bl	80094f4 <__sfp>
 80094bc:	60a0      	str	r0, [r4, #8]
 80094be:	4620      	mov	r0, r4
 80094c0:	f000 f818 	bl	80094f4 <__sfp>
 80094c4:	2200      	movs	r2, #0
 80094c6:	60e0      	str	r0, [r4, #12]
 80094c8:	2104      	movs	r1, #4
 80094ca:	6860      	ldr	r0, [r4, #4]
 80094cc:	f7ff ff82 	bl	80093d4 <std>
 80094d0:	68a0      	ldr	r0, [r4, #8]
 80094d2:	2201      	movs	r2, #1
 80094d4:	2109      	movs	r1, #9
 80094d6:	f7ff ff7d 	bl	80093d4 <std>
 80094da:	68e0      	ldr	r0, [r4, #12]
 80094dc:	2202      	movs	r2, #2
 80094de:	2112      	movs	r1, #18
 80094e0:	f7ff ff78 	bl	80093d4 <std>
 80094e4:	2301      	movs	r3, #1
 80094e6:	61a3      	str	r3, [r4, #24]
 80094e8:	e7d2      	b.n	8009490 <__sinit+0xc>
 80094ea:	bf00      	nop
 80094ec:	0800b668 	.word	0x0800b668
 80094f0:	0800941d 	.word	0x0800941d

080094f4 <__sfp>:
 80094f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094f6:	4607      	mov	r7, r0
 80094f8:	f7ff ffac 	bl	8009454 <__sfp_lock_acquire>
 80094fc:	4b1e      	ldr	r3, [pc, #120]	; (8009578 <__sfp+0x84>)
 80094fe:	681e      	ldr	r6, [r3, #0]
 8009500:	69b3      	ldr	r3, [r6, #24]
 8009502:	b913      	cbnz	r3, 800950a <__sfp+0x16>
 8009504:	4630      	mov	r0, r6
 8009506:	f7ff ffbd 	bl	8009484 <__sinit>
 800950a:	3648      	adds	r6, #72	; 0x48
 800950c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009510:	3b01      	subs	r3, #1
 8009512:	d503      	bpl.n	800951c <__sfp+0x28>
 8009514:	6833      	ldr	r3, [r6, #0]
 8009516:	b30b      	cbz	r3, 800955c <__sfp+0x68>
 8009518:	6836      	ldr	r6, [r6, #0]
 800951a:	e7f7      	b.n	800950c <__sfp+0x18>
 800951c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009520:	b9d5      	cbnz	r5, 8009558 <__sfp+0x64>
 8009522:	4b16      	ldr	r3, [pc, #88]	; (800957c <__sfp+0x88>)
 8009524:	60e3      	str	r3, [r4, #12]
 8009526:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800952a:	6665      	str	r5, [r4, #100]	; 0x64
 800952c:	f000 f84c 	bl	80095c8 <__retarget_lock_init_recursive>
 8009530:	f7ff ff96 	bl	8009460 <__sfp_lock_release>
 8009534:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009538:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800953c:	6025      	str	r5, [r4, #0]
 800953e:	61a5      	str	r5, [r4, #24]
 8009540:	2208      	movs	r2, #8
 8009542:	4629      	mov	r1, r5
 8009544:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009548:	f7fe f9e4 	bl	8007914 <memset>
 800954c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009550:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009554:	4620      	mov	r0, r4
 8009556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009558:	3468      	adds	r4, #104	; 0x68
 800955a:	e7d9      	b.n	8009510 <__sfp+0x1c>
 800955c:	2104      	movs	r1, #4
 800955e:	4638      	mov	r0, r7
 8009560:	f7ff ff62 	bl	8009428 <__sfmoreglue>
 8009564:	4604      	mov	r4, r0
 8009566:	6030      	str	r0, [r6, #0]
 8009568:	2800      	cmp	r0, #0
 800956a:	d1d5      	bne.n	8009518 <__sfp+0x24>
 800956c:	f7ff ff78 	bl	8009460 <__sfp_lock_release>
 8009570:	230c      	movs	r3, #12
 8009572:	603b      	str	r3, [r7, #0]
 8009574:	e7ee      	b.n	8009554 <__sfp+0x60>
 8009576:	bf00      	nop
 8009578:	0800b668 	.word	0x0800b668
 800957c:	ffff0001 	.word	0xffff0001

08009580 <_fwalk_reent>:
 8009580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009584:	4606      	mov	r6, r0
 8009586:	4688      	mov	r8, r1
 8009588:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800958c:	2700      	movs	r7, #0
 800958e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009592:	f1b9 0901 	subs.w	r9, r9, #1
 8009596:	d505      	bpl.n	80095a4 <_fwalk_reent+0x24>
 8009598:	6824      	ldr	r4, [r4, #0]
 800959a:	2c00      	cmp	r4, #0
 800959c:	d1f7      	bne.n	800958e <_fwalk_reent+0xe>
 800959e:	4638      	mov	r0, r7
 80095a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095a4:	89ab      	ldrh	r3, [r5, #12]
 80095a6:	2b01      	cmp	r3, #1
 80095a8:	d907      	bls.n	80095ba <_fwalk_reent+0x3a>
 80095aa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80095ae:	3301      	adds	r3, #1
 80095b0:	d003      	beq.n	80095ba <_fwalk_reent+0x3a>
 80095b2:	4629      	mov	r1, r5
 80095b4:	4630      	mov	r0, r6
 80095b6:	47c0      	blx	r8
 80095b8:	4307      	orrs	r7, r0
 80095ba:	3568      	adds	r5, #104	; 0x68
 80095bc:	e7e9      	b.n	8009592 <_fwalk_reent+0x12>
	...

080095c0 <_localeconv_r>:
 80095c0:	4800      	ldr	r0, [pc, #0]	; (80095c4 <_localeconv_r+0x4>)
 80095c2:	4770      	bx	lr
 80095c4:	2000016c 	.word	0x2000016c

080095c8 <__retarget_lock_init_recursive>:
 80095c8:	4770      	bx	lr

080095ca <__retarget_lock_acquire_recursive>:
 80095ca:	4770      	bx	lr

080095cc <__retarget_lock_release_recursive>:
 80095cc:	4770      	bx	lr

080095ce <__swhatbuf_r>:
 80095ce:	b570      	push	{r4, r5, r6, lr}
 80095d0:	460e      	mov	r6, r1
 80095d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095d6:	2900      	cmp	r1, #0
 80095d8:	b096      	sub	sp, #88	; 0x58
 80095da:	4614      	mov	r4, r2
 80095dc:	461d      	mov	r5, r3
 80095de:	da07      	bge.n	80095f0 <__swhatbuf_r+0x22>
 80095e0:	2300      	movs	r3, #0
 80095e2:	602b      	str	r3, [r5, #0]
 80095e4:	89b3      	ldrh	r3, [r6, #12]
 80095e6:	061a      	lsls	r2, r3, #24
 80095e8:	d410      	bmi.n	800960c <__swhatbuf_r+0x3e>
 80095ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80095ee:	e00e      	b.n	800960e <__swhatbuf_r+0x40>
 80095f0:	466a      	mov	r2, sp
 80095f2:	f000 fffb 	bl	800a5ec <_fstat_r>
 80095f6:	2800      	cmp	r0, #0
 80095f8:	dbf2      	blt.n	80095e0 <__swhatbuf_r+0x12>
 80095fa:	9a01      	ldr	r2, [sp, #4]
 80095fc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009600:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009604:	425a      	negs	r2, r3
 8009606:	415a      	adcs	r2, r3
 8009608:	602a      	str	r2, [r5, #0]
 800960a:	e7ee      	b.n	80095ea <__swhatbuf_r+0x1c>
 800960c:	2340      	movs	r3, #64	; 0x40
 800960e:	2000      	movs	r0, #0
 8009610:	6023      	str	r3, [r4, #0]
 8009612:	b016      	add	sp, #88	; 0x58
 8009614:	bd70      	pop	{r4, r5, r6, pc}
	...

08009618 <__smakebuf_r>:
 8009618:	898b      	ldrh	r3, [r1, #12]
 800961a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800961c:	079d      	lsls	r5, r3, #30
 800961e:	4606      	mov	r6, r0
 8009620:	460c      	mov	r4, r1
 8009622:	d507      	bpl.n	8009634 <__smakebuf_r+0x1c>
 8009624:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009628:	6023      	str	r3, [r4, #0]
 800962a:	6123      	str	r3, [r4, #16]
 800962c:	2301      	movs	r3, #1
 800962e:	6163      	str	r3, [r4, #20]
 8009630:	b002      	add	sp, #8
 8009632:	bd70      	pop	{r4, r5, r6, pc}
 8009634:	ab01      	add	r3, sp, #4
 8009636:	466a      	mov	r2, sp
 8009638:	f7ff ffc9 	bl	80095ce <__swhatbuf_r>
 800963c:	9900      	ldr	r1, [sp, #0]
 800963e:	4605      	mov	r5, r0
 8009640:	4630      	mov	r0, r6
 8009642:	f000 fc1d 	bl	8009e80 <_malloc_r>
 8009646:	b948      	cbnz	r0, 800965c <__smakebuf_r+0x44>
 8009648:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800964c:	059a      	lsls	r2, r3, #22
 800964e:	d4ef      	bmi.n	8009630 <__smakebuf_r+0x18>
 8009650:	f023 0303 	bic.w	r3, r3, #3
 8009654:	f043 0302 	orr.w	r3, r3, #2
 8009658:	81a3      	strh	r3, [r4, #12]
 800965a:	e7e3      	b.n	8009624 <__smakebuf_r+0xc>
 800965c:	4b0d      	ldr	r3, [pc, #52]	; (8009694 <__smakebuf_r+0x7c>)
 800965e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009660:	89a3      	ldrh	r3, [r4, #12]
 8009662:	6020      	str	r0, [r4, #0]
 8009664:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009668:	81a3      	strh	r3, [r4, #12]
 800966a:	9b00      	ldr	r3, [sp, #0]
 800966c:	6163      	str	r3, [r4, #20]
 800966e:	9b01      	ldr	r3, [sp, #4]
 8009670:	6120      	str	r0, [r4, #16]
 8009672:	b15b      	cbz	r3, 800968c <__smakebuf_r+0x74>
 8009674:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009678:	4630      	mov	r0, r6
 800967a:	f000 ffc9 	bl	800a610 <_isatty_r>
 800967e:	b128      	cbz	r0, 800968c <__smakebuf_r+0x74>
 8009680:	89a3      	ldrh	r3, [r4, #12]
 8009682:	f023 0303 	bic.w	r3, r3, #3
 8009686:	f043 0301 	orr.w	r3, r3, #1
 800968a:	81a3      	strh	r3, [r4, #12]
 800968c:	89a0      	ldrh	r0, [r4, #12]
 800968e:	4305      	orrs	r5, r0
 8009690:	81a5      	strh	r5, [r4, #12]
 8009692:	e7cd      	b.n	8009630 <__smakebuf_r+0x18>
 8009694:	0800941d 	.word	0x0800941d

08009698 <malloc>:
 8009698:	4b02      	ldr	r3, [pc, #8]	; (80096a4 <malloc+0xc>)
 800969a:	4601      	mov	r1, r0
 800969c:	6818      	ldr	r0, [r3, #0]
 800969e:	f000 bbef 	b.w	8009e80 <_malloc_r>
 80096a2:	bf00      	nop
 80096a4:	20000018 	.word	0x20000018

080096a8 <memcpy>:
 80096a8:	440a      	add	r2, r1
 80096aa:	4291      	cmp	r1, r2
 80096ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80096b0:	d100      	bne.n	80096b4 <memcpy+0xc>
 80096b2:	4770      	bx	lr
 80096b4:	b510      	push	{r4, lr}
 80096b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80096be:	4291      	cmp	r1, r2
 80096c0:	d1f9      	bne.n	80096b6 <memcpy+0xe>
 80096c2:	bd10      	pop	{r4, pc}

080096c4 <_Balloc>:
 80096c4:	b570      	push	{r4, r5, r6, lr}
 80096c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80096c8:	4604      	mov	r4, r0
 80096ca:	460d      	mov	r5, r1
 80096cc:	b976      	cbnz	r6, 80096ec <_Balloc+0x28>
 80096ce:	2010      	movs	r0, #16
 80096d0:	f7ff ffe2 	bl	8009698 <malloc>
 80096d4:	4602      	mov	r2, r0
 80096d6:	6260      	str	r0, [r4, #36]	; 0x24
 80096d8:	b920      	cbnz	r0, 80096e4 <_Balloc+0x20>
 80096da:	4b18      	ldr	r3, [pc, #96]	; (800973c <_Balloc+0x78>)
 80096dc:	4818      	ldr	r0, [pc, #96]	; (8009740 <_Balloc+0x7c>)
 80096de:	2166      	movs	r1, #102	; 0x66
 80096e0:	f000 ff44 	bl	800a56c <__assert_func>
 80096e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80096e8:	6006      	str	r6, [r0, #0]
 80096ea:	60c6      	str	r6, [r0, #12]
 80096ec:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80096ee:	68f3      	ldr	r3, [r6, #12]
 80096f0:	b183      	cbz	r3, 8009714 <_Balloc+0x50>
 80096f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80096f4:	68db      	ldr	r3, [r3, #12]
 80096f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80096fa:	b9b8      	cbnz	r0, 800972c <_Balloc+0x68>
 80096fc:	2101      	movs	r1, #1
 80096fe:	fa01 f605 	lsl.w	r6, r1, r5
 8009702:	1d72      	adds	r2, r6, #5
 8009704:	0092      	lsls	r2, r2, #2
 8009706:	4620      	mov	r0, r4
 8009708:	f000 fb5a 	bl	8009dc0 <_calloc_r>
 800970c:	b160      	cbz	r0, 8009728 <_Balloc+0x64>
 800970e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009712:	e00e      	b.n	8009732 <_Balloc+0x6e>
 8009714:	2221      	movs	r2, #33	; 0x21
 8009716:	2104      	movs	r1, #4
 8009718:	4620      	mov	r0, r4
 800971a:	f000 fb51 	bl	8009dc0 <_calloc_r>
 800971e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009720:	60f0      	str	r0, [r6, #12]
 8009722:	68db      	ldr	r3, [r3, #12]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d1e4      	bne.n	80096f2 <_Balloc+0x2e>
 8009728:	2000      	movs	r0, #0
 800972a:	bd70      	pop	{r4, r5, r6, pc}
 800972c:	6802      	ldr	r2, [r0, #0]
 800972e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009732:	2300      	movs	r3, #0
 8009734:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009738:	e7f7      	b.n	800972a <_Balloc+0x66>
 800973a:	bf00      	nop
 800973c:	0800b6ad 	.word	0x0800b6ad
 8009740:	0800b794 	.word	0x0800b794

08009744 <_Bfree>:
 8009744:	b570      	push	{r4, r5, r6, lr}
 8009746:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009748:	4605      	mov	r5, r0
 800974a:	460c      	mov	r4, r1
 800974c:	b976      	cbnz	r6, 800976c <_Bfree+0x28>
 800974e:	2010      	movs	r0, #16
 8009750:	f7ff ffa2 	bl	8009698 <malloc>
 8009754:	4602      	mov	r2, r0
 8009756:	6268      	str	r0, [r5, #36]	; 0x24
 8009758:	b920      	cbnz	r0, 8009764 <_Bfree+0x20>
 800975a:	4b09      	ldr	r3, [pc, #36]	; (8009780 <_Bfree+0x3c>)
 800975c:	4809      	ldr	r0, [pc, #36]	; (8009784 <_Bfree+0x40>)
 800975e:	218a      	movs	r1, #138	; 0x8a
 8009760:	f000 ff04 	bl	800a56c <__assert_func>
 8009764:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009768:	6006      	str	r6, [r0, #0]
 800976a:	60c6      	str	r6, [r0, #12]
 800976c:	b13c      	cbz	r4, 800977e <_Bfree+0x3a>
 800976e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009770:	6862      	ldr	r2, [r4, #4]
 8009772:	68db      	ldr	r3, [r3, #12]
 8009774:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009778:	6021      	str	r1, [r4, #0]
 800977a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800977e:	bd70      	pop	{r4, r5, r6, pc}
 8009780:	0800b6ad 	.word	0x0800b6ad
 8009784:	0800b794 	.word	0x0800b794

08009788 <__multadd>:
 8009788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800978c:	690e      	ldr	r6, [r1, #16]
 800978e:	4607      	mov	r7, r0
 8009790:	4698      	mov	r8, r3
 8009792:	460c      	mov	r4, r1
 8009794:	f101 0014 	add.w	r0, r1, #20
 8009798:	2300      	movs	r3, #0
 800979a:	6805      	ldr	r5, [r0, #0]
 800979c:	b2a9      	uxth	r1, r5
 800979e:	fb02 8101 	mla	r1, r2, r1, r8
 80097a2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80097a6:	0c2d      	lsrs	r5, r5, #16
 80097a8:	fb02 c505 	mla	r5, r2, r5, ip
 80097ac:	b289      	uxth	r1, r1
 80097ae:	3301      	adds	r3, #1
 80097b0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80097b4:	429e      	cmp	r6, r3
 80097b6:	f840 1b04 	str.w	r1, [r0], #4
 80097ba:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80097be:	dcec      	bgt.n	800979a <__multadd+0x12>
 80097c0:	f1b8 0f00 	cmp.w	r8, #0
 80097c4:	d022      	beq.n	800980c <__multadd+0x84>
 80097c6:	68a3      	ldr	r3, [r4, #8]
 80097c8:	42b3      	cmp	r3, r6
 80097ca:	dc19      	bgt.n	8009800 <__multadd+0x78>
 80097cc:	6861      	ldr	r1, [r4, #4]
 80097ce:	4638      	mov	r0, r7
 80097d0:	3101      	adds	r1, #1
 80097d2:	f7ff ff77 	bl	80096c4 <_Balloc>
 80097d6:	4605      	mov	r5, r0
 80097d8:	b928      	cbnz	r0, 80097e6 <__multadd+0x5e>
 80097da:	4602      	mov	r2, r0
 80097dc:	4b0d      	ldr	r3, [pc, #52]	; (8009814 <__multadd+0x8c>)
 80097de:	480e      	ldr	r0, [pc, #56]	; (8009818 <__multadd+0x90>)
 80097e0:	21b5      	movs	r1, #181	; 0xb5
 80097e2:	f000 fec3 	bl	800a56c <__assert_func>
 80097e6:	6922      	ldr	r2, [r4, #16]
 80097e8:	3202      	adds	r2, #2
 80097ea:	f104 010c 	add.w	r1, r4, #12
 80097ee:	0092      	lsls	r2, r2, #2
 80097f0:	300c      	adds	r0, #12
 80097f2:	f7ff ff59 	bl	80096a8 <memcpy>
 80097f6:	4621      	mov	r1, r4
 80097f8:	4638      	mov	r0, r7
 80097fa:	f7ff ffa3 	bl	8009744 <_Bfree>
 80097fe:	462c      	mov	r4, r5
 8009800:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009804:	3601      	adds	r6, #1
 8009806:	f8c3 8014 	str.w	r8, [r3, #20]
 800980a:	6126      	str	r6, [r4, #16]
 800980c:	4620      	mov	r0, r4
 800980e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009812:	bf00      	nop
 8009814:	0800b723 	.word	0x0800b723
 8009818:	0800b794 	.word	0x0800b794

0800981c <__hi0bits>:
 800981c:	0c03      	lsrs	r3, r0, #16
 800981e:	041b      	lsls	r3, r3, #16
 8009820:	b9d3      	cbnz	r3, 8009858 <__hi0bits+0x3c>
 8009822:	0400      	lsls	r0, r0, #16
 8009824:	2310      	movs	r3, #16
 8009826:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800982a:	bf04      	itt	eq
 800982c:	0200      	lsleq	r0, r0, #8
 800982e:	3308      	addeq	r3, #8
 8009830:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009834:	bf04      	itt	eq
 8009836:	0100      	lsleq	r0, r0, #4
 8009838:	3304      	addeq	r3, #4
 800983a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800983e:	bf04      	itt	eq
 8009840:	0080      	lsleq	r0, r0, #2
 8009842:	3302      	addeq	r3, #2
 8009844:	2800      	cmp	r0, #0
 8009846:	db05      	blt.n	8009854 <__hi0bits+0x38>
 8009848:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800984c:	f103 0301 	add.w	r3, r3, #1
 8009850:	bf08      	it	eq
 8009852:	2320      	moveq	r3, #32
 8009854:	4618      	mov	r0, r3
 8009856:	4770      	bx	lr
 8009858:	2300      	movs	r3, #0
 800985a:	e7e4      	b.n	8009826 <__hi0bits+0xa>

0800985c <__lo0bits>:
 800985c:	6803      	ldr	r3, [r0, #0]
 800985e:	f013 0207 	ands.w	r2, r3, #7
 8009862:	4601      	mov	r1, r0
 8009864:	d00b      	beq.n	800987e <__lo0bits+0x22>
 8009866:	07da      	lsls	r2, r3, #31
 8009868:	d424      	bmi.n	80098b4 <__lo0bits+0x58>
 800986a:	0798      	lsls	r0, r3, #30
 800986c:	bf49      	itett	mi
 800986e:	085b      	lsrmi	r3, r3, #1
 8009870:	089b      	lsrpl	r3, r3, #2
 8009872:	2001      	movmi	r0, #1
 8009874:	600b      	strmi	r3, [r1, #0]
 8009876:	bf5c      	itt	pl
 8009878:	600b      	strpl	r3, [r1, #0]
 800987a:	2002      	movpl	r0, #2
 800987c:	4770      	bx	lr
 800987e:	b298      	uxth	r0, r3
 8009880:	b9b0      	cbnz	r0, 80098b0 <__lo0bits+0x54>
 8009882:	0c1b      	lsrs	r3, r3, #16
 8009884:	2010      	movs	r0, #16
 8009886:	f013 0fff 	tst.w	r3, #255	; 0xff
 800988a:	bf04      	itt	eq
 800988c:	0a1b      	lsreq	r3, r3, #8
 800988e:	3008      	addeq	r0, #8
 8009890:	071a      	lsls	r2, r3, #28
 8009892:	bf04      	itt	eq
 8009894:	091b      	lsreq	r3, r3, #4
 8009896:	3004      	addeq	r0, #4
 8009898:	079a      	lsls	r2, r3, #30
 800989a:	bf04      	itt	eq
 800989c:	089b      	lsreq	r3, r3, #2
 800989e:	3002      	addeq	r0, #2
 80098a0:	07da      	lsls	r2, r3, #31
 80098a2:	d403      	bmi.n	80098ac <__lo0bits+0x50>
 80098a4:	085b      	lsrs	r3, r3, #1
 80098a6:	f100 0001 	add.w	r0, r0, #1
 80098aa:	d005      	beq.n	80098b8 <__lo0bits+0x5c>
 80098ac:	600b      	str	r3, [r1, #0]
 80098ae:	4770      	bx	lr
 80098b0:	4610      	mov	r0, r2
 80098b2:	e7e8      	b.n	8009886 <__lo0bits+0x2a>
 80098b4:	2000      	movs	r0, #0
 80098b6:	4770      	bx	lr
 80098b8:	2020      	movs	r0, #32
 80098ba:	4770      	bx	lr

080098bc <__i2b>:
 80098bc:	b510      	push	{r4, lr}
 80098be:	460c      	mov	r4, r1
 80098c0:	2101      	movs	r1, #1
 80098c2:	f7ff feff 	bl	80096c4 <_Balloc>
 80098c6:	4602      	mov	r2, r0
 80098c8:	b928      	cbnz	r0, 80098d6 <__i2b+0x1a>
 80098ca:	4b05      	ldr	r3, [pc, #20]	; (80098e0 <__i2b+0x24>)
 80098cc:	4805      	ldr	r0, [pc, #20]	; (80098e4 <__i2b+0x28>)
 80098ce:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80098d2:	f000 fe4b 	bl	800a56c <__assert_func>
 80098d6:	2301      	movs	r3, #1
 80098d8:	6144      	str	r4, [r0, #20]
 80098da:	6103      	str	r3, [r0, #16]
 80098dc:	bd10      	pop	{r4, pc}
 80098de:	bf00      	nop
 80098e0:	0800b723 	.word	0x0800b723
 80098e4:	0800b794 	.word	0x0800b794

080098e8 <__multiply>:
 80098e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098ec:	4614      	mov	r4, r2
 80098ee:	690a      	ldr	r2, [r1, #16]
 80098f0:	6923      	ldr	r3, [r4, #16]
 80098f2:	429a      	cmp	r2, r3
 80098f4:	bfb8      	it	lt
 80098f6:	460b      	movlt	r3, r1
 80098f8:	460d      	mov	r5, r1
 80098fa:	bfbc      	itt	lt
 80098fc:	4625      	movlt	r5, r4
 80098fe:	461c      	movlt	r4, r3
 8009900:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009904:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009908:	68ab      	ldr	r3, [r5, #8]
 800990a:	6869      	ldr	r1, [r5, #4]
 800990c:	eb0a 0709 	add.w	r7, sl, r9
 8009910:	42bb      	cmp	r3, r7
 8009912:	b085      	sub	sp, #20
 8009914:	bfb8      	it	lt
 8009916:	3101      	addlt	r1, #1
 8009918:	f7ff fed4 	bl	80096c4 <_Balloc>
 800991c:	b930      	cbnz	r0, 800992c <__multiply+0x44>
 800991e:	4602      	mov	r2, r0
 8009920:	4b42      	ldr	r3, [pc, #264]	; (8009a2c <__multiply+0x144>)
 8009922:	4843      	ldr	r0, [pc, #268]	; (8009a30 <__multiply+0x148>)
 8009924:	f240 115d 	movw	r1, #349	; 0x15d
 8009928:	f000 fe20 	bl	800a56c <__assert_func>
 800992c:	f100 0614 	add.w	r6, r0, #20
 8009930:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009934:	4633      	mov	r3, r6
 8009936:	2200      	movs	r2, #0
 8009938:	4543      	cmp	r3, r8
 800993a:	d31e      	bcc.n	800997a <__multiply+0x92>
 800993c:	f105 0c14 	add.w	ip, r5, #20
 8009940:	f104 0314 	add.w	r3, r4, #20
 8009944:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009948:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800994c:	9202      	str	r2, [sp, #8]
 800994e:	ebac 0205 	sub.w	r2, ip, r5
 8009952:	3a15      	subs	r2, #21
 8009954:	f022 0203 	bic.w	r2, r2, #3
 8009958:	3204      	adds	r2, #4
 800995a:	f105 0115 	add.w	r1, r5, #21
 800995e:	458c      	cmp	ip, r1
 8009960:	bf38      	it	cc
 8009962:	2204      	movcc	r2, #4
 8009964:	9201      	str	r2, [sp, #4]
 8009966:	9a02      	ldr	r2, [sp, #8]
 8009968:	9303      	str	r3, [sp, #12]
 800996a:	429a      	cmp	r2, r3
 800996c:	d808      	bhi.n	8009980 <__multiply+0x98>
 800996e:	2f00      	cmp	r7, #0
 8009970:	dc55      	bgt.n	8009a1e <__multiply+0x136>
 8009972:	6107      	str	r7, [r0, #16]
 8009974:	b005      	add	sp, #20
 8009976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800997a:	f843 2b04 	str.w	r2, [r3], #4
 800997e:	e7db      	b.n	8009938 <__multiply+0x50>
 8009980:	f8b3 a000 	ldrh.w	sl, [r3]
 8009984:	f1ba 0f00 	cmp.w	sl, #0
 8009988:	d020      	beq.n	80099cc <__multiply+0xe4>
 800998a:	f105 0e14 	add.w	lr, r5, #20
 800998e:	46b1      	mov	r9, r6
 8009990:	2200      	movs	r2, #0
 8009992:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009996:	f8d9 b000 	ldr.w	fp, [r9]
 800999a:	b2a1      	uxth	r1, r4
 800999c:	fa1f fb8b 	uxth.w	fp, fp
 80099a0:	fb0a b101 	mla	r1, sl, r1, fp
 80099a4:	4411      	add	r1, r2
 80099a6:	f8d9 2000 	ldr.w	r2, [r9]
 80099aa:	0c24      	lsrs	r4, r4, #16
 80099ac:	0c12      	lsrs	r2, r2, #16
 80099ae:	fb0a 2404 	mla	r4, sl, r4, r2
 80099b2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80099b6:	b289      	uxth	r1, r1
 80099b8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80099bc:	45f4      	cmp	ip, lr
 80099be:	f849 1b04 	str.w	r1, [r9], #4
 80099c2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80099c6:	d8e4      	bhi.n	8009992 <__multiply+0xaa>
 80099c8:	9901      	ldr	r1, [sp, #4]
 80099ca:	5072      	str	r2, [r6, r1]
 80099cc:	9a03      	ldr	r2, [sp, #12]
 80099ce:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80099d2:	3304      	adds	r3, #4
 80099d4:	f1b9 0f00 	cmp.w	r9, #0
 80099d8:	d01f      	beq.n	8009a1a <__multiply+0x132>
 80099da:	6834      	ldr	r4, [r6, #0]
 80099dc:	f105 0114 	add.w	r1, r5, #20
 80099e0:	46b6      	mov	lr, r6
 80099e2:	f04f 0a00 	mov.w	sl, #0
 80099e6:	880a      	ldrh	r2, [r1, #0]
 80099e8:	f8be b002 	ldrh.w	fp, [lr, #2]
 80099ec:	fb09 b202 	mla	r2, r9, r2, fp
 80099f0:	4492      	add	sl, r2
 80099f2:	b2a4      	uxth	r4, r4
 80099f4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80099f8:	f84e 4b04 	str.w	r4, [lr], #4
 80099fc:	f851 4b04 	ldr.w	r4, [r1], #4
 8009a00:	f8be 2000 	ldrh.w	r2, [lr]
 8009a04:	0c24      	lsrs	r4, r4, #16
 8009a06:	fb09 2404 	mla	r4, r9, r4, r2
 8009a0a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009a0e:	458c      	cmp	ip, r1
 8009a10:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009a14:	d8e7      	bhi.n	80099e6 <__multiply+0xfe>
 8009a16:	9a01      	ldr	r2, [sp, #4]
 8009a18:	50b4      	str	r4, [r6, r2]
 8009a1a:	3604      	adds	r6, #4
 8009a1c:	e7a3      	b.n	8009966 <__multiply+0x7e>
 8009a1e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d1a5      	bne.n	8009972 <__multiply+0x8a>
 8009a26:	3f01      	subs	r7, #1
 8009a28:	e7a1      	b.n	800996e <__multiply+0x86>
 8009a2a:	bf00      	nop
 8009a2c:	0800b723 	.word	0x0800b723
 8009a30:	0800b794 	.word	0x0800b794

08009a34 <__pow5mult>:
 8009a34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a38:	4615      	mov	r5, r2
 8009a3a:	f012 0203 	ands.w	r2, r2, #3
 8009a3e:	4606      	mov	r6, r0
 8009a40:	460f      	mov	r7, r1
 8009a42:	d007      	beq.n	8009a54 <__pow5mult+0x20>
 8009a44:	4c25      	ldr	r4, [pc, #148]	; (8009adc <__pow5mult+0xa8>)
 8009a46:	3a01      	subs	r2, #1
 8009a48:	2300      	movs	r3, #0
 8009a4a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009a4e:	f7ff fe9b 	bl	8009788 <__multadd>
 8009a52:	4607      	mov	r7, r0
 8009a54:	10ad      	asrs	r5, r5, #2
 8009a56:	d03d      	beq.n	8009ad4 <__pow5mult+0xa0>
 8009a58:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009a5a:	b97c      	cbnz	r4, 8009a7c <__pow5mult+0x48>
 8009a5c:	2010      	movs	r0, #16
 8009a5e:	f7ff fe1b 	bl	8009698 <malloc>
 8009a62:	4602      	mov	r2, r0
 8009a64:	6270      	str	r0, [r6, #36]	; 0x24
 8009a66:	b928      	cbnz	r0, 8009a74 <__pow5mult+0x40>
 8009a68:	4b1d      	ldr	r3, [pc, #116]	; (8009ae0 <__pow5mult+0xac>)
 8009a6a:	481e      	ldr	r0, [pc, #120]	; (8009ae4 <__pow5mult+0xb0>)
 8009a6c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009a70:	f000 fd7c 	bl	800a56c <__assert_func>
 8009a74:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009a78:	6004      	str	r4, [r0, #0]
 8009a7a:	60c4      	str	r4, [r0, #12]
 8009a7c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009a80:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009a84:	b94c      	cbnz	r4, 8009a9a <__pow5mult+0x66>
 8009a86:	f240 2171 	movw	r1, #625	; 0x271
 8009a8a:	4630      	mov	r0, r6
 8009a8c:	f7ff ff16 	bl	80098bc <__i2b>
 8009a90:	2300      	movs	r3, #0
 8009a92:	f8c8 0008 	str.w	r0, [r8, #8]
 8009a96:	4604      	mov	r4, r0
 8009a98:	6003      	str	r3, [r0, #0]
 8009a9a:	f04f 0900 	mov.w	r9, #0
 8009a9e:	07eb      	lsls	r3, r5, #31
 8009aa0:	d50a      	bpl.n	8009ab8 <__pow5mult+0x84>
 8009aa2:	4639      	mov	r1, r7
 8009aa4:	4622      	mov	r2, r4
 8009aa6:	4630      	mov	r0, r6
 8009aa8:	f7ff ff1e 	bl	80098e8 <__multiply>
 8009aac:	4639      	mov	r1, r7
 8009aae:	4680      	mov	r8, r0
 8009ab0:	4630      	mov	r0, r6
 8009ab2:	f7ff fe47 	bl	8009744 <_Bfree>
 8009ab6:	4647      	mov	r7, r8
 8009ab8:	106d      	asrs	r5, r5, #1
 8009aba:	d00b      	beq.n	8009ad4 <__pow5mult+0xa0>
 8009abc:	6820      	ldr	r0, [r4, #0]
 8009abe:	b938      	cbnz	r0, 8009ad0 <__pow5mult+0x9c>
 8009ac0:	4622      	mov	r2, r4
 8009ac2:	4621      	mov	r1, r4
 8009ac4:	4630      	mov	r0, r6
 8009ac6:	f7ff ff0f 	bl	80098e8 <__multiply>
 8009aca:	6020      	str	r0, [r4, #0]
 8009acc:	f8c0 9000 	str.w	r9, [r0]
 8009ad0:	4604      	mov	r4, r0
 8009ad2:	e7e4      	b.n	8009a9e <__pow5mult+0x6a>
 8009ad4:	4638      	mov	r0, r7
 8009ad6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ada:	bf00      	nop
 8009adc:	0800b8e8 	.word	0x0800b8e8
 8009ae0:	0800b6ad 	.word	0x0800b6ad
 8009ae4:	0800b794 	.word	0x0800b794

08009ae8 <__lshift>:
 8009ae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009aec:	460c      	mov	r4, r1
 8009aee:	6849      	ldr	r1, [r1, #4]
 8009af0:	6923      	ldr	r3, [r4, #16]
 8009af2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009af6:	68a3      	ldr	r3, [r4, #8]
 8009af8:	4607      	mov	r7, r0
 8009afa:	4691      	mov	r9, r2
 8009afc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009b00:	f108 0601 	add.w	r6, r8, #1
 8009b04:	42b3      	cmp	r3, r6
 8009b06:	db0b      	blt.n	8009b20 <__lshift+0x38>
 8009b08:	4638      	mov	r0, r7
 8009b0a:	f7ff fddb 	bl	80096c4 <_Balloc>
 8009b0e:	4605      	mov	r5, r0
 8009b10:	b948      	cbnz	r0, 8009b26 <__lshift+0x3e>
 8009b12:	4602      	mov	r2, r0
 8009b14:	4b28      	ldr	r3, [pc, #160]	; (8009bb8 <__lshift+0xd0>)
 8009b16:	4829      	ldr	r0, [pc, #164]	; (8009bbc <__lshift+0xd4>)
 8009b18:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009b1c:	f000 fd26 	bl	800a56c <__assert_func>
 8009b20:	3101      	adds	r1, #1
 8009b22:	005b      	lsls	r3, r3, #1
 8009b24:	e7ee      	b.n	8009b04 <__lshift+0x1c>
 8009b26:	2300      	movs	r3, #0
 8009b28:	f100 0114 	add.w	r1, r0, #20
 8009b2c:	f100 0210 	add.w	r2, r0, #16
 8009b30:	4618      	mov	r0, r3
 8009b32:	4553      	cmp	r3, sl
 8009b34:	db33      	blt.n	8009b9e <__lshift+0xb6>
 8009b36:	6920      	ldr	r0, [r4, #16]
 8009b38:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009b3c:	f104 0314 	add.w	r3, r4, #20
 8009b40:	f019 091f 	ands.w	r9, r9, #31
 8009b44:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009b48:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009b4c:	d02b      	beq.n	8009ba6 <__lshift+0xbe>
 8009b4e:	f1c9 0e20 	rsb	lr, r9, #32
 8009b52:	468a      	mov	sl, r1
 8009b54:	2200      	movs	r2, #0
 8009b56:	6818      	ldr	r0, [r3, #0]
 8009b58:	fa00 f009 	lsl.w	r0, r0, r9
 8009b5c:	4302      	orrs	r2, r0
 8009b5e:	f84a 2b04 	str.w	r2, [sl], #4
 8009b62:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b66:	459c      	cmp	ip, r3
 8009b68:	fa22 f20e 	lsr.w	r2, r2, lr
 8009b6c:	d8f3      	bhi.n	8009b56 <__lshift+0x6e>
 8009b6e:	ebac 0304 	sub.w	r3, ip, r4
 8009b72:	3b15      	subs	r3, #21
 8009b74:	f023 0303 	bic.w	r3, r3, #3
 8009b78:	3304      	adds	r3, #4
 8009b7a:	f104 0015 	add.w	r0, r4, #21
 8009b7e:	4584      	cmp	ip, r0
 8009b80:	bf38      	it	cc
 8009b82:	2304      	movcc	r3, #4
 8009b84:	50ca      	str	r2, [r1, r3]
 8009b86:	b10a      	cbz	r2, 8009b8c <__lshift+0xa4>
 8009b88:	f108 0602 	add.w	r6, r8, #2
 8009b8c:	3e01      	subs	r6, #1
 8009b8e:	4638      	mov	r0, r7
 8009b90:	612e      	str	r6, [r5, #16]
 8009b92:	4621      	mov	r1, r4
 8009b94:	f7ff fdd6 	bl	8009744 <_Bfree>
 8009b98:	4628      	mov	r0, r5
 8009b9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b9e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009ba2:	3301      	adds	r3, #1
 8009ba4:	e7c5      	b.n	8009b32 <__lshift+0x4a>
 8009ba6:	3904      	subs	r1, #4
 8009ba8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bac:	f841 2f04 	str.w	r2, [r1, #4]!
 8009bb0:	459c      	cmp	ip, r3
 8009bb2:	d8f9      	bhi.n	8009ba8 <__lshift+0xc0>
 8009bb4:	e7ea      	b.n	8009b8c <__lshift+0xa4>
 8009bb6:	bf00      	nop
 8009bb8:	0800b723 	.word	0x0800b723
 8009bbc:	0800b794 	.word	0x0800b794

08009bc0 <__mcmp>:
 8009bc0:	b530      	push	{r4, r5, lr}
 8009bc2:	6902      	ldr	r2, [r0, #16]
 8009bc4:	690c      	ldr	r4, [r1, #16]
 8009bc6:	1b12      	subs	r2, r2, r4
 8009bc8:	d10e      	bne.n	8009be8 <__mcmp+0x28>
 8009bca:	f100 0314 	add.w	r3, r0, #20
 8009bce:	3114      	adds	r1, #20
 8009bd0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009bd4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009bd8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009bdc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009be0:	42a5      	cmp	r5, r4
 8009be2:	d003      	beq.n	8009bec <__mcmp+0x2c>
 8009be4:	d305      	bcc.n	8009bf2 <__mcmp+0x32>
 8009be6:	2201      	movs	r2, #1
 8009be8:	4610      	mov	r0, r2
 8009bea:	bd30      	pop	{r4, r5, pc}
 8009bec:	4283      	cmp	r3, r0
 8009bee:	d3f3      	bcc.n	8009bd8 <__mcmp+0x18>
 8009bf0:	e7fa      	b.n	8009be8 <__mcmp+0x28>
 8009bf2:	f04f 32ff 	mov.w	r2, #4294967295
 8009bf6:	e7f7      	b.n	8009be8 <__mcmp+0x28>

08009bf8 <__mdiff>:
 8009bf8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bfc:	460c      	mov	r4, r1
 8009bfe:	4606      	mov	r6, r0
 8009c00:	4611      	mov	r1, r2
 8009c02:	4620      	mov	r0, r4
 8009c04:	4617      	mov	r7, r2
 8009c06:	f7ff ffdb 	bl	8009bc0 <__mcmp>
 8009c0a:	1e05      	subs	r5, r0, #0
 8009c0c:	d110      	bne.n	8009c30 <__mdiff+0x38>
 8009c0e:	4629      	mov	r1, r5
 8009c10:	4630      	mov	r0, r6
 8009c12:	f7ff fd57 	bl	80096c4 <_Balloc>
 8009c16:	b930      	cbnz	r0, 8009c26 <__mdiff+0x2e>
 8009c18:	4b39      	ldr	r3, [pc, #228]	; (8009d00 <__mdiff+0x108>)
 8009c1a:	4602      	mov	r2, r0
 8009c1c:	f240 2132 	movw	r1, #562	; 0x232
 8009c20:	4838      	ldr	r0, [pc, #224]	; (8009d04 <__mdiff+0x10c>)
 8009c22:	f000 fca3 	bl	800a56c <__assert_func>
 8009c26:	2301      	movs	r3, #1
 8009c28:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009c2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c30:	bfa4      	itt	ge
 8009c32:	463b      	movge	r3, r7
 8009c34:	4627      	movge	r7, r4
 8009c36:	4630      	mov	r0, r6
 8009c38:	6879      	ldr	r1, [r7, #4]
 8009c3a:	bfa6      	itte	ge
 8009c3c:	461c      	movge	r4, r3
 8009c3e:	2500      	movge	r5, #0
 8009c40:	2501      	movlt	r5, #1
 8009c42:	f7ff fd3f 	bl	80096c4 <_Balloc>
 8009c46:	b920      	cbnz	r0, 8009c52 <__mdiff+0x5a>
 8009c48:	4b2d      	ldr	r3, [pc, #180]	; (8009d00 <__mdiff+0x108>)
 8009c4a:	4602      	mov	r2, r0
 8009c4c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009c50:	e7e6      	b.n	8009c20 <__mdiff+0x28>
 8009c52:	693e      	ldr	r6, [r7, #16]
 8009c54:	60c5      	str	r5, [r0, #12]
 8009c56:	6925      	ldr	r5, [r4, #16]
 8009c58:	f107 0114 	add.w	r1, r7, #20
 8009c5c:	f104 0914 	add.w	r9, r4, #20
 8009c60:	f100 0e14 	add.w	lr, r0, #20
 8009c64:	f107 0210 	add.w	r2, r7, #16
 8009c68:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8009c6c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8009c70:	46f2      	mov	sl, lr
 8009c72:	2700      	movs	r7, #0
 8009c74:	f859 3b04 	ldr.w	r3, [r9], #4
 8009c78:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009c7c:	fa1f f883 	uxth.w	r8, r3
 8009c80:	fa17 f78b 	uxtah	r7, r7, fp
 8009c84:	0c1b      	lsrs	r3, r3, #16
 8009c86:	eba7 0808 	sub.w	r8, r7, r8
 8009c8a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009c8e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009c92:	fa1f f888 	uxth.w	r8, r8
 8009c96:	141f      	asrs	r7, r3, #16
 8009c98:	454d      	cmp	r5, r9
 8009c9a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009c9e:	f84a 3b04 	str.w	r3, [sl], #4
 8009ca2:	d8e7      	bhi.n	8009c74 <__mdiff+0x7c>
 8009ca4:	1b2b      	subs	r3, r5, r4
 8009ca6:	3b15      	subs	r3, #21
 8009ca8:	f023 0303 	bic.w	r3, r3, #3
 8009cac:	3304      	adds	r3, #4
 8009cae:	3415      	adds	r4, #21
 8009cb0:	42a5      	cmp	r5, r4
 8009cb2:	bf38      	it	cc
 8009cb4:	2304      	movcc	r3, #4
 8009cb6:	4419      	add	r1, r3
 8009cb8:	4473      	add	r3, lr
 8009cba:	469e      	mov	lr, r3
 8009cbc:	460d      	mov	r5, r1
 8009cbe:	4565      	cmp	r5, ip
 8009cc0:	d30e      	bcc.n	8009ce0 <__mdiff+0xe8>
 8009cc2:	f10c 0203 	add.w	r2, ip, #3
 8009cc6:	1a52      	subs	r2, r2, r1
 8009cc8:	f022 0203 	bic.w	r2, r2, #3
 8009ccc:	3903      	subs	r1, #3
 8009cce:	458c      	cmp	ip, r1
 8009cd0:	bf38      	it	cc
 8009cd2:	2200      	movcc	r2, #0
 8009cd4:	441a      	add	r2, r3
 8009cd6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009cda:	b17b      	cbz	r3, 8009cfc <__mdiff+0x104>
 8009cdc:	6106      	str	r6, [r0, #16]
 8009cde:	e7a5      	b.n	8009c2c <__mdiff+0x34>
 8009ce0:	f855 8b04 	ldr.w	r8, [r5], #4
 8009ce4:	fa17 f488 	uxtah	r4, r7, r8
 8009ce8:	1422      	asrs	r2, r4, #16
 8009cea:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8009cee:	b2a4      	uxth	r4, r4
 8009cf0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009cf4:	f84e 4b04 	str.w	r4, [lr], #4
 8009cf8:	1417      	asrs	r7, r2, #16
 8009cfa:	e7e0      	b.n	8009cbe <__mdiff+0xc6>
 8009cfc:	3e01      	subs	r6, #1
 8009cfe:	e7ea      	b.n	8009cd6 <__mdiff+0xde>
 8009d00:	0800b723 	.word	0x0800b723
 8009d04:	0800b794 	.word	0x0800b794

08009d08 <__d2b>:
 8009d08:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009d0c:	4689      	mov	r9, r1
 8009d0e:	2101      	movs	r1, #1
 8009d10:	ec57 6b10 	vmov	r6, r7, d0
 8009d14:	4690      	mov	r8, r2
 8009d16:	f7ff fcd5 	bl	80096c4 <_Balloc>
 8009d1a:	4604      	mov	r4, r0
 8009d1c:	b930      	cbnz	r0, 8009d2c <__d2b+0x24>
 8009d1e:	4602      	mov	r2, r0
 8009d20:	4b25      	ldr	r3, [pc, #148]	; (8009db8 <__d2b+0xb0>)
 8009d22:	4826      	ldr	r0, [pc, #152]	; (8009dbc <__d2b+0xb4>)
 8009d24:	f240 310a 	movw	r1, #778	; 0x30a
 8009d28:	f000 fc20 	bl	800a56c <__assert_func>
 8009d2c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009d30:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009d34:	bb35      	cbnz	r5, 8009d84 <__d2b+0x7c>
 8009d36:	2e00      	cmp	r6, #0
 8009d38:	9301      	str	r3, [sp, #4]
 8009d3a:	d028      	beq.n	8009d8e <__d2b+0x86>
 8009d3c:	4668      	mov	r0, sp
 8009d3e:	9600      	str	r6, [sp, #0]
 8009d40:	f7ff fd8c 	bl	800985c <__lo0bits>
 8009d44:	9900      	ldr	r1, [sp, #0]
 8009d46:	b300      	cbz	r0, 8009d8a <__d2b+0x82>
 8009d48:	9a01      	ldr	r2, [sp, #4]
 8009d4a:	f1c0 0320 	rsb	r3, r0, #32
 8009d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8009d52:	430b      	orrs	r3, r1
 8009d54:	40c2      	lsrs	r2, r0
 8009d56:	6163      	str	r3, [r4, #20]
 8009d58:	9201      	str	r2, [sp, #4]
 8009d5a:	9b01      	ldr	r3, [sp, #4]
 8009d5c:	61a3      	str	r3, [r4, #24]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	bf14      	ite	ne
 8009d62:	2202      	movne	r2, #2
 8009d64:	2201      	moveq	r2, #1
 8009d66:	6122      	str	r2, [r4, #16]
 8009d68:	b1d5      	cbz	r5, 8009da0 <__d2b+0x98>
 8009d6a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009d6e:	4405      	add	r5, r0
 8009d70:	f8c9 5000 	str.w	r5, [r9]
 8009d74:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009d78:	f8c8 0000 	str.w	r0, [r8]
 8009d7c:	4620      	mov	r0, r4
 8009d7e:	b003      	add	sp, #12
 8009d80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009d84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009d88:	e7d5      	b.n	8009d36 <__d2b+0x2e>
 8009d8a:	6161      	str	r1, [r4, #20]
 8009d8c:	e7e5      	b.n	8009d5a <__d2b+0x52>
 8009d8e:	a801      	add	r0, sp, #4
 8009d90:	f7ff fd64 	bl	800985c <__lo0bits>
 8009d94:	9b01      	ldr	r3, [sp, #4]
 8009d96:	6163      	str	r3, [r4, #20]
 8009d98:	2201      	movs	r2, #1
 8009d9a:	6122      	str	r2, [r4, #16]
 8009d9c:	3020      	adds	r0, #32
 8009d9e:	e7e3      	b.n	8009d68 <__d2b+0x60>
 8009da0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009da4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009da8:	f8c9 0000 	str.w	r0, [r9]
 8009dac:	6918      	ldr	r0, [r3, #16]
 8009dae:	f7ff fd35 	bl	800981c <__hi0bits>
 8009db2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009db6:	e7df      	b.n	8009d78 <__d2b+0x70>
 8009db8:	0800b723 	.word	0x0800b723
 8009dbc:	0800b794 	.word	0x0800b794

08009dc0 <_calloc_r>:
 8009dc0:	b513      	push	{r0, r1, r4, lr}
 8009dc2:	434a      	muls	r2, r1
 8009dc4:	4611      	mov	r1, r2
 8009dc6:	9201      	str	r2, [sp, #4]
 8009dc8:	f000 f85a 	bl	8009e80 <_malloc_r>
 8009dcc:	4604      	mov	r4, r0
 8009dce:	b118      	cbz	r0, 8009dd8 <_calloc_r+0x18>
 8009dd0:	9a01      	ldr	r2, [sp, #4]
 8009dd2:	2100      	movs	r1, #0
 8009dd4:	f7fd fd9e 	bl	8007914 <memset>
 8009dd8:	4620      	mov	r0, r4
 8009dda:	b002      	add	sp, #8
 8009ddc:	bd10      	pop	{r4, pc}
	...

08009de0 <_free_r>:
 8009de0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009de2:	2900      	cmp	r1, #0
 8009de4:	d048      	beq.n	8009e78 <_free_r+0x98>
 8009de6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009dea:	9001      	str	r0, [sp, #4]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	f1a1 0404 	sub.w	r4, r1, #4
 8009df2:	bfb8      	it	lt
 8009df4:	18e4      	addlt	r4, r4, r3
 8009df6:	f000 fc59 	bl	800a6ac <__malloc_lock>
 8009dfa:	4a20      	ldr	r2, [pc, #128]	; (8009e7c <_free_r+0x9c>)
 8009dfc:	9801      	ldr	r0, [sp, #4]
 8009dfe:	6813      	ldr	r3, [r2, #0]
 8009e00:	4615      	mov	r5, r2
 8009e02:	b933      	cbnz	r3, 8009e12 <_free_r+0x32>
 8009e04:	6063      	str	r3, [r4, #4]
 8009e06:	6014      	str	r4, [r2, #0]
 8009e08:	b003      	add	sp, #12
 8009e0a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009e0e:	f000 bc53 	b.w	800a6b8 <__malloc_unlock>
 8009e12:	42a3      	cmp	r3, r4
 8009e14:	d90b      	bls.n	8009e2e <_free_r+0x4e>
 8009e16:	6821      	ldr	r1, [r4, #0]
 8009e18:	1862      	adds	r2, r4, r1
 8009e1a:	4293      	cmp	r3, r2
 8009e1c:	bf04      	itt	eq
 8009e1e:	681a      	ldreq	r2, [r3, #0]
 8009e20:	685b      	ldreq	r3, [r3, #4]
 8009e22:	6063      	str	r3, [r4, #4]
 8009e24:	bf04      	itt	eq
 8009e26:	1852      	addeq	r2, r2, r1
 8009e28:	6022      	streq	r2, [r4, #0]
 8009e2a:	602c      	str	r4, [r5, #0]
 8009e2c:	e7ec      	b.n	8009e08 <_free_r+0x28>
 8009e2e:	461a      	mov	r2, r3
 8009e30:	685b      	ldr	r3, [r3, #4]
 8009e32:	b10b      	cbz	r3, 8009e38 <_free_r+0x58>
 8009e34:	42a3      	cmp	r3, r4
 8009e36:	d9fa      	bls.n	8009e2e <_free_r+0x4e>
 8009e38:	6811      	ldr	r1, [r2, #0]
 8009e3a:	1855      	adds	r5, r2, r1
 8009e3c:	42a5      	cmp	r5, r4
 8009e3e:	d10b      	bne.n	8009e58 <_free_r+0x78>
 8009e40:	6824      	ldr	r4, [r4, #0]
 8009e42:	4421      	add	r1, r4
 8009e44:	1854      	adds	r4, r2, r1
 8009e46:	42a3      	cmp	r3, r4
 8009e48:	6011      	str	r1, [r2, #0]
 8009e4a:	d1dd      	bne.n	8009e08 <_free_r+0x28>
 8009e4c:	681c      	ldr	r4, [r3, #0]
 8009e4e:	685b      	ldr	r3, [r3, #4]
 8009e50:	6053      	str	r3, [r2, #4]
 8009e52:	4421      	add	r1, r4
 8009e54:	6011      	str	r1, [r2, #0]
 8009e56:	e7d7      	b.n	8009e08 <_free_r+0x28>
 8009e58:	d902      	bls.n	8009e60 <_free_r+0x80>
 8009e5a:	230c      	movs	r3, #12
 8009e5c:	6003      	str	r3, [r0, #0]
 8009e5e:	e7d3      	b.n	8009e08 <_free_r+0x28>
 8009e60:	6825      	ldr	r5, [r4, #0]
 8009e62:	1961      	adds	r1, r4, r5
 8009e64:	428b      	cmp	r3, r1
 8009e66:	bf04      	itt	eq
 8009e68:	6819      	ldreq	r1, [r3, #0]
 8009e6a:	685b      	ldreq	r3, [r3, #4]
 8009e6c:	6063      	str	r3, [r4, #4]
 8009e6e:	bf04      	itt	eq
 8009e70:	1949      	addeq	r1, r1, r5
 8009e72:	6021      	streq	r1, [r4, #0]
 8009e74:	6054      	str	r4, [r2, #4]
 8009e76:	e7c7      	b.n	8009e08 <_free_r+0x28>
 8009e78:	b003      	add	sp, #12
 8009e7a:	bd30      	pop	{r4, r5, pc}
 8009e7c:	2000066c 	.word	0x2000066c

08009e80 <_malloc_r>:
 8009e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e82:	1ccd      	adds	r5, r1, #3
 8009e84:	f025 0503 	bic.w	r5, r5, #3
 8009e88:	3508      	adds	r5, #8
 8009e8a:	2d0c      	cmp	r5, #12
 8009e8c:	bf38      	it	cc
 8009e8e:	250c      	movcc	r5, #12
 8009e90:	2d00      	cmp	r5, #0
 8009e92:	4606      	mov	r6, r0
 8009e94:	db01      	blt.n	8009e9a <_malloc_r+0x1a>
 8009e96:	42a9      	cmp	r1, r5
 8009e98:	d903      	bls.n	8009ea2 <_malloc_r+0x22>
 8009e9a:	230c      	movs	r3, #12
 8009e9c:	6033      	str	r3, [r6, #0]
 8009e9e:	2000      	movs	r0, #0
 8009ea0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ea2:	f000 fc03 	bl	800a6ac <__malloc_lock>
 8009ea6:	4921      	ldr	r1, [pc, #132]	; (8009f2c <_malloc_r+0xac>)
 8009ea8:	680a      	ldr	r2, [r1, #0]
 8009eaa:	4614      	mov	r4, r2
 8009eac:	b99c      	cbnz	r4, 8009ed6 <_malloc_r+0x56>
 8009eae:	4f20      	ldr	r7, [pc, #128]	; (8009f30 <_malloc_r+0xb0>)
 8009eb0:	683b      	ldr	r3, [r7, #0]
 8009eb2:	b923      	cbnz	r3, 8009ebe <_malloc_r+0x3e>
 8009eb4:	4621      	mov	r1, r4
 8009eb6:	4630      	mov	r0, r6
 8009eb8:	f000 faf2 	bl	800a4a0 <_sbrk_r>
 8009ebc:	6038      	str	r0, [r7, #0]
 8009ebe:	4629      	mov	r1, r5
 8009ec0:	4630      	mov	r0, r6
 8009ec2:	f000 faed 	bl	800a4a0 <_sbrk_r>
 8009ec6:	1c43      	adds	r3, r0, #1
 8009ec8:	d123      	bne.n	8009f12 <_malloc_r+0x92>
 8009eca:	230c      	movs	r3, #12
 8009ecc:	6033      	str	r3, [r6, #0]
 8009ece:	4630      	mov	r0, r6
 8009ed0:	f000 fbf2 	bl	800a6b8 <__malloc_unlock>
 8009ed4:	e7e3      	b.n	8009e9e <_malloc_r+0x1e>
 8009ed6:	6823      	ldr	r3, [r4, #0]
 8009ed8:	1b5b      	subs	r3, r3, r5
 8009eda:	d417      	bmi.n	8009f0c <_malloc_r+0x8c>
 8009edc:	2b0b      	cmp	r3, #11
 8009ede:	d903      	bls.n	8009ee8 <_malloc_r+0x68>
 8009ee0:	6023      	str	r3, [r4, #0]
 8009ee2:	441c      	add	r4, r3
 8009ee4:	6025      	str	r5, [r4, #0]
 8009ee6:	e004      	b.n	8009ef2 <_malloc_r+0x72>
 8009ee8:	6863      	ldr	r3, [r4, #4]
 8009eea:	42a2      	cmp	r2, r4
 8009eec:	bf0c      	ite	eq
 8009eee:	600b      	streq	r3, [r1, #0]
 8009ef0:	6053      	strne	r3, [r2, #4]
 8009ef2:	4630      	mov	r0, r6
 8009ef4:	f000 fbe0 	bl	800a6b8 <__malloc_unlock>
 8009ef8:	f104 000b 	add.w	r0, r4, #11
 8009efc:	1d23      	adds	r3, r4, #4
 8009efe:	f020 0007 	bic.w	r0, r0, #7
 8009f02:	1ac2      	subs	r2, r0, r3
 8009f04:	d0cc      	beq.n	8009ea0 <_malloc_r+0x20>
 8009f06:	1a1b      	subs	r3, r3, r0
 8009f08:	50a3      	str	r3, [r4, r2]
 8009f0a:	e7c9      	b.n	8009ea0 <_malloc_r+0x20>
 8009f0c:	4622      	mov	r2, r4
 8009f0e:	6864      	ldr	r4, [r4, #4]
 8009f10:	e7cc      	b.n	8009eac <_malloc_r+0x2c>
 8009f12:	1cc4      	adds	r4, r0, #3
 8009f14:	f024 0403 	bic.w	r4, r4, #3
 8009f18:	42a0      	cmp	r0, r4
 8009f1a:	d0e3      	beq.n	8009ee4 <_malloc_r+0x64>
 8009f1c:	1a21      	subs	r1, r4, r0
 8009f1e:	4630      	mov	r0, r6
 8009f20:	f000 fabe 	bl	800a4a0 <_sbrk_r>
 8009f24:	3001      	adds	r0, #1
 8009f26:	d1dd      	bne.n	8009ee4 <_malloc_r+0x64>
 8009f28:	e7cf      	b.n	8009eca <_malloc_r+0x4a>
 8009f2a:	bf00      	nop
 8009f2c:	2000066c 	.word	0x2000066c
 8009f30:	20000670 	.word	0x20000670

08009f34 <__ssputs_r>:
 8009f34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f38:	688e      	ldr	r6, [r1, #8]
 8009f3a:	429e      	cmp	r6, r3
 8009f3c:	4682      	mov	sl, r0
 8009f3e:	460c      	mov	r4, r1
 8009f40:	4690      	mov	r8, r2
 8009f42:	461f      	mov	r7, r3
 8009f44:	d838      	bhi.n	8009fb8 <__ssputs_r+0x84>
 8009f46:	898a      	ldrh	r2, [r1, #12]
 8009f48:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009f4c:	d032      	beq.n	8009fb4 <__ssputs_r+0x80>
 8009f4e:	6825      	ldr	r5, [r4, #0]
 8009f50:	6909      	ldr	r1, [r1, #16]
 8009f52:	eba5 0901 	sub.w	r9, r5, r1
 8009f56:	6965      	ldr	r5, [r4, #20]
 8009f58:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009f5c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009f60:	3301      	adds	r3, #1
 8009f62:	444b      	add	r3, r9
 8009f64:	106d      	asrs	r5, r5, #1
 8009f66:	429d      	cmp	r5, r3
 8009f68:	bf38      	it	cc
 8009f6a:	461d      	movcc	r5, r3
 8009f6c:	0553      	lsls	r3, r2, #21
 8009f6e:	d531      	bpl.n	8009fd4 <__ssputs_r+0xa0>
 8009f70:	4629      	mov	r1, r5
 8009f72:	f7ff ff85 	bl	8009e80 <_malloc_r>
 8009f76:	4606      	mov	r6, r0
 8009f78:	b950      	cbnz	r0, 8009f90 <__ssputs_r+0x5c>
 8009f7a:	230c      	movs	r3, #12
 8009f7c:	f8ca 3000 	str.w	r3, [sl]
 8009f80:	89a3      	ldrh	r3, [r4, #12]
 8009f82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f86:	81a3      	strh	r3, [r4, #12]
 8009f88:	f04f 30ff 	mov.w	r0, #4294967295
 8009f8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f90:	6921      	ldr	r1, [r4, #16]
 8009f92:	464a      	mov	r2, r9
 8009f94:	f7ff fb88 	bl	80096a8 <memcpy>
 8009f98:	89a3      	ldrh	r3, [r4, #12]
 8009f9a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009f9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009fa2:	81a3      	strh	r3, [r4, #12]
 8009fa4:	6126      	str	r6, [r4, #16]
 8009fa6:	6165      	str	r5, [r4, #20]
 8009fa8:	444e      	add	r6, r9
 8009faa:	eba5 0509 	sub.w	r5, r5, r9
 8009fae:	6026      	str	r6, [r4, #0]
 8009fb0:	60a5      	str	r5, [r4, #8]
 8009fb2:	463e      	mov	r6, r7
 8009fb4:	42be      	cmp	r6, r7
 8009fb6:	d900      	bls.n	8009fba <__ssputs_r+0x86>
 8009fb8:	463e      	mov	r6, r7
 8009fba:	4632      	mov	r2, r6
 8009fbc:	6820      	ldr	r0, [r4, #0]
 8009fbe:	4641      	mov	r1, r8
 8009fc0:	f000 fb5a 	bl	800a678 <memmove>
 8009fc4:	68a3      	ldr	r3, [r4, #8]
 8009fc6:	6822      	ldr	r2, [r4, #0]
 8009fc8:	1b9b      	subs	r3, r3, r6
 8009fca:	4432      	add	r2, r6
 8009fcc:	60a3      	str	r3, [r4, #8]
 8009fce:	6022      	str	r2, [r4, #0]
 8009fd0:	2000      	movs	r0, #0
 8009fd2:	e7db      	b.n	8009f8c <__ssputs_r+0x58>
 8009fd4:	462a      	mov	r2, r5
 8009fd6:	f000 fb75 	bl	800a6c4 <_realloc_r>
 8009fda:	4606      	mov	r6, r0
 8009fdc:	2800      	cmp	r0, #0
 8009fde:	d1e1      	bne.n	8009fa4 <__ssputs_r+0x70>
 8009fe0:	6921      	ldr	r1, [r4, #16]
 8009fe2:	4650      	mov	r0, sl
 8009fe4:	f7ff fefc 	bl	8009de0 <_free_r>
 8009fe8:	e7c7      	b.n	8009f7a <__ssputs_r+0x46>
	...

08009fec <_svfiprintf_r>:
 8009fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ff0:	4698      	mov	r8, r3
 8009ff2:	898b      	ldrh	r3, [r1, #12]
 8009ff4:	061b      	lsls	r3, r3, #24
 8009ff6:	b09d      	sub	sp, #116	; 0x74
 8009ff8:	4607      	mov	r7, r0
 8009ffa:	460d      	mov	r5, r1
 8009ffc:	4614      	mov	r4, r2
 8009ffe:	d50e      	bpl.n	800a01e <_svfiprintf_r+0x32>
 800a000:	690b      	ldr	r3, [r1, #16]
 800a002:	b963      	cbnz	r3, 800a01e <_svfiprintf_r+0x32>
 800a004:	2140      	movs	r1, #64	; 0x40
 800a006:	f7ff ff3b 	bl	8009e80 <_malloc_r>
 800a00a:	6028      	str	r0, [r5, #0]
 800a00c:	6128      	str	r0, [r5, #16]
 800a00e:	b920      	cbnz	r0, 800a01a <_svfiprintf_r+0x2e>
 800a010:	230c      	movs	r3, #12
 800a012:	603b      	str	r3, [r7, #0]
 800a014:	f04f 30ff 	mov.w	r0, #4294967295
 800a018:	e0d1      	b.n	800a1be <_svfiprintf_r+0x1d2>
 800a01a:	2340      	movs	r3, #64	; 0x40
 800a01c:	616b      	str	r3, [r5, #20]
 800a01e:	2300      	movs	r3, #0
 800a020:	9309      	str	r3, [sp, #36]	; 0x24
 800a022:	2320      	movs	r3, #32
 800a024:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a028:	f8cd 800c 	str.w	r8, [sp, #12]
 800a02c:	2330      	movs	r3, #48	; 0x30
 800a02e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a1d8 <_svfiprintf_r+0x1ec>
 800a032:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a036:	f04f 0901 	mov.w	r9, #1
 800a03a:	4623      	mov	r3, r4
 800a03c:	469a      	mov	sl, r3
 800a03e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a042:	b10a      	cbz	r2, 800a048 <_svfiprintf_r+0x5c>
 800a044:	2a25      	cmp	r2, #37	; 0x25
 800a046:	d1f9      	bne.n	800a03c <_svfiprintf_r+0x50>
 800a048:	ebba 0b04 	subs.w	fp, sl, r4
 800a04c:	d00b      	beq.n	800a066 <_svfiprintf_r+0x7a>
 800a04e:	465b      	mov	r3, fp
 800a050:	4622      	mov	r2, r4
 800a052:	4629      	mov	r1, r5
 800a054:	4638      	mov	r0, r7
 800a056:	f7ff ff6d 	bl	8009f34 <__ssputs_r>
 800a05a:	3001      	adds	r0, #1
 800a05c:	f000 80aa 	beq.w	800a1b4 <_svfiprintf_r+0x1c8>
 800a060:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a062:	445a      	add	r2, fp
 800a064:	9209      	str	r2, [sp, #36]	; 0x24
 800a066:	f89a 3000 	ldrb.w	r3, [sl]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	f000 80a2 	beq.w	800a1b4 <_svfiprintf_r+0x1c8>
 800a070:	2300      	movs	r3, #0
 800a072:	f04f 32ff 	mov.w	r2, #4294967295
 800a076:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a07a:	f10a 0a01 	add.w	sl, sl, #1
 800a07e:	9304      	str	r3, [sp, #16]
 800a080:	9307      	str	r3, [sp, #28]
 800a082:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a086:	931a      	str	r3, [sp, #104]	; 0x68
 800a088:	4654      	mov	r4, sl
 800a08a:	2205      	movs	r2, #5
 800a08c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a090:	4851      	ldr	r0, [pc, #324]	; (800a1d8 <_svfiprintf_r+0x1ec>)
 800a092:	f7f6 f8a5 	bl	80001e0 <memchr>
 800a096:	9a04      	ldr	r2, [sp, #16]
 800a098:	b9d8      	cbnz	r0, 800a0d2 <_svfiprintf_r+0xe6>
 800a09a:	06d0      	lsls	r0, r2, #27
 800a09c:	bf44      	itt	mi
 800a09e:	2320      	movmi	r3, #32
 800a0a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a0a4:	0711      	lsls	r1, r2, #28
 800a0a6:	bf44      	itt	mi
 800a0a8:	232b      	movmi	r3, #43	; 0x2b
 800a0aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a0ae:	f89a 3000 	ldrb.w	r3, [sl]
 800a0b2:	2b2a      	cmp	r3, #42	; 0x2a
 800a0b4:	d015      	beq.n	800a0e2 <_svfiprintf_r+0xf6>
 800a0b6:	9a07      	ldr	r2, [sp, #28]
 800a0b8:	4654      	mov	r4, sl
 800a0ba:	2000      	movs	r0, #0
 800a0bc:	f04f 0c0a 	mov.w	ip, #10
 800a0c0:	4621      	mov	r1, r4
 800a0c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a0c6:	3b30      	subs	r3, #48	; 0x30
 800a0c8:	2b09      	cmp	r3, #9
 800a0ca:	d94e      	bls.n	800a16a <_svfiprintf_r+0x17e>
 800a0cc:	b1b0      	cbz	r0, 800a0fc <_svfiprintf_r+0x110>
 800a0ce:	9207      	str	r2, [sp, #28]
 800a0d0:	e014      	b.n	800a0fc <_svfiprintf_r+0x110>
 800a0d2:	eba0 0308 	sub.w	r3, r0, r8
 800a0d6:	fa09 f303 	lsl.w	r3, r9, r3
 800a0da:	4313      	orrs	r3, r2
 800a0dc:	9304      	str	r3, [sp, #16]
 800a0de:	46a2      	mov	sl, r4
 800a0e0:	e7d2      	b.n	800a088 <_svfiprintf_r+0x9c>
 800a0e2:	9b03      	ldr	r3, [sp, #12]
 800a0e4:	1d19      	adds	r1, r3, #4
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	9103      	str	r1, [sp, #12]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	bfbb      	ittet	lt
 800a0ee:	425b      	neglt	r3, r3
 800a0f0:	f042 0202 	orrlt.w	r2, r2, #2
 800a0f4:	9307      	strge	r3, [sp, #28]
 800a0f6:	9307      	strlt	r3, [sp, #28]
 800a0f8:	bfb8      	it	lt
 800a0fa:	9204      	strlt	r2, [sp, #16]
 800a0fc:	7823      	ldrb	r3, [r4, #0]
 800a0fe:	2b2e      	cmp	r3, #46	; 0x2e
 800a100:	d10c      	bne.n	800a11c <_svfiprintf_r+0x130>
 800a102:	7863      	ldrb	r3, [r4, #1]
 800a104:	2b2a      	cmp	r3, #42	; 0x2a
 800a106:	d135      	bne.n	800a174 <_svfiprintf_r+0x188>
 800a108:	9b03      	ldr	r3, [sp, #12]
 800a10a:	1d1a      	adds	r2, r3, #4
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	9203      	str	r2, [sp, #12]
 800a110:	2b00      	cmp	r3, #0
 800a112:	bfb8      	it	lt
 800a114:	f04f 33ff 	movlt.w	r3, #4294967295
 800a118:	3402      	adds	r4, #2
 800a11a:	9305      	str	r3, [sp, #20]
 800a11c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a1e8 <_svfiprintf_r+0x1fc>
 800a120:	7821      	ldrb	r1, [r4, #0]
 800a122:	2203      	movs	r2, #3
 800a124:	4650      	mov	r0, sl
 800a126:	f7f6 f85b 	bl	80001e0 <memchr>
 800a12a:	b140      	cbz	r0, 800a13e <_svfiprintf_r+0x152>
 800a12c:	2340      	movs	r3, #64	; 0x40
 800a12e:	eba0 000a 	sub.w	r0, r0, sl
 800a132:	fa03 f000 	lsl.w	r0, r3, r0
 800a136:	9b04      	ldr	r3, [sp, #16]
 800a138:	4303      	orrs	r3, r0
 800a13a:	3401      	adds	r4, #1
 800a13c:	9304      	str	r3, [sp, #16]
 800a13e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a142:	4826      	ldr	r0, [pc, #152]	; (800a1dc <_svfiprintf_r+0x1f0>)
 800a144:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a148:	2206      	movs	r2, #6
 800a14a:	f7f6 f849 	bl	80001e0 <memchr>
 800a14e:	2800      	cmp	r0, #0
 800a150:	d038      	beq.n	800a1c4 <_svfiprintf_r+0x1d8>
 800a152:	4b23      	ldr	r3, [pc, #140]	; (800a1e0 <_svfiprintf_r+0x1f4>)
 800a154:	bb1b      	cbnz	r3, 800a19e <_svfiprintf_r+0x1b2>
 800a156:	9b03      	ldr	r3, [sp, #12]
 800a158:	3307      	adds	r3, #7
 800a15a:	f023 0307 	bic.w	r3, r3, #7
 800a15e:	3308      	adds	r3, #8
 800a160:	9303      	str	r3, [sp, #12]
 800a162:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a164:	4433      	add	r3, r6
 800a166:	9309      	str	r3, [sp, #36]	; 0x24
 800a168:	e767      	b.n	800a03a <_svfiprintf_r+0x4e>
 800a16a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a16e:	460c      	mov	r4, r1
 800a170:	2001      	movs	r0, #1
 800a172:	e7a5      	b.n	800a0c0 <_svfiprintf_r+0xd4>
 800a174:	2300      	movs	r3, #0
 800a176:	3401      	adds	r4, #1
 800a178:	9305      	str	r3, [sp, #20]
 800a17a:	4619      	mov	r1, r3
 800a17c:	f04f 0c0a 	mov.w	ip, #10
 800a180:	4620      	mov	r0, r4
 800a182:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a186:	3a30      	subs	r2, #48	; 0x30
 800a188:	2a09      	cmp	r2, #9
 800a18a:	d903      	bls.n	800a194 <_svfiprintf_r+0x1a8>
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d0c5      	beq.n	800a11c <_svfiprintf_r+0x130>
 800a190:	9105      	str	r1, [sp, #20]
 800a192:	e7c3      	b.n	800a11c <_svfiprintf_r+0x130>
 800a194:	fb0c 2101 	mla	r1, ip, r1, r2
 800a198:	4604      	mov	r4, r0
 800a19a:	2301      	movs	r3, #1
 800a19c:	e7f0      	b.n	800a180 <_svfiprintf_r+0x194>
 800a19e:	ab03      	add	r3, sp, #12
 800a1a0:	9300      	str	r3, [sp, #0]
 800a1a2:	462a      	mov	r2, r5
 800a1a4:	4b0f      	ldr	r3, [pc, #60]	; (800a1e4 <_svfiprintf_r+0x1f8>)
 800a1a6:	a904      	add	r1, sp, #16
 800a1a8:	4638      	mov	r0, r7
 800a1aa:	f7fd fc5b 	bl	8007a64 <_printf_float>
 800a1ae:	1c42      	adds	r2, r0, #1
 800a1b0:	4606      	mov	r6, r0
 800a1b2:	d1d6      	bne.n	800a162 <_svfiprintf_r+0x176>
 800a1b4:	89ab      	ldrh	r3, [r5, #12]
 800a1b6:	065b      	lsls	r3, r3, #25
 800a1b8:	f53f af2c 	bmi.w	800a014 <_svfiprintf_r+0x28>
 800a1bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a1be:	b01d      	add	sp, #116	; 0x74
 800a1c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1c4:	ab03      	add	r3, sp, #12
 800a1c6:	9300      	str	r3, [sp, #0]
 800a1c8:	462a      	mov	r2, r5
 800a1ca:	4b06      	ldr	r3, [pc, #24]	; (800a1e4 <_svfiprintf_r+0x1f8>)
 800a1cc:	a904      	add	r1, sp, #16
 800a1ce:	4638      	mov	r0, r7
 800a1d0:	f7fd feec 	bl	8007fac <_printf_i>
 800a1d4:	e7eb      	b.n	800a1ae <_svfiprintf_r+0x1c2>
 800a1d6:	bf00      	nop
 800a1d8:	0800b8f4 	.word	0x0800b8f4
 800a1dc:	0800b8fe 	.word	0x0800b8fe
 800a1e0:	08007a65 	.word	0x08007a65
 800a1e4:	08009f35 	.word	0x08009f35
 800a1e8:	0800b8fa 	.word	0x0800b8fa

0800a1ec <__sfputc_r>:
 800a1ec:	6893      	ldr	r3, [r2, #8]
 800a1ee:	3b01      	subs	r3, #1
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	b410      	push	{r4}
 800a1f4:	6093      	str	r3, [r2, #8]
 800a1f6:	da08      	bge.n	800a20a <__sfputc_r+0x1e>
 800a1f8:	6994      	ldr	r4, [r2, #24]
 800a1fa:	42a3      	cmp	r3, r4
 800a1fc:	db01      	blt.n	800a202 <__sfputc_r+0x16>
 800a1fe:	290a      	cmp	r1, #10
 800a200:	d103      	bne.n	800a20a <__sfputc_r+0x1e>
 800a202:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a206:	f7fe b8e9 	b.w	80083dc <__swbuf_r>
 800a20a:	6813      	ldr	r3, [r2, #0]
 800a20c:	1c58      	adds	r0, r3, #1
 800a20e:	6010      	str	r0, [r2, #0]
 800a210:	7019      	strb	r1, [r3, #0]
 800a212:	4608      	mov	r0, r1
 800a214:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a218:	4770      	bx	lr

0800a21a <__sfputs_r>:
 800a21a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a21c:	4606      	mov	r6, r0
 800a21e:	460f      	mov	r7, r1
 800a220:	4614      	mov	r4, r2
 800a222:	18d5      	adds	r5, r2, r3
 800a224:	42ac      	cmp	r4, r5
 800a226:	d101      	bne.n	800a22c <__sfputs_r+0x12>
 800a228:	2000      	movs	r0, #0
 800a22a:	e007      	b.n	800a23c <__sfputs_r+0x22>
 800a22c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a230:	463a      	mov	r2, r7
 800a232:	4630      	mov	r0, r6
 800a234:	f7ff ffda 	bl	800a1ec <__sfputc_r>
 800a238:	1c43      	adds	r3, r0, #1
 800a23a:	d1f3      	bne.n	800a224 <__sfputs_r+0xa>
 800a23c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a240 <_vfiprintf_r>:
 800a240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a244:	460d      	mov	r5, r1
 800a246:	b09d      	sub	sp, #116	; 0x74
 800a248:	4614      	mov	r4, r2
 800a24a:	4698      	mov	r8, r3
 800a24c:	4606      	mov	r6, r0
 800a24e:	b118      	cbz	r0, 800a258 <_vfiprintf_r+0x18>
 800a250:	6983      	ldr	r3, [r0, #24]
 800a252:	b90b      	cbnz	r3, 800a258 <_vfiprintf_r+0x18>
 800a254:	f7ff f916 	bl	8009484 <__sinit>
 800a258:	4b89      	ldr	r3, [pc, #548]	; (800a480 <_vfiprintf_r+0x240>)
 800a25a:	429d      	cmp	r5, r3
 800a25c:	d11b      	bne.n	800a296 <_vfiprintf_r+0x56>
 800a25e:	6875      	ldr	r5, [r6, #4]
 800a260:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a262:	07d9      	lsls	r1, r3, #31
 800a264:	d405      	bmi.n	800a272 <_vfiprintf_r+0x32>
 800a266:	89ab      	ldrh	r3, [r5, #12]
 800a268:	059a      	lsls	r2, r3, #22
 800a26a:	d402      	bmi.n	800a272 <_vfiprintf_r+0x32>
 800a26c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a26e:	f7ff f9ac 	bl	80095ca <__retarget_lock_acquire_recursive>
 800a272:	89ab      	ldrh	r3, [r5, #12]
 800a274:	071b      	lsls	r3, r3, #28
 800a276:	d501      	bpl.n	800a27c <_vfiprintf_r+0x3c>
 800a278:	692b      	ldr	r3, [r5, #16]
 800a27a:	b9eb      	cbnz	r3, 800a2b8 <_vfiprintf_r+0x78>
 800a27c:	4629      	mov	r1, r5
 800a27e:	4630      	mov	r0, r6
 800a280:	f7fe f8fe 	bl	8008480 <__swsetup_r>
 800a284:	b1c0      	cbz	r0, 800a2b8 <_vfiprintf_r+0x78>
 800a286:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a288:	07dc      	lsls	r4, r3, #31
 800a28a:	d50e      	bpl.n	800a2aa <_vfiprintf_r+0x6a>
 800a28c:	f04f 30ff 	mov.w	r0, #4294967295
 800a290:	b01d      	add	sp, #116	; 0x74
 800a292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a296:	4b7b      	ldr	r3, [pc, #492]	; (800a484 <_vfiprintf_r+0x244>)
 800a298:	429d      	cmp	r5, r3
 800a29a:	d101      	bne.n	800a2a0 <_vfiprintf_r+0x60>
 800a29c:	68b5      	ldr	r5, [r6, #8]
 800a29e:	e7df      	b.n	800a260 <_vfiprintf_r+0x20>
 800a2a0:	4b79      	ldr	r3, [pc, #484]	; (800a488 <_vfiprintf_r+0x248>)
 800a2a2:	429d      	cmp	r5, r3
 800a2a4:	bf08      	it	eq
 800a2a6:	68f5      	ldreq	r5, [r6, #12]
 800a2a8:	e7da      	b.n	800a260 <_vfiprintf_r+0x20>
 800a2aa:	89ab      	ldrh	r3, [r5, #12]
 800a2ac:	0598      	lsls	r0, r3, #22
 800a2ae:	d4ed      	bmi.n	800a28c <_vfiprintf_r+0x4c>
 800a2b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a2b2:	f7ff f98b 	bl	80095cc <__retarget_lock_release_recursive>
 800a2b6:	e7e9      	b.n	800a28c <_vfiprintf_r+0x4c>
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	9309      	str	r3, [sp, #36]	; 0x24
 800a2bc:	2320      	movs	r3, #32
 800a2be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a2c2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a2c6:	2330      	movs	r3, #48	; 0x30
 800a2c8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a48c <_vfiprintf_r+0x24c>
 800a2cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a2d0:	f04f 0901 	mov.w	r9, #1
 800a2d4:	4623      	mov	r3, r4
 800a2d6:	469a      	mov	sl, r3
 800a2d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2dc:	b10a      	cbz	r2, 800a2e2 <_vfiprintf_r+0xa2>
 800a2de:	2a25      	cmp	r2, #37	; 0x25
 800a2e0:	d1f9      	bne.n	800a2d6 <_vfiprintf_r+0x96>
 800a2e2:	ebba 0b04 	subs.w	fp, sl, r4
 800a2e6:	d00b      	beq.n	800a300 <_vfiprintf_r+0xc0>
 800a2e8:	465b      	mov	r3, fp
 800a2ea:	4622      	mov	r2, r4
 800a2ec:	4629      	mov	r1, r5
 800a2ee:	4630      	mov	r0, r6
 800a2f0:	f7ff ff93 	bl	800a21a <__sfputs_r>
 800a2f4:	3001      	adds	r0, #1
 800a2f6:	f000 80aa 	beq.w	800a44e <_vfiprintf_r+0x20e>
 800a2fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a2fc:	445a      	add	r2, fp
 800a2fe:	9209      	str	r2, [sp, #36]	; 0x24
 800a300:	f89a 3000 	ldrb.w	r3, [sl]
 800a304:	2b00      	cmp	r3, #0
 800a306:	f000 80a2 	beq.w	800a44e <_vfiprintf_r+0x20e>
 800a30a:	2300      	movs	r3, #0
 800a30c:	f04f 32ff 	mov.w	r2, #4294967295
 800a310:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a314:	f10a 0a01 	add.w	sl, sl, #1
 800a318:	9304      	str	r3, [sp, #16]
 800a31a:	9307      	str	r3, [sp, #28]
 800a31c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a320:	931a      	str	r3, [sp, #104]	; 0x68
 800a322:	4654      	mov	r4, sl
 800a324:	2205      	movs	r2, #5
 800a326:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a32a:	4858      	ldr	r0, [pc, #352]	; (800a48c <_vfiprintf_r+0x24c>)
 800a32c:	f7f5 ff58 	bl	80001e0 <memchr>
 800a330:	9a04      	ldr	r2, [sp, #16]
 800a332:	b9d8      	cbnz	r0, 800a36c <_vfiprintf_r+0x12c>
 800a334:	06d1      	lsls	r1, r2, #27
 800a336:	bf44      	itt	mi
 800a338:	2320      	movmi	r3, #32
 800a33a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a33e:	0713      	lsls	r3, r2, #28
 800a340:	bf44      	itt	mi
 800a342:	232b      	movmi	r3, #43	; 0x2b
 800a344:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a348:	f89a 3000 	ldrb.w	r3, [sl]
 800a34c:	2b2a      	cmp	r3, #42	; 0x2a
 800a34e:	d015      	beq.n	800a37c <_vfiprintf_r+0x13c>
 800a350:	9a07      	ldr	r2, [sp, #28]
 800a352:	4654      	mov	r4, sl
 800a354:	2000      	movs	r0, #0
 800a356:	f04f 0c0a 	mov.w	ip, #10
 800a35a:	4621      	mov	r1, r4
 800a35c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a360:	3b30      	subs	r3, #48	; 0x30
 800a362:	2b09      	cmp	r3, #9
 800a364:	d94e      	bls.n	800a404 <_vfiprintf_r+0x1c4>
 800a366:	b1b0      	cbz	r0, 800a396 <_vfiprintf_r+0x156>
 800a368:	9207      	str	r2, [sp, #28]
 800a36a:	e014      	b.n	800a396 <_vfiprintf_r+0x156>
 800a36c:	eba0 0308 	sub.w	r3, r0, r8
 800a370:	fa09 f303 	lsl.w	r3, r9, r3
 800a374:	4313      	orrs	r3, r2
 800a376:	9304      	str	r3, [sp, #16]
 800a378:	46a2      	mov	sl, r4
 800a37a:	e7d2      	b.n	800a322 <_vfiprintf_r+0xe2>
 800a37c:	9b03      	ldr	r3, [sp, #12]
 800a37e:	1d19      	adds	r1, r3, #4
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	9103      	str	r1, [sp, #12]
 800a384:	2b00      	cmp	r3, #0
 800a386:	bfbb      	ittet	lt
 800a388:	425b      	neglt	r3, r3
 800a38a:	f042 0202 	orrlt.w	r2, r2, #2
 800a38e:	9307      	strge	r3, [sp, #28]
 800a390:	9307      	strlt	r3, [sp, #28]
 800a392:	bfb8      	it	lt
 800a394:	9204      	strlt	r2, [sp, #16]
 800a396:	7823      	ldrb	r3, [r4, #0]
 800a398:	2b2e      	cmp	r3, #46	; 0x2e
 800a39a:	d10c      	bne.n	800a3b6 <_vfiprintf_r+0x176>
 800a39c:	7863      	ldrb	r3, [r4, #1]
 800a39e:	2b2a      	cmp	r3, #42	; 0x2a
 800a3a0:	d135      	bne.n	800a40e <_vfiprintf_r+0x1ce>
 800a3a2:	9b03      	ldr	r3, [sp, #12]
 800a3a4:	1d1a      	adds	r2, r3, #4
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	9203      	str	r2, [sp, #12]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	bfb8      	it	lt
 800a3ae:	f04f 33ff 	movlt.w	r3, #4294967295
 800a3b2:	3402      	adds	r4, #2
 800a3b4:	9305      	str	r3, [sp, #20]
 800a3b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a49c <_vfiprintf_r+0x25c>
 800a3ba:	7821      	ldrb	r1, [r4, #0]
 800a3bc:	2203      	movs	r2, #3
 800a3be:	4650      	mov	r0, sl
 800a3c0:	f7f5 ff0e 	bl	80001e0 <memchr>
 800a3c4:	b140      	cbz	r0, 800a3d8 <_vfiprintf_r+0x198>
 800a3c6:	2340      	movs	r3, #64	; 0x40
 800a3c8:	eba0 000a 	sub.w	r0, r0, sl
 800a3cc:	fa03 f000 	lsl.w	r0, r3, r0
 800a3d0:	9b04      	ldr	r3, [sp, #16]
 800a3d2:	4303      	orrs	r3, r0
 800a3d4:	3401      	adds	r4, #1
 800a3d6:	9304      	str	r3, [sp, #16]
 800a3d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3dc:	482c      	ldr	r0, [pc, #176]	; (800a490 <_vfiprintf_r+0x250>)
 800a3de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a3e2:	2206      	movs	r2, #6
 800a3e4:	f7f5 fefc 	bl	80001e0 <memchr>
 800a3e8:	2800      	cmp	r0, #0
 800a3ea:	d03f      	beq.n	800a46c <_vfiprintf_r+0x22c>
 800a3ec:	4b29      	ldr	r3, [pc, #164]	; (800a494 <_vfiprintf_r+0x254>)
 800a3ee:	bb1b      	cbnz	r3, 800a438 <_vfiprintf_r+0x1f8>
 800a3f0:	9b03      	ldr	r3, [sp, #12]
 800a3f2:	3307      	adds	r3, #7
 800a3f4:	f023 0307 	bic.w	r3, r3, #7
 800a3f8:	3308      	adds	r3, #8
 800a3fa:	9303      	str	r3, [sp, #12]
 800a3fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3fe:	443b      	add	r3, r7
 800a400:	9309      	str	r3, [sp, #36]	; 0x24
 800a402:	e767      	b.n	800a2d4 <_vfiprintf_r+0x94>
 800a404:	fb0c 3202 	mla	r2, ip, r2, r3
 800a408:	460c      	mov	r4, r1
 800a40a:	2001      	movs	r0, #1
 800a40c:	e7a5      	b.n	800a35a <_vfiprintf_r+0x11a>
 800a40e:	2300      	movs	r3, #0
 800a410:	3401      	adds	r4, #1
 800a412:	9305      	str	r3, [sp, #20]
 800a414:	4619      	mov	r1, r3
 800a416:	f04f 0c0a 	mov.w	ip, #10
 800a41a:	4620      	mov	r0, r4
 800a41c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a420:	3a30      	subs	r2, #48	; 0x30
 800a422:	2a09      	cmp	r2, #9
 800a424:	d903      	bls.n	800a42e <_vfiprintf_r+0x1ee>
 800a426:	2b00      	cmp	r3, #0
 800a428:	d0c5      	beq.n	800a3b6 <_vfiprintf_r+0x176>
 800a42a:	9105      	str	r1, [sp, #20]
 800a42c:	e7c3      	b.n	800a3b6 <_vfiprintf_r+0x176>
 800a42e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a432:	4604      	mov	r4, r0
 800a434:	2301      	movs	r3, #1
 800a436:	e7f0      	b.n	800a41a <_vfiprintf_r+0x1da>
 800a438:	ab03      	add	r3, sp, #12
 800a43a:	9300      	str	r3, [sp, #0]
 800a43c:	462a      	mov	r2, r5
 800a43e:	4b16      	ldr	r3, [pc, #88]	; (800a498 <_vfiprintf_r+0x258>)
 800a440:	a904      	add	r1, sp, #16
 800a442:	4630      	mov	r0, r6
 800a444:	f7fd fb0e 	bl	8007a64 <_printf_float>
 800a448:	4607      	mov	r7, r0
 800a44a:	1c78      	adds	r0, r7, #1
 800a44c:	d1d6      	bne.n	800a3fc <_vfiprintf_r+0x1bc>
 800a44e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a450:	07d9      	lsls	r1, r3, #31
 800a452:	d405      	bmi.n	800a460 <_vfiprintf_r+0x220>
 800a454:	89ab      	ldrh	r3, [r5, #12]
 800a456:	059a      	lsls	r2, r3, #22
 800a458:	d402      	bmi.n	800a460 <_vfiprintf_r+0x220>
 800a45a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a45c:	f7ff f8b6 	bl	80095cc <__retarget_lock_release_recursive>
 800a460:	89ab      	ldrh	r3, [r5, #12]
 800a462:	065b      	lsls	r3, r3, #25
 800a464:	f53f af12 	bmi.w	800a28c <_vfiprintf_r+0x4c>
 800a468:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a46a:	e711      	b.n	800a290 <_vfiprintf_r+0x50>
 800a46c:	ab03      	add	r3, sp, #12
 800a46e:	9300      	str	r3, [sp, #0]
 800a470:	462a      	mov	r2, r5
 800a472:	4b09      	ldr	r3, [pc, #36]	; (800a498 <_vfiprintf_r+0x258>)
 800a474:	a904      	add	r1, sp, #16
 800a476:	4630      	mov	r0, r6
 800a478:	f7fd fd98 	bl	8007fac <_printf_i>
 800a47c:	e7e4      	b.n	800a448 <_vfiprintf_r+0x208>
 800a47e:	bf00      	nop
 800a480:	0800b754 	.word	0x0800b754
 800a484:	0800b774 	.word	0x0800b774
 800a488:	0800b734 	.word	0x0800b734
 800a48c:	0800b8f4 	.word	0x0800b8f4
 800a490:	0800b8fe 	.word	0x0800b8fe
 800a494:	08007a65 	.word	0x08007a65
 800a498:	0800a21b 	.word	0x0800a21b
 800a49c:	0800b8fa 	.word	0x0800b8fa

0800a4a0 <_sbrk_r>:
 800a4a0:	b538      	push	{r3, r4, r5, lr}
 800a4a2:	4d06      	ldr	r5, [pc, #24]	; (800a4bc <_sbrk_r+0x1c>)
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	4604      	mov	r4, r0
 800a4a8:	4608      	mov	r0, r1
 800a4aa:	602b      	str	r3, [r5, #0]
 800a4ac:	f7f9 f8ba 	bl	8003624 <_sbrk>
 800a4b0:	1c43      	adds	r3, r0, #1
 800a4b2:	d102      	bne.n	800a4ba <_sbrk_r+0x1a>
 800a4b4:	682b      	ldr	r3, [r5, #0]
 800a4b6:	b103      	cbz	r3, 800a4ba <_sbrk_r+0x1a>
 800a4b8:	6023      	str	r3, [r4, #0]
 800a4ba:	bd38      	pop	{r3, r4, r5, pc}
 800a4bc:	2000082c 	.word	0x2000082c

0800a4c0 <__sread>:
 800a4c0:	b510      	push	{r4, lr}
 800a4c2:	460c      	mov	r4, r1
 800a4c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4c8:	f000 f922 	bl	800a710 <_read_r>
 800a4cc:	2800      	cmp	r0, #0
 800a4ce:	bfab      	itete	ge
 800a4d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a4d2:	89a3      	ldrhlt	r3, [r4, #12]
 800a4d4:	181b      	addge	r3, r3, r0
 800a4d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a4da:	bfac      	ite	ge
 800a4dc:	6563      	strge	r3, [r4, #84]	; 0x54
 800a4de:	81a3      	strhlt	r3, [r4, #12]
 800a4e0:	bd10      	pop	{r4, pc}

0800a4e2 <__swrite>:
 800a4e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4e6:	461f      	mov	r7, r3
 800a4e8:	898b      	ldrh	r3, [r1, #12]
 800a4ea:	05db      	lsls	r3, r3, #23
 800a4ec:	4605      	mov	r5, r0
 800a4ee:	460c      	mov	r4, r1
 800a4f0:	4616      	mov	r6, r2
 800a4f2:	d505      	bpl.n	800a500 <__swrite+0x1e>
 800a4f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4f8:	2302      	movs	r3, #2
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	f000 f898 	bl	800a630 <_lseek_r>
 800a500:	89a3      	ldrh	r3, [r4, #12]
 800a502:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a506:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a50a:	81a3      	strh	r3, [r4, #12]
 800a50c:	4632      	mov	r2, r6
 800a50e:	463b      	mov	r3, r7
 800a510:	4628      	mov	r0, r5
 800a512:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a516:	f000 b817 	b.w	800a548 <_write_r>

0800a51a <__sseek>:
 800a51a:	b510      	push	{r4, lr}
 800a51c:	460c      	mov	r4, r1
 800a51e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a522:	f000 f885 	bl	800a630 <_lseek_r>
 800a526:	1c43      	adds	r3, r0, #1
 800a528:	89a3      	ldrh	r3, [r4, #12]
 800a52a:	bf15      	itete	ne
 800a52c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a52e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a532:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a536:	81a3      	strheq	r3, [r4, #12]
 800a538:	bf18      	it	ne
 800a53a:	81a3      	strhne	r3, [r4, #12]
 800a53c:	bd10      	pop	{r4, pc}

0800a53e <__sclose>:
 800a53e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a542:	f000 b831 	b.w	800a5a8 <_close_r>
	...

0800a548 <_write_r>:
 800a548:	b538      	push	{r3, r4, r5, lr}
 800a54a:	4d07      	ldr	r5, [pc, #28]	; (800a568 <_write_r+0x20>)
 800a54c:	4604      	mov	r4, r0
 800a54e:	4608      	mov	r0, r1
 800a550:	4611      	mov	r1, r2
 800a552:	2200      	movs	r2, #0
 800a554:	602a      	str	r2, [r5, #0]
 800a556:	461a      	mov	r2, r3
 800a558:	f7f9 f813 	bl	8003582 <_write>
 800a55c:	1c43      	adds	r3, r0, #1
 800a55e:	d102      	bne.n	800a566 <_write_r+0x1e>
 800a560:	682b      	ldr	r3, [r5, #0]
 800a562:	b103      	cbz	r3, 800a566 <_write_r+0x1e>
 800a564:	6023      	str	r3, [r4, #0]
 800a566:	bd38      	pop	{r3, r4, r5, pc}
 800a568:	2000082c 	.word	0x2000082c

0800a56c <__assert_func>:
 800a56c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a56e:	4614      	mov	r4, r2
 800a570:	461a      	mov	r2, r3
 800a572:	4b09      	ldr	r3, [pc, #36]	; (800a598 <__assert_func+0x2c>)
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	4605      	mov	r5, r0
 800a578:	68d8      	ldr	r0, [r3, #12]
 800a57a:	b14c      	cbz	r4, 800a590 <__assert_func+0x24>
 800a57c:	4b07      	ldr	r3, [pc, #28]	; (800a59c <__assert_func+0x30>)
 800a57e:	9100      	str	r1, [sp, #0]
 800a580:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a584:	4906      	ldr	r1, [pc, #24]	; (800a5a0 <__assert_func+0x34>)
 800a586:	462b      	mov	r3, r5
 800a588:	f000 f81e 	bl	800a5c8 <fiprintf>
 800a58c:	f7fd f991 	bl	80078b2 <abort>
 800a590:	4b04      	ldr	r3, [pc, #16]	; (800a5a4 <__assert_func+0x38>)
 800a592:	461c      	mov	r4, r3
 800a594:	e7f3      	b.n	800a57e <__assert_func+0x12>
 800a596:	bf00      	nop
 800a598:	20000018 	.word	0x20000018
 800a59c:	0800b905 	.word	0x0800b905
 800a5a0:	0800b912 	.word	0x0800b912
 800a5a4:	0800b940 	.word	0x0800b940

0800a5a8 <_close_r>:
 800a5a8:	b538      	push	{r3, r4, r5, lr}
 800a5aa:	4d06      	ldr	r5, [pc, #24]	; (800a5c4 <_close_r+0x1c>)
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	4604      	mov	r4, r0
 800a5b0:	4608      	mov	r0, r1
 800a5b2:	602b      	str	r3, [r5, #0]
 800a5b4:	f7f9 f801 	bl	80035ba <_close>
 800a5b8:	1c43      	adds	r3, r0, #1
 800a5ba:	d102      	bne.n	800a5c2 <_close_r+0x1a>
 800a5bc:	682b      	ldr	r3, [r5, #0]
 800a5be:	b103      	cbz	r3, 800a5c2 <_close_r+0x1a>
 800a5c0:	6023      	str	r3, [r4, #0]
 800a5c2:	bd38      	pop	{r3, r4, r5, pc}
 800a5c4:	2000082c 	.word	0x2000082c

0800a5c8 <fiprintf>:
 800a5c8:	b40e      	push	{r1, r2, r3}
 800a5ca:	b503      	push	{r0, r1, lr}
 800a5cc:	4601      	mov	r1, r0
 800a5ce:	ab03      	add	r3, sp, #12
 800a5d0:	4805      	ldr	r0, [pc, #20]	; (800a5e8 <fiprintf+0x20>)
 800a5d2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5d6:	6800      	ldr	r0, [r0, #0]
 800a5d8:	9301      	str	r3, [sp, #4]
 800a5da:	f7ff fe31 	bl	800a240 <_vfiprintf_r>
 800a5de:	b002      	add	sp, #8
 800a5e0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a5e4:	b003      	add	sp, #12
 800a5e6:	4770      	bx	lr
 800a5e8:	20000018 	.word	0x20000018

0800a5ec <_fstat_r>:
 800a5ec:	b538      	push	{r3, r4, r5, lr}
 800a5ee:	4d07      	ldr	r5, [pc, #28]	; (800a60c <_fstat_r+0x20>)
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	4604      	mov	r4, r0
 800a5f4:	4608      	mov	r0, r1
 800a5f6:	4611      	mov	r1, r2
 800a5f8:	602b      	str	r3, [r5, #0]
 800a5fa:	f7f8 ffea 	bl	80035d2 <_fstat>
 800a5fe:	1c43      	adds	r3, r0, #1
 800a600:	d102      	bne.n	800a608 <_fstat_r+0x1c>
 800a602:	682b      	ldr	r3, [r5, #0]
 800a604:	b103      	cbz	r3, 800a608 <_fstat_r+0x1c>
 800a606:	6023      	str	r3, [r4, #0]
 800a608:	bd38      	pop	{r3, r4, r5, pc}
 800a60a:	bf00      	nop
 800a60c:	2000082c 	.word	0x2000082c

0800a610 <_isatty_r>:
 800a610:	b538      	push	{r3, r4, r5, lr}
 800a612:	4d06      	ldr	r5, [pc, #24]	; (800a62c <_isatty_r+0x1c>)
 800a614:	2300      	movs	r3, #0
 800a616:	4604      	mov	r4, r0
 800a618:	4608      	mov	r0, r1
 800a61a:	602b      	str	r3, [r5, #0]
 800a61c:	f7f8 ffe9 	bl	80035f2 <_isatty>
 800a620:	1c43      	adds	r3, r0, #1
 800a622:	d102      	bne.n	800a62a <_isatty_r+0x1a>
 800a624:	682b      	ldr	r3, [r5, #0]
 800a626:	b103      	cbz	r3, 800a62a <_isatty_r+0x1a>
 800a628:	6023      	str	r3, [r4, #0]
 800a62a:	bd38      	pop	{r3, r4, r5, pc}
 800a62c:	2000082c 	.word	0x2000082c

0800a630 <_lseek_r>:
 800a630:	b538      	push	{r3, r4, r5, lr}
 800a632:	4d07      	ldr	r5, [pc, #28]	; (800a650 <_lseek_r+0x20>)
 800a634:	4604      	mov	r4, r0
 800a636:	4608      	mov	r0, r1
 800a638:	4611      	mov	r1, r2
 800a63a:	2200      	movs	r2, #0
 800a63c:	602a      	str	r2, [r5, #0]
 800a63e:	461a      	mov	r2, r3
 800a640:	f7f8 ffe2 	bl	8003608 <_lseek>
 800a644:	1c43      	adds	r3, r0, #1
 800a646:	d102      	bne.n	800a64e <_lseek_r+0x1e>
 800a648:	682b      	ldr	r3, [r5, #0]
 800a64a:	b103      	cbz	r3, 800a64e <_lseek_r+0x1e>
 800a64c:	6023      	str	r3, [r4, #0]
 800a64e:	bd38      	pop	{r3, r4, r5, pc}
 800a650:	2000082c 	.word	0x2000082c

0800a654 <__ascii_mbtowc>:
 800a654:	b082      	sub	sp, #8
 800a656:	b901      	cbnz	r1, 800a65a <__ascii_mbtowc+0x6>
 800a658:	a901      	add	r1, sp, #4
 800a65a:	b142      	cbz	r2, 800a66e <__ascii_mbtowc+0x1a>
 800a65c:	b14b      	cbz	r3, 800a672 <__ascii_mbtowc+0x1e>
 800a65e:	7813      	ldrb	r3, [r2, #0]
 800a660:	600b      	str	r3, [r1, #0]
 800a662:	7812      	ldrb	r2, [r2, #0]
 800a664:	1e10      	subs	r0, r2, #0
 800a666:	bf18      	it	ne
 800a668:	2001      	movne	r0, #1
 800a66a:	b002      	add	sp, #8
 800a66c:	4770      	bx	lr
 800a66e:	4610      	mov	r0, r2
 800a670:	e7fb      	b.n	800a66a <__ascii_mbtowc+0x16>
 800a672:	f06f 0001 	mvn.w	r0, #1
 800a676:	e7f8      	b.n	800a66a <__ascii_mbtowc+0x16>

0800a678 <memmove>:
 800a678:	4288      	cmp	r0, r1
 800a67a:	b510      	push	{r4, lr}
 800a67c:	eb01 0402 	add.w	r4, r1, r2
 800a680:	d902      	bls.n	800a688 <memmove+0x10>
 800a682:	4284      	cmp	r4, r0
 800a684:	4623      	mov	r3, r4
 800a686:	d807      	bhi.n	800a698 <memmove+0x20>
 800a688:	1e43      	subs	r3, r0, #1
 800a68a:	42a1      	cmp	r1, r4
 800a68c:	d008      	beq.n	800a6a0 <memmove+0x28>
 800a68e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a692:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a696:	e7f8      	b.n	800a68a <memmove+0x12>
 800a698:	4402      	add	r2, r0
 800a69a:	4601      	mov	r1, r0
 800a69c:	428a      	cmp	r2, r1
 800a69e:	d100      	bne.n	800a6a2 <memmove+0x2a>
 800a6a0:	bd10      	pop	{r4, pc}
 800a6a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a6a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a6aa:	e7f7      	b.n	800a69c <memmove+0x24>

0800a6ac <__malloc_lock>:
 800a6ac:	4801      	ldr	r0, [pc, #4]	; (800a6b4 <__malloc_lock+0x8>)
 800a6ae:	f7fe bf8c 	b.w	80095ca <__retarget_lock_acquire_recursive>
 800a6b2:	bf00      	nop
 800a6b4:	20000824 	.word	0x20000824

0800a6b8 <__malloc_unlock>:
 800a6b8:	4801      	ldr	r0, [pc, #4]	; (800a6c0 <__malloc_unlock+0x8>)
 800a6ba:	f7fe bf87 	b.w	80095cc <__retarget_lock_release_recursive>
 800a6be:	bf00      	nop
 800a6c0:	20000824 	.word	0x20000824

0800a6c4 <_realloc_r>:
 800a6c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6c6:	4607      	mov	r7, r0
 800a6c8:	4614      	mov	r4, r2
 800a6ca:	460e      	mov	r6, r1
 800a6cc:	b921      	cbnz	r1, 800a6d8 <_realloc_r+0x14>
 800a6ce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a6d2:	4611      	mov	r1, r2
 800a6d4:	f7ff bbd4 	b.w	8009e80 <_malloc_r>
 800a6d8:	b922      	cbnz	r2, 800a6e4 <_realloc_r+0x20>
 800a6da:	f7ff fb81 	bl	8009de0 <_free_r>
 800a6de:	4625      	mov	r5, r4
 800a6e0:	4628      	mov	r0, r5
 800a6e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a6e4:	f000 f833 	bl	800a74e <_malloc_usable_size_r>
 800a6e8:	42a0      	cmp	r0, r4
 800a6ea:	d20f      	bcs.n	800a70c <_realloc_r+0x48>
 800a6ec:	4621      	mov	r1, r4
 800a6ee:	4638      	mov	r0, r7
 800a6f0:	f7ff fbc6 	bl	8009e80 <_malloc_r>
 800a6f4:	4605      	mov	r5, r0
 800a6f6:	2800      	cmp	r0, #0
 800a6f8:	d0f2      	beq.n	800a6e0 <_realloc_r+0x1c>
 800a6fa:	4631      	mov	r1, r6
 800a6fc:	4622      	mov	r2, r4
 800a6fe:	f7fe ffd3 	bl	80096a8 <memcpy>
 800a702:	4631      	mov	r1, r6
 800a704:	4638      	mov	r0, r7
 800a706:	f7ff fb6b 	bl	8009de0 <_free_r>
 800a70a:	e7e9      	b.n	800a6e0 <_realloc_r+0x1c>
 800a70c:	4635      	mov	r5, r6
 800a70e:	e7e7      	b.n	800a6e0 <_realloc_r+0x1c>

0800a710 <_read_r>:
 800a710:	b538      	push	{r3, r4, r5, lr}
 800a712:	4d07      	ldr	r5, [pc, #28]	; (800a730 <_read_r+0x20>)
 800a714:	4604      	mov	r4, r0
 800a716:	4608      	mov	r0, r1
 800a718:	4611      	mov	r1, r2
 800a71a:	2200      	movs	r2, #0
 800a71c:	602a      	str	r2, [r5, #0]
 800a71e:	461a      	mov	r2, r3
 800a720:	f7f8 ff12 	bl	8003548 <_read>
 800a724:	1c43      	adds	r3, r0, #1
 800a726:	d102      	bne.n	800a72e <_read_r+0x1e>
 800a728:	682b      	ldr	r3, [r5, #0]
 800a72a:	b103      	cbz	r3, 800a72e <_read_r+0x1e>
 800a72c:	6023      	str	r3, [r4, #0]
 800a72e:	bd38      	pop	{r3, r4, r5, pc}
 800a730:	2000082c 	.word	0x2000082c

0800a734 <__ascii_wctomb>:
 800a734:	b149      	cbz	r1, 800a74a <__ascii_wctomb+0x16>
 800a736:	2aff      	cmp	r2, #255	; 0xff
 800a738:	bf85      	ittet	hi
 800a73a:	238a      	movhi	r3, #138	; 0x8a
 800a73c:	6003      	strhi	r3, [r0, #0]
 800a73e:	700a      	strbls	r2, [r1, #0]
 800a740:	f04f 30ff 	movhi.w	r0, #4294967295
 800a744:	bf98      	it	ls
 800a746:	2001      	movls	r0, #1
 800a748:	4770      	bx	lr
 800a74a:	4608      	mov	r0, r1
 800a74c:	4770      	bx	lr

0800a74e <_malloc_usable_size_r>:
 800a74e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a752:	1f18      	subs	r0, r3, #4
 800a754:	2b00      	cmp	r3, #0
 800a756:	bfbc      	itt	lt
 800a758:	580b      	ldrlt	r3, [r1, r0]
 800a75a:	18c0      	addlt	r0, r0, r3
 800a75c:	4770      	bx	lr
	...

0800a760 <_init>:
 800a760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a762:	bf00      	nop
 800a764:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a766:	bc08      	pop	{r3}
 800a768:	469e      	mov	lr, r3
 800a76a:	4770      	bx	lr

0800a76c <_fini>:
 800a76c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a76e:	bf00      	nop
 800a770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a772:	bc08      	pop	{r3}
 800a774:	469e      	mov	lr, r3
 800a776:	4770      	bx	lr
