<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/hotspot/cpu/x86/sharedRuntime_x86_32.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
    <script type="text/javascript" src="../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>   1 /*
   2  * Copyright (c) 2003, 2020, Oracle and/or its affiliates. All rights reserved.
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #include &quot;precompiled.hpp&quot;
  26 #include &quot;asm/macroAssembler.hpp&quot;
  27 #include &quot;asm/macroAssembler.inline.hpp&quot;
  28 #include &quot;code/debugInfoRec.hpp&quot;
  29 #include &quot;code/icBuffer.hpp&quot;
  30 #include &quot;code/nativeInst.hpp&quot;
  31 #include &quot;code/vtableStubs.hpp&quot;
  32 #include &quot;gc/shared/gcLocker.hpp&quot;
  33 #include &quot;gc/shared/barrierSet.hpp&quot;
  34 #include &quot;gc/shared/barrierSetAssembler.hpp&quot;
  35 #include &quot;interpreter/interpreter.hpp&quot;
  36 #include &quot;logging/log.hpp&quot;
  37 #include &quot;memory/resourceArea.hpp&quot;
  38 #include &quot;oops/compiledICHolder.hpp&quot;
  39 #include &quot;oops/klass.inline.hpp&quot;
  40 #include &quot;runtime/safepointMechanism.hpp&quot;
  41 #include &quot;runtime/sharedRuntime.hpp&quot;
  42 #include &quot;runtime/vframeArray.hpp&quot;
  43 #include &quot;runtime/vm_version.hpp&quot;
  44 #include &quot;utilities/align.hpp&quot;
  45 #include &quot;vmreg_x86.inline.hpp&quot;
  46 #ifdef COMPILER1
  47 #include &quot;c1/c1_Runtime1.hpp&quot;
  48 #endif
  49 #ifdef COMPILER2
  50 #include &quot;opto/runtime.hpp&quot;
  51 #endif
  52 
  53 #define __ masm-&gt;
  54 
  55 const int StackAlignmentInSlots = StackAlignmentInBytes / VMRegImpl::stack_slot_size;
  56 
  57 class RegisterSaver {
  58   // Capture info about frame layout
  59 #define DEF_XMM_OFFS(regnum) xmm ## regnum ## _off = xmm_off + (regnum)*16/BytesPerInt, xmm ## regnum ## H_off
  60   enum layout {
  61                 fpu_state_off = 0,
  62                 fpu_state_end = fpu_state_off+FPUStateSizeInWords,
  63                 st0_off, st0H_off,
  64                 st1_off, st1H_off,
  65                 st2_off, st2H_off,
  66                 st3_off, st3H_off,
  67                 st4_off, st4H_off,
  68                 st5_off, st5H_off,
  69                 st6_off, st6H_off,
  70                 st7_off, st7H_off,
  71                 xmm_off,
  72                 DEF_XMM_OFFS(0),
  73                 DEF_XMM_OFFS(1),
  74                 DEF_XMM_OFFS(2),
  75                 DEF_XMM_OFFS(3),
  76                 DEF_XMM_OFFS(4),
  77                 DEF_XMM_OFFS(5),
  78                 DEF_XMM_OFFS(6),
  79                 DEF_XMM_OFFS(7),
  80                 flags_off = xmm7_off + 16/BytesPerInt + 1, // 16-byte stack alignment fill word
  81                 rdi_off,
  82                 rsi_off,
  83                 ignore_off,  // extra copy of rbp,
  84                 rsp_off,
  85                 rbx_off,
  86                 rdx_off,
  87                 rcx_off,
  88                 rax_off,
  89                 // The frame sender code expects that rbp will be in the &quot;natural&quot; place and
  90                 // will override any oopMap setting for it. We must therefore force the layout
  91                 // so that it agrees with the frame sender code.
  92                 rbp_off,
  93                 return_off,      // slot for return address
  94                 reg_save_size };
  95   enum { FPU_regs_live = flags_off - fpu_state_end };
  96 
  97   public:
  98 
  99   static OopMap* save_live_registers(MacroAssembler* masm, int additional_frame_words,
 100                                      int* total_frame_words, bool verify_fpu = true, bool save_vectors = false);
 101   static void restore_live_registers(MacroAssembler* masm, bool restore_vectors = false);
 102 
 103   static int rax_offset() { return rax_off; }
 104   static int rbx_offset() { return rbx_off; }
 105 
 106   // Offsets into the register save area
 107   // Used by deoptimization when it is managing result register
 108   // values on its own
 109 
 110   static int raxOffset(void) { return rax_off; }
 111   static int rdxOffset(void) { return rdx_off; }
 112   static int rbxOffset(void) { return rbx_off; }
 113   static int xmm0Offset(void) { return xmm0_off; }
 114   // This really returns a slot in the fp save area, which one is not important
 115   static int fpResultOffset(void) { return st0_off; }
 116 
 117   // During deoptimization only the result register need to be restored
 118   // all the other values have already been extracted.
 119 
 120   static void restore_result_registers(MacroAssembler* masm);
 121 
 122 };
 123 
 124 OopMap* RegisterSaver::save_live_registers(MacroAssembler* masm, int additional_frame_words,
 125                                            int* total_frame_words, bool verify_fpu, bool save_vectors) {
 126   int num_xmm_regs = XMMRegisterImpl::number_of_registers;
 127   int ymm_bytes = num_xmm_regs * 16;
 128   int zmm_bytes = num_xmm_regs * 32;
 129 #ifdef COMPILER2
 130   if (save_vectors) {
 131     assert(UseAVX &gt; 0, &quot;Vectors larger than 16 byte long are supported only with AVX&quot;);
 132     assert(MaxVectorSize &lt;= 64, &quot;Only up to 64 byte long vectors are supported&quot;);
 133     // Save upper half of YMM registers
 134     int vect_bytes = ymm_bytes;
 135     if (UseAVX &gt; 2) {
 136       // Save upper half of ZMM registers as well
 137       vect_bytes += zmm_bytes;
 138     }
 139     additional_frame_words += vect_bytes / wordSize;
 140   }
 141 #else
 142   assert(!save_vectors, &quot;vectors are generated only by C2&quot;);
 143 #endif
 144   int frame_size_in_bytes = (reg_save_size + additional_frame_words) * wordSize;
 145   int frame_words = frame_size_in_bytes / wordSize;
 146   *total_frame_words = frame_words;
 147 
 148   assert(FPUStateSizeInWords == 27, &quot;update stack layout&quot;);
 149 
 150   // save registers, fpu state, and flags
 151   // We assume caller has already has return address slot on the stack
 152   // We push epb twice in this sequence because we want the real rbp,
 153   // to be under the return like a normal enter and we want to use pusha
 154   // We push by hand instead of using push.
 155   __ enter();
 156   __ pusha();
 157   __ pushf();
 158   __ subptr(rsp,FPU_regs_live*wordSize); // Push FPU registers space
 159   __ push_FPU_state();          // Save FPU state &amp; init
 160 
 161   if (verify_fpu) {
 162     // Some stubs may have non standard FPU control word settings so
 163     // only check and reset the value when it required to be the
 164     // standard value.  The safepoint blob in particular can be used
 165     // in methods which are using the 24 bit control word for
 166     // optimized float math.
 167 
 168 #ifdef ASSERT
 169     // Make sure the control word has the expected value
 170     Label ok;
 171     __ cmpw(Address(rsp, 0), StubRoutines::fpu_cntrl_wrd_std());
 172     __ jccb(Assembler::equal, ok);
 173     __ stop(&quot;corrupted control word detected&quot;);
 174     __ bind(ok);
 175 #endif
 176 
 177     // Reset the control word to guard against exceptions being unmasked
 178     // since fstp_d can cause FPU stack underflow exceptions.  Write it
 179     // into the on stack copy and then reload that to make sure that the
 180     // current and future values are correct.
 181     __ movw(Address(rsp, 0), StubRoutines::fpu_cntrl_wrd_std());
 182   }
 183 
 184   __ frstor(Address(rsp, 0));
 185   if (!verify_fpu) {
 186     // Set the control word so that exceptions are masked for the
 187     // following code.
 188     __ fldcw(ExternalAddress(StubRoutines::addr_fpu_cntrl_wrd_std()));
 189   }
 190 
 191   int off = st0_off;
 192   int delta = st1_off - off;
 193 
 194   // Save the FPU registers in de-opt-able form
 195   for (int n = 0; n &lt; FloatRegisterImpl::number_of_registers; n++) {
 196     __ fstp_d(Address(rsp, off*wordSize));
 197     off += delta;
 198   }
 199 
 200   off = xmm0_off;
 201   delta = xmm1_off - off;
 202   if(UseSSE == 1) {
 203     // Save the XMM state
 204     for (int n = 0; n &lt; num_xmm_regs; n++) {
 205       __ movflt(Address(rsp, off*wordSize), as_XMMRegister(n));
 206       off += delta;
 207     }
 208   } else if(UseSSE &gt;= 2) {
 209     // Save whole 128bit (16 bytes) XMM registers
 210     for (int n = 0; n &lt; num_xmm_regs; n++) {
 211       __ movdqu(Address(rsp, off*wordSize), as_XMMRegister(n));
 212       off += delta;
 213     }
 214   }
 215 
 216   if (save_vectors) {
 217     __ subptr(rsp, ymm_bytes);
 218     // Save upper half of YMM registers
 219     for (int n = 0; n &lt; num_xmm_regs; n++) {
 220       __ vextractf128_high(Address(rsp, n*16), as_XMMRegister(n));
 221     }
 222     if (UseAVX &gt; 2) {
 223       __ subptr(rsp, zmm_bytes);
 224       // Save upper half of ZMM registers
 225       for (int n = 0; n &lt; num_xmm_regs; n++) {
 226         __ vextractf64x4_high(Address(rsp, n*32), as_XMMRegister(n));
 227       }
 228     }
 229   }
 230   __ vzeroupper();
 231 
 232   // Set an oopmap for the call site.  This oopmap will map all
 233   // oop-registers and debug-info registers as callee-saved.  This
 234   // will allow deoptimization at this safepoint to find all possible
 235   // debug-info recordings, as well as let GC find all oops.
 236 
 237   OopMapSet *oop_maps = new OopMapSet();
 238   OopMap* map =  new OopMap( frame_words, 0 );
 239 
 240 #define STACK_OFFSET(x) VMRegImpl::stack2reg((x) + additional_frame_words)
 241 #define NEXTREG(x) (x)-&gt;as_VMReg()-&gt;next()
 242 
 243   map-&gt;set_callee_saved(STACK_OFFSET(rax_off), rax-&gt;as_VMReg());
 244   map-&gt;set_callee_saved(STACK_OFFSET(rcx_off), rcx-&gt;as_VMReg());
 245   map-&gt;set_callee_saved(STACK_OFFSET(rdx_off), rdx-&gt;as_VMReg());
 246   map-&gt;set_callee_saved(STACK_OFFSET(rbx_off), rbx-&gt;as_VMReg());
 247   // rbp, location is known implicitly, no oopMap
 248   map-&gt;set_callee_saved(STACK_OFFSET(rsi_off), rsi-&gt;as_VMReg());
 249   map-&gt;set_callee_saved(STACK_OFFSET(rdi_off), rdi-&gt;as_VMReg());
 250   // %%% This is really a waste but we&#39;ll keep things as they were for now for the upper component
 251   off = st0_off;
 252   delta = st1_off - off;
 253   for (int n = 0; n &lt; FloatRegisterImpl::number_of_registers; n++) {
 254     FloatRegister freg_name = as_FloatRegister(n);
 255     map-&gt;set_callee_saved(STACK_OFFSET(off), freg_name-&gt;as_VMReg());
 256     map-&gt;set_callee_saved(STACK_OFFSET(off+1), NEXTREG(freg_name));
 257     off += delta;
 258   }
 259   off = xmm0_off;
 260   delta = xmm1_off - off;
 261   for (int n = 0; n &lt; num_xmm_regs; n++) {
 262     XMMRegister xmm_name = as_XMMRegister(n);
 263     map-&gt;set_callee_saved(STACK_OFFSET(off), xmm_name-&gt;as_VMReg());
 264     map-&gt;set_callee_saved(STACK_OFFSET(off+1), NEXTREG(xmm_name));
 265     off += delta;
 266   }
 267 #undef NEXTREG
 268 #undef STACK_OFFSET
 269 
 270   return map;
 271 }
 272 
 273 void RegisterSaver::restore_live_registers(MacroAssembler* masm, bool restore_vectors) {
 274   int num_xmm_regs = XMMRegisterImpl::number_of_registers;
 275   int ymm_bytes = num_xmm_regs * 16;
 276   int zmm_bytes = num_xmm_regs * 32;
 277   // Recover XMM &amp; FPU state
 278   int additional_frame_bytes = 0;
 279 #ifdef COMPILER2
 280   if (restore_vectors) {
 281     assert(UseAVX &gt; 0, &quot;Vectors larger than 16 byte long are supported only with AVX&quot;);
 282     assert(MaxVectorSize &lt;= 64, &quot;Only up to 64 byte long vectors are supported&quot;);
 283     // Save upper half of YMM registers
 284     additional_frame_bytes = ymm_bytes;
 285     if (UseAVX &gt; 2) {
 286       // Save upper half of ZMM registers as well
 287       additional_frame_bytes += zmm_bytes;
 288     }
 289   }
 290 #else
 291   assert(!restore_vectors, &quot;vectors are generated only by C2&quot;);
 292 #endif
 293 
 294   int off = xmm0_off;
 295   int delta = xmm1_off - off;
 296 
 297   __ vzeroupper();
 298 
 299   if (UseSSE == 1) {
 300     // Restore XMM registers
 301     assert(additional_frame_bytes == 0, &quot;&quot;);
 302     for (int n = 0; n &lt; num_xmm_regs; n++) {
 303       __ movflt(as_XMMRegister(n), Address(rsp, off*wordSize));
 304       off += delta;
 305     }
 306   } else if (UseSSE &gt;= 2) {
 307     // Restore whole 128bit (16 bytes) XMM registers. Do this before restoring YMM and
 308     // ZMM because the movdqu instruction zeros the upper part of the XMM register.
 309     for (int n = 0; n &lt; num_xmm_regs; n++) {
 310       __ movdqu(as_XMMRegister(n), Address(rsp, off*wordSize+additional_frame_bytes));
 311       off += delta;
 312     }
 313   }
 314 
 315   if (restore_vectors) {
 316     if (UseAVX &gt; 2) {
 317       // Restore upper half of ZMM registers.
 318       for (int n = 0; n &lt; num_xmm_regs; n++) {
 319         __ vinsertf64x4_high(as_XMMRegister(n), Address(rsp, n*32));
 320       }
 321       __ addptr(rsp, zmm_bytes);
 322     }
 323     // Restore upper half of YMM registers.
 324     for (int n = 0; n &lt; num_xmm_regs; n++) {
 325       __ vinsertf128_high(as_XMMRegister(n), Address(rsp, n*16));
 326     }
 327     __ addptr(rsp, ymm_bytes);
 328   }
 329 
 330   __ pop_FPU_state();
 331   __ addptr(rsp, FPU_regs_live*wordSize); // Pop FPU registers
 332 
 333   __ popf();
 334   __ popa();
 335   // Get the rbp, described implicitly by the frame sender code (no oopMap)
 336   __ pop(rbp);
 337 }
 338 
 339 void RegisterSaver::restore_result_registers(MacroAssembler* masm) {
 340 
 341   // Just restore result register. Only used by deoptimization. By
 342   // now any callee save register that needs to be restore to a c2
 343   // caller of the deoptee has been extracted into the vframeArray
 344   // and will be stuffed into the c2i adapter we create for later
 345   // restoration so only result registers need to be restored here.
 346   //
 347 
 348   __ frstor(Address(rsp, 0));      // Restore fpu state
 349 
 350   // Recover XMM &amp; FPU state
 351   if( UseSSE == 1 ) {
 352     __ movflt(xmm0, Address(rsp, xmm0_off*wordSize));
 353   } else if( UseSSE &gt;= 2 ) {
 354     __ movdbl(xmm0, Address(rsp, xmm0_off*wordSize));
 355   }
 356   __ movptr(rax, Address(rsp, rax_off*wordSize));
 357   __ movptr(rdx, Address(rsp, rdx_off*wordSize));
 358   // Pop all of the register save are off the stack except the return address
 359   __ addptr(rsp, return_off * wordSize);
 360 }
 361 
 362 // Is vector&#39;s size (in bytes) bigger than a size saved by default?
 363 // 16 bytes XMM registers are saved by default using SSE2 movdqu instructions.
 364 // Note, MaxVectorSize == 0 with UseSSE &lt; 2 and vectors are not generated.
 365 bool SharedRuntime::is_wide_vector(int size) {
 366   return size &gt; 16;
 367 }
 368 
 369 size_t SharedRuntime::trampoline_size() {
 370   return 16;
 371 }
 372 
 373 void SharedRuntime::generate_trampoline(MacroAssembler *masm, address destination) {
 374   __ jump(RuntimeAddress(destination));
 375 }
 376 
 377 // The java_calling_convention describes stack locations as ideal slots on
 378 // a frame with no abi restrictions. Since we must observe abi restrictions
 379 // (like the placement of the register window) the slots must be biased by
 380 // the following value.
 381 static int reg2offset_in(VMReg r) {
 382   // Account for saved rbp, and return address
 383   // This should really be in_preserve_stack_slots
 384   return (r-&gt;reg2stack() + 2) * VMRegImpl::stack_slot_size;
 385 }
 386 
 387 static int reg2offset_out(VMReg r) {
 388   return (r-&gt;reg2stack() + SharedRuntime::out_preserve_stack_slots()) * VMRegImpl::stack_slot_size;
 389 }
 390 
 391 // ---------------------------------------------------------------------------
 392 // Read the array of BasicTypes from a signature, and compute where the
 393 // arguments should go.  Values in the VMRegPair regs array refer to 4-byte
 394 // quantities.  Values less than SharedInfo::stack0 are registers, those above
 395 // refer to 4-byte stack slots.  All stack slots are based off of the stack pointer
 396 // as framesizes are fixed.
 397 // VMRegImpl::stack0 refers to the first slot 0(sp).
 398 // and VMRegImpl::stack0+1 refers to the memory word 4-byes higher.  Register
 399 // up to RegisterImpl::number_of_registers) are the 32-bit
 400 // integer registers.
 401 
 402 // Pass first two oop/int args in registers ECX and EDX.
 403 // Pass first two float/double args in registers XMM0 and XMM1.
 404 // Doubles have precedence, so if you pass a mix of floats and doubles
 405 // the doubles will grab the registers before the floats will.
 406 
 407 // Note: the INPUTS in sig_bt are in units of Java argument words, which are
 408 // either 32-bit or 64-bit depending on the build.  The OUTPUTS are in 32-bit
 409 // units regardless of build. Of course for i486 there is no 64 bit build
 410 
 411 
 412 // ---------------------------------------------------------------------------
 413 // The compiled Java calling convention.
 414 // Pass first two oop/int args in registers ECX and EDX.
 415 // Pass first two float/double args in registers XMM0 and XMM1.
 416 // Doubles have precedence, so if you pass a mix of floats and doubles
 417 // the doubles will grab the registers before the floats will.
 418 int SharedRuntime::java_calling_convention(const BasicType *sig_bt,
 419                                            VMRegPair *regs,
 420                                            int total_args_passed,
 421                                            int is_outgoing) {
 422   uint    stack = 0;          // Starting stack position for args on stack
 423 
 424 
 425   // Pass first two oop/int args in registers ECX and EDX.
 426   uint reg_arg0 = 9999;
 427   uint reg_arg1 = 9999;
 428 
 429   // Pass first two float/double args in registers XMM0 and XMM1.
 430   // Doubles have precedence, so if you pass a mix of floats and doubles
 431   // the doubles will grab the registers before the floats will.
 432   // CNC - TURNED OFF FOR non-SSE.
 433   //       On Intel we have to round all doubles (and most floats) at
 434   //       call sites by storing to the stack in any case.
 435   // UseSSE=0 ==&gt; Don&#39;t Use ==&gt; 9999+0
 436   // UseSSE=1 ==&gt; Floats only ==&gt; 9999+1
 437   // UseSSE&gt;=2 ==&gt; Floats or doubles ==&gt; 9999+2
 438   enum { fltarg_dontuse = 9999+0, fltarg_float_only = 9999+1, fltarg_flt_dbl = 9999+2 };
 439   uint fargs = (UseSSE&gt;=2) ? 2 : UseSSE;
 440   uint freg_arg0 = 9999+fargs;
 441   uint freg_arg1 = 9999+fargs;
 442 
 443   // Pass doubles &amp; longs aligned on the stack.  First count stack slots for doubles
 444   int i;
 445   for( i = 0; i &lt; total_args_passed; i++) {
 446     if( sig_bt[i] == T_DOUBLE ) {
 447       // first 2 doubles go in registers
 448       if( freg_arg0 == fltarg_flt_dbl ) freg_arg0 = i;
 449       else if( freg_arg1 == fltarg_flt_dbl ) freg_arg1 = i;
 450       else // Else double is passed low on the stack to be aligned.
 451         stack += 2;
 452     } else if( sig_bt[i] == T_LONG ) {
 453       stack += 2;
 454     }
 455   }
 456   int dstack = 0;             // Separate counter for placing doubles
 457 
 458   // Now pick where all else goes.
 459   for( i = 0; i &lt; total_args_passed; i++) {
 460     // From the type and the argument number (count) compute the location
 461     switch( sig_bt[i] ) {
 462     case T_SHORT:
 463     case T_CHAR:
 464     case T_BYTE:
 465     case T_BOOLEAN:
 466     case T_INT:
 467     case T_ARRAY:
 468     case T_OBJECT:
 469     case T_VALUETYPE:
 470     case T_ADDRESS:
 471       if( reg_arg0 == 9999 )  {
 472         reg_arg0 = i;
 473         regs[i].set1(rcx-&gt;as_VMReg());
 474       } else if( reg_arg1 == 9999 )  {
 475         reg_arg1 = i;
 476         regs[i].set1(rdx-&gt;as_VMReg());
 477       } else {
 478         regs[i].set1(VMRegImpl::stack2reg(stack++));
 479       }
 480       break;
 481     case T_FLOAT:
 482       if( freg_arg0 == fltarg_flt_dbl || freg_arg0 == fltarg_float_only ) {
 483         freg_arg0 = i;
 484         regs[i].set1(xmm0-&gt;as_VMReg());
 485       } else if( freg_arg1 == fltarg_flt_dbl || freg_arg1 == fltarg_float_only ) {
 486         freg_arg1 = i;
 487         regs[i].set1(xmm1-&gt;as_VMReg());
 488       } else {
 489         regs[i].set1(VMRegImpl::stack2reg(stack++));
 490       }
 491       break;
 492     case T_LONG:
 493       assert((i + 1) &lt; total_args_passed &amp;&amp; sig_bt[i+1] == T_VOID, &quot;missing Half&quot; );
 494       regs[i].set2(VMRegImpl::stack2reg(dstack));
 495       dstack += 2;
 496       break;
 497     case T_DOUBLE:
 498       assert((i + 1) &lt; total_args_passed &amp;&amp; sig_bt[i+1] == T_VOID, &quot;missing Half&quot; );
 499       if( freg_arg0 == (uint)i ) {
 500         regs[i].set2(xmm0-&gt;as_VMReg());
 501       } else if( freg_arg1 == (uint)i ) {
 502         regs[i].set2(xmm1-&gt;as_VMReg());
 503       } else {
 504         regs[i].set2(VMRegImpl::stack2reg(dstack));
 505         dstack += 2;
 506       }
 507       break;
 508     case T_VOID: regs[i].set_bad(); break;
 509       break;
 510     default:
 511       ShouldNotReachHere();
 512       break;
 513     }
 514   }
 515 
 516   // return value can be odd number of VMRegImpl stack slots make multiple of 2
 517   return align_up(stack, 2);
 518 }
 519 
 520 const uint SharedRuntime::java_return_convention_max_int = 1;
 521 const uint SharedRuntime::java_return_convention_max_float = 1;
 522 int SharedRuntime::java_return_convention(const BasicType *sig_bt,
 523                                           VMRegPair *regs,
 524                                           int total_args_passed) {
 525   Unimplemented();
 526   return 0;
 527 }
 528 
 529 // Patch the callers callsite with entry to compiled code if it exists.
 530 static void patch_callers_callsite(MacroAssembler *masm) {
 531   Label L;
 532   __ cmpptr(Address(rbx, in_bytes(Method::code_offset())), (int32_t)NULL_WORD);
 533   __ jcc(Assembler::equal, L);
 534   // Schedule the branch target address early.
 535   // Call into the VM to patch the caller, then jump to compiled callee
 536   // rax, isn&#39;t live so capture return address while we easily can
 537   __ movptr(rax, Address(rsp, 0));
 538   __ pusha();
 539   __ pushf();
 540 
 541   if (UseSSE == 1) {
 542     __ subptr(rsp, 2*wordSize);
 543     __ movflt(Address(rsp, 0), xmm0);
 544     __ movflt(Address(rsp, wordSize), xmm1);
 545   }
 546   if (UseSSE &gt;= 2) {
 547     __ subptr(rsp, 4*wordSize);
 548     __ movdbl(Address(rsp, 0), xmm0);
 549     __ movdbl(Address(rsp, 2*wordSize), xmm1);
 550   }
 551 #ifdef COMPILER2
 552   // C2 may leave the stack dirty if not in SSE2+ mode
 553   if (UseSSE &gt;= 2) {
 554     __ verify_FPU(0, &quot;c2i transition should have clean FPU stack&quot;);
 555   } else {
 556     __ empty_FPU_stack();
 557   }
 558 #endif /* COMPILER2 */
 559 
 560   // VM needs caller&#39;s callsite
 561   __ push(rax);
 562   // VM needs target method
 563   __ push(rbx);
 564   __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::fixup_callers_callsite)));
 565   __ addptr(rsp, 2*wordSize);
 566 
 567   if (UseSSE == 1) {
 568     __ movflt(xmm0, Address(rsp, 0));
 569     __ movflt(xmm1, Address(rsp, wordSize));
 570     __ addptr(rsp, 2*wordSize);
 571   }
 572   if (UseSSE &gt;= 2) {
 573     __ movdbl(xmm0, Address(rsp, 0));
 574     __ movdbl(xmm1, Address(rsp, 2*wordSize));
 575     __ addptr(rsp, 4*wordSize);
 576   }
 577 
 578   __ popf();
 579   __ popa();
 580   __ bind(L);
 581 }
 582 
 583 
 584 static void move_c2i_double(MacroAssembler *masm, XMMRegister r, int st_off) {
 585   int next_off = st_off - Interpreter::stackElementSize;
 586   __ movdbl(Address(rsp, next_off), r);
 587 }
 588 
 589 static void gen_c2i_adapter(MacroAssembler *masm,
 590                             const GrowableArray&lt;SigEntry&gt;&amp; sig_extended,
 591                             const VMRegPair *regs,
 592                             Label&amp; skip_fixup,
 593                             address start,
 594                             OopMapSet*&amp; oop_maps,
 595                             int&amp; frame_complete,
 596                             int&amp; frame_size_in_words) {
 597   // Before we get into the guts of the C2I adapter, see if we should be here
 598   // at all.  We&#39;ve come from compiled code and are attempting to jump to the
 599   // interpreter, which means the caller made a static call to get here
 600   // (vcalls always get a compiled target if there is one).  Check for a
 601   // compiled target.  If there is one, we need to patch the caller&#39;s call.
 602   patch_callers_callsite(masm);
 603 
 604   __ bind(skip_fixup);
 605 
 606 #ifdef COMPILER2
 607   // C2 may leave the stack dirty if not in SSE2+ mode
 608   if (UseSSE &gt;= 2) {
 609     __ verify_FPU(0, &quot;c2i transition should have clean FPU stack&quot;);
 610   } else {
 611     __ empty_FPU_stack();
 612   }
 613 #endif /* COMPILER2 */
 614 
 615   // Since all args are passed on the stack, total_args_passed * interpreter_
 616   // stack_element_size  is the
 617   // space we need.
 618   int extraspace = sig_extended.length() * Interpreter::stackElementSize;
 619 
 620   // Get return address
 621   __ pop(rax);
 622 
 623   // set senderSP value
 624   __ movptr(rsi, rsp);
 625 
 626   __ subptr(rsp, extraspace);
 627 
 628   // Now write the args into the outgoing interpreter space
 629   for (int i = 0; i &lt; sig_extended.length(); i++) {
 630     if (sig_extended.at(i)._bt == T_VOID) {
 631       assert(i &gt; 0 &amp;&amp; (sig_extended.at(i-1)._bt == T_LONG || sig_extended.at(i-1)._bt == T_DOUBLE), &quot;missing half&quot;);
 632       continue;
 633     }
 634 
 635     // st_off points to lowest address on stack.
 636     int st_off = ((sig_extended.length() - 1) - i) * Interpreter::stackElementSize;
 637     int next_off = st_off - Interpreter::stackElementSize;
 638 
 639     // Say 4 args:
 640     // i   st_off
 641     // 0   12 T_LONG
 642     // 1    8 T_VOID
 643     // 2    4 T_OBJECT
 644     // 3    0 T_BOOL
 645     VMReg r_1 = regs[i].first();
 646     VMReg r_2 = regs[i].second();
 647     if (!r_1-&gt;is_valid()) {
 648       assert(!r_2-&gt;is_valid(), &quot;&quot;);
 649       continue;
 650     }
 651 
 652     if (r_1-&gt;is_stack()) {
 653       // memory to memory use fpu stack top
 654       int ld_off = r_1-&gt;reg2stack() * VMRegImpl::stack_slot_size + extraspace;
 655 
 656       if (!r_2-&gt;is_valid()) {
 657         __ movl(rdi, Address(rsp, ld_off));
 658         __ movptr(Address(rsp, st_off), rdi);
 659       } else {
 660 
 661         // ld_off == LSW, ld_off+VMRegImpl::stack_slot_size == MSW
 662         // st_off == MSW, st_off-wordSize == LSW
 663 
 664         __ movptr(rdi, Address(rsp, ld_off));
 665         __ movptr(Address(rsp, next_off), rdi);
 666 #ifndef _LP64
 667         __ movptr(rdi, Address(rsp, ld_off + wordSize));
 668         __ movptr(Address(rsp, st_off), rdi);
 669 #else
 670 #ifdef ASSERT
 671         // Overwrite the unused slot with known junk
 672         __ mov64(rax, CONST64(0xdeadffffdeadaaaa));
 673         __ movptr(Address(rsp, st_off), rax);
 674 #endif /* ASSERT */
 675 #endif // _LP64
 676       }
 677     } else if (r_1-&gt;is_Register()) {
 678       Register r = r_1-&gt;as_Register();
 679       if (!r_2-&gt;is_valid()) {
 680         __ movl(Address(rsp, st_off), r);
 681       } else {
 682         // long/double in gpr
 683         NOT_LP64(ShouldNotReachHere());
 684         // Two VMRegs can be T_OBJECT, T_ADDRESS, T_DOUBLE, T_LONG
 685         // T_DOUBLE and T_LONG use two slots in the interpreter
 686         if (sig_extended.at(i)._bt == T_LONG || sig_extended.at(i)._bt == T_DOUBLE) {
 687           // long/double in gpr
 688 #ifdef ASSERT
 689           // Overwrite the unused slot with known junk
 690           LP64_ONLY(__ mov64(rax, CONST64(0xdeadffffdeadaaab)));
 691           __ movptr(Address(rsp, st_off), rax);
 692 #endif /* ASSERT */
 693           __ movptr(Address(rsp, next_off), r);
 694         } else {
 695           __ movptr(Address(rsp, st_off), r);
 696         }
 697       }
 698     } else {
 699       assert(r_1-&gt;is_XMMRegister(), &quot;&quot;);
 700       if (!r_2-&gt;is_valid()) {
 701         __ movflt(Address(rsp, st_off), r_1-&gt;as_XMMRegister());
 702       } else {
 703         assert(sig_extended.at(i)._bt == T_DOUBLE || sig_extended.at(i)._bt == T_LONG, &quot;wrong type&quot;);
 704         move_c2i_double(masm, r_1-&gt;as_XMMRegister(), st_off);
 705       }
 706     }
 707   }
 708 
 709   // Schedule the branch target address early.
 710   __ movptr(rcx, Address(rbx, in_bytes(Method::interpreter_entry_offset())));
 711   // And repush original return address
 712   __ push(rax);
 713   __ jmp(rcx);
 714 }
 715 
 716 
 717 static void move_i2c_double(MacroAssembler *masm, XMMRegister r, Register saved_sp, int ld_off) {
 718   int next_val_off = ld_off - Interpreter::stackElementSize;
 719   __ movdbl(r, Address(saved_sp, next_val_off));
 720 }
 721 
 722 static void range_check(MacroAssembler* masm, Register pc_reg, Register temp_reg,
 723                         address code_start, address code_end,
 724                         Label&amp; L_ok) {
 725   Label L_fail;
 726   __ lea(temp_reg, ExternalAddress(code_start));
 727   __ cmpptr(pc_reg, temp_reg);
 728   __ jcc(Assembler::belowEqual, L_fail);
 729   __ lea(temp_reg, ExternalAddress(code_end));
 730   __ cmpptr(pc_reg, temp_reg);
 731   __ jcc(Assembler::below, L_ok);
 732   __ bind(L_fail);
 733 }
 734 
 735 void SharedRuntime::gen_i2c_adapter(MacroAssembler *masm,
 736                                     int comp_args_on_stack,
 737                                     const GrowableArray&lt;SigEntry&gt;&amp; sig_extended,
 738                                     const VMRegPair *regs) {
 739 
 740   // Note: rsi contains the senderSP on entry. We must preserve it since
 741   // we may do a i2c -&gt; c2i transition if we lose a race where compiled
 742   // code goes non-entrant while we get args ready.
 743 
 744   // Adapters can be frameless because they do not require the caller
 745   // to perform additional cleanup work, such as correcting the stack pointer.
 746   // An i2c adapter is frameless because the *caller* frame, which is interpreted,
 747   // routinely repairs its own stack pointer (from interpreter_frame_last_sp),
 748   // even if a callee has modified the stack pointer.
 749   // A c2i adapter is frameless because the *callee* frame, which is interpreted,
 750   // routinely repairs its caller&#39;s stack pointer (from sender_sp, which is set
 751   // up via the senderSP register).
 752   // In other words, if *either* the caller or callee is interpreted, we can
 753   // get the stack pointer repaired after a call.
 754   // This is why c2i and i2c adapters cannot be indefinitely composed.
 755   // In particular, if a c2i adapter were to somehow call an i2c adapter,
 756   // both caller and callee would be compiled methods, and neither would
 757   // clean up the stack pointer changes performed by the two adapters.
 758   // If this happens, control eventually transfers back to the compiled
 759   // caller, but with an uncorrected stack, causing delayed havoc.
 760 
 761   // Pick up the return address
 762   __ movptr(rax, Address(rsp, 0));
 763 
 764   if (VerifyAdapterCalls &amp;&amp;
 765       (Interpreter::code() != NULL || StubRoutines::code1() != NULL)) {
 766     // So, let&#39;s test for cascading c2i/i2c adapters right now.
 767     //  assert(Interpreter::contains($return_addr) ||
 768     //         StubRoutines::contains($return_addr),
 769     //         &quot;i2c adapter must return to an interpreter frame&quot;);
 770     __ block_comment(&quot;verify_i2c { &quot;);
 771     Label L_ok;
 772     if (Interpreter::code() != NULL)
 773       range_check(masm, rax, rdi,
 774                   Interpreter::code()-&gt;code_start(), Interpreter::code()-&gt;code_end(),
 775                   L_ok);
 776     if (StubRoutines::code1() != NULL)
 777       range_check(masm, rax, rdi,
 778                   StubRoutines::code1()-&gt;code_begin(), StubRoutines::code1()-&gt;code_end(),
 779                   L_ok);
 780     if (StubRoutines::code2() != NULL)
 781       range_check(masm, rax, rdi,
 782                   StubRoutines::code2()-&gt;code_begin(), StubRoutines::code2()-&gt;code_end(),
 783                   L_ok);
 784     const char* msg = &quot;i2c adapter must return to an interpreter frame&quot;;
 785     __ block_comment(msg);
 786     __ stop(msg);
 787     __ bind(L_ok);
 788     __ block_comment(&quot;} verify_i2ce &quot;);
 789   }
 790 
 791   // Must preserve original SP for loading incoming arguments because
 792   // we need to align the outgoing SP for compiled code.
 793   __ movptr(rdi, rsp);
 794 
 795   // Cut-out for having no stack args.  Since up to 2 int/oop args are passed
 796   // in registers, we will occasionally have no stack args.
 797   int comp_words_on_stack = 0;
 798   if (comp_args_on_stack) {
 799     // Sig words on the stack are greater-than VMRegImpl::stack0.  Those in
 800     // registers are below.  By subtracting stack0, we either get a negative
 801     // number (all values in registers) or the maximum stack slot accessed.
 802     // int comp_args_on_stack = VMRegImpl::reg2stack(max_arg);
 803     // Convert 4-byte stack slots to words.
 804     comp_words_on_stack = align_up(comp_args_on_stack*4, wordSize)&gt;&gt;LogBytesPerWord;
 805     // Round up to miminum stack alignment, in wordSize
 806     comp_words_on_stack = align_up(comp_words_on_stack, 2);
 807     __ subptr(rsp, comp_words_on_stack * wordSize);
 808   }
 809 
 810   // Align the outgoing SP
 811   __ andptr(rsp, -(StackAlignmentInBytes));
 812 
 813   // push the return address on the stack (note that pushing, rather
 814   // than storing it, yields the correct frame alignment for the callee)
 815   __ push(rax);
 816 
 817   // Put saved SP in another register
 818   const Register saved_sp = rax;
 819   __ movptr(saved_sp, rdi);
 820 
 821 
 822   // Will jump to the compiled code just as if compiled code was doing it.
 823   // Pre-load the register-jump target early, to schedule it better.
 824   __ movptr(rdi, Address(rbx, in_bytes(Method::from_compiled_offset())));
 825 
 826   // Now generate the shuffle code.  Pick up all register args and move the
 827   // rest through the floating point stack top.
 828   for (int i = 0; i &lt; sig_extended.length(); i++) {
 829     if (sig_extended.at(i)._bt == T_VOID) {
 830       // Longs and doubles are passed in native word order, but misaligned
 831       // in the 32-bit build.
 832       assert(i &gt; 0 &amp;&amp; (sig_extended.at(i-1)._bt == T_LONG || sig_extended.at(i-1)._bt == T_DOUBLE), &quot;missing half&quot;);
 833       continue;
 834     }
 835 
 836     // Pick up 0, 1 or 2 words from SP+offset.
 837 
 838     assert(!regs[i].second()-&gt;is_valid() || regs[i].first()-&gt;next() == regs[i].second(),
 839             &quot;scrambled load targets?&quot;);
 840     // Load in argument order going down.
 841     int ld_off = (sig_extended.length() - i) * Interpreter::stackElementSize;
 842     // Point to interpreter value (vs. tag)
 843     int next_off = ld_off - Interpreter::stackElementSize;
 844     //
 845     //
 846     //
 847     VMReg r_1 = regs[i].first();
 848     VMReg r_2 = regs[i].second();
 849     if (!r_1-&gt;is_valid()) {
 850       assert(!r_2-&gt;is_valid(), &quot;&quot;);
 851       continue;
 852     }
 853     if (r_1-&gt;is_stack()) {
 854       // Convert stack slot to an SP offset (+ wordSize to account for return address )
 855       int st_off = regs[i].first()-&gt;reg2stack()*VMRegImpl::stack_slot_size + wordSize;
 856 
 857       // We can use rsi as a temp here because compiled code doesn&#39;t need rsi as an input
 858       // and if we end up going thru a c2i because of a miss a reasonable value of rsi
 859       // we be generated.
 860       if (!r_2-&gt;is_valid()) {
 861         // __ fld_s(Address(saved_sp, ld_off));
 862         // __ fstp_s(Address(rsp, st_off));
 863         __ movl(rsi, Address(saved_sp, ld_off));
 864         __ movptr(Address(rsp, st_off), rsi);
 865       } else {
 866         // Interpreter local[n] == MSW, local[n+1] == LSW however locals
 867         // are accessed as negative so LSW is at LOW address
 868 
 869         // ld_off is MSW so get LSW
 870         // st_off is LSW (i.e. reg.first())
 871         // __ fld_d(Address(saved_sp, next_off));
 872         // __ fstp_d(Address(rsp, st_off));
 873         //
 874         // We are using two VMRegs. This can be either T_OBJECT, T_ADDRESS, T_LONG, or T_DOUBLE
 875         // the interpreter allocates two slots but only uses one for thr T_LONG or T_DOUBLE case
 876         // So we must adjust where to pick up the data to match the interpreter.
 877         //
 878         // Interpreter local[n] == MSW, local[n+1] == LSW however locals
 879         // are accessed as negative so LSW is at LOW address
 880 
 881         // ld_off is MSW so get LSW
 882         const int offset = (NOT_LP64(true ||) sig_extended.at(i)._bt==T_LONG||sig_extended.at(i)._bt==T_DOUBLE)?
 883                            next_off : ld_off;
 884         __ movptr(rsi, Address(saved_sp, offset));
 885         __ movptr(Address(rsp, st_off), rsi);
 886 #ifndef _LP64
 887         __ movptr(rsi, Address(saved_sp, ld_off));
 888         __ movptr(Address(rsp, st_off + wordSize), rsi);
 889 #endif // _LP64
 890       }
 891     } else if (r_1-&gt;is_Register()) {  // Register argument
 892       Register r = r_1-&gt;as_Register();
 893       assert(r != rax, &quot;must be different&quot;);
 894       if (r_2-&gt;is_valid()) {
 895         //
 896         // We are using two VMRegs. This can be either T_OBJECT, T_ADDRESS, T_LONG, or T_DOUBLE
 897         // the interpreter allocates two slots but only uses one for thr T_LONG or T_DOUBLE case
 898         // So we must adjust where to pick up the data to match the interpreter.
 899 
 900         const int offset = (NOT_LP64(true ||) sig_extended.at(i)._bt==T_LONG||sig_extended.at(i)._bt==T_DOUBLE)?
 901                            next_off : ld_off;
 902 
 903         // this can be a misaligned move
 904         __ movptr(r, Address(saved_sp, offset));
 905 #ifndef _LP64
 906         assert(r_2-&gt;as_Register() != rax, &quot;need another temporary register&quot;);
 907         // Remember r_1 is low address (and LSB on x86)
 908         // So r_2 gets loaded from high address regardless of the platform
 909         __ movptr(r_2-&gt;as_Register(), Address(saved_sp, ld_off));
 910 #endif // _LP64
 911       } else {
 912         __ movl(r, Address(saved_sp, ld_off));
 913       }
 914     } else {
 915       assert(r_1-&gt;is_XMMRegister(), &quot;&quot;);
 916       if (!r_2-&gt;is_valid()) {
 917         __ movflt(r_1-&gt;as_XMMRegister(), Address(saved_sp, ld_off));
 918       } else {
 919         move_i2c_double(masm, r_1-&gt;as_XMMRegister(), saved_sp, ld_off);
 920       }
 921     }
 922   }
 923 
 924   // 6243940 We might end up in handle_wrong_method if
 925   // the callee is deoptimized as we race thru here. If that
 926   // happens we don&#39;t want to take a safepoint because the
 927   // caller frame will look interpreted and arguments are now
 928   // &quot;compiled&quot; so it is much better to make this transition
 929   // invisible to the stack walking code. Unfortunately if
 930   // we try and find the callee by normal means a safepoint
 931   // is possible. So we stash the desired callee in the thread
 932   // and the vm will find there should this case occur.
 933 
 934   __ get_thread(rax);
 935   __ movptr(Address(rax, JavaThread::callee_target_offset()), rbx);
 936 
 937   // move Method* to rax, in case we end up in an c2i adapter.
 938   // the c2i adapters expect Method* in rax, (c2) because c2&#39;s
 939   // resolve stubs return the result (the method) in rax,.
 940   // I&#39;d love to fix this.
 941   __ mov(rax, rbx);
 942 
 943   __ jmp(rdi);
 944 }
 945 
 946 // ---------------------------------------------------------------
 947 AdapterHandlerEntry* SharedRuntime::generate_i2c2i_adapters(MacroAssembler *masm,
 948                                                             int comp_args_on_stack,
 949                                                             const GrowableArray&lt;SigEntry&gt;&amp; sig_extended,
 950                                                             const VMRegPair *regs,
 951                                                             AdapterFingerPrint* fingerprint,
 952                                                             AdapterBlob*&amp; new_adapter) {
 953   address i2c_entry = __ pc();
 954 
 955   gen_i2c_adapter(masm, comp_args_on_stack, sig_extended, regs);
 956 
 957   // -------------------------------------------------------------------------
 958   // Generate a C2I adapter.  On entry we know rbx, holds the Method* during calls
 959   // to the interpreter.  The args start out packed in the compiled layout.  They
 960   // need to be unpacked into the interpreter layout.  This will almost always
 961   // require some stack space.  We grow the current (compiled) stack, then repack
 962   // the args.  We  finally end in a jump to the generic interpreter entry point.
 963   // On exit from the interpreter, the interpreter will restore our SP (lest the
 964   // compiled code, which relys solely on SP and not EBP, get sick).
 965 
 966   address c2i_unverified_entry = __ pc();
 967   Label skip_fixup;
 968 
 969   Register holder = rax;
 970   Register receiver = rcx;
 971   Register temp = rbx;
 972 
 973   {
 974 
 975     Label missed;
 976     __ movptr(temp, Address(receiver, oopDesc::klass_offset_in_bytes()));
 977     __ cmpptr(temp, Address(holder, CompiledICHolder::holder_klass_offset()));
 978     __ movptr(rbx, Address(holder, CompiledICHolder::holder_metadata_offset()));
 979     __ jcc(Assembler::notEqual, missed);
 980     // Method might have been compiled since the call site was patched to
 981     // interpreted if that is the case treat it as a miss so we can get
 982     // the call site corrected.
 983     __ cmpptr(Address(rbx, in_bytes(Method::code_offset())), (int32_t)NULL_WORD);
 984     __ jcc(Assembler::equal, skip_fixup);
 985 
 986     __ bind(missed);
 987     __ jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
 988   }
 989 
 990   address c2i_entry = __ pc();
 991 
 992   BarrierSetAssembler* bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
 993   bs-&gt;c2i_entry_barrier(masm);
 994 
 995   OopMapSet* oop_maps = NULL;
 996   int frame_complete = CodeOffsets::frame_never_safe;
 997   int frame_size_in_words = 0;
 998   gen_c2i_adapter(masm, sig_extended, regs, skip_fixup, i2c_entry, oop_maps, frame_complete, frame_size_in_words);
 999 
1000   __ flush();
1001   new_adapter = AdapterBlob::create(masm-&gt;code(), frame_complete, frame_size_in_words, oop_maps);
1002   return AdapterHandlerLibrary::new_entry(fingerprint, i2c_entry, c2i_entry, c2i_unverified_entry);
1003 }
1004 
1005 int SharedRuntime::c_calling_convention(const BasicType *sig_bt,
1006                                          VMRegPair *regs,
1007                                          VMRegPair *regs2,
1008                                          int total_args_passed) {
1009   assert(regs2 == NULL, &quot;not needed on x86&quot;);
1010 // We return the amount of VMRegImpl stack slots we need to reserve for all
1011 // the arguments NOT counting out_preserve_stack_slots.
1012 
1013   uint    stack = 0;        // All arguments on stack
1014 
1015   for( int i = 0; i &lt; total_args_passed; i++) {
1016     // From the type and the argument number (count) compute the location
1017     switch( sig_bt[i] ) {
1018     case T_BOOLEAN:
1019     case T_CHAR:
1020     case T_FLOAT:
1021     case T_BYTE:
1022     case T_SHORT:
1023     case T_INT:
1024     case T_OBJECT:
1025     case T_VALUETYPE:
1026     case T_ARRAY:
1027     case T_ADDRESS:
1028     case T_METADATA:
1029       regs[i].set1(VMRegImpl::stack2reg(stack++));
1030       break;
1031     case T_LONG:
1032     case T_DOUBLE: // The stack numbering is reversed from Java
1033       // Since C arguments do not get reversed, the ordering for
1034       // doubles on the stack must be opposite the Java convention
1035       assert((i + 1) &lt; total_args_passed &amp;&amp; sig_bt[i+1] == T_VOID, &quot;missing Half&quot; );
1036       regs[i].set2(VMRegImpl::stack2reg(stack));
1037       stack += 2;
1038       break;
1039     case T_VOID: regs[i].set_bad(); break;
1040     default:
1041       ShouldNotReachHere();
1042       break;
1043     }
1044   }
1045   return stack;
1046 }
1047 
1048 // A simple move of integer like type
1049 static void simple_move32(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
1050   if (src.first()-&gt;is_stack()) {
1051     if (dst.first()-&gt;is_stack()) {
1052       // stack to stack
<a name="1" id="anc1"></a><span class="line-modified">1053       // __ ld(FP, reg2offset(src.first()) + STACK_BIAS, L5);</span>
<span class="line-modified">1054       // __ st(L5, SP, reg2offset(dst.first()) + STACK_BIAS);</span>
1055       __ movl2ptr(rax, Address(rbp, reg2offset_in(src.first())));
1056       __ movptr(Address(rsp, reg2offset_out(dst.first())), rax);
1057     } else {
1058       // stack to reg
1059       __ movl2ptr(dst.first()-&gt;as_Register(),  Address(rbp, reg2offset_in(src.first())));
1060     }
1061   } else if (dst.first()-&gt;is_stack()) {
1062     // reg to stack
1063     // no need to sign extend on 64bit
1064     __ movptr(Address(rsp, reg2offset_out(dst.first())), src.first()-&gt;as_Register());
1065   } else {
1066     if (dst.first() != src.first()) {
1067       __ mov(dst.first()-&gt;as_Register(), src.first()-&gt;as_Register());
1068     }
1069   }
1070 }
1071 
1072 // An oop arg. Must pass a handle not the oop itself
1073 static void object_move(MacroAssembler* masm,
1074                         OopMap* map,
1075                         int oop_handle_offset,
1076                         int framesize_in_slots,
1077                         VMRegPair src,
1078                         VMRegPair dst,
1079                         bool is_receiver,
1080                         int* receiver_offset) {
1081 
1082   // Because of the calling conventions we know that src can be a
1083   // register or a stack location. dst can only be a stack location.
1084 
1085   assert(dst.first()-&gt;is_stack(), &quot;must be stack&quot;);
1086   // must pass a handle. First figure out the location we use as a handle
1087 
1088   if (src.first()-&gt;is_stack()) {
1089     // Oop is already on the stack as an argument
1090     Register rHandle = rax;
1091     Label nil;
1092     __ xorptr(rHandle, rHandle);
1093     __ cmpptr(Address(rbp, reg2offset_in(src.first())), (int32_t)NULL_WORD);
1094     __ jcc(Assembler::equal, nil);
1095     __ lea(rHandle, Address(rbp, reg2offset_in(src.first())));
1096     __ bind(nil);
1097     __ movptr(Address(rsp, reg2offset_out(dst.first())), rHandle);
1098 
1099     int offset_in_older_frame = src.first()-&gt;reg2stack() + SharedRuntime::out_preserve_stack_slots();
1100     map-&gt;set_oop(VMRegImpl::stack2reg(offset_in_older_frame + framesize_in_slots));
1101     if (is_receiver) {
1102       *receiver_offset = (offset_in_older_frame + framesize_in_slots) * VMRegImpl::stack_slot_size;
1103     }
1104   } else {
1105     // Oop is in an a register we must store it to the space we reserve
1106     // on the stack for oop_handles
1107     const Register rOop = src.first()-&gt;as_Register();
1108     const Register rHandle = rax;
1109     int oop_slot = (rOop == rcx ? 0 : 1) * VMRegImpl::slots_per_word + oop_handle_offset;
1110     int offset = oop_slot*VMRegImpl::stack_slot_size;
1111     Label skip;
1112     __ movptr(Address(rsp, offset), rOop);
1113     map-&gt;set_oop(VMRegImpl::stack2reg(oop_slot));
1114     __ xorptr(rHandle, rHandle);
1115     __ cmpptr(rOop, (int32_t)NULL_WORD);
1116     __ jcc(Assembler::equal, skip);
1117     __ lea(rHandle, Address(rsp, offset));
1118     __ bind(skip);
1119     // Store the handle parameter
1120     __ movptr(Address(rsp, reg2offset_out(dst.first())), rHandle);
1121     if (is_receiver) {
1122       *receiver_offset = offset;
1123     }
1124   }
1125 }
1126 
1127 // A float arg may have to do float reg int reg conversion
1128 static void float_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
1129   assert(!src.second()-&gt;is_valid() &amp;&amp; !dst.second()-&gt;is_valid(), &quot;bad float_move&quot;);
1130 
1131   // Because of the calling convention we know that src is either a stack location
1132   // or an xmm register. dst can only be a stack location.
1133 
1134   assert(dst.first()-&gt;is_stack() &amp;&amp; ( src.first()-&gt;is_stack() || src.first()-&gt;is_XMMRegister()), &quot;bad parameters&quot;);
1135 
1136   if (src.first()-&gt;is_stack()) {
1137     __ movl(rax, Address(rbp, reg2offset_in(src.first())));
1138     __ movptr(Address(rsp, reg2offset_out(dst.first())), rax);
1139   } else {
1140     // reg to stack
1141     __ movflt(Address(rsp, reg2offset_out(dst.first())), src.first()-&gt;as_XMMRegister());
1142   }
1143 }
1144 
1145 // A long move
1146 static void long_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
1147 
1148   // The only legal possibility for a long_move VMRegPair is:
1149   // 1: two stack slots (possibly unaligned)
1150   // as neither the java  or C calling convention will use registers
1151   // for longs.
1152 
1153   if (src.first()-&gt;is_stack() &amp;&amp; dst.first()-&gt;is_stack()) {
1154     assert(src.second()-&gt;is_stack() &amp;&amp; dst.second()-&gt;is_stack(), &quot;must be all stack&quot;);
1155     __ movptr(rax, Address(rbp, reg2offset_in(src.first())));
1156     NOT_LP64(__ movptr(rbx, Address(rbp, reg2offset_in(src.second()))));
1157     __ movptr(Address(rsp, reg2offset_out(dst.first())), rax);
1158     NOT_LP64(__ movptr(Address(rsp, reg2offset_out(dst.second())), rbx));
1159   } else {
1160     ShouldNotReachHere();
1161   }
1162 }
1163 
1164 // A double move
1165 static void double_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
1166 
1167   // The only legal possibilities for a double_move VMRegPair are:
1168   // The painful thing here is that like long_move a VMRegPair might be
1169 
1170   // Because of the calling convention we know that src is either
1171   //   1: a single physical register (xmm registers only)
1172   //   2: two stack slots (possibly unaligned)
1173   // dst can only be a pair of stack slots.
1174 
1175   assert(dst.first()-&gt;is_stack() &amp;&amp; (src.first()-&gt;is_XMMRegister() || src.first()-&gt;is_stack()), &quot;bad args&quot;);
1176 
1177   if (src.first()-&gt;is_stack()) {
1178     // source is all stack
1179     __ movptr(rax, Address(rbp, reg2offset_in(src.first())));
1180     NOT_LP64(__ movptr(rbx, Address(rbp, reg2offset_in(src.second()))));
1181     __ movptr(Address(rsp, reg2offset_out(dst.first())), rax);
1182     NOT_LP64(__ movptr(Address(rsp, reg2offset_out(dst.second())), rbx));
1183   } else {
1184     // reg to stack
1185     // No worries about stack alignment
1186     __ movdbl(Address(rsp, reg2offset_out(dst.first())), src.first()-&gt;as_XMMRegister());
1187   }
1188 }
1189 
1190 
1191 void SharedRuntime::save_native_result(MacroAssembler *masm, BasicType ret_type, int frame_slots) {
1192   // We always ignore the frame_slots arg and just use the space just below frame pointer
1193   // which by this time is free to use
1194   switch (ret_type) {
1195   case T_FLOAT:
1196     __ fstp_s(Address(rbp, -wordSize));
1197     break;
1198   case T_DOUBLE:
1199     __ fstp_d(Address(rbp, -2*wordSize));
1200     break;
1201   case T_VOID:  break;
1202   case T_LONG:
1203     __ movptr(Address(rbp, -wordSize), rax);
1204     NOT_LP64(__ movptr(Address(rbp, -2*wordSize), rdx));
1205     break;
1206   default: {
1207     __ movptr(Address(rbp, -wordSize), rax);
1208     }
1209   }
1210 }
1211 
1212 void SharedRuntime::restore_native_result(MacroAssembler *masm, BasicType ret_type, int frame_slots) {
1213   // We always ignore the frame_slots arg and just use the space just below frame pointer
1214   // which by this time is free to use
1215   switch (ret_type) {
1216   case T_FLOAT:
1217     __ fld_s(Address(rbp, -wordSize));
1218     break;
1219   case T_DOUBLE:
1220     __ fld_d(Address(rbp, -2*wordSize));
1221     break;
1222   case T_LONG:
1223     __ movptr(rax, Address(rbp, -wordSize));
1224     NOT_LP64(__ movptr(rdx, Address(rbp, -2*wordSize)));
1225     break;
1226   case T_VOID:  break;
1227   default: {
1228     __ movptr(rax, Address(rbp, -wordSize));
1229     }
1230   }
1231 }
1232 
1233 
1234 static void save_or_restore_arguments(MacroAssembler* masm,
1235                                       const int stack_slots,
1236                                       const int total_in_args,
1237                                       const int arg_save_area,
1238                                       OopMap* map,
1239                                       VMRegPair* in_regs,
1240                                       BasicType* in_sig_bt) {
1241   // if map is non-NULL then the code should store the values,
1242   // otherwise it should load them.
1243   int handle_index = 0;
1244   // Save down double word first
1245   for ( int i = 0; i &lt; total_in_args; i++) {
1246     if (in_regs[i].first()-&gt;is_XMMRegister() &amp;&amp; in_sig_bt[i] == T_DOUBLE) {
1247       int slot = handle_index * VMRegImpl::slots_per_word + arg_save_area;
1248       int offset = slot * VMRegImpl::stack_slot_size;
1249       handle_index += 2;
1250       assert(handle_index &lt;= stack_slots, &quot;overflow&quot;);
1251       if (map != NULL) {
1252         __ movdbl(Address(rsp, offset), in_regs[i].first()-&gt;as_XMMRegister());
1253       } else {
1254         __ movdbl(in_regs[i].first()-&gt;as_XMMRegister(), Address(rsp, offset));
1255       }
1256     }
1257     if (in_regs[i].first()-&gt;is_Register() &amp;&amp; in_sig_bt[i] == T_LONG) {
1258       int slot = handle_index * VMRegImpl::slots_per_word + arg_save_area;
1259       int offset = slot * VMRegImpl::stack_slot_size;
1260       handle_index += 2;
1261       assert(handle_index &lt;= stack_slots, &quot;overflow&quot;);
1262       if (map != NULL) {
1263         __ movl(Address(rsp, offset), in_regs[i].first()-&gt;as_Register());
1264         if (in_regs[i].second()-&gt;is_Register()) {
1265           __ movl(Address(rsp, offset + 4), in_regs[i].second()-&gt;as_Register());
1266         }
1267       } else {
1268         __ movl(in_regs[i].first()-&gt;as_Register(), Address(rsp, offset));
1269         if (in_regs[i].second()-&gt;is_Register()) {
1270           __ movl(in_regs[i].second()-&gt;as_Register(), Address(rsp, offset + 4));
1271         }
1272       }
1273     }
1274   }
1275   // Save or restore single word registers
1276   for ( int i = 0; i &lt; total_in_args; i++) {
1277     if (in_regs[i].first()-&gt;is_Register()) {
1278       int slot = handle_index++ * VMRegImpl::slots_per_word + arg_save_area;
1279       int offset = slot * VMRegImpl::stack_slot_size;
1280       assert(handle_index &lt;= stack_slots, &quot;overflow&quot;);
1281       if (in_sig_bt[i] == T_ARRAY &amp;&amp; map != NULL) {
1282         map-&gt;set_oop(VMRegImpl::stack2reg(slot));;
1283       }
1284 
1285       // Value is in an input register pass we must flush it to the stack
1286       const Register reg = in_regs[i].first()-&gt;as_Register();
1287       switch (in_sig_bt[i]) {
1288         case T_ARRAY:
1289           if (map != NULL) {
1290             __ movptr(Address(rsp, offset), reg);
1291           } else {
1292             __ movptr(reg, Address(rsp, offset));
1293           }
1294           break;
1295         case T_BOOLEAN:
1296         case T_CHAR:
1297         case T_BYTE:
1298         case T_SHORT:
1299         case T_INT:
1300           if (map != NULL) {
1301             __ movl(Address(rsp, offset), reg);
1302           } else {
1303             __ movl(reg, Address(rsp, offset));
1304           }
1305           break;
1306         case T_OBJECT:
1307         case T_VALUETYPE:
1308         default: ShouldNotReachHere();
1309       }
1310     } else if (in_regs[i].first()-&gt;is_XMMRegister()) {
1311       if (in_sig_bt[i] == T_FLOAT) {
1312         int slot = handle_index++ * VMRegImpl::slots_per_word + arg_save_area;
1313         int offset = slot * VMRegImpl::stack_slot_size;
1314         assert(handle_index &lt;= stack_slots, &quot;overflow&quot;);
1315         if (map != NULL) {
1316           __ movflt(Address(rsp, offset), in_regs[i].first()-&gt;as_XMMRegister());
1317         } else {
1318           __ movflt(in_regs[i].first()-&gt;as_XMMRegister(), Address(rsp, offset));
1319         }
1320       }
1321     } else if (in_regs[i].first()-&gt;is_stack()) {
1322       if (in_sig_bt[i] == T_ARRAY &amp;&amp; map != NULL) {
1323         int offset_in_older_frame = in_regs[i].first()-&gt;reg2stack() + SharedRuntime::out_preserve_stack_slots();
1324         map-&gt;set_oop(VMRegImpl::stack2reg(offset_in_older_frame + stack_slots));
1325       }
1326     }
1327   }
1328 }
1329 
1330 // Registers need to be saved for runtime call
1331 static Register caller_saved_registers[] = {
1332   rcx, rdx, rsi, rdi
1333 };
1334 
1335 // Save caller saved registers except r1 and r2
1336 static void save_registers_except(MacroAssembler* masm, Register r1, Register r2) {
1337   int reg_len = (int)(sizeof(caller_saved_registers) / sizeof(Register));
1338   for (int index = 0; index &lt; reg_len; index ++) {
1339     Register this_reg = caller_saved_registers[index];
1340     if (this_reg != r1 &amp;&amp; this_reg != r2) {
1341       __ push(this_reg);
1342     }
1343   }
1344 }
1345 
1346 // Restore caller saved registers except r1 and r2
1347 static void restore_registers_except(MacroAssembler* masm, Register r1, Register r2) {
1348   int reg_len = (int)(sizeof(caller_saved_registers) / sizeof(Register));
1349   for (int index = reg_len - 1; index &gt;= 0; index --) {
1350     Register this_reg = caller_saved_registers[index];
1351     if (this_reg != r1 &amp;&amp; this_reg != r2) {
1352       __ pop(this_reg);
1353     }
1354   }
1355 }
1356 
1357 // Pin object, return pinned object or null in rax
1358 static void gen_pin_object(MacroAssembler* masm,
1359                            Register thread, VMRegPair reg) {
1360   __ block_comment(&quot;gen_pin_object {&quot;);
1361 
1362   Label is_null;
1363   Register tmp_reg = rax;
1364   VMRegPair tmp(tmp_reg-&gt;as_VMReg());
1365   if (reg.first()-&gt;is_stack()) {
1366     // Load the arg up from the stack
1367     simple_move32(masm, reg, tmp);
1368     reg = tmp;
1369   } else {
1370     __ movl(tmp_reg, reg.first()-&gt;as_Register());
1371   }
1372   __ testptr(reg.first()-&gt;as_Register(), reg.first()-&gt;as_Register());
1373   __ jccb(Assembler::equal, is_null);
1374 
1375   // Save registers that may be used by runtime call
1376   Register arg = reg.first()-&gt;is_Register() ? reg.first()-&gt;as_Register() : noreg;
1377   save_registers_except(masm, arg, thread);
1378 
1379   __ call_VM_leaf(
1380     CAST_FROM_FN_PTR(address, SharedRuntime::pin_object),
1381     thread, reg.first()-&gt;as_Register());
1382 
1383   // Restore saved registers
1384   restore_registers_except(masm, arg, thread);
1385 
1386   __ bind(is_null);
1387   __ block_comment(&quot;} gen_pin_object&quot;);
1388 }
1389 
1390 // Unpin object
1391 static void gen_unpin_object(MacroAssembler* masm,
1392                              Register thread, VMRegPair reg) {
1393   __ block_comment(&quot;gen_unpin_object {&quot;);
1394   Label is_null;
1395 
1396   // temp register
1397   __ push(rax);
1398   Register tmp_reg = rax;
1399   VMRegPair tmp(tmp_reg-&gt;as_VMReg());
1400 
1401   simple_move32(masm, reg, tmp);
1402 
1403   __ testptr(rax, rax);
1404   __ jccb(Assembler::equal, is_null);
1405 
1406   // Save registers that may be used by runtime call
1407   Register arg = reg.first()-&gt;is_Register() ? reg.first()-&gt;as_Register() : noreg;
1408   save_registers_except(masm, arg, thread);
1409 
1410   __ call_VM_leaf(
1411     CAST_FROM_FN_PTR(address, SharedRuntime::unpin_object),
1412     thread, rax);
1413 
1414   // Restore saved registers
1415   restore_registers_except(masm, arg, thread);
1416   __ bind(is_null);
1417   __ pop(rax);
1418   __ block_comment(&quot;} gen_unpin_object&quot;);
1419 }
1420 
1421 // Check GCLocker::needs_gc and enter the runtime if it&#39;s true.  This
1422 // keeps a new JNI critical region from starting until a GC has been
1423 // forced.  Save down any oops in registers and describe them in an
1424 // OopMap.
1425 static void check_needs_gc_for_critical_native(MacroAssembler* masm,
1426                                                Register thread,
1427                                                int stack_slots,
1428                                                int total_c_args,
1429                                                int total_in_args,
1430                                                int arg_save_area,
1431                                                OopMapSet* oop_maps,
1432                                                VMRegPair* in_regs,
1433                                                BasicType* in_sig_bt) {
1434   __ block_comment(&quot;check GCLocker::needs_gc&quot;);
1435   Label cont;
1436   __ cmp8(ExternalAddress((address)GCLocker::needs_gc_address()), false);
1437   __ jcc(Assembler::equal, cont);
1438 
1439   // Save down any incoming oops and call into the runtime to halt for a GC
1440 
1441   OopMap* map = new OopMap(stack_slots * 2, 0 /* arg_slots*/);
1442 
1443   save_or_restore_arguments(masm, stack_slots, total_in_args,
1444                             arg_save_area, map, in_regs, in_sig_bt);
1445 
1446   address the_pc = __ pc();
1447   oop_maps-&gt;add_gc_map( __ offset(), map);
1448   __ set_last_Java_frame(thread, rsp, noreg, the_pc);
1449 
1450   __ block_comment(&quot;block_for_jni_critical&quot;);
1451   __ push(thread);
1452   __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::block_for_jni_critical)));
1453   __ increment(rsp, wordSize);
1454 
1455   __ get_thread(thread);
1456   __ reset_last_Java_frame(thread, false);
1457 
1458   save_or_restore_arguments(masm, stack_slots, total_in_args,
1459                             arg_save_area, NULL, in_regs, in_sig_bt);
1460 
1461   __ bind(cont);
1462 #ifdef ASSERT
1463   if (StressCriticalJNINatives) {
1464     // Stress register saving
1465     OopMap* map = new OopMap(stack_slots * 2, 0 /* arg_slots*/);
1466     save_or_restore_arguments(masm, stack_slots, total_in_args,
1467                               arg_save_area, map, in_regs, in_sig_bt);
1468     // Destroy argument registers
1469     for (int i = 0; i &lt; total_in_args - 1; i++) {
1470       if (in_regs[i].first()-&gt;is_Register()) {
1471         const Register reg = in_regs[i].first()-&gt;as_Register();
1472         __ xorptr(reg, reg);
1473       } else if (in_regs[i].first()-&gt;is_XMMRegister()) {
1474         __ xorpd(in_regs[i].first()-&gt;as_XMMRegister(), in_regs[i].first()-&gt;as_XMMRegister());
1475       } else if (in_regs[i].first()-&gt;is_FloatRegister()) {
1476         ShouldNotReachHere();
1477       } else if (in_regs[i].first()-&gt;is_stack()) {
1478         // Nothing to do
1479       } else {
1480         ShouldNotReachHere();
1481       }
1482       if (in_sig_bt[i] == T_LONG || in_sig_bt[i] == T_DOUBLE) {
1483         i++;
1484       }
1485     }
1486 
1487     save_or_restore_arguments(masm, stack_slots, total_in_args,
1488                               arg_save_area, NULL, in_regs, in_sig_bt);
1489   }
1490 #endif
1491 }
1492 
1493 // Unpack an array argument into a pointer to the body and the length
1494 // if the array is non-null, otherwise pass 0 for both.
1495 static void unpack_array_argument(MacroAssembler* masm, VMRegPair reg, BasicType in_elem_type, VMRegPair body_arg, VMRegPair length_arg) {
1496   Register tmp_reg = rax;
1497   assert(!body_arg.first()-&gt;is_Register() || body_arg.first()-&gt;as_Register() != tmp_reg,
1498          &quot;possible collision&quot;);
1499   assert(!length_arg.first()-&gt;is_Register() || length_arg.first()-&gt;as_Register() != tmp_reg,
1500          &quot;possible collision&quot;);
1501 
1502   // Pass the length, ptr pair
1503   Label is_null, done;
1504   VMRegPair tmp(tmp_reg-&gt;as_VMReg());
1505   if (reg.first()-&gt;is_stack()) {
1506     // Load the arg up from the stack
1507     simple_move32(masm, reg, tmp);
1508     reg = tmp;
1509   }
1510   __ testptr(reg.first()-&gt;as_Register(), reg.first()-&gt;as_Register());
1511   __ jccb(Assembler::equal, is_null);
1512   __ lea(tmp_reg, Address(reg.first()-&gt;as_Register(), arrayOopDesc::base_offset_in_bytes(in_elem_type)));
1513   simple_move32(masm, tmp, body_arg);
1514   // load the length relative to the body.
1515   __ movl(tmp_reg, Address(tmp_reg, arrayOopDesc::length_offset_in_bytes() -
1516                            arrayOopDesc::base_offset_in_bytes(in_elem_type)));
1517   simple_move32(masm, tmp, length_arg);
1518   __ jmpb(done);
1519   __ bind(is_null);
1520   // Pass zeros
1521   __ xorptr(tmp_reg, tmp_reg);
1522   simple_move32(masm, tmp, body_arg);
1523   simple_move32(masm, tmp, length_arg);
1524   __ bind(done);
1525 }
1526 
1527 static void verify_oop_args(MacroAssembler* masm,
1528                             const methodHandle&amp; method,
1529                             const BasicType* sig_bt,
1530                             const VMRegPair* regs) {
1531   Register temp_reg = rbx;  // not part of any compiled calling seq
1532   if (VerifyOops) {
1533     for (int i = 0; i &lt; method-&gt;size_of_parameters(); i++) {
1534       if (is_reference_type(sig_bt[i])) {
1535         VMReg r = regs[i].first();
1536         assert(r-&gt;is_valid(), &quot;bad oop arg&quot;);
1537         if (r-&gt;is_stack()) {
1538           __ movptr(temp_reg, Address(rsp, r-&gt;reg2stack() * VMRegImpl::stack_slot_size + wordSize));
1539           __ verify_oop(temp_reg);
1540         } else {
1541           __ verify_oop(r-&gt;as_Register());
1542         }
1543       }
1544     }
1545   }
1546 }
1547 
1548 static void gen_special_dispatch(MacroAssembler* masm,
1549                                  const methodHandle&amp; method,
1550                                  const BasicType* sig_bt,
1551                                  const VMRegPair* regs) {
1552   verify_oop_args(masm, method, sig_bt, regs);
1553   vmIntrinsics::ID iid = method-&gt;intrinsic_id();
1554 
1555   // Now write the args into the outgoing interpreter space
1556   bool     has_receiver   = false;
1557   Register receiver_reg   = noreg;
1558   int      member_arg_pos = -1;
1559   Register member_reg     = noreg;
1560   int      ref_kind       = MethodHandles::signature_polymorphic_intrinsic_ref_kind(iid);
1561   if (ref_kind != 0) {
1562     member_arg_pos = method-&gt;size_of_parameters() - 1;  // trailing MemberName argument
1563     member_reg = rbx;  // known to be free at this point
1564     has_receiver = MethodHandles::ref_kind_has_receiver(ref_kind);
1565   } else if (iid == vmIntrinsics::_invokeBasic) {
1566     has_receiver = true;
1567   } else {
1568     fatal(&quot;unexpected intrinsic id %d&quot;, iid);
1569   }
1570 
1571   if (member_reg != noreg) {
1572     // Load the member_arg into register, if necessary.
1573     SharedRuntime::check_member_name_argument_is_last_argument(method, sig_bt, regs);
1574     VMReg r = regs[member_arg_pos].first();
1575     if (r-&gt;is_stack()) {
1576       __ movptr(member_reg, Address(rsp, r-&gt;reg2stack() * VMRegImpl::stack_slot_size + wordSize));
1577     } else {
1578       // no data motion is needed
1579       member_reg = r-&gt;as_Register();
1580     }
1581   }
1582 
1583   if (has_receiver) {
1584     // Make sure the receiver is loaded into a register.
1585     assert(method-&gt;size_of_parameters() &gt; 0, &quot;oob&quot;);
1586     assert(sig_bt[0] == T_OBJECT, &quot;receiver argument must be an object&quot;);
1587     VMReg r = regs[0].first();
1588     assert(r-&gt;is_valid(), &quot;bad receiver arg&quot;);
1589     if (r-&gt;is_stack()) {
1590       // Porting note:  This assumes that compiled calling conventions always
1591       // pass the receiver oop in a register.  If this is not true on some
1592       // platform, pick a temp and load the receiver from stack.
1593       fatal(&quot;receiver always in a register&quot;);
1594       receiver_reg = rcx;  // known to be free at this point
1595       __ movptr(receiver_reg, Address(rsp, r-&gt;reg2stack() * VMRegImpl::stack_slot_size + wordSize));
1596     } else {
1597       // no data motion is needed
1598       receiver_reg = r-&gt;as_Register();
1599     }
1600   }
1601 
1602   // Figure out which address we are really jumping to:
1603   MethodHandles::generate_method_handle_dispatch(masm, iid,
1604                                                  receiver_reg, member_reg, /*for_compiler_entry:*/ true);
1605 }
1606 
1607 // ---------------------------------------------------------------------------
1608 // Generate a native wrapper for a given method.  The method takes arguments
1609 // in the Java compiled code convention, marshals them to the native
1610 // convention (handlizes oops, etc), transitions to native, makes the call,
1611 // returns to java state (possibly blocking), unhandlizes any result and
1612 // returns.
1613 //
1614 // Critical native functions are a shorthand for the use of
1615 // GetPrimtiveArrayCritical and disallow the use of any other JNI
1616 // functions.  The wrapper is expected to unpack the arguments before
1617 // passing them to the callee and perform checks before and after the
1618 // native call to ensure that they GCLocker
1619 // lock_critical/unlock_critical semantics are followed.  Some other
1620 // parts of JNI setup are skipped like the tear down of the JNI handle
1621 // block and the check for pending exceptions it&#39;s impossible for them
1622 // to be thrown.
1623 //
1624 // They are roughly structured like this:
1625 //    if (GCLocker::needs_gc())
1626 //      SharedRuntime::block_for_jni_critical();
1627 //    tranistion to thread_in_native
1628 //    unpack arrray arguments and call native entry point
1629 //    check for safepoint in progress
1630 //    check if any thread suspend flags are set
1631 //      call into JVM and possible unlock the JNI critical
1632 //      if a GC was suppressed while in the critical native.
1633 //    transition back to thread_in_Java
1634 //    return to caller
1635 //
1636 nmethod* SharedRuntime::generate_native_wrapper(MacroAssembler* masm,
1637                                                 const methodHandle&amp; method,
1638                                                 int compile_id,
1639                                                 BasicType* in_sig_bt,
1640                                                 VMRegPair* in_regs,
1641                                                 BasicType ret_type,
1642                                                 address critical_entry) {
1643   if (method-&gt;is_method_handle_intrinsic()) {
1644     vmIntrinsics::ID iid = method-&gt;intrinsic_id();
1645     intptr_t start = (intptr_t)__ pc();
1646     int vep_offset = ((intptr_t)__ pc()) - start;
1647     gen_special_dispatch(masm,
1648                          method,
1649                          in_sig_bt,
1650                          in_regs);
1651     int frame_complete = ((intptr_t)__ pc()) - start;  // not complete, period
1652     __ flush();
1653     int stack_slots = SharedRuntime::out_preserve_stack_slots();  // no out slots at all, actually
1654     return nmethod::new_native_nmethod(method,
1655                                        compile_id,
1656                                        masm-&gt;code(),
1657                                        vep_offset,
1658                                        frame_complete,
1659                                        stack_slots / VMRegImpl::slots_per_word,
1660                                        in_ByteSize(-1),
1661                                        in_ByteSize(-1),
1662                                        (OopMapSet*)NULL);
1663   }
1664   bool is_critical_native = true;
1665   address native_func = critical_entry;
1666   if (native_func == NULL) {
1667     native_func = method-&gt;native_function();
1668     is_critical_native = false;
1669   }
1670   assert(native_func != NULL, &quot;must have function&quot;);
1671 
1672   // An OopMap for lock (and class if static)
1673   OopMapSet *oop_maps = new OopMapSet();
1674 
1675   // We have received a description of where all the java arg are located
1676   // on entry to the wrapper. We need to convert these args to where
1677   // the jni function will expect them. To figure out where they go
1678   // we convert the java signature to a C signature by inserting
1679   // the hidden arguments as arg[0] and possibly arg[1] (static method)
1680 
1681   const int total_in_args = method-&gt;size_of_parameters();
1682   int total_c_args = total_in_args;
1683   if (!is_critical_native) {
1684     total_c_args += 1;
1685     if (method-&gt;is_static()) {
1686       total_c_args++;
1687     }
1688   } else {
1689     for (int i = 0; i &lt; total_in_args; i++) {
1690       if (in_sig_bt[i] == T_ARRAY) {
1691         total_c_args++;
1692       }
1693     }
1694   }
1695 
1696   BasicType* out_sig_bt = NEW_RESOURCE_ARRAY(BasicType, total_c_args);
1697   VMRegPair* out_regs   = NEW_RESOURCE_ARRAY(VMRegPair, total_c_args);
1698   BasicType* in_elem_bt = NULL;
1699 
1700   int argc = 0;
1701   if (!is_critical_native) {
1702     out_sig_bt[argc++] = T_ADDRESS;
1703     if (method-&gt;is_static()) {
1704       out_sig_bt[argc++] = T_OBJECT;
1705     }
1706 
1707     for (int i = 0; i &lt; total_in_args ; i++ ) {
1708       out_sig_bt[argc++] = in_sig_bt[i];
1709     }
1710   } else {
1711     in_elem_bt = NEW_RESOURCE_ARRAY(BasicType, total_in_args);
1712     SignatureStream ss(method-&gt;signature());
1713     for (int i = 0; i &lt; total_in_args ; i++ ) {
1714       if (in_sig_bt[i] == T_ARRAY) {
1715         // Arrays are passed as int, elem* pair
1716         out_sig_bt[argc++] = T_INT;
1717         out_sig_bt[argc++] = T_ADDRESS;
1718         ss.skip_array_prefix(1);  // skip one &#39;[&#39;
1719         assert(ss.is_primitive(), &quot;primitive type expected&quot;);
1720         in_elem_bt[i] = ss.type();
1721       } else {
1722         out_sig_bt[argc++] = in_sig_bt[i];
1723         in_elem_bt[i] = T_VOID;
1724       }
1725       if (in_sig_bt[i] != T_VOID) {
1726         assert(in_sig_bt[i] == ss.type() ||
1727                in_sig_bt[i] == T_ARRAY, &quot;must match&quot;);
1728         ss.next();
1729       }
1730     }
1731   }
1732 
1733   // Now figure out where the args must be stored and how much stack space
1734   // they require.
1735   int out_arg_slots;
1736   out_arg_slots = c_calling_convention(out_sig_bt, out_regs, NULL, total_c_args);
1737 
1738   // Compute framesize for the wrapper.  We need to handlize all oops in
1739   // registers a max of 2 on x86.
1740 
1741   // Calculate the total number of stack slots we will need.
1742 
1743   // First count the abi requirement plus all of the outgoing args
1744   int stack_slots = SharedRuntime::out_preserve_stack_slots() + out_arg_slots;
1745 
1746   // Now the space for the inbound oop handle area
1747   int total_save_slots = 2 * VMRegImpl::slots_per_word; // 2 arguments passed in registers
1748   if (is_critical_native) {
1749     // Critical natives may have to call out so they need a save area
1750     // for register arguments.
1751     int double_slots = 0;
1752     int single_slots = 0;
1753     for ( int i = 0; i &lt; total_in_args; i++) {
1754       if (in_regs[i].first()-&gt;is_Register()) {
1755         const Register reg = in_regs[i].first()-&gt;as_Register();
1756         switch (in_sig_bt[i]) {
1757           case T_ARRAY:  // critical array (uses 2 slots on LP64)
1758           case T_BOOLEAN:
1759           case T_BYTE:
1760           case T_SHORT:
1761           case T_CHAR:
1762           case T_INT:  single_slots++; break;
1763           case T_LONG: double_slots++; break;
1764           default:  ShouldNotReachHere();
1765         }
1766       } else if (in_regs[i].first()-&gt;is_XMMRegister()) {
1767         switch (in_sig_bt[i]) {
1768           case T_FLOAT:  single_slots++; break;
1769           case T_DOUBLE: double_slots++; break;
1770           default:  ShouldNotReachHere();
1771         }
1772       } else if (in_regs[i].first()-&gt;is_FloatRegister()) {
1773         ShouldNotReachHere();
1774       }
1775     }
1776     total_save_slots = double_slots * 2 + single_slots;
1777     // align the save area
1778     if (double_slots != 0) {
1779       stack_slots = align_up(stack_slots, 2);
1780     }
1781   }
1782 
1783   int oop_handle_offset = stack_slots;
1784   stack_slots += total_save_slots;
1785 
1786   // Now any space we need for handlizing a klass if static method
1787 
1788   int klass_slot_offset = 0;
1789   int klass_offset = -1;
1790   int lock_slot_offset = 0;
1791   bool is_static = false;
1792 
1793   if (method-&gt;is_static()) {
1794     klass_slot_offset = stack_slots;
1795     stack_slots += VMRegImpl::slots_per_word;
1796     klass_offset = klass_slot_offset * VMRegImpl::stack_slot_size;
1797     is_static = true;
1798   }
1799 
1800   // Plus a lock if needed
1801 
1802   if (method-&gt;is_synchronized()) {
1803     lock_slot_offset = stack_slots;
1804     stack_slots += VMRegImpl::slots_per_word;
1805   }
1806 
1807   // Now a place (+2) to save return values or temp during shuffling
1808   // + 2 for return address (which we own) and saved rbp,
1809   stack_slots += 4;
1810 
1811   // Ok The space we have allocated will look like:
1812   //
1813   //
1814   // FP-&gt; |                     |
1815   //      |---------------------|
1816   //      | 2 slots for moves   |
1817   //      |---------------------|
1818   //      | lock box (if sync)  |
1819   //      |---------------------| &lt;- lock_slot_offset  (-lock_slot_rbp_offset)
1820   //      | klass (if static)   |
1821   //      |---------------------| &lt;- klass_slot_offset
1822   //      | oopHandle area      |
1823   //      |---------------------| &lt;- oop_handle_offset (a max of 2 registers)
1824   //      | outbound memory     |
1825   //      | based arguments     |
1826   //      |                     |
1827   //      |---------------------|
1828   //      |                     |
1829   // SP-&gt; | out_preserved_slots |
1830   //
1831   //
1832   // ****************************************************************************
1833   // WARNING - on Windows Java Natives use pascal calling convention and pop the
1834   // arguments off of the stack after the jni call. Before the call we can use
1835   // instructions that are SP relative. After the jni call we switch to FP
1836   // relative instructions instead of re-adjusting the stack on windows.
1837   // ****************************************************************************
1838 
1839 
1840   // Now compute actual number of stack words we need rounding to make
1841   // stack properly aligned.
1842   stack_slots = align_up(stack_slots, StackAlignmentInSlots);
1843 
1844   int stack_size = stack_slots * VMRegImpl::stack_slot_size;
1845 
1846   intptr_t start = (intptr_t)__ pc();
1847 
1848   // First thing make an ic check to see if we should even be here
1849 
1850   // We are free to use all registers as temps without saving them and
1851   // restoring them except rbp. rbp is the only callee save register
1852   // as far as the interpreter and the compiler(s) are concerned.
1853 
1854 
1855   const Register ic_reg = rax;
1856   const Register receiver = rcx;
1857   Label hit;
1858   Label exception_pending;
1859 
1860   __ verify_oop(receiver);
1861   __ cmpptr(ic_reg, Address(receiver, oopDesc::klass_offset_in_bytes()));
1862   __ jcc(Assembler::equal, hit);
1863 
1864   __ jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
1865 
1866   // verified entry must be aligned for code patching.
1867   // and the first 5 bytes must be in the same cache line
1868   // if we align at 8 then we will be sure 5 bytes are in the same line
1869   __ align(8);
1870 
1871   __ bind(hit);
1872 
1873   int vep_offset = ((intptr_t)__ pc()) - start;
1874 
1875 #ifdef COMPILER1
1876   // For Object.hashCode, System.identityHashCode try to pull hashCode from object header if available.
1877   if ((InlineObjectHash &amp;&amp; method-&gt;intrinsic_id() == vmIntrinsics::_hashCode) || (method-&gt;intrinsic_id() == vmIntrinsics::_identityHashCode)) {
1878     inline_check_hashcode_from_object_header(masm, method, rcx /*obj_reg*/, rax /*result*/);
1879    }
1880 #endif // COMPILER1
1881 
1882   // The instruction at the verified entry point must be 5 bytes or longer
1883   // because it can be patched on the fly by make_non_entrant. The stack bang
1884   // instruction fits that requirement.
1885 
1886   // Generate stack overflow check
1887 
1888   if (UseStackBanging) {
1889     __ bang_stack_with_offset((int)JavaThread::stack_shadow_zone_size());
1890   } else {
1891     // need a 5 byte instruction to allow MT safe patching to non-entrant
1892     __ fat_nop();
1893   }
1894 
1895   // Generate a new frame for the wrapper.
1896   __ enter();
1897   // -2 because return address is already present and so is saved rbp
1898   __ subptr(rsp, stack_size - 2*wordSize);
1899 
1900 
1901   BarrierSetAssembler* bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
1902   bs-&gt;nmethod_entry_barrier(masm);
1903 
1904   // Frame is now completed as far as size and linkage.
1905   int frame_complete = ((intptr_t)__ pc()) - start;
1906 
1907   if (UseRTMLocking) {
1908     // Abort RTM transaction before calling JNI
1909     // because critical section will be large and will be
1910     // aborted anyway. Also nmethod could be deoptimized.
1911     __ xabort(0);
1912   }
1913 
1914   // Calculate the difference between rsp and rbp,. We need to know it
1915   // after the native call because on windows Java Natives will pop
1916   // the arguments and it is painful to do rsp relative addressing
1917   // in a platform independent way. So after the call we switch to
1918   // rbp, relative addressing.
1919 
1920   int fp_adjustment = stack_size - 2*wordSize;
1921 
1922 #ifdef COMPILER2
1923   // C2 may leave the stack dirty if not in SSE2+ mode
1924   if (UseSSE &gt;= 2) {
1925     __ verify_FPU(0, &quot;c2i transition should have clean FPU stack&quot;);
1926   } else {
1927     __ empty_FPU_stack();
1928   }
1929 #endif /* COMPILER2 */
1930 
1931   // Compute the rbp, offset for any slots used after the jni call
1932 
1933   int lock_slot_rbp_offset = (lock_slot_offset*VMRegImpl::stack_slot_size) - fp_adjustment;
1934 
1935   // We use rdi as a thread pointer because it is callee save and
1936   // if we load it once it is usable thru the entire wrapper
1937   const Register thread = rdi;
1938 
1939    // We use rsi as the oop handle for the receiver/klass
1940    // It is callee save so it survives the call to native
1941 
1942    const Register oop_handle_reg = rsi;
1943 
1944    __ get_thread(thread);
1945 
1946   if (is_critical_native &amp;&amp; !Universe::heap()-&gt;supports_object_pinning()) {
1947     check_needs_gc_for_critical_native(masm, thread, stack_slots, total_c_args, total_in_args,
1948                                        oop_handle_offset, oop_maps, in_regs, in_sig_bt);
1949   }
1950 
1951   //
1952   // We immediately shuffle the arguments so that any vm call we have to
1953   // make from here on out (sync slow path, jvmti, etc.) we will have
1954   // captured the oops from our caller and have a valid oopMap for
1955   // them.
1956 
1957   // -----------------
1958   // The Grand Shuffle
1959   //
1960   // Natives require 1 or 2 extra arguments over the normal ones: the JNIEnv*
1961   // and, if static, the class mirror instead of a receiver.  This pretty much
1962   // guarantees that register layout will not match (and x86 doesn&#39;t use reg
1963   // parms though amd does).  Since the native abi doesn&#39;t use register args
1964   // and the java conventions does we don&#39;t have to worry about collisions.
1965   // All of our moved are reg-&gt;stack or stack-&gt;stack.
1966   // We ignore the extra arguments during the shuffle and handle them at the
1967   // last moment. The shuffle is described by the two calling convention
1968   // vectors we have in our possession. We simply walk the java vector to
1969   // get the source locations and the c vector to get the destinations.
1970 
1971   int c_arg = is_critical_native ? 0 : (method-&gt;is_static() ? 2 : 1 );
1972 
1973   // Record rsp-based slot for receiver on stack for non-static methods
1974   int receiver_offset = -1;
1975 
1976   // This is a trick. We double the stack slots so we can claim
1977   // the oops in the caller&#39;s frame. Since we are sure to have
1978   // more args than the caller doubling is enough to make
1979   // sure we can capture all the incoming oop args from the
1980   // caller.
1981   //
1982   OopMap* map = new OopMap(stack_slots * 2, 0 /* arg_slots*/);
1983 
1984   // Inbound arguments that need to be pinned for critical natives
1985   GrowableArray&lt;int&gt; pinned_args(total_in_args);
1986   // Current stack slot for storing register based array argument
1987   int pinned_slot = oop_handle_offset;
1988 
1989   // Mark location of rbp,
1990   // map-&gt;set_callee_saved(VMRegImpl::stack2reg( stack_slots - 2), stack_slots * 2, 0, rbp-&gt;as_VMReg());
1991 
1992   // We know that we only have args in at most two integer registers (rcx, rdx). So rax, rbx
1993   // Are free to temporaries if we have to do  stack to steck moves.
1994   // All inbound args are referenced based on rbp, and all outbound args via rsp.
1995 
1996   for (int i = 0; i &lt; total_in_args ; i++, c_arg++ ) {
1997     switch (in_sig_bt[i]) {
1998       case T_ARRAY:
1999         if (is_critical_native) {
2000           VMRegPair in_arg = in_regs[i];
2001           if (Universe::heap()-&gt;supports_object_pinning()) {
2002             // gen_pin_object handles save and restore
2003             // of any clobbered registers
2004             gen_pin_object(masm, thread, in_arg);
2005             pinned_args.append(i);
2006 
2007             // rax has pinned array
2008             VMRegPair result_reg(rax-&gt;as_VMReg());
2009             if (!in_arg.first()-&gt;is_stack()) {
2010               assert(pinned_slot &lt;= stack_slots, &quot;overflow&quot;);
2011               simple_move32(masm, result_reg, VMRegImpl::stack2reg(pinned_slot));
2012               pinned_slot += VMRegImpl::slots_per_word;
2013             } else {
2014               // Write back pinned value, it will be used to unpin this argument
2015               __ movptr(Address(rbp, reg2offset_in(in_arg.first())), result_reg.first()-&gt;as_Register());
2016             }
2017             // We have the array in register, use it
2018             in_arg = result_reg;
2019           }
2020 
2021           unpack_array_argument(masm, in_arg, in_elem_bt[i], out_regs[c_arg + 1], out_regs[c_arg]);
2022           c_arg++;
2023           break;
2024         }
2025       case T_VALUETYPE:
2026       case T_OBJECT:
2027         assert(!is_critical_native, &quot;no oop arguments&quot;);
2028         object_move(masm, map, oop_handle_offset, stack_slots, in_regs[i], out_regs[c_arg],
2029                     ((i == 0) &amp;&amp; (!is_static)),
2030                     &amp;receiver_offset);
2031         break;
2032       case T_VOID:
2033         break;
2034 
2035       case T_FLOAT:
2036         float_move(masm, in_regs[i], out_regs[c_arg]);
2037           break;
2038 
2039       case T_DOUBLE:
2040         assert( i + 1 &lt; total_in_args &amp;&amp;
2041                 in_sig_bt[i + 1] == T_VOID &amp;&amp;
2042                 out_sig_bt[c_arg+1] == T_VOID, &quot;bad arg list&quot;);
2043         double_move(masm, in_regs[i], out_regs[c_arg]);
2044         break;
2045 
2046       case T_LONG :
2047         long_move(masm, in_regs[i], out_regs[c_arg]);
2048         break;
2049 
2050       case T_ADDRESS: assert(false, &quot;found T_ADDRESS in java args&quot;);
2051 
2052       default:
2053         simple_move32(masm, in_regs[i], out_regs[c_arg]);
2054     }
2055   }
2056 
2057   // Pre-load a static method&#39;s oop into rsi.  Used both by locking code and
2058   // the normal JNI call code.
2059   if (method-&gt;is_static() &amp;&amp; !is_critical_native) {
2060 
2061     //  load opp into a register
2062     __ movoop(oop_handle_reg, JNIHandles::make_local(method-&gt;method_holder()-&gt;java_mirror()));
2063 
2064     // Now handlize the static class mirror it&#39;s known not-null.
2065     __ movptr(Address(rsp, klass_offset), oop_handle_reg);
2066     map-&gt;set_oop(VMRegImpl::stack2reg(klass_slot_offset));
2067 
2068     // Now get the handle
2069     __ lea(oop_handle_reg, Address(rsp, klass_offset));
2070     // store the klass handle as second argument
2071     __ movptr(Address(rsp, wordSize), oop_handle_reg);
2072   }
2073 
2074   // Change state to native (we save the return address in the thread, since it might not
2075   // be pushed on the stack when we do a a stack traversal). It is enough that the pc()
2076   // points into the right code segment. It does not have to be the correct return pc.
2077   // We use the same pc/oopMap repeatedly when we call out
2078 
2079   intptr_t the_pc = (intptr_t) __ pc();
2080   oop_maps-&gt;add_gc_map(the_pc - start, map);
2081 
2082   __ set_last_Java_frame(thread, rsp, noreg, (address)the_pc);
2083 
2084 
2085   // We have all of the arguments setup at this point. We must not touch any register
2086   // argument registers at this point (what if we save/restore them there are no oop?
2087 
2088   {
2089     SkipIfEqual skip_if(masm, &amp;DTraceMethodProbes, 0);
2090     __ mov_metadata(rax, method());
2091     __ call_VM_leaf(
2092          CAST_FROM_FN_PTR(address, SharedRuntime::dtrace_method_entry),
2093          thread, rax);
2094   }
2095 
2096   // RedefineClasses() tracing support for obsolete method entry
2097   if (log_is_enabled(Trace, redefine, class, obsolete)) {
2098     __ mov_metadata(rax, method());
2099     __ call_VM_leaf(
2100          CAST_FROM_FN_PTR(address, SharedRuntime::rc_trace_method_entry),
2101          thread, rax);
2102   }
2103 
2104   // These are register definitions we need for locking/unlocking
2105   const Register swap_reg = rax;  // Must use rax, for cmpxchg instruction
2106   const Register obj_reg  = rcx;  // Will contain the oop
2107   const Register lock_reg = rdx;  // Address of compiler lock object (BasicLock)
2108 
2109   Label slow_path_lock;
2110   Label lock_done;
2111 
2112   // Lock a synchronized method
2113   if (method-&gt;is_synchronized()) {
2114     assert(!is_critical_native, &quot;unhandled&quot;);
2115 
2116 
2117     const int mark_word_offset = BasicLock::displaced_header_offset_in_bytes();
2118 
2119     // Get the handle (the 2nd argument)
2120     __ movptr(oop_handle_reg, Address(rsp, wordSize));
2121 
2122     // Get address of the box
2123 
2124     __ lea(lock_reg, Address(rbp, lock_slot_rbp_offset));
2125 
2126     // Load the oop from the handle
2127     __ movptr(obj_reg, Address(oop_handle_reg, 0));
2128 
2129     if (UseBiasedLocking) {
2130       // Note that oop_handle_reg is trashed during this call
2131       __ biased_locking_enter(lock_reg, obj_reg, swap_reg, oop_handle_reg, noreg, false, lock_done, &amp;slow_path_lock);
2132     }
2133 
2134     // Load immediate 1 into swap_reg %rax,
2135     __ movptr(swap_reg, 1);
2136 
2137     // Load (object-&gt;mark() | 1) into swap_reg %rax,
2138     __ orptr(swap_reg, Address(obj_reg, oopDesc::mark_offset_in_bytes()));
2139 
2140     // Save (object-&gt;mark() | 1) into BasicLock&#39;s displaced header
2141     __ movptr(Address(lock_reg, mark_word_offset), swap_reg);
2142 
2143     // src -&gt; dest iff dest == rax, else rax, &lt;- dest
2144     // *obj_reg = lock_reg iff *obj_reg == rax, else rax, = *(obj_reg)
2145     __ lock();
2146     __ cmpxchgptr(lock_reg, Address(obj_reg, oopDesc::mark_offset_in_bytes()));
2147     __ jcc(Assembler::equal, lock_done);
2148 
2149     // Test if the oopMark is an obvious stack pointer, i.e.,
2150     //  1) (mark &amp; 3) == 0, and
2151     //  2) rsp &lt;= mark &lt; mark + os::pagesize()
2152     // These 3 tests can be done by evaluating the following
2153     // expression: ((mark - rsp) &amp; (3 - os::vm_page_size())),
2154     // assuming both stack pointer and pagesize have their
2155     // least significant 2 bits clear.
2156     // NOTE: the oopMark is in swap_reg %rax, as the result of cmpxchg
2157 
2158     __ subptr(swap_reg, rsp);
2159     __ andptr(swap_reg, 3 - os::vm_page_size());
2160 
2161     // Save the test result, for recursive case, the result is zero
2162     __ movptr(Address(lock_reg, mark_word_offset), swap_reg);
2163     __ jcc(Assembler::notEqual, slow_path_lock);
2164     // Slow path will re-enter here
2165     __ bind(lock_done);
2166 
2167     if (UseBiasedLocking) {
2168       // Re-fetch oop_handle_reg as we trashed it above
2169       __ movptr(oop_handle_reg, Address(rsp, wordSize));
2170     }
2171   }
2172 
2173 
2174   // Finally just about ready to make the JNI call
2175 
2176 
2177   // get JNIEnv* which is first argument to native
2178   if (!is_critical_native) {
2179     __ lea(rdx, Address(thread, in_bytes(JavaThread::jni_environment_offset())));
2180     __ movptr(Address(rsp, 0), rdx);
2181   }
2182 
2183   // Now set thread in native
2184   __ movl(Address(thread, JavaThread::thread_state_offset()), _thread_in_native);
2185 
2186   __ call(RuntimeAddress(native_func));
2187 
2188   // Verify or restore cpu control state after JNI call
2189   __ restore_cpu_control_state_after_jni();
2190 
2191   // WARNING - on Windows Java Natives use pascal calling convention and pop the
2192   // arguments off of the stack. We could just re-adjust the stack pointer here
2193   // and continue to do SP relative addressing but we instead switch to FP
2194   // relative addressing.
2195 
2196   // Unpack native results.
2197   switch (ret_type) {
2198   case T_BOOLEAN: __ c2bool(rax);            break;
2199   case T_CHAR   : __ andptr(rax, 0xFFFF);    break;
2200   case T_BYTE   : __ sign_extend_byte (rax); break;
2201   case T_SHORT  : __ sign_extend_short(rax); break;
2202   case T_INT    : /* nothing to do */        break;
2203   case T_DOUBLE :
2204   case T_FLOAT  :
2205     // Result is in st0 we&#39;ll save as needed
2206     break;
2207   case T_ARRAY:                 // Really a handle
2208   case T_VALUETYPE:             // Really a handle
2209   case T_OBJECT:                // Really a handle
2210       break; // can&#39;t de-handlize until after safepoint check
2211   case T_VOID: break;
2212   case T_LONG: break;
2213   default       : ShouldNotReachHere();
2214   }
2215 
2216   // unpin pinned arguments
2217   pinned_slot = oop_handle_offset;
2218   if (pinned_args.length() &gt; 0) {
2219     // save return value that may be overwritten otherwise.
2220     save_native_result(masm, ret_type, stack_slots);
2221     for (int index = 0; index &lt; pinned_args.length(); index ++) {
2222       int i = pinned_args.at(index);
2223       assert(pinned_slot &lt;= stack_slots, &quot;overflow&quot;);
2224       if (!in_regs[i].first()-&gt;is_stack()) {
2225         int offset = pinned_slot * VMRegImpl::stack_slot_size;
2226         __ movl(in_regs[i].first()-&gt;as_Register(), Address(rsp, offset));
2227         pinned_slot += VMRegImpl::slots_per_word;
2228       }
2229       // gen_pin_object handles save and restore
2230       // of any other clobbered registers
2231       gen_unpin_object(masm, thread, in_regs[i]);
2232     }
2233     restore_native_result(masm, ret_type, stack_slots);
2234   }
2235 
2236   // Switch thread to &quot;native transition&quot; state before reading the synchronization state.
2237   // This additional state is necessary because reading and testing the synchronization
2238   // state is not atomic w.r.t. GC, as this scenario demonstrates:
2239   //     Java thread A, in _thread_in_native state, loads _not_synchronized and is preempted.
2240   //     VM thread changes sync state to synchronizing and suspends threads for GC.
2241   //     Thread A is resumed to finish this native method, but doesn&#39;t block here since it
2242   //     didn&#39;t see any synchronization is progress, and escapes.
2243   __ movl(Address(thread, JavaThread::thread_state_offset()), _thread_in_native_trans);
2244 
2245   // Force this write out before the read below
2246   __ membar(Assembler::Membar_mask_bits(
2247             Assembler::LoadLoad | Assembler::LoadStore |
2248             Assembler::StoreLoad | Assembler::StoreStore));
2249 
2250   if (AlwaysRestoreFPU) {
2251     // Make sure the control word is correct.
2252     __ fldcw(ExternalAddress(StubRoutines::addr_fpu_cntrl_wrd_std()));
2253   }
2254 
2255   Label after_transition;
2256 
2257   // check for safepoint operation in progress and/or pending suspend requests
2258   { Label Continue, slow_path;
2259 
2260     __ safepoint_poll(slow_path, thread, noreg);
2261 
2262     __ cmpl(Address(thread, JavaThread::suspend_flags_offset()), 0);
2263     __ jcc(Assembler::equal, Continue);
2264     __ bind(slow_path);
2265 
2266     // Don&#39;t use call_VM as it will see a possible pending exception and forward it
2267     // and never return here preventing us from clearing _last_native_pc down below.
2268     // Also can&#39;t use call_VM_leaf either as it will check to see if rsi &amp; rdi are
2269     // preserved and correspond to the bcp/locals pointers. So we do a runtime call
2270     // by hand.
2271     //
2272     __ vzeroupper();
2273 
2274     save_native_result(masm, ret_type, stack_slots);
2275     __ push(thread);
2276     if (!is_critical_native) {
2277       __ call(RuntimeAddress(CAST_FROM_FN_PTR(address,
2278                                               JavaThread::check_special_condition_for_native_trans)));
2279     } else {
2280       __ call(RuntimeAddress(CAST_FROM_FN_PTR(address,
2281                                               JavaThread::check_special_condition_for_native_trans_and_transition)));
2282     }
2283     __ increment(rsp, wordSize);
2284     // Restore any method result value
2285     restore_native_result(masm, ret_type, stack_slots);
2286 
2287     if (is_critical_native) {
2288       // The call above performed the transition to thread_in_Java so
2289       // skip the transition logic below.
2290       __ jmpb(after_transition);
2291     }
2292 
2293     __ bind(Continue);
2294   }
2295 
2296   // change thread state
2297   __ movl(Address(thread, JavaThread::thread_state_offset()), _thread_in_Java);
2298   __ bind(after_transition);
2299 
2300   Label reguard;
2301   Label reguard_done;
2302   __ cmpl(Address(thread, JavaThread::stack_guard_state_offset()), JavaThread::stack_guard_yellow_reserved_disabled);
2303   __ jcc(Assembler::equal, reguard);
2304 
2305   // slow path reguard  re-enters here
2306   __ bind(reguard_done);
2307 
2308   // Handle possible exception (will unlock if necessary)
2309 
2310   // native result if any is live
2311 
2312   // Unlock
2313   Label slow_path_unlock;
2314   Label unlock_done;
2315   if (method-&gt;is_synchronized()) {
2316 
2317     Label done;
2318 
2319     // Get locked oop from the handle we passed to jni
2320     __ movptr(obj_reg, Address(oop_handle_reg, 0));
2321 
2322     if (UseBiasedLocking) {
2323       __ biased_locking_exit(obj_reg, rbx, done);
2324     }
2325 
2326     // Simple recursive lock?
2327 
2328     __ cmpptr(Address(rbp, lock_slot_rbp_offset), (int32_t)NULL_WORD);
2329     __ jcc(Assembler::equal, done);
2330 
2331     // Must save rax, if if it is live now because cmpxchg must use it
2332     if (ret_type != T_FLOAT &amp;&amp; ret_type != T_DOUBLE &amp;&amp; ret_type != T_VOID) {
2333       save_native_result(masm, ret_type, stack_slots);
2334     }
2335 
2336     //  get old displaced header
2337     __ movptr(rbx, Address(rbp, lock_slot_rbp_offset));
2338 
2339     // get address of the stack lock
2340     __ lea(rax, Address(rbp, lock_slot_rbp_offset));
2341 
2342     // Atomic swap old header if oop still contains the stack lock
2343     // src -&gt; dest iff dest == rax, else rax, &lt;- dest
2344     // *obj_reg = rbx, iff *obj_reg == rax, else rax, = *(obj_reg)
2345     __ lock();
2346     __ cmpxchgptr(rbx, Address(obj_reg, oopDesc::mark_offset_in_bytes()));
2347     __ jcc(Assembler::notEqual, slow_path_unlock);
2348 
2349     // slow path re-enters here
2350     __ bind(unlock_done);
2351     if (ret_type != T_FLOAT &amp;&amp; ret_type != T_DOUBLE &amp;&amp; ret_type != T_VOID) {
2352       restore_native_result(masm, ret_type, stack_slots);
2353     }
2354 
2355     __ bind(done);
2356 
2357   }
2358 
2359   {
2360     SkipIfEqual skip_if(masm, &amp;DTraceMethodProbes, 0);
2361     // Tell dtrace about this method exit
2362     save_native_result(masm, ret_type, stack_slots);
2363     __ mov_metadata(rax, method());
2364     __ call_VM_leaf(
2365          CAST_FROM_FN_PTR(address, SharedRuntime::dtrace_method_exit),
2366          thread, rax);
2367     restore_native_result(masm, ret_type, stack_slots);
2368   }
2369 
2370   // We can finally stop using that last_Java_frame we setup ages ago
2371 
2372   __ reset_last_Java_frame(thread, false);
2373 
2374   // Unbox oop result, e.g. JNIHandles::resolve value.
2375   if (is_reference_type(ret_type)) {
2376     __ resolve_jobject(rax /* value */,
2377                        thread /* thread */,
2378                        rcx /* tmp */);
2379   }
2380 
2381   if (CheckJNICalls) {
2382     // clear_pending_jni_exception_check
2383     __ movptr(Address(thread, JavaThread::pending_jni_exception_check_fn_offset()), NULL_WORD);
2384   }
2385 
2386   if (!is_critical_native) {
2387     // reset handle block
2388     __ movptr(rcx, Address(thread, JavaThread::active_handles_offset()));
2389     __ movl(Address(rcx, JNIHandleBlock::top_offset_in_bytes()), NULL_WORD);
2390 
2391     // Any exception pending?
2392     __ cmpptr(Address(thread, in_bytes(Thread::pending_exception_offset())), (int32_t)NULL_WORD);
2393     __ jcc(Assembler::notEqual, exception_pending);
2394   }
2395 
2396   // no exception, we&#39;re almost done
2397 
2398   // check that only result value is on FPU stack
2399   __ verify_FPU(ret_type == T_FLOAT || ret_type == T_DOUBLE ? 1 : 0, &quot;native_wrapper normal exit&quot;);
2400 
2401   // Fixup floating pointer results so that result looks like a return from a compiled method
2402   if (ret_type == T_FLOAT) {
2403     if (UseSSE &gt;= 1) {
2404       // Pop st0 and store as float and reload into xmm register
2405       __ fstp_s(Address(rbp, -4));
2406       __ movflt(xmm0, Address(rbp, -4));
2407     }
2408   } else if (ret_type == T_DOUBLE) {
2409     if (UseSSE &gt;= 2) {
2410       // Pop st0 and store as double and reload into xmm register
2411       __ fstp_d(Address(rbp, -8));
2412       __ movdbl(xmm0, Address(rbp, -8));
2413     }
2414   }
2415 
2416   // Return
2417 
2418   __ leave();
2419   __ ret(0);
2420 
2421   // Unexpected paths are out of line and go here
2422 
2423   // Slow path locking &amp; unlocking
2424   if (method-&gt;is_synchronized()) {
2425 
2426     // BEGIN Slow path lock
2427 
2428     __ bind(slow_path_lock);
2429 
2430     // has last_Java_frame setup. No exceptions so do vanilla call not call_VM
2431     // args are (oop obj, BasicLock* lock, JavaThread* thread)
2432     __ push(thread);
2433     __ push(lock_reg);
2434     __ push(obj_reg);
2435     __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::complete_monitor_locking_C)));
2436     __ addptr(rsp, 3*wordSize);
2437 
2438 #ifdef ASSERT
2439     { Label L;
2440     __ cmpptr(Address(thread, in_bytes(Thread::pending_exception_offset())), (int)NULL_WORD);
2441     __ jcc(Assembler::equal, L);
2442     __ stop(&quot;no pending exception allowed on exit from monitorenter&quot;);
2443     __ bind(L);
2444     }
2445 #endif
2446     __ jmp(lock_done);
2447 
2448     // END Slow path lock
2449 
2450     // BEGIN Slow path unlock
2451     __ bind(slow_path_unlock);
2452     __ vzeroupper();
2453     // Slow path unlock
2454 
2455     if (ret_type == T_FLOAT || ret_type == T_DOUBLE ) {
2456       save_native_result(masm, ret_type, stack_slots);
2457     }
2458     // Save pending exception around call to VM (which contains an EXCEPTION_MARK)
2459 
2460     __ pushptr(Address(thread, in_bytes(Thread::pending_exception_offset())));
2461     __ movptr(Address(thread, in_bytes(Thread::pending_exception_offset())), NULL_WORD);
2462 
2463 
2464     // should be a peal
2465     // +wordSize because of the push above
2466     // args are (oop obj, BasicLock* lock, JavaThread* thread)
2467     __ push(thread);
2468     __ lea(rax, Address(rbp, lock_slot_rbp_offset));
2469     __ push(rax);
2470 
2471     __ push(obj_reg);
2472     __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::complete_monitor_unlocking_C)));
2473     __ addptr(rsp, 3*wordSize);
2474 #ifdef ASSERT
2475     {
2476       Label L;
2477       __ cmpptr(Address(thread, in_bytes(Thread::pending_exception_offset())), (int32_t)NULL_WORD);
2478       __ jcc(Assembler::equal, L);
2479       __ stop(&quot;no pending exception allowed on exit complete_monitor_unlocking_C&quot;);
2480       __ bind(L);
2481     }
2482 #endif /* ASSERT */
2483 
2484     __ popptr(Address(thread, in_bytes(Thread::pending_exception_offset())));
2485 
2486     if (ret_type == T_FLOAT || ret_type == T_DOUBLE ) {
2487       restore_native_result(masm, ret_type, stack_slots);
2488     }
2489     __ jmp(unlock_done);
2490     // END Slow path unlock
2491 
2492   }
2493 
2494   // SLOW PATH Reguard the stack if needed
2495 
2496   __ bind(reguard);
2497   __ vzeroupper();
2498   save_native_result(masm, ret_type, stack_slots);
2499   {
2500     __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::reguard_yellow_pages)));
2501   }
2502   restore_native_result(masm, ret_type, stack_slots);
2503   __ jmp(reguard_done);
2504 
2505 
2506   // BEGIN EXCEPTION PROCESSING
2507 
2508   if (!is_critical_native) {
2509     // Forward  the exception
2510     __ bind(exception_pending);
2511 
2512     // remove possible return value from FPU register stack
2513     __ empty_FPU_stack();
2514 
2515     // pop our frame
2516     __ leave();
2517     // and forward the exception
2518     __ jump(RuntimeAddress(StubRoutines::forward_exception_entry()));
2519   }
2520 
2521   __ flush();
2522 
2523   nmethod *nm = nmethod::new_native_nmethod(method,
2524                                             compile_id,
2525                                             masm-&gt;code(),
2526                                             vep_offset,
2527                                             frame_complete,
2528                                             stack_slots / VMRegImpl::slots_per_word,
2529                                             (is_static ? in_ByteSize(klass_offset) : in_ByteSize(receiver_offset)),
2530                                             in_ByteSize(lock_slot_offset*VMRegImpl::stack_slot_size),
2531                                             oop_maps);
2532 
2533   if (is_critical_native) {
2534     nm-&gt;set_lazy_critical_native(true);
2535   }
2536 
2537   return nm;
2538 
2539 }
2540 
2541 // this function returns the adjust size (in number of words) to a c2i adapter
2542 // activation for use during deoptimization
2543 int Deoptimization::last_frame_adjust(int callee_parameters, int callee_locals ) {
2544   return (callee_locals - callee_parameters) * Interpreter::stackElementWords;
2545 }
2546 
2547 
2548 uint SharedRuntime::out_preserve_stack_slots() {
2549   return 0;
2550 }
2551 
2552 //------------------------------generate_deopt_blob----------------------------
2553 void SharedRuntime::generate_deopt_blob() {
2554   // allocate space for the code
2555   ResourceMark rm;
2556   // setup code generation tools
2557   // note: the buffer code size must account for StackShadowPages=50
2558   CodeBuffer   buffer(&quot;deopt_blob&quot;, 1536, 1024);
2559   MacroAssembler* masm = new MacroAssembler(&amp;buffer);
2560   int frame_size_in_words;
2561   OopMap* map = NULL;
2562   // Account for the extra args we place on the stack
2563   // by the time we call fetch_unroll_info
2564   const int additional_words = 2; // deopt kind, thread
2565 
2566   OopMapSet *oop_maps = new OopMapSet();
2567 
2568   // -------------
2569   // This code enters when returning to a de-optimized nmethod.  A return
2570   // address has been pushed on the the stack, and return values are in
2571   // registers.
2572   // If we are doing a normal deopt then we were called from the patched
2573   // nmethod from the point we returned to the nmethod. So the return
2574   // address on the stack is wrong by NativeCall::instruction_size
2575   // We will adjust the value to it looks like we have the original return
2576   // address on the stack (like when we eagerly deoptimized).
2577   // In the case of an exception pending with deoptimized then we enter
2578   // with a return address on the stack that points after the call we patched
2579   // into the exception handler. We have the following register state:
2580   //    rax,: exception
2581   //    rbx,: exception handler
2582   //    rdx: throwing pc
2583   // So in this case we simply jam rdx into the useless return address and
2584   // the stack looks just like we want.
2585   //
2586   // At this point we need to de-opt.  We save the argument return
2587   // registers.  We call the first C routine, fetch_unroll_info().  This
2588   // routine captures the return values and returns a structure which
2589   // describes the current frame size and the sizes of all replacement frames.
2590   // The current frame is compiled code and may contain many inlined
2591   // functions, each with their own JVM state.  We pop the current frame, then
2592   // push all the new frames.  Then we call the C routine unpack_frames() to
2593   // populate these frames.  Finally unpack_frames() returns us the new target
2594   // address.  Notice that callee-save registers are BLOWN here; they have
2595   // already been captured in the vframeArray at the time the return PC was
2596   // patched.
2597   address start = __ pc();
2598   Label cont;
2599 
2600   // Prolog for non exception case!
2601 
2602   // Save everything in sight.
2603 
2604   map = RegisterSaver::save_live_registers(masm, additional_words, &amp;frame_size_in_words, false);
2605   // Normal deoptimization
2606   __ push(Deoptimization::Unpack_deopt);
2607   __ jmp(cont);
2608 
2609   int reexecute_offset = __ pc() - start;
2610 
2611   // Reexecute case
2612   // return address is the pc describes what bci to do re-execute at
2613 
2614   // No need to update map as each call to save_live_registers will produce identical oopmap
2615   (void) RegisterSaver::save_live_registers(masm, additional_words, &amp;frame_size_in_words, false);
2616 
2617   __ push(Deoptimization::Unpack_reexecute);
2618   __ jmp(cont);
2619 
2620   int exception_offset = __ pc() - start;
2621 
2622   // Prolog for exception case
2623 
2624   // all registers are dead at this entry point, except for rax, and
2625   // rdx which contain the exception oop and exception pc
2626   // respectively.  Set them in TLS and fall thru to the
2627   // unpack_with_exception_in_tls entry point.
2628 
2629   __ get_thread(rdi);
2630   __ movptr(Address(rdi, JavaThread::exception_pc_offset()), rdx);
2631   __ movptr(Address(rdi, JavaThread::exception_oop_offset()), rax);
2632 
2633   int exception_in_tls_offset = __ pc() - start;
2634 
2635   // new implementation because exception oop is now passed in JavaThread
2636 
2637   // Prolog for exception case
2638   // All registers must be preserved because they might be used by LinearScan
2639   // Exceptiop oop and throwing PC are passed in JavaThread
2640   // tos: stack at point of call to method that threw the exception (i.e. only
2641   // args are on the stack, no return address)
2642 
2643   // make room on stack for the return address
2644   // It will be patched later with the throwing pc. The correct value is not
2645   // available now because loading it from memory would destroy registers.
2646   __ push(0);
2647 
2648   // Save everything in sight.
2649 
2650   // No need to update map as each call to save_live_registers will produce identical oopmap
2651   (void) RegisterSaver::save_live_registers(masm, additional_words, &amp;frame_size_in_words, false);
2652 
2653   // Now it is safe to overwrite any register
2654 
2655   // store the correct deoptimization type
2656   __ push(Deoptimization::Unpack_exception);
2657 
2658   // load throwing pc from JavaThread and patch it as the return address
2659   // of the current frame. Then clear the field in JavaThread
2660   __ get_thread(rdi);
2661   __ movptr(rdx, Address(rdi, JavaThread::exception_pc_offset()));
2662   __ movptr(Address(rbp, wordSize), rdx);
2663   __ movptr(Address(rdi, JavaThread::exception_pc_offset()), NULL_WORD);
2664 
2665 #ifdef ASSERT
2666   // verify that there is really an exception oop in JavaThread
2667   __ movptr(rax, Address(rdi, JavaThread::exception_oop_offset()));
2668   __ verify_oop(rax);
2669 
2670   // verify that there is no pending exception
2671   Label no_pending_exception;
2672   __ movptr(rax, Address(rdi, Thread::pending_exception_offset()));
2673   __ testptr(rax, rax);
2674   __ jcc(Assembler::zero, no_pending_exception);
2675   __ stop(&quot;must not have pending exception here&quot;);
2676   __ bind(no_pending_exception);
2677 #endif
2678 
2679   __ bind(cont);
2680 
2681   // Compiled code leaves the floating point stack dirty, empty it.
2682   __ empty_FPU_stack();
2683 
2684 
2685   // Call C code.  Need thread and this frame, but NOT official VM entry
2686   // crud.  We cannot block on this call, no GC can happen.
2687   __ get_thread(rcx);
2688   __ push(rcx);
2689   // fetch_unroll_info needs to call last_java_frame()
2690   __ set_last_Java_frame(rcx, noreg, noreg, NULL);
2691 
2692   __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, Deoptimization::fetch_unroll_info)));
2693 
2694   // Need to have an oopmap that tells fetch_unroll_info where to
2695   // find any register it might need.
2696 
2697   oop_maps-&gt;add_gc_map( __ pc()-start, map);
2698 
2699   // Discard args to fetch_unroll_info
2700   __ pop(rcx);
2701   __ pop(rcx);
2702 
2703   __ get_thread(rcx);
2704   __ reset_last_Java_frame(rcx, false);
2705 
2706   // Load UnrollBlock into EDI
2707   __ mov(rdi, rax);
2708 
2709   // Move the unpack kind to a safe place in the UnrollBlock because
2710   // we are very short of registers
2711 
2712   Address unpack_kind(rdi, Deoptimization::UnrollBlock::unpack_kind_offset_in_bytes());
2713   // retrieve the deopt kind from the UnrollBlock.
2714   __ movl(rax, unpack_kind);
2715 
2716    Label noException;
2717   __ cmpl(rax, Deoptimization::Unpack_exception);   // Was exception pending?
2718   __ jcc(Assembler::notEqual, noException);
2719   __ movptr(rax, Address(rcx, JavaThread::exception_oop_offset()));
2720   __ movptr(rdx, Address(rcx, JavaThread::exception_pc_offset()));
2721   __ movptr(Address(rcx, JavaThread::exception_oop_offset()), NULL_WORD);
2722   __ movptr(Address(rcx, JavaThread::exception_pc_offset()), NULL_WORD);
2723 
2724   __ verify_oop(rax);
2725 
2726   // Overwrite the result registers with the exception results.
2727   __ movptr(Address(rsp, RegisterSaver::raxOffset()*wordSize), rax);
2728   __ movptr(Address(rsp, RegisterSaver::rdxOffset()*wordSize), rdx);
2729 
2730   __ bind(noException);
2731 
2732   // Stack is back to only having register save data on the stack.
2733   // Now restore the result registers. Everything else is either dead or captured
2734   // in the vframeArray.
2735 
2736   RegisterSaver::restore_result_registers(masm);
2737 
2738   // Non standard control word may be leaked out through a safepoint blob, and we can
2739   // deopt at a poll point with the non standard control word. However, we should make
2740   // sure the control word is correct after restore_result_registers.
2741   __ fldcw(ExternalAddress(StubRoutines::addr_fpu_cntrl_wrd_std()));
2742 
2743   // All of the register save area has been popped of the stack. Only the
2744   // return address remains.
2745 
2746   // Pop all the frames we must move/replace.
2747   //
2748   // Frame picture (youngest to oldest)
2749   // 1: self-frame (no frame link)
2750   // 2: deopting frame  (no frame link)
2751   // 3: caller of deopting frame (could be compiled/interpreted).
2752   //
2753   // Note: by leaving the return address of self-frame on the stack
2754   // and using the size of frame 2 to adjust the stack
2755   // when we are done the return to frame 3 will still be on the stack.
2756 
2757   // Pop deoptimized frame
2758   __ addptr(rsp, Address(rdi,Deoptimization::UnrollBlock::size_of_deoptimized_frame_offset_in_bytes()));
2759 
2760   // sp should be pointing at the return address to the caller (3)
2761 
2762   // Pick up the initial fp we should save
2763   // restore rbp before stack bang because if stack overflow is thrown it needs to be pushed (and preserved)
2764   __ movptr(rbp, Address(rdi, Deoptimization::UnrollBlock::initial_info_offset_in_bytes()));
2765 
2766 #ifdef ASSERT
2767   // Compilers generate code that bang the stack by as much as the
2768   // interpreter would need. So this stack banging should never
2769   // trigger a fault. Verify that it does not on non product builds.
2770   if (UseStackBanging) {
2771     __ movl(rbx, Address(rdi ,Deoptimization::UnrollBlock::total_frame_sizes_offset_in_bytes()));
2772     __ bang_stack_size(rbx, rcx);
2773   }
2774 #endif
2775 
2776   // Load array of frame pcs into ECX
2777   __ movptr(rcx,Address(rdi,Deoptimization::UnrollBlock::frame_pcs_offset_in_bytes()));
2778 
2779   __ pop(rsi); // trash the old pc
2780 
2781   // Load array of frame sizes into ESI
2782   __ movptr(rsi,Address(rdi,Deoptimization::UnrollBlock::frame_sizes_offset_in_bytes()));
2783 
2784   Address counter(rdi, Deoptimization::UnrollBlock::counter_temp_offset_in_bytes());
2785 
2786   __ movl(rbx, Address(rdi, Deoptimization::UnrollBlock::number_of_frames_offset_in_bytes()));
2787   __ movl(counter, rbx);
2788 
2789   // Now adjust the caller&#39;s stack to make up for the extra locals
2790   // but record the original sp so that we can save it in the skeletal interpreter
2791   // frame and the stack walking of interpreter_sender will get the unextended sp
2792   // value and not the &quot;real&quot; sp value.
2793 
2794   Address sp_temp(rdi, Deoptimization::UnrollBlock::sender_sp_temp_offset_in_bytes());
2795   __ movptr(sp_temp, rsp);
2796   __ movl2ptr(rbx, Address(rdi, Deoptimization::UnrollBlock::caller_adjustment_offset_in_bytes()));
2797   __ subptr(rsp, rbx);
2798 
2799   // Push interpreter frames in a loop
2800   Label loop;
2801   __ bind(loop);
2802   __ movptr(rbx, Address(rsi, 0));      // Load frame size
2803   __ subptr(rbx, 2*wordSize);           // we&#39;ll push pc and rbp, by hand
2804   __ pushptr(Address(rcx, 0));          // save return address
2805   __ enter();                           // save old &amp; set new rbp,
2806   __ subptr(rsp, rbx);                  // Prolog!
2807   __ movptr(rbx, sp_temp);              // sender&#39;s sp
2808   // This value is corrected by layout_activation_impl
2809   __ movptr(Address(rbp, frame::interpreter_frame_last_sp_offset * wordSize), NULL_WORD);
2810   __ movptr(Address(rbp, frame::interpreter_frame_sender_sp_offset * wordSize), rbx); // Make it walkable
2811   __ movptr(sp_temp, rsp);              // pass to next frame
2812   __ addptr(rsi, wordSize);             // Bump array pointer (sizes)
2813   __ addptr(rcx, wordSize);             // Bump array pointer (pcs)
2814   __ decrementl(counter);             // decrement counter
2815   __ jcc(Assembler::notZero, loop);
2816   __ pushptr(Address(rcx, 0));          // save final return address
2817 
2818   // Re-push self-frame
2819   __ enter();                           // save old &amp; set new rbp,
2820 
2821   //  Return address and rbp, are in place
2822   // We&#39;ll push additional args later. Just allocate a full sized
2823   // register save area
2824   __ subptr(rsp, (frame_size_in_words-additional_words - 2) * wordSize);
2825 
2826   // Restore frame locals after moving the frame
2827   __ movptr(Address(rsp, RegisterSaver::raxOffset()*wordSize), rax);
2828   __ movptr(Address(rsp, RegisterSaver::rdxOffset()*wordSize), rdx);
2829   __ fstp_d(Address(rsp, RegisterSaver::fpResultOffset()*wordSize));   // Pop float stack and store in local
2830   if( UseSSE&gt;=2 ) __ movdbl(Address(rsp, RegisterSaver::xmm0Offset()*wordSize), xmm0);
2831   if( UseSSE==1 ) __ movflt(Address(rsp, RegisterSaver::xmm0Offset()*wordSize), xmm0);
2832 
2833   // Set up the args to unpack_frame
2834 
2835   __ pushl(unpack_kind);                     // get the unpack_kind value
2836   __ get_thread(rcx);
2837   __ push(rcx);
2838 
2839   // set last_Java_sp, last_Java_fp
2840   __ set_last_Java_frame(rcx, noreg, rbp, NULL);
2841 
2842   // Call C code.  Need thread but NOT official VM entry
2843   // crud.  We cannot block on this call, no GC can happen.  Call should
2844   // restore return values to their stack-slots with the new SP.
2845   __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, Deoptimization::unpack_frames)));
2846   // Set an oopmap for the call site
2847   oop_maps-&gt;add_gc_map( __ pc()-start, new OopMap( frame_size_in_words, 0 ));
2848 
2849   // rax, contains the return result type
2850   __ push(rax);
2851 
2852   __ get_thread(rcx);
2853   __ reset_last_Java_frame(rcx, false);
2854 
2855   // Collect return values
2856   __ movptr(rax,Address(rsp, (RegisterSaver::raxOffset() + additional_words + 1)*wordSize));
2857   __ movptr(rdx,Address(rsp, (RegisterSaver::rdxOffset() + additional_words + 1)*wordSize));
2858 
2859   // Clear floating point stack before returning to interpreter
2860   __ empty_FPU_stack();
2861 
2862   // Check if we should push the float or double return value.
2863   Label results_done, yes_double_value;
2864   __ cmpl(Address(rsp, 0), T_DOUBLE);
2865   __ jcc (Assembler::zero, yes_double_value);
2866   __ cmpl(Address(rsp, 0), T_FLOAT);
2867   __ jcc (Assembler::notZero, results_done);
2868 
2869   // return float value as expected by interpreter
2870   if( UseSSE&gt;=1 ) __ movflt(xmm0, Address(rsp, (RegisterSaver::xmm0Offset() + additional_words + 1)*wordSize));
2871   else            __ fld_d(Address(rsp, (RegisterSaver::fpResultOffset() + additional_words + 1)*wordSize));
2872   __ jmp(results_done);
2873 
2874   // return double value as expected by interpreter
2875   __ bind(yes_double_value);
2876   if( UseSSE&gt;=2 ) __ movdbl(xmm0, Address(rsp, (RegisterSaver::xmm0Offset() + additional_words + 1)*wordSize));
2877   else            __ fld_d(Address(rsp, (RegisterSaver::fpResultOffset() + additional_words + 1)*wordSize));
2878 
2879   __ bind(results_done);
2880 
2881   // Pop self-frame.
2882   __ leave();                              // Epilog!
2883 
2884   // Jump to interpreter
2885   __ ret(0);
2886 
2887   // -------------
2888   // make sure all code is generated
2889   masm-&gt;flush();
2890 
2891   _deopt_blob = DeoptimizationBlob::create( &amp;buffer, oop_maps, 0, exception_offset, reexecute_offset, frame_size_in_words);
2892   _deopt_blob-&gt;set_unpack_with_exception_in_tls_offset(exception_in_tls_offset);
2893 }
2894 
2895 
2896 #ifdef COMPILER2
2897 //------------------------------generate_uncommon_trap_blob--------------------
2898 void SharedRuntime::generate_uncommon_trap_blob() {
2899   // allocate space for the code
2900   ResourceMark rm;
2901   // setup code generation tools
2902   CodeBuffer   buffer(&quot;uncommon_trap_blob&quot;, 512, 512);
2903   MacroAssembler* masm = new MacroAssembler(&amp;buffer);
2904 
2905   enum frame_layout {
2906     arg0_off,      // thread                     sp + 0 // Arg location for
2907     arg1_off,      // unloaded_class_index       sp + 1 // calling C
2908     arg2_off,      // exec_mode                  sp + 2
2909     // The frame sender code expects that rbp will be in the &quot;natural&quot; place and
2910     // will override any oopMap setting for it. We must therefore force the layout
2911     // so that it agrees with the frame sender code.
2912     rbp_off,       // callee saved register      sp + 3
2913     return_off,    // slot for return address    sp + 4
2914     framesize
2915   };
2916 
2917   address start = __ pc();
2918 
2919   if (UseRTMLocking) {
2920     // Abort RTM transaction before possible nmethod deoptimization.
2921     __ xabort(0);
2922   }
2923 
2924   // Push self-frame.
2925   __ subptr(rsp, return_off*wordSize);     // Epilog!
2926 
2927   // rbp, is an implicitly saved callee saved register (i.e. the calling
2928   // convention will save restore it in prolog/epilog) Other than that
2929   // there are no callee save registers no that adapter frames are gone.
2930   __ movptr(Address(rsp, rbp_off*wordSize), rbp);
2931 
2932   // Clear the floating point exception stack
2933   __ empty_FPU_stack();
2934 
2935   // set last_Java_sp
2936   __ get_thread(rdx);
2937   __ set_last_Java_frame(rdx, noreg, noreg, NULL);
2938 
2939   // Call C code.  Need thread but NOT official VM entry
2940   // crud.  We cannot block on this call, no GC can happen.  Call should
2941   // capture callee-saved registers as well as return values.
2942   __ movptr(Address(rsp, arg0_off*wordSize), rdx);
2943   // argument already in ECX
2944   __ movl(Address(rsp, arg1_off*wordSize),rcx);
2945   __ movl(Address(rsp, arg2_off*wordSize), Deoptimization::Unpack_uncommon_trap);
2946   __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, Deoptimization::uncommon_trap)));
2947 
2948   // Set an oopmap for the call site
2949   OopMapSet *oop_maps = new OopMapSet();
2950   OopMap* map =  new OopMap( framesize, 0 );
2951   // No oopMap for rbp, it is known implicitly
2952 
2953   oop_maps-&gt;add_gc_map( __ pc()-start, map);
2954 
2955   __ get_thread(rcx);
2956 
2957   __ reset_last_Java_frame(rcx, false);
2958 
2959   // Load UnrollBlock into EDI
2960   __ movptr(rdi, rax);
2961 
2962 #ifdef ASSERT
2963   { Label L;
2964     __ cmpptr(Address(rdi, Deoptimization::UnrollBlock::unpack_kind_offset_in_bytes()),
2965             (int32_t)Deoptimization::Unpack_uncommon_trap);
2966     __ jcc(Assembler::equal, L);
2967     __ stop(&quot;SharedRuntime::generate_deopt_blob: expected Unpack_uncommon_trap&quot;);
2968     __ bind(L);
2969   }
2970 #endif
2971 
2972   // Pop all the frames we must move/replace.
2973   //
2974   // Frame picture (youngest to oldest)
2975   // 1: self-frame (no frame link)
2976   // 2: deopting frame  (no frame link)
2977   // 3: caller of deopting frame (could be compiled/interpreted).
2978 
2979   // Pop self-frame.  We have no frame, and must rely only on EAX and ESP.
2980   __ addptr(rsp,(framesize-1)*wordSize);     // Epilog!
2981 
2982   // Pop deoptimized frame
2983   __ movl2ptr(rcx, Address(rdi,Deoptimization::UnrollBlock::size_of_deoptimized_frame_offset_in_bytes()));
2984   __ addptr(rsp, rcx);
2985 
2986   // sp should be pointing at the return address to the caller (3)
2987 
2988   // Pick up the initial fp we should save
2989   // restore rbp before stack bang because if stack overflow is thrown it needs to be pushed (and preserved)
2990   __ movptr(rbp, Address(rdi, Deoptimization::UnrollBlock::initial_info_offset_in_bytes()));
2991 
2992 #ifdef ASSERT
2993   // Compilers generate code that bang the stack by as much as the
2994   // interpreter would need. So this stack banging should never
2995   // trigger a fault. Verify that it does not on non product builds.
2996   if (UseStackBanging) {
2997     __ movl(rbx, Address(rdi ,Deoptimization::UnrollBlock::total_frame_sizes_offset_in_bytes()));
2998     __ bang_stack_size(rbx, rcx);
2999   }
3000 #endif
3001 
3002   // Load array of frame pcs into ECX
3003   __ movl(rcx,Address(rdi,Deoptimization::UnrollBlock::frame_pcs_offset_in_bytes()));
3004 
3005   __ pop(rsi); // trash the pc
3006 
3007   // Load array of frame sizes into ESI
3008   __ movptr(rsi,Address(rdi,Deoptimization::UnrollBlock::frame_sizes_offset_in_bytes()));
3009 
3010   Address counter(rdi, Deoptimization::UnrollBlock::counter_temp_offset_in_bytes());
3011 
3012   __ movl(rbx, Address(rdi, Deoptimization::UnrollBlock::number_of_frames_offset_in_bytes()));
3013   __ movl(counter, rbx);
3014 
3015   // Now adjust the caller&#39;s stack to make up for the extra locals
3016   // but record the original sp so that we can save it in the skeletal interpreter
3017   // frame and the stack walking of interpreter_sender will get the unextended sp
3018   // value and not the &quot;real&quot; sp value.
3019 
3020   Address sp_temp(rdi, Deoptimization::UnrollBlock::sender_sp_temp_offset_in_bytes());
3021   __ movptr(sp_temp, rsp);
3022   __ movl(rbx, Address(rdi, Deoptimization::UnrollBlock::caller_adjustment_offset_in_bytes()));
3023   __ subptr(rsp, rbx);
3024 
3025   // Push interpreter frames in a loop
3026   Label loop;
3027   __ bind(loop);
3028   __ movptr(rbx, Address(rsi, 0));      // Load frame size
3029   __ subptr(rbx, 2*wordSize);           // we&#39;ll push pc and rbp, by hand
3030   __ pushptr(Address(rcx, 0));          // save return address
3031   __ enter();                           // save old &amp; set new rbp,
3032   __ subptr(rsp, rbx);                  // Prolog!
3033   __ movptr(rbx, sp_temp);              // sender&#39;s sp
3034   // This value is corrected by layout_activation_impl
3035   __ movptr(Address(rbp, frame::interpreter_frame_last_sp_offset * wordSize), NULL_WORD );
3036   __ movptr(Address(rbp, frame::interpreter_frame_sender_sp_offset * wordSize), rbx); // Make it walkable
3037   __ movptr(sp_temp, rsp);              // pass to next frame
3038   __ addptr(rsi, wordSize);             // Bump array pointer (sizes)
3039   __ addptr(rcx, wordSize);             // Bump array pointer (pcs)
3040   __ decrementl(counter);             // decrement counter
3041   __ jcc(Assembler::notZero, loop);
3042   __ pushptr(Address(rcx, 0));            // save final return address
3043 
3044   // Re-push self-frame
3045   __ enter();                           // save old &amp; set new rbp,
3046   __ subptr(rsp, (framesize-2) * wordSize);   // Prolog!
3047 
3048 
3049   // set last_Java_sp, last_Java_fp
3050   __ get_thread(rdi);
3051   __ set_last_Java_frame(rdi, noreg, rbp, NULL);
3052 
3053   // Call C code.  Need thread but NOT official VM entry
3054   // crud.  We cannot block on this call, no GC can happen.  Call should
3055   // restore return values to their stack-slots with the new SP.
3056   __ movptr(Address(rsp,arg0_off*wordSize),rdi);
3057   __ movl(Address(rsp,arg1_off*wordSize), Deoptimization::Unpack_uncommon_trap);
3058   __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, Deoptimization::unpack_frames)));
3059   // Set an oopmap for the call site
3060   oop_maps-&gt;add_gc_map( __ pc()-start, new OopMap( framesize, 0 ) );
3061 
3062   __ get_thread(rdi);
3063   __ reset_last_Java_frame(rdi, true);
3064 
3065   // Pop self-frame.
3066   __ leave();     // Epilog!
3067 
3068   // Jump to interpreter
3069   __ ret(0);
3070 
3071   // -------------
3072   // make sure all code is generated
3073   masm-&gt;flush();
3074 
3075    _uncommon_trap_blob = UncommonTrapBlob::create(&amp;buffer, oop_maps, framesize);
3076 }
3077 #endif // COMPILER2
3078 
3079 //------------------------------generate_handler_blob------
3080 //
3081 // Generate a special Compile2Runtime blob that saves all registers,
3082 // setup oopmap, and calls safepoint code to stop the compiled code for
3083 // a safepoint.
3084 //
3085 SafepointBlob* SharedRuntime::generate_handler_blob(address call_ptr, int poll_type) {
3086 
3087   // Account for thread arg in our frame
3088   const int additional_words = 1;
3089   int frame_size_in_words;
3090 
3091   assert (StubRoutines::forward_exception_entry() != NULL, &quot;must be generated before&quot;);
3092 
3093   ResourceMark rm;
3094   OopMapSet *oop_maps = new OopMapSet();
3095   OopMap* map;
3096 
3097   // allocate space for the code
3098   // setup code generation tools
3099   CodeBuffer   buffer(&quot;handler_blob&quot;, 1024, 512);
3100   MacroAssembler* masm = new MacroAssembler(&amp;buffer);
3101 
3102   const Register java_thread = rdi; // callee-saved for VC++
3103   address start   = __ pc();
3104   address call_pc = NULL;
3105   bool cause_return = (poll_type == POLL_AT_RETURN);
3106   bool save_vectors = (poll_type == POLL_AT_VECTOR_LOOP);
3107 
3108   if (UseRTMLocking) {
3109     // Abort RTM transaction before calling runtime
3110     // because critical section will be large and will be
3111     // aborted anyway. Also nmethod could be deoptimized.
3112     __ xabort(0);
3113   }
3114 
3115   // If cause_return is true we are at a poll_return and there is
3116   // the return address on the stack to the caller on the nmethod
3117   // that is safepoint. We can leave this return on the stack and
3118   // effectively complete the return and safepoint in the caller.
3119   // Otherwise we push space for a return address that the safepoint
3120   // handler will install later to make the stack walking sensible.
3121   if (!cause_return)
3122     __ push(rbx);  // Make room for return address (or push it again)
3123 
3124   map = RegisterSaver::save_live_registers(masm, additional_words, &amp;frame_size_in_words, false, save_vectors);
3125 
3126   // The following is basically a call_VM. However, we need the precise
3127   // address of the call in order to generate an oopmap. Hence, we do all the
3128   // work ourselves.
3129 
3130   // Push thread argument and setup last_Java_sp
3131   __ get_thread(java_thread);
3132   __ push(java_thread);
3133   __ set_last_Java_frame(java_thread, noreg, noreg, NULL);
3134 
3135   // if this was not a poll_return then we need to correct the return address now.
3136   if (!cause_return) {
3137     // Get the return pc saved by the signal handler and stash it in its appropriate place on the stack.
3138     // Additionally, rbx is a callee saved register and we can look at it later to determine
3139     // if someone changed the return address for us!
3140     __ movptr(rbx, Address(java_thread, JavaThread::saved_exception_pc_offset()));
3141     __ movptr(Address(rbp, wordSize), rbx);
3142   }
3143 
3144   // do the call
3145   __ call(RuntimeAddress(call_ptr));
3146 
3147   // Set an oopmap for the call site.  This oopmap will map all
3148   // oop-registers and debug-info registers as callee-saved.  This
3149   // will allow deoptimization at this safepoint to find all possible
3150   // debug-info recordings, as well as let GC find all oops.
3151 
3152   oop_maps-&gt;add_gc_map( __ pc() - start, map);
3153 
3154   // Discard arg
3155   __ pop(rcx);
3156 
3157   Label noException;
3158 
3159   // Clear last_Java_sp again
3160   __ get_thread(java_thread);
3161   __ reset_last_Java_frame(java_thread, false);
3162 
3163   __ cmpptr(Address(java_thread, Thread::pending_exception_offset()), (int32_t)NULL_WORD);
3164   __ jcc(Assembler::equal, noException);
3165 
3166   // Exception pending
3167   RegisterSaver::restore_live_registers(masm, save_vectors);
3168 
3169   __ jump(RuntimeAddress(StubRoutines::forward_exception_entry()));
3170 
3171   __ bind(noException);
3172 
3173   Label no_adjust, bail, not_special;
3174   if (!cause_return) {
3175     // If our stashed return pc was modified by the runtime we avoid touching it
3176     __ cmpptr(rbx, Address(rbp, wordSize));
3177     __ jccb(Assembler::notEqual, no_adjust);
3178 
3179     // Skip over the poll instruction.
3180     // See NativeInstruction::is_safepoint_poll()
3181     // Possible encodings:
3182     //      85 00       test   %eax,(%rax)
3183     //      85 01       test   %eax,(%rcx)
3184     //      85 02       test   %eax,(%rdx)
3185     //      85 03       test   %eax,(%rbx)
3186     //      85 06       test   %eax,(%rsi)
3187     //      85 07       test   %eax,(%rdi)
3188     //
3189     //      85 04 24    test   %eax,(%rsp)
3190     //      85 45 00    test   %eax,0x0(%rbp)
3191 
3192 #ifdef ASSERT
3193     __ movptr(rax, rbx); // remember where 0x85 should be, for verification below
3194 #endif
3195     // rsp/rbp base encoding takes 3 bytes with the following register values:
3196     // rsp 0x04
3197     // rbp 0x05
3198     __ movzbl(rcx, Address(rbx, 1));
3199     __ andptr(rcx, 0x07); // looking for 0x04 .. 0x05
3200     __ subptr(rcx, 4);    // looking for 0x00 .. 0x01
3201     __ cmpptr(rcx, 1);
3202     __ jcc(Assembler::above, not_special);
3203     __ addptr(rbx, 1);
3204     __ bind(not_special);
3205 #ifdef ASSERT
3206     // Verify the correct encoding of the poll we&#39;re about to skip.
3207     __ cmpb(Address(rax, 0), NativeTstRegMem::instruction_code_memXregl);
3208     __ jcc(Assembler::notEqual, bail);
3209     // Mask out the modrm bits
3210     __ testb(Address(rax, 1), NativeTstRegMem::modrm_mask);
3211     // rax encodes to 0, so if the bits are nonzero it&#39;s incorrect
3212     __ jcc(Assembler::notZero, bail);
3213 #endif
3214     // Adjust return pc forward to step over the safepoint poll instruction
3215     __ addptr(rbx, 2);
3216     __ movptr(Address(rbp, wordSize), rbx);
3217   }
3218 
3219   __ bind(no_adjust);
3220   // Normal exit, register restoring and exit
3221   RegisterSaver::restore_live_registers(masm, save_vectors);
3222 
3223   __ ret(0);
3224 
3225 #ifdef ASSERT
3226   __ bind(bail);
3227   __ stop(&quot;Attempting to adjust pc to skip safepoint poll but the return point is not what we expected&quot;);
3228 #endif
3229 
3230   // make sure all code is generated
3231   masm-&gt;flush();
3232 
3233   // Fill-out other meta info
3234   return SafepointBlob::create(&amp;buffer, oop_maps, frame_size_in_words);
3235 }
3236 
3237 //
3238 // generate_resolve_blob - call resolution (static/virtual/opt-virtual/ic-miss
3239 //
3240 // Generate a stub that calls into vm to find out the proper destination
3241 // of a java call. All the argument registers are live at this point
3242 // but since this is generic code we don&#39;t know what they are and the caller
3243 // must do any gc of the args.
3244 //
3245 RuntimeStub* SharedRuntime::generate_resolve_blob(address destination, const char* name) {
3246   assert (StubRoutines::forward_exception_entry() != NULL, &quot;must be generated before&quot;);
3247 
3248   // allocate space for the code
3249   ResourceMark rm;
3250 
3251   CodeBuffer buffer(name, 1000, 512);
3252   MacroAssembler* masm                = new MacroAssembler(&amp;buffer);
3253 
3254   int frame_size_words;
3255   enum frame_layout {
3256                 thread_off,
3257                 extra_words };
3258 
3259   OopMapSet *oop_maps = new OopMapSet();
3260   OopMap* map = NULL;
3261 
3262   int start = __ offset();
3263 
3264   map = RegisterSaver::save_live_registers(masm, extra_words, &amp;frame_size_words);
3265 
3266   int frame_complete = __ offset();
3267 
3268   const Register thread = rdi;
3269   __ get_thread(rdi);
3270 
3271   __ push(thread);
3272   __ set_last_Java_frame(thread, noreg, rbp, NULL);
3273 
3274   __ call(RuntimeAddress(destination));
3275 
3276 
3277   // Set an oopmap for the call site.
3278   // We need this not only for callee-saved registers, but also for volatile
3279   // registers that the compiler might be keeping live across a safepoint.
3280 
3281   oop_maps-&gt;add_gc_map( __ offset() - start, map);
3282 
3283   // rax, contains the address we are going to jump to assuming no exception got installed
3284 
3285   __ addptr(rsp, wordSize);
3286 
3287   // clear last_Java_sp
3288   __ reset_last_Java_frame(thread, true);
3289   // check for pending exceptions
3290   Label pending;
3291   __ cmpptr(Address(thread, Thread::pending_exception_offset()), (int32_t)NULL_WORD);
3292   __ jcc(Assembler::notEqual, pending);
3293 
3294   // get the returned Method*
3295   __ get_vm_result_2(rbx, thread);
3296   __ movptr(Address(rsp, RegisterSaver::rbx_offset() * wordSize), rbx);
3297 
3298   __ movptr(Address(rsp, RegisterSaver::rax_offset() * wordSize), rax);
3299 
3300   RegisterSaver::restore_live_registers(masm);
3301 
3302   // We are back the the original state on entry and ready to go.
3303 
3304   __ jmp(rax);
3305 
3306   // Pending exception after the safepoint
3307 
3308   __ bind(pending);
3309 
3310   RegisterSaver::restore_live_registers(masm);
3311 
3312   // exception pending =&gt; remove activation and forward to exception handler
3313 
3314   __ get_thread(thread);
3315   __ movptr(Address(thread, JavaThread::vm_result_offset()), NULL_WORD);
3316   __ movptr(rax, Address(thread, Thread::pending_exception_offset()));
3317   __ jump(RuntimeAddress(StubRoutines::forward_exception_entry()));
3318 
3319   // -------------
3320   // make sure all code is generated
3321   masm-&gt;flush();
3322 
3323   // return the  blob
3324   // frame_size_words or bytes??
3325   return RuntimeStub::new_runtime_stub(name, &amp;buffer, frame_complete, frame_size_words, oop_maps, true);
3326 }
3327 
3328 BufferedValueTypeBlob* SharedRuntime::generate_buffered_value_type_adapter(const ValueKlass* vk) {
3329   Unimplemented();
3330   return NULL;
3331 }
<a name="2" id="anc2"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="2" type="hidden" />
</body>
</html>