`timescale 1ns / 1ps
module tb(

    );
    reg a,b;
    wire out_xor,out_xnor;
    reg clk;
    DAY22SPECIALGATES DUT(a,b,out_xor,out_xnor);
    always #5 clk=~clk;
    initial begin
    #5 clk=1'b0;
    #10 a=1'b0; b=1'b0;
    #10 a=1'b0; b=1'b1;
    #10 a=1'b1; b=1'b0;
    #10 a=1'b1; b=1'b1;
    #10 $finish;
    end
    initial begin
    $dumpfile("DAY22SPECIALGATES.vcd");
    $dumpvars(0,tb);
    $monitor($time,"a:%b,b:%b,xor:%b,xnor:%b",a,b,out_xor,out_xnor);
    end
endmodule
