{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529074685529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529074685529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 15 22:58:05 2018 " "Processing started: Fri Jun 15 22:58:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529074685529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529074685529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipelined_computer -c pipelined_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_computer -c pipelined_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529074685529 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529074685938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "source/sevenseg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/sevenseg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file source/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "source/regfile.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipepc.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipepc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipepc " "Found entity 1: pipepc" {  } { { "source/pipepc.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipepc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipemwreg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipemwreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemwreg " "Found entity 1: pipemwreg" {  } { { "source/pipemwreg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipemwreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipemem.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipemem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemem " "Found entity 1: pipemem" {  } { { "source/pipemem.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipemem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipelined_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipelined_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_computer " "Found entity 1: pipelined_computer" {  } { { "source/pipelined_computer.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipelined_computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeir.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeir.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeir " "Found entity 1: pipeir" {  } { { "source/pipeir.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipeir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeif.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeif.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeif " "Found entity 1: pipeif" {  } { { "source/pipeif.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipeif.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeid.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeid.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeid " "Found entity 1: pipeid" {  } { { "source/pipeid.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipeid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeexe.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeexe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeexe " "Found entity 1: pipeexe" {  } { { "source/pipeexe.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipeexe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeemreg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeemreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeemreg " "Found entity 1: pipeemreg" {  } { { "source/pipeemreg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipeemreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipedereg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipedereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipedereg " "Found entity 1: pipedereg" {  } { { "source/pipedereg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipedereg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipecu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipecu.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipecu " "Found entity 1: pipecu" {  } { { "source/pipecu.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipecu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "source/mux4x32.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "source/mux2x32.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "source/mux2x5.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "source/lpm_rom_irom.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_output_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/io_output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output_reg " "Found entity 1: io_output_reg" {  } { { "source/io_output_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_output_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_input_reg.v 2 2 " "Found 2 design units, including 2 entities, in source file source/io_input_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input_reg " "Found entity 1: io_input_reg" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686094 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Found entity 2: io_input_mux" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/display.v 1 1 " "Found 1 design units, including 1 entities, in source file source/display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "source/display.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "source/dffe32.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "source/alu.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_datamem_enable pipemem.v(13) " "Verilog HDL Implicit Net warning at pipemem.v(13): created implicit net for \"write_datamem_enable\"" {  } { { "source/pipemem.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipemem.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529074686109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_io_output_reg_enable pipemem.v(14) " "Verilog HDL Implicit Net warning at pipemem.v(14): created implicit net for \"write_io_output_reg_enable\"" {  } { { "source/pipemem.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipemem.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529074686109 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(5) " "Verilog HDL Port Declaration warning at sevenseg.v(5): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "source/sevenseg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/sevenseg.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1529074686109 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(4) " "HDL info at sevenseg.v(4): see declaration for object \"ledsegments\"" {  } { { "source/sevenseg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/sevenseg.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529074686109 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipelined_computer " "Elaborating entity \"pipelined_computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529074686156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipepc pipepc:prog_cnt " "Elaborating entity \"pipepc\" for hierarchy \"pipepc:prog_cnt\"" {  } { { "source/pipelined_computer.v" "prog_cnt" { Text "E:/quartus/MyProject/pipelined_computer/source/pipelined_computer.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeif pipeif:if_stage " "Elaborating entity \"pipeif\" for hierarchy \"pipeif:if_stage\"" {  } { { "source/pipelined_computer.v" "if_stage" { Text "E:/quartus/MyProject/pipelined_computer/source/pipelined_computer.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom pipeif:if_stage\|lpm_rom_irom:irom " "Elaborating entity \"lpm_rom_irom\" for hierarchy \"pipeif:if_stage\|lpm_rom_irom:irom\"" {  } { { "source/pipeif.v" "irom" { Text "E:/quartus/MyProject/pipelined_computer/source/pipeif.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686172 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "source/lpm_rom_irom.v" "altsyncram_component" { Text "E:/quartus/MyProject/pipelined_computer/source/lpm_rom_irom.v" 81 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1529074686281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "altsyncram_component" { Text "E:/quartus/MyProject/pipelined_computer/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529074686313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/quartus/MyProject/pipelined_computer/test_instmem.mif " "Parameter \"init_file\" = \"E:/quartus/MyProject/pipelined_computer/test_instmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686328 ""}  } { { "source/lpm_rom_irom.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529074686328 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_q7m1.tdf" "" { Text "E:/quartus/MyProject/pipelined_computer/db/altsyncram_q7m1.tdf" 682 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1529074686427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q7m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7m1 " "Found entity 1: altsyncram_q7m1" {  } { { "db/altsyncram_q7m1.tdf" "" { Text "E:/quartus/MyProject/pipelined_computer/db/altsyncram_q7m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q7m1 pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_q7m1:auto_generated " "Elaborating entity \"altsyncram_q7m1\" for hierarchy \"pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_q7m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686427 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "16 32 16 10 " "16 out of 32 addresses are reinitialized. The latest initialized data will replace the existing data. There are 16 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "E:/quartus/MyProject/pipelined_computer/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1529074686427 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "E:/quartus/MyProject/pipelined_computer/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1529074686427 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "E:/quartus/MyProject/pipelined_computer/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1529074686427 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "E:/quartus/MyProject/pipelined_computer/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1529074686427 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "E:/quartus/MyProject/pipelined_computer/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1529074686427 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "E:/quartus/MyProject/pipelined_computer/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1529074686427 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "E:/quartus/MyProject/pipelined_computer/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1529074686427 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "E:/quartus/MyProject/pipelined_computer/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1529074686427 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "E:/quartus/MyProject/pipelined_computer/" 18 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1529074686427 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "E:/quartus/MyProject/pipelined_computer/" 19 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1529074686427 ""}  } { { "E:/quartus/MyProject/pipelined_computer/test_instmem.mif" "" { Text "E:/quartus/MyProject/pipelined_computer/test_instmem.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1529074686427 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 32 E:/quartus/MyProject/pipelined_computer/test_instmem.mif " "Memory depth (64) in the design file differs from memory depth (32) in the Memory Initialization File \"E:/quartus/MyProject/pipelined_computer/test_instmem.mif\" -- setting initial value for remaining addresses to 0" {  } { { "source/lpm_rom_irom.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/lpm_rom_irom.v" 81 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1529074686427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 pipeif:if_stage\|mux4x32:next_pc " "Elaborating entity \"mux4x32\" for hierarchy \"pipeif:if_stage\|mux4x32:next_pc\"" {  } { { "source/pipeif.v" "next_pc" { Text "E:/quartus/MyProject/pipelined_computer/source/pipeif.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeir pipeir:inst_reg " "Elaborating entity \"pipeir\" for hierarchy \"pipeir:inst_reg\"" {  } { { "source/pipelined_computer.v" "inst_reg" { Text "E:/quartus/MyProject/pipelined_computer/source/pipelined_computer.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe32 pipeir:inst_reg\|dffe32:pc " "Elaborating entity \"dffe32\" for hierarchy \"pipeir:inst_reg\|dffe32:pc\"" {  } { { "source/pipeir.v" "pc" { Text "E:/quartus/MyProject/pipelined_computer/source/pipeir.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeid pipeid:id_stage " "Elaborating entity \"pipeid\" for hierarchy \"pipeid:id_stage\"" {  } { { "source/pipelined_computer.v" "id_stage" { Text "E:/quartus/MyProject/pipelined_computer/source/pipelined_computer.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686509 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sa pipeid.v(32) " "Verilog HDL or VHDL warning at pipeid.v(32): object \"sa\" assigned a value but never read" {  } { { "source/pipeid.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipeid.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1529074686509 "|pipelined_computer|pipeid:id_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipecu pipeid:id_stage\|pipecu:id_cu " "Elaborating entity \"pipecu\" for hierarchy \"pipeid:id_stage\|pipecu:id_cu\"" {  } { { "source/pipeid.v" "id_cu" { Text "E:/quartus/MyProject/pipelined_computer/source/pipeid.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 pipeid:id_stage\|mux2x5:reg_wn " "Elaborating entity \"mux2x5\" for hierarchy \"pipeid:id_stage\|mux2x5:reg_wn\"" {  } { { "source/pipeid.v" "reg_wn" { Text "E:/quartus/MyProject/pipelined_computer/source/pipeid.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipeid:id_stage\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"pipeid:id_stage\|regfile:rf\"" {  } { { "source/pipeid.v" "rf" { Text "E:/quartus/MyProject/pipelined_computer/source/pipeid.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686524 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(14) " "Verilog HDL Always Construct warning at regfile.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "source/regfile.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/regfile.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1529074686540 "|pipelined_computer|pipeid:id_stage|regfile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipedereg pipedereg:de_reg " "Elaborating entity \"pipedereg\" for hierarchy \"pipedereg:de_reg\"" {  } { { "source/pipelined_computer.v" "de_reg" { Text "E:/quartus/MyProject/pipelined_computer/source/pipelined_computer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeexe pipeexe:exe_stage " "Elaborating entity \"pipeexe\" for hierarchy \"pipeexe:exe_stage\"" {  } { { "source/pipelined_computer.v" "exe_stage" { Text "E:/quartus/MyProject/pipelined_computer/source/pipelined_computer.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 pipeexe:exe_stage\|mux2x32:mux_shift " "Elaborating entity \"mux2x32\" for hierarchy \"pipeexe:exe_stage\|mux2x32:mux_shift\"" {  } { { "source/pipeexe.v" "mux_shift" { Text "E:/quartus/MyProject/pipelined_computer/source/pipeexe.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipeexe:exe_stage\|alu:al_unit " "Elaborating entity \"alu\" for hierarchy \"pipeexe:exe_stage\|alu:al_unit\"" {  } { { "source/pipeexe.v" "al_unit" { Text "E:/quartus/MyProject/pipelined_computer/source/pipeexe.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeemreg pipeemreg:em_reg " "Elaborating entity \"pipeemreg\" for hierarchy \"pipeemreg:em_reg\"" {  } { { "source/pipelined_computer.v" "em_reg" { Text "E:/quartus/MyProject/pipelined_computer/source/pipelined_computer.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemem pipemem:mem_stage " "Elaborating entity \"pipemem\" for hierarchy \"pipemem:mem_stage\"" {  } { { "source/pipelined_computer.v" "mem_stage" { Text "E:/quartus/MyProject/pipelined_computer/source/pipelined_computer.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram pipemem:mem_stage\|lpm_ram_dq_dram:mem " "Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"pipemem:mem_stage\|lpm_ram_dq_dram:mem\"" {  } { { "source/pipemem.v" "mem" { Text "E:/quartus/MyProject/pipelined_computer/source/pipemem.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686571 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "source/lpm_ram_dq_dram.v" "altsyncram_component" { Text "E:/quartus/MyProject/pipelined_computer/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1529074686649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipemem:mem_stage\|lpm_ram_dq_dram:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipemem:mem_stage\|lpm_ram_dq_dram:mem\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "altsyncram_component" { Text "E:/quartus/MyProject/pipelined_computer/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipemem:mem_stage\|lpm_ram_dq_dram:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipemem:mem_stage\|lpm_ram_dq_dram:mem\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529074686681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipemem:mem_stage\|lpm_ram_dq_dram:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipemem:mem_stage\|lpm_ram_dq_dram:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/quartus/MyProject/pipelined_computer/test_datamem.mif " "Parameter \"init_file\" = \"E:/quartus/MyProject/pipelined_computer/test_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686681 ""}  } { { "source/lpm_ram_dq_dram.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529074686681 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_7mp1.tdf" "" { Text "E:/quartus/MyProject/pipelined_computer/db/altsyncram_7mp1.tdf" 845 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1529074686790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7mp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7mp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7mp1 " "Found entity 1: altsyncram_7mp1" {  } { { "db/altsyncram_7mp1.tdf" "" { Text "E:/quartus/MyProject/pipelined_computer/db/altsyncram_7mp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074686790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074686790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7mp1 pipemem:mem_stage\|lpm_ram_dq_dram:mem\|altsyncram:altsyncram_component\|altsyncram_7mp1:auto_generated " "Elaborating entity \"altsyncram_7mp1\" for hierarchy \"pipemem:mem_stage\|lpm_ram_dq_dram:mem\|altsyncram:altsyncram_component\|altsyncram_7mp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686790 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "2 64 2 2 " "2 out of 64 addresses are reinitialized. The latest initialized data will replace the existing data. There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "48 " "Memory Initialization File address 48 is reinitialized" {  } { { "" "" { Text "E:/quartus/MyProject/pipelined_computer/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1529074686806 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "49 " "Memory Initialization File address 49 is reinitialized" {  } { { "" "" { Text "E:/quartus/MyProject/pipelined_computer/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1529074686806 ""}  } { { "E:/quartus/MyProject/pipelined_computer/test_datamem.mif" "" { Text "E:/quartus/MyProject/pipelined_computer/test_datamem.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1529074686806 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "32 64 E:/quartus/MyProject/pipelined_computer/test_datamem.mif " "Memory depth (32) in the design file differs from memory depth (64) in the Memory Initialization File \"E:/quartus/MyProject/pipelined_computer/test_datamem.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1529074686806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output_reg pipemem:mem_stage\|io_output_reg:io_output_regx2 " "Elaborating entity \"io_output_reg\" for hierarchy \"pipemem:mem_stage\|io_output_reg:io_output_regx2\"" {  } { { "source/pipemem.v" "io_output_regx2" { Text "E:/quartus/MyProject/pipelined_computer/source/pipemem.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_reg pipemem:mem_stage\|io_input_reg:io_input_regx2 " "Elaborating entity \"io_input_reg\" for hierarchy \"pipemem:mem_stage\|io_input_reg:io_input_regx2\"" {  } { { "source/pipemem.v" "io_input_regx2" { Text "E:/quartus/MyProject/pipelined_computer/source/pipemem.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32 " "Elaborating entity \"io_input_mux\" for hierarchy \"pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\"" {  } { { "source/io_input_reg.v" "io_imput_mux2x32" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686868 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "io_input_reg.v(26) " "Verilog HDL Case Statement warning at io_input_reg.v(26): incomplete case statement has no default case item" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y io_input_reg.v(26) " "Verilog HDL Always Construct warning at io_input_reg.v(26): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] io_input_reg.v(26) " "Inferred latch for \"y\[0\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] io_input_reg.v(26) " "Inferred latch for \"y\[1\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] io_input_reg.v(26) " "Inferred latch for \"y\[2\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] io_input_reg.v(26) " "Inferred latch for \"y\[3\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] io_input_reg.v(26) " "Inferred latch for \"y\[4\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] io_input_reg.v(26) " "Inferred latch for \"y\[5\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] io_input_reg.v(26) " "Inferred latch for \"y\[6\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] io_input_reg.v(26) " "Inferred latch for \"y\[7\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] io_input_reg.v(26) " "Inferred latch for \"y\[8\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] io_input_reg.v(26) " "Inferred latch for \"y\[9\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] io_input_reg.v(26) " "Inferred latch for \"y\[10\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] io_input_reg.v(26) " "Inferred latch for \"y\[11\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] io_input_reg.v(26) " "Inferred latch for \"y\[12\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] io_input_reg.v(26) " "Inferred latch for \"y\[13\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] io_input_reg.v(26) " "Inferred latch for \"y\[14\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] io_input_reg.v(26) " "Inferred latch for \"y\[15\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] io_input_reg.v(26) " "Inferred latch for \"y\[16\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] io_input_reg.v(26) " "Inferred latch for \"y\[17\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] io_input_reg.v(26) " "Inferred latch for \"y\[18\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] io_input_reg.v(26) " "Inferred latch for \"y\[19\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] io_input_reg.v(26) " "Inferred latch for \"y\[20\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] io_input_reg.v(26) " "Inferred latch for \"y\[21\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] io_input_reg.v(26) " "Inferred latch for \"y\[22\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] io_input_reg.v(26) " "Inferred latch for \"y\[23\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] io_input_reg.v(26) " "Inferred latch for \"y\[24\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] io_input_reg.v(26) " "Inferred latch for \"y\[25\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] io_input_reg.v(26) " "Inferred latch for \"y\[26\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] io_input_reg.v(26) " "Inferred latch for \"y\[27\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] io_input_reg.v(26) " "Inferred latch for \"y\[28\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] io_input_reg.v(26) " "Inferred latch for \"y\[29\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] io_input_reg.v(26) " "Inferred latch for \"y\[30\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] io_input_reg.v(26) " "Inferred latch for \"y\[31\]\" at io_input_reg.v(26)" {  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529074686868 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemwreg pipemwreg:mw_reg " "Elaborating entity \"pipemwreg\" for hierarchy \"pipemwreg:mw_reg\"" {  } { { "source/pipelined_computer.v" "mw_reg" { Text "E:/quartus/MyProject/pipelined_computer/source/pipelined_computer.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:show " "Elaborating entity \"display\" for hierarchy \"display:show\"" {  } { { "source/pipelined_computer.v" "show" { Text "E:/quartus/MyProject/pipelined_computer/source/pipelined_computer.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg display:show\|sevenseg:display_0_high " "Elaborating entity \"sevenseg\" for hierarchy \"display:show\|sevenseg:display_0_high\"" {  } { { "source/display.v" "display_0_high" { Text "E:/quartus/MyProject/pipelined_computer/source/display.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074686884 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:show\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:show\|Div0\"" {  } { { "source/display.v" "Div0" { Text "E:/quartus/MyProject/pipelined_computer/source/display.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529074689078 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1529074689078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:show\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display:show\|lpm_divide:Div0\"" {  } { { "source/display.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/display.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529074689125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:show\|lpm_divide:Div0 " "Instantiated megafunction \"display:show\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074689125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074689125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074689125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529074689125 ""}  } { { "source/display.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/display.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529074689125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "E:/quartus/MyProject/pipelined_computer/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074689222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074689222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/quartus/MyProject/pipelined_computer/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074689222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074689222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/quartus/MyProject/pipelined_computer/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529074689284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529074689284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[0\] " "Latch pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[7\]" {  } { { "source/pipeemreg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipeemreg.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529074689802 ""}  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529074689802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[1\] " "Latch pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[3\] " "Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[3\]" {  } { { "source/pipeemreg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipeemreg.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529074689802 ""}  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529074689802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[2\] " "Latch pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[3\] " "Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[3\]" {  } { { "source/pipeemreg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipeemreg.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529074689802 ""}  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529074689802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[3\] " "Latch pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[3\] " "Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[3\]" {  } { { "source/pipeemreg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipeemreg.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529074689802 ""}  } { { "source/io_input_reg.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529074689802 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[1\] GND " "Pin \"hex0\[1\]\" is stuck at GND" {  } { { "source/pipelined_computer.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipelined_computer.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529074694114 "|pipelined_computer|hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[2\] GND " "Pin \"hex0\[2\]\" is stuck at GND" {  } { { "source/pipelined_computer.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipelined_computer.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529074694114 "|pipelined_computer|hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[6\] VCC " "Pin \"hex0\[6\]\" is stuck at VCC" {  } { { "source/pipelined_computer.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipelined_computer.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529074694114 "|pipelined_computer|hex0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[1\] GND " "Pin \"hex4\[1\]\" is stuck at GND" {  } { { "source/pipelined_computer.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipelined_computer.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529074694114 "|pipelined_computer|hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[2\] GND " "Pin \"hex4\[2\]\" is stuck at GND" {  } { { "source/pipelined_computer.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipelined_computer.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529074694114 "|pipelined_computer|hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[6\] VCC " "Pin \"hex4\[6\]\" is stuck at VCC" {  } { { "source/pipelined_computer.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipelined_computer.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529074694114 "|pipelined_computer|hex4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1529074694114 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1529074695724 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1529074697104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529074697104 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port2\[1\] " "No output dependent on input pin \"in_port2\[1\]\"" {  } { { "source/pipelined_computer.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipelined_computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529074697670 "|pipelined_computer|in_port2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port2\[2\] " "No output dependent on input pin \"in_port2\[2\]\"" {  } { { "source/pipelined_computer.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipelined_computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529074697670 "|pipelined_computer|in_port2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port2\[3\] " "No output dependent on input pin \"in_port2\[3\]\"" {  } { { "source/pipelined_computer.v" "" { Text "E:/quartus/MyProject/pipelined_computer/source/pipelined_computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529074697670 "|pipelined_computer|in_port2[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1529074697670 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3779 " "Implemented 3779 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1529074697670 ""} { "Info" "ICUT_CUT_TM_OPINS" "138 " "Implemented 138 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1529074697670 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3563 " "Implemented 3563 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1529074697670 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1529074697670 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1529074697670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529074697732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 15 22:58:17 2018 " "Processing ended: Fri Jun 15 22:58:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529074697732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529074697732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529074697732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529074697732 ""}
