@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftregister.v":19:0:19:5|Found inferred clock top|clk_sr which controls 8 sequential elements including ShiftRegisterInstance.data[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
