INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2021.1/data/xsim/ip/xsim_ip.ini".
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2021.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_bitslice_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_fifo_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_control_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_byte_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_core_phy_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_phy_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/ip_top/ddr4_core_phy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_phy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_wtr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_mc_wtr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ref.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_mc_ref
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_rd_wr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_mc_rd_wr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_periodic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_mc_periodic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_group.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_mc_group
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_mc_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_mc_ecc_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_mc_ecc_fi_xor
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv:125]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_mc_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_mc_ecc_buf
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv:135]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_mc_ecc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_mc_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_mc_cmd_mux_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_mc_cmd_mux_ap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_p.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_mc_arb_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_mc_arb_mux_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_c.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_mc_arb_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_a.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_mc_arb_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_act_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_mc_act_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_act_rank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_mc_act_rank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_mc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_wr_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_ui_wr_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_rd_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_ui_rd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_ui_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_ui
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_ar_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_axi_ar_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_aw_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_axi_aw_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_b_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_axi_b_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_axi_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_axi_cmd_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_axi_cmd_translator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_axi_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_axi_incr_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_r_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_axi_r_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_w_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_axi_w_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_axi_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_axi_wrap_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_a_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_a_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_register_slice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_axi_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_axi_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axic_register_slice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_axic_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_carry_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_latch_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_carry_latch_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_latch_or.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_carry_latch_or
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_or.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_carry_or
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_command_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_command_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_comparator_sel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_comparator_sel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_comparator_sel_static.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_r_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_r_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_w_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_w_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/clocking/ddr4_v2_2_infrastructure.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_infrastructure
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_cal_xsdb_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_cal_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_cal_wr_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_cal_wr_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_cal_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_ddr4_cal_riu
WARNING: [VRFC 10-8426] non-net output port 'io_addr_strobe_lvl_riuclk' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:115]
WARNING: [VRFC 10-8426] non-net output port 'io_write_strobe_riuclk' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:118]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_cal_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_rd_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_cal_rd_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_cal_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_cal_mc_odt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_cal_debug_microblaze
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_cal_cplx_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_cal_cplx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_config_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_cal_config_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_cal_addr_decode
WARNING: [VRFC 10-8426] non-net output port 'io_ready_lvl' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:165]
WARNING: [VRFC 10-8426] non-net output port 'ub_ready' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:166]
WARNING: [VRFC 10-8426] non-net output port 'cal_DMOut_n' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:235]
WARNING: [VRFC 10-8426] non-net output port 'casSlot' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:267]
WARNING: [VRFC 10-8426] non-net output port 'rdCAS' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:269]
WARNING: [VRFC 10-8426] non-net output port 'wrCAS' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:272]
WARNING: [VRFC 10-8426] non-net output port 'lowCL0' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:276]
WARNING: [VRFC 10-8426] non-net output port 'lowCL1' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:277]
WARNING: [VRFC 10-8426] non-net output port 'lowCL2' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:278]
WARNING: [VRFC 10-8426] non-net output port 'lowCL3' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:279]
WARNING: [VRFC 10-8426] non-net output port 'uppCL0' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:280]
WARNING: [VRFC 10-8426] non-net output port 'uppCL1' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:281]
WARNING: [VRFC 10-8426] non-net output port 'uppCL2' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:282]
WARNING: [VRFC 10-8426] non-net output port 'uppCL3' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:283]
WARNING: [VRFC 10-8426] non-net output port 'win_status' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:320]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_cal_top
WARNING: [VRFC 10-8426] non-net output port 'cal_RESET_n' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_top.sv:322]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_cal_xsdb_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_cal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_chipscope_xsdb_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_dp_AB9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_cfg_mem_mod
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_9_bram_tdp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_core_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_core_ddr4_mem_intfc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_ddr4_mem_intfc
WARNING: [VRFC 10-8447] parameter 'lr_width' declared inside generate block shall be treated as localparam [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_v2_2_9_ddr4_assert.vh:942]
WARNING: [VRFC 10-8447] parameter 'save_restore' declared inside generate block shall be treated as localparam [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_v2_2_9_ddr4_assert.vh:943]
WARNING: [VRFC 10-8447] parameter 'self_refresh' declared inside generate block shall be treated as localparam [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_v2_2_9_ddr4_assert.vh:944]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/tb/microblaze_mcs_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_microblaze_mcs
INFO: [VRFC 10-311] analyzing module microblaze_mcs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:342]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1537]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1584]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/verif/models/xilinx_axi_pc/axi_protocol_checker_v1_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4litepc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4pc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_core
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_syn_fifo
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_reporter
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/verif/models/sh_bfm/axi_bfm_defines.svh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/verif/tb/sv/tb_type_defines_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/centos/src/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1079]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/centos/src/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1118]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/centos/src/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1119]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/centos/src/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1182]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/verif/models/sh_bfm/axil_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/verif/models/fpga/fpga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-2458] undeclared symbol ocl_sh_bvalid, assumed default net type wire [/home/centos/src/aws-fpga/hdk/common/verif/models/fpga/fpga.sv:619]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/verif/models/fpga/card.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module card
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/verif/tb/sv/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/centos/src/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:279]
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/centos/src/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:321]
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/verif/tests/test_null.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_null
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/cl_dram_dma_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/sim/axi_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/sim/dest_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dest_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/sim/src_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module src_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/sim/axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/sim/axi_register_slice_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_register_slice_light
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_20_axic_fifo
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_20_fifo_gen
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_20_axic_srl_fifo
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_20_axic_reg_srl_fifo
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_20_ndeep_srl
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_20_axi_data_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_addr_arbiter_sasd
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_addr_arbiter
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_addr_decoder
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_arbiter_resp
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_crossbar_sasd
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_crossbar
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_decerr_slave
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_si_transactor
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_splitter
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_wdata_mux
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_wdata_router
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_axi_crossbar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_xbar_0/sim/cl_axi_interconnect_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_xbar_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_s00_regslice_0/sim/cl_axi_interconnect_s00_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_s00_regslice_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_s01_regslice_0/sim/cl_axi_interconnect_s01_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_s01_regslice_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m00_regslice_0/sim/cl_axi_interconnect_m00_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_m00_regslice_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m01_regslice_0/sim/cl_axi_interconnect_m01_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_m01_regslice_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m02_regslice_0/sim/cl_axi_interconnect_m02_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_m02_regslice_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m03_regslice_0/sim/cl_axi_interconnect_m03_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_m03_regslice_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/sim/cl_axi_interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1QBJ6U2
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_10IMR9A
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_APDUS2
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_JAYOMU
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_QICM5G
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_GSTXQ8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_test_master
WARNING: [VRFC 10-8426] non-net output port 'm_axi_awprot' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:73]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_awsize' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:76]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_awburst' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:77]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_awcache' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:78]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_awlock' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:80]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_awqos' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:81]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_awid' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:82]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_awuser' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:83]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_wstrb' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:87]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_wuser' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:91]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_arprot' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:100]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_arsize' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:103]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_arburst' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:104]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_arcache' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:105]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_arlock' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:107]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_arqos' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:108]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_arid' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:109]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_aruser' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:110]
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_test_slave
WARNING: [VRFC 10-8426] non-net output port 's_axi_bresp' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:610]
WARNING: [VRFC 10-8426] non-net output port 's_axi_buser' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:613]
WARNING: [VRFC 10-8426] non-net output port 's_axi_bid' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:614]
WARNING: [VRFC 10-8426] non-net output port 's_axi_rresp' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:631]
WARNING: [VRFC 10-8426] non-net output port 's_axi_ruser' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:635]
WARNING: [VRFC 10-8426] non-net output port 's_axi_rid' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:636]
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_tdm_sample
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_auto_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_auto_src
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_auto_dest
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_srl_rtl
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_axic_register_slice
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_multi_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_middle_region_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_source_region_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_dest_region_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_single_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_axic_reg_srl_fifo
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_axi_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_clock_converter_v2_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_20_axic_sync_clock_converter
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_20_axic_sample_cycle_ratio
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_20_lite_async
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_20_axi_clock_converter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/fifo_generator_v13_2_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_5
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/fifo_generator_v13_2_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_addr_arbiter_sasd
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_crossbar_v2_1_22_addr_arbiter_sasd' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_addr_arbiter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_crossbar_v2_1_22_addr_arbiter' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_addr_decoder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_crossbar_v2_1_22_addr_decoder' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_arbiter_resp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_crossbar_v2_1_22_arbiter_resp' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_crossbar_sasd
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_crossbar_v2_1_22_crossbar_sasd' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_crossbar
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_crossbar_v2_1_22_crossbar' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_decerr_slave
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_crossbar_v2_1_22_decerr_slave' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_si_transactor
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_crossbar_v2_1_22_si_transactor' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_splitter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_crossbar_v2_1_22_splitter' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_wdata_mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_crossbar_v2_1_22_wdata_mux' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_wdata_router
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_crossbar_v2_1_22_wdata_router' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_22_axi_crossbar
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_crossbar_v2_1_22_axi_crossbar' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_test_master
WARNING: [VRFC 10-8426] non-net output port 'm_axi_awprot' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:73]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_awsize' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:76]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_awburst' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:77]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_awcache' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:78]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_awlock' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:80]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_awqos' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:81]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_awid' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:82]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_awuser' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:83]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_wstrb' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:87]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_wuser' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:91]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_arprot' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:100]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_arsize' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:103]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_arburst' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:104]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_arcache' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:105]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_arlock' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:107]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_arqos' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:108]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_arid' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:109]
WARNING: [VRFC 10-8426] non-net output port 'm_axi_aruser' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:110]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_register_slice_v2_1_21_test_master' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:50]
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_test_slave
WARNING: [VRFC 10-8426] non-net output port 's_axi_bresp' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:610]
WARNING: [VRFC 10-8426] non-net output port 's_axi_buser' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:613]
WARNING: [VRFC 10-8426] non-net output port 's_axi_bid' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:614]
WARNING: [VRFC 10-8426] non-net output port 's_axi_rresp' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:631]
WARNING: [VRFC 10-8426] non-net output port 's_axi_ruser' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:635]
WARNING: [VRFC 10-8426] non-net output port 's_axi_rid' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:636]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_register_slice_v2_1_21_test_slave' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:572]
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_tdm_sample
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_register_slice_v2_1_21_tdm_sample' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:1031]
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_auto_slr
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_register_slice_v2_1_21_auto_slr' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:1135]
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_auto_src
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_register_slice_v2_1_21_auto_src' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:1223]
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_auto_dest
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_register_slice_v2_1_21_auto_dest' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:1308]
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_srl_rtl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_register_slice_v2_1_21_srl_rtl' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:1474]
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_axic_register_slice
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_register_slice_v2_1_21_axic_register_slice' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_multi_slr
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_register_slice_v2_1_21_multi_slr' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:2201]
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_middle_region_slr
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_register_slice_v2_1_21_middle_region_slr' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:2713]
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_source_region_slr
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_register_slice_v2_1_21_source_region_slr' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:2854]
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_dest_region_slr
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_register_slice_v2_1_21_dest_region_slr' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:3038]
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_single_slr
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_register_slice_v2_1_21_single_slr' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:3280]
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_axic_reg_srl_fifo
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_register_slice_v2_1_21_axic_reg_srl_fifo' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:3442]
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_21_axi_register_slice
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_register_slice_v2_1_21_axi_register_slice' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_crossbar_0/sim/axi_crossbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_bi_delay.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bi_delay_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_delay_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_db_delay_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_dly_dir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_dly_dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dir_detect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rcd_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rcd_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dimm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_dimm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rdimm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rdimm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/lib/bram_2rw.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2rw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/lib/flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lib_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/mgt_gen_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_gen_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/ccf_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccf_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/mgt_acc_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_acc_axl
INFO: [VRFC 10-2458] undeclared symbol axl_rql_wr, assumed default net type wire [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/mgt_acc_axl.sv:137]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/flop_ccf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_ccf
INFO: [VRFC 10-2458] undeclared symbol vld, assumed default net type wire [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/flop_ccf.sv:76]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/sh_ddr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_ddr
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/sh_ddr.sv:797]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/axil_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/mem_scrb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_scrb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/cl_tst_scrb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_tst_scrb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/cl_tst.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_tst
WARNING: [VRFC 10-8426] non-net output port 'tst_cfg_rdata' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/cl_tst.sv:26]
WARNING: [VRFC 10-8426] non-net output port 'wdata' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/cl_tst.sv:38]
WARNING: [VRFC 10-8426] non-net output port 'wstrb' cannot be initialized at declaration in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/cl_tst.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/cl_int_tst.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_int_tst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/cl_dram_dma_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/cl_dma_pcis_slv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_dma_pcis_slv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/cl_pcim_mstr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_pcim_mstr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/cl_ila.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_ila
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/centos/src/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/cl_ila.sv:109]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/cl_vio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_vio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/cl_int_slv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_int_slv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/cl_ocl_slv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_ocl_slv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/cl_sda_slv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_sda_slv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/cl_dram_dma_axi_mstr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_dram_dma_axi_mstr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/cl_dram_dma.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_dram_dma
