MODULE main
 VAR busreq : boolean;
 VAR decide : boolean;
 VAR hburst0 : boolean;
 VAR hburst1 : boolean;
 VAR hbusreq0 : boolean;
 VAR hbusreq1 : boolean;
 VAR hgrant0 : boolean;
 VAR hgrant1 : boolean;
 VAR hlock0 : boolean;
 VAR hlock1 : boolean;
 VAR hmaster0 : boolean;
 VAR hmastlock : boolean;
 VAR hready : boolean;
 VAR locked : boolean;
 VAR start : boolean;
 VAR stateA1 : boolean;
 VAR stateG10_1 : boolean;
 VAR stateG2 : boolean;
 VAR stateG3_0 : boolean;
 VAR stateG3_1 : boolean;
 VAR stateG3_2 : boolean;

LTLSPEC NAME rr_r_00000 := (FALSE V (TRUE U (hmaster0 | (! hbusreq1))));
LTLSPEC NAME rr_r_00001 := (FALSE V (TRUE U ((! hmaster0) | (! hbusreq0))));
LTLSPEC NAME rr_r_00002 := (FALSE V (TRUE U (((! stateG3_0) & (! stateG3_1)) & (! stateG3_2))));
LTLSPEC NAME rr_r_00003 := (FALSE V (TRUE U (! stateG2)));
LTLSPEC NAME rr_r_00004 := (! stateG10_1);
LTLSPEC NAME rr_r_00005 := (! stateG3_2);
LTLSPEC NAME rr_r_00006 := (! stateG3_1);
LTLSPEC NAME rr_r_00007 := (! stateG3_0);
LTLSPEC NAME rr_r_00008 := (! stateG2);
LTLSPEC NAME rr_r_00009 := (! stateA1);
LTLSPEC NAME rr_r_00010 := (! busreq);
LTLSPEC NAME rr_r_00011 := (! hgrant1);
LTLSPEC NAME rr_r_00012 := hgrant0;
LTLSPEC NAME rr_r_00013 := (! locked);
LTLSPEC NAME rr_r_00014 := decide;
LTLSPEC NAME rr_r_00015 := start;
LTLSPEC NAME rr_r_00016 := (! hmastlock);
LTLSPEC NAME rr_r_00017 := (! hmaster0);
LTLSPEC NAME rr_r_00018 := (FALSE V ((((! decide) | hbusreq0) | hbusreq1) | (X hgrant0)));
LTLSPEC NAME rr_r_00019 := (FALSE V (((! stateG10_1) | (! hbusreq1)) | (X (! stateG10_1))));
LTLSPEC NAME rr_r_00020 := (FALSE V ((! stateG10_1) | ((! hgrant1) | hbusreq1)));
LTLSPEC NAME rr_r_00021 := (FALSE V (((! stateG10_1) | (hgrant1 | hbusreq1)) | (X stateG10_1)));
LTLSPEC NAME rr_r_00022 := (FALSE V ((stateG10_1 | (hgrant1 | hbusreq1)) | (X stateG10_1)));
LTLSPEC NAME rr_r_00023 := (FALSE V ((stateG10_1 | ((! hgrant1) & (! hbusreq1))) | (X (! stateG10_1))));
LTLSPEC NAME rr_r_00024 := (FALSE V (decide | (((! locked) & (X (! locked))) | (locked & (X locked)))));
LTLSPEC NAME rr_r_00025 := (FALSE V (decide | (((! hgrant1) & (X (! hgrant1))) | (hgrant1 & (X hgrant1)))));
LTLSPEC NAME rr_r_00026 := (FALSE V (decide | (((! hgrant0) & (X (! hgrant0))) | (hgrant0 & (X hgrant0)))));
LTLSPEC NAME rr_r_00027 := (FALSE V ((((! decide) | hlock1) | (X (! hgrant1))) | (X (! locked))));
LTLSPEC NAME rr_r_00028 := (FALSE V ((((! decide) | (! hlock1)) | (X (! hgrant1))) | (X locked)));
LTLSPEC NAME rr_r_00029 := (FALSE V ((((! decide) | hlock0) | (X (! hgrant0))) | (X (! locked))));
LTLSPEC NAME rr_r_00030 := (FALSE V ((((! decide) | (! hlock0)) | (X (! hgrant0))) | (X locked)));
LTLSPEC NAME rr_r_00031 := (FALSE V ((X start) | ((hmastlock & (X hmastlock)) | ((! hmastlock) & (X (! hmastlock))))));
LTLSPEC NAME rr_r_00032 := (FALSE V ((X start) | ((hmaster0 & (X hmaster0)) | ((! hmaster0) & (X (! hmaster0))))));
LTLSPEC NAME rr_r_00033 := (FALSE V ((X start) | (((! hmaster0) & (X (! hmaster0))) | (hmaster0 & (X hmaster0)))));
LTLSPEC NAME rr_r_00034 := (FALSE V ((! hready) | (((! locked) & (X (! hmastlock))) | (locked & (X hmastlock)))));
LTLSPEC NAME rr_r_00035 := (FALSE V ((! hready) | ((hgrant1 & (X hmaster0)) | ((! hgrant1) & (X (! hmaster0))))));
LTLSPEC NAME rr_r_00036 := (FALSE V ((! hready) | ((hgrant0 & (X (! hmaster0))) | ((! hgrant0) & (X hmaster0)))));
LTLSPEC NAME rr_r_00037 := (FALSE V (((stateG3_0 | stateG3_1) | (! stateG3_2)) | (! start)));
LTLSPEC NAME rr_r_00038 := (FALSE V ((((stateG3_0 | stateG3_1) | (! stateG3_2)) | (start | (! hready))) | (X (((! stateG3_0) & (! stateG3_1)) & (! stateG3_2)))));
LTLSPEC NAME rr_r_00039 := (FALSE V ((((stateG3_0 | stateG3_1) | (! stateG3_2)) | (start | hready)) | (X (((! stateG3_0) & (! stateG3_1)) & stateG3_2))));
LTLSPEC NAME rr_r_00040 := (FALSE V ((((! stateG3_0) | (! stateG3_1)) | stateG3_2) | (! start)));
LTLSPEC NAME rr_r_00041 := (FALSE V (((((! stateG3_0) | (! stateG3_1)) | stateG3_2) | (start | (! hready))) | (X (((! stateG3_0) & (! stateG3_1)) & stateG3_2))));
LTLSPEC NAME rr_r_00042 := (FALSE V (((((! stateG3_0) | (! stateG3_1)) | stateG3_2) | (start | hready)) | (X ((stateG3_0 & stateG3_1) & (! stateG3_2)))));
LTLSPEC NAME rr_r_00043 := (FALSE V (((stateG3_0 | (! stateG3_1)) | stateG3_2) | (! start)));
LTLSPEC NAME rr_r_00044 := (FALSE V ((((stateG3_0 | (! stateG3_1)) | stateG3_2) | (start | (! hready))) | (X ((stateG3_0 & stateG3_1) & (! stateG3_2)))));
LTLSPEC NAME rr_r_00045 := (FALSE V ((((stateG3_0 | (! stateG3_1)) | stateG3_2) | (start | hready)) | (X (((! stateG3_0) & stateG3_1) & (! stateG3_2)))));
LTLSPEC NAME rr_r_00046 := (FALSE V ((((! stateG3_0) | stateG3_1) | stateG3_2) | (! start)));
LTLSPEC NAME rr_r_00047 := (FALSE V (((((! stateG3_0) | stateG3_1) | stateG3_2) | (start | (! hready))) | (X (((! stateG3_0) & stateG3_1) & (! stateG3_2)))));
LTLSPEC NAME rr_r_00048 := (FALSE V (((((! stateG3_0) | stateG3_1) | stateG3_2) | (start | hready)) | (X ((stateG3_0 & (! stateG3_1)) & (! stateG3_2)))));
LTLSPEC NAME rr_r_00049 := (FALSE V ((((stateG3_0 | stateG3_1) | stateG3_2) | ((((! hmastlock) | (! start)) | (hburst0 | (! hburst1))) | (! hready))) | (X (((! stateG3_0) & stateG3_1) & (! stateG3_2)))));
LTLSPEC NAME rr_r_00050 := (FALSE V ((((stateG3_0 | stateG3_1) | stateG3_2) | ((((! hmastlock) | (! start)) | (hburst0 | (! hburst1))) | hready)) | (X ((stateG3_0 & (! stateG3_1)) & (! stateG3_2)))));
LTLSPEC NAME rr_r_00051 := (FALSE V ((((stateG3_0 | stateG3_1) | stateG3_2) | ((hmastlock & start) & ((! hburst0) & hburst1))) | (X (((! stateG3_0) & (! stateG3_1)) & (! stateG3_2)))));
LTLSPEC NAME rr_r_00052 := (FALSE V ((((! stateG2) | start) | busreq) | (X (! stateG2))));
LTLSPEC NAME rr_r_00053 := (FALSE V ((! stateG2) | (! start)));
LTLSPEC NAME rr_r_00054 := (FALSE V ((((! stateG2) | start) | (! busreq)) | (X stateG2)));
LTLSPEC NAME rr_r_00055 := (FALSE V (((((stateG2 | (! hmastlock)) | (! start)) | hburst0) | hburst1) | (X stateG2)));
LTLSPEC NAME rr_r_00056 := (FALSE V ((stateG2 | (((hmastlock & start) & (! hburst0)) & (! hburst1))) | (X (! stateG2))));
LTLSPEC NAME rr_r_00057 := (FALSE V (hready | (X (! start))));
LTLSPEC NAME rr_r_00058 := (FALSE V (((! stateA1) | busreq) | (X (! stateA1))));
LTLSPEC NAME rr_r_00059 := (FALSE V (((! stateA1) | (! busreq)) | (X stateA1)));
LTLSPEC NAME rr_r_00060 := (FALSE V ((((stateA1 | (! hmastlock)) | hburst0) | hburst1) | (X stateA1)));
LTLSPEC NAME rr_r_00061 := (FALSE V ((stateA1 | ((hmastlock & (! hburst0)) & (! hburst1))) | (X (! stateA1))));
LTLSPEC NAME rr_r_00062 := (FALSE V ((! hmaster0) | (((! hbusreq1) & (! busreq)) | (hbusreq1 & busreq))));
LTLSPEC NAME rr_r_00063 := (FALSE V (hmaster0 | (((! hbusreq0) & (! busreq)) | (hbusreq0 & busreq))));
LTLSPEC NAME rr_r_00064 := (FALSE V ((! hlock1) | hbusreq1));
LTLSPEC NAME rr_r_00065 := (FALSE V ((! hlock0) | hbusreq0));
LTLSPEC NAME rr_r_00066 := (! hburst1);
LTLSPEC NAME rr_r_00067 := (! hburst0);
LTLSPEC NAME rr_r_00068 := (! hlock1);
LTLSPEC NAME rr_r_00069 := (! hbusreq1);
LTLSPEC NAME rr_r_00070 := (! hlock0);
LTLSPEC NAME rr_r_00071 := (! hbusreq0);
LTLSPEC NAME rr_r_00072 := (! hready);
LTLSPEC NAME rr_r_00073 := (FALSE V (TRUE U hready));
LTLSPEC NAME rr_r_00074 := (FALSE V (TRUE U (! stateA1)));
