// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2.1 (64-bit)
// Version: 2021.2.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ldpcDec_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sub_ln232,
        l_address0,
        l_ce0,
        l_q0,
        sub_ln598,
        d_address0,
        d_ce0,
        d_we0,
        d_d0,
        d_q0,
        d_address1,
        d_ce1,
        d_we1,
        d_d1,
        d_q1,
        sub_ln599,
        sub_ln600,
        sub_ln601
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] sub_ln232;
output  [15:0] l_address0;
output   l_ce0;
input  [5:0] l_q0;
input  [16:0] sub_ln598;
output  [16:0] d_address0;
output   d_ce0;
output   d_we0;
output  [5:0] d_d0;
input  [5:0] d_q0;
output  [16:0] d_address1;
output   d_ce1;
output   d_we1;
output  [5:0] d_d1;
input  [5:0] d_q1;
input  [16:0] sub_ln599;
input  [16:0] sub_ln600;
input  [16:0] sub_ln601;

reg ap_idle;
reg l_ce0;
reg[16:0] d_address0;
reg d_ce0;
reg d_we0;
reg[5:0] d_d0;
reg[16:0] d_address1;
reg d_ce1;
reg d_we1;
reg[5:0] d_d1;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_subdone;
reg   [0:0] icmp_ln595_reg_493;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln595_fu_154_p2;
wire   [16:0] zext_ln232_fu_166_p1;
reg   [16:0] zext_ln232_reg_497;
reg   [16:0] d_addr_reg_508;
reg   [16:0] d_addr_1_reg_513;
reg   [16:0] d_addr_2_reg_519;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [16:0] d_addr_2_reg_519_pp0_iter1_reg;
reg   [16:0] d_addr_3_reg_525;
reg   [16:0] d_addr_3_reg_525_pp0_iter1_reg;
reg  signed [5:0] rhs_reg_530;
reg  signed [5:0] rhs_5_reg_536;
reg   [5:0] lhs_reg_542;
wire   [5:0] select_ln70_3_fu_444_p3;
reg   [5:0] select_ln70_3_reg_547;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire   [5:0] select_ln70_4_fu_456_p3;
reg   [5:0] select_ln70_4_reg_552;
wire   [5:0] select_ln70_5_fu_468_p3;
reg   [5:0] select_ln70_5_reg_557;
reg   [5:0] select_ln70_5_reg_557_pp0_iter1_reg;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln232_3_fu_180_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln598_fu_191_p1;
wire   [63:0] zext_ln599_fu_202_p1;
wire   [63:0] zext_ln600_fu_216_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln601_fu_225_p1;
reg   [7:0] i_fu_58;
wire   [7:0] add_ln595_fu_160_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_i_9;
wire   [5:0] select_ln70_fu_431_p3;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage3;
wire   [15:0] zext_ln232_2_fu_170_p1;
wire   [15:0] add_ln232_fu_174_p2;
wire   [16:0] add_ln598_fu_185_p2;
wire   [16:0] add_ln599_fu_196_p2;
wire   [16:0] add_ln600_fu_212_p2;
wire   [16:0] add_ln601_fu_221_p2;
wire  signed [6:0] sext_ln232_fu_230_p1;
wire  signed [6:0] sext_ln232_26_fu_233_p1;
wire   [6:0] ret_6_fu_236_p2;
wire  signed [7:0] sext_ln232_27_fu_242_p1;
wire  signed [7:0] sext_ln232_28_fu_246_p1;
wire  signed [5:0] sext_ln1540_fu_255_p0;
wire   [7:0] ret_7_fu_249_p2;
wire  signed [7:0] sext_ln1540_fu_255_p1;
wire   [7:0] ret_fu_259_p2;
wire  signed [8:0] sext_ln1541_fu_265_p1;
wire  signed [8:0] sext_ln70_fu_269_p1;
wire   [8:0] sub_ln70_fu_272_p2;
wire   [3:0] tmp_fu_278_p4;
wire   [0:0] icmp_ln1080_fu_288_p2;
wire   [8:0] select_ln607_fu_294_p3;
wire  signed [8:0] sext_ln70_1_fu_308_p1;
wire   [8:0] sub_ln70_1_fu_311_p2;
wire   [3:0] tmp_30_fu_317_p4;
wire   [0:0] icmp_ln1080_5_fu_327_p2;
wire   [8:0] select_ln607_1_fu_333_p3;
wire  signed [5:0] sext_ln70_2_fu_347_p0;
wire  signed [8:0] sext_ln70_2_fu_347_p1;
wire   [8:0] sub_ln70_2_fu_351_p2;
wire   [3:0] tmp_31_fu_357_p4;
wire   [0:0] icmp_ln1080_6_fu_367_p2;
wire   [8:0] select_ln607_2_fu_373_p3;
wire  signed [5:0] sext_ln70_3_fu_387_p0;
wire  signed [8:0] sext_ln70_3_fu_387_p1;
wire   [8:0] sub_ln70_3_fu_391_p2;
wire   [3:0] tmp_32_fu_397_p4;
wire   [0:0] icmp_ln1080_7_fu_407_p2;
wire   [8:0] select_ln607_3_fu_413_p3;
wire   [0:0] icmp_ln1072_fu_302_p2;
wire   [5:0] trunc_ln70_fu_427_p1;
wire   [0:0] icmp_ln1072_1_fu_341_p2;
wire   [5:0] trunc_ln70_5_fu_440_p1;
wire   [0:0] icmp_ln1072_2_fu_381_p2;
wire   [5:0] trunc_ln70_6_fu_452_p1;
wire   [0:0] icmp_ln1072_3_fu_421_p2;
wire   [5:0] trunc_ln70_7_fu_464_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

ldpcDec_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln595_fu_154_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_58 <= add_ln595_fu_160_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_58 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln595_fu_154_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_addr_1_reg_513 <= zext_ln599_fu_202_p1;
        d_addr_reg_508 <= zext_ln598_fu_191_p1;
        zext_ln232_reg_497[7 : 0] <= zext_ln232_fu_166_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln595_reg_493 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        d_addr_2_reg_519 <= zext_ln600_fu_216_p1;
        d_addr_3_reg_525 <= zext_ln601_fu_225_p1;
        lhs_reg_542 <= l_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        d_addr_2_reg_519_pp0_iter1_reg <= d_addr_2_reg_519;
        d_addr_3_reg_525_pp0_iter1_reg <= d_addr_3_reg_525;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln595_reg_493 <= icmp_ln595_fu_154_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln595_reg_493 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        rhs_5_reg_536 <= d_q0;
        rhs_reg_530 <= d_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln595_reg_493 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        select_ln70_3_reg_547 <= select_ln70_3_fu_444_p3;
        select_ln70_4_reg_552 <= select_ln70_4_fu_456_p3;
        select_ln70_5_reg_557 <= select_ln70_5_fu_468_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        select_ln70_5_reg_557_pp0_iter1_reg <= select_ln70_5_reg_557;
    end
end

always @ (*) begin
    if (((icmp_ln595_reg_493 == 1'd1) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_9 = 8'd0;
    end else begin
        ap_sig_allocacmp_i_9 = i_fu_58;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        d_address0 = d_addr_3_reg_525_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        d_address0 = d_addr_2_reg_519_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        d_address0 = zext_ln601_fu_225_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_address0 = zext_ln599_fu_202_p1;
    end else begin
        d_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            d_address1 = d_addr_1_reg_513;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            d_address1 = d_addr_reg_508;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            d_address1 = zext_ln600_fu_216_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            d_address1 = zext_ln598_fu_191_p1;
        end else begin
            d_address1 = 'bx;
        end
    end else begin
        d_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        d_ce0 = 1'b1;
    end else begin
        d_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        d_ce1 = 1'b1;
    end else begin
        d_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            d_d0 = select_ln70_5_reg_557_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            d_d0 = select_ln70_4_reg_552;
        end else begin
            d_d0 = 'bx;
        end
    end else begin
        d_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            d_d1 = select_ln70_3_reg_547;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            d_d1 = select_ln70_fu_431_p3;
        end else begin
            d_d1 = 'bx;
        end
    end else begin
        d_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        d_we0 = 1'b1;
    end else begin
        d_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln595_reg_493 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln595_reg_493 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        d_we1 = 1'b1;
    end else begin
        d_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_ce0 = 1'b1;
    end else begin
        l_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln232_fu_174_p2 = (sub_ln232 + zext_ln232_2_fu_170_p1);

assign add_ln595_fu_160_p2 = (ap_sig_allocacmp_i_9 + 8'd1);

assign add_ln598_fu_185_p2 = (sub_ln598 + zext_ln232_fu_166_p1);

assign add_ln599_fu_196_p2 = (sub_ln599 + zext_ln232_fu_166_p1);

assign add_ln600_fu_212_p2 = (sub_ln600 + zext_ln232_reg_497);

assign add_ln601_fu_221_p2 = (sub_ln601 + zext_ln232_reg_497);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign icmp_ln1072_1_fu_341_p2 = (($signed(select_ln607_1_fu_333_p3) < $signed(9'd480)) ? 1'b1 : 1'b0);

assign icmp_ln1072_2_fu_381_p2 = (($signed(select_ln607_2_fu_373_p3) < $signed(9'd480)) ? 1'b1 : 1'b0);

assign icmp_ln1072_3_fu_421_p2 = (($signed(select_ln607_3_fu_413_p3) < $signed(9'd480)) ? 1'b1 : 1'b0);

assign icmp_ln1072_fu_302_p2 = (($signed(select_ln607_fu_294_p3) < $signed(9'd480)) ? 1'b1 : 1'b0);

assign icmp_ln1080_5_fu_327_p2 = (($signed(tmp_30_fu_317_p4) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1080_6_fu_367_p2 = (($signed(tmp_31_fu_357_p4) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1080_7_fu_407_p2 = (($signed(tmp_32_fu_397_p4) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1080_fu_288_p2 = (($signed(tmp_fu_278_p4) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln595_fu_154_p2 = ((ap_sig_allocacmp_i_9 == 8'd160) ? 1'b1 : 1'b0);

assign l_address0 = zext_ln232_3_fu_180_p1;

assign ret_6_fu_236_p2 = ($signed(sext_ln232_fu_230_p1) + $signed(sext_ln232_26_fu_233_p1));

assign ret_7_fu_249_p2 = ($signed(sext_ln232_27_fu_242_p1) + $signed(sext_ln232_28_fu_246_p1));

assign ret_fu_259_p2 = ($signed(ret_7_fu_249_p2) + $signed(sext_ln1540_fu_255_p1));

assign select_ln607_1_fu_333_p3 = ((icmp_ln1080_5_fu_327_p2[0:0] == 1'b1) ? 9'd31 : sub_ln70_1_fu_311_p2);

assign select_ln607_2_fu_373_p3 = ((icmp_ln1080_6_fu_367_p2[0:0] == 1'b1) ? 9'd31 : sub_ln70_2_fu_351_p2);

assign select_ln607_3_fu_413_p3 = ((icmp_ln1080_7_fu_407_p2[0:0] == 1'b1) ? 9'd31 : sub_ln70_3_fu_391_p2);

assign select_ln607_fu_294_p3 = ((icmp_ln1080_fu_288_p2[0:0] == 1'b1) ? 9'd31 : sub_ln70_fu_272_p2);

assign select_ln70_3_fu_444_p3 = ((icmp_ln1072_1_fu_341_p2[0:0] == 1'b1) ? 6'd32 : trunc_ln70_5_fu_440_p1);

assign select_ln70_4_fu_456_p3 = ((icmp_ln1072_2_fu_381_p2[0:0] == 1'b1) ? 6'd32 : trunc_ln70_6_fu_452_p1);

assign select_ln70_5_fu_468_p3 = ((icmp_ln1072_3_fu_421_p2[0:0] == 1'b1) ? 6'd32 : trunc_ln70_7_fu_464_p1);

assign select_ln70_fu_431_p3 = ((icmp_ln1072_fu_302_p2[0:0] == 1'b1) ? 6'd32 : trunc_ln70_fu_427_p1);

assign sext_ln1540_fu_255_p0 = d_q1;

assign sext_ln1540_fu_255_p1 = sext_ln1540_fu_255_p0;

assign sext_ln1541_fu_265_p1 = $signed(ret_fu_259_p2);

assign sext_ln232_26_fu_233_p1 = rhs_reg_530;

assign sext_ln232_27_fu_242_p1 = $signed(ret_6_fu_236_p2);

assign sext_ln232_28_fu_246_p1 = rhs_5_reg_536;

assign sext_ln232_fu_230_p1 = $signed(lhs_reg_542);

assign sext_ln70_1_fu_308_p1 = rhs_5_reg_536;

assign sext_ln70_2_fu_347_p0 = d_q1;

assign sext_ln70_2_fu_347_p1 = sext_ln70_2_fu_347_p0;

assign sext_ln70_3_fu_387_p0 = d_q0;

assign sext_ln70_3_fu_387_p1 = sext_ln70_3_fu_387_p0;

assign sext_ln70_fu_269_p1 = rhs_reg_530;

assign sub_ln70_1_fu_311_p2 = ($signed(sext_ln1541_fu_265_p1) - $signed(sext_ln70_1_fu_308_p1));

assign sub_ln70_2_fu_351_p2 = ($signed(sext_ln1541_fu_265_p1) - $signed(sext_ln70_2_fu_347_p1));

assign sub_ln70_3_fu_391_p2 = ($signed(sext_ln1541_fu_265_p1) - $signed(sext_ln70_3_fu_387_p1));

assign sub_ln70_fu_272_p2 = ($signed(sext_ln1541_fu_265_p1) - $signed(sext_ln70_fu_269_p1));

assign tmp_30_fu_317_p4 = {{sub_ln70_1_fu_311_p2[8:5]}};

assign tmp_31_fu_357_p4 = {{sub_ln70_2_fu_351_p2[8:5]}};

assign tmp_32_fu_397_p4 = {{sub_ln70_3_fu_391_p2[8:5]}};

assign tmp_fu_278_p4 = {{sub_ln70_fu_272_p2[8:5]}};

assign trunc_ln70_5_fu_440_p1 = select_ln607_1_fu_333_p3[5:0];

assign trunc_ln70_6_fu_452_p1 = select_ln607_2_fu_373_p3[5:0];

assign trunc_ln70_7_fu_464_p1 = select_ln607_3_fu_413_p3[5:0];

assign trunc_ln70_fu_427_p1 = select_ln607_fu_294_p3[5:0];

assign zext_ln232_2_fu_170_p1 = ap_sig_allocacmp_i_9;

assign zext_ln232_3_fu_180_p1 = add_ln232_fu_174_p2;

assign zext_ln232_fu_166_p1 = ap_sig_allocacmp_i_9;

assign zext_ln598_fu_191_p1 = add_ln598_fu_185_p2;

assign zext_ln599_fu_202_p1 = add_ln599_fu_196_p2;

assign zext_ln600_fu_216_p1 = add_ln600_fu_212_p2;

assign zext_ln601_fu_225_p1 = add_ln601_fu_221_p2;

always @ (posedge ap_clk) begin
    zext_ln232_reg_497[16:8] <= 9'b000000000;
end

endmodule //ldpcDec_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1
