INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/DoCPU_89/DoCPU_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/DoCPU_89/DoCPU_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/DoCPU_89/DoCPU_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/DoCPU_89/DoCPU_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/DoCPU_89/DoCPU_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/DoCPU_89/DoCPU_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/DoCPU_89/DoCPU_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/DoCPU_89/DoCPU_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/DoCPU_89/DoCPU_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/DoCPU_89/DoCPU_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/DoCPU_89/DoCPU_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/DoCPU_89/DoCPU_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/DoCPU_89/DoCPU_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/DoCPU_89/DoCPU_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/DoCPU_89/DoCPU_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/DoCPU_89/DoCPU_89.srcs/sources_1/ip/imem/sim/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/DoCPU_89/DoCPU_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/DoCPU_89/DoCPU_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/DoCPU_89/DoCPU_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/DoCPU_89/DoCPU_89.srcs/sim_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/DoCPU_89/DoCPU_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
