# Auto generated by Edalize
NAME := test_quartus_0
OPTIONS := some quartus_options
DSE_OPTIONS := some dse_options

all: sta

project: $(NAME).tcl
	quartus_sh $(OPTIONS) -t $(NAME).tcl

qsys: project
	qsys-generate qsys_file --synthesis=VERILOG --family="Cyclone V" --part=5CSXFC6D6F31C8ES --quartus-project=$(NAME)

syn: qsys
	quartus_syn $(OPTIONS) $(NAME)

fit: syn
	quartus_fit $(OPTIONS) $(NAME)

asm: fit
	quartus_asm $(OPTIONS) $(NAME)

sta: asm
	quartus_sta $(OPTIONS) $(NAME)

dse: syn
	quartus_dse $(NAME) $(DSE_OPTIONS)

netlist: sta
	quartus_eda $(NAME) --simulation --power --map_illegal_characters --tool=modelsim --format=verilog

power: netlist
	quartus_pow $(NAME) -f $(NAME).pow

clean:
	rm -rf *.* db incremental_db qdb tmp-clearbox simulation

.PHONY: all project qsys syn fit asm sta dse netlist power clean
