/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [14:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_13z;
  wire [31:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [24:0] celloutsig_0_27z;
  wire [17:0] celloutsig_0_29z;
  wire [19:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_30z;
  wire [9:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire [5:0] celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_40z;
  wire [5:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire [5:0] celloutsig_0_56z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_68z;
  wire [19:0] celloutsig_0_69z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [19:0] celloutsig_1_15z;
  wire [12:0] celloutsig_1_16z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = celloutsig_0_2z[14] ? celloutsig_0_20z[1] : celloutsig_0_25z;
  assign celloutsig_1_13z = celloutsig_1_5z ? celloutsig_1_7z : celloutsig_1_12z[0];
  assign celloutsig_1_19z = celloutsig_1_16z[7] ? celloutsig_1_10z[13] : celloutsig_1_6z[1];
  assign celloutsig_0_35z = ~(celloutsig_0_9z[8] & celloutsig_0_31z[8]);
  assign celloutsig_0_7z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z & in_data[134]);
  assign celloutsig_1_5z = ~(celloutsig_1_1z[7] & celloutsig_1_2z[5]);
  assign celloutsig_0_8z = ~(celloutsig_0_5z[1] & celloutsig_0_4z[2]);
  assign celloutsig_0_1z = ~(in_data[7] & celloutsig_0_0z);
  assign celloutsig_0_15z = ~(celloutsig_0_0z & celloutsig_0_7z);
  assign celloutsig_0_21z = ~(celloutsig_0_0z & celloutsig_0_16z[6]);
  assign celloutsig_0_32z = ~(celloutsig_0_24z[1] & celloutsig_0_18z[5]);
  reg [14:0] _14_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _14_ <= 15'h0000;
    else _14_ <= { celloutsig_0_2z[5:4], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_5z };
  assign { _00_, _01_[13:0] } = _14_;
  assign celloutsig_0_3z = { in_data[43:42], celloutsig_0_1z } & { celloutsig_0_2z[8], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_34z = { celloutsig_0_18z[10:6], celloutsig_0_7z } & celloutsig_0_13z[7:2];
  assign celloutsig_0_38z = celloutsig_0_27z[16:14] & celloutsig_0_17z[5:3];
  assign celloutsig_0_6z = { in_data[7:1], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z } & { celloutsig_0_4z[5:3], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_9z = { in_data[112:101], celloutsig_1_0z } & in_data[147:135];
  assign celloutsig_1_12z = celloutsig_1_9z[8:4] & celloutsig_1_9z[5:1];
  assign celloutsig_1_18z = { celloutsig_1_15z[10:0], celloutsig_1_5z, celloutsig_1_3z } & { celloutsig_1_9z[5:1], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_14z = { in_data[78:50], celloutsig_0_5z } & { _01_[13:1], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_20z = { celloutsig_0_9z[17:12], celloutsig_0_13z } & { celloutsig_0_18z[7:3], celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_0_26z = { celloutsig_0_11z[5:4], celloutsig_0_21z } & celloutsig_0_2z[6:4];
  assign celloutsig_0_18z = celloutsig_0_9z[15:0] / { 1'h1, celloutsig_0_13z[9:1], celloutsig_0_11z };
  assign celloutsig_0_44z = { celloutsig_0_40z[8:1], celloutsig_0_31z } >= { celloutsig_0_43z, celloutsig_0_26z, celloutsig_0_3z, celloutsig_0_34z };
  assign celloutsig_1_7z = { celloutsig_1_2z[7:2], celloutsig_1_3z } >= celloutsig_1_4z[7:1];
  assign celloutsig_1_14z = { celloutsig_1_1z[12:4], celloutsig_1_1z, celloutsig_1_7z } >= in_data[120:96];
  assign celloutsig_0_25z = celloutsig_0_2z >= { _00_, _01_[13:4], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[76:74] && in_data[35:33];
  assign celloutsig_0_68z = { celloutsig_0_19z[2:1], celloutsig_0_43z, celloutsig_0_35z } && celloutsig_0_14z[14:6];
  assign celloutsig_1_0z = in_data[164:152] && in_data[161:149];
  assign celloutsig_0_39z = { celloutsig_0_30z[7:4], celloutsig_0_21z, celloutsig_0_23z } % { 1'h1, celloutsig_0_16z[6:2] };
  assign celloutsig_0_5z = celloutsig_0_4z[3:1] % { 1'h1, celloutsig_0_3z[1:0] };
  assign celloutsig_1_4z = { celloutsig_1_2z[11:5], celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[12:6] };
  assign celloutsig_0_11z = { celloutsig_0_2z[13:9], celloutsig_0_10z } % { 1'h1, celloutsig_0_9z[12:8] };
  assign celloutsig_0_30z = { _01_[10:3], celloutsig_0_26z } % { 1'h1, celloutsig_0_29z[14:5] };
  assign celloutsig_0_2z = { in_data[94:77], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[32:14] };
  assign celloutsig_0_56z = { celloutsig_0_38z[2:1], celloutsig_0_19z } | celloutsig_0_6z[7:2];
  assign celloutsig_0_69z = { celloutsig_0_39z[5:1], celloutsig_0_13z, celloutsig_0_55z, celloutsig_0_23z, celloutsig_0_44z, celloutsig_0_0z } | { celloutsig_0_56z, celloutsig_0_30z, celloutsig_0_3z };
  assign celloutsig_1_2z = { in_data[143:126], celloutsig_1_0z, celloutsig_1_0z } | in_data[188:169];
  assign celloutsig_1_6z = in_data[113:109] | in_data[119:115];
  assign celloutsig_0_24z = { celloutsig_0_20z[13:11], celloutsig_0_4z } | celloutsig_0_14z[24:16];
  assign celloutsig_0_55z = celloutsig_0_23z & celloutsig_0_5z[0];
  assign celloutsig_1_8z = celloutsig_1_2z[19] & celloutsig_1_2z[6];
  assign celloutsig_0_10z = celloutsig_0_5z[0] & celloutsig_0_6z[4];
  assign celloutsig_0_23z = celloutsig_0_15z & celloutsig_0_21z;
  assign celloutsig_0_4z = { celloutsig_0_2z[9:7], celloutsig_0_3z } >> { in_data[21:20], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_10z = { in_data[151:139], celloutsig_1_8z, celloutsig_1_3z } >> celloutsig_1_1z;
  assign celloutsig_0_17z = { _01_[9], celloutsig_0_8z, celloutsig_0_4z } >> celloutsig_0_6z[12:5];
  assign celloutsig_0_19z = { celloutsig_0_14z[2:0], celloutsig_0_0z } >> celloutsig_0_14z[19:16];
  assign celloutsig_0_40z = { celloutsig_0_14z[7:0], celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_32z } - _01_[13:3];
  assign celloutsig_1_1z = { in_data[173:160], celloutsig_1_0z } - { in_data[112:99], celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_4z[3:0] - celloutsig_1_6z[4:1];
  assign celloutsig_1_16z = celloutsig_1_1z[13:1] - { celloutsig_1_2z[8:5], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_0_9z = { celloutsig_0_6z[9:7], celloutsig_0_7z, celloutsig_0_6z } - celloutsig_0_2z[19:2];
  assign celloutsig_0_13z = { in_data[59:53], celloutsig_0_10z, celloutsig_0_5z } - { celloutsig_0_2z[12:10], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_16z = { celloutsig_0_14z[11:4], celloutsig_0_10z } - { celloutsig_0_14z[26:20], celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_0_27z = { celloutsig_0_14z[26:5], celloutsig_0_3z } - celloutsig_0_14z[26:2];
  assign celloutsig_0_31z = celloutsig_0_2z[17:8] - _01_[11:2];
  assign celloutsig_0_43z = { celloutsig_0_29z[4:0], celloutsig_0_35z } ^ { celloutsig_0_23z, celloutsig_0_37z, celloutsig_0_35z, celloutsig_0_3z };
  assign celloutsig_1_15z = { celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_8z } ^ { celloutsig_1_2z[16:5], celloutsig_1_4z };
  assign celloutsig_0_29z = { celloutsig_0_2z[2], celloutsig_0_18z, celloutsig_0_7z } ^ celloutsig_0_9z;
  assign _01_[14] = _00_;
  assign { out_data[140:128], out_data[96], out_data[32], out_data[19:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
