INFO: [VRFC 10-2263] Analyzing Verilog file "D:/itmo_labs/Functional circuitry/lab1/lab1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/itmo_labs/Functional circuitry/lab1/lab1.srcs/sources_1/new/multi_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/itmo_labs/Functional circuitry/lab1/lab1.srcs/sim_1/new/multi_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_adder_tb
