// Seed: 649579113
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_5;
  assign id_4 = 1;
  generate
    if (1'b0) begin : LABEL_0
      assign id_3 = 1'b0;
    end else begin : LABEL_0
      initial begin : LABEL_0
        id_2 = ~id_5;
      end
      if (1'b0) begin : LABEL_0
        assign id_2 = id_5;
      end
    end
  endgenerate
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output tri0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_6;
  wire id_7;
endmodule
