<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_dma.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a href="dir_0f7073d6b1d1d49104212e142cbd4b45.html">STM32F4xx_HAL_Driver</a></li><li class="navelem"><a href="dir_30168dac808c8ac2b97106172ddd8c3b.html">Src</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">stm32f4xx_ll_dma.c</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__ll__dma_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__ll__dma_8h.html">stm32f4xx_ll_dma.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__ll__bus_8h.html">stm32f4xx_ll_bus.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#ifdef  USE_FULL_ASSERT</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;stm32_assert.h&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#define assert_param(expr) ((void)0U)</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#if defined (DMA1) || defined (DMA2)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#define IS_LL_DMA_DIRECTION(__VALUE__)          (((__VALUE__) == LL_DMA_DIRECTION_PERIPH_TO_MEMORY) || \</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">                                                 ((__VALUE__) == LL_DMA_DIRECTION_MEMORY_TO_PERIPH) || \</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">                                                 ((__VALUE__) == LL_DMA_DIRECTION_MEMORY_TO_MEMORY))</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#define IS_LL_DMA_MODE(__VALUE__)               (((__VALUE__) == LL_DMA_MODE_NORMAL)    || \</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">                                                 ((__VALUE__) == LL_DMA_MODE_CIRCULAR)  || \</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">                                                 ((__VALUE__) == LL_DMA_MODE_PFCTRL))</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#define IS_LL_DMA_PERIPHINCMODE(__VALUE__)      (((__VALUE__) == LL_DMA_PERIPH_INCREMENT) || \</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">                                                 ((__VALUE__) == LL_DMA_PERIPH_NOINCREMENT))</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#define IS_LL_DMA_MEMORYINCMODE(__VALUE__)      (((__VALUE__) == LL_DMA_MEMORY_INCREMENT) || \</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">                                                 ((__VALUE__) == LL_DMA_MEMORY_NOINCREMENT))</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#define IS_LL_DMA_PERIPHDATASIZE(__VALUE__)     (((__VALUE__) == LL_DMA_PDATAALIGN_BYTE)      || \</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">                                                 ((__VALUE__) == LL_DMA_PDATAALIGN_HALFWORD)  || \</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="preprocessor">                                                 ((__VALUE__) == LL_DMA_PDATAALIGN_WORD))</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">#define IS_LL_DMA_MEMORYDATASIZE(__VALUE__)     (((__VALUE__) == LL_DMA_MDATAALIGN_BYTE)      || \</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">                                                 ((__VALUE__) == LL_DMA_MDATAALIGN_HALFWORD)  || \</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">                                                 ((__VALUE__) == LL_DMA_MDATAALIGN_WORD))</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#define IS_LL_DMA_NBDATA(__VALUE__)             ((__VALUE__)  &lt;= 0x0000FFFFU)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#define IS_LL_DMA_CHANNEL(__VALUE__)            (((__VALUE__) == LL_DMA_CHANNEL_0)  || \</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">                                                 ((__VALUE__) == LL_DMA_CHANNEL_1)  || \</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">                                                 ((__VALUE__) == LL_DMA_CHANNEL_2)  || \</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">                                                 ((__VALUE__) == LL_DMA_CHANNEL_3)  || \</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">                                                 ((__VALUE__) == LL_DMA_CHANNEL_4)  || \</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">                                                 ((__VALUE__) == LL_DMA_CHANNEL_5)  || \</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">                                                 ((__VALUE__) == LL_DMA_CHANNEL_6)  || \</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">                                                 ((__VALUE__) == LL_DMA_CHANNEL_7))</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#define IS_LL_DMA_PRIORITY(__VALUE__)           (((__VALUE__) == LL_DMA_PRIORITY_LOW)    || \</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">                                                 ((__VALUE__) == LL_DMA_PRIORITY_MEDIUM) || \</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">                                                 ((__VALUE__) == LL_DMA_PRIORITY_HIGH)   || \</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">                                                 ((__VALUE__) == LL_DMA_PRIORITY_VERYHIGH))</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#define IS_LL_DMA_ALL_STREAM_INSTANCE(INSTANCE, STREAM)   ((((INSTANCE) == DMA1) &amp;&amp; \</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">                                                           (((STREAM) == LL_DMA_STREAM_0) || \</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">                                                            ((STREAM) == LL_DMA_STREAM_1) || \</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">                                                            ((STREAM) == LL_DMA_STREAM_2) || \</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">                                                            ((STREAM) == LL_DMA_STREAM_3) || \</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">                                                            ((STREAM) == LL_DMA_STREAM_4) || \</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">                                                            ((STREAM) == LL_DMA_STREAM_5) || \</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">                                                            ((STREAM) == LL_DMA_STREAM_6) || \</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">                                                            ((STREAM) == LL_DMA_STREAM_7) || \</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">                                                            ((STREAM) == LL_DMA_STREAM_ALL))) ||\</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">                                                            (((INSTANCE) == DMA2) &amp;&amp; \</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">                                                          (((STREAM) == LL_DMA_STREAM_0) || \</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">                                                           ((STREAM) == LL_DMA_STREAM_1) || \</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">                                                           ((STREAM) == LL_DMA_STREAM_2) || \</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">                                                           ((STREAM) == LL_DMA_STREAM_3) || \</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">                                                           ((STREAM) == LL_DMA_STREAM_4) || \</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">                                                           ((STREAM) == LL_DMA_STREAM_5) || \</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">                                                           ((STREAM) == LL_DMA_STREAM_6) || \</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">                                                           ((STREAM) == LL_DMA_STREAM_7) || \</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">                                                           ((STREAM) == LL_DMA_STREAM_ALL))))</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#define IS_LL_DMA_FIFO_MODE_STATE(STATE) (((STATE) == LL_DMA_FIFOMODE_DISABLE ) || \</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">                                          ((STATE) == LL_DMA_FIFOMODE_ENABLE))</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define IS_LL_DMA_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == LL_DMA_FIFOTHRESHOLD_1_4) || \</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">                                             ((THRESHOLD) == LL_DMA_FIFOTHRESHOLD_1_2)  || \</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">                                             ((THRESHOLD) == LL_DMA_FIFOTHRESHOLD_3_4)  || \</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">                                             ((THRESHOLD) == LL_DMA_FIFOTHRESHOLD_FULL))</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#define IS_LL_DMA_MEMORY_BURST(BURST) (((BURST) == LL_DMA_MBURST_SINGLE) || \</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">                                       ((BURST) == LL_DMA_MBURST_INC4)   || \</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">                                       ((BURST) == LL_DMA_MBURST_INC8)   || \</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">                                       ((BURST) == LL_DMA_MBURST_INC16))</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#define IS_LL_DMA_PERIPHERAL_BURST(BURST) (((BURST) == LL_DMA_PBURST_SINGLE) || \</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">                                           ((BURST) == LL_DMA_PBURST_INC4)   || \</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">                                           ((BURST) == LL_DMA_PBURST_INC8)   || \</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">                                           ((BURST) == LL_DMA_PBURST_INC16))</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>uint32_t LL_DMA_DeInit(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>{</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  <a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *tmp = (<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)<a class="code hl_define" href="group___peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8">DMA1_Stream0</a>;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> <a class="code hl_variable" href="arm__dotproduct__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3">status</a> = <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  <span class="comment">/* Check the DMA Instance DMAx and Stream parameters*/</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_DMA_ALL_STREAM_INSTANCE(DMAx, Stream));</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  <span class="keywordflow">if</span> (Stream == LL_DMA_STREAM_ALL)</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  {</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>    <span class="keywordflow">if</span> (DMAx == <a class="code hl_define" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>)</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>    {</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>      <span class="comment">/* Force reset of DMA clock */</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>      LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_DMA1);</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span> </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>      <span class="comment">/* Release reset of DMA clock */</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>      LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_DMA1);</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>    }</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAx == <a class="code hl_define" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>)</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>    {</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>      <span class="comment">/* Force reset of DMA clock */</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>      LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_DMA2);</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>      <span class="comment">/* Release reset of DMA clock */</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>      LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_DMA2);</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>    }</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    {</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>      <a class="code hl_variable" href="arm__dotproduct__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3">status</a> = <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    }</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  }</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  {</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    <span class="comment">/* Disable the selected Stream */</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>    LL_DMA_DisableStream(DMAx,Stream);</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>    <span class="comment">/* Get the DMA Stream Instance */</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>    tmp = (<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(__LL_DMA_GET_STREAM_INSTANCE(DMAx, Stream));</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    <span class="comment">/* Reset DMAx_Streamy configuration register */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>    LL_DMA_WriteReg(tmp, CR, 0U);</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    <span class="comment">/* Reset DMAx_Streamy remaining bytes register */</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>    LL_DMA_WriteReg(tmp, NDTR, 0U);</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    <span class="comment">/* Reset DMAx_Streamy peripheral address register */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    LL_DMA_WriteReg(tmp, PAR, 0U);</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>    <span class="comment">/* Reset DMAx_Streamy memory address register */</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    LL_DMA_WriteReg(tmp, M0AR, 0U);</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>    <span class="comment">/* Reset DMAx_Streamy memory address register */</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>    LL_DMA_WriteReg(tmp, M1AR, 0U);</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>    <span class="comment">/* Reset DMAx_Streamy FIFO control register */</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>    LL_DMA_WriteReg(tmp, FCR, 0x00000021U);</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>    <span class="comment">/* Reset Channel register field for DMAx Stream*/</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    LL_DMA_SetChannelSelection(DMAx, Stream, LL_DMA_CHANNEL_0);</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>    <span class="keywordflow">if</span>(Stream == LL_DMA_STREAM_0)</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    {</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>       <span class="comment">/* Reset the Stream0 pending flags */</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>       DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> = 0x0000003FU;</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    }</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(Stream == LL_DMA_STREAM_1)</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>    {</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>       <span class="comment">/* Reset the Stream1 pending flags */</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>       DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> = 0x00000F40U;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>    }</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(Stream == LL_DMA_STREAM_2)</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    {</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>       <span class="comment">/* Reset the Stream2 pending flags */</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>       DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> = 0x003F0000U;</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>    }</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(Stream == LL_DMA_STREAM_3)</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>    {</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>       <span class="comment">/* Reset the Stream3 pending flags */</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>       DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> = 0x0F400000U;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>    }</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(Stream == LL_DMA_STREAM_4)</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    {</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>       <span class="comment">/* Reset the Stream4 pending flags */</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>       DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> = 0x0000003FU;</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>    }</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(Stream == LL_DMA_STREAM_5)</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>    {</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>       <span class="comment">/* Reset the Stream5 pending flags */</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>       DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> = 0x00000F40U;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>    }</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(Stream == LL_DMA_STREAM_6)</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    {</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>       <span class="comment">/* Reset the Stream6 pending flags */</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>       DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> = 0x003F0000U;</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>    }</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(Stream == LL_DMA_STREAM_7)</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>    {</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>       <span class="comment">/* Reset the Stream7 pending flags */</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>       DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> = 0x0F400000U;</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>    }</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>    {</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>      <a class="code hl_variable" href="arm__dotproduct__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3">status</a> = <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>    }</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  }</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="arm__dotproduct__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3">status</a>;</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>}</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>uint32_t LL_DMA_Init(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, LL_DMA_InitTypeDef *DMA_InitStruct)</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>{</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  <span class="comment">/* Check the DMA Instance DMAx and Stream parameters*/</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_DMA_ALL_STREAM_INSTANCE(DMAx, Stream));</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  <span class="comment">/* Check the DMA parameters from DMA_InitStruct */</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_DMA_DIRECTION(DMA_InitStruct-&gt;Direction));</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_DMA_MODE(DMA_InitStruct-&gt;Mode));</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_DMA_PERIPHINCMODE(DMA_InitStruct-&gt;PeriphOrM2MSrcIncMode));</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_DMA_MEMORYINCMODE(DMA_InitStruct-&gt;MemoryOrM2MDstIncMode));</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_DMA_PERIPHDATASIZE(DMA_InitStruct-&gt;PeriphOrM2MSrcDataSize));</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_DMA_MEMORYDATASIZE(DMA_InitStruct-&gt;MemoryOrM2MDstDataSize));</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_DMA_NBDATA(DMA_InitStruct-&gt;NbData));</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_DMA_CHANNEL(DMA_InitStruct-&gt;Channel));</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_DMA_PRIORITY(DMA_InitStruct-&gt;Priority));</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_DMA_FIFO_MODE_STATE(DMA_InitStruct-&gt;FIFOMode));</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  <span class="comment">/* Check the memory burst, peripheral burst and FIFO threshold parameters only</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">     when FIFO mode is enabled */</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <span class="keywordflow">if</span>(DMA_InitStruct-&gt;FIFOMode != LL_DMA_FIFOMODE_DISABLE)</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  {</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_DMA_FIFO_THRESHOLD(DMA_InitStruct-&gt;FIFOThreshold));</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_DMA_MEMORY_BURST(DMA_InitStruct-&gt;MemBurst));</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_DMA_PERIPHERAL_BURST(DMA_InitStruct-&gt;PeriphBurst));</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>  }</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>  <span class="comment">/*---------------------------- DMAx SxCR Configuration ------------------------</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">   * Configure DMAx_Streamy: data transfer direction, data transfer mode,</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">   *                          peripheral and memory increment mode,</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">   *                          data size alignment and  priority level with parameters :</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">   * - Direction:      DMA_SxCR_DIR[1:0] bits</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">   * - Mode:           DMA_SxCR_CIRC bit</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">   * - PeriphOrM2MSrcIncMode:  DMA_SxCR_PINC bit</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">   * - MemoryOrM2MDstIncMode:  DMA_SxCR_MINC bit</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">   * - PeriphOrM2MSrcDataSize: DMA_SxCR_PSIZE[1:0] bits</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">   * - MemoryOrM2MDstDataSize: DMA_SxCR_MSIZE[1:0] bits</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">   * - Priority:               DMA_SxCR_PL[1:0] bits</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">   */</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  LL_DMA_ConfigTransfer(DMAx, Stream, DMA_InitStruct-&gt;Direction | \</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>                        DMA_InitStruct-&gt;Mode                    | \</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>                        DMA_InitStruct-&gt;PeriphOrM2MSrcIncMode   | \</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>                        DMA_InitStruct-&gt;MemoryOrM2MDstIncMode   | \</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>                        DMA_InitStruct-&gt;PeriphOrM2MSrcDataSize  | \</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>                        DMA_InitStruct-&gt;MemoryOrM2MDstDataSize  | \</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>                        DMA_InitStruct-&gt;Priority</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>                        );</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  <span class="keywordflow">if</span>(DMA_InitStruct-&gt;FIFOMode != LL_DMA_FIFOMODE_DISABLE)</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  {</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>    <span class="comment">/*---------------------------- DMAx SxFCR Configuration ------------------------</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">     * Configure DMAx_Streamy:  fifo mode and fifo threshold with parameters :</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">     * - FIFOMode:                DMA_SxFCR_DMDIS bit</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">     * - FIFOThreshold:           DMA_SxFCR_FTH[1:0] bits</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">     */</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>    LL_DMA_ConfigFifo(DMAx, Stream, DMA_InitStruct-&gt;FIFOMode, DMA_InitStruct-&gt;FIFOThreshold);   </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span> </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>    <span class="comment">/*---------------------------- DMAx SxCR Configuration --------------------------</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">     * Configure DMAx_Streamy:  memory burst transfer with parameters :</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment">     * - MemBurst:                DMA_SxCR_MBURST[1:0] bits</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">     */</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>    LL_DMA_SetMemoryBurstxfer(DMAx,Stream,DMA_InitStruct-&gt;MemBurst); </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>    <span class="comment">/*---------------------------- DMAx SxCR Configuration --------------------------</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">     * Configure DMAx_Streamy:  peripheral burst transfer with parameters :</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">     * - PeriphBurst:             DMA_SxCR_PBURST[1:0] bits</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment">     */</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>    LL_DMA_SetPeriphBurstxfer(DMAx,Stream,DMA_InitStruct-&gt;PeriphBurst);</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  }</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  <span class="comment">/*-------------------------- DMAx SxM0AR Configuration --------------------------</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">   * Configure the memory or destination base address with parameter :</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">   * - MemoryOrM2MDstAddress:     DMA_SxM0AR_M0A[31:0] bits</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">   */</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  LL_DMA_SetMemoryAddress(DMAx, Stream, DMA_InitStruct-&gt;MemoryOrM2MDstAddress);</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span> </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>  <span class="comment">/*-------------------------- DMAx SxPAR Configuration ---------------------------</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">   * Configure the peripheral or source base address with parameter :</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">   * - PeriphOrM2MSrcAddress:     DMA_SxPAR_PA[31:0] bits</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">   */</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  LL_DMA_SetPeriphAddress(DMAx, Stream, DMA_InitStruct-&gt;PeriphOrM2MSrcAddress);</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span> </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>  <span class="comment">/*--------------------------- DMAx SxNDTR Configuration -------------------------</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">   * Configure the peripheral base address with parameter :</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">   * - NbData:                    DMA_SxNDT[15:0] bits</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">   */</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  LL_DMA_SetDataLength(DMAx, Stream, DMA_InitStruct-&gt;NbData);</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span> </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>  <span class="comment">/*--------------------------- DMA SxCR_CHSEL Configuration ----------------------</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment">   * Configure the peripheral base address with parameter :</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">   * - PeriphRequest:             DMA_SxCR_CHSEL[2:0] bits</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">   */</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  LL_DMA_SetChannelSelection(DMAx, Stream, DMA_InitStruct-&gt;Channel);</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>}</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="keywordtype">void</span> LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct)</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>{</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  <span class="comment">/* Set DMA_InitStruct fields to default values */</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  DMA_InitStruct-&gt;PeriphOrM2MSrcAddress  = 0x00000000U;</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  DMA_InitStruct-&gt;MemoryOrM2MDstAddress  = 0x00000000U;</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>  DMA_InitStruct-&gt;Direction              = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  DMA_InitStruct-&gt;Mode                   = LL_DMA_MODE_NORMAL;</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  DMA_InitStruct-&gt;PeriphOrM2MSrcIncMode  = LL_DMA_PERIPH_NOINCREMENT;</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  DMA_InitStruct-&gt;MemoryOrM2MDstIncMode  = LL_DMA_MEMORY_NOINCREMENT;</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  DMA_InitStruct-&gt;PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  DMA_InitStruct-&gt;MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  DMA_InitStruct-&gt;NbData                 = 0x00000000U;</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  DMA_InitStruct-&gt;Channel                = LL_DMA_CHANNEL_0;</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  DMA_InitStruct-&gt;Priority               = LL_DMA_PRIORITY_LOW;</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  DMA_InitStruct-&gt;FIFOMode               = LL_DMA_FIFOMODE_DISABLE;</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  DMA_InitStruct-&gt;FIFOThreshold          = LL_DMA_FIFOTHRESHOLD_1_4;</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>  DMA_InitStruct-&gt;MemBurst               = LL_DMA_MBURST_SINGLE;</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>  DMA_InitStruct-&gt;PeriphBurst            = LL_DMA_PBURST_SINGLE;</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>}</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor">#endif </span><span class="comment">/* DMA1 || DMA2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span> </div>
<div class="ttc" id="aarm__dotproduct__example__f32_8c_html_a88ccb294236ab22b00310c47164c53c3"><div class="ttname"><a href="arm__dotproduct__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3">status</a></div><div class="ttdeci">arm_status status</div><div class="ttdef"><b>Definition</b> <a href="arm__dotproduct__example__f32_8c_source.html#l00148">arm_dotproduct_example_f32.c:148</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00197">stm32f4xx.h:198</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90"><div class="ttname"><a href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a></div><div class="ttdeci">@ ERROR</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00200">stm32f4xx.h:200</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8"><div class="ttname"><a href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a></div><div class="ttdeci">@ SUCCESS</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00199">stm32f4xx.h:199</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga506520140eec1708bc7570c49bdf972d"><div class="ttname"><a href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a></div><div class="ttdeci">#define DMA2</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00797">stm32f401xc.h:797</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga61247dd5d594289c404dd8774202dfd8"><div class="ttname"><a href="group___peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8">DMA1_Stream0</a></div><div class="ttdeci">#define DMA1_Stream0</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00789">stm32f401xc.h:789</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gacc16d2a5937f7585320a98f7f6b578f9"><div class="ttname"><a href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a></div><div class="ttdeci">#define DMA1</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00788">stm32f401xc.h:788</a></div></div>
<div class="ttc" id="astm32f4xx__hal__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdoc">Include module&#39;s header file.</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__hal__conf_8h_source.html#l00488">stm32f4xx_hal_conf.h:488</a></div></div>
<div class="ttc" id="astm32f4xx__ll__bus_8h_html"><div class="ttname"><a href="stm32f4xx__ll__bus_8h.html">stm32f4xx_ll_bus.h</a></div><div class="ttdoc">Header file of BUS LL module.</div></div>
<div class="ttc" id="astm32f4xx__ll__dma_8h_html"><div class="ttname"><a href="stm32f4xx__ll__dma_8h.html">stm32f4xx_ll_dma.h</a></div><div class="ttdoc">Header file of DMA LL module.</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00213">stm32f401xc.h:214</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00223">stm32f401xc.h:224</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_ac4f7bf4cb172024bfc940c00167cd04e"><div class="ttname"><a href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">DMA_TypeDef::LIFCR</a></div><div class="ttdeci">__IO uint32_t LIFCR</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00227">stm32f401xc.h:227</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_ac55c27aeea4107813c1e7da3fcf46961"><div class="ttname"><a href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">DMA_TypeDef::HIFCR</a></div><div class="ttdeci">__IO uint32_t HIFCR</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00228">stm32f401xc.h:228</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
