Command: vcs -full64 -cpp g++-4.8 -cc gcc-4.8 -LDFLAGS -Wl,--no-as-needed -f filelist.f \
+v2k -sverilog -debug_all -l com.log
*** Using c compiler gcc-4.8 instead of cc ...
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Oct 22 16:12:42 2021
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file './CPU/tb_get_ins.sv'
Parsing design file './CPU/CPU.v'
Parsing design file './CPU/InsDecoder.v'
Parsing design file './CPU/ProcessIns.v'
Parsing design file './CPU/ALU.v'
Parsing design file './CPU/ALEGen.v'
Parsing design file './CPU/ClkDiv.v'
Top Level Modules:
       tb_get_ins
TimeScale is 1 ns / 1 ps

Warning-[TFIPC] Too few instance port connections
./CPU/tb_get_ins.sv, 39
"CPU cpu( .clk (clk),  .reset (rst_n),  .data_bus (data_bus),  .addr_bus (addr_bus),  .read_en (read_en));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...
3 unique modules to generate
3 modules and 0 UDP read. 
	However, due to incremental compilation, only 1 module needs to be compiled. 
recompiling module tb_get_ins
All of 1 modules done
make[1]: Entering directory '/home/milo/Codes/ICCodes/mcu51/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++-4.8  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -Wl,--no-as-needed -rdynamic   amcQwB.o \
_34222_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o \
rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /home/milo/apps/Synopsys/vcs_2016.06/linux64/lib/libzerosoft_rt_stubs.so \
/home/milo/apps/Synopsys/vcs_2016.06/linux64/lib/libvirsim.so /home/milo/apps/Synopsys/vcs_2016.06/linux64/lib/liberrorinf.so \
/home/milo/apps/Synopsys/vcs_2016.06/linux64/lib/libsnpsmalloc.so    /home/milo/apps/Synopsys/vcs_2016.06/linux64/lib/libvcsnew.so \
/home/milo/apps/Synopsys/vcs_2016.06/linux64/lib/libsimprofile.so /home/milo/apps/Synopsys/vcs_2016.06/linux64/lib/libuclinative.so \
-Wl,-whole-archive /home/milo/apps/Synopsys/vcs_2016.06/linux64/lib/libvcsucli.so \
-Wl,-no-whole-archive          /home/milo/apps/Synopsys/vcs_2016.06/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/milo/Codes/ICCodes/mcu51/csrc'
CPU time: .251 seconds to compile + .320 seconds to elab + .218 seconds to link
