#include "ahci.h"
#include "types.h"
#include "defs.h"
#include "x86.h"
#include "kernel/klib.h"
#include "spinlock.h"
#include "memlayout.h"

//AHCI implementation.
//See Intel reference docs @ https://www.intel.com/content/dam/www/public/us/en/documents/technical-specifications/serial-ata-ahci-spec-rev1-3-1.pdf

static const struct {
	uint16 vendor;
	uint16 device;
	const char  *name;
} ahci_devices[] = {
	{AHCI_VENDOR_INTEL, 0x27D0, "Intel ICH7 Port 1"},
	{AHCI_VENDOR_INTEL, 0x27D2, "Intel ICH7 Port 2"},
	//{AHCI_VENDOR_INTEL, 0x244E, "Intel 82801 PCI Bridge"},
	{AHCI_VENDOR_INTEL, 0x2829, "Intel ICH8M"},
	{AHCI_VENDOR_INTEL, 0x2922, "Intel ICH9"},
	{AHCI_VENDOR_INTEL, 0x1E03, "Intel Panther Point"},
	{AHCI_VENDOR_VMWARE, 0x07E0, "VMWare SATA"},
	{AHCI_VENDOR_VMWARE, 0x07A0, "VMWare PCIE Root"},
	{0, 0, ""} //this is a terminal node - this must be present and the last entry
};

static uint32 sataDeviceCount = 0;
static HBA_PORT* BLOCK_DEVICES[AHCI_MAX_SLOT];

static inline uint8 wait_for_sata_command(HBA_PORT *port, int32 slot) {
	// Wait for completion
	while (1) {
		if (port->is & 0x20) {
			// In some longer duration reads, it may be helpful to spin on the DPS bit
			// in the PxIS port field as well (1 << 5)
			continue;
		}
		if ((port->ci & (1<<slot)) == 0) {
			break;
		}
		if (port->is & HBA_PxIS_TFES) { // Task file error
			return 0;
		}
	}

	// Check again
	return (port->is & HBA_PxIS_TFES) > 0 ? 0 : 1;
}

void ahci_try_setup_device(uint16 bus, uint16 slot, uint16 func) {
	uint16 vendor = ahci_probe(bus, slot, func, AHCI_VENDOR_OFFSET);
	uint16 device = ahci_probe(bus, slot, func, AHCI_DEVICE_OFFSET);

	uint64 ahci_base_mem = ahci_read(bus, slot, func, AHCI_BAR5_OFFSET); //find ABAR

	if(ahci_base_mem != 0 && ahci_base_mem != 0xffffffff) {
		//we found something, but what?
		const char *name;
		int identified = 0;
		for(uint16 i = 0; ahci_devices[i].vendor != 0; i++) {
			if(ahci_devices[i].vendor == vendor && ahci_devices[i].device == device) {
				name = ahci_devices[i].name;
				identified = 1;
			}
		}
		if(identified) {
			ahci_try_setup_known_device((char *)name, ahci_base_mem, bus, slot, func);
		}
	}
}

void ahci_try_setup_known_device(char *dev_name, uint64 ahci_base_mem, uint16 bus, uint16 slot, uint16 func) {
	cprintf("%s controller found (bus=%d, slot=%d, func=%d, abar=0x%x)\n", dev_name, bus, slot, func, ahci_base_mem);

	HBA_MEM *ptr = (HBA_MEM *)IO2V(ahci_base_mem);
	cprintf("   HBA in ");
	if(ptr->ghc == 0x0) {
		cprintf("legacy mode\n");
	}else{
		cprintf("AHCI-only mode\n");
	}

	uint64 pi = ptr->pi;
	for(int i = 0; (i != 32); i++) {
		uint64 port_mask = 1 << i;
		if((pi & port_mask) == 0x0) {
			continue;
		}

		HBA_PORT *hba_port = (HBA_PORT *) &ptr->ports[i];

		if(hba_port->sig != SATA_SIG_ATAPI && hba_port->sig != SATA_SIG_SEMB && hba_port->sig != SATA_SIG_PM) {
			//we may have found a SATA device, but what is the status of this device?
			uint64 ssts = hba_port->ssts;

			uint8 ipm = (ssts >> 8) & 0x0F;
			uint8 spd = (ssts >> 4) & 0x0F;
			uint8 det = ssts & 0x7; //the Device Detection (DET) flags are the bottom 3 bits

			if (det != HBA_PORT_DET_PRESENT && ipm != HBA_PORT_IPM_ACTIVE) {
				//nope
			}else if(hba_port->sig==SATA_SIG_ATAPI) {
				//ATAPI device
			}else if(hba_port->sig==SATA_SIG_SEMB) {

			}else if(hba_port->sig==SATA_SIG_PM) {
				//port multiplier detected
			}else{
				cprintf("SATA device detected:\n");
				cprintf("   port[%d].sig = %x\n", i, hba_port->sig);
				cprintf("   ipm=%x, spd=%x, det=%x\n", ipm, spd, det);
				ahci_sata_init(hba_port, i);
			}
		}
	}
}

ushort ahci_probe(ushort bus, ushort slot, uint16 func, ushort offset){

	uint32 lbus = (uint32)bus;
	uint32 lfunc = (uint32)func;
	uint32 lslot = (uint32)slot;

	//build 32-bit address for probe
	uint32 address = (
		(lbus <<  0x10)
		| (lslot << 0xB)
		| (lfunc << 8)
		| (offset & 0xFC)
		| ((uint32) 0x80000000)
		);
	amd64_out32(AHCI_HBA_PORT, address);

	uint32 register_value = amd64_in32(0xCFC);

	return (ushort) ((register_value >> ((offset & 2) * 8)) & 0xFFFF);
}

uint64 ahci_read(ushort bus, ushort slot,ushort func, ushort offset){

	uint32 lbus = (uint32)bus;
	uint32 lslot = (uint32)slot;
	uint32 lfunc = (uint32)func;
	uint64 tmp = 0;


	uint32 address = (uint32)((lbus << 16) | (lslot << 11) |
	                          (lfunc << 8) | (offset & 0xfc) | ((uint32)0x80000000));
	amd64_out32(AHCI_HBA_PORT, address);
	tmp = (uint64)(amd64_in32 (0xCFC) /* & 0xffff*/);
	return (tmp);
}

int32 ahci_find_cmdslot(HBA_PORT *port) {
	// If not set in SACT and CI, the slot is free
	uint32 slots = (port->sact | port->ci);
	for (int32 i=0; i<AHCI_MAX_SLOT; i++) {
		if ((slots&1) == 0)
			return i;
		slots >>= 1;
	}
	return -1;
}

uint32 sata_device_count() {
	return sataDeviceCount;
}

int sata_read(uint32 dev, uint64 lba, uint32 count, uint8 *buf) {
	if( dev >= AHCI_MAX_SLOT) {
		return 0;
	}
	HBA_PORT *port = BLOCK_DEVICES[dev];
	if(!port) {
		return 0;
	}
	uint32 lbal = (uint32)lba;
	uint32 lbah = (uint32)(lba >> 32);
	return ahci_sata_read(port, lbal, lbah, count, buf);
}

int ahci_sata_read(HBA_PORT *port, uint32 startl, uint32 starth, uint32 count, uint8 *buf) {
	port->is = (uint32) -1; // Clear pending interrupt bits
	int spin = 0; // Spin lock timeout counter
	int32 slot = ahci_find_cmdslot(port);
	if (slot == -1)
		return 0;

	HBA_CMD_HEADER *cmdheader = (HBA_CMD_HEADER*) P2V(
		HILO2ADDR(port->clbu, port->clb)
		);
	cmdheader += slot;
	cmdheader->cfl = sizeof(FIS_REG_H2D)/sizeof(uint32); // Command FIS size
	cmdheader->w = 0; // Read from device
	cmdheader->prdtl = (uint16)((count-1)>>4) + 1; // PRDT entries count

	HBA_CMD_TBL *cmdtbl = (HBA_CMD_TBL*) P2V(
		HILO2ADDR(cmdheader->ctbau, cmdheader->ctba)
		);
	// cprintf("cmdtbl: %x, cmdheader: %x, prdtl: %x, ctbau: %x, ctba: %x, slot: %d\n", cmdtbl, cmdheader, cmdheader->prdtl, cmdheader->ctbau, cmdheader->ctba, slot);

	memset(cmdtbl, 0, sizeof(HBA_CMD_TBL) +
	       (cmdheader->prdtl-1)*sizeof(HBA_PRDT_ENTRY));

	// 8K bytes (16 sectors) per PRDT
	uint64 addr = V2P(buf);
	if (addr & 0x1) {
		panic("SATA CBA address not word aligned.");
	}
	int i;
	for (i=0; i < cmdheader->prdtl - 1; i++) {
		panic("Unsupported read request - only single sector reads are supported.");
		cmdtbl->prdt_entry[i].dba = ADDRLO(addr);
		cmdtbl->prdt_entry[i].dbau = ADDRHI(addr);
		cmdtbl->prdt_entry[i].dbc = 8*1024-1;   // 8K bytes (this value should always be set to 1 less than the actual value)
		cmdtbl->prdt_entry[i].i = 1;
		buf += 4*1024;  // 4K words
		count -= 16;    // 16 sectors
	}
	// Last entry
	cmdtbl->prdt_entry[i].dba = ADDRLO(addr);
	cmdtbl->prdt_entry[i].dbau = ADDRHI(addr);
	cmdtbl->prdt_entry[i].dbc = 511; // 512 bytes per sector, 0-based. So 0 means 1, 1 means 2, etc.
	cmdtbl->prdt_entry[i].i = 1;

	// Setup command
	FIS_REG_H2D *cmdfis = (FIS_REG_H2D*)(&cmdtbl->cfis);

	cmdfis->fis_type = FIS_TYPE_REG_H2D;
	cmdfis->c = 1; // Command
	cmdfis->command = ATA_CMD_READ_DMA_EX;


	cmdfis->lba0 = (uint8)startl;
	cmdfis->lba1 = (uint8)(startl>>8);
	cmdfis->lba2 = (uint8)(startl>>16);
	cmdfis->device = 1<<6; // LBA mode

	cmdfis->lba3 = (uint8)(startl>>24);
	cmdfis->lba4 = (uint8)starth;
	cmdfis->lba5 = (uint8)(starth>>8);

	cmdfis->countl = count & 0xFF;
	cmdfis->counth = (count >> 8) & 0xFF;

	// The below loop waits until the port is no longer busy before issuing a new command
	while ((port->tfd & (ATA_DEV_BUSY | ATA_DEV_DRQ)) && spin < 1000000) {
		spin++;
	}
	if (spin == 1000000) {
		cprintf("Port is hung\n");
		return 0;
	}

	port->ci = 1<<slot; // Issue command

	return wait_for_sata_command(port, slot);
}


int sata_write(uint32 dev, uint64 lba, uint32 count, uint8 *buf) {
	if( dev >= AHCI_MAX_SLOT) {
		return 0;
	}
	HBA_PORT *port = BLOCK_DEVICES[dev];
	if(!port) {
		return 0;
	}
	uint32 lbal = (uint32)lba;
	uint32 lbah = (uint32)(lba >> 32);
	return ahci_sata_write(port, lbal, lbah, count, buf);
}


int ahci_sata_write(HBA_PORT *port, uint32 startl, uint32 starth, uint32 count, uint8 *buf) {
    port->is = (uint32) -1;

    int32 slot = ahci_find_cmdslot(port);
	if (slot == -1)
		return 0;

	HBA_CMD_HEADER *cmdheader = (HBA_CMD_HEADER*) P2V(
		HILO2ADDR(port->clbu, port->clb)
		);

    cmdheader += slot;

    cmdheader->cfl = sizeof(FIS_REG_H2D)/sizeof(uint32); // Command FIS size
    cmdheader->w = 1; // Write to device
    cmdheader->c = 1;
    cmdheader->prdtl = 1;    // PRDT entries count

	HBA_CMD_TBL *cmdtbl = (HBA_CMD_TBL*) P2V(
		HILO2ADDR(cmdheader->ctbau, cmdheader->ctba)
		);
	memset(cmdtbl, 0, sizeof(HBA_CMD_TBL) +
	       (cmdheader->prdtl-1)*sizeof(HBA_PRDT_ENTRY));

	uint64 addr = V2P(buf);
	if (addr & 0x1) {
		panic("SATA CBA address not word aligned.");
	}
	cmdtbl->prdt_entry[0].dba = ADDRLO(addr);
	cmdtbl->prdt_entry[0].dbau = ADDRHI(addr);
	cmdtbl->prdt_entry[0].dbc = (count<<9)-1; // 512 bytes per sector
	cmdtbl->prdt_entry[0].i = 0;

    // Setup command
    FIS_REG_H2D *cmdfis = (FIS_REG_H2D*)(&cmdtbl->cfis);

    cmdfis->fis_type = FIS_TYPE_REG_H2D;
    cmdfis->c = 1;  // Command
    cmdfis->command = ATA_CMD_WRITE_DMA_EXT;

    cmdfis->lba0 = (uint8)startl;
    cmdfis->lba1 = (uint8)(startl>>8);
    cmdfis->lba2 = (uint8)(startl>>16);
    cmdfis->device = 1<<6;  // LBA mode

    cmdfis->lba3 = (uint8)(startl>>24);
    cmdfis->lba4 = (uint8)starth;
    cmdfis->lba5 = (uint8)(starth>>8);

    cmdfis->countl = 2;
    cmdfis->counth = 0;

    port->ci = 1<<slot; // Issue command

	return wait_for_sata_command(port, slot);
}


void ahci_sata_init(HBA_PORT *port, int num){
	if(ahci_rebase_port(port,num) > 0) {
		uint8 buf[512];
		int success = ahci_sata_read(port, 0, 0, 1, &buf[0]);
		if(success == 1) {
			uint32 devNum = sataDeviceCount++;
			cprintf("   Init success: /dev/sata%d\n", devNum);
			BLOCK_DEVICES[devNum] = port;
		}else{
			cprintf("   Init failure\n");
		}
	}
}

int8 ahci_rebase_port(HBA_PORT *port, int num) {
	cprintf("   rebasing port...");
	if(!ahci_stop_port(port)) {
		cprintf("FAILED\n");
		return -1;
	}

	uint64 ahciBase = V2P(kmalloc(32)); // 128K of contiguous memory
	port->clb = ADDRLO(ahciBase);
	port->clbu = ADDRHI(ahciBase);

	uint64 fbAddr = ahciBase + (32<<10) + (num<<8);
	port->fb = ADDRLO(fbAddr);
	port->fbu = ADDRHI(fbAddr);

	port->serr = 1; //For each implemented port, clear the PxSERR register, by writing 1 to each implemented location
	port->is = 0; //
	port->ie = 1;

	uint64 addr = (( (uint64)port->clbu << 32) | port->clb) + KERNBASE;
	memset((void *) addr, 0, 1024);

	addr = (( (uint64)port->fbu << 32) | port->fb) + KERNBASE;
	memset((void*) addr, 0, 256);

	addr = (( (uint64)port->clbu << 32) | port->clb) + KERNBASE;
	HBA_CMD_HEADER *cmdheader = (HBA_CMD_HEADER *) addr;

	for (uint8 i = 0; i < 32; i++) {
		cmdheader[i].prdtl = 8; // 8 prdt entries per command table
		                        // 256 bytes per command table, 64+16+48+16*8
		                        // Command table offset: 40K + 8K*portno + cmdheader_index*256
		cmdheader[i].ctba = (((uint64) ahciBase
		                      + (uint64) ((40 << 10) / 8) + (uint64) ((i << 8) / 8))
		                     & 0xffffffff);
		cmdheader[i].ctbau =
			((((uint64) ahciBase + (uint64) ((40 << 10) / 8)
			   + (uint64) ((i << 8) / 8)) >> 32) & 0xffffffff);
	}

	ahci_start_port(port);
	cprintf("DONE\n");
	return 1;
}

uint16 ahci_stop_port(HBA_PORT *port) {
	//TODO set port->FBU "with a valid pointer to the FIS receive area"
	port->cmd &= ~HBA_PxCMD_ST; //This bit shall only be set to ‘1’ by software after PxCMD.FRE has been set to ‘1’ (SATA/AHCI spec 1.3.1, section 3.3.7)
	port->cmd &= ~HBA_PxCMD_FRE;

	uint16 count = 0;
	do { // Wait until FR (bit14), CR (bit15) are cleared
		if(!(port->cmd & (HBA_PxCMD_CR | HBA_PxCMD_FR)))
			break;
	}while(count++ < 1000);

	if(count >= 1000) {
		return 0;
	}

	// Clear FRE (bit4)
	port->cmd &= ~HBA_PxCMD_FRE;
	return 1;
}

void ahci_start_port(HBA_PORT *port) {
	while (port->cmd & HBA_PxCMD_CR)
		;

	port->cmd |= HBA_PxCMD_FRE;
	port->cmd |= HBA_PxCMD_ST;

	port->is = 0;
	port->ie = 0xffffffff;
}
