Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date              : Thu Jun  6 09:04:39 2024
| Host              : Maciek running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.345        0.000                      0                19707        0.010        0.000                      0                19707        3.500        0.000                       0                  7140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            4.345        0.000                      0                19515        0.010        0.000                      0                19515        3.500        0.000                       0                  7140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.426        0.000                      0                  192        0.230        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/A[29]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 1.327ns (28.149%)  route 3.387ns (71.851%))
  Logic Levels:           6  (CARRY8=4 LUT2=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 12.224 - 10.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.395ns (routing 1.045ns, distribution 1.350ns)
  Clock Net Delay (Destination): 2.008ns (routing 0.955ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.395     2.662    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.270     2.932 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/P[0]
                         net (fo=3, routed)           1.919     4.851    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg_n_105
    SLICE_X22Y133        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.934 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry_i_1__3/O
                         net (fo=1, routed)           0.015     4.949    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry_i_1__3_n_0
    SLICE_X22Y133        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.121 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry/CO[7]
                         net (fo=1, routed)           0.030     5.151    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry_n_0
    SLICE_X22Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     5.312 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry__0/O[5]
                         net (fo=3, routed)           0.537     5.850    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/topR_out_reg[15]_2[5]
    SLICE_X20Y131        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.224     6.074 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/topR_out0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.029     6.103    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/topR_out_reg[15]_0[5]
    SLICE_X20Y131        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.341 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/topR_out0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.371    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/topR_out0_carry__0_n_0
    SLICE_X20Y132        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.179     6.550 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/topR_out0_carry__1/O[7]
                         net (fo=8, routed)           0.827     7.377    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/A[29]
    DSP48E2_X5Y48        DSP_A_B_DATA                                 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.008    12.224    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/CLK
    DSP48E2_X5Y48        DSP_A_B_DATA                                 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.179    12.403    
                         clock uncertainty           -0.160    12.243    
    DSP48E2_X5Y48        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[29])
                                                     -0.522    11.721    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.721    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/A[28]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 1.629ns (35.335%)  route 2.981ns (64.665%))
  Logic Levels:           8  (CARRY8=5 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 12.221 - 10.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.395ns (routing 1.045ns, distribution 1.350ns)
  Clock Net Delay (Destination): 2.005ns (routing 0.955ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.395     2.662    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.270     2.932 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/P[0]
                         net (fo=3, routed)           1.919     4.851    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg_n_105
    SLICE_X22Y133        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.934 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry_i_1__3/O
                         net (fo=1, routed)           0.015     4.949    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry_i_1__3_n_0
    SLICE_X22Y133        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.121 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry/CO[7]
                         net (fo=1, routed)           0.030     5.151    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry_n_0
    SLICE_X22Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     5.322 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry__0/O[7]
                         net (fo=3, routed)           0.262     5.585    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg[16]_1[7]
    SLICE_X21Y134        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     5.813 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/bottomR_out0_carry__0_i_1__3/O
                         net (fo=1, routed)           0.021     5.834    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul_n_59
    SLICE_X21Y134        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     6.009 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/bottomR_out0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.039    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/bottomR_out0_carry__0_n_0
    SLICE_X21Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.145 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/bottomR_out0_carry__1/O[1]
                         net (fo=1, routed)           0.312     6.457    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/bottomR_out_reg[23][1]
    SLICE_X20Y135        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.082     6.539 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/bottomR_out[23]_i_16__3/O
                         net (fo=1, routed)           0.022     6.561    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/bottomR_out[23]_i_16__3_n_0
    SLICE_X20Y135        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.342     6.903 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/bottomR_out_reg[23]_i_2__3/O[7]
                         net (fo=8, routed)           0.370     7.273    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/A[28]
    DSP48E2_X5Y52        DSP_A_B_DATA                                 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.005    12.221    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/CLK
    DSP48E2_X5Y52        DSP_A_B_DATA                                 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.179    12.400    
                         clock uncertainty           -0.160    12.240    
    DSP48E2_X5Y52        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[28])
                                                     -0.557    11.683    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.683    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                  4.411    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/A[23]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.327ns (28.821%)  route 3.277ns (71.179%))
  Logic Levels:           6  (CARRY8=4 LUT2=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 12.224 - 10.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.395ns (routing 1.045ns, distribution 1.350ns)
  Clock Net Delay (Destination): 2.008ns (routing 0.955ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.395     2.662    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.270     2.932 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/P[0]
                         net (fo=3, routed)           1.919     4.851    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg_n_105
    SLICE_X22Y133        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.934 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry_i_1__3/O
                         net (fo=1, routed)           0.015     4.949    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry_i_1__3_n_0
    SLICE_X22Y133        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.121 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry/CO[7]
                         net (fo=1, routed)           0.030     5.151    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry_n_0
    SLICE_X22Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     5.312 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry__0/O[5]
                         net (fo=3, routed)           0.537     5.850    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/topR_out_reg[15]_2[5]
    SLICE_X20Y131        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.224     6.074 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/topR_out0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.029     6.103    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/topR_out_reg[15]_0[5]
    SLICE_X20Y131        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.341 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/topR_out0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.371    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/topR_out0_carry__0_n_0
    SLICE_X20Y132        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.179     6.550 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/topR_out0_carry__1/O[7]
                         net (fo=8, routed)           0.717     7.267    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/A[23]
    DSP48E2_X5Y48        DSP_A_B_DATA                                 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.008    12.224    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/CLK
    DSP48E2_X5Y48        DSP_A_B_DATA                                 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.179    12.403    
                         clock uncertainty           -0.160    12.243    
    DSP48E2_X5Y48        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[23])
                                                     -0.541    11.702    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.702    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/A[29]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 1.629ns (35.281%)  route 2.988ns (64.719%))
  Logic Levels:           8  (CARRY8=5 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 12.221 - 10.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.395ns (routing 1.045ns, distribution 1.350ns)
  Clock Net Delay (Destination): 2.005ns (routing 0.955ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.395     2.662    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.270     2.932 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/P[0]
                         net (fo=3, routed)           1.919     4.851    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg_n_105
    SLICE_X22Y133        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.934 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry_i_1__3/O
                         net (fo=1, routed)           0.015     4.949    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry_i_1__3_n_0
    SLICE_X22Y133        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.121 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry/CO[7]
                         net (fo=1, routed)           0.030     5.151    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry_n_0
    SLICE_X22Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     5.322 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry__0/O[7]
                         net (fo=3, routed)           0.262     5.585    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg[16]_1[7]
    SLICE_X21Y134        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     5.813 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/bottomR_out0_carry__0_i_1__3/O
                         net (fo=1, routed)           0.021     5.834    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul_n_59
    SLICE_X21Y134        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     6.009 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/bottomR_out0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.039    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/bottomR_out0_carry__0_n_0
    SLICE_X21Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.145 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/bottomR_out0_carry__1/O[1]
                         net (fo=1, routed)           0.312     6.457    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/bottomR_out_reg[23][1]
    SLICE_X20Y135        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.082     6.539 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/bottomR_out[23]_i_16__3/O
                         net (fo=1, routed)           0.022     6.561    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/bottomR_out[23]_i_16__3_n_0
    SLICE_X20Y135        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.342     6.903 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/bottomR_out_reg[23]_i_2__3/O[7]
                         net (fo=8, routed)           0.377     7.280    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/A[29]
    DSP48E2_X5Y52        DSP_A_B_DATA                                 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.005    12.221    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/CLK
    DSP48E2_X5Y52        DSP_A_B_DATA                                 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.179    12.400    
                         clock uncertainty           -0.160    12.240    
    DSP48E2_X5Y52        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[29])
                                                     -0.522    11.718    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.718    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/A[18]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 1.640ns (35.435%)  route 2.988ns (64.565%))
  Logic Levels:           8  (CARRY8=5 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 12.221 - 10.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.395ns (routing 1.045ns, distribution 1.350ns)
  Clock Net Delay (Destination): 2.005ns (routing 0.955ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.395     2.662    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.270     2.932 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/P[0]
                         net (fo=3, routed)           1.919     4.851    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg_n_105
    SLICE_X22Y133        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.934 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry_i_1__3/O
                         net (fo=1, routed)           0.015     4.949    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry_i_1__3_n_0
    SLICE_X22Y133        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.121 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry/CO[7]
                         net (fo=1, routed)           0.030     5.151    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry_n_0
    SLICE_X22Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     5.257 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry__0/O[1]
                         net (fo=3, routed)           0.217     5.475    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg[16]_1[1]
    SLICE_X21Y134        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.188     5.663 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/bottomR_out0_carry__0_i_7__3/O
                         net (fo=1, routed)           0.022     5.685    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul_n_65
    SLICE_X21Y134        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     6.018 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/bottomR_out0_carry__0/O[5]
                         net (fo=1, routed)           0.237     6.255    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/bottomR_out_reg[15][5]
    SLICE_X20Y134        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.149     6.404 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/bottomR_out[15]_i_12__3/O
                         net (fo=1, routed)           0.029     6.433    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/bottomR_out[15]_i_12__3_n_0
    SLICE_X20Y134        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.671 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/bottomR_out_reg[15]_i_1__3/CO[7]
                         net (fo=1, routed)           0.030     6.701    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/bottomR_out_reg[15]_i_1__3_n_0
    SLICE_X20Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.101     6.802 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/bottomR_out_reg[23]_i_2__3/O[2]
                         net (fo=2, routed)           0.489     7.291    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/A[18]
    DSP48E2_X5Y52        DSP_A_B_DATA                                 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.005    12.221    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/CLK
    DSP48E2_X5Y52        DSP_A_B_DATA                                 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.179    12.400    
                         clock uncertainty           -0.160    12.240    
    DSP48E2_X5Y52        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[18])
                                                     -0.507    11.733    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.733    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/A[25]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 1.327ns (28.884%)  route 3.267ns (71.116%))
  Logic Levels:           6  (CARRY8=4 LUT2=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 12.224 - 10.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.395ns (routing 1.045ns, distribution 1.350ns)
  Clock Net Delay (Destination): 2.008ns (routing 0.955ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.395     2.662    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.270     2.932 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/P[0]
                         net (fo=3, routed)           1.919     4.851    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg_n_105
    SLICE_X22Y133        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.934 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry_i_1__3/O
                         net (fo=1, routed)           0.015     4.949    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry_i_1__3_n_0
    SLICE_X22Y133        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.121 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry/CO[7]
                         net (fo=1, routed)           0.030     5.151    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry_n_0
    SLICE_X22Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     5.312 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/outr_carry__0/O[5]
                         net (fo=3, routed)           0.537     5.850    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/topR_out_reg[15]_2[5]
    SLICE_X20Y131        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.224     6.074 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/topR_out0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.029     6.103    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/topR_out_reg[15]_0[5]
    SLICE_X20Y131        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.341 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/topR_out0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.371    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/topR_out0_carry__0_n_0
    SLICE_X20Y132        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.179     6.550 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/topR_out0_carry__1/O[7]
                         net (fo=8, routed)           0.707     7.257    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/A[25]
    DSP48E2_X5Y48        DSP_A_B_DATA                                 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.008    12.224    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/CLK
    DSP48E2_X5Y48        DSP_A_B_DATA                                 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.179    12.403    
                         clock uncertainty           -0.160    12.243    
    DSP48E2_X5Y48        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[25])
                                                     -0.540    11.703    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/bottomI_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 0.384ns (7.505%)  route 4.732ns (92.495%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.150ns = ( 12.150 - 10.000 ) 
    Source Clock Delay      (SCD):    2.485ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.218ns (routing 1.045ns, distribution 1.173ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.955ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.218     2.485    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/s00_axi_aclk
    SLICE_X14Y132        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y132        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.600 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/ready_reg/Q
                         net (fo=3, routed)           0.446     3.046    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/stage_ready[2]_3[0]
    SLICE_X11Y127        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     3.183 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/ready_i_1__9/O
                         net (fo=694, routed)         1.972     5.155    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/ready03_out
    SLICE_X23Y120        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.132     5.287 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/bottomR_out[23]_i_1__9/O
                         net (fo=96, routed)          2.314     7.601    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul_n_49
    SLICE_X18Y119        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/bottomI_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.934    12.150    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/s00_axi_aclk
    SLICE_X18Y119        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/bottomI_out_reg[10]/C
                         clock pessimism              0.141    12.291    
                         clock uncertainty           -0.160    12.131    
    SLICE_X18Y119        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.080    12.051    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/bottomI_out_reg[10]
  -------------------------------------------------------------------
                         required time                         12.051    
                         arrival time                          -7.601    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/bottomI_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 0.384ns (7.505%)  route 4.732ns (92.495%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.150ns = ( 12.150 - 10.000 ) 
    Source Clock Delay      (SCD):    2.485ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.218ns (routing 1.045ns, distribution 1.173ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.955ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.218     2.485    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/s00_axi_aclk
    SLICE_X14Y132        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y132        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.600 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/ready_reg/Q
                         net (fo=3, routed)           0.446     3.046    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/stage_ready[2]_3[0]
    SLICE_X11Y127        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     3.183 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/ready_i_1__9/O
                         net (fo=694, routed)         1.972     5.155    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/ready03_out
    SLICE_X23Y120        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.132     5.287 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/bottomR_out[23]_i_1__9/O
                         net (fo=96, routed)          2.314     7.601    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul_n_49
    SLICE_X18Y119        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/bottomI_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.934    12.150    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/s00_axi_aclk
    SLICE_X18Y119        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/bottomI_out_reg[11]/C
                         clock pessimism              0.141    12.291    
                         clock uncertainty           -0.160    12.131    
    SLICE_X18Y119        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.080    12.051    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/bottomI_out_reg[11]
  -------------------------------------------------------------------
                         required time                         12.051    
                         arrival time                          -7.601    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/bottomI_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 0.384ns (7.505%)  route 4.732ns (92.495%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.150ns = ( 12.150 - 10.000 ) 
    Source Clock Delay      (SCD):    2.485ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.218ns (routing 1.045ns, distribution 1.173ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.955ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.218     2.485    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/s00_axi_aclk
    SLICE_X14Y132        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y132        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.600 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/ready_reg/Q
                         net (fo=3, routed)           0.446     3.046    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/stage_ready[2]_3[0]
    SLICE_X11Y127        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     3.183 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/ready_i_1__9/O
                         net (fo=694, routed)         1.972     5.155    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/ready03_out
    SLICE_X23Y120        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.132     5.287 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/bottomR_out[23]_i_1__9/O
                         net (fo=96, routed)          2.314     7.601    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul_n_49
    SLICE_X18Y119        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/bottomI_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.934    12.150    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/s00_axi_aclk
    SLICE_X18Y119        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/bottomI_out_reg[8]/C
                         clock pessimism              0.141    12.291    
                         clock uncertainty           -0.160    12.131    
    SLICE_X18Y119        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.080    12.051    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/bottomI_out_reg[8]
  -------------------------------------------------------------------
                         required time                         12.051    
                         arrival time                          -7.601    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/bottomI_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 0.384ns (7.505%)  route 4.732ns (92.495%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.150ns = ( 12.150 - 10.000 ) 
    Source Clock Delay      (SCD):    2.485ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.218ns (routing 1.045ns, distribution 1.173ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.955ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.218     2.485    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/s00_axi_aclk
    SLICE_X14Y132        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y132        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.600 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/ready_reg/Q
                         net (fo=3, routed)           0.446     3.046    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/stage_ready[2]_3[0]
    SLICE_X11Y127        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     3.183 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/ready_i_1__9/O
                         net (fo=694, routed)         1.972     5.155    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/ready03_out
    SLICE_X23Y120        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.132     5.287 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/bottomR_out[23]_i_1__9/O
                         net (fo=96, routed)          2.314     7.601    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul_n_49
    SLICE_X18Y119        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/bottomI_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.934    12.150    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/s00_axi_aclk
    SLICE_X18Y119        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/bottomI_out_reg[9]/C
                         clock pessimism              0.141    12.291    
                         clock uncertainty           -0.160    12.131    
    SLICE_X18Y119        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.080    12.051    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/bottomI_out_reg[9]
  -------------------------------------------------------------------
                         required time                         12.051    
                         arrival time                          -7.601    
  -------------------------------------------------------------------
                         slack                                  4.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/topR_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul1R_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.111ns (45.492%)  route 0.133ns (54.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.986ns (routing 0.955ns, distribution 1.031ns)
  Clock Net Delay (Destination): 2.244ns (routing 1.045ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.986     2.202    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/s00_axi_aclk
    SLICE_X20Y132        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/topR_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y132        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.313 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/topR_out_reg[21]/Q
                         net (fo=1, routed)           0.133     2.446    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/stage_in_out_R[2]_4[21]
    SLICE_X21Y132        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul1R_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.244     2.511    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/s00_axi_aclk
    SLICE_X21Y132        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul1R_reg[21]/C
                         clock pessimism             -0.175     2.335    
    SLICE_X21Y132        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     2.436    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul1R_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.111ns (46.443%)  route 0.128ns (53.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.881ns (routing 0.955ns, distribution 0.926ns)
  Clock Net Delay (Destination): 2.129ns (routing 1.045ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.881     2.097    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y107         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     2.208 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/Q
                         net (fo=1, routed)           0.128     2.336    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[17]
    SLICE_X2Y107         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.129     2.396    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X2Y107         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/C
                         clock pessimism             -0.173     2.223    
    SLICE_X2Y107         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.101     2.324    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/reverse/out_R_reg[168]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[0].genblk1[0].butterfly/tempR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.112ns (47.197%)  route 0.125ns (52.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.979ns (routing 0.955ns, distribution 1.024ns)
  Clock Net Delay (Destination): 2.226ns (routing 1.045ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.979     2.195    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/reverse/s00_axi_aclk
    SLICE_X15Y137        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/reverse/out_R_reg[168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     2.307 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/reverse/out_R_reg[168]/Q
                         net (fo=3, routed)           0.125     2.432    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[0].genblk1[0].butterfly/Q[24]
    SLICE_X13Y137        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[0].genblk1[0].butterfly/tempR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.226     2.493    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[0].genblk1[0].butterfly/s00_axi_aclk
    SLICE_X13Y137        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[0].genblk1[0].butterfly/tempR_reg[0]/C
                         clock pessimism             -0.175     2.317    
    SLICE_X13Y137        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     2.418    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[0].genblk1[0].butterfly/tempR_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.418    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/bottomI_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/slv_reg32_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.112ns (34.462%)  route 0.213ns (65.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.927ns (routing 0.955ns, distribution 0.972ns)
  Clock Net Delay (Destination): 2.223ns (routing 1.045ns, distribution 1.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.927     2.143    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/s00_axi_aclk
    SLICE_X15Y119        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/bottomI_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.255 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/bottomI_out_reg[7]/Q
                         net (fo=1, routed)           0.213     2.468    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/slv_wire32[7]
    SLICE_X15Y126        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/slv_reg32_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.223     2.490    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y126        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/slv_reg32_reg[7]/C
                         clock pessimism             -0.141     2.349    
    SLICE_X15Y126        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     2.452    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/slv_reg32_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mulStart_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mul/lastStartState_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.112ns (51.476%)  route 0.106ns (48.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.604ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      2.106ns (routing 0.955ns, distribution 1.151ns)
  Clock Net Delay (Destination): 2.337ns (routing 1.045ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.106     2.322    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/s00_axi_aclk
    SLICE_X28Y128        FDSE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mulStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y128        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     2.434 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mulStart_reg/Q
                         net (fo=5, routed)           0.106     2.540    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mul/mulStart
    SLICE_X27Y128        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mul/lastStartState_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.337     2.604    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mul/s00_axi_aclk
    SLICE_X27Y128        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mul/lastStartState_reg/C
                         clock pessimism             -0.185     2.420    
    SLICE_X27Y128        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.523    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mul/lastStartState_reg
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/topI_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul1I_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.112ns (60.870%)  route 0.072ns (39.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Net Delay (Source):      1.972ns (routing 0.955ns, distribution 1.017ns)
  Clock Net Delay (Destination): 2.219ns (routing 1.045ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.972     2.188    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/s00_axi_aclk
    SLICE_X15Y133        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/topI_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y133        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     2.300 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/topI_out_reg[20]/Q
                         net (fo=1, routed)           0.072     2.372    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/stage_in_out_I[1]_2[20]
    SLICE_X15Y134        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul1I_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.219     2.486    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/s00_axi_aclk
    SLICE_X15Y134        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul1I_reg[20]/C
                         clock pessimism             -0.232     2.254    
    SLICE_X15Y134        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.101     2.355    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul1I_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/reverse/out_I_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/tempI_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.111ns (46.192%)  route 0.129ns (53.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.978ns (routing 0.955ns, distribution 1.023ns)
  Clock Net Delay (Destination): 2.223ns (routing 1.045ns, distribution 1.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.978     2.194    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/reverse/s00_axi_aclk
    SLICE_X20Y142        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/reverse/out_I_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y142        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     2.305 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/reverse/out_I_reg[77]/Q
                         net (fo=3, routed)           0.129     2.435    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/tempI_reg[23]_0[29]
    SLICE_X22Y142        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/tempI_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.223     2.490    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/s00_axi_aclk
    SLICE_X22Y142        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/tempI_reg[5]/C
                         clock pessimism             -0.176     2.314    
    SLICE_X22Y142        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     2.417    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/tempI_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/topI_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/slv_reg28_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.112ns (49.778%)  route 0.113ns (50.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.978ns (routing 0.955ns, distribution 1.023ns)
  Clock Net Delay (Destination): 2.208ns (routing 1.045ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.978     2.194    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/s00_axi_aclk
    SLICE_X15Y124        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/topI_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y124        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     2.306 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/topI_out_reg[16]/Q
                         net (fo=1, routed)           0.113     2.419    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/slv_wire28[16]
    SLICE_X17Y124        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/slv_reg28_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.208     2.475    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y124        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/slv_reg28_reg[16]/C
                         clock pessimism             -0.176     2.300    
    SLICE_X17Y124        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     2.402    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/slv_reg28_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/reverse/out_I_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[3].genblk1[0].butterfly/tempI_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.114ns (48.126%)  route 0.123ns (51.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      2.084ns (routing 0.955ns, distribution 1.129ns)
  Clock Net Delay (Destination): 2.335ns (routing 1.045ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.084     2.300    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/reverse/s00_axi_aclk
    SLICE_X24Y144        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/reverse/out_I_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y144        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     2.414 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/reverse/out_I_reg[39]/Q
                         net (fo=3, routed)           0.123     2.537    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[3].genblk1[0].butterfly/tempI_reg[23]_0[39]
    SLICE_X25Y144        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[3].genblk1[0].butterfly/tempI_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.335     2.602    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[3].genblk1[0].butterfly/s00_axi_aclk
    SLICE_X25Y144        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[3].genblk1[0].butterfly/tempI_reg[15]/C
                         clock pessimism             -0.185     2.418    
    SLICE_X25Y144        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     2.519    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[3].genblk1[0].butterfly/tempI_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.114ns (46.914%)  route 0.129ns (53.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.881ns (routing 0.955ns, distribution 0.926ns)
  Clock Net Delay (Destination): 2.125ns (routing 1.045ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.881     2.097    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y107         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     2.211 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.129     2.340    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[14]
    SLICE_X3Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.125     2.392    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X3Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                         clock pessimism             -0.173     2.219    
    SLICE_X3Y105         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.322    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X5Y106  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X5Y106  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X5Y106  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X5Y106  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X5Y106  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X5Y106  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X5Y106  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X5Y106  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.426ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.253ns (20.330%)  route 0.991ns (79.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.096ns = ( 12.096 - 10.000 ) 
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 1.045ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.955ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.079     2.346    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y91          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.462 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.263     2.725    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y91          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     2.862 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.729     3.590    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X5Y89          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.880    12.096    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X5Y89          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.173    12.270    
                         clock uncertainty           -0.160    12.110    
    SLICE_X5Y89          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    12.017    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                          -3.590    
  -------------------------------------------------------------------
                         slack                                  8.426    

Slack (MET) :             8.429ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.340ns (28.180%)  route 0.867ns (71.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.147ns = ( 12.147 - 10.000 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 1.045ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.955ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.168     2.435    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y138         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.550 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.188     2.737    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y138         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.962 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.679     3.641    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y134         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.931    12.147    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y134         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.176    12.323    
                         clock uncertainty           -0.160    12.163    
    SLICE_X7Y134         FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.093    12.070    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -3.641    
  -------------------------------------------------------------------
                         slack                                  8.429    

Slack (MET) :             8.429ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.340ns (28.180%)  route 0.867ns (71.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.147ns = ( 12.147 - 10.000 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 1.045ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.955ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.168     2.435    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y138         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.550 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.188     2.737    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y138         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.962 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.679     3.641    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y134         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.931    12.147    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y134         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.176    12.323    
                         clock uncertainty           -0.160    12.163    
    SLICE_X7Y134         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.093    12.070    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -3.641    
  -------------------------------------------------------------------
                         slack                                  8.429    

Slack (MET) :             8.429ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.340ns (28.180%)  route 0.867ns (71.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.147ns = ( 12.147 - 10.000 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 1.045ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.955ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.168     2.435    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y138         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.550 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.188     2.737    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y138         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.962 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.679     3.641    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y134         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.931    12.147    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y134         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.176    12.323    
                         clock uncertainty           -0.160    12.163    
    SLICE_X7Y134         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    12.070    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -3.641    
  -------------------------------------------------------------------
                         slack                                  8.429    

Slack (MET) :             8.429ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.340ns (28.180%)  route 0.867ns (71.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.147ns = ( 12.147 - 10.000 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 1.045ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.955ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.168     2.435    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y138         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.550 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.188     2.737    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y138         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.962 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.679     3.641    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y134         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.931    12.147    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y134         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.176    12.323    
                         clock uncertainty           -0.160    12.163    
    SLICE_X7Y134         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    12.070    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -3.641    
  -------------------------------------------------------------------
                         slack                                  8.429    

Slack (MET) :             8.432ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.340ns (28.250%)  route 0.864ns (71.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.147ns = ( 12.147 - 10.000 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 1.045ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.955ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.168     2.435    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y138         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.550 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.188     2.737    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y138         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.962 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.676     3.638    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y134         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.931    12.147    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y134         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.176    12.323    
                         clock uncertainty           -0.160    12.163    
    SLICE_X7Y134         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    12.070    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -3.638    
  -------------------------------------------------------------------
                         slack                                  8.432    

Slack (MET) :             8.432ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.340ns (28.250%)  route 0.864ns (71.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.147ns = ( 12.147 - 10.000 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 1.045ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.955ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.168     2.435    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y138         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.550 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.188     2.737    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y138         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.962 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.676     3.638    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y134         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.931    12.147    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y134         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.176    12.323    
                         clock uncertainty           -0.160    12.163    
    SLICE_X7Y134         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    12.070    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -3.638    
  -------------------------------------------------------------------
                         slack                                  8.432    

Slack (MET) :             8.432ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.340ns (28.250%)  route 0.864ns (71.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.147ns = ( 12.147 - 10.000 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 1.045ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.955ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.168     2.435    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y138         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.550 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.188     2.737    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y138         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.962 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.676     3.638    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y134         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.931    12.147    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y134         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.176    12.323    
                         clock uncertainty           -0.160    12.163    
    SLICE_X7Y134         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.093    12.070    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -3.638    
  -------------------------------------------------------------------
                         slack                                  8.432    

Slack (MET) :             8.432ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.253ns (20.578%)  route 0.976ns (79.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.087ns = ( 12.087 - 10.000 ) 
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 1.045ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.955ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.079     2.346    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y91          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.462 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.263     2.725    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y91          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     2.862 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.714     3.575    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y89          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.871    12.087    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y89          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.173    12.261    
                         clock uncertainty           -0.160    12.101    
    SLICE_X6Y89          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    12.008    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.008    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                  8.432    

Slack (MET) :             8.432ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.253ns (20.578%)  route 0.976ns (79.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.087ns = ( 12.087 - 10.000 ) 
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 1.045ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.955ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.079     2.346    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y91          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.462 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.263     2.725    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y91          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     2.862 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.714     3.575    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y89          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.871    12.087    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y89          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.173    12.261    
                         clock uncertainty           -0.160    12.101    
    SLICE_X6Y89          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093    12.008    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.008    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                  8.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.105ns (44.279%)  route 0.132ns (55.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      1.132ns (routing 0.572ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.623ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.132     1.283    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.367 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.420    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y104         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.021     1.441 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.079     1.520    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X5Y104         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.248     1.435    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y104         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.127     1.309    
    SLICE_X5Y104         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.018     1.291    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.105ns (44.279%)  route 0.132ns (55.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      1.132ns (routing 0.572ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.623ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.132     1.283    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.367 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.420    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y104         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.021     1.441 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.079     1.520    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X5Y104         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.248     1.435    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y104         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.127     1.309    
    SLICE_X5Y104         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.018     1.291    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.105ns (44.279%)  route 0.132ns (55.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      1.132ns (routing 0.572ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.623ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.132     1.283    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.367 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.420    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y104         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.021     1.441 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.079     1.520    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X5Y104         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.248     1.435    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y104         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.127     1.309    
    SLICE_X5Y104         FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.018     1.291    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.105ns (44.279%)  route 0.132ns (55.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      1.132ns (routing 0.572ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.623ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.132     1.283    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.367 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.420    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y104         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.021     1.441 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.079     1.520    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X5Y104         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.248     1.435    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y104         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.127     1.309    
    SLICE_X5Y104         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.018     1.291    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.105ns (44.279%)  route 0.132ns (55.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      1.132ns (routing 0.572ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.623ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.132     1.283    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.367 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.420    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y104         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.021     1.441 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.079     1.520    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X5Y104         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.248     1.435    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y104         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.127     1.309    
    SLICE_X5Y104         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.018     1.291    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.105ns (39.997%)  route 0.158ns (60.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.132ns (routing 0.572ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.623ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.132     1.283    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.367 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.420    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y104         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.021     1.441 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     1.546    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X4Y104         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.242     1.429    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X4Y104         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.103     1.326    
    SLICE_X4Y104         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.018     1.308    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.105ns (39.997%)  route 0.158ns (60.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.132ns (routing 0.572ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.623ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.132     1.283    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.367 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.420    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y104         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.021     1.441 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     1.546    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X4Y104         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.242     1.429    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X4Y104         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.103     1.326    
    SLICE_X4Y104         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.018     1.308    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.105ns (39.997%)  route 0.158ns (60.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.132ns (routing 0.572ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.623ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.132     1.283    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.367 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.420    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y104         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.021     1.441 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     1.546    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X4Y104         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.242     1.429    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X4Y104         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.103     1.326    
    SLICE_X4Y104         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.018     1.308    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.105ns (39.997%)  route 0.158ns (60.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.132ns (routing 0.572ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.623ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.132     1.283    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.367 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.420    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y104         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.021     1.441 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     1.546    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X4Y104         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.242     1.429    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X4Y104         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.103     1.326    
    SLICE_X4Y104         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.018     1.308    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.105ns (37.700%)  route 0.174ns (62.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      1.132ns (routing 0.572ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.623ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.132     1.283    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.367 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.420    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y104         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.021     1.441 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.120     1.562    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y105         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.250     1.437    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y105         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.102     1.335    
    SLICE_X4Y105         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.018     1.317    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.245    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.691ns  (logic 0.228ns (13.483%)  route 1.463ns (86.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.915ns (routing 0.955ns, distribution 0.960ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.241     1.241    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X5Y157         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     1.469 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.222     1.691    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X5Y156         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.915     2.131    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y156         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.106ns (15.407%)  route 0.582ns (84.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.275ns (routing 0.623ns, distribution 0.652ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.521     0.521    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X5Y157         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.106     0.627 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.061     0.688    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X5Y156         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.275     1.462    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y156         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.269ns  (logic 0.157ns (4.803%)  route 3.112ns (95.197%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    2.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.172ns (routing 1.045ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.955ns, distribution 0.917ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.172     2.439    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y149         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.552 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.350     3.902    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.946 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1366, routed)        1.762     5.708    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y103         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.872     2.088    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.269ns  (logic 0.157ns (4.803%)  route 3.112ns (95.197%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    2.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.172ns (routing 1.045ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.955ns, distribution 0.917ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.172     2.439    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y149         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.552 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.350     3.902    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.946 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1366, routed)        1.762     5.708    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y103         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.872     2.088    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.266ns  (logic 0.157ns (4.807%)  route 3.109ns (95.193%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    2.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.172ns (routing 1.045ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.955ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.172     2.439    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y149         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.552 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.350     3.902    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.946 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1366, routed)        1.759     5.705    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y85          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.879     2.095    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y85          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.266ns  (logic 0.157ns (4.807%)  route 3.109ns (95.193%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    2.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.172ns (routing 1.045ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.955ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.172     2.439    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y149         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.552 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.350     3.902    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.946 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1366, routed)        1.759     5.705    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y85          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.879     2.095    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y85          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.237ns  (logic 0.157ns (4.850%)  route 3.080ns (95.150%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    2.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.172ns (routing 1.045ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.955ns, distribution 0.906ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.172     2.439    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y149         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.552 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.350     3.902    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.946 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1366, routed)        1.730     5.676    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y91          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.861     2.077    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y91          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.237ns  (logic 0.157ns (4.850%)  route 3.080ns (95.150%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    2.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.172ns (routing 1.045ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.955ns, distribution 0.906ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.172     2.439    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y149         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.552 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.350     3.902    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.946 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1366, routed)        1.730     5.676    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y91          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.861     2.077    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y91          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.105ns  (logic 0.157ns (5.056%)  route 2.948ns (94.944%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    2.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.172ns (routing 1.045ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.910ns (routing 0.955ns, distribution 0.955ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.172     2.439    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y149         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.552 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.350     3.902    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.946 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1366, routed)        1.598     5.544    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y149         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.910     2.126    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y149         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.105ns  (logic 0.157ns (5.056%)  route 2.948ns (94.944%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    2.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.172ns (routing 1.045ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.910ns (routing 0.955ns, distribution 0.955ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.172     2.439    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y149         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.552 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.350     3.902    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.946 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1366, routed)        1.598     5.544    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y149         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.910     2.126    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y149         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.104ns  (logic 0.157ns (5.058%)  route 2.947ns (94.942%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    2.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.172ns (routing 1.045ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.943ns (routing 0.955ns, distribution 0.988ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.172     2.439    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y149         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.552 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.350     3.902    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.946 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1366, routed)        1.597     5.543    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y130         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.943     2.159    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.104ns  (logic 0.157ns (5.058%)  route 2.947ns (94.942%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    2.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.172ns (routing 1.045ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.943ns (routing 0.955ns, distribution 0.988ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.172     2.439    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y149         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.552 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.350     3.902    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.946 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1366, routed)        1.597     5.543    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y130         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.943     2.159    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.105ns (6.571%)  route 1.493ns (93.429%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.176ns (routing 0.572ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.623ns, distribution 0.649ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.176     1.327    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y149         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.409 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.649     2.058    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.081 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1366, routed)        0.844     2.925    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y149         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.272     1.459    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y149         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.105ns (6.571%)  route 1.493ns (93.429%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.176ns (routing 0.572ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.623ns, distribution 0.649ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.176     1.327    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y149         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.409 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.649     2.058    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.081 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1366, routed)        0.844     2.925    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y149         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.272     1.459    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y149         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.601ns  (logic 0.105ns (6.558%)  route 1.496ns (93.442%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.176ns (routing 0.572ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.623ns, distribution 0.649ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.176     1.327    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y149         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.409 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.649     2.058    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.081 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1366, routed)        0.847     2.928    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y137         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.272     1.459    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y137         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.601ns  (logic 0.105ns (6.558%)  route 1.496ns (93.442%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.176ns (routing 0.572ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.623ns, distribution 0.649ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.176     1.327    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y149         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.409 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.649     2.058    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.081 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1366, routed)        0.847     2.928    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y137         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.272     1.459    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y137         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.602ns  (logic 0.105ns (6.554%)  route 1.497ns (93.446%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.176ns (routing 0.572ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.623ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.176     1.327    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y149         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.409 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.649     2.058    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.081 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1366, routed)        0.848     2.929    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y130         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.294     1.481    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.602ns  (logic 0.105ns (6.554%)  route 1.497ns (93.446%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.176ns (routing 0.572ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.623ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.176     1.327    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y149         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.409 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.649     2.058    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.081 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1366, routed)        0.848     2.929    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y130         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.294     1.481    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.105ns (6.272%)  route 1.569ns (93.728%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.176ns (routing 0.572ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.623ns, distribution 0.609ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.176     1.327    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y149         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.409 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.649     2.058    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.081 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1366, routed)        0.920     3.001    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y91          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.232     1.419    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y91          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.105ns (6.272%)  route 1.569ns (93.728%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.176ns (routing 0.572ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.623ns, distribution 0.609ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.176     1.327    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y149         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.409 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.649     2.058    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.081 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1366, routed)        0.920     3.001    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y91          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.232     1.419    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y91          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.687ns  (logic 0.105ns (6.224%)  route 1.582ns (93.776%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.176ns (routing 0.572ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.623ns, distribution 0.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.176     1.327    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y149         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.409 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.649     2.058    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.081 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1366, routed)        0.933     3.014    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y85          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.247     1.434    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y85          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.687ns  (logic 0.105ns (6.224%)  route 1.582ns (93.776%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.176ns (routing 0.572ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.623ns, distribution 0.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.176     1.327    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y149         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.409 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.649     2.058    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.081 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1366, routed)        0.933     3.014    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y85          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.247     1.434    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y85          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay           210 Endpoints
Min Delay           210 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.611ns  (logic 1.810ns (50.125%)  route 1.801ns (49.875%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.946ns (routing 0.955ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y52        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X5Y52        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.097     0.097 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.097    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X5Y52        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[13])
                                                      0.773     0.870 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.870    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<13>
    DSP48E2_X5Y52        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.067     0.937 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.937    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<13>
    DSP48E2_X5Y52        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.727     1.664 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     1.664    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X5Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.146     1.810 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           1.801     3.611    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0_n_92
    SLICE_X18Y116        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.946     2.162    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/s00_axi_aclk
    SLICE_X18Y116        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.591ns  (logic 1.810ns (50.404%)  route 1.781ns (49.596%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.006ns (routing 0.955ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y48        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X5Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.097     0.097 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.097    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X5Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[12])
                                                      0.773     0.870 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     0.870    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<12>
    DSP48E2_X5Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.067     0.937 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     0.937    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<12>
    DSP48E2_X5Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.727     1.664 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.664    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X5Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.146     1.810 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           1.781     3.591    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0_n_93
    SLICE_X21Y121        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.006     2.222    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/s00_axi_aclk
    SLICE_X21Y121        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.403ns  (logic 1.810ns (53.188%)  route 1.593ns (46.812%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.946ns (routing 0.955ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y52        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X5Y52        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X5Y52        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<10>
    DSP48E2_X5Y52        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<10>
    DSP48E2_X5Y52        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X5Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           1.593     3.403    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA0_n_95
    SLICE_X18Y116        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.946     2.162    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/s00_axi_aclk
    SLICE_X18Y116        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cMinusDtimesA_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cPlusDtimesB_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.311ns  (logic 1.810ns (54.666%)  route 1.501ns (45.334%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.986ns (routing 0.955ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y52        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X4Y52        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.097     0.097 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.097    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X4Y52        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[12])
                                                      0.773     0.870 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     0.870    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<12>
    DSP48E2_X4Y52        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.067     0.937 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     0.937    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<12>
    DSP48E2_X4Y52        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.727     1.664 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.664    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X4Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.146     1.810 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           1.501     3.311    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cPlusDtimesB0_n_93
    SLICE_X16Y130        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cPlusDtimesB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.986     2.202    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/s00_axi_aclk
    SLICE_X16Y130        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cPlusDtimesB_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA_INST/A2_DATA[12]
                            (internal pin)
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.269ns  (logic 1.754ns (53.656%)  route 1.515ns (46.344%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.945ns (routing 0.955ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y50        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     0.000    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X5Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[12]_A2A1[12])
                                                      0.114     0.114 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     0.114    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X5Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[12]_U[13])
                                                      0.700     0.814 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.814    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER.U<13>
    DSP48E2_X5Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.067     0.881 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.881    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_M_DATA.U_DATA<13>
    DSP48E2_X5Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.727     1.608 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     1.608    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X5Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.146     1.754 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           1.515     3.269    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0_n_92
    SLICE_X21Y116        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.945     2.161    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/s00_axi_aclk
    SLICE_X21Y116        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[0].butterfly/mul/cMinusDtimesA_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.199ns  (logic 1.810ns (56.580%)  route 1.389ns (43.420%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.101ns (routing 0.955ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y60        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y60        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.097     0.097 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.097    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y60        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[14])
                                                      0.773     0.870 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.870    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<14>
    DSP48E2_X6Y60        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.067     0.937 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.937    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X6Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.727     1.664 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     1.664    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X6Y60        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.146     1.810 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           1.389     3.199    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[0].butterfly/mul/cMinusDtimesA0_n_91
    SLICE_X25Y145        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[0].butterfly/mul/cMinusDtimesA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.101     2.317    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[0].butterfly/mul/s00_axi_aclk
    SLICE_X25Y145        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[0].butterfly/mul/cMinusDtimesA_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA_INST/A2_DATA[11]
                            (internal pin)
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.988ns  (logic 1.754ns (58.701%)  route 1.234ns (41.299%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.945ns (routing 0.955ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y50        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X5Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.114     0.114 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     0.114    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X5Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[12])
                                                      0.700     0.814 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     0.814    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER.U<12>
    DSP48E2_X5Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.067     0.881 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     0.881    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_M_DATA.U_DATA<12>
    DSP48E2_X5Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.727     1.608 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.608    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X5Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.146     1.754 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           1.234     2.988    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD0_n_93
    SLICE_X21Y116        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.945     2.161    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/s00_axi_aclk
    SLICE_X21Y116        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/aMinusBtimesD_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.949ns  (logic 1.810ns (61.377%)  route 1.139ns (38.623%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.993ns (routing 0.955ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y48        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X5Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.097     0.097 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.097    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X5Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[13])
                                                      0.773     0.870 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.870    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<13>
    DSP48E2_X5Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.067     0.937 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.937    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<13>
    DSP48E2_X5Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.727     1.664 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     1.664    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X5Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.146     1.810 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           1.139     2.949    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA0_n_92
    SLICE_X22Y120        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.993     2.209    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/s00_axi_aclk
    SLICE_X22Y120        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cMinusDtimesA_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mul/cPlusDtimesB_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.861ns  (logic 1.810ns (63.265%)  route 1.051ns (36.735%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.098ns (routing 0.955ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y48        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X6Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.097     0.097 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.097    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X6Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_U[16])
                                                      0.773     0.870 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     0.870    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<16>
    DSP48E2_X6Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.067     0.937 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     0.937    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<16>
    DSP48E2_X6Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.727     1.664 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     1.664    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<16>
    DSP48E2_X6Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.146     1.810 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           1.051     2.861    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mul/cPlusDtimesB0_n_89
    SLICE_X24Y122        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mul/cPlusDtimesB_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        2.098     2.314    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mul/s00_axi_aclk
    SLICE_X24Y122        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[2].butterfly/mul/cPlusDtimesB_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.853ns  (logic 1.810ns (63.442%)  route 1.043ns (36.558%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.982ns (routing 0.955ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y56        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X6Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.097     0.097 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.097    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X6Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[11])
                                                      0.773     0.870 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     0.870    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<11>
    DSP48E2_X6Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     0.937 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     0.937    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<11>
    DSP48E2_X6Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     1.664 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.664    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X6Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     1.810 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           1.043     2.853    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA0_n_94
    SLICE_X22Y141        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.982     2.198    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/s00_axi_aclk
    SLICE_X22Y141        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/cMinusDtimesA_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.280ns (80.692%)  route 0.067ns (19.308%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.315ns (routing 0.623ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y54        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X4Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.022     0.022 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.022    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X4Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[13])
                                                      0.084     0.106 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.106    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<13>
    DSP48E2_X4Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.014     0.120 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.120    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<13>
    DSP48E2_X4Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.127     0.247 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.247    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X4Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.033     0.280 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.067     0.347    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0_n_92
    SLICE_X16Y136        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.315     1.502    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/s00_axi_aclk
    SLICE_X16Y136        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA_INST/A2_DATA[11]
                            (internal pin)
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/aMinusBtimesD_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.269ns (77.299%)  route 0.079ns (22.701%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.317ns (routing 0.623ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y56        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X5Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.021     0.021 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     0.021    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X5Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[12])
                                                      0.074     0.095 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     0.095    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER.U<12>
    DSP48E2_X5Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.014     0.109 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     0.109    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_M_DATA.U_DATA<12>
    DSP48E2_X5Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.127     0.236 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     0.236    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X5Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.033     0.269 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/aMinusBtimesD0/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.079     0.348    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/aMinusBtimesD0_n_93
    SLICE_X20Y141        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/aMinusBtimesD_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.317     1.504    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/s00_axi_aclk
    SLICE_X20Y141        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[1].genblk1[1].butterfly/mul/aMinusBtimesD_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.280ns (79.772%)  route 0.071ns (20.228%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.380ns (routing 0.623ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y50        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X6Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.022     0.022 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.022    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X6Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_U[16])
                                                      0.084     0.106 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     0.106    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<16>
    DSP48E2_X6Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.014     0.120 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     0.120    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<16>
    DSP48E2_X6Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.127     0.247 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     0.247    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<16>
    DSP48E2_X6Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.033     0.280 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.071     0.351    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA0_n_89
    SLICE_X23Y127        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.380     1.567    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[0].butterfly/mul/s00_axi_aclk
    SLICE_X23Y127        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[0].butterfly/mul/cMinusDtimesA_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.280ns (79.320%)  route 0.073ns (20.680%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.324ns (routing 0.623ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y50        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X4Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.022     0.022 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.022    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X4Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[14])
                                                      0.084     0.106 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.106    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<14>
    DSP48E2_X4Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.014     0.120 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.120    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X4Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.127     0.247 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.247    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X4Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.033     0.280 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.073     0.353    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0_n_91
    SLICE_X16Y126        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.324     1.511    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[1].butterfly/mul/s00_axi_aclk
    SLICE_X16Y126        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[1].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.280ns (79.096%)  route 0.074ns (20.904%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.318ns (routing 0.623ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y48        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X3Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.022     0.022 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.022    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X3Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_U[15])
                                                      0.084     0.106 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     0.106    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<15>
    DSP48E2_X3Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.014     0.120 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     0.120    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<15>
    DSP48E2_X3Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.127     0.247 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.247    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X3Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.033     0.280 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.074     0.354    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0_n_90
    SLICE_X12Y121        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.318     1.505    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/s00_axi_aclk
    SLICE_X12Y121        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.280ns (78.873%)  route 0.075ns (21.127%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.298ns (routing 0.623ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y54        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X3Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.022     0.022 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.022    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X3Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_U[15])
                                                      0.084     0.106 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     0.106    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<15>
    DSP48E2_X3Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.014     0.120 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     0.120    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<15>
    DSP48E2_X3Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.127     0.247 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.247    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X3Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.033     0.280 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.075     0.355    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0_n_90
    SLICE_X11Y137        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.298     1.485    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/s00_axi_aclk
    SLICE_X11Y137        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.280ns (78.431%)  route 0.077ns (21.569%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.323ns (routing 0.623ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y54        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X3Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.022     0.022 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.022    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X3Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[14])
                                                      0.084     0.106 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.106    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<14>
    DSP48E2_X3Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.014     0.120 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.120    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X3Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.127     0.247 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.247    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X3Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.033     0.280 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.077     0.357    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB0_n_91
    SLICE_X13Y136        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.323     1.510    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/s00_axi_aclk
    SLICE_X13Y136        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[1].genblk1[0].butterfly/mul/cPlusDtimesB_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/mul/cMinusDtimesA_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.280ns (78.431%)  route 0.077ns (21.569%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.316ns (routing 0.623ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y60        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X4Y60        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.022     0.022 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.022    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X4Y60        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[11])
                                                      0.084     0.106 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     0.106    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<11>
    DSP48E2_X4Y60        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.014     0.120 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     0.120    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<11>
    DSP48E2_X4Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.127     0.247 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     0.247    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X4Y60        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.033     0.280 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.077     0.357    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/mul/cMinusDtimesA0_n_94
    SLICE_X18Y151        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/mul/cMinusDtimesA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.316     1.503    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/mul/s00_axi_aclk
    SLICE_X18Y151        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[0].stage/genblk1[2].genblk1[0].butterfly/mul/cMinusDtimesA_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.280ns (78.431%)  route 0.077ns (21.569%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.294ns (routing 0.623ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y46        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X4Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.022     0.022 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.022    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X4Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[14])
                                                      0.084     0.106 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.106    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<14>
    DSP48E2_X4Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.014     0.120 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.120    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X4Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.127     0.247 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.247    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X4Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.033     0.280 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.077     0.357    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB0_n_91
    SLICE_X18Y116        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.294     1.481    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/s00_axi_aclk
    SLICE_X18Y116        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[1].butterfly/mul/cPlusDtimesB_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.280ns (78.431%)  route 0.077ns (21.569%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.318ns (routing 0.623ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y48        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X3Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.022     0.022 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.022    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X3Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[13])
                                                      0.084     0.106 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.106    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<13>
    DSP48E2_X3Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.014     0.120 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.120    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<13>
    DSP48E2_X3Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.127     0.247 f  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.247    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X3Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.033     0.280 r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.077     0.357    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB0_n_92
    SLICE_X12Y121        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7488, routed)        1.318     1.505    design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/s00_axi_aclk
    SLICE_X12Y121        FDRE                                         r  design_1_i/fft_pipe_N8_0/inst/fft_pipe_N8_v1_0_S00_AXI_inst/fft/genblk1[2].stage/genblk1[0].genblk1[3].butterfly/mul/cPlusDtimesB_reg[13]/C





