INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/ApproximateMACUnit/ApproximateMACUnit.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/ApproximateMACUnit/ApproximateMACUnit.srcs/sources_1/new/ApproxAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PGGen
INFO: [VRFC 10-311] analyzing module LowerApproxCLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/ApproximateMACUnit/ApproximateMACUnit.srcs/sources_1/new/ApproxMAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ApproxMAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/ApproximateMACUnit/ApproximateMACUnit.srcs/sources_1/new/ApproxMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dadda_PPAM_1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/ApproximateMACUnit/ApproximateMACUnit.srcs/sources_1/new/COMP4to2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMP4to2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/ApproximateMACUnit/ApproximateMACUnit.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2458] undeclared symbol i_16, assumed default net type wire [D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/ApproximateMACUnit/ApproximateMACUnit.srcs/sources_1/new/FA.v:10]
INFO: [VRFC 10-2458] undeclared symbol i_17, assumed default net type wire [D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/ApproximateMACUnit/ApproximateMACUnit.srcs/sources_1/new/FA.v:10]
INFO: [VRFC 10-2458] undeclared symbol i_18, assumed default net type wire [D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/ApproximateMACUnit/ApproximateMACUnit.srcs/sources_1/new/FA.v:12]
INFO: [VRFC 10-2458] undeclared symbol i_22, assumed default net type wire [D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/ApproximateMACUnit/ApproximateMACUnit.srcs/sources_1/new/FA.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/ApproximateMACUnit/ApproximateMACUnit.srcs/sources_1/new/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/ApproximateMACUnit/ApproximateMACUnit.srcs/sim_1/new/MAC_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module approx_mac8Bit_TB
