m255
K4
z2
!s99 nomlopt
!s11e vcom 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/danielcrovo/intelFPGA_lite/21.1/questa_fse/linux_x86_64
T_opt
!s110 1665458705
V=CJlKQnU]EWVK7>gUGPEi0
04 7 3 work divisor rtl 1
=1-000ae431a4f1-6344e211-636d3-1cb34
!s124 OEM10U1 
o-quiet -auto_acc_if_foreign -work work +acc
tCvgOpt 0
n@_opt
OL;O;2021.2;73
Edivisor
Z0 w1664413787
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
Z4 d/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller3_SoC/workspace/simulation
Z5 8/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller3_SoC/workspace/divisor.vhd
Z6 F/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller3_SoC/workspace/divisor.vhd
l0
L5 1
VlU@GX?DQ_]=bO1VoWU?DA0
!s100 1i>^GDl>IPZgNf^Kd`5z=2
Z7 OL;C;2021.2;73
32
Z8 !s110 1665458690
!i10b 1
Z9 !s108 1665458690.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller3_SoC/workspace/divisor.vhd|
Z11 !s107 /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller3_SoC/workspace/divisor.vhd|
!i113 0
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
DEx4 work 7 divisor 0 22 lU@GX?DQ_]=bO1VoWU?DA0
!i122 0
l28
L18 113
VzCi3RXH<=j[^CnUg:[U^M1
!s100 NUP=KImzD<Oz=fHjGj<TO0
R7
32
R8
!i10b 1
R9
R10
R11
!i113 0
R12
R13
