Classic Timing Analyzer report for Project
Wed Jan 05 21:23:34 2022
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 14.577 ns   ; a[0] ; f[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 14.577 ns       ; a[0] ; f[3] ;
; N/A   ; None              ; 14.423 ns       ; a[0] ; f[1] ;
; N/A   ; None              ; 14.376 ns       ; s    ; f[3] ;
; N/A   ; None              ; 14.222 ns       ; s    ; f[1] ;
; N/A   ; None              ; 14.146 ns       ; cin  ; f[3] ;
; N/A   ; None              ; 14.016 ns       ; b[2] ; f[3] ;
; N/A   ; None              ; 13.992 ns       ; cin  ; f[1] ;
; N/A   ; None              ; 13.973 ns       ; b[0] ; f[3] ;
; N/A   ; None              ; 13.902 ns       ; a[0] ; cout ;
; N/A   ; None              ; 13.888 ns       ; a[0] ; f[2] ;
; N/A   ; None              ; 13.862 ns       ; b[2] ; f[1] ;
; N/A   ; None              ; 13.819 ns       ; b[0] ; f[1] ;
; N/A   ; None              ; 13.701 ns       ; s    ; cout ;
; N/A   ; None              ; 13.687 ns       ; s    ; f[2] ;
; N/A   ; None              ; 13.523 ns       ; a[1] ; f[3] ;
; N/A   ; None              ; 13.489 ns       ; b[1] ; f[3] ;
; N/A   ; None              ; 13.471 ns       ; cin  ; cout ;
; N/A   ; None              ; 13.457 ns       ; cin  ; f[2] ;
; N/A   ; None              ; 13.369 ns       ; a[1] ; f[1] ;
; N/A   ; None              ; 13.341 ns       ; b[2] ; cout ;
; N/A   ; None              ; 13.335 ns       ; b[1] ; f[1] ;
; N/A   ; None              ; 13.327 ns       ; b[2] ; f[2] ;
; N/A   ; None              ; 13.298 ns       ; b[0] ; cout ;
; N/A   ; None              ; 13.284 ns       ; b[0] ; f[2] ;
; N/A   ; None              ; 13.017 ns       ; a[2] ; f[3] ;
; N/A   ; None              ; 12.863 ns       ; a[2] ; f[1] ;
; N/A   ; None              ; 12.848 ns       ; a[1] ; cout ;
; N/A   ; None              ; 12.834 ns       ; a[1] ; f[2] ;
; N/A   ; None              ; 12.814 ns       ; b[1] ; cout ;
; N/A   ; None              ; 12.800 ns       ; b[1] ; f[2] ;
; N/A   ; None              ; 12.370 ns       ; a[3] ; f[3] ;
; N/A   ; None              ; 12.342 ns       ; a[2] ; cout ;
; N/A   ; None              ; 12.328 ns       ; a[2] ; f[2] ;
; N/A   ; None              ; 12.216 ns       ; a[3] ; f[1] ;
; N/A   ; None              ; 11.995 ns       ; a[0] ; f[0] ;
; N/A   ; None              ; 11.873 ns       ; b[3] ; f[3] ;
; N/A   ; None              ; 11.794 ns       ; s    ; f[0] ;
; N/A   ; None              ; 11.719 ns       ; b[3] ; f[1] ;
; N/A   ; None              ; 11.695 ns       ; a[3] ; cout ;
; N/A   ; None              ; 11.681 ns       ; a[3] ; f[2] ;
; N/A   ; None              ; 11.563 ns       ; cin  ; f[0] ;
; N/A   ; None              ; 11.394 ns       ; b[0] ; f[0] ;
; N/A   ; None              ; 11.198 ns       ; b[3] ; cout ;
; N/A   ; None              ; 11.184 ns       ; b[3] ; f[2] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Wed Jan 05 21:23:33 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only
Info: Longest tpd from source pin "a[0]" to destination pin "f[3]" is 14.577 ns
    Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P6; Fanout = 2; PIN Node = 'a[0]'
    Info: 2: + IC(6.039 ns) + CELL(0.521 ns) = 7.404 ns; Loc. = LCCOMB_X8_Y4_N2; Fanout = 2; COMB Node = 'BcdAdd:comb_6|fourBit:comb_4|FA:fa0|c_out~5'
    Info: 3: + IC(0.315 ns) + CELL(0.178 ns) = 7.897 ns; Loc. = LCCOMB_X8_Y4_N28; Fanout = 2; COMB Node = 'BcdAdd:comb_6|fourBit:comb_4|FA:fa1|c_out~5'
    Info: 4: + IC(0.312 ns) + CELL(0.178 ns) = 8.387 ns; Loc. = LCCOMB_X8_Y4_N8; Fanout = 2; COMB Node = 'BcdAdd:comb_6|fourBit:comb_4|FA:fa2|c_out~5'
    Info: 5: + IC(0.303 ns) + CELL(0.322 ns) = 9.012 ns; Loc. = LCCOMB_X8_Y4_N18; Fanout = 4; COMB Node = 'BcdAdd:comb_6|fourBit:comb_4|FA:fa3|c_out~5'
    Info: 6: + IC(0.324 ns) + CELL(0.521 ns) = 9.857 ns; Loc. = LCCOMB_X8_Y4_N12; Fanout = 1; COMB Node = 'BcdAdd:comb_6|fourBit:comb_13|FA:fa3|sum'
    Info: 7: + IC(1.910 ns) + CELL(2.810 ns) = 14.577 ns; Loc. = PIN_N6; Fanout = 0; PIN Node = 'f[3]'
    Info: Total cell delay = 5.374 ns ( 36.87 % )
    Info: Total interconnect delay = 9.203 ns ( 63.13 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Wed Jan 05 21:23:34 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


