# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../verilog_processor.srcs/sources_1/new/EXE.v" \
"../../../../verilog_processor.srcs/sources_1/new/ID.v" \
"../../../../verilog_processor.srcs/sources_1/new/IF.v" \
"../../../../verilog_processor.srcs/sources_1/new/MEM.v" \
"../../../../verilog_processor.srcs/sources_1/new/Processor.v" \
"../../../../verilog_processor.srcs/sources_1/new/WB.v" \
"../../../../verilog_processor.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
