****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-transition_time
	-capacitance
	-sort_by slack
Design : FIFO
Version: L-2016.06-SP3-1
Date   : Wed Feb  1 13:03:02 2023
****************************************


  Startpoint: F_EmptyN_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[31]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                       Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                  0.00       0.00       0.00
  clock network delay (ideal)                                0.00       0.00
  F_EmptyN_reg/CLK (DFFARX1_RVT)                  0.00       0.00       0.00 r
  F_EmptyN_reg/Q (DFFARX1_RVT)                    0.04       0.16       0.16 f
  F_EmptyN (net)                 4     1.56 
  U264/A1 (NAND2X0_RVT)                           0.04       0.20       0.36 f
  U264/Y (NAND2X0_RVT)                            0.05       0.05       0.41 r
  n36 (net)                      2     1.06 
  U175/A1 (NAND3X0_RVT)                           0.05       0.06       0.47 r
  U175/Y (NAND3X0_RVT)                            0.09       0.08       0.54 f
  n146 (net)                     3     2.10 
  U153/A (INVX1_RVT)                              0.09       0.19       0.73 f
  U153/Y (INVX1_RVT)                              0.09       0.09       0.82 r
  n160 (net)                    12     6.74 
  U206/A6 (AO222X1_RVT)                           0.09       4.17       4.99 r
  U206/Y (AO222X1_RVT)                            0.04       0.10       5.09 r
  n78 (net)                      1     0.51 
  fcounter_reg[31]/D (DFFARX1_RVT)                0.04       0.01       5.11 r
  data arrival time                                                     5.11

  clock ideal_clock1 (rise edge)                  0.00      15.20      15.20
  clock network delay (ideal)                                0.00      15.20
  clock reconvergence pessimism                              0.00      15.20
  clock uncertainty                                         -0.10      15.10
  fcounter_reg[31]/CLK (DFFARX1_RVT)                                   15.10 r
  library setup time                                        -0.07      15.03
  data required time                                                   15.03
  -----------------------------------------------------------------------------
  data required time                                                   15.03
  data arrival time                                                    -5.11
  -----------------------------------------------------------------------------
  slack (MET)                                                           9.93


1
