

================================================================
== Vitis HLS Report for 'DebayerRandBatG'
================================================================
* Date:           Thu Jun 13 19:44:22 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.741 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max   |   Type  |
    +---------+---------+-----------+----------+-----+---------+---------+
    |       10|  2085250|  40.000 ns|  8.341 ms|   10|  2085250|       no|
    +---------+---------+-----------+----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_878_1  |        9|  2085249|  9 ~ 1929|          -|          -|  1 ~ 1081|        no|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.25>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:851->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073]   --->   Operation 5 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_0_0_0_0_011551704_lcssa1748_i = alloca i32 1"   --->   Operation 6 'alloca' 'p_0_0_0_0_011551704_lcssa1748_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_1_0_0_011561707_lcssa1750_i = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_1_0_0_011561707_lcssa1750_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_2_0_0_011571710_lcssa1752_i = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_2_0_0_011571710_lcssa1752_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_0_0116317821794_lcssa1830_i = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_0_0116317821794_lcssa1830_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_0_0116217841796_lcssa1832_i = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_0_0116217841796_lcssa1832_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_0_0116117861798_lcssa1834_i = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_0_0116117861798_lcssa1834_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_0_0_011491799_lcssa1836_i = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_0_0_0_011491799_lcssa1836_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_1_0_0_011501801_lcssa1838_i = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_1_0_0_011501801_lcssa1838_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_2_0_0_011511803_lcssa1840_i = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_2_0_0_011511803_lcssa1840_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_0_0_01185_217761806_lcssa1842_i = alloca i32 1"   --->   Operation 15 'alloca' 'p_0_0_01185_217761806_lcssa1842_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_0_0_01184_217781808_lcssa1844_i = alloca i32 1"   --->   Operation 16 'alloca' 'p_0_0_01184_217781808_lcssa1844_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_0_0_01183_217801810_lcssa1846_i = alloca i32 1"   --->   Operation 17 'alloca' 'p_0_0_01183_217801810_lcssa1846_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.46ns)   --->   "%width_read = read i11 @_ssdm_op_Read.ap_stable.i11, i11 %width"   --->   Operation 18 'read' 'width_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (1.46ns)   --->   "%height_read = read i11 @_ssdm_op_Read.ap_stable.i11, i11 %height"   --->   Operation 19 'read' 'height_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bayerPhase_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.46ns)   --->   "%bayerPhase_c_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %bayerPhase_c"   --->   Operation 21 'read' 'bayerPhase_c_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %width, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %height, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgRB, void @empty_24, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgRgb, void @empty_24, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%loopHeight = add i11 %height_read, i11 1" [E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:854->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073]   --->   Operation 26 'add' 'loopHeight' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%loopWidth = add i11 %width_read, i11 1" [E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:855->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073]   --->   Operation 27 'add' 'loopWidth' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_phase = trunc i16 %bayerPhase_c_read" [E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:870->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073]   --->   Operation 28 'trunc' 'x_phase' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln870_1_i = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %bayerPhase_c_read, i32 1, i32 15" [E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:870->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073]   --->   Operation 29 'partselect' 'trunc_ln870_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln851 = store i11 0, i11 %y" [E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:851->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073]   --->   Operation 30 'store' 'store_ln851' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln878 = br void %VITIS_LOOP_881_2.i" [E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:878->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073]   --->   Operation 31 'br' 'br_ln878' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.22>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%y_5 = load i11 %y" [E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:878->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073]   --->   Operation 32 'load' 'y_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln878 = icmp_eq  i11 %y_5, i11 %loopHeight" [E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:878->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073]   --->   Operation 33 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1081, i64 0"   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.79ns)   --->   "%y_6 = add i11 %y_5, i11 1" [E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:878->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073]   --->   Operation 35 'add' 'y_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln878 = br i1 %icmp_ln878, void %VITIS_LOOP_881_2.split.i, void %DebayerRandBatG.exit" [E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:878->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073]   --->   Operation 36 'br' 'br_ln878' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_0_0_0_0_011551704_lcssa1748_i_load = load i10 %p_0_0_0_0_011551704_lcssa1748_i"   --->   Operation 37 'load' 'p_0_0_0_0_011551704_lcssa1748_i_load' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_0_1_0_0_011561707_lcssa1750_i_load = load i10 %p_0_1_0_0_011561707_lcssa1750_i"   --->   Operation 38 'load' 'p_0_1_0_0_011561707_lcssa1750_i_load' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_0_2_0_0_011571710_lcssa1752_i_load = load i10 %p_0_2_0_0_011571710_lcssa1752_i"   --->   Operation 39 'load' 'p_0_2_0_0_011571710_lcssa1752_i_load' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_0_0_0116317821794_lcssa1830_i_load = load i10 %p_0_0_0116317821794_lcssa1830_i"   --->   Operation 40 'load' 'p_0_0_0116317821794_lcssa1830_i_load' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_0_0_0116217841796_lcssa1832_i_load = load i10 %p_0_0_0116217841796_lcssa1832_i"   --->   Operation 41 'load' 'p_0_0_0116217841796_lcssa1832_i_load' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_0_0_0116117861798_lcssa1834_i_load = load i10 %p_0_0_0116117861798_lcssa1834_i"   --->   Operation 42 'load' 'p_0_0_0116117861798_lcssa1834_i_load' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_0_0_0_0_011491799_lcssa1836_i_load = load i10 %p_0_0_0_0_011491799_lcssa1836_i"   --->   Operation 43 'load' 'p_0_0_0_0_011491799_lcssa1836_i_load' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_0_1_0_0_011501801_lcssa1838_i_load = load i10 %p_0_1_0_0_011501801_lcssa1838_i"   --->   Operation 44 'load' 'p_0_1_0_0_011501801_lcssa1838_i_load' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_0_2_0_0_011511803_lcssa1840_i_load = load i10 %p_0_2_0_0_011511803_lcssa1840_i"   --->   Operation 45 'load' 'p_0_2_0_0_011511803_lcssa1840_i_load' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_0_0_01185_217761806_lcssa1842_i_load = load i10 %p_0_0_01185_217761806_lcssa1842_i"   --->   Operation 46 'load' 'p_0_0_01185_217761806_lcssa1842_i_load' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_0_0_01184_217781808_lcssa1844_i_load = load i10 %p_0_0_01184_217781808_lcssa1844_i"   --->   Operation 47 'load' 'p_0_0_01184_217781808_lcssa1844_i_load' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_0_0_01183_217801810_lcssa1846_i_load = load i10 %p_0_0_01183_217801810_lcssa1846_i"   --->   Operation 48 'load' 'p_0_0_01183_217801810_lcssa1846_i_load' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node xor_i)   --->   "%trunc_ln878 = trunc i11 %y_5" [E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:878->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073]   --->   Operation 49 'trunc' 'trunc_ln878' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xor_i)   --->   "%tmp4_i = xor i1 %trunc_ln878, i1 1" [E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:878->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073]   --->   Operation 50 'xor' 'tmp4_i' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xor_i)   --->   "%tmp4_cast_i = zext i1 %tmp4_i" [E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:878->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073]   --->   Operation 51 'zext' 'tmp4_cast_i' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_i = xor i15 %tmp4_cast_i, i15 %trunc_ln870_1_i" [E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:878->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073]   --->   Operation 52 'xor' 'xor_i' <Predicate = (!icmp_ln878)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.79ns)   --->   "%cmp59_i = icmp_ult  i11 %y_5, i11 %height_read" [E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:878->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073]   --->   Operation 53 'icmp' 'cmp59_i' <Predicate = (!icmp_ln878)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.79ns)   --->   "%cmp203_i = icmp_ne  i11 %y_5, i11 0" [E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:878->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073]   --->   Operation 54 'icmp' 'cmp203_i' <Predicate = (!icmp_ln878)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 55 'wait' 'empty' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln851 = store i11 %y_6, i11 %y" [E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:851->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073]   --->   Operation 56 'store' 'store_ln851' <Predicate = (!icmp_ln878)> <Delay = 0.42>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln1073 = ret" [E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073]   --->   Operation 57 'ret' 'ret_ln1073' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 58 [2/2] (1.22ns)   --->   "%call_ln855 = call void @DebayerRandBatG_Pipeline_VITIS_LOOP_881_2, i10 %p_0_0_01183_217801810_lcssa1846_i_load, i10 %p_0_0_01184_217781808_lcssa1844_i_load, i10 %p_0_0_01185_217761806_lcssa1842_i_load, i10 %p_0_2_0_0_011511803_lcssa1840_i_load, i10 %p_0_1_0_0_011501801_lcssa1838_i_load, i10 %p_0_0_0_0_011491799_lcssa1836_i_load, i10 %p_0_0_0116117861798_lcssa1834_i_load, i10 %p_0_0_0116217841796_lcssa1832_i_load, i10 %p_0_0_0116317821794_lcssa1830_i_load, i10 %p_0_2_0_0_011571710_lcssa1752_i_load, i10 %p_0_1_0_0_011561707_lcssa1750_i_load, i10 %p_0_0_0_0_011551704_lcssa1748_i_load, i11 %loopWidth, i1 %x_phase, i15 %xor_i, i1 %cmp203_i, i11 %width_read, i1 %cmp59_i, i30 %imgRB, i30 %imgRgb, i10 %p_0_0_01183_217801810_lcssa1846_i, i10 %p_0_0_01184_217781808_lcssa1844_i, i10 %p_0_0_01185_217761806_lcssa1842_i, i10 %p_0_2_0_0_011511803_lcssa1840_i, i10 %p_0_1_0_0_011501801_lcssa1838_i, i10 %p_0_0_0_0_011491799_lcssa1836_i, i10 %p_0_0_0116117861798_lcssa1834_i, i10 %p_0_0_0116217841796_lcssa1832_i, i10 %p_0_0_0116317821794_lcssa1830_i, i10 %p_0_2_0_0_011571710_lcssa1752_i, i10 %p_0_1_0_0_011561707_lcssa1750_i, i10 %p_0_0_0_0_011551704_lcssa1748_i" [E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:855->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073]   --->   Operation 58 'call' 'call_ln855' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln878 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:878->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073]   --->   Operation 59 'specloopname' 'specloopname_ln878' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln855 = call void @DebayerRandBatG_Pipeline_VITIS_LOOP_881_2, i10 %p_0_0_01183_217801810_lcssa1846_i_load, i10 %p_0_0_01184_217781808_lcssa1844_i_load, i10 %p_0_0_01185_217761806_lcssa1842_i_load, i10 %p_0_2_0_0_011511803_lcssa1840_i_load, i10 %p_0_1_0_0_011501801_lcssa1838_i_load, i10 %p_0_0_0_0_011491799_lcssa1836_i_load, i10 %p_0_0_0116117861798_lcssa1834_i_load, i10 %p_0_0_0116217841796_lcssa1832_i_load, i10 %p_0_0_0116317821794_lcssa1830_i_load, i10 %p_0_2_0_0_011571710_lcssa1752_i_load, i10 %p_0_1_0_0_011561707_lcssa1750_i_load, i10 %p_0_0_0_0_011551704_lcssa1748_i_load, i11 %loopWidth, i1 %x_phase, i15 %xor_i, i1 %cmp203_i, i11 %width_read, i1 %cmp59_i, i30 %imgRB, i30 %imgRgb, i10 %p_0_0_01183_217801810_lcssa1846_i, i10 %p_0_0_01184_217781808_lcssa1844_i, i10 %p_0_0_01185_217761806_lcssa1842_i, i10 %p_0_2_0_0_011511803_lcssa1840_i, i10 %p_0_1_0_0_011501801_lcssa1838_i, i10 %p_0_0_0_0_011491799_lcssa1836_i, i10 %p_0_0_0116117861798_lcssa1834_i, i10 %p_0_0_0116217841796_lcssa1832_i, i10 %p_0_0_0116317821794_lcssa1830_i, i10 %p_0_2_0_0_011571710_lcssa1752_i, i10 %p_0_1_0_0_011561707_lcssa1750_i, i10 %p_0_0_0_0_011551704_lcssa1748_i" [E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:855->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073]   --->   Operation 60 'call' 'call_ln855' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln878 = br void %VITIS_LOOP_881_2.i" [E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:878->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073]   --->   Operation 61 'br' 'br_ln878' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.258ns
The critical path consists of the following:
	wire read operation ('height_read') on port 'height' [20]  (1.460 ns)
	'add' operation 11 bit ('loopHeight', E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:854->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073) [27]  (0.798 ns)

 <State 2>: 1.225ns
The critical path consists of the following:
	'load' operation 11 bit ('y', E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:878->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073) on local variable 'y', E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:851->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073 [34]  (0.000 ns)
	'add' operation 11 bit ('y', E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:878->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073) [37]  (0.798 ns)
	'store' operation 0 bit ('store_ln851', E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:851->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073) of variable 'y', E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:878->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073 on local variable 'y', E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:851->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073 [61]  (0.427 ns)

 <State 3>: 1.225ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln855', E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:855->E:/KRIA/project_2/project_2.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1073) to 'DebayerRandBatG_Pipeline_VITIS_LOOP_881_2' [60]  (1.225 ns)

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
