#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar 17 20:56:07 2020
# Process ID: 5704
# Current directory: E:/My Works/MITS/Multilevel Inverter in FPGA/Verilog Codes/blink
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8448 E:\My Works\MITS\Multilevel Inverter in FPGA\Verilog Codes\blink\blink.xpr
# Log file: E:/My Works/MITS/Multilevel Inverter in FPGA/Verilog Codes/blink/vivado.log
# Journal file: E:/My Works/MITS/Multilevel Inverter in FPGA/Verilog Codes/blink\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/My Works/MITS/Multilevel Inverter in FPGA/Verilog Codes/blink/blink.xpr}
INFO: [Project 1-313] Project file moved from 'D:/EEE/S8/FInal Year Project/Vivado programs/blink' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 815.203 ; gain = 168.789
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 17 20:57:35 2020...
