{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543129589387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543129589395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 22:06:29 2018 " "Processing started: Sat Nov 24 22:06:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543129589395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129589395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Typhoon -c Typhoon " "Command: quartus_map --read_settings_files=on --write_settings_files=off Typhoon -c Typhoon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129589395 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "testPLL.qip " "Tcl Script File testPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE testPLL.qip " "set_global_assignment -name QIP_FILE testPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129589652 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543129589652 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SysPLL.qip " "Tcl Script File SysPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SysPLL.qip " "set_global_assignment -name QIP_FILE SysPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129589652 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543129589652 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SRAMCLK.qip " "Tcl Script File SRAMCLK.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SRAMCLK.qip " "set_global_assignment -name QIP_FILE SRAMCLK.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129589652 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543129589652 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "my_test.qip " "Tcl Script File my_test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE my_test.qip " "set_global_assignment -name QIP_FILE my_test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129589652 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543129589652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543129590325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543129590325 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testPLL.v " "Can't analyze file -- file testPLL.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543129601581 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SRAMCLK.v " "Can't analyze file -- file SRAMCLK.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543129601600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129601607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129601607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129601614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129601614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129601614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129601614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "typhoon.sv 1 1 " "Found 1 design units, including 1 entities, in source file typhoon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Typhoon " "Found entity 1: Typhoon" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129601625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129601625 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_controller.sv(99) " "Verilog HDL warning at SRAM_controller.sv(99): extended using \"x\" or \"z\"" {  } { { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543129601625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_controller " "Found entity 1: SRAM_controller" {  } { { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129601625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129601625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_FIFO " "Found entity 1: SRAM_FIFO" {  } { { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129601639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129601639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129601647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129601647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_clk " "Found entity 1: mem_clk" {  } { { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129601652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129601652 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_port.sv(55) " "Verilog HDL information at VGA_port.sv(55): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_port.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_port.sv" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543129601658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_port " "Found entity 1: VGA_port" {  } { { "VGA_port.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_port.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129601661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129601661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Typhoon " "Elaborating entity \"Typhoon\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543129602209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Typhoon.sv(51) " "Verilog HDL assignment warning at Typhoon.sv(51): truncated value with size 32 to match size of target (10)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543129602211 "|Typhoon"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 Typhoon.sv(71) " "Verilog HDL assignment warning at Typhoon.sv(71): truncated value with size 18 to match size of target (16)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543129602211 "|Typhoon"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DataToSRAM\[2..7\] 0 Typhoon.sv(24) " "Net \"DataToSRAM\[2..7\]\" at Typhoon.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543129602219 "|Typhoon"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "AddressToSRAM\[2..7\] 0 Typhoon.sv(25) " "Net \"AddressToSRAM\[2..7\]\" at Typhoon.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543129602219 "|Typhoon"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "QueueReadReq\[7..2\] 0 Typhoon.sv(26) " "Net \"QueueReadReq\[7..2\]\" at Typhoon.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543129602220 "|Typhoon"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "QueueWriteReq\[7..2\] 0 Typhoon.sv(26) " "Net \"QueueWriteReq\[7..2\]\" at Typhoon.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543129602220 "|Typhoon"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VGA_reset 0 Typhoon.sv(173) " "Net \"VGA_reset\" at Typhoon.sv(173) has no driver or initial value, using a default initial value '0'" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 173 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543129602220 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R Typhoon.sv(12) " "Output port \"VGA_R\" at Typhoon.sv(12) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543129602220 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G Typhoon.sv(12) " "Output port \"VGA_G\" at Typhoon.sv(12) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543129602220 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B Typhoon.sv(12) " "Output port \"VGA_B\" at Typhoon.sv(12) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543129602221 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[0\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[0\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602222 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[1\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[1\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602222 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[2\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[2\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602222 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[3\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[3\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602222 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[4\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[4\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602222 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[5\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[5\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602223 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[6\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[6\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602223 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[7\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[7\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602223 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[8\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[8\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602223 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[9\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[9\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602223 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[10\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[10\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602224 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[11\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[11\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602224 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[12\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[12\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602224 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[13\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[13\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602224 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[14\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[14\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602224 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[15\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[15\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602225 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[16\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[16\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602225 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[17\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[17\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602225 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[18\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[18\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602225 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[19\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[19\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602225 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[0\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[0\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602225 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[1\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[1\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602226 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[2\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[2\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602226 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[3\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[3\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602226 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[4\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[4\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602226 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[5\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[5\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602226 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[6\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[6\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602226 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[7\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[7\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602226 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[8\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[8\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602227 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[9\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[9\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602227 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[10\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[10\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602227 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[11\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[11\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602227 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[12\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[12\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602227 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[13\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[13\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602227 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[14\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[14\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602227 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[15\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[15\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602227 "|Typhoon"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_clk mem_clk:myTest " "Elaborating entity \"mem_clk\" for hierarchy \"mem_clk:myTest\"" {  } { { "Typhoon.sv" "myTest" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129602283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mem_clk:myTest\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"mem_clk:myTest\|altpll:altpll_component\"" {  } { { "mem_clk.v" "altpll_component" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129602333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_clk:myTest\|altpll:altpll_component " "Elaborated megafunction instantiation \"mem_clk:myTest\|altpll:altpll_component\"" {  } { { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129602333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_clk:myTest\|altpll:altpll_component " "Instantiated megafunction \"mem_clk:myTest\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mem_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mem_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602333 ""}  } { { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543129602333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mem_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mem_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_clk_altpll " "Found entity 1: mem_clk_altpll" {  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129602409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129602409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_clk_altpll mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated " "Elaborating entity \"mem_clk_altpll\" for hierarchy \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129602409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:VGAtiming " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:VGAtiming\"" {  } { { "Typhoon.sv" "VGAtiming" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129602427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_controller SRAM_controller:SRAM " "Elaborating entity \"SRAM_controller\" for hierarchy \"SRAM_controller:SRAM\"" {  } { { "Typhoon.sv" "SRAM" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129602463 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundRobinCache SRAM_controller.sv(55) " "Verilog HDL or VHDL warning at SRAM_controller.sv(55): object \"roundRobinCache\" assigned a value but never read" {  } { { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543129602464 "|Typhoon|SRAM_controller:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SRAM_controller.sv(140) " "Verilog HDL assignment warning at SRAM_controller.sv(140): truncated value with size 32 to match size of target (8)" {  } { { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543129602470 "|Typhoon|SRAM_controller:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SRAM_controller.sv(196) " "Verilog HDL assignment warning at SRAM_controller.sv(196): truncated value with size 32 to match size of target (8)" {  } { { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543129602472 "|Typhoon|SRAM_controller:SRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_FIFO SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort " "Elaborating entity \"SRAM_FIFO\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\"" {  } { { "SRAM_controller.sv" "DATA_FIFO_generate\[0\].data_inputPort" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129602533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\"" {  } { { "SRAM_FIFO.v" "dcfifo_component" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129602966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\"" {  } { { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129602967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component " "Instantiated megafunction \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129602967 ""}  } { { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543129602967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_egf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_egf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_egf1 " "Found entity 1: dcfifo_egf1" {  } { { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129603044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129603044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_egf1 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated " "Elaborating entity \"dcfifo_egf1\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129603045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nn6 " "Found entity 1: a_graycounter_nn6" {  } { { "db/a_graycounter_nn6.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/a_graycounter_nn6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129603112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129603112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nn6 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|a_graycounter_nn6:rdptr_g1p " "Elaborating entity \"a_graycounter_nn6\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|a_graycounter_nn6:rdptr_g1p\"" {  } { { "db/dcfifo_egf1.tdf" "rdptr_g1p" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129603119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_j5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_j5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_j5c " "Found entity 1: a_graycounter_j5c" {  } { { "db/a_graycounter_j5c.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/a_graycounter_j5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129603186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129603186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_j5c SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|a_graycounter_j5c:wrptr_g1p " "Elaborating entity \"a_graycounter_j5c\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|a_graycounter_j5c:wrptr_g1p\"" {  } { { "db/dcfifo_egf1.tdf" "wrptr_g1p" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129603188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d421 " "Found entity 1: altsyncram_d421" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129603269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129603269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d421 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram " "Elaborating entity \"altsyncram_d421\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\"" {  } { { "db/dcfifo_egf1.tdf" "fifo_ram" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129603271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ip7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ip7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ip7 " "Found entity 1: alt_synch_pipe_ip7" {  } { { "db/alt_synch_pipe_ip7.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_ip7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129603314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129603314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ip7 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|alt_synch_pipe_ip7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ip7\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|alt_synch_pipe_ip7:rs_dgwp\"" {  } { { "db/dcfifo_egf1.tdf" "rs_dgwp" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129603318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_tu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_tu8 " "Found entity 1: dffpipe_tu8" {  } { { "db/dffpipe_tu8.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dffpipe_tu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129603362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129603362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_tu8 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|alt_synch_pipe_ip7:rs_dgwp\|dffpipe_tu8:dffpipe8 " "Elaborating entity \"dffpipe_tu8\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|alt_synch_pipe_ip7:rs_dgwp\|dffpipe_tu8:dffpipe8\"" {  } { { "db/alt_synch_pipe_ip7.tdf" "dffpipe8" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_ip7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129603368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3u7 " "Found entity 1: alt_synch_pipe_3u7" {  } { { "db/alt_synch_pipe_3u7.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_3u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129603419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129603419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3u7 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|alt_synch_pipe_3u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3u7\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|alt_synch_pipe_3u7:ws_dgrp\"" {  } { { "db/dcfifo_egf1.tdf" "ws_dgrp" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129603423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_966.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_966 " "Found entity 1: cmpr_966" {  } { { "db/cmpr_966.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/cmpr_966.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129603525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129603525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_966 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|cmpr_966:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_966\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|cmpr_966:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_egf1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129603527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_866.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_866.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_866 " "Found entity 1: cmpr_866" {  } { { "db/cmpr_866.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/cmpr_866.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129603597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129603597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_866 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|cmpr_866:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_866\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|cmpr_866:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_egf1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129603597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129603691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129603691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_egf1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129603692 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 519 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 549 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 579 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 609 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 669 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 519 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 549 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 579 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 609 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 669 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 519 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 549 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 579 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 609 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 669 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 519 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 549 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 579 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 609 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 669 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 519 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 549 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 579 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 609 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 669 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 519 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 549 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 579 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 609 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 669 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 519 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 549 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 579 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 609 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 669 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 519 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 549 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 579 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 609 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 669 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129611742 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1543129611742 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1543129611742 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543129612744 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "AddressToSRAM\[1\]\[11\] AddressToSRAM\[1\]\[8\] " "Duplicate LATCH primitive \"AddressToSRAM\[1\]\[11\]\" merged with LATCH primitive \"AddressToSRAM\[1\]\[8\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129612787 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "AddressToSRAM\[1\]\[10\] AddressToSRAM\[1\]\[8\] " "Duplicate LATCH primitive \"AddressToSRAM\[1\]\[10\]\" merged with LATCH primitive \"AddressToSRAM\[1\]\[8\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129612787 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "AddressToSRAM\[1\]\[9\] AddressToSRAM\[1\]\[8\] " "Duplicate LATCH primitive \"AddressToSRAM\[1\]\[9\]\" merged with LATCH primitive \"AddressToSRAM\[1\]\[8\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129612787 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DataToSRAM\[1\]\[8\] DataToSRAM\[1\]\[0\] " "Duplicate LATCH primitive \"DataToSRAM\[1\]\[8\]\" merged with LATCH primitive \"DataToSRAM\[1\]\[0\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129612787 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DataToSRAM\[1\]\[6\] DataToSRAM\[1\]\[2\] " "Duplicate LATCH primitive \"DataToSRAM\[1\]\[6\]\" merged with LATCH primitive \"DataToSRAM\[1\]\[2\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129612787 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DataToSRAM\[1\]\[10\] DataToSRAM\[1\]\[2\] " "Duplicate LATCH primitive \"DataToSRAM\[1\]\[10\]\" merged with LATCH primitive \"DataToSRAM\[1\]\[2\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129612787 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DataToSRAM\[1\]\[14\] DataToSRAM\[1\]\[2\] " "Duplicate LATCH primitive \"DataToSRAM\[1\]\[14\]\" merged with LATCH primitive \"DataToSRAM\[1\]\[2\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129612787 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1543129612787 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129613169 "|Typhoon|VGA_B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543129613169 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543129613300 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "137 " "137 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543129615017 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.map.smsg " "Generated suppressed messages file C:/Users/finnn/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129615396 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543129615802 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129615802 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 181 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1543129615896 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129616037 "|Typhoon|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129616037 "|Typhoon|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129616037 "|Typhoon|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129616037 "|Typhoon|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129616037 "|Typhoon|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129616037 "|Typhoon|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543129616037 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1240 " "Implemented 1240 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543129616037 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543129616037 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1543129616037 ""} { "Info" "ICUT_CUT_TM_LCELLS" "829 " "Implemented 829 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543129616037 ""} { "Info" "ICUT_CUT_TM_RAMS" "296 " "Implemented 296 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543129616037 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543129616037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543129616037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 283 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 283 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543129616150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 22:06:56 2018 " "Processing ended: Sat Nov 24 22:06:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543129616150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543129616150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543129616150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129616150 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "testPLL.qip " "Tcl Script File testPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE testPLL.qip " "set_global_assignment -name QIP_FILE testPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129617842 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543129617842 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SysPLL.qip " "Tcl Script File SysPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SysPLL.qip " "set_global_assignment -name QIP_FILE SysPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129617842 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543129617842 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SRAMCLK.qip " "Tcl Script File SRAMCLK.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SRAMCLK.qip " "set_global_assignment -name QIP_FILE SRAMCLK.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129617842 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543129617842 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "my_test.qip " "Tcl Script File my_test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE my_test.qip " "set_global_assignment -name QIP_FILE my_test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129617846 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543129617846 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543129617892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543129617893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 22:06:57 2018 " "Processing started: Sat Nov 24 22:06:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543129617893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543129617893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Typhoon -c Typhoon " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Typhoon -c Typhoon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543129617893 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543129618096 ""}
{ "Info" "0" "" "Project  = Typhoon" {  } {  } 0 0 "Project  = Typhoon" 0 0 "Fitter" 0 0 1543129618097 ""}
{ "Info" "0" "" "Revision = Typhoon" {  } {  } 0 0 "Revision = Typhoon" 0 0 "Fitter" 0 0 1543129618097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543129618259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543129618259 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Typhoon EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Typhoon\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543129618282 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543129618363 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543129618363 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 " "None of the inputs fed by the compensated output clock of PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 SRAM_DQ\[0\] " "Input \"SRAM_DQ\[0\]\" that is fed by the compensated output clock of PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 181 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543129618427 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 SRAM_DQ\[1\] " "Input \"SRAM_DQ\[1\]\" that is fed by the compensated output clock of PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 181 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543129618427 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 SRAM_DQ\[2\] " "Input \"SRAM_DQ\[2\]\" that is fed by the compensated output clock of PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 181 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543129618427 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 SRAM_DQ\[3\] " "Input \"SRAM_DQ\[3\]\" that is fed by the compensated output clock of PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 181 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543129618427 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 SRAM_DQ\[4\] " "Input \"SRAM_DQ\[4\]\" that is fed by the compensated output clock of PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 181 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543129618427 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 SRAM_DQ\[5\] " "Input \"SRAM_DQ\[5\]\" that is fed by the compensated output clock of PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 181 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543129618427 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 SRAM_DQ\[6\] " "Input \"SRAM_DQ\[6\]\" that is fed by the compensated output clock of PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 181 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543129618427 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 SRAM_DQ\[7\] " "Input \"SRAM_DQ\[7\]\" that is fed by the compensated output clock of PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 181 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543129618427 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 SRAM_DQ\[8\] " "Input \"SRAM_DQ\[8\]\" that is fed by the compensated output clock of PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 181 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543129618427 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 SRAM_DQ\[9\] " "Input \"SRAM_DQ\[9\]\" that is fed by the compensated output clock of PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 181 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543129618427 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 SRAM_DQ\[10\] " "Input \"SRAM_DQ\[10\]\" that is fed by the compensated output clock of PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 181 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543129618427 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 SRAM_DQ\[11\] " "Input \"SRAM_DQ\[11\]\" that is fed by the compensated output clock of PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 181 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543129618427 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 SRAM_DQ\[12\] " "Input \"SRAM_DQ\[12\]\" that is fed by the compensated output clock of PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 181 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543129618427 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 SRAM_DQ\[13\] " "Input \"SRAM_DQ\[13\]\" that is fed by the compensated output clock of PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 181 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543129618427 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 SRAM_DQ\[14\] " "Input \"SRAM_DQ\[14\]\" that is fed by the compensated output clock of PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 181 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543129618427 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 SRAM_DQ\[15\] " "Input \"SRAM_DQ\[15\]\" that is fed by the compensated output clock of PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 181 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543129618427 ""}  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 181 0 0 } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1543129618427 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 1158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1543129618446 ""}  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 1158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1543129618446 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|ram_block1a0 " "Atom \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1543129618446 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1543129618446 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543129618811 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543129618818 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543129619210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543129619210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543129619210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543129619210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543129619210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543129619210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543129619210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543129619210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543129619210 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543129619210 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 6933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543129619210 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 6935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543129619210 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 6937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543129619210 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 6939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543129619210 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 6941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543129619210 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543129619210 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543129619210 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1543129619428 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1543129620852 ""}
{ "Info" "ISTA_SDC_FOUND" "Typhoon.sdc " "Reading SDC File: 'Typhoon.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1543129620852 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Typhoon.sdc 2 CLOCK_50 port " "Ignored filter at Typhoon.sdc(2): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1543129620861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Typhoon.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at Typhoon.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{Clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{CLOCK_50\}\] " "create_clock -name \{Clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{CLOCK_50\}\]" {  } { { "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543129620861 ""}  } { { "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1543129620861 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Typhoon.sdc 5 Clk clock " "Ignored filter at Typhoon.sdc(5): Clk could not be matched with a clock" {  } { { "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1543129620861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 5 Argument -clock is not an object ID " "Ignored set_input_delay at Typhoon.sdc(5): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{Clk\} -max 3 \[all_inputs\] " "set_input_delay -clock \{Clk\} -max 3 \[all_inputs\]" {  } { { "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543129620861 ""}  } { { "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1543129620861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 6 Argument -clock is not an object ID " "Ignored set_input_delay at Typhoon.sdc(6): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{Clk\} -min 2 \[all_inputs\] " "set_input_delay -clock \{Clk\} -min 2 \[all_inputs\]" {  } { { "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543129620861 ""}  } { { "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1543129620861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Typhoon.sdc 9 Argument -clock is not an object ID " "Ignored set_output_delay at Typhoon.sdc(9): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{Clk\} 2 \[all_outputs\] " "set_output_delay -clock \{Clk\} 2 \[all_outputs\]" {  } { { "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543129620861 ""}  } { { "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1543129620861 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543129620874 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543129620876 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543129620894 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543129620894 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543129620899 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BOARD_CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node BOARD_CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543129621010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debugState.init " "Destination node debugState.init" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 1232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543129621010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debugState.check " "Destination node debugState.check" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 1228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543129621010 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543129621010 ""}  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 6912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543129621010 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543129621010 ""}  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 1158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543129621010 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr19  " "Automatically promoted node WideOr19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543129621010 ""}  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 1222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543129621010 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543129621477 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543129621477 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543129621477 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543129621477 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543129621495 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543129621495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543129621495 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543129621495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543129621578 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543129621578 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543129621578 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543129622010 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1543129622010 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543129622026 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543129622051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543129625910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543129626311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543129626377 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543129631651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543129631651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543129632227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X34_Y24 X45_Y36 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } { { "loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} { { 12 { 0 ""} 34 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543129636961 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543129636961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543129639315 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543129639315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543129639331 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.62 " "Total time spent on timing analysis during the Fitter is 1.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543129639672 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543129639718 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543129640310 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543129640311 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543129640835 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543129641914 ""}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 0 " "PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 181 0 0 } }  } 0 15062 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "Fitter" 0 -1 1543129642805 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1543129642832 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 Cyclone IV E " "17 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVCMOS AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVCMOS at AH3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543129642878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVCMOS AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVCMOS at AF4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543129642878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVCMOS AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVCMOS at AG4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543129642878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVCMOS AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVCMOS at AH4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543129642878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVCMOS AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVCMOS at AF6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543129642878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVCMOS AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVCMOS at AG6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543129642878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVCMOS AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVCMOS at AH6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543129642878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVCMOS AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVCMOS at AF7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543129642878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVCMOS AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVCMOS at AD1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543129642878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVCMOS AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVCMOS at AD2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543129642878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVCMOS AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVCMOS at AE2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543129642878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVCMOS AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVCMOS at AE1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543129642878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVCMOS AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVCMOS at AE3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543129642878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVCMOS AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVCMOS at AE4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543129642878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVCMOS AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVCMOS at AF3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543129642878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVCMOS AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVCMOS at AG3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543129642878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BOARD_CLK 2.5 V Y2 " "Pin BOARD_CLK uses I/O standard 2.5 V at Y2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BOARD_CLK } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BOARD_CLK" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543129642878 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1543129642878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.fit.smsg " "Generated suppressed messages file C:/Users/finnn/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543129643174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 430 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 430 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5769 " "Peak virtual memory: 5769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543129644445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 22:07:24 2018 " "Processing ended: Sat Nov 24 22:07:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543129644445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543129644445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543129644445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543129644445 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543129646612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543129646618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 22:07:26 2018 " "Processing started: Sat Nov 24 22:07:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543129646618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543129646618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Typhoon -c Typhoon " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Typhoon -c Typhoon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543129646618 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "testPLL.qip " "Tcl Script File testPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE testPLL.qip " "set_global_assignment -name QIP_FILE testPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129646934 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1543129646934 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SysPLL.qip " "Tcl Script File SysPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SysPLL.qip " "set_global_assignment -name QIP_FILE SysPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129646934 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1543129646934 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SRAMCLK.qip " "Tcl Script File SRAMCLK.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SRAMCLK.qip " "set_global_assignment -name QIP_FILE SRAMCLK.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129646934 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1543129646934 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "my_test.qip " "Tcl Script File my_test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE my_test.qip " "set_global_assignment -name QIP_FILE my_test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129646934 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1543129646934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1543129647323 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543129652615 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543129652811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 5 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543129653546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 22:07:33 2018 " "Processing ended: Sat Nov 24 22:07:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543129653546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543129653546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543129653546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543129653546 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543129654518 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "testPLL.qip " "Tcl Script File testPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE testPLL.qip " "set_global_assignment -name QIP_FILE testPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129655671 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1543129655671 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SysPLL.qip " "Tcl Script File SysPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SysPLL.qip " "set_global_assignment -name QIP_FILE SysPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129655671 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1543129655671 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SRAMCLK.qip " "Tcl Script File SRAMCLK.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SRAMCLK.qip " "set_global_assignment -name QIP_FILE SRAMCLK.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129655671 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1543129655671 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "my_test.qip " "Tcl Script File my_test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE my_test.qip " "set_global_assignment -name QIP_FILE my_test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129655671 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1543129655671 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543129655723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543129655723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 22:07:35 2018 " "Processing started: Sat Nov 24 22:07:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543129655723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1543129655723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Typhoon -c Typhoon " "Command: quartus_sta Typhoon -c Typhoon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1543129655723 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1543129656014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1543129656730 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1543129656730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543129656829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543129656829 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1543129657563 ""}
{ "Info" "ISTA_SDC_FOUND" "Typhoon.sdc " "Reading SDC File: 'Typhoon.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1543129657658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Typhoon.sdc 2 CLOCK_50 port " "Ignored filter at Typhoon.sdc(2): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1543129657663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Typhoon.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at Typhoon.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{Clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{CLOCK_50\}\] " "create_clock -name \{Clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{CLOCK_50\}\]" {  } { { "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543129657663 ""}  } { { "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1543129657663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Typhoon.sdc 5 Clk clock " "Ignored filter at Typhoon.sdc(5): Clk could not be matched with a clock" {  } { { "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1543129657672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 5 Argument -clock is not an object ID " "Ignored set_input_delay at Typhoon.sdc(5): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{Clk\} -max 3 \[all_inputs\] " "set_input_delay -clock \{Clk\} -max 3 \[all_inputs\]" {  } { { "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543129657672 ""}  } { { "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1543129657672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 6 Argument -clock is not an object ID " "Ignored set_input_delay at Typhoon.sdc(6): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{Clk\} -min 2 \[all_inputs\] " "set_input_delay -clock \{Clk\} -min 2 \[all_inputs\]" {  } { { "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543129657673 ""}  } { { "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1543129657673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Typhoon.sdc 9 Argument -clock is not an object ID " "Ignored set_output_delay at Typhoon.sdc(9): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{Clk\} 2 \[all_outputs\] " "set_output_delay -clock \{Clk\} 2 \[all_outputs\]" {  } { { "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543129657673 ""}  } { { "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1543129657673 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543129657684 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name BOARD_CLK BOARD_CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name BOARD_CLK BOARD_CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543129657685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myTest\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{myTest\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543129657685 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543129657685 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543129657685 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debugState.bigwait debugState.bigwait " "create_clock -period 1.000 -name debugState.bigwait debugState.bigwait" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543129657686 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543129657686 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1543129657695 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543129657695 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1543129657695 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543129657731 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543129657784 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543129657784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.588 " "Worst-case setup slack is -1.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129657792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129657792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.588              -6.532 BOARD_CLK  " "   -1.588              -6.532 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129657792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.984              -2.491 debugState.bigwait  " "   -0.984              -2.491 debugState.bigwait " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129657792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.866               0.000 myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.866               0.000 myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129657792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543129657792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129657808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129657808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 debugState.bigwait  " "    0.311               0.000 debugState.bigwait " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129657808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 BOARD_CLK  " "    0.361               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129657808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.380               0.000 myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129657808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543129657808 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543129657820 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543129657832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.407 " "Worst-case minimum pulse width slack is 0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129657842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129657842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 debugState.bigwait  " "    0.407               0.000 debugState.bigwait " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129657842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.706               0.000 myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.706               0.000 myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129657842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.630               0.000 BOARD_CLK  " "    9.630               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129657842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543129657842 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543129657963 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543129657963 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543129657963 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543129657963 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.392 ns " "Worst Case Available Settling Time: 6.392 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543129657963 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543129657963 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543129657963 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543129657978 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543129658019 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543129658662 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543129658813 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543129658854 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543129658854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.418 " "Worst-case setup slack is -1.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129658870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129658870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.418              -5.594 BOARD_CLK  " "   -1.418              -5.594 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129658870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.829              -2.087 debugState.bigwait  " "   -0.829              -2.087 debugState.bigwait " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129658870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.509               0.000 myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.509               0.000 myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129658870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543129658870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.235 " "Worst-case hold slack is 0.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129658893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129658893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 debugState.bigwait  " "    0.235               0.000 debugState.bigwait " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129658893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.338               0.000 myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129658893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 BOARD_CLK  " "    0.348               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129658893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543129658893 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543129658907 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543129658947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.430 " "Worst-case minimum pulse width slack is 0.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129658960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129658960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 debugState.bigwait  " "    0.430               0.000 debugState.bigwait " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129658960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.693               0.000 myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.693               0.000 myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129658960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.649               0.000 BOARD_CLK  " "    9.649               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129658960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543129658960 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543129659094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543129659094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543129659094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543129659094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.687 ns " "Worst Case Available Settling Time: 6.687 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543129659094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543129659094 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543129659094 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543129659111 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543129659279 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543129659302 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543129659302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.766 " "Worst-case setup slack is -0.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129659317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129659317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.766              -1.901 BOARD_CLK  " "   -0.766              -1.901 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129659317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.056              -0.056 debugState.bigwait  " "   -0.056              -0.056 debugState.bigwait " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129659317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.138               0.000 myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.138               0.000 myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129659317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543129659317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129659338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129659338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 debugState.bigwait  " "    0.139               0.000 debugState.bigwait " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129659338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 BOARD_CLK  " "    0.146               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129659338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.165               0.000 myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129659338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543129659338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543129659353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543129659369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.294 " "Worst-case minimum pulse width slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129659405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129659405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 debugState.bigwait  " "    0.294               0.000 debugState.bigwait " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129659405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.755               0.000 myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.755               0.000 myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129659405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.373               0.000 BOARD_CLK  " "    9.373               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543129659405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543129659405 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543129659622 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543129659622 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543129659622 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543129659622 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.960 ns " "Worst Case Available Settling Time: 7.960 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543129659622 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543129659622 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543129659622 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543129660589 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543129660589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 15 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543129660997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 22:07:40 2018 " "Processing ended: Sat Nov 24 22:07:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543129660997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543129660997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543129660997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543129660997 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1543129663031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543129663039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 22:07:42 2018 " "Processing started: Sat Nov 24 22:07:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543129663039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1543129663039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Typhoon -c Typhoon " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Typhoon -c Typhoon" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1543129663039 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "testPLL.qip " "Tcl Script File testPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE testPLL.qip " "set_global_assignment -name QIP_FILE testPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129663388 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1543129663388 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SysPLL.qip " "Tcl Script File SysPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SysPLL.qip " "set_global_assignment -name QIP_FILE SysPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129663388 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1543129663388 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SRAMCLK.qip " "Tcl Script File SRAMCLK.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SRAMCLK.qip " "set_global_assignment -name QIP_FILE SRAMCLK.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129663388 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1543129663388 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "my_test.qip " "Tcl Script File my_test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE my_test.qip " "set_global_assignment -name QIP_FILE my_test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129663388 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1543129663388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1543129664211 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon_7_1200mv_85c_slow.svo C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon_7_1200mv_85c_slow.svo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543129664679 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon_7_1200mv_0c_slow.svo C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon_7_1200mv_0c_slow.svo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543129664918 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon_min_1200mv_0c_fast.svo C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon_min_1200mv_0c_fast.svo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543129665178 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon.svo C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon.svo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543129665404 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon_7_1200mv_85c_v_slow.sdo C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543129665586 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon_7_1200mv_0c_v_slow.sdo C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543129665770 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon_min_1200mv_0c_v_fast.sdo C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543129665953 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon_v.sdo C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon_v.sdo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543129666148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 5 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543129666257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 22:07:46 2018 " "Processing ended: Sat Nov 24 22:07:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543129666257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543129666257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543129666257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1543129666257 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 738 s " "Quartus Prime Full Compilation was successful. 0 errors, 738 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1543129667310 ""}
