0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Sergaljerk/Project5.2/Project5.2.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Sergaljerk/Project5.2/Project5.2.srcs/sim_1/new/testbench.v,1532563263,verilog,,,,testbench,,,,,,,,
C:/Users/Sergaljerk/Project5.2/Project5.2.srcs/sources_1/new/d_latch.v,1532561934,verilog,,C:/Users/Sergaljerk/Project5.2/Project5.2.srcs/sim_1/new/testbench.v,,d_latch,,,,,,,,
C:/Users/Sergaljerk/Project5.2/Project5.2.srcs/sources_1/new/sr_latch.v,1532559619,verilog,,C:/Users/Sergaljerk/Project5.2/Project5.2.srcs/sources_1/new/sr_latch_nor.v,,sr_latch_nand,,,,,,,,
C:/Users/Sergaljerk/Project5.2/Project5.2.srcs/sources_1/new/sr_latch_nor.v,1532559790,verilog,,C:/Users/Sergaljerk/Project5.2/Project5.2.srcs/sim_1/new/testbench.v,,sr_latch_nor,,,,,,,,
