--- verilog_synth
+++ uhdm_synth
@@ -1,17 +1,17 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-8.10" *)
+(* top =  1  *)
 module mux2(S, A, B, Y);
-(* src = "dut.sv:2.11-2.12" *)
+(* src = "dut.sv:1.14-1.15" *)
 input S;
 wire S;
-(* src = "dut.sv:3.11-3.12" *)
+(* src = "dut.sv:1.16-1.17" *)
 input A;
 wire A;
-(* src = "dut.sv:3.13-3.14" *)
+(* src = "dut.sv:1.18-1.19" *)
 input B;
 wire B;
-(* src = "dut.sv:4.16-4.17" *)
+(* src = "dut.sv:1.20-1.21" *)
 output Y;
 wire Y;
 \$_MUX_  _0_ (
