Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c09616a8c3474b3ca2f89664bb3150c5 --incr --debug typical --relax --mt 2 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_22 -L axi_protocol_converter_v2_1_20 -L axi_mmu_v2_1_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot XBar_tb_behav xil_defaultlib.XBar_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'flatInputPort' [C:/GitHub/ReconHardware/FPGA_Files/Projects/XBar/XBar.srcs/sim_1/new/XBar_tb.v:12]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'flatOutputPort' [C:/GitHub/ReconHardware/FPGA_Files/Projects/XBar/XBar.srcs/sim_1/new/XBar_tb.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.XBar_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot XBar_tb_behav
