
---------- Begin Simulation Statistics ----------
final_tick                                80301163850                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 212722                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675376                       # Number of bytes of host memory used
host_op_rate                                   232767                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   470.10                       # Real time elapsed on the host
host_tick_rate                              170818289                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109423149                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080301                       # Number of seconds simulated
sim_ticks                                 80301163850                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109423149                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.203915                       # CPI: cycles per instruction
system.cpu.discardedOps                        460096                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         9258422                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.830623                       # IPC: instructions per cycle
system.cpu.numCycles                        120391550                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72978374     66.69%     66.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                 567877      0.52%     67.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241132      0.22%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154494      0.14%     67.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120566      0.11%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44506      0.04%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166276      0.15%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::MemRead               20628139     18.85%     86.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14521785     13.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109423149                       # Class of committed instruction
system.cpu.tickCycles                       111133128                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26421                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69722                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          463                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       349258                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          761                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       701061                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            764                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20399068                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16340759                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80964                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8731968                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8730629                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984666                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1049339                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                325                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433640                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             299766                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133874                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1034                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35536548                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35536548                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35539843                       # number of overall hits
system.cpu.dcache.overall_hits::total        35539843                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       117959                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         117959                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       118007                       # number of overall misses
system.cpu.dcache.overall_misses::total        118007                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6067482892                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6067482892                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6067482892                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6067482892                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35654507                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35654507                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35657850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35657850                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003308                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003308                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003309                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003309                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51437.218796                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51437.218796                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51416.296423                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51416.296423                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        70345                       # number of writebacks
system.cpu.dcache.writebacks::total             70345                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21785                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21785                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21785                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21785                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        96174                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        96174                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        96218                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        96218                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4720562435                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4720562435                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4722435371                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4722435371                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002697                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002697                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002698                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002698                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49083.561410                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49083.561410                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49080.581295                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49080.581295                       # average overall mshr miss latency
system.cpu.dcache.replacements                  94176                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21353655                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21353655                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        58887                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         58887                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1377298972                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1377298972                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21412542                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21412542                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002750                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002750                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23388.845959                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23388.845959                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3627                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3627                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        55260                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        55260                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1224613334                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1224613334                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002581                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002581                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22160.936193                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22160.936193                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14182893                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14182893                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        59072                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        59072                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4690183920                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4690183920                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14241965                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14241965                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004148                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004148                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79397.750542                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79397.750542                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        18158                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18158                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40914                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40914                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3495949101                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3495949101                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85446.280026                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85446.280026                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3295                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3295                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           48                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           48                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.014358                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.014358                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1872936                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1872936                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.013162                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.013162                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42566.727273                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42566.727273                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       216108                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       216108                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000067                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000067                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        36018                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        36018                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       208104                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       208104                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000067                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        34684                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        34684                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  80301163850                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2034.443152                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35814079                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             96224                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            372.194868                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192096                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2034.443152                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993380                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993380                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1646                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35932092                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35932092                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80301163850                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80301163850                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80301163850                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49405331                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17098732                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9762454                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27551480                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27551480                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27551480                       # number of overall hits
system.cpu.icache.overall_hits::total        27551480                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       255584                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         255584                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       255584                       # number of overall misses
system.cpu.icache.overall_misses::total        255584                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4468711239                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4468711239                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4468711239                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4468711239                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27807064                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27807064                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27807064                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27807064                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009191                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009191                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009191                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009191                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 17484.315290                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17484.315290                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 17484.315290                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17484.315290                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       255077                       # number of writebacks
system.cpu.icache.writebacks::total            255077                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       255584                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       255584                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       255584                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       255584                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4127762183                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4127762183                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4127762183                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4127762183                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009191                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009191                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009191                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009191                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16150.315290                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16150.315290                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16150.315290                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16150.315290                       # average overall mshr miss latency
system.cpu.icache.replacements                 255077                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27551480                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27551480                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       255584                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        255584                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4468711239                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4468711239                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27807064                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27807064                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 17484.315290                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17484.315290                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       255584                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       255584                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4127762183                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4127762183                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009191                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009191                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16150.315290                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16150.315290                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  80301163850                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.944410                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27807064                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            255584                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            108.798141                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.944410                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.247043                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.247043                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          504                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.247559                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28062648                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28062648                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80301163850                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80301163850                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80301163850                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  80301163850                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109423149                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               255067                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                53432                       # number of demand (read+write) hits
system.l2.demand_hits::total                   308499                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              255067                       # number of overall hits
system.l2.overall_hits::.cpu.data               53432                       # number of overall hits
system.l2.overall_hits::total                  308499                       # number of overall hits
system.l2.demand_misses::.cpu.inst                517                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42792                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43309                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               517                       # number of overall misses
system.l2.overall_misses::.cpu.data             42792                       # number of overall misses
system.l2.overall_misses::total                 43309                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43603791                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3768632708                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3812236499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43603791                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3768632708                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3812236499                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           255584                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            96224                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               351808                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          255584                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           96224                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              351808                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002023                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.444712                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.123104                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002023                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.444712                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.123104                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 84340.021277                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88068.627500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88024.117366                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84340.021277                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88068.627500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88024.117366                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26320                       # number of writebacks
system.l2.writebacks::total                     26320                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             43304                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            43304                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36561479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3185550915                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3222112394                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36561479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3185550915                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3222112394                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.444660                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.123090                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.444660                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.123090                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70718.528046                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74451.373431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74406.807547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70718.528046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74451.373431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74406.807547                       # average overall mshr miss latency
system.l2.replacements                          27162                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        70345                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            70345                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        70345                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        70345                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       255076                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           255076                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       255076                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       255076                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              2122                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2122                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38792                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38792                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3378809227                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3378809227                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40914                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40914                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.948135                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.948135                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87100.670937                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87100.670937                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2850562972                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2850562972                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.948135                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.948135                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73483.269025                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73483.269025                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         255067                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             255067                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          517                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              517                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43603791                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43603791                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       255584                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         255584                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002023                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002023                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84340.021277                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84340.021277                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36561479                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36561479                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002023                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002023                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70718.528046                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70718.528046                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         51310                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             51310                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4000                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4000                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    389823481                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    389823481                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        55310                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         55310                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.072320                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072320                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97455.870250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97455.870250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3995                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3995                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    334987943                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    334987943                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.072229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83851.800501                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83851.800501                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  80301163850                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15548.275587                       # Cycle average of tags in use
system.l2.tags.total_refs                      700573                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     43546                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.088114                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      58.411591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        44.403190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15445.460806                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003565                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.942716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.948991                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          351                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3484                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12521                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1444742                       # Number of tag accesses
system.l2.tags.data_accesses                  1444742                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80301163850                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     26320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006570744214                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1464                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1464                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              133289                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24886                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       43304                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26320                       # Number of write requests accepted
system.mem_ctrls.readBursts                     43304                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26320                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     11                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.37                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 43304                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26320                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   41837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.568989                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.284100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    424.688646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1463     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1464                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.965164                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.957175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.523686                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               75      5.12%      5.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.14%      5.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1286     87.84%     93.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              101      6.90%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1464                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2771456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1684480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     34.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   80300482843                       # Total gap between requests
system.mem_ctrls.avgGap                    1153344.86                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33088                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2737664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1683264                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 412048.822378307290                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 34092457.303780414164                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 20961887.963968783617                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          517                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        42787                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        26320                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13330199                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1265279274                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1722095573707                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25783.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29571.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  65429163.13                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2738368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2771456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33088                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33088                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1684480                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1684480                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          517                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        42787                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          43304                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        26320                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         26320                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       412049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     34101224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         34513273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       412049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       412049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     20977031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        20977031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     20977031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       412049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     34101224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        55490304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                43293                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               26301                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2717                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2693                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2685                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2668                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2761                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2707                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2759                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2721                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2694                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2757                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1650                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1634                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1634                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1603                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1682                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1711                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1646                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1604                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1611                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1687                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               466865723                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             216465000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1278609473                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10783.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29533.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               26278                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              20364                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            60.70                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           77.43                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        22951                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   194.063527                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   133.278426                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   217.998309                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         8573     37.35%     37.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9893     43.10%     80.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1092      4.76%     85.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          958      4.17%     89.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          751      3.27%     92.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          536      2.34%     95.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          337      1.47%     96.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          221      0.96%     97.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          590      2.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        22951                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2770752                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1683264                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               34.504506                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               20.961888                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.43                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  80301163850                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        82195680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        43684245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      153517140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      68167980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6338782320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17712364110                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  15919972320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   40318683795                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   502.093393                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  41217705743                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2681380000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  36402078107                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        81681600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        43414800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      155594880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      69123240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6338782320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17867878920                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  15789012480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   40345488240                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   502.427192                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  40874518919                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2681380000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  36745264931                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  80301163850                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26320                       # Transaction distribution
system.membus.trans_dist::CleanEvict               98                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38792                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38792                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4512                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       113026                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 113026                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4455936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4455936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             43304                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   43304    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               43304                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  80301163850                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           207658028                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          231874070                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            310894                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        96665                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       255077                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           24673                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40914                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40914                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        255584                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        55310                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       766245                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       286624                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1052869                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     32682304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10660416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               43342720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           27162                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1684480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           378970                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003259                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057132                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 377738     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1229      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             378970                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  80301163850                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          901720635                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         511423584                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         192547554                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
