LIBRARY ieee;
USE ieee.std_logic_1164.all; 


ENTITY variableAddressSelector IS 
	PORT
	(
		pixel_y: in std_logic_vector (9 downto 0);
		pixel_address:	out std_logic_vector (2 downto 0)
	);
END variableAddressSelector;


ARCHITECTURE variableAddressSelector OF variableAddressSelector IS 
signal dataBus_aux : STD_LOGIC_VECTOR(6 DOWNTO 0);
signal controlBus_aux : STD_LOGIC_VECTOR(2 DOWNTO 0);

begin

process
begin

if (pixel_y > 50 and pixel_y < 99) then pixel_address <= "000";

end process;

END variableAddressSelector;