# Reading pref.tcl
# do {C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTestbench/blinkTestbench.mdo}
# Loading project blinkTestbench
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:54:29 on Dec 11,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/bootROM/source" -work work C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v 
# -- Compiling module rom
# 
# Top level modules:
# 	rom
# End time: 22:54:29 on Dec 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:54:29 on Dec 11,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 22:54:29 on Dec 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:54:29 on Dec 11,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 22:54:29 on Dec 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:54:29 on Dec 11,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/RAM/source" -work work C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v 
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# End time: 22:54:30 on Dec 11,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:54:30 on Dec 11,2023
# vlog -reportprogress 300 -sv -mfcu "+incdir+C:/Users/Duncan/git/ForthCPU/interruptLogic/source" "+incdir+C:/Users/Duncan/git/ForthCPU/UART/source" "+incdir+C:/Users/Duncan/git/ForthCPU/RAM/source" "+incdir+C:/Users/Duncan/git/ForthCPU/memoryMapper/source" "+incdir+C:/Users/Duncan/git/ForthCPU/mcuResources/source" "+incdir+C:/Users/Duncan/git/ForthCPU/registerSequencer/source" "+incdir+C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source" "+incdir+C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source" "+incdir+C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source" "+incdir+C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source" "+incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source" "+incdir+C:/Users/Duncan/git/ForthCPU/programCounter/source" "+incdir+C:/Users/Duncan/git/ForthCPU/busController/source" "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" "+incdir+C:/Users/Duncan/git/ForthCPU/instructionLatch/source" "+incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source" "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" "+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source" "+incdir+C:/Users/Duncan/git/ForthCPU/impl1/source" "+incdir+C:/Users/Duncan/git/ForthCPU/impl1/test" "+incdir+C:/Users/Duncan/git/ForthCPU/branchLogic/source" "+incdir+C:/Users/Duncan/git/ForthCPU" "+incdir+C:/Users/Duncan/git/ForthCPU/bootROM/source" -work work C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v C:/Users/Duncan/git/ForthCPU/UART/source/UART.v C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v C:/Users/Duncan/git/ForthCPU/busController/source/busController.v C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v C:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v C:/Users/Duncan/git/ForthCPU/constants.v C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v 
# -- Compiling module interruptMaskRegister
# -- Compiling module UART_TX
# -- Compiling module UART_RX
# -- Compiling module UART
# -- Compiling module RAM
# -- Compiling module memoryMapper
# -- Compiling module mcuResources
# -- Compiling module registerSequencer
# -- Compiling module opxMultiplexer
# -- Compiling module generalGroupDecoder
# -- Compiling module jumpGroupDecoder
# -- Compiling module loadStoreGroupDecoder
# -- Compiling module aluGroupDecoder
# -- Compiling module interruptStateMachine
# -- Compiling module programCounter
# -- Compiling module busSequencer
# -- Compiling module busController
# -- Compiling module registers
# -- Compiling module registerFile
# -- Compiling module ccRegisters
# -- Compiling module aluBMux
# -- Compiling module aluAMux
# -- Compiling module alu
# -- Compiling module fullALU
# -- Compiling module instructionLatch
# -- Compiling module instructionPhaseDecoder
# -- Compiling module debugSequencer
# -- Compiling module debugDecoder
# -- Compiling module synchronizer
# -- Compiling module register
# -- Compiling module synchronizedCounter
# -- Compiling module requestGenerator
# -- Compiling module oneOfEightDecoder
# -- Compiling module debugPort
# -- Compiling module core
# -- Compiling module mcu
# -- Compiling module blinkTests
# -- Compiling module branchLogic
# -- Compiling module upCounter
# -- Compiling module transparentLatch
# -- Compiling module rom
# 
# Top level modules:
# 	blinkTests
# 	branchLogic
# 	upCounter
# 	transparentLatch
# End time: 22:54:30 on Dec 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo3l blinkTests 
# Start time: 22:54:30 on Dec 11,2023
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.blinkTests
# Loading work.mcu
# Loading ovi_machxo3l.PUR
# Loading ovi_machxo3l.GSR
# Loading work.core
# Loading work.register
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.debugDecoder
# Loading work.debugSequencer
# Loading work.instructionPhaseDecoder
# Loading work.instructionLatch
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading ovi_machxo3l.DP8KC
# Loading ovi_machxo3l.VLO
# Loading work.busController
# Loading work.busSequencer
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
# Loading work.mcuResources
# Loading work.memoryMapper
# Loading work.rom
# Loading ovi_machxo3l.VHI
# Loading work.RAM
# Loading ovi_machxo3l.FD1P3DX
# Loading ovi_machxo3l.MUX41
# Loading work.UART
# Loading work.UART_RX
# Loading work.UART_TX
# Loading work.interruptMaskRegister
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'Address'. The port definition is at: C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /blinkTests/mcuInst/mcuResourcesInst/RAMInst File: C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v Line: 101
# Loading ovi_machxo3l.UDFDL5E_UDP_X
# .main_pane.wave.interior.cs.body.pw.wf
run 100us
# End time: 22:55:20 on Dec 11,2023, Elapsed time: 0:00:50
# Errors: 0, Warnings: 50
