Bachtold, A., Hadley, P., Nakanishi, T., and Dekkerdagger, C. 2001. Logic circuits with carbon nanotube transistors. Science 294, 2, 1317--1320.
Borghetti, J., Li, Z., Straznicky, J., Stewart, D., Li, X., Ohlberg, D., Wu, W., and Williams, S. 2008. An integrated nanocrossbar/MOSFET logic circuit: Demonstration of self-programming hardware. In Proceedings of the Spring Meeting of the Materials Research Society. ACM, New York, 96--104.
Rajat Subhra Chakraborty , Somnath Paul , Swarup Bhunia, Analysis and Robust Design of Diode-Resistor Based Nanoscale Crossbar PLA Circuits, Proceedings of the 21st International Conference on VLSI Design, p.441-446, January 04-08, 2008[doi>10.1109/VLSI.2008.44]
Chatterjee, A. and Roy, K. 2003. Performance estimation of molecular crossbar architecture considering capacitive and inductive coupling between interconnects. In Proceedings of the 3rd IEEE Conference on Nanotechnology. 445--448.
Chen, Y., Ohlberg, D. A., Li, X., Stewart, D. R., Williams, R. S., Jeppesen, J. O., Nielsen, K. A., Stoddart, J. F., Olynick, D. L., and Anderson, E. 2003. Nanoscale molecular-switch devices fabricated by imprint lithography. Appl. Phys. Lett. 82, 10, 1601--1612.
Cortadella, J., Kishinevsky, M., Kondratyev, A., Lavagno, L., and Yakovlev, A. 2002. Logic Synthesis of Asynchronous Controllers and Interfaces. Springer Series in Advanced Microelectronics.
Mark E. Dean , David L. Dill , Mark Horowitz, Self-Timed Logic Using Current-Sensing Completion Detection (CSCD), Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.187-191, October 14-16, 1991
A. DeHon, Array-based architecture for FET-based, nanoscale electronics, IEEE Transactions on Nanotechnology, v.2 n.1, p.23-32, March 2003[doi>10.1109/TNANO.2003.808508]
Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, GÃ¶teborg, Sweden[doi>10.1145/379240.379262]
Chen He , M. F. Jacome , G. de Veciana, Scalable defect mapping and configuration of memory-based nanofabrics, Proceedings of the High-Level Design Validation and Test Workshop, 2005. on Tenth IEEE International, p.11-18, November 30-December 02, 2005[doi>10.1109/HLDVT.2005.1568807]
Tad Hogg , Greg Snider, Defect-tolerant Logic with Nanoscale Crossbar Circuits, Journal of Electronic Testing: Theory and Applications, v.23 n.2-3, p.117-129, June      2007[doi>10.1007/s10836-006-0547-7]
Jing Huang , Mehdi B. Tahoori , Fabrizio Lombardi, On the Defect Tolerance of Nano-Scale Two-Dimensional Crossbars, Proceedings of the Defect and Fault Tolerance in VLSI Systems, 19th IEEE International Symposium, p.96-104, October 10-13, 2004
Huang, Y., Duan, X., Cui, Y., Lauhon, L. J., Kim. K., and Lieber, C. M. 2001. Logic gates and computation from assembled nanowire building blocks. Science 294, 2, 1313--1317.
ITRS. 2005. International technology roadmap for semiconductors (ITRS). http://public.itrs.net.
Josephs, M. B., Nowick, S. M., and van Berkel, C. H. 1999. Modeling and design of asynchronous circuits. Proc. IEEE 87, 2, 234--242.
George Karypis , Rajat Aggarwal , Vipin Kumar , Shashi Shekhar, Multilevel hypergraph partitioning: applications in VLSI domain, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.1, p.69-79, March 1999[doi>10.1109/92.748202]
Kuekes, P. J., Stewart, D. R., and Williams, R. S. 2005. The crossbar latch: Logic value storage, restoration, and inversion in crossbar circuits. J. Appl. Phys. 97, 3, 034301--034301-5.
Liu, X., Lee, C., and Zhou, C. 2001. Carbon nanotube field-effect inverters. Appl. Phys. Lett. 79, 20, 3329--3331.
Melosh, N. A., Boukai, A., Diana, F., Gerardot, B., Badolato, A., Petroff, P. M., and Heath, J. R. 1998. Ultrahigh-density nanowire lattices and circuits. Science 280, 5, 1716--1721.
Naeoscale Integration and Modeling Group. 2007. The predictive technology model. Anzona State University. http://www.eas.asu.edu/ptm/.
Nikolic, K., Sadek, A. and Forshaw, M. 2002. Fault-tolerant techniques for nanocomputers. Nanotech. 13, 2--3, 357--362.
Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
Rudell, R. L. and Sangiovanni-Vincentelli, A. 1987. Multiple-valued minimization for PLA optimization. IEEE Trans. CAD Integr. Circ. Syst. 6, 727--750.
Snider, G. S. and Williams, R. S. 2007. Nano/CMOS architecture using a field programmable nanowire interconnect. Nanotech. 18.
Snider, G. S., Kuekes, P., and Williams, R. S. 2004. CMOS-like logic in defective, nanoscale crossbar. Nanotech. 15, 8, 881--891.
Snider, G., Kuekes, P., Hogg, T., and Williams, R. S. 2005. Nanoelectronic architectures. Appl. Phys. A 80, 6, 1183--1195.
Jens Spars , Steve Furber, Principles of Asynchronous Circuit Design: A Systems Perspective, Springer Publishing Company, Incorporated, 2010
Strukov, D. B. and Likharev, K. 2007. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotech. 16, 888--900.
I. E. Sutherland, Micropipelines, Communications of the ACM, v.32 n.6, p.720-738, June 1989[doi>10.1145/63526.63532]
J. M. Tour , W. L. Van Zandt , C. P. Husband , S. M. Husband , L. S. Wilson , P. D. Franzon , D. P. Nackashi, Nanocell logic gates for molecular computing, IEEE Transactions on Nanotechnology, v.1 n.2, p.100-109, June 2002[doi>10.1109/TNANO.2002.804744]
M. M. Ziegler , M. R. Stan, CMOS/nano co-design for crossbar-based molecular electronic systems, IEEE Transactions on Nanotechnology, v.2 n.4, p.217-230, December 2003[doi>10.1109/TNANO.2003.820804]
