{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671622117470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671622117471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 21 11:28:37 2022 " "Processing started: Wed Dec 21 11:28:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671622117471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671622117471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSXPi -c MSXPIV10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSXPi -c MSXPIV10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671622117471 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671622117690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msxpi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file msxpi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSXPi-rtl " "Found design unit 1: MSXPi-rtl" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671622118050 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSXPi " "Found entity 1: MSXPi" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671622118050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671622118050 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSXPi " "Elaborating entity \"MSXPi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671622118082 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BUSDIR_n MSXPi.vhd(60) " "VHDL Signal Declaration warning at MSXPi.vhd(60): used implicit default value for signal \"BUSDIR_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1671622118084 "|MSXPi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readoper MSXPi.vhd(84) " "Verilog HDL or VHDL warning at MSXPi.vhd(84): object \"readoper\" assigned a value but never read" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671622118084 "|MSXPi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeoper MSXPi.vhd(85) " "Verilog HDL or VHDL warning at MSXPi.vhd(85): object \"writeoper\" assigned a value but never read" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671622118084 "|MSXPi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk MSXPi.vhd(94) " "Verilog HDL or VHDL warning at MSXPi.vhd(94): object \"clk\" assigned a value but never read" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671622118084 "|MSXPi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "csPin MSXPi.vhd(110) " "VHDL Process Statement warning at MSXPi.vhd(110): signal \"csPin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671622118084 "|MSXPi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "csPin MSXPi.vhd(105) " "VHDL Process Statement warning at MSXPi.vhd(105): inferring latch(es) for signal or variable \"csPin\", which holds its previous value in one or more paths through the process" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1671622118084 "|MSXPi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "waitSignal MSXPi.vhd(105) " "VHDL Process Statement warning at MSXPi.vhd(105): inferring latch(es) for signal or variable \"waitSignal\", which holds its previous value in one or more paths through the process" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1671622118084 "|MSXPi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D_buff_pi MSXPi.vhd(120) " "VHDL Process Statement warning at MSXPi.vhd(120): signal \"D_buff_pi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671622118084 "|MSXPi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SPI_MISO MSXPi.vhd(120) " "VHDL Process Statement warning at MSXPi.vhd(120): signal \"SPI_MISO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671622118084 "|MSXPi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D_buff_msx_r MSXPi.vhd(121) " "VHDL Process Statement warning at MSXPi.vhd(121): signal \"D_buff_msx_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671622118084 "|MSXPi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D_buff_msx_r MSXPi.vhd(122) " "VHDL Process Statement warning at MSXPi.vhd(122): signal \"D_buff_msx_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671622118085 "|MSXPi"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "D_buff_msx_r\[0\] MSXPi.vhd(91) " "Using initial value X (don't care) for net \"D_buff_msx_r\[0\]\" at MSXPi.vhd(91)" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 91 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671622118085 "|MSXPi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitSignal MSXPi.vhd(105) " "Inferred latch for \"waitSignal\" at MSXPi.vhd(105)" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671622118085 "|MSXPi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csPin MSXPi.vhd(105) " "Inferred latch for \"csPin\" at MSXPi.vhd(105)" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671622118085 "|MSXPi"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[0\] " "Bidir \"D\[0\]\" has no driver" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 55 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1671622118160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[1\] " "Bidir \"D\[1\]\" has no driver" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 55 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1671622118160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[2\] " "Bidir \"D\[2\]\" has no driver" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 55 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1671622118160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[3\] " "Bidir \"D\[3\]\" has no driver" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 55 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1671622118160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[4\] " "Bidir \"D\[4\]\" has no driver" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 55 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1671622118160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[5\] " "Bidir \"D\[5\]\" has no driver" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 55 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1671622118160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[6\] " "Bidir \"D\[6\]\" has no driver" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 55 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1671622118160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[7\] " "Bidir \"D\[7\]\" has no driver" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 55 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1671622118160 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1671622118160 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BUSDIR_n GND " "Pin \"BUSDIR_n\" is stuck at GND" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671622118170 "|MSXPi|BUSDIR_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPI_MOSI GND " "Pin \"SPI_MOSI\" is stuck at GND" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671622118170 "|MSXPi|SPI_MOSI"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1671622118170 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671622118180 "|MSXPi|A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671622118180 "|MSXPi|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671622118180 "|MSXPi|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671622118180 "|MSXPi|A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[4\] " "No output dependent on input pin \"A\[4\]\"" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671622118180 "|MSXPi|A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[5\] " "No output dependent on input pin \"A\[5\]\"" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671622118180 "|MSXPi|A[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[6\] " "No output dependent on input pin \"A\[6\]\"" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671622118180 "|MSXPi|A[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[7\] " "No output dependent on input pin \"A\[7\]\"" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671622118180 "|MSXPi|A[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_SCLK " "No output dependent on input pin \"SPI_SCLK\"" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 64 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671622118180 "|MSXPi|SPI_SCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_MISO " "No output dependent on input pin \"SPI_MISO\"" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD Project/MSXPi.vhd" 66 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671622118180 "|MSXPi|SPI_MISO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1671622118180 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671622118181 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671622118181 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1671622118181 ""} { "Info" "ICUT_CUT_TM_MCELLS" "13 " "Implemented 13 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1671622118181 ""} { "Info" "ICUT_CUT_TM_SEXPS" "6 " "Implemented 6 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1671622118181 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671622118181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671622118210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 21 11:28:38 2022 " "Processing ended: Wed Dec 21 11:28:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671622118210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671622118210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671622118210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671622118210 ""}
