{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1545967967032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545967967033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 28 11:32:46 2018 " "Processing started: Fri Dec 28 11:32:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545967967033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1545967967033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_signal -c top_signal " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_signal -c top_signal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1545967967033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1545967967670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave.v 1 1 " "Found 1 design units, including 1 entities, in source file wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave " "Found entity 1: wave" {  } { { "wave.v" "" { Text "C:/Users/ddd/Desktop/F_signal/wave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967967755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967967755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file top_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_signal " "Found entity 1: top_signal" {  } { { "top_signal.v" "" { Text "C:/Users/ddd/Desktop/F_signal/top_signal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967967762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967967762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq.v 1 1 " "Found 1 design units, including 1 entities, in source file freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq " "Found entity 1: freq" {  } { { "freq.v" "" { Text "C:/Users/ddd/Desktop/F_signal/freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967967767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967967767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "am.v 1 1 " "Found 1 design units, including 1 entities, in source file am.v" { { "Info" "ISGN_ENTITY_NAME" "1 AM " "Found entity 1: AM" {  } { { "AM.v" "" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967967773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967967773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin.v 1 1 " "Found 1 design units, including 1 entities, in source file sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin " "Found entity 1: sin" {  } { { "sin.v" "" { Text "C:/Users/ddd/Desktop/F_signal/sin.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967967779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967967779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangle.v 1 1 " "Found 1 design units, including 1 entities, in source file triangle.v" { { "Info" "ISGN_ENTITY_NAME" "1 triangle " "Found entity 1: triangle" {  } { { "triangle.v" "" { Text "C:/Users/ddd/Desktop/F_signal/triangle.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967967784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967967784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sawtooth.v 1 1 " "Found 1 design units, including 1 entities, in source file sawtooth.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawtooth " "Found entity 1: sawtooth" {  } { { "sawtooth.v" "" { Text "C:/Users/ddd/Desktop/F_signal/sawtooth.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967967791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967967791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectangle.v 1 1 " "Found 1 design units, including 1 entities, in source file rectangle.v" { { "Info" "ISGN_ENTITY_NAME" "1 rectangle " "Found entity 1: rectangle" {  } { { "rectangle.v" "" { Text "C:/Users/ddd/Desktop/F_signal/rectangle.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967967798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967967798 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_signal " "Elaborating entity \"top_signal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1545967968456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq freq:U1 " "Elaborating entity \"freq\" for hierarchy \"freq:U1\"" {  } { { "top_signal.v" "U1" { Text "C:/Users/ddd/Desktop/F_signal/top_signal.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967968461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 freq.v(40) " "Verilog HDL assignment warning at freq.v(40): truncated value with size 32 to match size of target (1)" {  } { { "freq.v" "" { Text "C:/Users/ddd/Desktop/F_signal/freq.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967968462 "|top_signal|freq:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 freq.v(75) " "Verilog HDL assignment warning at freq.v(75): truncated value with size 8 to match size of target (7)" {  } { { "freq.v" "" { Text "C:/Users/ddd/Desktop/F_signal/freq.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967968463 "|top_signal|freq:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 freq.v(76) " "Verilog HDL assignment warning at freq.v(76): truncated value with size 8 to match size of target (7)" {  } { { "freq.v" "" { Text "C:/Users/ddd/Desktop/F_signal/freq.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967968464 "|top_signal|freq:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 freq.v(77) " "Verilog HDL assignment warning at freq.v(77): truncated value with size 8 to match size of target (7)" {  } { { "freq.v" "" { Text "C:/Users/ddd/Desktop/F_signal/freq.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967968464 "|top_signal|freq:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 freq.v(78) " "Verilog HDL assignment warning at freq.v(78): truncated value with size 8 to match size of target (7)" {  } { { "freq.v" "" { Text "C:/Users/ddd/Desktop/F_signal/freq.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967968464 "|top_signal|freq:U1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "freq.v(79) " "Verilog HDL Case Statement warning at freq.v(79): case item expression never matches the case expression" {  } { { "freq.v" "" { Text "C:/Users/ddd/Desktop/F_signal/freq.v" 79 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1545967968465 "|top_signal|freq:U1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "freq.v(80) " "Verilog HDL Case Statement warning at freq.v(80): case item expression never matches the case expression" {  } { { "freq.v" "" { Text "C:/Users/ddd/Desktop/F_signal/freq.v" 80 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1545967968465 "|top_signal|freq:U1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "freq.v(81) " "Verilog HDL Case Statement warning at freq.v(81): case item expression never matches the case expression" {  } { { "freq.v" "" { Text "C:/Users/ddd/Desktop/F_signal/freq.v" 81 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1545967968465 "|top_signal|freq:U1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "freq.v(82) " "Verilog HDL Case Statement warning at freq.v(82): case item expression never matches the case expression" {  } { { "freq.v" "" { Text "C:/Users/ddd/Desktop/F_signal/freq.v" 82 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1545967968465 "|top_signal|freq:U1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "freq.v(83) " "Verilog HDL Case Statement warning at freq.v(83): case item expression never matches the case expression" {  } { { "freq.v" "" { Text "C:/Users/ddd/Desktop/F_signal/freq.v" 83 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1545967968465 "|top_signal|freq:U1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "freq.v(84) " "Verilog HDL Case Statement warning at freq.v(84): case item expression never matches the case expression" {  } { { "freq.v" "" { Text "C:/Users/ddd/Desktop/F_signal/freq.v" 84 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1545967968465 "|top_signal|freq:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 freq.v(85) " "Verilog HDL assignment warning at freq.v(85): truncated value with size 8 to match size of target (7)" {  } { { "freq.v" "" { Text "C:/Users/ddd/Desktop/F_signal/freq.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967968465 "|top_signal|freq:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave wave:U2 " "Elaborating entity \"wave\" for hierarchy \"wave:U2\"" {  } { { "top_signal.v" "U2" { Text "C:/Users/ddd/Desktop/F_signal/top_signal.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967968510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 wave.v(31) " "Verilog HDL assignment warning at wave.v(31): truncated value with size 32 to match size of target (9)" {  } { { "wave.v" "" { Text "C:/Users/ddd/Desktop/F_signal/wave.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967968512 "|top_signal|wave:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 wave.v(53) " "Verilog HDL assignment warning at wave.v(53): truncated value with size 8 to match size of target (7)" {  } { { "wave.v" "" { Text "C:/Users/ddd/Desktop/F_signal/wave.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967968512 "|top_signal|wave:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 wave.v(54) " "Verilog HDL assignment warning at wave.v(54): truncated value with size 8 to match size of target (7)" {  } { { "wave.v" "" { Text "C:/Users/ddd/Desktop/F_signal/wave.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967968512 "|top_signal|wave:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 wave.v(55) " "Verilog HDL assignment warning at wave.v(55): truncated value with size 8 to match size of target (7)" {  } { { "wave.v" "" { Text "C:/Users/ddd/Desktop/F_signal/wave.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967968512 "|top_signal|wave:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 wave.v(56) " "Verilog HDL assignment warning at wave.v(56): truncated value with size 8 to match size of target (7)" {  } { { "wave.v" "" { Text "C:/Users/ddd/Desktop/F_signal/wave.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967968512 "|top_signal|wave:U2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "wave.v(57) " "Verilog HDL Case Statement warning at wave.v(57): case item expression never matches the case expression" {  } { { "wave.v" "" { Text "C:/Users/ddd/Desktop/F_signal/wave.v" 57 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1545967968512 "|top_signal|wave:U2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "wave.v(58) " "Verilog HDL Case Statement warning at wave.v(58): case item expression never matches the case expression" {  } { { "wave.v" "" { Text "C:/Users/ddd/Desktop/F_signal/wave.v" 58 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1545967968512 "|top_signal|wave:U2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "wave.v(59) " "Verilog HDL Case Statement warning at wave.v(59): case item expression never matches the case expression" {  } { { "wave.v" "" { Text "C:/Users/ddd/Desktop/F_signal/wave.v" 59 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1545967968512 "|top_signal|wave:U2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "wave.v(60) " "Verilog HDL Case Statement warning at wave.v(60): case item expression never matches the case expression" {  } { { "wave.v" "" { Text "C:/Users/ddd/Desktop/F_signal/wave.v" 60 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1545967968512 "|top_signal|wave:U2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "wave.v(61) " "Verilog HDL Case Statement warning at wave.v(61): case item expression never matches the case expression" {  } { { "wave.v" "" { Text "C:/Users/ddd/Desktop/F_signal/wave.v" 61 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1545967968512 "|top_signal|wave:U2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "wave.v(62) " "Verilog HDL Case Statement warning at wave.v(62): case item expression never matches the case expression" {  } { { "wave.v" "" { Text "C:/Users/ddd/Desktop/F_signal/wave.v" 62 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1545967968512 "|top_signal|wave:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 wave.v(63) " "Verilog HDL assignment warning at wave.v(63): truncated value with size 8 to match size of target (7)" {  } { { "wave.v" "" { Text "C:/Users/ddd/Desktop/F_signal/wave.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967968513 "|top_signal|wave:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin wave:U2\|sin:sin_inst " "Elaborating entity \"sin\" for hierarchy \"wave:U2\|sin:sin_inst\"" {  } { { "wave.v" "sin_inst" { Text "C:/Users/ddd/Desktop/F_signal/wave.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967968517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wave:U2\|sin:sin_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wave:U2\|sin:sin_inst\|altsyncram:altsyncram_component\"" {  } { { "sin.v" "altsyncram_component" { Text "C:/Users/ddd/Desktop/F_signal/sin.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967968578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave:U2\|sin:sin_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wave:U2\|sin:sin_inst\|altsyncram:altsyncram_component\"" {  } { { "sin.v" "" { Text "C:/Users/ddd/Desktop/F_signal/sin.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545967968581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave:U2\|sin:sin_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"wave:U2\|sin:sin_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967968581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967968581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967968581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin.mif " "Parameter \"init_file\" = \"sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967968581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967968581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967968581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967968581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967968581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967968581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967968581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967968581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967968581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967968581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967968581 ""}  } { { "sin.v" "" { Text "C:/Users/ddd/Desktop/F_signal/sin.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1545967968581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g5h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g5h1 " "Found entity 1: altsyncram_g5h1" {  } { { "db/altsyncram_g5h1.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/altsyncram_g5h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967968661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967968661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g5h1 wave:U2\|sin:sin_inst\|altsyncram:altsyncram_component\|altsyncram_g5h1:auto_generated " "Elaborating entity \"altsyncram_g5h1\" for hierarchy \"wave:U2\|sin:sin_inst\|altsyncram:altsyncram_component\|altsyncram_g5h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967968662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ii2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ii2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ii2 " "Found entity 1: altsyncram_8ii2" {  } { { "db/altsyncram_8ii2.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/altsyncram_8ii2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967968735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967968735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ii2 wave:U2\|sin:sin_inst\|altsyncram:altsyncram_component\|altsyncram_g5h1:auto_generated\|altsyncram_8ii2:altsyncram1 " "Elaborating entity \"altsyncram_8ii2\" for hierarchy \"wave:U2\|sin:sin_inst\|altsyncram:altsyncram_component\|altsyncram_g5h1:auto_generated\|altsyncram_8ii2:altsyncram1\"" {  } { { "db/altsyncram_g5h1.tdf" "altsyncram1" { Text "C:/Users/ddd/Desktop/F_signal/db/altsyncram_g5h1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967968737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom wave:U2\|sin:sin_inst\|altsyncram:altsyncram_component\|altsyncram_g5h1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"wave:U2\|sin:sin_inst\|altsyncram:altsyncram_component\|altsyncram_g5h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_g5h1.tdf" "mgl_prim2" { Text "C:/Users/ddd/Desktop/F_signal/db/altsyncram_g5h1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave:U2\|sin:sin_inst\|altsyncram:altsyncram_component\|altsyncram_g5h1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"wave:U2\|sin:sin_inst\|altsyncram:altsyncram_component\|altsyncram_g5h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_g5h1.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/altsyncram_g5h1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545967969195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave:U2\|sin:sin_inst\|altsyncram:altsyncram_component\|altsyncram_g5h1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"wave:U2\|sin:sin_inst\|altsyncram:altsyncram_component\|altsyncram_g5h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 512 " "Parameter \"NUMWORDS\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 9 " "Parameter \"WIDTHAD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969195 ""}  } { { "db/altsyncram_g5h1.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/altsyncram_g5h1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1545967969195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr wave:U2\|sin:sin_inst\|altsyncram:altsyncram_component\|altsyncram_g5h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"wave:U2\|sin:sin_inst\|altsyncram:altsyncram_component\|altsyncram_g5h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "g:/altera/13.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectangle wave:U2\|rectangle:rectangle_inst " "Elaborating entity \"rectangle\" for hierarchy \"wave:U2\|rectangle:rectangle_inst\"" {  } { { "wave.v" "rectangle_inst" { Text "C:/Users/ddd/Desktop/F_signal/wave.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wave:U2\|rectangle:rectangle_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wave:U2\|rectangle:rectangle_inst\|altsyncram:altsyncram_component\"" {  } { { "rectangle.v" "altsyncram_component" { Text "C:/Users/ddd/Desktop/F_signal/rectangle.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave:U2\|rectangle:rectangle_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wave:U2\|rectangle:rectangle_inst\|altsyncram:altsyncram_component\"" {  } { { "rectangle.v" "" { Text "C:/Users/ddd/Desktop/F_signal/rectangle.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545967969255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave:U2\|rectangle:rectangle_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"wave:U2\|rectangle:rectangle_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rectangle.mif " "Parameter \"init_file\" = \"rectangle.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969255 ""}  } { { "rectangle.v" "" { Text "C:/Users/ddd/Desktop/F_signal/rectangle.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1545967969255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_roh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_roh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_roh1 " "Found entity 1: altsyncram_roh1" {  } { { "db/altsyncram_roh1.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/altsyncram_roh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967969330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967969330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_roh1 wave:U2\|rectangle:rectangle_inst\|altsyncram:altsyncram_component\|altsyncram_roh1:auto_generated " "Elaborating entity \"altsyncram_roh1\" for hierarchy \"wave:U2\|rectangle:rectangle_inst\|altsyncram:altsyncram_component\|altsyncram_roh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j5j2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j5j2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j5j2 " "Found entity 1: altsyncram_j5j2" {  } { { "db/altsyncram_j5j2.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/altsyncram_j5j2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967969404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967969404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j5j2 wave:U2\|rectangle:rectangle_inst\|altsyncram:altsyncram_component\|altsyncram_roh1:auto_generated\|altsyncram_j5j2:altsyncram1 " "Elaborating entity \"altsyncram_j5j2\" for hierarchy \"wave:U2\|rectangle:rectangle_inst\|altsyncram:altsyncram_component\|altsyncram_roh1:auto_generated\|altsyncram_j5j2:altsyncram1\"" {  } { { "db/altsyncram_roh1.tdf" "altsyncram1" { Text "C:/Users/ddd/Desktop/F_signal/db/altsyncram_roh1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle wave:U2\|triangle:triangle_inst " "Elaborating entity \"triangle\" for hierarchy \"wave:U2\|triangle:triangle_inst\"" {  } { { "wave.v" "triangle_inst" { Text "C:/Users/ddd/Desktop/F_signal/wave.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wave:U2\|triangle:triangle_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wave:U2\|triangle:triangle_inst\|altsyncram:altsyncram_component\"" {  } { { "triangle.v" "altsyncram_component" { Text "C:/Users/ddd/Desktop/F_signal/triangle.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave:U2\|triangle:triangle_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wave:U2\|triangle:triangle_inst\|altsyncram:altsyncram_component\"" {  } { { "triangle.v" "" { Text "C:/Users/ddd/Desktop/F_signal/triangle.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545967969431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave:U2\|triangle:triangle_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"wave:U2\|triangle:triangle_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file triangle.mif " "Parameter \"init_file\" = \"triangle.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969432 ""}  } { { "triangle.v" "" { Text "C:/Users/ddd/Desktop/F_signal/triangle.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1545967969432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_slh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_slh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_slh1 " "Found entity 1: altsyncram_slh1" {  } { { "db/altsyncram_slh1.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/altsyncram_slh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967969504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967969504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_slh1 wave:U2\|triangle:triangle_inst\|altsyncram:altsyncram_component\|altsyncram_slh1:auto_generated " "Elaborating entity \"altsyncram_slh1\" for hierarchy \"wave:U2\|triangle:triangle_inst\|altsyncram:altsyncram_component\|altsyncram_slh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k2j2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k2j2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k2j2 " "Found entity 1: altsyncram_k2j2" {  } { { "db/altsyncram_k2j2.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/altsyncram_k2j2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967969581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967969581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k2j2 wave:U2\|triangle:triangle_inst\|altsyncram:altsyncram_component\|altsyncram_slh1:auto_generated\|altsyncram_k2j2:altsyncram1 " "Elaborating entity \"altsyncram_k2j2\" for hierarchy \"wave:U2\|triangle:triangle_inst\|altsyncram:altsyncram_component\|altsyncram_slh1:auto_generated\|altsyncram_k2j2:altsyncram1\"" {  } { { "db/altsyncram_slh1.tdf" "altsyncram1" { Text "C:/Users/ddd/Desktop/F_signal/db/altsyncram_slh1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawtooth wave:U2\|sawtooth:sawtooth_inst " "Elaborating entity \"sawtooth\" for hierarchy \"wave:U2\|sawtooth:sawtooth_inst\"" {  } { { "wave.v" "sawtooth_inst" { Text "C:/Users/ddd/Desktop/F_signal/wave.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wave:U2\|sawtooth:sawtooth_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wave:U2\|sawtooth:sawtooth_inst\|altsyncram:altsyncram_component\"" {  } { { "sawtooth.v" "altsyncram_component" { Text "C:/Users/ddd/Desktop/F_signal/sawtooth.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave:U2\|sawtooth:sawtooth_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wave:U2\|sawtooth:sawtooth_inst\|altsyncram:altsyncram_component\"" {  } { { "sawtooth.v" "" { Text "C:/Users/ddd/Desktop/F_signal/sawtooth.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545967969610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave:U2\|sawtooth:sawtooth_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"wave:U2\|sawtooth:sawtooth_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sawtooth.mif " "Parameter \"init_file\" = \"sawtooth.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969610 ""}  } { { "sawtooth.v" "" { Text "C:/Users/ddd/Desktop/F_signal/sawtooth.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1545967969610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vmh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vmh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vmh1 " "Found entity 1: altsyncram_vmh1" {  } { { "db/altsyncram_vmh1.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/altsyncram_vmh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967969678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967969678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vmh1 wave:U2\|sawtooth:sawtooth_inst\|altsyncram:altsyncram_component\|altsyncram_vmh1:auto_generated " "Elaborating entity \"altsyncram_vmh1\" for hierarchy \"wave:U2\|sawtooth:sawtooth_inst\|altsyncram:altsyncram_component\|altsyncram_vmh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3j2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3j2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3j2 " "Found entity 1: altsyncram_n3j2" {  } { { "db/altsyncram_n3j2.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/altsyncram_n3j2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967969751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967969751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3j2 wave:U2\|sawtooth:sawtooth_inst\|altsyncram:altsyncram_component\|altsyncram_vmh1:auto_generated\|altsyncram_n3j2:altsyncram1 " "Elaborating entity \"altsyncram_n3j2\" for hierarchy \"wave:U2\|sawtooth:sawtooth_inst\|altsyncram:altsyncram_component\|altsyncram_vmh1:auto_generated\|altsyncram_n3j2:altsyncram1\"" {  } { { "db/altsyncram_vmh1.tdf" "altsyncram1" { Text "C:/Users/ddd/Desktop/F_signal/db/altsyncram_vmh1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AM AM:U3 " "Elaborating entity \"AM\" for hierarchy \"AM:U3\"" {  } { { "top_signal.v" "U3" { Text "C:/Users/ddd/Desktop/F_signal/top_signal.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967969764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AM.v(21) " "Verilog HDL assignment warning at AM.v(21): truncated value with size 32 to match size of target (4)" {  } { { "AM.v" "" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967969765 "|top_signal|AM:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 AM.v(42) " "Verilog HDL assignment warning at AM.v(42): truncated value with size 8 to match size of target (7)" {  } { { "AM.v" "" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967969765 "|top_signal|AM:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 AM.v(43) " "Verilog HDL assignment warning at AM.v(43): truncated value with size 8 to match size of target (7)" {  } { { "AM.v" "" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967969765 "|top_signal|AM:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 AM.v(44) " "Verilog HDL assignment warning at AM.v(44): truncated value with size 8 to match size of target (7)" {  } { { "AM.v" "" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967969765 "|top_signal|AM:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 AM.v(45) " "Verilog HDL assignment warning at AM.v(45): truncated value with size 8 to match size of target (7)" {  } { { "AM.v" "" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967969765 "|top_signal|AM:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 AM.v(46) " "Verilog HDL assignment warning at AM.v(46): truncated value with size 8 to match size of target (7)" {  } { { "AM.v" "" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967969765 "|top_signal|AM:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 AM.v(47) " "Verilog HDL assignment warning at AM.v(47): truncated value with size 8 to match size of target (7)" {  } { { "AM.v" "" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967969765 "|top_signal|AM:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 AM.v(48) " "Verilog HDL assignment warning at AM.v(48): truncated value with size 8 to match size of target (7)" {  } { { "AM.v" "" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967969765 "|top_signal|AM:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 AM.v(49) " "Verilog HDL assignment warning at AM.v(49): truncated value with size 8 to match size of target (7)" {  } { { "AM.v" "" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967969765 "|top_signal|AM:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 AM.v(50) " "Verilog HDL assignment warning at AM.v(50): truncated value with size 8 to match size of target (7)" {  } { { "AM.v" "" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967969765 "|top_signal|AM:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 AM.v(51) " "Verilog HDL assignment warning at AM.v(51): truncated value with size 8 to match size of target (7)" {  } { { "AM.v" "" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967969766 "|top_signal|AM:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 AM.v(52) " "Verilog HDL assignment warning at AM.v(52): truncated value with size 8 to match size of target (7)" {  } { { "AM.v" "" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545967969766 "|top_signal|AM:U3"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2584.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2584.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2584 " "Found entity 1: altsyncram_2584" {  } { { "db/altsyncram_2584.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/altsyncram_2584.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967970523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967970523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tma " "Found entity 1: decode_tma" {  } { { "db/decode_tma.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/decode_tma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967970609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967970609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dhb " "Found entity 1: mux_dhb" {  } { { "db/mux_dhb.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/mux_dhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967970703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967970703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_glc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_glc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_glc " "Found entity 1: mux_glc" {  } { { "db/mux_glc.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/mux_glc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967971076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967971076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967971220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967971220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h7i " "Found entity 1: cntr_h7i" {  } { { "db/cntr_h7i.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/cntr_h7i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967971370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967971370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_85j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_85j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_85j " "Found entity 1: cntr_85j" {  } { { "db/cntr_85j.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/cntr_85j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967971474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967971474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_49i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_49i " "Found entity 1: cntr_49i" {  } { { "db/cntr_49i.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/cntr_49i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967971589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967971589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/cmpr_e9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967971662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967971662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967971763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967971763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967971837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967971837 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545967971931 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "freq:U1\|Mux0 " "Found clock multiplexer freq:U1\|Mux0" {  } { { "freq.v" "" { Text "C:/Users/ddd/Desktop/F_signal/freq.v" 62 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1545967972876 "|top_signal|freq:U1|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1545967972876 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "AM:U3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"AM:U3\|Div0\"" {  } { { "AM.v" "Div0" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545967973221 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1545967973221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AM:U3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"AM:U3\|lpm_divide:Div0\"" {  } { { "AM.v" "" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545967973282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AM:U3\|lpm_divide:Div0 " "Instantiated megafunction \"AM:U3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967973282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967973282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967973282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545967973282 ""}  } { { "AM.v" "" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1545967973282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/lpm_divide_5am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967973479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967973479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967973504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967973504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/ddd/Desktop/F_signal/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545967973570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545967973570 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AM:U3\|wave_data\[0\] AM:U3\|wave_data\[0\]~_emulated AM:U3\|wave_data\[0\]~1 " "Register \"AM:U3\|wave_data\[0\]\" is converted into an equivalent circuit using register \"AM:U3\|wave_data\[0\]~_emulated\" and latch \"AM:U3\|wave_data\[0\]~1\"" {  } { { "AM.v" "" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1545967974472 "|top_signal|AM:U3|wave_data[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AM:U3\|wave_data\[1\] AM:U3\|wave_data\[1\]~_emulated AM:U3\|wave_data\[1\]~5 " "Register \"AM:U3\|wave_data\[1\]\" is converted into an equivalent circuit using register \"AM:U3\|wave_data\[1\]~_emulated\" and latch \"AM:U3\|wave_data\[1\]~5\"" {  } { { "AM.v" "" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1545967974472 "|top_signal|AM:U3|wave_data[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AM:U3\|wave_data\[2\] AM:U3\|wave_data\[2\]~_emulated AM:U3\|wave_data\[2\]~9 " "Register \"AM:U3\|wave_data\[2\]\" is converted into an equivalent circuit using register \"AM:U3\|wave_data\[2\]~_emulated\" and latch \"AM:U3\|wave_data\[2\]~9\"" {  } { { "AM.v" "" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1545967974472 "|top_signal|AM:U3|wave_data[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AM:U3\|wave_data\[3\] AM:U3\|wave_data\[3\]~_emulated AM:U3\|wave_data\[3\]~13 " "Register \"AM:U3\|wave_data\[3\]\" is converted into an equivalent circuit using register \"AM:U3\|wave_data\[3\]~_emulated\" and latch \"AM:U3\|wave_data\[3\]~13\"" {  } { { "AM.v" "" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1545967974472 "|top_signal|AM:U3|wave_data[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AM:U3\|wave_data\[4\] AM:U3\|wave_data\[4\]~_emulated AM:U3\|wave_data\[4\]~17 " "Register \"AM:U3\|wave_data\[4\]\" is converted into an equivalent circuit using register \"AM:U3\|wave_data\[4\]~_emulated\" and latch \"AM:U3\|wave_data\[4\]~17\"" {  } { { "AM.v" "" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1545967974472 "|top_signal|AM:U3|wave_data[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AM:U3\|wave_data\[5\] AM:U3\|wave_data\[5\]~_emulated AM:U3\|wave_data\[5\]~21 " "Register \"AM:U3\|wave_data\[5\]\" is converted into an equivalent circuit using register \"AM:U3\|wave_data\[5\]~_emulated\" and latch \"AM:U3\|wave_data\[5\]~21\"" {  } { { "AM.v" "" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1545967974472 "|top_signal|AM:U3|wave_data[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AM:U3\|wave_data\[6\] AM:U3\|wave_data\[6\]~_emulated AM:U3\|wave_data\[6\]~25 " "Register \"AM:U3\|wave_data\[6\]\" is converted into an equivalent circuit using register \"AM:U3\|wave_data\[6\]~_emulated\" and latch \"AM:U3\|wave_data\[6\]~25\"" {  } { { "AM.v" "" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1545967974472 "|top_signal|AM:U3|wave_data[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AM:U3\|wave_data\[7\] AM:U3\|wave_data\[7\]~_emulated AM:U3\|wave_data\[7\]~29 " "Register \"AM:U3\|wave_data\[7\]\" is converted into an equivalent circuit using register \"AM:U3\|wave_data\[7\]~_emulated\" and latch \"AM:U3\|wave_data\[7\]~29\"" {  } { { "AM.v" "" { Text "C:/Users/ddd/Desktop/F_signal/AM.v" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1545967974472 "|top_signal|AM:U3|wave_data[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1545967974472 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_WAVE\[1\] GND " "Pin \"SEG_WAVE\[1\]\" is stuck at GND" {  } { { "top_signal.v" "" { Text "C:/Users/ddd/Desktop/F_signal/top_signal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545967974677 "|top_signal|SEG_WAVE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_FREQ\[0\] GND " "Pin \"SEG_FREQ\[0\]\" is stuck at GND" {  } { { "top_signal.v" "" { Text "C:/Users/ddd/Desktop/F_signal/top_signal.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545967974677 "|top_signal|SEG_FREQ[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_FREQ\[3\] GND " "Pin \"SEG_FREQ\[3\]\" is stuck at GND" {  } { { "top_signal.v" "" { Text "C:/Users/ddd/Desktop/F_signal/top_signal.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545967974677 "|top_signal|SEG_FREQ[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_FREQ\[6\] GND " "Pin \"SEG_FREQ\[6\]\" is stuck at GND" {  } { { "top_signal.v" "" { Text "C:/Users/ddd/Desktop/F_signal/top_signal.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545967974677 "|top_signal|SEG_FREQ[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1545967974677 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545967974889 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "g:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545967975324 "|top_signal|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1545967975324 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545967975558 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 17 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 17 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1545967977177 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1545967977246 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545967977246 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1556 " "Implemented 1556 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1545967977651 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1545967977651 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1348 " "Implemented 1348 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1545967977651 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1545967977651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1545967977651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "670 " "Peak virtual memory: 670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545967977768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 28 11:32:57 2018 " "Processing ended: Fri Dec 28 11:32:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545967977768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545967977768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545967977768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545967977768 ""}
