Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Cont0a23.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Cont0a23.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Cont0a23"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Cont0a23
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P14_Cont0a23\Cont0a23.vhd" into library work
Parsing entity <Cont0a23>.
Parsing architecture <Behavioral> of entity <cont0a23>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Cont0a23> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Cont0a23>.
    Related source file is "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P14_Cont0a23\Cont0a23.vhd".
    Found 1-bit register for signal <countUni<3>>.
    Found 1-bit register for signal <countUni<2>>.
    Found 1-bit register for signal <countUni<1>>.
    Found 1-bit register for signal <countUni<0>>.
    Found 1-bit register for signal <countDec<3>>.
    Found 1-bit register for signal <countDec<2>>.
    Found 1-bit register for signal <countDec<1>>.
    Found 1-bit register for signal <countDec<0>>.
    Found 4-bit adder for signal <countDec[3]_GND_6_o_add_7_OUT> created at line 74.
    Found 4-bit adder for signal <countUni[3]_GND_6_o_add_8_OUT> created at line 76.
    Found 4-bit comparator greater for signal <GND_6_o_countDec[3]_LessThan_1_o> created at line 62
    Found 4-bit comparator greater for signal <PWR_6_o_countUni[3]_LessThan_2_o> created at line 64
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  22 Multiplexer(s).
Unit <Cont0a23> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Registers                                            : 8
 1-bit register                                        : 8
# Comparators                                          : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 22
 1-bit 2-to-1 multiplexer                              : 16
 4-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Registers                                            : 8
 Flip-Flops                                            : 8
# Comparators                                          : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 22
 1-bit 2-to-1 multiplexer                              : 16
 4-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    countDec_0 in unit <Cont0a23>
    countDec_1 in unit <Cont0a23>
    countDec_2 in unit <Cont0a23>
    countDec_3 in unit <Cont0a23>
    countUni_0 in unit <Cont0a23>
    countUni_1 in unit <Cont0a23>
    countUni_2 in unit <Cont0a23>
    countUni_3 in unit <Cont0a23>


Optimizing unit <Cont0a23> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Cont0a23, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Cont0a23.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 49
#      LUT3                        : 16
#      LUT4                        : 1
#      LUT5                        : 9
#      LUT6                        : 22
#      VCC                         : 1
# FlipFlops/Latches                : 24
#      FDC                         : 8
#      FDP                         : 8
#      LDC                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 11
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              24  out of  18224     0%  
 Number of Slice LUTs:                   48  out of   9112     0%  
    Number used as Logic:                48  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     64
   Number with an unused Flip Flop:      40  out of     64    62%  
   Number with an unused LUT:            16  out of     64    25%  
   Number of fully used LUT-FF pairs:     8  out of     64    12%  
   Number of unique control sets:        24

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    232     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------+------------------------+-------+
Clock Signal                                           | Clock buffer(FF name)  | Load  |
-------------------------------------------------------+------------------------+-------+
Load_ValorUni[3]_AND_3_o(Load_ValorUni[3]_AND_3_o1:O)  | NONE(*)(countUni_3_LDC)| 1     |
Clk                                                    | BUFGP                  | 16    |
Load_ValorUni[2]_AND_5_o(Load_ValorUni[2]_AND_5_o1:O)  | NONE(*)(countUni_2_LDC)| 1     |
Load_ValorUni[1]_AND_7_o(Load_ValorUni[1]_AND_7_o1:O)  | NONE(*)(countUni_1_LDC)| 1     |
Load_ValorUni[0]_AND_9_o(Load_ValorUni[0]_AND_9_o1:O)  | NONE(*)(countUni_0_LDC)| 1     |
Load_ValorDec[3]_AND_11_o(Load_ValorDec[3]_AND_11_o1:O)| NONE(*)(countDec_3_LDC)| 1     |
Load_ValorDec[3]_AND_13_o(Load_ValorDec[3]_AND_13_o1:O)| NONE(*)(countDec_2_LDC)| 1     |
Load_ValorDec[3]_AND_15_o(Load_ValorDec[3]_AND_15_o1:O)| NONE(*)(countDec_1_LDC)| 1     |
Load_ValorDec[3]_AND_17_o(Load_ValorDec[3]_AND_17_o1:O)| NONE(*)(countDec_0_LDC)| 1     |
-------------------------------------------------------+------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.490ns (Maximum Frequency: 222.720MHz)
   Minimum input arrival time before clock: 4.825ns
   Maximum output required time after clock: 5.157ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 4.490ns (frequency: 222.720MHz)
  Total number of paths / destination ports: 448 / 24
-------------------------------------------------------------------------
Delay:               4.490ns (Levels of Logic = 4)
  Source:            countUni_3_P_3 (FF)
  Destination:       countDec_1_C_1 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: countUni_3_P_3 to countDec_1_C_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              6   0.447   0.849  countUni_3_P_3 (countUni_3_P_3)
     LUT3:I1->O           12   0.203   0.909  countUni_31 (countUni_3)
     LUT5:I4->O            4   0.205   0.684  countUni[3]_countDec[3]_AND_2_o_SW0 (N6)
     LUT6:I5->O            1   0.205   0.684  countUni[3]_countDec[3]_AND_2_o (countUni[3]_countDec[3]_AND_2_o)
     LUT5:I3->O            2   0.203   0.000  Mmux_countDec[3]_countDec[3]_mux_13_OUT22 (countDec[3]_countDec[3]_mux_13_OUT<1>)
     FDC:D                     0.102          countDec_1_C_1
    ----------------------------------------
    Total                      4.490ns (1.365ns logic, 3.125ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Load_ValorDec[3]_AND_11_o'
  Clock period: 3.709ns (frequency: 269.604MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.709ns (Levels of Logic = 2)
  Source:            countDec_3_LDC (LATCH)
  Destination:       countDec_3_LDC (LATCH)
  Source Clock:      Load_ValorDec[3]_AND_11_o falling
  Destination Clock: Load_ValorDec[3]_AND_11_o falling

  Data Path: countDec_3_LDC to countDec_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  countDec_3_LDC (countDec_3_LDC)
     LUT3:I0->O            7   0.205   0.878  countDec_31 (countDec_3)
     LUT6:I4->O            2   0.203   0.616  Load_ValorDec[3]_AND_12_o1 (Load_ValorDec[3]_AND_12_o)
     LDC:CLR                   0.430          countDec_3_LDC
    ----------------------------------------
    Total                      3.709ns (1.336ns logic, 2.373ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Load_ValorDec[3]_AND_13_o'
  Clock period: 3.646ns (frequency: 274.254MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.646ns (Levels of Logic = 2)
  Source:            countDec_2_LDC (LATCH)
  Destination:       countDec_2_LDC (LATCH)
  Source Clock:      Load_ValorDec[3]_AND_13_o falling
  Destination Clock: Load_ValorDec[3]_AND_13_o falling

  Data Path: countDec_2_LDC to countDec_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  countDec_2_LDC (countDec_2_LDC)
     LUT3:I0->O            6   0.205   0.849  countDec_21 (countDec_2)
     LUT6:I4->O            2   0.203   0.616  Load_ValorDec[3]_AND_14_o1 (Load_ValorDec[3]_AND_14_o)
     LDC:CLR                   0.430          countDec_2_LDC
    ----------------------------------------
    Total                      3.646ns (1.336ns logic, 2.310ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Load_ValorDec[3]_AND_15_o'
  Clock period: 3.918ns (frequency: 255.203MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.918ns (Levels of Logic = 2)
  Source:            countDec_1_LDC (LATCH)
  Destination:       countDec_1_LDC (LATCH)
  Source Clock:      Load_ValorDec[3]_AND_15_o falling
  Destination Clock: Load_ValorDec[3]_AND_15_o falling

  Data Path: countDec_1_LDC to countDec_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  countDec_1_LDC (countDec_1_LDC)
     LUT3:I0->O           10   0.205   1.085  countDec_11 (countDec_1)
     LUT6:I3->O            2   0.205   0.616  Load_ValorDec[3]_AND_16_o1 (Load_ValorDec[3]_AND_16_o)
     LDC:CLR                   0.430          countDec_1_LDC
    ----------------------------------------
    Total                      3.918ns (1.338ns logic, 2.580ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Load_ValorDec[3]_AND_17_o'
  Clock period: 3.639ns (frequency: 274.767MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.639ns (Levels of Logic = 2)
  Source:            countDec_0_LDC (LATCH)
  Destination:       countDec_0_LDC (LATCH)
  Source Clock:      Load_ValorDec[3]_AND_17_o falling
  Destination Clock: Load_ValorDec[3]_AND_17_o falling

  Data Path: countDec_0_LDC to countDec_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.684  countDec_0_LDC (countDec_0_LDC)
     LUT3:I2->O            7   0.205   1.002  countDec_01 (countDec_0)
     LUT6:I3->O            2   0.205   0.616  Load_ValorDec[3]_AND_18_o1 (Load_ValorDec[3]_AND_18_o)
     LDC:CLR                   0.430          countDec_0_LDC
    ----------------------------------------
    Total                      3.639ns (1.338ns logic, 2.301ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Load_ValorUni[3]_AND_3_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              3.659ns (Levels of Logic = 2)
  Source:            Rst (PAD)
  Destination:       countUni_3_LDC (LATCH)
  Destination Clock: Load_ValorUni[3]_AND_3_o falling

  Data Path: Rst to countUni_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.186  Rst_IBUF (Rst_IBUF)
     LUT3:I0->O            2   0.205   0.616  Load_ValorUni[3]_AND_4_o1 (Load_ValorUni[3]_AND_4_o)
     LDC:CLR                   0.430          countUni_3_LDC
    ----------------------------------------
    Total                      3.659ns (1.857ns logic, 1.802ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 78 / 32
-------------------------------------------------------------------------
Offset:              4.825ns (Levels of Logic = 3)
  Source:            Rst (PAD)
  Destination:       countDec_3_P_3 (FF)
  Destination Clock: Clk rising

  Data Path: Rst to countDec_3_P_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.302  Rst_IBUF (Rst_IBUF)
     LUT5:I0->O            6   0.203   0.849  Mmux_ValorDec[3]_GND_6_o_MUX_13_o11_SW0 (N4)
     LUT6:I4->O            2   0.203   0.616  Load_ValorDec[3]_AND_11_o1 (Load_ValorDec[3]_AND_11_o)
     FDP:PRE                   0.430          countDec_3_P_3
    ----------------------------------------
    Total                      4.825ns (2.058ns logic, 2.767ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Load_ValorUni[2]_AND_5_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              3.659ns (Levels of Logic = 2)
  Source:            Rst (PAD)
  Destination:       countUni_2_LDC (LATCH)
  Destination Clock: Load_ValorUni[2]_AND_5_o falling

  Data Path: Rst to countUni_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.186  Rst_IBUF (Rst_IBUF)
     LUT3:I0->O            2   0.205   0.616  Load_ValorUni[2]_AND_6_o1 (Load_ValorUni[2]_AND_6_o)
     LDC:CLR                   0.430          countUni_2_LDC
    ----------------------------------------
    Total                      3.659ns (1.857ns logic, 1.802ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Load_ValorUni[1]_AND_7_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              3.659ns (Levels of Logic = 2)
  Source:            Rst (PAD)
  Destination:       countUni_1_LDC (LATCH)
  Destination Clock: Load_ValorUni[1]_AND_7_o falling

  Data Path: Rst to countUni_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.186  Rst_IBUF (Rst_IBUF)
     LUT3:I0->O            2   0.205   0.616  Load_ValorUni[1]_AND_8_o1 (Load_ValorUni[1]_AND_8_o)
     LDC:CLR                   0.430          countUni_1_LDC
    ----------------------------------------
    Total                      3.659ns (1.857ns logic, 1.802ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Load_ValorUni[0]_AND_9_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              3.659ns (Levels of Logic = 2)
  Source:            Rst (PAD)
  Destination:       countUni_0_LDC (LATCH)
  Destination Clock: Load_ValorUni[0]_AND_9_o falling

  Data Path: Rst to countUni_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.186  Rst_IBUF (Rst_IBUF)
     LUT3:I0->O            2   0.205   0.616  Load_ValorUni[0]_AND_10_o1 (Load_ValorUni[0]_AND_10_o)
     LDC:CLR                   0.430          countUni_0_LDC
    ----------------------------------------
    Total                      3.659ns (1.857ns logic, 1.802ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Load_ValorDec[3]_AND_11_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              4.237ns (Levels of Logic = 3)
  Source:            ValorDec<3> (PAD)
  Destination:       countDec_3_LDC (LATCH)
  Destination Clock: Load_ValorDec[3]_AND_11_o falling

  Data Path: ValorDec<3> to countDec_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.981  ValorDec_3_IBUF (ValorDec_3_IBUF)
     LUT6:I0->O            1   0.203   0.580  Mmux_ValorDec[3]_GND_6_o_MUX_13_o11_SW5 (N18)
     LUT6:I5->O            2   0.205   0.616  Load_ValorDec[3]_AND_12_o1 (Load_ValorDec[3]_AND_12_o)
     LDC:CLR                   0.430          countDec_3_LDC
    ----------------------------------------
    Total                      4.237ns (2.060ns logic, 2.177ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Load_ValorDec[3]_AND_13_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              4.237ns (Levels of Logic = 3)
  Source:            ValorDec<2> (PAD)
  Destination:       countDec_2_LDC (LATCH)
  Destination Clock: Load_ValorDec[3]_AND_13_o falling

  Data Path: ValorDec<2> to countDec_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.981  ValorDec_2_IBUF (ValorDec_2_IBUF)
     LUT6:I0->O            1   0.203   0.580  Mmux_ValorDec[3]_GND_6_o_MUX_13_o11_SW6 (N20)
     LUT6:I5->O            2   0.205   0.616  Load_ValorDec[3]_AND_14_o1 (Load_ValorDec[3]_AND_14_o)
     LDC:CLR                   0.430          countDec_2_LDC
    ----------------------------------------
    Total                      4.237ns (2.060ns logic, 2.177ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Load_ValorDec[3]_AND_15_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.825ns (Levels of Logic = 3)
  Source:            Rst (PAD)
  Destination:       countDec_1_LDC (LATCH)
  Destination Clock: Load_ValorDec[3]_AND_15_o falling

  Data Path: Rst to countDec_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.302  Rst_IBUF (Rst_IBUF)
     LUT5:I0->O            6   0.203   0.849  Mmux_ValorDec[3]_GND_6_o_MUX_13_o11_SW0 (N4)
     LUT6:I4->O            2   0.203   0.616  Load_ValorDec[3]_AND_16_o1 (Load_ValorDec[3]_AND_16_o)
     LDC:CLR                   0.430          countDec_1_LDC
    ----------------------------------------
    Total                      4.825ns (2.058ns logic, 2.767ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Load_ValorDec[3]_AND_17_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.825ns (Levels of Logic = 3)
  Source:            Rst (PAD)
  Destination:       countDec_0_LDC (LATCH)
  Destination Clock: Load_ValorDec[3]_AND_17_o falling

  Data Path: Rst to countDec_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.302  Rst_IBUF (Rst_IBUF)
     LUT5:I0->O            6   0.203   0.849  Mmux_ValorDec[3]_GND_6_o_MUX_13_o11_SW0 (N4)
     LUT6:I4->O            2   0.203   0.616  Load_ValorDec[3]_AND_18_o1 (Load_ValorDec[3]_AND_18_o)
     LDC:CLR                   0.430          countDec_0_LDC
    ----------------------------------------
    Total                      4.825ns (2.058ns logic, 2.767ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Load_ValorDec[3]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.926ns (Levels of Logic = 2)
  Source:            countDec_3_LDC (LATCH)
  Destination:       Cuenta<7> (PAD)
  Source Clock:      Load_ValorDec[3]_AND_11_o falling

  Data Path: countDec_3_LDC to Cuenta<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  countDec_3_LDC (countDec_3_LDC)
     LUT3:I0->O            7   0.205   0.773  countDec_31 (countDec_3)
     OBUF:I->O                 2.571          Cuenta_7_OBUF (Cuenta<7>)
    ----------------------------------------
    Total                      4.926ns (3.274ns logic, 1.652ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              4.980ns (Levels of Logic = 2)
  Source:            countUni_1_P_1 (FF)
  Destination:       Cuenta<1> (PAD)
  Source Clock:      Clk rising

  Data Path: countUni_1_P_1 to Cuenta<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.447   0.755  countUni_1_P_1 (countUni_1_P_1)
     LUT3:I1->O           16   0.203   1.004  countUni_11 (countUni_1)
     OBUF:I->O                 2.571          Cuenta_1_OBUF (Cuenta<1>)
    ----------------------------------------
    Total                      4.980ns (3.221ns logic, 1.759ns route)
                                       (64.7% logic, 35.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Load_ValorDec[3]_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.863ns (Levels of Logic = 2)
  Source:            countDec_2_LDC (LATCH)
  Destination:       Cuenta<6> (PAD)
  Source Clock:      Load_ValorDec[3]_AND_13_o falling

  Data Path: countDec_2_LDC to Cuenta<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  countDec_2_LDC (countDec_2_LDC)
     LUT3:I0->O            6   0.205   0.744  countDec_21 (countDec_2)
     OBUF:I->O                 2.571          Cuenta_6_OBUF (Cuenta<6>)
    ----------------------------------------
    Total                      4.863ns (3.274ns logic, 1.589ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Load_ValorDec[3]_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.009ns (Levels of Logic = 2)
  Source:            countDec_1_LDC (LATCH)
  Destination:       Cuenta<5> (PAD)
  Source Clock:      Load_ValorDec[3]_AND_15_o falling

  Data Path: countDec_1_LDC to Cuenta<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  countDec_1_LDC (countDec_1_LDC)
     LUT3:I0->O           10   0.205   0.856  countDec_11 (countDec_1)
     OBUF:I->O                 2.571          Cuenta_5_OBUF (Cuenta<5>)
    ----------------------------------------
    Total                      5.009ns (3.274ns logic, 1.735ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Load_ValorDec[3]_AND_17_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.730ns (Levels of Logic = 2)
  Source:            countDec_0_LDC (LATCH)
  Destination:       Cuenta<4> (PAD)
  Source Clock:      Load_ValorDec[3]_AND_17_o falling

  Data Path: countDec_0_LDC to Cuenta<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.684  countDec_0_LDC (countDec_0_LDC)
     LUT3:I2->O            7   0.205   0.773  countDec_01 (countDec_0)
     OBUF:I->O                 2.571          Cuenta_4_OBUF (Cuenta<4>)
    ----------------------------------------
    Total                      4.730ns (3.274ns logic, 1.456ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Load_ValorUni[3]_AND_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.155ns (Levels of Logic = 2)
  Source:            countUni_3_LDC (LATCH)
  Destination:       Cuenta<3> (PAD)
  Source Clock:      Load_ValorUni[3]_AND_3_o falling

  Data Path: countUni_3_LDC to Cuenta<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.498   0.973  countUni_3_LDC (countUni_3_LDC)
     LUT3:I0->O           12   0.205   0.908  countUni_31 (countUni_3)
     OBUF:I->O                 2.571          Cuenta_3_OBUF (Cuenta<3>)
    ----------------------------------------
    Total                      5.155ns (3.274ns logic, 1.881ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Load_ValorUni[2]_AND_5_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.063ns (Levels of Logic = 2)
  Source:            countUni_2_LDC (LATCH)
  Destination:       Cuenta<2> (PAD)
  Source Clock:      Load_ValorUni[2]_AND_5_o falling

  Data Path: countUni_2_LDC to Cuenta<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  countUni_2_LDC (countUni_2_LDC)
     LUT3:I0->O           15   0.205   0.981  countUni_21 (countUni_2)
     OBUF:I->O                 2.571          Cuenta_2_OBUF (Cuenta<2>)
    ----------------------------------------
    Total                      5.063ns (3.274ns logic, 1.789ns route)
                                       (64.7% logic, 35.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Load_ValorUni[1]_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.157ns (Levels of Logic = 2)
  Source:            countUni_1_LDC (LATCH)
  Destination:       Cuenta<1> (PAD)
  Source Clock:      Load_ValorUni[1]_AND_7_o falling

  Data Path: countUni_1_LDC to Cuenta<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  countUni_1_LDC (countUni_1_LDC)
     LUT3:I0->O           16   0.205   1.004  countUni_11 (countUni_1)
     OBUF:I->O                 2.571          Cuenta_1_OBUF (Cuenta<1>)
    ----------------------------------------
    Total                      5.157ns (3.274ns logic, 1.883ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Load_ValorUni[0]_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.897ns (Levels of Logic = 2)
  Source:            countUni_0_LDC (LATCH)
  Destination:       Cuenta<0> (PAD)
  Source Clock:      Load_ValorUni[0]_AND_9_o falling

  Data Path: countUni_0_LDC to Cuenta<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  countUni_0_LDC (countUni_0_LDC)
     LUT3:I0->O            6   0.205   0.744  countUni_01 (countUni_0)
     OBUF:I->O                 2.571          Cuenta_0_OBUF (Cuenta<0>)
    ----------------------------------------
    Total                      4.897ns (3.274ns logic, 1.623ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
Clk                      |    4.490|         |         |         |
Load_ValorDec[3]_AND_11_o|         |    3.904|         |         |
Load_ValorDec[3]_AND_13_o|         |    4.596|         |         |
Load_ValorDec[3]_AND_15_o|         |    4.579|         |         |
Load_ValorDec[3]_AND_17_o|         |    3.845|         |         |
Load_ValorUni[0]_AND_9_o |         |    3.996|         |         |
Load_ValorUni[1]_AND_7_o |         |    4.623|         |         |
Load_ValorUni[2]_AND_5_o |         |    4.631|         |         |
Load_ValorUni[3]_AND_3_o |         |    4.667|         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Load_ValorDec[3]_AND_11_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
Clk                      |         |         |    4.454|         |
Load_ValorDec[3]_AND_11_o|         |         |    3.709|         |
Load_ValorDec[3]_AND_13_o|         |         |    3.789|         |
Load_ValorDec[3]_AND_15_o|         |         |    3.793|         |
Load_ValorDec[3]_AND_17_o|         |         |    3.845|         |
Load_ValorUni[1]_AND_7_o |         |         |    4.623|         |
Load_ValorUni[2]_AND_5_o |         |         |    4.631|         |
Load_ValorUni[3]_AND_3_o |         |         |    3.621|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Load_ValorDec[3]_AND_13_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
Clk                      |         |         |    4.454|         |
Load_ValorDec[3]_AND_11_o|         |         |    3.852|         |
Load_ValorDec[3]_AND_13_o|         |         |    3.646|         |
Load_ValorDec[3]_AND_15_o|         |         |    3.793|         |
Load_ValorDec[3]_AND_17_o|         |         |    3.845|         |
Load_ValorUni[1]_AND_7_o |         |         |    4.623|         |
Load_ValorUni[2]_AND_5_o |         |         |    4.631|         |
Load_ValorUni[3]_AND_3_o |         |         |    3.621|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Load_ValorDec[3]_AND_15_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
Clk                      |         |         |    4.454|         |
Load_ValorDec[3]_AND_11_o|         |         |    3.697|         |
Load_ValorDec[3]_AND_13_o|         |         |    4.596|         |
Load_ValorDec[3]_AND_15_o|         |         |    3.918|         |
Load_ValorDec[3]_AND_17_o|         |         |    3.656|         |
Load_ValorUni[1]_AND_7_o |         |         |    4.623|         |
Load_ValorUni[2]_AND_5_o |         |         |    4.631|         |
Load_ValorUni[3]_AND_3_o |         |         |    3.621|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Load_ValorDec[3]_AND_17_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
Clk                      |         |         |    4.454|         |
Load_ValorDec[3]_AND_11_o|         |         |    3.697|         |
Load_ValorDec[3]_AND_13_o|         |         |    4.596|         |
Load_ValorDec[3]_AND_15_o|         |         |    3.935|         |
Load_ValorDec[3]_AND_17_o|         |         |    3.639|         |
Load_ValorUni[1]_AND_7_o |         |         |    4.623|         |
Load_ValorUni[2]_AND_5_o |         |         |    4.631|         |
Load_ValorUni[3]_AND_3_o |         |         |    3.621|         |
-------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.15 secs
 
--> 

Total memory usage is 4494368 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

