<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Duncan/git/ForthCPU/processorCore/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/constants.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/testSetup.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/debuggerTestSetup.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreDebuggerTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreDebuggerTests.v(2,10-2,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/processorCore/test/../../constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreDebuggerTests.v(2,10-2,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreDebuggerTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreDebuggerTests.v(3,10-3,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/processorCore/test/../../testSetup.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreDebuggerTests.v(3,10-3,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreDebuggerTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreDebuggerTests.v(4,10-4,37) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/processorCore/test/../../debuggerTestSetup.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreDebuggerTests.v(4,10-4,37) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreDebuggerTests.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv'
WARNING - C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv(14,1-14,1) (VERI-1295) macro 'assert' redefined
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(32,10-32,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(32,10-32,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/busController/source/busController.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busController.v(7,10-7,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/busController/source/../../constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busController.v(7,10-7,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/busController/source/busController.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v(5,10-5,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/busController/source/../../constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v(5,10-5,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v'
WARNING - C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v(37,26-37,41) (VERI-1158) use of undefined macro 'BUS_SEQX_WRITE'
ERROR - C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v(37,42-37,44) (VERI-1137) syntax error near '&&'
ERROR - C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v(40,6-40,10) (VERI-1137) syntax error near 'else'
ERROR - C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v(40,6-40,10) (VERI-2344) Verilog 2000 keyword else used in incorrect context
WARNING - C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v(53,27-53,41) (VERI-1158) use of undefined macro 'BUS_SEQX_READ'
ERROR - C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v(53,42-53,44) (VERI-1137) syntax error near '&&'
ERROR - C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v(55,7-55,11) (VERI-1137) syntax error near 'else'
ERROR - C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v(55,7-55,11) (VERI-2344) Verilog 2000 keyword else used in incorrect context
ERROR - C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v(7,1-76,10) (VERI-1072) module 'busSequencer' ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v'
WARNING - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(32,23-32,37) (VERI-1158) use of undefined macro 'BUS_SEQX_NONE'
ERROR - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(32,37-32,38) (VERI-1137) syntax error near ';'
WARNING - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(31,22-42,6) (VERI-1988) empty statement in sequential block
ERROR - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(45,37-45,38) (VERI-1137) syntax error near ';'
WARNING - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(44,22-55,6) (VERI-1988) empty statement in sequential block
ERROR - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(58,37-58,38) (VERI-1137) syntax error near ';'
WARNING - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(57,21-68,6) (VERI-1988) empty statement in sequential block
ERROR - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(72,37-72,38) (VERI-1137) syntax error near ';'
WARNING - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(70,21-82,6) (VERI-1988) empty statement in sequential block
WARNING - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(86,23-86,37) (VERI-1158) use of undefined macro 'BUS_SEQX_READ'
ERROR - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(86,37-86,38) (VERI-1137) syntax error near ';'
WARNING - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(84,30-96,6) (VERI-1988) empty statement in sequential block
ERROR - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(99,37-99,38) (VERI-1137) syntax error near ';'
WARNING - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(98,22-109,6) (VERI-1988) empty statement in sequential block
WARNING - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(112,23-112,38) (VERI-1158) use of undefined macro 'BUS_SEQX_WRITE'
ERROR - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(112,38-112,39) (VERI-1137) syntax error near ';'
WARNING - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(111,22-122,6) (VERI-1988) empty statement in sequential block
ERROR - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(126,37-126,38) (VERI-1137) syntax error near ';'
WARNING - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(125,12-136,6) (VERI-1988) empty statement in sequential block
ERROR - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(7,1-140,10) (VERI-1072) module 'debugDecoder' ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v'
INFO - C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v'
INFO - C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v(1,10-1,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/interruptLogic/source/../../constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v(1,10-1,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(75,10-75,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(75,10-75,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v'
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(1,10-1,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/../../constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(1,10-1,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(4,10-4,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(4,10-4,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(2,10-2,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(2,10-2,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(3,10-3,64) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(3,10-3,64) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v'
WARNING - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(112,2-112,47) (VERI-1158) use of undefined macro 'GROUP_LOAD_STORE'
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(112,2-112,47) (VERI-1137) syntax error near ','
WARNING - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(115,9-115,20) (VERI-1158) use of undefined macro 'GROUP_JUMP'
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(115,20-115,21) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(115,38-115,39) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(115,52-115,53) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(115,70-115,71) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(115,74-115,75) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(115,78-115,79) (VERI-1137) syntax error near '}'
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(122,2-122,47) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(123,2-123,47) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(124,2-124,47) (VERI-1137) syntax error near ','
WARNING - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(127,11-127,34) (VERI-1158) use of undefined macro 'GROUP_ARITHMETIC_LOGIC'
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(127,34-127,35) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(127,47-127,48) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(127,65-127,66) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(127,69-127,70) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(127,73-127,74) (VERI-1137) syntax error near '}'
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(130,28-130,29) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(130,33-130,34) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(130,44-130,45) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(130,62-130,63) (VERI-1137) syntax error near ','
Sorry, too many errors..
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv'
INFO - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(2,10-2,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(2,10-2,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv'
INFO - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(3,10-3,64) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv'
INFO - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(3,10-3,64) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv'
WARNING - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(102,2-102,42) (VERI-1158) use of undefined macro 'GROUP_LOAD_STORE'
ERROR - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(102,2-102,42) (VERI-1137) syntax error near ','
WARNING - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(105,11-105,34) (VERI-1158) use of undefined macro 'GROUP_ARITHMETIC_LOGIC'
ERROR - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(105,34-105,35) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(105,47-105,48) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(105,65-105,66) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(105,71-105,72) (VERI-1137) syntax error near '}'
ERROR - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(108,28-108,29) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(108,33-108,34) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(108,44-108,45) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(108,62-108,63) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(108,66-108,67) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(108,70-108,71) (VERI-1137) syntax error near '}'
ERROR - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(111,34-111,35) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(111,47-111,48) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(111,65-111,66) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(111,71-111,72) (VERI-1137) syntax error near '}'
ERROR - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(114,28-114,29) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(114,33-114,34) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(114,44-114,45) (VERI-1137) syntax error near ','
ERROR - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(114,62-114,63) (VERI-1137) syntax error near ','
Sorry, too many errors..
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v'
INFO - C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v(15,10-15,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v(15,10-15,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v'
INFO - C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v'
INFO - C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatchTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatchTests.v(2,10-2,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/processorCore/source/../../constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatchTests.v(2,10-2,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatchTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatchTests.v(3,10-3,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/processorCore/source/../../testSetup.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatchTests.v(3,10-3,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatchTests.v'
Reading EDIF file C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.edn
Creating library ORCLIB
Creating cell VHI
Creating cell VLO
Creating cell DP8KC
Creating cell registers
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreDebuggerTests.v(6,8-6,34) (VERI-1018) compiling module 'processorCoreDebuggerTests'
WARNING - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(227,1-265,3) (VERI-1063) instantiating unknown module 'debugDecoder'
WARNING - C:/Users/Duncan/git/ForthCPU/busController/source/busController.v(57,1-74,3) (VERI-1063) instantiating unknown module 'busSequencer'
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(552,2-552,28) (VERI-1010) cannot find port 'INSTRUCTION_GROUP' on this module
INFO - C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v(12,8-12,27) (VERI-1310) 'generalGroupDecoder' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(643,2-643,19) (VERI-1010) cannot find port 'STOPPED' on this module
INFO - C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v(33,8-33,25) (VERI-1310) 'registerSequencer' is declared here
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v(5,8-5,17) (VERI-1018) compiling module 'upCounter'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v(5,1-50,10) (VERI-9000) elaborating module 'upCounter'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatchTests.v(5,8-5,29) (VERI-1018) compiling module 'transparentLatchTests'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatchTests.v(5,1-40,10) (VERI-9000) elaborating module 'transparentLatchTests'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v(3,1-20,10) (VERI-9000) elaborating module 'transparentLatch_uniq_1'
Done: design load finished with (56) errors, and (21) warnings

</PRE></BODY></HTML>