; ModuleID = '/llk/IR_all_yes/drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c_pt.bc'
source_filename = "../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.phytbl_info = type { ptr, i32, i32, i32, i32 }
%struct.lcnphy_tx_gain_tbl_entry = type { i8, i8, i8, i8, i8 }

@dot11lcn_aux_gain_idx_tbl_rev0 = internal constant { [38 x i16], [52 x i8] } { [38 x i16] [i16 1025, i16 1026, i16 1027, i16 1028, i16 1029, i16 1030, i16 1031, i16 1032, i16 1033, i16 1034, i16 1419, i16 1420, i16 1421, i16 1422, i16 1423, i16 144, i16 145, i16 146, i16 403, i16 404, i16 405, i16 406, i16 407, i16 408, i16 409, i16 410, i16 411, i16 412, i16 413, i16 414, i16 415, i16 416, i16 417, i16 418, i16 419, i16 420, i16 421, i16 0], [52 x i8] zeroinitializer }, align 32
@dot11lcn_gain_idx_tbl_rev0 = internal constant { [148 x i32], [144 x i8] } { [148 x i32] [i32 0, i32 0, i32 268435456, i32 0, i32 536870912, i32 0, i32 805306368, i32 0, i32 1073741824, i32 0, i32 1342177280, i32 0, i32 1610612736, i32 0, i32 1879048192, i32 0, i32 -2147483648, i32 0, i32 -1879048192, i32 8, i32 -1610612736, i32 8, i32 -1342177280, i32 8, i32 -1073741824, i32 8, i32 -805306368, i32 8, i32 -536870912, i32 8, i32 -268435456, i32 8, i32 0, i32 9, i32 268435456, i32 9, i32 536870912, i32 25, i32 805306368, i32 25, i32 1073741824, i32 25, i32 1342177280, i32 25, i32 1610612736, i32 25, i32 1879048192, i32 25, i32 -2147483648, i32 25, i32 -1879048192, i32 25, i32 -1610612736, i32 25, i32 -1342177280, i32 25, i32 -1073741824, i32 25, i32 -805306368, i32 25, i32 -536870912, i32 25, i32 -268435456, i32 25, i32 0, i32 26, i32 268435456, i32 26, i32 536870912, i32 26, i32 805306368, i32 26, i32 1073741824, i32 26, i32 1342177280, i32 2, i32 1610612736, i32 2, i32 1879048192, i32 2, i32 -2147483648, i32 2, i32 -1879048192, i32 2, i32 -1610612736, i32 2, i32 -1342177280, i32 2, i32 -1073741824, i32 10, i32 -805306368, i32 10, i32 -536870912, i32 10, i32 -268435456, i32 10, i32 0, i32 11, i32 268435456, i32 11, i32 536870912, i32 11, i32 805306368, i32 11, i32 1073741824, i32 11, i32 1342177280, i32 27, i32 1610612736, i32 27, i32 1879048192, i32 27, i32 -2147483648, i32 27, i32 -1879048192, i32 27, i32 -1610612736, i32 27, i32 -1342177280, i32 27, i32 -1073741824, i32 27, i32 -805306368, i32 27, i32 -536870912, i32 27, i32 -268435456, i32 27, i32 0, i32 28, i32 268435456, i32 28, i32 536870912, i32 28, i32 805306368, i32 28, i32 1073741824, i32 28, i32 1342177280, i32 28, i32 1610612736, i32 28, i32 1879048192, i32 28, i32 -2147483648, i32 28, i32 -1879048192, i32 28], [144 x i8] zeroinitializer }, align 32
@dot11lcnphytbl_rx_gain_info_rev0 = dso_local constant { [3 x %struct.phytbl_info], [36 x i8] } { [3 x %struct.phytbl_info] [%struct.phytbl_info { ptr @dot11lcn_gain_tbl_rev0, i32 96, i32 18, i32 0, i32 32 }, %struct.phytbl_info { ptr @dot11lcn_aux_gain_idx_tbl_rev0, i32 38, i32 14, i32 0, i32 16 }, %struct.phytbl_info { ptr @dot11lcn_gain_idx_tbl_rev0, i32 148, i32 13, i32 0, i32 32 }], [36 x i8] zeroinitializer }, align 32
@dot11lcn_aux_gain_idx_tbl_2G = internal constant { [38 x i16], [52 x i8] } { [38 x i16] [i16 0, i16 0, i16 0, i16 0, i16 1, i16 128, i16 129, i16 256, i16 257, i16 384, i16 385, i16 386, i16 387, i16 388, i16 389, i16 390, i16 391, i16 392, i16 645, i16 649, i16 650, i16 651, i16 652, i16 653, i16 654, i16 655, i16 656, i16 657, i16 658, i16 659, i16 660, i16 661, i16 662, i16 663, i16 664, i16 665, i16 666, i16 0], [52 x i8] zeroinitializer }, align 32
@dot11lcn_gain_idx_tbl_2G = internal constant { [152 x i32], [128 x i8] } { [152 x i32] [i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 268435456, i32 0, i32 0, i32 8, i32 268435456, i32 8, i32 0, i32 16, i32 268435456, i32 16, i32 0, i32 24, i32 268435456, i32 24, i32 536870912, i32 24, i32 805306368, i32 24, i32 1073741824, i32 24, i32 1342177280, i32 24, i32 1610612736, i32 24, i32 1879048192, i32 24, i32 -2147483648, i32 24, i32 1342177280, i32 40, i32 -1879048192, i32 40, i32 -1610612736, i32 40, i32 -1342177280, i32 40, i32 -1073741824, i32 40, i32 -805306368, i32 40, i32 -536870912, i32 40, i32 -268435456, i32 40, i32 0, i32 41, i32 268435456, i32 41, i32 536870912, i32 41, i32 805306368, i32 41, i32 1073741824, i32 41, i32 1342177280, i32 41, i32 1610612736, i32 41, i32 1879048192, i32 41, i32 -2147483648, i32 41, i32 -1879048192, i32 41, i32 -1610612736, i32 41, i32 0, i32 0, i32 0, i32 0, i32 268435456, i32 0, i32 0, i32 8, i32 268435456, i32 8, i32 0, i32 16, i32 268435456, i32 16, i32 0, i32 24, i32 268435456, i32 24, i32 536870912, i32 24, i32 805306368, i32 24, i32 1073741824, i32 24, i32 1342177280, i32 24, i32 1610612736, i32 24, i32 1879048192, i32 24, i32 -2147483648, i32 24, i32 1342177280, i32 40, i32 -1879048192, i32 40, i32 -1610612736, i32 40, i32 -1342177280, i32 40, i32 -1073741824, i32 40, i32 -805306368, i32 40, i32 -536870912, i32 40, i32 -268435456, i32 40, i32 0, i32 41, i32 268435456, i32 41, i32 536870912, i32 41, i32 805306368, i32 41, i32 1073741824, i32 41, i32 1342177280, i32 41, i32 1610612736, i32 41, i32 1879048192, i32 41, i32 -2147483648, i32 41, i32 -1879048192, i32 41, i32 -1610612736, i32 41, i32 -1342177280, i32 41, i32 -1073741824, i32 41, i32 0, i32 0, i32 0, i32 0], [128 x i8] zeroinitializer }, align 32
@dot11lcn_gain_val_tbl_2G = internal constant { [68 x i8], [60 x i8] } { [68 x i8] c"\FC\02\08\0E\13\1B\FC\02\08\0E\13\1B\FC\00\0C\03\EB\FE\07\0B\0F\FB\FE\01\05\08\0B\0E\11\14\17\00\00\00\00\00\00\00\03\06\09\0C\0F\12\00\00\00\00\00\00\00\00\00\00\03\06\09\0C\0F\12\15\18\1B\00\00\00\00\00", [60 x i8] zeroinitializer }, align 32
@dot11lcnphytbl_rx_gain_info_2G_rev2 = dso_local constant { [4 x %struct.phytbl_info], [48 x i8] } { [4 x %struct.phytbl_info] [%struct.phytbl_info { ptr @dot11lcn_gain_tbl_2G, i32 96, i32 18, i32 0, i32 32 }, %struct.phytbl_info { ptr @dot11lcn_aux_gain_idx_tbl_2G, i32 38, i32 14, i32 0, i32 16 }, %struct.phytbl_info { ptr @dot11lcn_gain_idx_tbl_2G, i32 152, i32 13, i32 0, i32 32 }, %struct.phytbl_info { ptr @dot11lcn_gain_val_tbl_2G, i32 68, i32 17, i32 0, i32 8 }], [48 x i8] zeroinitializer }, align 32
@dot11lcn_aux_gain_idx_tbl_5G = internal constant { [38 x i32], [40 x i8] } { [38 x i32] [i32 0, i32 0, i32 0, i32 0, i32 1, i32 2, i32 3, i32 4, i32 131, i32 132, i32 133, i32 134, i32 135, i32 390, i32 391, i32 392, i32 393, i32 394, i32 395, i32 396, i32 397, i32 398, i32 399, i32 400, i32 401, i32 402, i32 403, i32 404, i32 405, i32 406, i32 407, i32 408, i32 409, i32 410, i32 411, i32 412, i32 413, i32 0], [40 x i8] zeroinitializer }, align 32
@dot11lcn_gain_val_tbl_5G = internal constant { [68 x i32], [80 x i8] } { [68 x i32] [i32 247, i32 253, i32 0, i32 4, i32 4, i32 4, i32 247, i32 253, i32 0, i32 4, i32 4, i32 4, i32 246, i32 0, i32 12, i32 3, i32 235, i32 254, i32 6, i32 10, i32 16, i32 0, i32 3, i32 6, i32 9, i32 12, i32 15, i32 18, i32 21, i32 24, i32 27, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 3, i32 6, i32 9, i32 12, i32 15, i32 18, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 3, i32 6, i32 9, i32 12, i32 15, i32 18, i32 21, i32 24, i32 27, i32 0, i32 0, i32 0, i32 0, i32 0], [80 x i8] zeroinitializer }, align 32
@dot11lcnphytbl_rx_gain_info_5G_rev2 = dso_local constant { [4 x %struct.phytbl_info], [48 x i8] } { [4 x %struct.phytbl_info] [%struct.phytbl_info { ptr @dot11lcn_gain_tbl_5G, i32 96, i32 18, i32 0, i32 32 }, %struct.phytbl_info { ptr @dot11lcn_aux_gain_idx_tbl_5G, i32 38, i32 14, i32 0, i32 16 }, %struct.phytbl_info { ptr @dot11lcn_gain_idx_tbl_5G, i32 152, i32 13, i32 0, i32 32 }, %struct.phytbl_info { ptr @dot11lcn_gain_val_tbl_5G, i32 68, i32 17, i32 0, i32 8 }], [48 x i8] zeroinitializer }, align 32
@dot11lcn_aux_gain_idx_tbl_extlna_2G = internal constant { [38 x i16], [52 x i8] } { [38 x i16] [i16 1024, i16 1024, i16 1024, i16 1024, i16 1024, i16 1024, i16 1024, i16 1024, i16 1024, i16 1025, i16 1026, i16 1027, i16 1028, i16 1155, i16 1156, i16 1157, i16 1158, i16 1411, i16 1412, i16 1413, i16 1415, i16 1416, i16 1417, i16 1418, i16 1671, i16 1672, i16 1673, i16 1674, i16 1675, i16 1676, i16 1677, i16 1678, i16 1679, i16 1680, i16 1681, i16 1682, i16 1683, i16 0], [52 x i8] zeroinitializer }, align 32
@dot11lcn_gain_idx_tbl_extlna_2G = internal constant { [152 x i32], [128 x i8] } { [152 x i32] [i32 0, i32 64, i32 0, i32 64, i32 0, i32 64, i32 0, i32 64, i32 0, i32 64, i32 0, i32 64, i32 0, i32 64, i32 0, i32 64, i32 0, i32 64, i32 268435456, i32 64, i32 536870912, i32 64, i32 805306368, i32 64, i32 1073741824, i32 64, i32 805306368, i32 72, i32 1073741824, i32 72, i32 1342177280, i32 72, i32 1610612736, i32 72, i32 805306368, i32 88, i32 1073741824, i32 88, i32 1342177280, i32 88, i32 1879048192, i32 88, i32 -2147483648, i32 88, i32 -1879048192, i32 88, i32 -1610612736, i32 88, i32 1879048192, i32 104, i32 -2147483648, i32 104, i32 -1879048192, i32 104, i32 -1610612736, i32 104, i32 -1342177280, i32 104, i32 -1073741824, i32 104, i32 -805306368, i32 104, i32 -536870912, i32 104, i32 -268435456, i32 104, i32 0, i32 105, i32 268435456, i32 105, i32 536870912, i32 105, i32 805306368, i32 105, i32 1073741824, i32 65, i32 1073741824, i32 65, i32 1073741824, i32 65, i32 1073741824, i32 65, i32 1073741824, i32 65, i32 1073741824, i32 65, i32 1073741824, i32 65, i32 1073741824, i32 65, i32 1073741824, i32 65, i32 1342177280, i32 65, i32 1610612736, i32 65, i32 1879048192, i32 65, i32 -2147483648, i32 65, i32 1879048192, i32 73, i32 -2147483648, i32 73, i32 -1879048192, i32 73, i32 -1610612736, i32 73, i32 1879048192, i32 89, i32 -2147483648, i32 89, i32 -1879048192, i32 89, i32 -1342177280, i32 89, i32 -1073741824, i32 89, i32 -805306368, i32 89, i32 -536870912, i32 89, i32 -1342177280, i32 105, i32 -1073741824, i32 105, i32 -805306368, i32 105, i32 -536870912, i32 105, i32 -268435456, i32 105, i32 0, i32 106, i32 268435456, i32 106, i32 536870912, i32 106, i32 805306368, i32 106, i32 1073741824, i32 106, i32 1342177280, i32 106, i32 1610612736, i32 106, i32 1879048192, i32 106, i32 0, i32 0, i32 0, i32 0], [128 x i8] zeroinitializer }, align 32
@dot11lcn_gain_val_tbl_extlna_2G = internal constant { [68 x i8], [60 x i8] } { [68 x i8] c"\FC\02\08\0E\13\1B\FC\02\08\0E\13\1B\FC\00\0F\03\EB\FE\07\0B\0F\FB\FE\01\05\08\0B\0E\11\14\17\00\00\00\00\00\00\00\03\06\09\0C\0F\12\00\00\00\00\00\00\00\00\00\00\03\06\09\0C\0F\12\15\18\1B\00\00\00\00\00", [60 x i8] zeroinitializer }, align 32
@dot11lcnphytbl_rx_gain_info_extlna_2G_rev2 = dso_local constant { [4 x %struct.phytbl_info], [48 x i8] } { [4 x %struct.phytbl_info] [%struct.phytbl_info { ptr @dot11lcn_gain_tbl_extlna_2G, i32 96, i32 18, i32 0, i32 32 }, %struct.phytbl_info { ptr @dot11lcn_aux_gain_idx_tbl_extlna_2G, i32 38, i32 14, i32 0, i32 16 }, %struct.phytbl_info { ptr @dot11lcn_gain_idx_tbl_extlna_2G, i32 152, i32 13, i32 0, i32 32 }, %struct.phytbl_info { ptr @dot11lcn_gain_val_tbl_extlna_2G, i32 68, i32 17, i32 0, i32 8 }], [48 x i8] zeroinitializer }, align 32
@dot11lcnphytbl_rx_gain_info_extlna_5G_rev2 = dso_local constant { [4 x %struct.phytbl_info], [48 x i8] } { [4 x %struct.phytbl_info] [%struct.phytbl_info { ptr @dot11lcn_gain_tbl_5G, i32 96, i32 18, i32 0, i32 32 }, %struct.phytbl_info { ptr @dot11lcn_aux_gain_idx_tbl_5G, i32 38, i32 14, i32 0, i32 16 }, %struct.phytbl_info { ptr @dot11lcn_gain_idx_tbl_5G, i32 152, i32 13, i32 0, i32 32 }, %struct.phytbl_info { ptr @dot11lcn_gain_val_tbl_5G, i32 68, i32 17, i32 0, i32 8 }], [48 x i8] zeroinitializer }, align 32
@dot11lcnphytbl_rx_gain_info_sz_rev0 = dso_local constant { i32, [28 x i8] } { i32 3, [28 x i8] zeroinitializer }, align 32
@dot11lcnphytbl_rx_gain_info_2G_rev2_sz = dso_local constant { i32, [28 x i8] } { i32 4, [28 x i8] zeroinitializer }, align 32
@dot11lcnphytbl_rx_gain_info_5G_rev2_sz = dso_local constant { i32, [28 x i8] } { i32 4, [28 x i8] zeroinitializer }, align 32
@dot11lcn_min_sig_sq_tbl_rev0 = internal constant { [64 x i16], [32 x i8] } { [64 x i16] [i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333, i16 333], [32 x i8] zeroinitializer }, align 32
@dot11lcn_noise_scale_tbl_rev0 = internal constant { [64 x i16], [32 x i8] } zeroinitializer, align 32
@dot11lcn_fltr_ctrl_tbl_rev0 = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 82424, i32 8696, i32 8699, i32 16891, i32 130635, i32 8571, i32 8499, i32 16619, i32 130723, i32 587], [56 x i8] zeroinitializer }, align 32
@dot11lcn_ps_ctrl_tbl_rev0 = internal constant { [20 x i32], [48 x i8] } { [20 x i32] [i32 1048577, i32 2097168, i32 3145729, i32 4194320, i32 5242914, i32 6291746, i32 7340578, i32 8389410, i32 9438242, i32 10487074, i32 11535906, i32 12584738, i32 13633570, i32 15730978, i32 1051170, i32 2100002, i32 3148834, i32 4197666, i32 5246498, i32 6295330], [48 x i8] zeroinitializer }, align 32
@dot11lcn_sw_ctrl_tbl_rev0 = internal constant { [64 x i16], [32 x i8] } { [64 x i16] [i16 4, i16 4, i16 2, i16 2, i16 4, i16 4, i16 2, i16 2, i16 4, i16 4, i16 2, i16 2, i16 4, i16 4, i16 2, i16 2, i16 4, i16 4, i16 2, i16 2, i16 4, i16 4, i16 2, i16 2, i16 4, i16 4, i16 2, i16 2, i16 4, i16 4, i16 2, i16 2, i16 4, i16 4, i16 2, i16 2, i16 4, i16 4, i16 2, i16 2, i16 4, i16 4, i16 2, i16 2, i16 4, i16 4, i16 2, i16 2, i16 4, i16 4, i16 2, i16 2, i16 4, i16 4, i16 2, i16 2, i16 4, i16 4, i16 2, i16 2, i16 4, i16 4, i16 2, i16 2], [32 x i8] zeroinitializer }, align 32
@dot11lcn_nf_table_rev0 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"_6)\1F_6)\1F_6)\1F_6)\1F", [16 x i8] zeroinitializer }, align 32
@dot11lcn_gain_val_tbl_rev0 = internal constant { [60 x i8], [36 x i8] } { [60 x i8] c"\09\0F\14\18\FE\07\0B\0F\FB\FE\01\05\08\0B\0E\11\14\17\00\00\00\00\00\00\00\03\06\09\0C\0F\12\00\00\00\00\00\00\00\00\00\00\03\06\09\0C\0F\12\15\18\1B\00\00\00\00\00\00\03\EB\00\00", [36 x i8] zeroinitializer }, align 32
@dot11lcn_spur_tbl_rev0 = internal constant { [128 x i8], [32 x i8] } { [128 x i8] c"\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\02\03\01\03\02\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\02\03\01\03\02\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01", [32 x i8] zeroinitializer }, align 32
@dot11lcn_unsup_mcs_tbl_rev0 = internal constant { [154 x i16], [76 x i8] } { [154 x i16] [i16 26, i16 52, i16 78, i16 104, i16 156, i16 208, i16 234, i16 260, i16 52, i16 104, i16 156, i16 208, i16 312, i16 416, i16 468, i16 520, i16 78, i16 156, i16 234, i16 312, i16 468, i16 624, i16 702, i16 780, i16 104, i16 208, i16 312, i16 416, i16 624, i16 832, i16 936, i16 1040, i16 24, i16 156, i16 208, i16 260, i16 234, i16 312, i16 390, i16 208, i16 260, i16 260, i16 312, i16 364, i16 364, i16 416, i16 312, i16 390, i16 390, i16 468, i16 546, i16 546, i16 624, i16 260, i16 312, i16 364, i16 312, i16 364, i16 416, i16 468, i16 416, i16 468, i16 520, i16 520, i16 572, i16 390, i16 468, i16 546, i16 468, i16 546, i16 624, i16 702, i16 624, i16 702, i16 780, i16 780, i16 858, i16 54, i16 108, i16 162, i16 216, i16 324, i16 432, i16 486, i16 540, i16 108, i16 216, i16 324, i16 432, i16 648, i16 864, i16 972, i16 1080, i16 162, i16 324, i16 486, i16 648, i16 972, i16 1296, i16 1458, i16 1620, i16 216, i16 432, i16 648, i16 864, i16 1296, i16 1728, i16 1944, i16 2160, i16 24, i16 324, i16 432, i16 540, i16 486, i16 648, i16 810, i16 432, i16 540, i16 540, i16 648, i16 756, i16 756, i16 864, i16 648, i16 810, i16 810, i16 972, i16 1134, i16 1134, i16 1296, i16 540, i16 648, i16 756, i16 648, i16 756, i16 864, i16 972, i16 864, i16 972, i16 1080, i16 1080, i16 1188, i16 810, i16 972, i16 1134, i16 972, i16 1134, i16 1296, i16 1458, i16 1296, i16 1458, i16 1620, i16 1620, i16 1782], [76 x i8] zeroinitializer }, align 32
@dot11lcn_papd_compdelta_tbl_rev0 = internal constant { [160 x i32], [160 x i8] } { [160 x i32] [i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288, i32 524288], [160 x i8] zeroinitializer }, align 32
@dot11lcnphytbl_info_rev0 = dso_local constant { [14 x %struct.phytbl_info], [72 x i8] } { [14 x %struct.phytbl_info] [%struct.phytbl_info { ptr @dot11lcn_min_sig_sq_tbl_rev0, i32 64, i32 2, i32 0, i32 16 }, %struct.phytbl_info { ptr @dot11lcn_noise_scale_tbl_rev0, i32 64, i32 1, i32 0, i32 16 }, %struct.phytbl_info { ptr @dot11lcn_fltr_ctrl_tbl_rev0, i32 10, i32 11, i32 0, i32 32 }, %struct.phytbl_info { ptr @dot11lcn_ps_ctrl_tbl_rev0, i32 20, i32 12, i32 0, i32 32 }, %struct.phytbl_info { ptr @dot11lcn_gain_idx_tbl_rev0, i32 148, i32 13, i32 0, i32 32 }, %struct.phytbl_info { ptr @dot11lcn_aux_gain_idx_tbl_rev0, i32 38, i32 14, i32 0, i32 16 }, %struct.phytbl_info { ptr @dot11lcn_sw_ctrl_tbl_rev0, i32 64, i32 15, i32 0, i32 16 }, %struct.phytbl_info { ptr @dot11lcn_nf_table_rev0, i32 16, i32 16, i32 0, i32 8 }, %struct.phytbl_info { ptr @dot11lcn_gain_val_tbl_rev0, i32 60, i32 17, i32 0, i32 8 }, %struct.phytbl_info { ptr @dot11lcn_gain_tbl_rev0, i32 96, i32 18, i32 0, i32 32 }, %struct.phytbl_info { ptr @dot11lcn_spur_tbl_rev0, i32 128, i32 20, i32 0, i32 8 }, %struct.phytbl_info { ptr @dot11lcn_unsup_mcs_tbl_rev0, i32 154, i32 23, i32 0, i32 16 }, %struct.phytbl_info { ptr @dot11lcn_iq_local_tbl_rev0, i32 108, i32 0, i32 0, i32 16 }, %struct.phytbl_info { ptr @dot11lcn_papd_compdelta_tbl_rev0, i32 160, i32 24, i32 0, i32 32 }], [72 x i8] zeroinitializer }, align 32
@dot11lcn_sw_ctrl_tbl_4313_rev0 = internal constant { [64 x i16], [32 x i8] } { [64 x i16] [i16 10, i16 9, i16 6, i16 5, i16 10, i16 9, i16 6, i16 5, i16 10, i16 9, i16 6, i16 5, i16 10, i16 9, i16 6, i16 5, i16 10, i16 9, i16 6, i16 5, i16 10, i16 9, i16 6, i16 5, i16 10, i16 9, i16 6, i16 5, i16 10, i16 9, i16 6, i16 5, i16 10, i16 9, i16 6, i16 5, i16 10, i16 9, i16 6, i16 5, i16 10, i16 9, i16 6, i16 5, i16 10, i16 9, i16 6, i16 5, i16 10, i16 9, i16 6, i16 5, i16 10, i16 9, i16 6, i16 5, i16 10, i16 9, i16 6, i16 5, i16 10, i16 9, i16 6, i16 5], [32 x i8] zeroinitializer }, align 32
@dot11lcn_sw_ctrl_tbl_info_4313 = dso_local constant { %struct.phytbl_info, [44 x i8] } { %struct.phytbl_info { ptr @dot11lcn_sw_ctrl_tbl_4313_rev0, i32 64, i32 15, i32 0, i32 16 }, [44 x i8] zeroinitializer }, align 32
@dot11lcn_sw_ctrl_tbl_4313_ipa_rev0_combo = internal constant { [64 x i16], [32 x i8] } { [64 x i16] [i16 5, i16 6, i16 9, i16 10, i16 5, i16 6, i16 9, i16 10, i16 5, i16 6, i16 9, i16 10, i16 5, i16 6, i16 9, i16 10, i16 5, i16 6, i16 9, i16 10, i16 5, i16 6, i16 9, i16 10, i16 5, i16 6, i16 9, i16 10, i16 5, i16 6, i16 9, i16 10, i16 5, i16 6, i16 9, i16 10, i16 5, i16 6, i16 9, i16 10, i16 5, i16 6, i16 9, i16 10, i16 5, i16 6, i16 9, i16 10, i16 5, i16 6, i16 9, i16 10, i16 5, i16 6, i16 9, i16 10, i16 5, i16 6, i16 9, i16 10, i16 5, i16 6, i16 9, i16 10], [32 x i8] zeroinitializer }, align 32
@dot11lcn_sw_ctrl_tbl_info_4313_bt_ipa = dso_local constant { %struct.phytbl_info, [44 x i8] } { %struct.phytbl_info { ptr @dot11lcn_sw_ctrl_tbl_4313_ipa_rev0_combo, i32 64, i32 15, i32 0, i32 16 }, [44 x i8] zeroinitializer }, align 32
@dot11lcn_sw_ctrl_tbl_4313_epa_rev0 = internal constant { [64 x i16], [32 x i8] } { [64 x i16] [i16 2, i16 8, i16 4, i16 1, i16 2, i16 8, i16 4, i16 1, i16 2, i16 8, i16 4, i16 1, i16 2, i16 8, i16 4, i16 1, i16 2, i16 8, i16 4, i16 1, i16 2, i16 8, i16 4, i16 1, i16 2, i16 8, i16 4, i16 1, i16 2, i16 8, i16 4, i16 1, i16 2, i16 8, i16 4, i16 1, i16 2, i16 8, i16 4, i16 1, i16 2, i16 8, i16 4, i16 1, i16 2, i16 8, i16 4, i16 1, i16 2, i16 8, i16 4, i16 1, i16 2, i16 8, i16 4, i16 1, i16 2, i16 8, i16 4, i16 1, i16 2, i16 8, i16 4, i16 1], [32 x i8] zeroinitializer }, align 32
@dot11lcn_sw_ctrl_tbl_info_4313_epa = dso_local constant { %struct.phytbl_info, [44 x i8] } { %struct.phytbl_info { ptr @dot11lcn_sw_ctrl_tbl_4313_epa_rev0, i32 64, i32 15, i32 0, i32 16 }, [44 x i8] zeroinitializer }, align 32
@dot11lcn_sw_ctrl_tbl_4313_epa_rev0_combo = internal constant { [64 x i16], [32 x i8] } { [64 x i16] [i16 7, i16 5, i16 6, i16 4, i16 7, i16 5, i16 6, i16 4, i16 7, i16 5, i16 6, i16 4, i16 7, i16 5, i16 6, i16 4, i16 11, i16 11, i16 10, i16 10, i16 11, i16 11, i16 10, i16 10, i16 11, i16 11, i16 10, i16 10, i16 11, i16 11, i16 10, i16 10, i16 7, i16 5, i16 6, i16 4, i16 7, i16 5, i16 6, i16 4, i16 7, i16 5, i16 6, i16 4, i16 7, i16 5, i16 6, i16 4, i16 11, i16 11, i16 10, i16 10, i16 11, i16 11, i16 10, i16 10, i16 11, i16 11, i16 10, i16 10, i16 11, i16 11, i16 10, i16 10], [32 x i8] zeroinitializer }, align 32
@dot11lcn_sw_ctrl_tbl_info_4313_bt_epa = dso_local constant { %struct.phytbl_info, [44 x i8] } { %struct.phytbl_info { ptr @dot11lcn_sw_ctrl_tbl_4313_epa_rev0_combo, i32 64, i32 15, i32 0, i32 16 }, [44 x i8] zeroinitializer }, align 32
@dot11lcn_sw_ctrl_tbl_4313_bt_epa_p250_rev0 = internal constant { [64 x i16], [32 x i8] } { [64 x i16] [i16 7, i16 5, i16 2, i16 0, i16 7, i16 5, i16 2, i16 0, i16 7, i16 5, i16 2, i16 0, i16 7, i16 5, i16 2, i16 0, i16 7, i16 7, i16 2, i16 2, i16 7, i16 7, i16 2, i16 2, i16 7, i16 7, i16 2, i16 2, i16 7, i16 7, i16 2, i16 2, i16 7, i16 5, i16 2, i16 0, i16 7, i16 5, i16 2, i16 0, i16 7, i16 5, i16 2, i16 0, i16 7, i16 5, i16 2, i16 0, i16 7, i16 7, i16 2, i16 2, i16 7, i16 7, i16 2, i16 2, i16 7, i16 7, i16 2, i16 2, i16 7, i16 7, i16 2, i16 2], [32 x i8] zeroinitializer }, align 32
@dot11lcn_sw_ctrl_tbl_info_4313_bt_epa_p250 = dso_local constant { %struct.phytbl_info, [44 x i8] } { %struct.phytbl_info { ptr @dot11lcn_sw_ctrl_tbl_4313_bt_epa_p250_rev0, i32 64, i32 15, i32 0, i32 16 }, [44 x i8] zeroinitializer }, align 32
@dot11lcnphytbl_info_sz_rev0 = dso_local constant { i32, [28 x i8] } { i32 14, [28 x i8] zeroinitializer }, align 32
@dot11lcnphy_2GHz_extPA_gaintable_rev0 = dso_local constant { [128 x %struct.lcnphy_tx_gain_tbl_entry], [160 x i8] } { [128 x %struct.lcnphy_tx_gain_tbl_entry] [%struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 31, i8 0, i8 72 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 31, i8 0, i8 70 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 31, i8 0, i8 68 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 30, i8 0, i8 67 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 29, i8 0, i8 68 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 28, i8 0, i8 68 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 27, i8 0, i8 69 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 26, i8 0, i8 70 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 25, i8 0, i8 70 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 24, i8 0, i8 71 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 23, i8 0, i8 72 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 23, i8 0, i8 70 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 22, i8 0, i8 71 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 21, i8 0, i8 72 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 21, i8 0, i8 70 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 21, i8 0, i8 68 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 21, i8 0, i8 66 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 21, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 21, i8 0, i8 63 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 20, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 19, i8 0, i8 65 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 19, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 18, i8 0, i8 65 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 18, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 17, i8 0, i8 65 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 17, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 16, i8 0, i8 65 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 16, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 16, i8 0, i8 62 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 16, i8 0, i8 60 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 16, i8 0, i8 58 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 15, i8 0, i8 61 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 15, i8 0, i8 59 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 14, i8 0, i8 61 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 14, i8 0, i8 60 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 14, i8 0, i8 58 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 13, i8 0, i8 60 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 13, i8 0, i8 59 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 12, i8 0, i8 62 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 12, i8 0, i8 60 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 12, i8 0, i8 58 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 11, i8 0, i8 62 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 11, i8 0, i8 60 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 11, i8 0, i8 59 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 11, i8 0, i8 57 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 10, i8 0, i8 61 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 10, i8 0, i8 59 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 10, i8 0, i8 57 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 9, i8 0, i8 62 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 9, i8 0, i8 60 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 9, i8 0, i8 58 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 9, i8 0, i8 57 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 8, i8 0, i8 62 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 8, i8 0, i8 60 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 8, i8 0, i8 58 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 8, i8 0, i8 57 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 8, i8 0, i8 55 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 7, i8 0, i8 61 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 7, i8 0, i8 60 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 7, i8 0, i8 58 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 7, i8 0, i8 56 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 7, i8 0, i8 55 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 6, i8 0, i8 62 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 6, i8 0, i8 60 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 6, i8 0, i8 58 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 6, i8 0, i8 57 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 6, i8 0, i8 55 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 6, i8 0, i8 54 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 6, i8 0, i8 52 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 5, i8 0, i8 61 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 5, i8 0, i8 59 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 5, i8 0, i8 57 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 5, i8 0, i8 56 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 5, i8 0, i8 54 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 5, i8 0, i8 53 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 5, i8 0, i8 51 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 4, i8 0, i8 62 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 4, i8 0, i8 60 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 4, i8 0, i8 58 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 4, i8 0, i8 57 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 4, i8 0, i8 55 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 4, i8 0, i8 54 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 4, i8 0, i8 52 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 4, i8 0, i8 51 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 4, i8 0, i8 49 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 4, i8 0, i8 48 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 4, i8 0, i8 46 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 60 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 58 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 57 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 55 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 54 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 52 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 51 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 49 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 48 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 46 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 45 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 44 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 43 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 41 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 2, i8 0, i8 61 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 2, i8 0, i8 59 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 2, i8 0, i8 57 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 2, i8 0, i8 56 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 2, i8 0, i8 54 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 2, i8 0, i8 53 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 2, i8 0, i8 51 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 2, i8 0, i8 50 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 2, i8 0, i8 48 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 2, i8 0, i8 47 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 2, i8 0, i8 46 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 2, i8 0, i8 44 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 2, i8 0, i8 43 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 2, i8 0, i8 42 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 2, i8 0, i8 41 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 2, i8 0, i8 39 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 2, i8 0, i8 38 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 2, i8 0, i8 37 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 2, i8 0, i8 36 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 2, i8 0, i8 35 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 2, i8 0, i8 34 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 2, i8 0, i8 33 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 2, i8 0, i8 32 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 1, i8 0, i8 63 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 1, i8 0, i8 61 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 1, i8 0, i8 59 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 1, i8 0, i8 57 }], [160 x i8] zeroinitializer }, align 32
@dot11lcnphy_2GHz_gaintable_rev0 = dso_local constant { [128 x %struct.lcnphy_tx_gain_tbl_entry], [160 x i8] } { [128 x %struct.lcnphy_tx_gain_tbl_entry] [%struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 31, i8 0, i8 72 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 31, i8 0, i8 70 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 31, i8 0, i8 68 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 30, i8 0, i8 68 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 29, i8 0, i8 69 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 28, i8 0, i8 69 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 27, i8 0, i8 70 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 26, i8 0, i8 70 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 25, i8 0, i8 71 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 24, i8 0, i8 72 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 23, i8 0, i8 73 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 23, i8 0, i8 71 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 22, i8 0, i8 72 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 21, i8 0, i8 73 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 21, i8 0, i8 71 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 21, i8 0, i8 69 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 21, i8 0, i8 67 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 21, i8 0, i8 65 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 21, i8 0, i8 63 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 20, i8 0, i8 65 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 19, i8 0, i8 66 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 19, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 18, i8 0, i8 66 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 18, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 17, i8 0, i8 66 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 17, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 16, i8 0, i8 66 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 16, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 16, i8 0, i8 62 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 16, i8 0, i8 61 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 16, i8 0, i8 59 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 15, i8 0, i8 61 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 15, i8 0, i8 59 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 14, i8 0, i8 62 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 14, i8 0, i8 60 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 14, i8 0, i8 58 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 13, i8 0, i8 61 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 13, i8 0, i8 59 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 12, i8 0, i8 62 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 12, i8 0, i8 61 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 12, i8 0, i8 59 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 11, i8 0, i8 62 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 11, i8 0, i8 61 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 11, i8 0, i8 59 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 11, i8 0, i8 57 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 10, i8 0, i8 61 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 10, i8 0, i8 59 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 10, i8 0, i8 58 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 9, i8 0, i8 62 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 9, i8 0, i8 61 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 9, i8 0, i8 59 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 9, i8 0, i8 57 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 8, i8 0, i8 62 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 8, i8 0, i8 61 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 8, i8 0, i8 59 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 8, i8 0, i8 57 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 8, i8 0, i8 56 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 8, i8 0, i8 54 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 8, i8 0, i8 53 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 8, i8 0, i8 51 }, %struct.lcnphy_tx_gain_tbl_entry { i8 15, i8 0, i8 8, i8 0, i8 50 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 7, i8 0, i8 69 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 7, i8 0, i8 67 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 7, i8 0, i8 65 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 7, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 7, i8 0, i8 62 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 7, i8 0, i8 60 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 7, i8 0, i8 58 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 7, i8 0, i8 57 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 7, i8 0, i8 55 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 6, i8 0, i8 62 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 6, i8 0, i8 61 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 6, i8 0, i8 59 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 6, i8 0, i8 57 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 6, i8 0, i8 56 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 6, i8 0, i8 54 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 6, i8 0, i8 53 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 5, i8 0, i8 61 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 5, i8 0, i8 60 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 5, i8 0, i8 58 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 5, i8 0, i8 56 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 5, i8 0, i8 55 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 5, i8 0, i8 53 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 5, i8 0, i8 52 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 5, i8 0, i8 50 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 5, i8 0, i8 49 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 5, i8 0, i8 47 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 4, i8 0, i8 57 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 4, i8 0, i8 56 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 4, i8 0, i8 54 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 4, i8 0, i8 53 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 4, i8 0, i8 51 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 4, i8 0, i8 50 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 4, i8 0, i8 48 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 4, i8 0, i8 47 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 4, i8 0, i8 46 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 4, i8 0, i8 44 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 4, i8 0, i8 43 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 4, i8 0, i8 42 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 4, i8 0, i8 41 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 4, i8 0, i8 40 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 3, i8 0, i8 51 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 3, i8 0, i8 50 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 3, i8 0, i8 48 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 3, i8 0, i8 47 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 3, i8 0, i8 46 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 3, i8 0, i8 44 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 3, i8 0, i8 43 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 3, i8 0, i8 42 }, %struct.lcnphy_tx_gain_tbl_entry { i8 7, i8 0, i8 3, i8 0, i8 41 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 56 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 54 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 53 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 51 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 50 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 48 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 47 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 46 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 44 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 43 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 42 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 41 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 39 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 38 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 37 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 36 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 35 }, %struct.lcnphy_tx_gain_tbl_entry { i8 3, i8 0, i8 3, i8 0, i8 34 }], [160 x i8] zeroinitializer }, align 32
@dot11lcnphy_5GHz_gaintable_rev0 = dso_local constant { [128 x %struct.lcnphy_tx_gain_tbl_entry], [160 x i8] } { [128 x %struct.lcnphy_tx_gain_tbl_entry] [%struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 -104 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 -109 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 -113 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 -117 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 -121 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 -125 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 -128 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 124 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 121 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 117 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 114 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 111 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 107 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 104 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 101 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 99 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 96 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 93 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 90 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 88 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 85 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 83 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 81 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 78 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 76 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 74 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 72 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 70 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 68 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 66 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -16, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -8, i8 -16, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -15, i8 -16, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -5, i8 -32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -12, i8 -32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -2, i8 -48, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -10, i8 -48, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -17, i8 -48, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -7, i8 -64, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -14, i8 -64, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -80, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -8, i8 -80, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -15, i8 -80, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -2, i8 -96, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -10, i8 -96, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -17, i8 -96, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -112, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -8, i8 -112, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -15, i8 -112, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -22, i8 -112, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 -128, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -8, i8 -128, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -15, i8 -128, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -22, i8 -128, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 112, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -8, i8 112, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -15, i8 112, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -22, i8 112, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -29, i8 112, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -35, i8 112, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -41, i8 112, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -48, i8 112, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -53, i8 112, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -59, i8 112, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 96, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -8, i8 96, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -15, i8 96, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -22, i8 96, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -29, i8 96, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -35, i8 96, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 80, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -8, i8 80, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -15, i8 80, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -22, i8 80, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -29, i8 80, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -35, i8 80, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -41, i8 80, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -48, i8 80, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 64, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -8, i8 64, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -15, i8 64, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -22, i8 64, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -29, i8 64, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -35, i8 64, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -41, i8 64, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -48, i8 64, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -53, i8 64, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -59, i8 64, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 48, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -8, i8 48, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -15, i8 48, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -22, i8 48, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -29, i8 48, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -35, i8 48, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -41, i8 48, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -48, i8 48, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -53, i8 48, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -59, i8 48, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -65, i8 48, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -70, i8 48, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -75, i8 48, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -81, i8 48, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -8, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -15, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -22, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -29, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -35, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -41, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -48, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -53, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -59, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -65, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -70, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -75, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -81, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -86, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -90, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -95, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -100, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -104, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -108, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -113, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -117, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -121, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -124, i8 32, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -1, i8 16, i8 0, i8 64 }, %struct.lcnphy_tx_gain_tbl_entry { i8 -1, i8 -8, i8 16, i8 0, i8 64 }], [160 x i8] zeroinitializer }, align 32
@dot11lcn_gain_tbl_rev0 = internal constant { <{ [74 x i32], [22 x i32] }>, [96 x i8] } { <{ [74 x i32], [22 x i32] }> <{ [74 x i32] [i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 4, i32 0, i32 4, i32 8, i32 1, i32 5, i32 9, i32 13, i32 77, i32 141, i32 13, i32 77, i32 141, i32 205, i32 79, i32 143, i32 207, i32 211, i32 275, i32 1299, i32 2323, i32 2387, i32 3411, i32 4435, i32 4499, i32 20883, i32 37267, i32 53651, i32 70035, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 4, i32 0, i32 4, i32 8, i32 1, i32 5, i32 9, i32 13, i32 77, i32 141, i32 13, i32 77, i32 141, i32 205, i32 79, i32 143, i32 207, i32 211, i32 275, i32 1299, i32 2323, i32 2387, i32 3411, i32 4435, i32 20819, i32 37203, i32 53587, i32 69971, i32 86355, i32 102739, i32 119123], [22 x i32] zeroinitializer }>, [96 x i8] zeroinitializer }, align 32
@dot11lcn_gain_tbl_2G = internal constant { <{ [29 x i32], [67 x i32] }>, [96 x i8] } { <{ [29 x i32], [67 x i32] }> <{ [29 x i32] [i32 0, i32 4, i32 8, i32 1, i32 5, i32 9, i32 13, i32 77, i32 141, i32 73, i32 137, i32 201, i32 75, i32 139, i32 203, i32 207, i32 271, i32 1295, i32 2319, i32 2383, i32 3407, i32 4431, i32 4495, i32 20879, i32 37263, i32 53647, i32 70031, i32 86415, i32 102799], [67 x i32] zeroinitializer }>, [96 x i8] zeroinitializer }, align 32
@dot11lcn_gain_tbl_5G = internal constant { <{ [30 x i32], [66 x i32] }>, [96 x i8] } { <{ [30 x i32], [66 x i32] }> <{ [30 x i32] [i32 0, i32 64, i32 128, i32 1, i32 5, i32 9, i32 13, i32 17, i32 21, i32 85, i32 149, i32 23, i32 27, i32 91, i32 155, i32 219, i32 283, i32 347, i32 411, i32 1435, i32 2459, i32 3483, i32 4507, i32 20891, i32 37275, i32 53659, i32 70043, i32 86427, i32 102811, i32 119195], [66 x i32] zeroinitializer }>, [96 x i8] zeroinitializer }, align 32
@dot11lcn_gain_idx_tbl_5G = internal constant { <{ [74 x i32], [78 x i32] }>, [128 x i8] } { <{ [74 x i32], [78 x i32] }> <{ [74 x i32] [i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 268435456, i32 0, i32 536870912, i32 0, i32 805306368, i32 0, i32 1073741824, i32 0, i32 805306368, i32 8, i32 1073741824, i32 8, i32 1342177280, i32 8, i32 1610612736, i32 8, i32 1879048192, i32 8, i32 1610612736, i32 24, i32 1879048192, i32 24, i32 -2147483648, i32 24, i32 -1879048192, i32 24, i32 -1610612736, i32 24, i32 -1342177280, i32 24, i32 -1073741824, i32 24, i32 -805306368, i32 24, i32 -536870912, i32 24, i32 -268435456, i32 24, i32 0, i32 25, i32 268435456, i32 25, i32 536870912, i32 25, i32 805306368, i32 25, i32 1073741824, i32 25, i32 1342177280, i32 25, i32 1610612736, i32 25, i32 1879048192, i32 25, i32 -2147483648, i32 25, i32 -1879048192, i32 25, i32 -1610612736, i32 25, i32 -1342177280, i32 25, i32 -1073741824, i32 25, i32 -805306368, i32 25], [78 x i32] zeroinitializer }>, [128 x i8] zeroinitializer }, align 32
@dot11lcn_gain_tbl_extlna_2G = internal constant { <{ [40 x i32], [56 x i32] }>, [96 x i8] } { <{ [40 x i32], [56 x i32] }> <{ [40 x i32] [i32 0, i32 4, i32 8, i32 1, i32 5, i32 9, i32 13, i32 3, i32 7, i32 11, i32 15, i32 79, i32 143, i32 207, i32 271, i32 335, i32 399, i32 1423, i32 2447, i32 3471, i32 32768, i32 32772, i32 32776, i32 32769, i32 32773, i32 32777, i32 32781, i32 32771, i32 32775, i32 32779, i32 32783, i32 32847, i32 32911, i32 32975, i32 33039, i32 33103, i32 33167, i32 34191, i32 35215, i32 36239], [56 x i32] zeroinitializer }>, [96 x i8] zeroinitializer }, align 32
@dot11lcn_iq_local_tbl_rev0 = internal constant { <{ [88 x i16], [20 x i16] }>, [40 x i8] } { <{ [88 x i16], [20 x i16] }> <{ [88 x i16] [i16 512, i16 768, i16 1024, i16 1536, i16 2048, i16 2816, i16 4096, i16 4097, i16 4098, i16 4099, i16 4100, i16 4101, i16 4102, i16 4103, i16 5895, i16 8199, i16 11527, i16 16391, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 512, i16 768, i16 1024, i16 1536, i16 2048, i16 2816, i16 4096, i16 4097, i16 4098, i16 4099, i16 4100, i16 4101, i16 4102, i16 4103, i16 5895, i16 8199, i16 11527, i16 16391, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 16384], [20 x i16] zeroinitializer }>, [40 x i8] zeroinitializer }, align 32
@___asan_gen_.7 = private unnamed_addr constant [31 x i8] c"dot11lcn_aux_gain_idx_tbl_rev0\00", align 1
@___asan_gen_.9 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 108, i32 18 }
@___asan_gen_.10 = private unnamed_addr constant [27 x i8] c"dot11lcn_gain_idx_tbl_rev0\00", align 1
@___asan_gen_.12 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 149, i32 18 }
@___asan_gen_.13 = private unnamed_addr constant [33 x i8] c"dot11lcnphytbl_rx_gain_info_rev0\00", align 1
@___asan_gen_.15 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 1398, i32 26 }
@___asan_gen_.16 = private unnamed_addr constant [29 x i8] c"dot11lcn_aux_gain_idx_tbl_2G\00", align 1
@___asan_gen_.18 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 300, i32 18 }
@___asan_gen_.19 = private unnamed_addr constant [25 x i8] c"dot11lcn_gain_idx_tbl_2G\00", align 1
@___asan_gen_.21 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 412, i32 18 }
@___asan_gen_.22 = private unnamed_addr constant [25 x i8] c"dot11lcn_gain_val_tbl_2G\00", align 1
@___asan_gen_.24 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 341, i32 17 }
@___asan_gen_.25 = private unnamed_addr constant [36 x i8] c"dot11lcnphytbl_rx_gain_info_2G_rev2\00", align 1
@___asan_gen_.27 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 1411, i32 26 }
@___asan_gen_.28 = private unnamed_addr constant [29 x i8] c"dot11lcn_aux_gain_idx_tbl_5G\00", align 1
@___asan_gen_.30 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 1032, i32 18 }
@___asan_gen_.31 = private unnamed_addr constant [25 x i8] c"dot11lcn_gain_val_tbl_5G\00", align 1
@___asan_gen_.33 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 1073, i32 18 }
@___asan_gen_.34 = private unnamed_addr constant [36 x i8] c"dot11lcnphytbl_rx_gain_info_5G_rev2\00", align 1
@___asan_gen_.36 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 1428, i32 26 }
@___asan_gen_.37 = private unnamed_addr constant [36 x i8] c"dot11lcn_aux_gain_idx_tbl_extlna_2G\00", align 1
@___asan_gen_.39 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 765, i32 18 }
@___asan_gen_.40 = private unnamed_addr constant [32 x i8] c"dot11lcn_gain_idx_tbl_extlna_2G\00", align 1
@___asan_gen_.42 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 877, i32 18 }
@___asan_gen_.43 = private unnamed_addr constant [32 x i8] c"dot11lcn_gain_val_tbl_extlna_2G\00", align 1
@___asan_gen_.45 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 806, i32 17 }
@___asan_gen_.46 = private unnamed_addr constant [43 x i8] c"dot11lcnphytbl_rx_gain_info_extlna_2G_rev2\00", align 1
@___asan_gen_.48 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 1445, i32 26 }
@___asan_gen_.49 = private unnamed_addr constant [43 x i8] c"dot11lcnphytbl_rx_gain_info_extlna_5G_rev2\00", align 1
@___asan_gen_.51 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 1459, i32 26 }
@___asan_gen_.52 = private unnamed_addr constant [36 x i8] c"dot11lcnphytbl_rx_gain_info_sz_rev0\00", align 1
@___asan_gen_.54 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 1476, i32 11 }
@___asan_gen_.55 = private unnamed_addr constant [39 x i8] c"dot11lcnphytbl_rx_gain_info_2G_rev2_sz\00", align 1
@___asan_gen_.57 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 1479, i32 11 }
@___asan_gen_.58 = private unnamed_addr constant [39 x i8] c"dot11lcnphytbl_rx_gain_info_5G_rev2_sz\00", align 1
@___asan_gen_.60 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 1482, i32 11 }
@___asan_gen_.61 = private unnamed_addr constant [29 x i8] c"dot11lcn_min_sig_sq_tbl_rev0\00", align 1
@___asan_gen_.63 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 1485, i32 18 }
@___asan_gen_.64 = private unnamed_addr constant [30 x i8] c"dot11lcn_noise_scale_tbl_rev0\00", align 1
@___asan_gen_.66 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 1552, i32 18 }
@___asan_gen_.67 = private unnamed_addr constant [28 x i8] c"dot11lcn_fltr_ctrl_tbl_rev0\00", align 1
@___asan_gen_.69 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 1619, i32 18 }
@___asan_gen_.70 = private unnamed_addr constant [26 x i8] c"dot11lcn_ps_ctrl_tbl_rev0\00", align 1
@___asan_gen_.72 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 1632, i32 18 }
@___asan_gen_.73 = private unnamed_addr constant [26 x i8] c"dot11lcn_sw_ctrl_tbl_rev0\00", align 1
@___asan_gen_.75 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 1991, i32 18 }
@___asan_gen_.76 = private unnamed_addr constant [23 x i8] c"dot11lcn_nf_table_rev0\00", align 1
@___asan_gen_.78 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 2058, i32 17 }
@___asan_gen_.79 = private unnamed_addr constant [27 x i8] c"dot11lcn_gain_val_tbl_rev0\00", align 1
@___asan_gen_.81 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 2077, i32 17 }
@___asan_gen_.82 = private unnamed_addr constant [23 x i8] c"dot11lcn_spur_tbl_rev0\00", align 1
@___asan_gen_.84 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 2140, i32 17 }
@___asan_gen_.85 = private unnamed_addr constant [28 x i8] c"dot11lcn_unsup_mcs_tbl_rev0\00", align 1
@___asan_gen_.87 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 2271, i32 18 }
@___asan_gen_.88 = private unnamed_addr constant [33 x i8] c"dot11lcn_papd_compdelta_tbl_rev0\00", align 1
@___asan_gen_.90 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 2539, i32 18 }
@___asan_gen_.91 = private unnamed_addr constant [25 x i8] c"dot11lcnphytbl_info_rev0\00", align 1
@___asan_gen_.93 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 2702, i32 26 }
@___asan_gen_.94 = private unnamed_addr constant [31 x i8] c"dot11lcn_sw_ctrl_tbl_4313_rev0\00", align 1
@___asan_gen_.96 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 1857, i32 18 }
@___asan_gen_.97 = private unnamed_addr constant [31 x i8] c"dot11lcn_sw_ctrl_tbl_info_4313\00", align 1
@___asan_gen_.99 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 2750, i32 26 }
@___asan_gen_.100 = private unnamed_addr constant [41 x i8] c"dot11lcn_sw_ctrl_tbl_4313_ipa_rev0_combo\00", align 1
@___asan_gen_.102 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 1924, i32 18 }
@___asan_gen_.103 = private unnamed_addr constant [38 x i8] c"dot11lcn_sw_ctrl_tbl_info_4313_bt_ipa\00", align 1
@___asan_gen_.105 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 2755, i32 26 }
@___asan_gen_.106 = private unnamed_addr constant [35 x i8] c"dot11lcn_sw_ctrl_tbl_4313_epa_rev0\00", align 1
@___asan_gen_.108 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 1790, i32 18 }
@___asan_gen_.109 = private unnamed_addr constant [35 x i8] c"dot11lcn_sw_ctrl_tbl_info_4313_epa\00", align 1
@___asan_gen_.111 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 2760, i32 26 }
@___asan_gen_.112 = private unnamed_addr constant [41 x i8] c"dot11lcn_sw_ctrl_tbl_4313_epa_rev0_combo\00", align 1
@___asan_gen_.114 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 1655, i32 18 }
@___asan_gen_.115 = private unnamed_addr constant [38 x i8] c"dot11lcn_sw_ctrl_tbl_info_4313_bt_epa\00", align 1
@___asan_gen_.117 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 2765, i32 26 }
@___asan_gen_.118 = private unnamed_addr constant [43 x i8] c"dot11lcn_sw_ctrl_tbl_4313_bt_epa_p250_rev0\00", align 1
@___asan_gen_.120 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 1723, i32 18 }
@___asan_gen_.121 = private unnamed_addr constant [43 x i8] c"dot11lcn_sw_ctrl_tbl_info_4313_bt_epa_p250\00", align 1
@___asan_gen_.123 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 2770, i32 26 }
@___asan_gen_.124 = private unnamed_addr constant [28 x i8] c"dot11lcnphytbl_info_sz_rev0\00", align 1
@___asan_gen_.126 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 2775, i32 11 }
@___asan_gen_.127 = private unnamed_addr constant [38 x i8] c"dot11lcnphy_2GHz_extPA_gaintable_rev0\00", align 1
@___asan_gen_.129 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 2779, i32 1 }
@___asan_gen_.130 = private unnamed_addr constant [32 x i8] c"dot11lcnphy_2GHz_gaintable_rev0\00", align 1
@___asan_gen_.132 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 2910, i32 39 }
@___asan_gen_.133 = private unnamed_addr constant [32 x i8] c"dot11lcnphy_5GHz_gaintable_rev0\00", align 1
@___asan_gen_.135 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 3041, i32 39 }
@___asan_gen_.136 = private unnamed_addr constant [23 x i8] c"dot11lcn_gain_tbl_rev0\00", align 1
@___asan_gen_.138 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 9, i32 18 }
@___asan_gen_.139 = private unnamed_addr constant [21 x i8] c"dot11lcn_gain_tbl_2G\00", align 1
@___asan_gen_.141 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 567, i32 18 }
@___asan_gen_.142 = private unnamed_addr constant [21 x i8] c"dot11lcn_gain_tbl_5G\00", align 1
@___asan_gen_.144 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 1299, i32 18 }
@___asan_gen_.145 = private unnamed_addr constant [25 x i8] c"dot11lcn_gain_idx_tbl_5G\00", align 1
@___asan_gen_.147 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 1144, i32 18 }
@___asan_gen_.148 = private unnamed_addr constant [28 x i8] c"dot11lcn_gain_tbl_extlna_2G\00", align 1
@___asan_gen_.150 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 666, i32 18 }
@___asan_gen_.151 = private unnamed_addr constant [27 x i8] c"dot11lcn_iq_local_tbl_rev0\00", align 1
@___asan_gen_.152 = private constant [69 x i8] c"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c\00", align 1
@___asan_gen_.153 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 2428, i32 18 }
@llvm.compiler.used = appending global [49 x ptr] [ptr @dot11lcn_aux_gain_idx_tbl_rev0, ptr @dot11lcn_gain_idx_tbl_rev0, ptr @dot11lcnphytbl_rx_gain_info_rev0, ptr @dot11lcn_aux_gain_idx_tbl_2G, ptr @dot11lcn_gain_idx_tbl_2G, ptr @dot11lcn_gain_val_tbl_2G, ptr @dot11lcnphytbl_rx_gain_info_2G_rev2, ptr @dot11lcn_aux_gain_idx_tbl_5G, ptr @dot11lcn_gain_val_tbl_5G, ptr @dot11lcnphytbl_rx_gain_info_5G_rev2, ptr @dot11lcn_aux_gain_idx_tbl_extlna_2G, ptr @dot11lcn_gain_idx_tbl_extlna_2G, ptr @dot11lcn_gain_val_tbl_extlna_2G, ptr @dot11lcnphytbl_rx_gain_info_extlna_2G_rev2, ptr @dot11lcnphytbl_rx_gain_info_extlna_5G_rev2, ptr @dot11lcnphytbl_rx_gain_info_sz_rev0, ptr @dot11lcnphytbl_rx_gain_info_2G_rev2_sz, ptr @dot11lcnphytbl_rx_gain_info_5G_rev2_sz, ptr @dot11lcn_min_sig_sq_tbl_rev0, ptr @dot11lcn_noise_scale_tbl_rev0, ptr @dot11lcn_fltr_ctrl_tbl_rev0, ptr @dot11lcn_ps_ctrl_tbl_rev0, ptr @dot11lcn_sw_ctrl_tbl_rev0, ptr @dot11lcn_nf_table_rev0, ptr @dot11lcn_gain_val_tbl_rev0, ptr @dot11lcn_spur_tbl_rev0, ptr @dot11lcn_unsup_mcs_tbl_rev0, ptr @dot11lcn_papd_compdelta_tbl_rev0, ptr @dot11lcnphytbl_info_rev0, ptr @dot11lcn_sw_ctrl_tbl_4313_rev0, ptr @dot11lcn_sw_ctrl_tbl_info_4313, ptr @dot11lcn_sw_ctrl_tbl_4313_ipa_rev0_combo, ptr @dot11lcn_sw_ctrl_tbl_info_4313_bt_ipa, ptr @dot11lcn_sw_ctrl_tbl_4313_epa_rev0, ptr @dot11lcn_sw_ctrl_tbl_info_4313_epa, ptr @dot11lcn_sw_ctrl_tbl_4313_epa_rev0_combo, ptr @dot11lcn_sw_ctrl_tbl_info_4313_bt_epa, ptr @dot11lcn_sw_ctrl_tbl_4313_bt_epa_p250_rev0, ptr @dot11lcn_sw_ctrl_tbl_info_4313_bt_epa_p250, ptr @dot11lcnphytbl_info_sz_rev0, ptr @dot11lcnphy_2GHz_extPA_gaintable_rev0, ptr @dot11lcnphy_2GHz_gaintable_rev0, ptr @dot11lcnphy_5GHz_gaintable_rev0, ptr @dot11lcn_gain_tbl_rev0, ptr @dot11lcn_gain_tbl_2G, ptr @dot11lcn_gain_tbl_5G, ptr @dot11lcn_gain_idx_tbl_5G, ptr @dot11lcn_gain_tbl_extlna_2G, ptr @dot11lcn_iq_local_tbl_rev0], section "llvm.metadata"
@0 = internal global [49 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_aux_gain_idx_tbl_rev0 to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.7 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.9 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_gain_idx_tbl_rev0 to i32), i32 592, i32 736, i32 ptrtoint (ptr @___asan_gen_.10 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.12 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcnphytbl_rx_gain_info_rev0 to i32), i32 60, i32 96, i32 ptrtoint (ptr @___asan_gen_.13 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.15 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_aux_gain_idx_tbl_2G to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.16 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.18 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_gain_idx_tbl_2G to i32), i32 608, i32 736, i32 ptrtoint (ptr @___asan_gen_.19 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.21 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_gain_val_tbl_2G to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.22 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.24 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcnphytbl_rx_gain_info_2G_rev2 to i32), i32 80, i32 128, i32 ptrtoint (ptr @___asan_gen_.25 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.27 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_aux_gain_idx_tbl_5G to i32), i32 152, i32 192, i32 ptrtoint (ptr @___asan_gen_.28 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.30 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_gain_val_tbl_5G to i32), i32 272, i32 352, i32 ptrtoint (ptr @___asan_gen_.31 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.33 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcnphytbl_rx_gain_info_5G_rev2 to i32), i32 80, i32 128, i32 ptrtoint (ptr @___asan_gen_.34 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.36 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_aux_gain_idx_tbl_extlna_2G to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.37 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.39 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_gain_idx_tbl_extlna_2G to i32), i32 608, i32 736, i32 ptrtoint (ptr @___asan_gen_.40 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.42 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_gain_val_tbl_extlna_2G to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.43 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.45 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcnphytbl_rx_gain_info_extlna_2G_rev2 to i32), i32 80, i32 128, i32 ptrtoint (ptr @___asan_gen_.46 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.48 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcnphytbl_rx_gain_info_extlna_5G_rev2 to i32), i32 80, i32 128, i32 ptrtoint (ptr @___asan_gen_.49 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.51 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcnphytbl_rx_gain_info_sz_rev0 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.52 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.54 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcnphytbl_rx_gain_info_2G_rev2_sz to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.55 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.57 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcnphytbl_rx_gain_info_5G_rev2_sz to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.60 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_min_sig_sq_tbl_rev0 to i32), i32 128, i32 160, i32 ptrtoint (ptr @___asan_gen_.61 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.63 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_noise_scale_tbl_rev0 to i32), i32 128, i32 160, i32 ptrtoint (ptr @___asan_gen_.64 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.66 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_fltr_ctrl_tbl_rev0 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.67 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.69 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_ps_ctrl_tbl_rev0 to i32), i32 80, i32 128, i32 ptrtoint (ptr @___asan_gen_.70 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.72 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_sw_ctrl_tbl_rev0 to i32), i32 128, i32 160, i32 ptrtoint (ptr @___asan_gen_.73 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.75 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_nf_table_rev0 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.76 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.78 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_gain_val_tbl_rev0 to i32), i32 60, i32 96, i32 ptrtoint (ptr @___asan_gen_.79 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.81 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_spur_tbl_rev0 to i32), i32 128, i32 160, i32 ptrtoint (ptr @___asan_gen_.82 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.84 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_unsup_mcs_tbl_rev0 to i32), i32 308, i32 384, i32 ptrtoint (ptr @___asan_gen_.85 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.87 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_papd_compdelta_tbl_rev0 to i32), i32 640, i32 800, i32 ptrtoint (ptr @___asan_gen_.88 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.90 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcnphytbl_info_rev0 to i32), i32 280, i32 352, i32 ptrtoint (ptr @___asan_gen_.91 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.93 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_sw_ctrl_tbl_4313_rev0 to i32), i32 128, i32 160, i32 ptrtoint (ptr @___asan_gen_.94 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.96 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_sw_ctrl_tbl_info_4313 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.97 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.99 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_sw_ctrl_tbl_4313_ipa_rev0_combo to i32), i32 128, i32 160, i32 ptrtoint (ptr @___asan_gen_.100 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_sw_ctrl_tbl_info_4313_bt_ipa to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.103 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.105 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_sw_ctrl_tbl_4313_epa_rev0 to i32), i32 128, i32 160, i32 ptrtoint (ptr @___asan_gen_.106 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.108 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_sw_ctrl_tbl_info_4313_epa to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.109 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.111 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_sw_ctrl_tbl_4313_epa_rev0_combo to i32), i32 128, i32 160, i32 ptrtoint (ptr @___asan_gen_.112 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.114 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_sw_ctrl_tbl_info_4313_bt_epa to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.115 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.117 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_sw_ctrl_tbl_4313_bt_epa_p250_rev0 to i32), i32 128, i32 160, i32 ptrtoint (ptr @___asan_gen_.118 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.120 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_sw_ctrl_tbl_info_4313_bt_epa_p250 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.121 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.123 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcnphytbl_info_sz_rev0 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.124 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.126 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcnphy_2GHz_extPA_gaintable_rev0 to i32), i32 640, i32 800, i32 ptrtoint (ptr @___asan_gen_.127 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.129 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcnphy_2GHz_gaintable_rev0 to i32), i32 640, i32 800, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.132 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcnphy_5GHz_gaintable_rev0 to i32), i32 640, i32 800, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.135 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_gain_tbl_rev0 to i32), i32 384, i32 480, i32 ptrtoint (ptr @___asan_gen_.136 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.138 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_gain_tbl_2G to i32), i32 384, i32 480, i32 ptrtoint (ptr @___asan_gen_.139 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.141 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_gain_tbl_5G to i32), i32 384, i32 480, i32 ptrtoint (ptr @___asan_gen_.142 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.144 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_gain_idx_tbl_5G to i32), i32 608, i32 736, i32 ptrtoint (ptr @___asan_gen_.145 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.147 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_gain_tbl_extlna_2G to i32), i32 384, i32 480, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.150 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dot11lcn_iq_local_tbl_rev0 to i32), i32 216, i32 256, i32 ptrtoint (ptr @___asan_gen_.151 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.153 to i32), i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #0 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 49)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #0 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 49)
  ret void
}

attributes #0 = { nounwind uwtable(sync) "frame-pointer"="all" }

!llvm.asan.globals = !{!0, !2, !4, !6, !8, !10, !12, !14, !16, !18, !20, !22, !24, !26, !28, !30, !32, !34, !36, !38, !40, !42, !44, !46, !48, !50, !52, !54, !56, !58, !60, !62, !64, !66, !68, !70, !72, !74, !76, !78, !80, !82, !84, !86, !88, !90, !92, !94, !96}
!llvm.module.flags = !{!98, !99, !100, !101, !102, !103, !104, !105}
!llvm.ident = !{!106}

!0 = !{ptr @dot11lcnphytbl_rx_gain_info_rev0, !1, !"dot11lcnphytbl_rx_gain_info_rev0", i1 false, i1 false}
!1 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 1398, i32 26}
!2 = !{ptr @dot11lcnphytbl_rx_gain_info_2G_rev2, !3, !"dot11lcnphytbl_rx_gain_info_2G_rev2", i1 false, i1 false}
!3 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 1411, i32 26}
!4 = !{ptr @dot11lcnphytbl_rx_gain_info_5G_rev2, !5, !"dot11lcnphytbl_rx_gain_info_5G_rev2", i1 false, i1 false}
!5 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 1428, i32 26}
!6 = !{ptr @dot11lcnphytbl_rx_gain_info_extlna_2G_rev2, !7, !"dot11lcnphytbl_rx_gain_info_extlna_2G_rev2", i1 false, i1 false}
!7 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 1445, i32 26}
!8 = !{ptr @dot11lcnphytbl_rx_gain_info_extlna_5G_rev2, !9, !"dot11lcnphytbl_rx_gain_info_extlna_5G_rev2", i1 false, i1 false}
!9 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 1459, i32 26}
!10 = !{ptr @dot11lcnphytbl_rx_gain_info_sz_rev0, !11, !"dot11lcnphytbl_rx_gain_info_sz_rev0", i1 false, i1 false}
!11 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 1476, i32 11}
!12 = !{ptr @dot11lcnphytbl_rx_gain_info_2G_rev2_sz, !13, !"dot11lcnphytbl_rx_gain_info_2G_rev2_sz", i1 false, i1 false}
!13 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 1479, i32 11}
!14 = !{ptr @dot11lcnphytbl_rx_gain_info_5G_rev2_sz, !15, !"dot11lcnphytbl_rx_gain_info_5G_rev2_sz", i1 false, i1 false}
!15 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 1482, i32 11}
!16 = !{ptr @dot11lcnphytbl_info_rev0, !17, !"dot11lcnphytbl_info_rev0", i1 false, i1 false}
!17 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 2702, i32 26}
!18 = !{ptr @dot11lcn_sw_ctrl_tbl_info_4313, !19, !"dot11lcn_sw_ctrl_tbl_info_4313", i1 false, i1 false}
!19 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 2750, i32 26}
!20 = !{ptr @dot11lcn_sw_ctrl_tbl_info_4313_bt_ipa, !21, !"dot11lcn_sw_ctrl_tbl_info_4313_bt_ipa", i1 false, i1 false}
!21 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 2755, i32 26}
!22 = !{ptr @dot11lcn_sw_ctrl_tbl_info_4313_epa, !23, !"dot11lcn_sw_ctrl_tbl_info_4313_epa", i1 false, i1 false}
!23 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 2760, i32 26}
!24 = !{ptr @dot11lcn_sw_ctrl_tbl_info_4313_bt_epa, !25, !"dot11lcn_sw_ctrl_tbl_info_4313_bt_epa", i1 false, i1 false}
!25 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 2765, i32 26}
!26 = !{ptr @dot11lcn_sw_ctrl_tbl_info_4313_bt_epa_p250, !27, !"dot11lcn_sw_ctrl_tbl_info_4313_bt_epa_p250", i1 false, i1 false}
!27 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 2770, i32 26}
!28 = !{ptr @dot11lcnphytbl_info_sz_rev0, !29, !"dot11lcnphytbl_info_sz_rev0", i1 false, i1 false}
!29 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 2775, i32 11}
!30 = !{ptr @dot11lcnphy_2GHz_extPA_gaintable_rev0, !31, !"dot11lcnphy_2GHz_extPA_gaintable_rev0", i1 false, i1 false}
!31 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 2779, i32 1}
!32 = !{ptr @dot11lcnphy_2GHz_gaintable_rev0, !33, !"dot11lcnphy_2GHz_gaintable_rev0", i1 false, i1 false}
!33 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 2910, i32 39}
!34 = !{ptr @dot11lcnphy_5GHz_gaintable_rev0, !35, !"dot11lcnphy_5GHz_gaintable_rev0", i1 false, i1 false}
!35 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 3041, i32 39}
!36 = !{ptr @dot11lcn_gain_tbl_rev0, !37, !"dot11lcn_gain_tbl_rev0", i1 false, i1 false}
!37 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 9, i32 18}
!38 = !{ptr @dot11lcn_aux_gain_idx_tbl_rev0, !39, !"dot11lcn_aux_gain_idx_tbl_rev0", i1 false, i1 false}
!39 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 108, i32 18}
!40 = !{ptr @dot11lcn_gain_idx_tbl_rev0, !41, !"dot11lcn_gain_idx_tbl_rev0", i1 false, i1 false}
!41 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 149, i32 18}
!42 = !{ptr @dot11lcn_gain_tbl_2G, !43, !"dot11lcn_gain_tbl_2G", i1 false, i1 false}
!43 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 567, i32 18}
!44 = !{ptr @dot11lcn_aux_gain_idx_tbl_2G, !45, !"dot11lcn_aux_gain_idx_tbl_2G", i1 false, i1 false}
!45 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 300, i32 18}
!46 = !{ptr @dot11lcn_gain_idx_tbl_2G, !47, !"dot11lcn_gain_idx_tbl_2G", i1 false, i1 false}
!47 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 412, i32 18}
!48 = !{ptr @dot11lcn_gain_val_tbl_2G, !49, !"dot11lcn_gain_val_tbl_2G", i1 false, i1 false}
!49 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 341, i32 17}
!50 = !{ptr @dot11lcn_gain_tbl_5G, !51, !"dot11lcn_gain_tbl_5G", i1 false, i1 false}
!51 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 1299, i32 18}
!52 = !{ptr @dot11lcn_aux_gain_idx_tbl_5G, !53, !"dot11lcn_aux_gain_idx_tbl_5G", i1 false, i1 false}
!53 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 1032, i32 18}
!54 = !{ptr @dot11lcn_gain_idx_tbl_5G, !55, !"dot11lcn_gain_idx_tbl_5G", i1 false, i1 false}
!55 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 1144, i32 18}
!56 = !{ptr @dot11lcn_gain_val_tbl_5G, !57, !"dot11lcn_gain_val_tbl_5G", i1 false, i1 false}
!57 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 1073, i32 18}
!58 = !{ptr @dot11lcn_gain_tbl_extlna_2G, !59, !"dot11lcn_gain_tbl_extlna_2G", i1 false, i1 false}
!59 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 666, i32 18}
!60 = !{ptr @dot11lcn_aux_gain_idx_tbl_extlna_2G, !61, !"dot11lcn_aux_gain_idx_tbl_extlna_2G", i1 false, i1 false}
!61 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 765, i32 18}
!62 = !{ptr @dot11lcn_gain_idx_tbl_extlna_2G, !63, !"dot11lcn_gain_idx_tbl_extlna_2G", i1 false, i1 false}
!63 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 877, i32 18}
!64 = !{ptr @dot11lcn_gain_val_tbl_extlna_2G, !65, !"dot11lcn_gain_val_tbl_extlna_2G", i1 false, i1 false}
!65 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 806, i32 17}
!66 = !{ptr @dot11lcn_min_sig_sq_tbl_rev0, !67, !"dot11lcn_min_sig_sq_tbl_rev0", i1 false, i1 false}
!67 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 1485, i32 18}
!68 = !{ptr @dot11lcn_noise_scale_tbl_rev0, !69, !"dot11lcn_noise_scale_tbl_rev0", i1 false, i1 false}
!69 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 1552, i32 18}
!70 = !{ptr @dot11lcn_fltr_ctrl_tbl_rev0, !71, !"dot11lcn_fltr_ctrl_tbl_rev0", i1 false, i1 false}
!71 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 1619, i32 18}
!72 = !{ptr @dot11lcn_ps_ctrl_tbl_rev0, !73, !"dot11lcn_ps_ctrl_tbl_rev0", i1 false, i1 false}
!73 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 1632, i32 18}
!74 = !{ptr @dot11lcn_sw_ctrl_tbl_rev0, !75, !"dot11lcn_sw_ctrl_tbl_rev0", i1 false, i1 false}
!75 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 1991, i32 18}
!76 = !{ptr @dot11lcn_nf_table_rev0, !77, !"dot11lcn_nf_table_rev0", i1 false, i1 false}
!77 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 2058, i32 17}
!78 = !{ptr @dot11lcn_gain_val_tbl_rev0, !79, !"dot11lcn_gain_val_tbl_rev0", i1 false, i1 false}
!79 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 2077, i32 17}
!80 = !{ptr @dot11lcn_spur_tbl_rev0, !81, !"dot11lcn_spur_tbl_rev0", i1 false, i1 false}
!81 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 2140, i32 17}
!82 = !{ptr @dot11lcn_unsup_mcs_tbl_rev0, !83, !"dot11lcn_unsup_mcs_tbl_rev0", i1 false, i1 false}
!83 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 2271, i32 18}
!84 = !{ptr @dot11lcn_iq_local_tbl_rev0, !85, !"dot11lcn_iq_local_tbl_rev0", i1 false, i1 false}
!85 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 2428, i32 18}
!86 = !{ptr @dot11lcn_papd_compdelta_tbl_rev0, !87, !"dot11lcn_papd_compdelta_tbl_rev0", i1 false, i1 false}
!87 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 2539, i32 18}
!88 = !{ptr @dot11lcn_sw_ctrl_tbl_4313_rev0, !89, !"dot11lcn_sw_ctrl_tbl_4313_rev0", i1 false, i1 false}
!89 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 1857, i32 18}
!90 = !{ptr @dot11lcn_sw_ctrl_tbl_4313_ipa_rev0_combo, !91, !"dot11lcn_sw_ctrl_tbl_4313_ipa_rev0_combo", i1 false, i1 false}
!91 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 1924, i32 18}
!92 = !{ptr @dot11lcn_sw_ctrl_tbl_4313_epa_rev0, !93, !"dot11lcn_sw_ctrl_tbl_4313_epa_rev0", i1 false, i1 false}
!93 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 1790, i32 18}
!94 = !{ptr @dot11lcn_sw_ctrl_tbl_4313_epa_rev0_combo, !95, !"dot11lcn_sw_ctrl_tbl_4313_epa_rev0_combo", i1 false, i1 false}
!95 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 1655, i32 18}
!96 = !{ptr @dot11lcn_sw_ctrl_tbl_4313_bt_epa_p250_rev0, !97, !"dot11lcn_sw_ctrl_tbl_4313_bt_epa_p250_rev0", i1 false, i1 false}
!97 = !{!"../drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phytbl_lcn.c", i32 1723, i32 18}
!98 = !{i32 1, !"wchar_size", i32 2}
!99 = !{i32 1, !"min_enum_size", i32 4}
!100 = !{i32 8, !"branch-target-enforcement", i32 0}
!101 = !{i32 8, !"sign-return-address", i32 0}
!102 = !{i32 8, !"sign-return-address-all", i32 0}
!103 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!104 = !{i32 7, !"uwtable", i32 1}
!105 = !{i32 7, !"frame-pointer", i32 2}
!106 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
