/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [29:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [31:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [13:0] celloutsig_0_5z;
  reg [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_4z;
  wire [20:0] celloutsig_1_6z;
  reg [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~(in_data[60] & in_data[75]);
  assign celloutsig_0_12z = !(celloutsig_0_3z ? celloutsig_0_11z : celloutsig_0_2z[2]);
  assign celloutsig_1_8z = !(celloutsig_1_7z[0] ? celloutsig_1_1z[9] : celloutsig_1_6z[18]);
  assign celloutsig_0_0z = ~((in_data[13] | in_data[35]) & in_data[27]);
  assign celloutsig_0_9z = ~((celloutsig_0_6z[3] | celloutsig_0_2z[2]) & (celloutsig_0_7z | celloutsig_0_5z[1]));
  assign celloutsig_0_11z = ~((celloutsig_0_8z[2] | celloutsig_0_0z) & (celloutsig_0_5z[6] | celloutsig_0_7z));
  assign celloutsig_0_15z = ~((celloutsig_0_0z | celloutsig_0_8z[1]) & (celloutsig_0_7z | celloutsig_0_14z));
  assign celloutsig_1_2z = { in_data[133:132], celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, celloutsig_1_0z, celloutsig_1_0z, in_data[96] };
  assign celloutsig_0_4z = { in_data[12], celloutsig_0_3z, celloutsig_0_3z } || celloutsig_0_2z[2:0];
  assign celloutsig_1_10z = celloutsig_1_1z[11:3] || { in_data[184:177], celloutsig_1_0z };
  assign celloutsig_1_4z = celloutsig_1_2z * { celloutsig_1_2z[2:1], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_16z = - { celloutsig_0_13z[21:0], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_1z = - { in_data[140:129], celloutsig_1_0z };
  assign celloutsig_1_14z = & { celloutsig_1_9z, in_data[118:117] };
  assign celloutsig_0_10z = & { celloutsig_0_6z, celloutsig_0_2z[4:2], celloutsig_0_1z };
  assign celloutsig_0_14z = & { celloutsig_0_6z, celloutsig_0_2z[4:2], celloutsig_0_1z, in_data[87:86] };
  assign celloutsig_1_15z = | { in_data[151:142], celloutsig_1_12z };
  assign celloutsig_0_7z = | { celloutsig_0_6z[0], celloutsig_0_5z };
  assign celloutsig_1_16z = celloutsig_1_14z & celloutsig_1_9z;
  assign celloutsig_1_9z = in_data[186] & celloutsig_1_4z[1];
  assign celloutsig_1_18z = { celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_16z } - { celloutsig_1_1z[6:2], celloutsig_1_8z };
  assign celloutsig_0_8z = { celloutsig_0_2z[0], celloutsig_0_1z, celloutsig_0_4z } - celloutsig_0_6z[2:0];
  assign celloutsig_1_6z = { celloutsig_1_1z[8:0], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z } - { in_data[109:106], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_2z = in_data[29:25] - { in_data[24:22], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_5z[12:3], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_0z } ~^ { in_data[29:6], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_1_12z = ~((in_data[113] & celloutsig_1_8z) | celloutsig_1_10z);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_5z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_5z = { in_data[49:42], celloutsig_0_2z, celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_6z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_6z = celloutsig_0_2z[3:0];
  always_latch
    if (!clkin_data[64]) celloutsig_1_7z = 13'h0000;
    else if (clkin_data[32]) celloutsig_1_7z = { in_data[123:112], celloutsig_1_0z };
  assign celloutsig_0_3z = ~((celloutsig_0_2z[2] & in_data[48]) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_1_19z = ~((celloutsig_1_2z[3] & celloutsig_1_14z) | (celloutsig_1_15z & celloutsig_1_8z));
  assign celloutsig_1_0z = ~((in_data[147] & in_data[158]) | (in_data[108] & in_data[175]));
  assign { out_data[133:128], out_data[96], out_data[32:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
