<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\impl\gwsynthesis\gng.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\tang_nano_9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\tang_nano_9k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Dec 15 21:53:24 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>6303</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6228</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk_i </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>27.000(MHz)</td>
<td>27.437(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.591</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_17_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.046</td>
</tr>
<tr>
<td>2</td>
<td>1.357</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.280</td>
</tr>
<tr>
<td>3</td>
<td>1.357</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.280</td>
</tr>
<tr>
<td>4</td>
<td>1.560</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_24_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.077</td>
</tr>
<tr>
<td>5</td>
<td>3.018</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_21_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.619</td>
</tr>
<tr>
<td>6</td>
<td>3.367</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.270</td>
</tr>
<tr>
<td>7</td>
<td>3.512</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.125</td>
</tr>
<tr>
<td>8</td>
<td>3.568</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_9_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.069</td>
</tr>
<tr>
<td>9</td>
<td>3.577</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.060</td>
</tr>
<tr>
<td>10</td>
<td>3.643</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_26_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.994</td>
</tr>
<tr>
<td>11</td>
<td>3.682</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_23_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.955</td>
</tr>
<tr>
<td>12</td>
<td>3.784</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_16_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.853</td>
</tr>
<tr>
<td>13</td>
<td>3.892</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_22_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.745</td>
</tr>
<tr>
<td>14</td>
<td>4.176</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_10_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.461</td>
</tr>
<tr>
<td>15</td>
<td>4.176</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_11_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.461</td>
</tr>
<tr>
<td>16</td>
<td>4.199</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_29_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.438</td>
</tr>
<tr>
<td>17</td>
<td>4.253</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.384</td>
</tr>
<tr>
<td>18</td>
<td>4.267</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_25_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.370</td>
</tr>
<tr>
<td>19</td>
<td>4.273</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_8_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.364</td>
</tr>
<tr>
<td>20</td>
<td>4.300</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_18_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.337</td>
</tr>
<tr>
<td>21</td>
<td>4.320</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_5_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.317</td>
</tr>
<tr>
<td>22</td>
<td>4.405</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_0_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.232</td>
</tr>
<tr>
<td>23</td>
<td>4.530</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_7_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.107</td>
</tr>
<tr>
<td>24</td>
<td>4.623</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_4_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.014</td>
</tr>
<tr>
<td>25</td>
<td>4.747</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.890</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.568</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1/Q</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_3_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.581</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s4/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s4/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_2_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_7_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_7_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_4_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_4_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_33_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_33_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_47_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_47_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_31_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_31_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_0_s2/Q</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_0_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_1_s0/Q</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_1_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_2_s0/Q</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/Q</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_29_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_29_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_32_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_32_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_51_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_51_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_52_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_52_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_58_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_58_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_1_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_1_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_8_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_8_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_23_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_23_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_0_s5/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_0_s5/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_1_s5/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_1_s5/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s4/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>2</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>3</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>4</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>5</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>6</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>7</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>8</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>9</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>10</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>11</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>12</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>13</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>14</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>15</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>16</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>17</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>18</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>19</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>20</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>21</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>22</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>23</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>24</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>25</td>
<td>34.239</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.755</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0/PRESET</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>2</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>3</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>4</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>5</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>6</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>7</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>8</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>9</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>10</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>11</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>12</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>13</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>14</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>15</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>16</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>17</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>18</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>19</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>20</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>21</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>22</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>23</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>24</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>25</td>
<td>1.601</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/state_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/state_12_s0</td>
</tr>
<tr>
<td>3</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/se_s2</td>
</tr>
<tr>
<td>4</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/cycle_count_19_s1</td>
</tr>
<tr>
<td>5</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/cycle_count_3_s1</td>
</tr>
<tr>
<td>6</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0</td>
</tr>
<tr>
<td>8</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>36.175</td>
<td>5.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1055_s1/I3</td>
</tr>
<tr>
<td>37.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1055_s1/F</td>
</tr>
<tr>
<td>37.279</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1055_s0/I0</td>
</tr>
<tr>
<td>38.378</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1055_s0/F</td>
</tr>
<tr>
<td>38.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_17_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.849, 35.645%; route: 22.739, 63.083%; tC2Q: 0.458, 1.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>35.685</td>
<td>4.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1053_s1/I3</td>
</tr>
<tr>
<td>36.507</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1053_s1/F</td>
</tr>
<tr>
<td>36.513</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1053_s0/I0</td>
</tr>
<tr>
<td>37.612</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1053_s0/F</td>
</tr>
<tr>
<td>37.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.572, 35.634%; route: 22.250, 63.067%; tC2Q: 0.458, 1.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>35.685</td>
<td>4.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1052_s1/I3</td>
</tr>
<tr>
<td>36.507</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1052_s1/F</td>
</tr>
<tr>
<td>36.513</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1052_s0/I0</td>
</tr>
<tr>
<td>37.612</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1052_s0/F</td>
</tr>
<tr>
<td>37.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.572, 35.634%; route: 22.250, 63.067%; tC2Q: 0.458, 1.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>35.205</td>
<td>4.250</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1048_s1/I3</td>
</tr>
<tr>
<td>36.304</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1048_s1/F</td>
</tr>
<tr>
<td>36.310</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1048_s0/I0</td>
</tr>
<tr>
<td>37.409</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1048_s0/F</td>
</tr>
<tr>
<td>37.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_24_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.849, 36.630%; route: 21.770, 62.064%; tC2Q: 0.458, 1.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>33.747</td>
<td>2.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1051_s1/I3</td>
</tr>
<tr>
<td>34.846</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1051_s1/F</td>
</tr>
<tr>
<td>34.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1051_s0/I0</td>
</tr>
<tr>
<td>35.951</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1051_s0/F</td>
</tr>
<tr>
<td>35.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_21_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.849, 38.219%; route: 20.312, 60.418%; tC2Q: 0.458, 1.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>33.743</td>
<td>2.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1078_s1/I3</td>
</tr>
<tr>
<td>34.565</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1078_s1/F</td>
</tr>
<tr>
<td>34.570</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1078_s0/I0</td>
</tr>
<tr>
<td>35.602</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1078_s0/F</td>
</tr>
<tr>
<td>35.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.505, 37.585%; route: 20.307, 61.037%; tC2Q: 0.458, 1.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>33.254</td>
<td>2.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1071_s1/I3</td>
</tr>
<tr>
<td>34.353</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1071_s1/F</td>
</tr>
<tr>
<td>34.358</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1071_s0/I0</td>
</tr>
<tr>
<td>35.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1071_s0/F</td>
</tr>
<tr>
<td>35.457</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.849, 38.788%; route: 19.818, 59.828%; tC2Q: 0.458, 1.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>33.265</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1063_s1/I3</td>
</tr>
<tr>
<td>34.297</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1063_s1/F</td>
</tr>
<tr>
<td>34.302</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1063_s0/I0</td>
</tr>
<tr>
<td>35.401</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1063_s0/F</td>
</tr>
<tr>
<td>35.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_9_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.782, 38.651%; route: 19.829, 59.963%; tC2Q: 0.458, 1.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>33.743</td>
<td>2.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1070_s1/I3</td>
</tr>
<tr>
<td>34.565</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1070_s1/F</td>
</tr>
<tr>
<td>34.570</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1070_s0/I0</td>
</tr>
<tr>
<td>35.392</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1070_s0/F</td>
</tr>
<tr>
<td>35.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.295, 37.189%; route: 20.307, 61.425%; tC2Q: 0.458, 1.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>33.596</td>
<td>2.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1046_s1/I3</td>
</tr>
<tr>
<td>34.222</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1046_s1/F</td>
</tr>
<tr>
<td>34.227</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1046_s0/I0</td>
</tr>
<tr>
<td>35.326</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1046_s0/F</td>
</tr>
<tr>
<td>35.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_26_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.376, 37.509%; route: 20.160, 61.102%; tC2Q: 0.458, 1.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>33.427</td>
<td>2.472</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1049_s1/I3</td>
</tr>
<tr>
<td>34.249</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1049_s1/F</td>
</tr>
<tr>
<td>34.255</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1049_s0/I0</td>
</tr>
<tr>
<td>35.287</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1049_s0/F</td>
</tr>
<tr>
<td>35.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_23_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.505, 37.945%; route: 19.992, 60.664%; tC2Q: 0.458, 1.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>33.258</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1056_s1/I3</td>
</tr>
<tr>
<td>34.080</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1056_s1/F</td>
</tr>
<tr>
<td>34.086</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1056_s0/I0</td>
</tr>
<tr>
<td>35.185</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1056_s0/F</td>
</tr>
<tr>
<td>35.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_16_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.572, 38.267%; route: 19.823, 60.338%; tC2Q: 0.458, 1.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>33.427</td>
<td>2.472</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1050_s1/I3</td>
</tr>
<tr>
<td>34.249</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1050_s1/F</td>
</tr>
<tr>
<td>34.255</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1050_s0/I0</td>
</tr>
<tr>
<td>35.077</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1050_s0/F</td>
</tr>
<tr>
<td>35.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_22_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.295, 37.547%; route: 19.992, 61.053%; tC2Q: 0.458, 1.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>32.934</td>
<td>1.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1062_s1/I3</td>
</tr>
<tr>
<td>33.756</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1062_s1/F</td>
</tr>
<tr>
<td>33.761</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1062_s0/I0</td>
</tr>
<tr>
<td>34.793</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1062_s0/F</td>
</tr>
<tr>
<td>34.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_10_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.505, 38.522%; route: 19.498, 60.066%; tC2Q: 0.458, 1.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>32.934</td>
<td>1.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1061_s1/I3</td>
</tr>
<tr>
<td>33.966</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1061_s1/F</td>
</tr>
<tr>
<td>33.971</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1061_s0/I0</td>
</tr>
<tr>
<td>34.793</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1061_s0/F</td>
</tr>
<tr>
<td>34.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_11_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.505, 38.522%; route: 19.498, 60.066%; tC2Q: 0.458, 1.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>32.627</td>
<td>1.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1043_s1/I3</td>
</tr>
<tr>
<td>33.252</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1043_s1/F</td>
</tr>
<tr>
<td>33.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1043_s0/I0</td>
</tr>
<tr>
<td>34.769</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1043_s0/F</td>
</tr>
<tr>
<td>34.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_29_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.375, 38.149%; route: 19.605, 60.438%; tC2Q: 0.458, 1.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>32.789</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1066_s1/I3</td>
</tr>
<tr>
<td>33.611</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1066_s1/F</td>
</tr>
<tr>
<td>33.617</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1066_s0/I0</td>
</tr>
<tr>
<td>34.716</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1066_s0/F</td>
</tr>
<tr>
<td>34.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.572, 38.821%; route: 19.354, 59.764%; tC2Q: 0.458, 1.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>33.248</td>
<td>2.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1047_s1/I3</td>
</tr>
<tr>
<td>33.874</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C30[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1047_s1/F</td>
</tr>
<tr>
<td>33.879</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1047_s0/I0</td>
</tr>
<tr>
<td>34.701</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1047_s0/F</td>
</tr>
<tr>
<td>34.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_25_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C30[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.099, 37.377%; route: 19.813, 61.207%; tC2Q: 0.458, 1.416%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>32.769</td>
<td>1.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1064_s1/I3</td>
</tr>
<tr>
<td>33.591</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1064_s1/F</td>
</tr>
<tr>
<td>33.597</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1064_s0/I0</td>
</tr>
<tr>
<td>34.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1064_s0/F</td>
</tr>
<tr>
<td>34.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_8_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.572, 38.845%; route: 19.334, 59.739%; tC2Q: 0.458, 1.416%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>32.938</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1054_s1/I3</td>
</tr>
<tr>
<td>33.564</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1054_s1/F</td>
</tr>
<tr>
<td>33.570</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1054_s0/I0</td>
</tr>
<tr>
<td>34.669</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1054_s0/F</td>
</tr>
<tr>
<td>34.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_18_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.376, 38.271%; route: 19.503, 60.311%; tC2Q: 0.458, 1.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>32.789</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1067_s1/I3</td>
</tr>
<tr>
<td>33.611</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1067_s1/F</td>
</tr>
<tr>
<td>33.617</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1067_s0/I0</td>
</tr>
<tr>
<td>34.649</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1067_s0/F</td>
</tr>
<tr>
<td>34.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_5_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.505, 38.694%; route: 19.354, 59.888%; tC2Q: 0.458, 1.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>32.780</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1072_s1/I3</td>
</tr>
<tr>
<td>33.602</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1072_s1/F</td>
</tr>
<tr>
<td>33.938</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1072_s0/I0</td>
</tr>
<tr>
<td>34.564</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1072_s0/F</td>
</tr>
<tr>
<td>34.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_0_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.099, 37.536%; route: 19.675, 61.042%; tC2Q: 0.458, 1.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>32.789</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1065_s1/I3</td>
</tr>
<tr>
<td>33.611</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1065_s1/F</td>
</tr>
<tr>
<td>33.617</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1065_s0/I0</td>
</tr>
<tr>
<td>34.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1065_s0/F</td>
</tr>
<tr>
<td>34.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_7_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.295, 38.293%; route: 19.354, 60.280%; tC2Q: 0.458, 1.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>32.615</td>
<td>1.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1068_s1/I3</td>
</tr>
<tr>
<td>33.241</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1068_s1/F</td>
</tr>
<tr>
<td>33.247</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1068_s0/I0</td>
</tr>
<tr>
<td>34.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1068_s0/F</td>
</tr>
<tr>
<td>34.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_4_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.376, 38.657%; route: 19.180, 59.911%; tC2Q: 0.458, 1.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>9.879</td>
<td>7.089</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/RAD[3]</td>
</tr>
<tr>
<td>10.138</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_2_s/DO[0]</td>
</tr>
<tr>
<td>11.427</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/I0</td>
</tr>
<tr>
<td>12.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s1/F</td>
</tr>
<tr>
<td>13.434</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/I2</td>
</tr>
<tr>
<td>14.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_24_G[0]_s0/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/I1</td>
</tr>
<tr>
<td>15.610</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n467_s/COUT</td>
</tr>
<tr>
<td>15.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n466_s/COUT</td>
</tr>
<tr>
<td>15.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/CIN</td>
</tr>
<tr>
<td>15.724</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n465_s/COUT</td>
</tr>
<tr>
<td>15.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/CIN</td>
</tr>
<tr>
<td>15.781</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n464_s/COUT</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/CIN</td>
</tr>
<tr>
<td>15.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n463_s/COUT</td>
</tr>
<tr>
<td>15.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n462_s/COUT</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/CIN</td>
</tr>
<tr>
<td>15.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n461_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n460_s/SUM</td>
</tr>
<tr>
<td>18.334</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/B0[15]</td>
</tr>
<tr>
<td>18.617</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n607_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.426</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/I0</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s95/F</td>
</tr>
<tr>
<td>21.917</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s65/COUT</td>
</tr>
<tr>
<td>22.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/CIN</td>
</tr>
<tr>
<td>22.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s66/COUT</td>
</tr>
<tr>
<td>22.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s67/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/CIN</td>
</tr>
<tr>
<td>23.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s68/COUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/CIN</td>
</tr>
<tr>
<td>23.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s69/COUT</td>
</tr>
<tr>
<td>23.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/CIN</td>
</tr>
<tr>
<td>23.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s70/COUT</td>
</tr>
<tr>
<td>23.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/CIN</td>
</tr>
<tr>
<td>23.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s71/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s72/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/CIN</td>
</tr>
<tr>
<td>23.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s73/COUT</td>
</tr>
<tr>
<td>23.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/CIN</td>
</tr>
<tr>
<td>23.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s74/COUT</td>
</tr>
<tr>
<td>23.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/CIN</td>
</tr>
<tr>
<td>23.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s75/COUT</td>
</tr>
<tr>
<td>23.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/CIN</td>
</tr>
<tr>
<td>23.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s76/COUT</td>
</tr>
<tr>
<td>23.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/CIN</td>
</tr>
<tr>
<td>23.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s77/COUT</td>
</tr>
<tr>
<td>23.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/CIN</td>
</tr>
<tr>
<td>23.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s78/COUT</td>
</tr>
<tr>
<td>23.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/CIN</td>
</tr>
<tr>
<td>23.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s79/COUT</td>
</tr>
<tr>
<td>23.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/CIN</td>
</tr>
<tr>
<td>23.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s80/COUT</td>
</tr>
<tr>
<td>23.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/CIN</td>
</tr>
<tr>
<td>23.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s81/COUT</td>
</tr>
<tr>
<td>23.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/CIN</td>
</tr>
<tr>
<td>23.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s82/COUT</td>
</tr>
<tr>
<td>23.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/CIN</td>
</tr>
<tr>
<td>23.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s83/COUT</td>
</tr>
<tr>
<td>23.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/CIN</td>
</tr>
<tr>
<td>23.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s84/COUT</td>
</tr>
<tr>
<td>23.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/CIN</td>
</tr>
<tr>
<td>24.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s85/COUT</td>
</tr>
<tr>
<td>24.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/CIN</td>
</tr>
<tr>
<td>24.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s86/COUT</td>
</tr>
<tr>
<td>24.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/CIN</td>
</tr>
<tr>
<td>24.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s87/COUT</td>
</tr>
<tr>
<td>24.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/CIN</td>
</tr>
<tr>
<td>24.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s88/COUT</td>
</tr>
<tr>
<td>24.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s89/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/CIN</td>
</tr>
<tr>
<td>24.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s90/COUT</td>
</tr>
<tr>
<td>24.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/CIN</td>
</tr>
<tr>
<td>24.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s91/COUT</td>
</tr>
<tr>
<td>24.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/CIN</td>
</tr>
<tr>
<td>24.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s92/COUT</td>
</tr>
<tr>
<td>24.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/CIN</td>
</tr>
<tr>
<td>24.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s93/COUT</td>
</tr>
<tr>
<td>24.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/CIN</td>
</tr>
<tr>
<td>24.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n609_s94/COUT</td>
</tr>
<tr>
<td>27.364</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/I0</td>
</tr>
<tr>
<td>28.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s2/F</td>
</tr>
<tr>
<td>28.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/I2</td>
</tr>
<tr>
<td>29.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s4/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/I2</td>
</tr>
<tr>
<td>30.955</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1042_s3/F</td>
</tr>
<tr>
<td>32.296</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1069_s1/I3</td>
</tr>
<tr>
<td>33.118</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1069_s1/F</td>
</tr>
<tr>
<td>33.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1069_s0/I0</td>
</tr>
<tr>
<td>34.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1069_s0/F</td>
</tr>
<tr>
<td>34.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.572, 39.422%; route: 18.860, 59.141%; tC2Q: 0.458, 1.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[2][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R13C4[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1/Q</td>
</tr>
<tr>
<td>2.157</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[1][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C4[1][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 42.594%; tC2Q: 0.333, 57.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s4/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s4/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/n866_s8/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/n866_s8/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s4/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C46[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_2_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n496_s1/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n496_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C44[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_7_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n366_s1/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n366_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C44[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n364_s1/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n364_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C45[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n361_s1/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n361_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C43[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_4_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n33_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n33_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_4_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_33_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_33_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_33_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C46[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_33_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n68_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n68_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_33_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_33_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_33_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_47_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_47_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_47_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C43[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_47_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n54_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n54_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_47_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_47_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_47_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_31_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C27[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_31_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s0/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n1041_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_31_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[1][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C4[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_0_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[1][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/n998_s6/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C4[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/neorv32_bus_gateway_inst/n998_s6/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C4[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[1][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C4[1][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C3[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/n997_s4/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/neorv32_bus_gateway_inst/n997_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C3[1][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[1][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C3[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[1][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/n996_s4/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C3[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/neorv32_bus_gateway_inst/n996_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C3[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[1][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C3[1][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C3[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/n994_s4/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/neorv32_bus_gateway_inst/n994_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/n71_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/n71_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_29_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_29_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n8_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n8_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_29_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_32_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C14[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_32_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n69_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C14[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n69_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_32_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_32_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C14[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_51_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_51_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_51_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C13[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_51_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n50_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n50_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_51_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_51_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C13[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_51_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_52_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_52_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_52_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C15[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_52_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n49_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n49_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_52_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_52_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_52_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_58_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_58_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_58_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C11[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_58_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n43_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n43_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_58_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_58_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_58_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_1_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C20[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_1_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/n36_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C20[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/n36_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_1_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C20[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C20[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_8_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/n29_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/n29_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C20[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_23_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_23_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/n14_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/n14_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_23_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_0_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_0_s5/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R23C23[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_0_s5/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n2997_s4/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n2997_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_0_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_0_s5/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_1_s5/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R23C21[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_1_s5/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n3003_s4/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C21[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n3003_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_1_s5/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C21[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s4/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C26[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C26[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C29[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C33[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C30[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C28[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C28[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C28[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C28[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C30[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C30[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C31[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C32[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C32[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C29[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.087</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C44[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C44[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C44[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C42[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C43[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C35[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C43[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C44[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1447</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2220</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C44[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/state_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/state_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/state_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/state_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/state_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/state_12_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/se_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/se_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/se_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/cycle_count_19_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/cycle_count_19_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/cycle_count_19_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/cycle_count_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/cycle_count_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/cycle_count_3_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2220</td>
<td>clk_i_d</td>
<td>0.591</td>
<td>0.262</td>
</tr>
<tr>
<td>1447</td>
<td>neorv32_inst/rstn_sys</td>
<td>24.268</td>
<td>2.297</td>
</tr>
<tr>
<td>352</td>
<td>neorv32_inst/rstn_ext</td>
<td>31.734</td>
<td>2.781</td>
</tr>
<tr>
<td>238</td>
<td>neorv32_inst/iodev_req[1].addr[2]</td>
<td>19.989</td>
<td>5.227</td>
</tr>
<tr>
<td>105</td>
<td>neorv32_inst/iodev_req[1].addr[3]</td>
<td>18.275</td>
<td>8.533</td>
</tr>
<tr>
<td>92</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/ctrl.ir_funct3_Z[1]</td>
<td>22.101</td>
<td>8.328</td>
</tr>
<tr>
<td>79</td>
<td>neorv32_inst/iodev_req[1].rw</td>
<td>23.134</td>
<td>5.079</td>
</tr>
<tr>
<td>79</td>
<td>neorv32_inst/iodev_req[1].addr[4]</td>
<td>21.480</td>
<td>6.202</td>
</tr>
<tr>
<td>78</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/ctrl.ir_funct3_Z[2]</td>
<td>21.183</td>
<td>8.148</td>
</tr>
<tr>
<td>74</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/exe_engine.state[1]</td>
<td>25.636</td>
<td>3.264</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C20</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C24</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C27</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C44</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C10</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_i -period 37.037 -waveform {0 18.518} [get_ports {clk_i}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
