##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for CyBUS_CLK(routed)
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK(routed):R)
		5.2::Critical Path Report for (CyBUS_CLK(routed):F vs. CyBUS_CLK(routed):R)
		5.3::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (Clock_2(routed):R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (Clock_2(routed):F vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK(routed):R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
		5.9::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
		5.10::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
		5.11::Critical Path Report for (CyBUS_CLK:R vs. \Boundary8bit:CounterHW\/tc:R)
		5.12::Critical Path Report for (CyBUS_CLK:R vs. Start_frame(0)_PAD:R)
		5.13::Critical Path Report for (\Boundary8bit:CounterHW\/tc:R vs. CyBUS_CLK(routed):R)
		5.14::Critical Path Report for (\Boundary8bit:CounterHW\/tc:F vs. CyBUS_CLK(routed):R)
		5.15::Critical Path Report for (\Boundary8bit:CounterHW\/tc:R vs. CyBUS_CLK:F)
		5.16::Critical Path Report for (Start_frame(0)_PAD:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: Clock_2                      | N/A                   | Target: 36.00 MHz   | 
Clock: Clock_2(routed)              | N/A                   | Target: 36.00 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 44.37 MHz  | Target: 72.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 72.00 MHz   | 
Clock: CyBUS_CLK(routed)            | Frequency: 69.40 MHz  | Target: 72.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 72.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 72.00 MHz   | 
Clock: Start_frame(0)_PAD           | N/A                   | Target: 100.00 MHz  | 
Clock: \Boundary8bit:CounterHW\/tc  | N/A                   | Target: 36.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                 Capture Clock                Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------------  ---------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2(routed)              CyBUS_CLK                    13888.9          -4455       N/A              N/A         N/A              N/A         13888.9          -4455       
CyBUS_CLK                    CyBUS_CLK                    13888.9          -8651       6944.44          -99         13888.9          -3030       6944.44          -3258       
CyBUS_CLK                    CyBUS_CLK(routed)            13888.9          13654       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                    Start_frame(0)_PAD           555.556          7469        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                    \Boundary8bit:CounterHW\/tc  13888.9          14682       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK(routed)            CyBUS_CLK                    13888.9          -15491      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK(routed)            CyBUS_CLK(routed)            13888.9          6684        N/A              N/A         N/A              N/A         6944.44          -261        
Start_frame(0)_PAD           CyBUS_CLK                    555.556          -25858      N/A              N/A         N/A              N/A         N/A              N/A         
\Boundary8bit:CounterHW\/tc  CyBUS_CLK                    N/A              N/A         6944.44          -21006      N/A              N/A         N/A              N/A         
\Boundary8bit:CounterHW\/tc  CyBUS_CLK(routed)            13888.9          5750        N/A              N/A         N/A              N/A         13888.9          5750        

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                  Clock to Out  Clock Name:Phase               
-------------------------  ------------  -----------------------------  
BitCounterDec_comp(0)_PAD  26908         CyBUS_CLK:R                    
BitCounter_in(0)_PAD       34348         CyBUS_CLK:R                    
ClockEnc(0)_PAD            24807         CyBUS_CLK:R                    
ClockEncDelay(0)_PAD       27152         CyBUS_CLK:R                    
Compare(0)_PAD             25052         CyBUS_CLK:R                    
Compare_wait(0)_PAD        26896         CyBUS_CLK:R                    
DOut1N(0)_PAD              24652         CyBUS_CLK:R                    
DOut1P(0)_PAD              25370         CyBUS_CLK:R                    
Data_in(0)_PAD             34612         CyBUS_CLK:R                    
EN1(0)_PAD                 23066         CyBUS_CLK:R                    
Frame_in(0)_PAD            27630         CyBUS_CLK:R                    
LED(0)_PAD                 24435         CyBUS_CLK:R                    
LOAD(0)_PAD                34032         CyBUS_CLK:R                    
LOAD_1(0)_PAD              27322         CyBUS_CLK:R                    
LOAD_int(0)_PAD            24697         CyBUS_CLK:R                    
Out_TikTak(0)_PAD          32683         CyBUS_CLK(routed):R            
Out_TikTak_1(0)_PAD        25444         CyBUS_CLK:R                    
Sh_in(0)_PAD               25717         CyBUS_CLK:R                    
Sh_out(0)_PAD              28056         CyBUS_CLK:R                    
TC(0)_PAD                  23487         CyBUS_CLK:R                    
TC_Dec_Bit(0)_PAD          25056         CyBUS_CLK:R                    
TC_word(0)_PAD             26245         \Boundary8bit:CounterHW\/tc:R  
TC_word(0)_PAD             26245         \Boundary8bit:CounterHW\/tc:F  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 44.37 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -8651p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16530
-------------------------------------   ----- 
End-of-path arrival time (ps)           16530
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0               controlcell5    2050   2050  -8651  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell11     3535   5585  -8651  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell11     3350   8935  -8651  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1  datapathcell9   7594  16530  -8651  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell9       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK(routed)
***********************************************
Clock: CyBUS_CLK(routed)
Frequency: 69.40 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/clk_bus
Path End       : cydff_9/clk_en
Capture Clock  : cydff_9/clock_0
Path slack     : -261p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7725
+ Cycle adjust (CyBUS_CLK(routed):F#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19514

Launch Clock Arrival Time                    6944
+ Clock path delay                          0
+ Data path delay                       12831
-------------------------------------   ----- 
End-of-path arrival time (ps)           19775
 
Data path
pin name            model name      delay     AT  slack  edge  Fanout
------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/clk_bus  clockblockcell      0   6944   COMP  FALL       1
Net_11403/main_1    macrocell24      7144  14088   -261  FALL       1
Net_11403/q         macrocell24      3350  17438   -261  FALL       1
cydff_9/clk_en      macrocell58      2337  19775   -261  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell58      7725   7725  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK(routed):R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/clk_bus
Path End       : cydff_9/clk_en
Capture Clock  : cydff_9/clock_0
Path slack     : 6684p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7725
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19514

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12831
-------------------------------------   ----- 
End-of-path arrival time (ps)           12831
 
Data path
pin name            model name      delay     AT  slack  edge  Fanout
------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/clk_bus  clockblockcell      0      0   COMP  RISE       1
Net_11403/main_1    macrocell24      7144   7144   6684  RISE       1
Net_11403/q         macrocell24      3350  10494   6684  RISE       1
cydff_9/clk_en      macrocell58      2337  12831   6684  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell58      7725   7725  RISE       1


5.2::Critical Path Report for (CyBUS_CLK(routed):F vs. CyBUS_CLK(routed):R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/clk_bus
Path End       : cydff_9/clk_en
Capture Clock  : cydff_9/clock_0
Path slack     : -261p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7725
+ Cycle adjust (CyBUS_CLK(routed):F#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19514

Launch Clock Arrival Time                    6944
+ Clock path delay                          0
+ Data path delay                       12831
-------------------------------------   ----- 
End-of-path arrival time (ps)           19775
 
Data path
pin name            model name      delay     AT  slack  edge  Fanout
------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/clk_bus  clockblockcell      0   6944   COMP  FALL       1
Net_11403/main_1    macrocell24      7144  14088   -261  FALL       1
Net_11403/q         macrocell24      3350  17438   -261  FALL       1
cydff_9/clk_en      macrocell58      2337  19775   -261  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell58      7725   7725  RISE       1


5.3::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : \usec_counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \usec_counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -15491p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -4230
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              9659

Launch Clock Arrival Time                       0
+ Clock path delay                       7725
+ Data path delay                       17424
-------------------------------------   ----- 
End-of-path arrival time (ps)           25150
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell58      7725   7725  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_9/q                                              macrocell58      1250   8975  -15491  RISE       1
\usec_counter:CounterUDB:count_enable\/main_0          macrocell23      4924  13899  -15491  RISE       1
\usec_counter:CounterUDB:count_enable\/q               macrocell23      3350  17249  -15491  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell15   2770  20020  -15491  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell15   5130  25150  -15491  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell16      0  25150  -15491  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/clock           datapathcell16      0      0  RISE       1


5.4::Critical Path Report for (Clock_2(routed):R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Waiter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -4455p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                             -6190
------------------------------------------------------   ----- 
End-of-path required time (ps)                            7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12154
-------------------------------------   ----- 
End-of-path arrival time (ps)           12154
 
Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                               clockblockcell      0      0   COMP  RISE       1
\Waiter:CounterUDB:count_enable\/main_2         macrocell6       5893   5893  -4455  RISE       1
\Waiter:CounterUDB:count_enable\/q              macrocell6       3350   9243  -4455  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell1    2911  12154  -4455  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1


5.5::Critical Path Report for (Clock_2(routed):F vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Waiter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -4455p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):F#1 vs. CyBUS_CLK:R#3)   27778
- Setup time                                             -6190
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21588

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       12154
-------------------------------------   ----- 
End-of-path arrival time (ps)           26043
 
Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                               clockblockcell      0  13889   COMP  FALL       1
\Waiter:CounterUDB:count_enable\/main_2         macrocell6       5893  19782  -4455  FALL       1
\Waiter:CounterUDB:count_enable\/q              macrocell6       3350  23132  -4455  FALL       1
\Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell1    2911  26043  -4455  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK(routed):R)
*******************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : cydff_9/main_0
Capture Clock  : cydff_9/clock_0
Path slack     : 13654p

Capture Clock Arrival Time                                     0
+ Clock path delay                                          7725
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             18104

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell56         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell56   1250   1250  13654  RISE       1
cydff_9/main_0  macrocell58   3201   4451  13654  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell58      7725   7725  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -8651p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16530
-------------------------------------   ----- 
End-of-path arrival time (ps)           16530
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0               controlcell5    2050   2050  -8651  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell11     3535   5585  -8651  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell11     3350   8935  -8651  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1  datapathcell9   7594  16530  -8651  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell9       0      0  RISE       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
***********************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10925/q
Path End       : \Period:bSR:sC8:BShiftRegDp:u0\/route_si
Capture Clock  : \Period:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : -99p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10925/clock_0                                           macrocell66         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10925/q                               macrocell66      1250   1250    -99  RISE       1
\Period:bSR:sC8:BShiftRegDp:u0\/route_si  datapathcell13   2324   3574    -99  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell13      0   6944  FALL       1


5.9::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
***********************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:load_reg\/q
Path End       : \Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \Period:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : -3030p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                    6944
+ Clock path delay                          0
+ Data path delay                       10909
-------------------------------------   ----- 
End-of-path arrival time (ps)           17853
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:load_reg\/clock_0                               macrocell55         0   6944  FALL       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:load_reg\/q                    macrocell55      1250   8194  -3030  RISE       1
\Period:bSR:status_0\/main_0               macrocell19      2287  10481  -3030  RISE       1
\Period:bSR:status_0\/q                    macrocell19      3350  13831  -3030  RISE       1
\Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_1  datapathcell13   4022  17853  -3030  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell13      0   6944  FALL       1


5.10::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC8:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_0
Capture Clock  : Net_686/clock_0
Path slack     : -3258p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           13637
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell13      0   6944  FALL       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC8:BShiftRegDp:u0\/so_comb  datapathcell13   4370  11314  -3258  RISE       1
Net_686/main_0                           macrocell56      2323  13637  -3258  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell56         0      0  RISE       1


5.11::Critical Path Report for (CyBUS_CLK:R vs. \Boundary8bit:CounterHW\/tc:R)
******************************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Period:Sync:ctrl_reg\/control_0
Path End       : Net_11303/main_0
Capture Clock  : Net_11303/clock_0
Path slack     : 14682p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                    8659
+ Cycle adjust (CyBUS_CLK:R#2 vs. \Boundary8bit:CounterHW\/tc:R#2)   13889
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       19038

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Period:Sync:ctrl_reg\/busclk                       controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Period:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  14682  RISE       1
Net_11303/main_0                          macrocell59    2305   4355  14682  RISE       1

Capture Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
Net_11303/clock_0                                                macrocell59      7659   8659  RISE       1


5.12::Critical Path Report for (CyBUS_CLK:R vs. Start_frame(0)_PAD:R)
*********************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Capture:Sync:ctrl_reg\/control_0
Path End       : Net_11269/ar_0
Capture Clock  : Net_11269/clock_0
Path slack     : 7469p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          12638
+ Cycle adjust (CyBUS_CLK:R#6 vs. Start_frame(0)_PAD:R#8)     556
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              13194

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5725
-------------------------------------   ---- 
End-of-path arrival time (ps)           5725
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Capture:Sync:ctrl_reg\/busclk                      controlcell11       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Capture:Sync:ctrl_reg\/control_0  controlcell11   2050   2050   7469  RISE       1
Net_11269/ar_0                             macrocell64     3675   5725   7469  RISE       1

Capture Clock Path
pin name                                                model name                    delay     AT  edge  Fanout
------------------------------------------------------  ----------------------------  -----  -----  ----  ------
Start_frame(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
Start_frame(0)/pad_in                                   iocell26                          0      0  RISE       1
Start_frame(0)/fb                                       iocell26                       7950   7950  RISE       1
Net_11269/clock_0                                       macrocell64                    4688  12638  RISE       1


5.13::Critical Path Report for (\Boundary8bit:CounterHW\/tc:R vs. CyBUS_CLK(routed):R)
**************************************************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Boundary8bit:CounterHW\/tc
Path End       : cydff_9/clk_en
Capture Clock  : cydff_9/clock_0
Path slack     : 5750p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                            7725
+ Cycle adjust (\Boundary8bit:CounterHW\/tc:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                                 -2100
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               19514

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13765
-------------------------------------   ----- 
End-of-path arrival time (ps)           13765
 
Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc  timercell        0   1000   COMP  RISE       1
Net_11403/main_0             macrocell24   7078   8078   5750  RISE       1
Net_11403/q                  macrocell24   3350  11428   5750  RISE       1
cydff_9/clk_en               macrocell58   2337  13765   5750  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell58      7725   7725  RISE       1


5.14::Critical Path Report for (\Boundary8bit:CounterHW\/tc:F vs. CyBUS_CLK(routed):R)
**************************************************************************************

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Boundary8bit:CounterHW\/tc
Path End       : cydff_9/clk_en
Capture Clock  : cydff_9/clock_0
Path slack     : 5750p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                            7725
+ Cycle adjust (\Boundary8bit:CounterHW\/tc:F#1 vs. CyBUS_CLK(routed):R#3)   27778
- Setup time                                                                 -2100
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               33403

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       13765
-------------------------------------   ----- 
End-of-path arrival time (ps)           27654
 
Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc  timercell        0  14889   COMP  FALL       1
Net_11403/main_0             macrocell24   7078  21967   5750  FALL       1
Net_11403/q                  macrocell24   3350  25317   5750  FALL       1
cydff_9/clk_en               macrocell58   2337  27654   5750  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell58      7725   7725  RISE       1


5.15::Critical Path Report for (\Boundary8bit:CounterHW\/tc:R vs. CyBUS_CLK:F)
******************************************************************************

++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11303/q
Path End       : \Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \Period:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : -21006p

Capture Clock Arrival Time                                            6944
+ Clock path delay                                                       0
+ Cycle adjust (\Boundary8bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                         -6010
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         934

Launch Clock Arrival Time                       0
+ Clock path delay                       8659
+ Data path delay                       13282
-------------------------------------   ----- 
End-of-path arrival time (ps)           21941
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
Net_11303/clock_0                                                macrocell59      7659   8659  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11303/q                                macrocell59      1250   9909  -21006  RISE       1
\Period:bSR:status_0\/main_1               macrocell19      4660  14569  -21006  RISE       1
\Period:bSR:status_0\/q                    macrocell19      3350  17919  -21006  RISE       1
\Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_1  datapathcell13   4022  21941  -21006  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell13      0   6944  FALL       1


5.16::Critical Path Report for (Start_frame(0)_PAD:R vs. CyBUS_CLK:R)
*********************************************************************

++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \usec_counter:CounterUDB:sC16:counterdp:u1\/f0_load
Capture Clock  : \usec_counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -25858p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Start_frame(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                                  -3130
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -2574

Launch Clock Arrival Time                       0
+ Clock path delay                      12638
+ Data path delay                       10645
-------------------------------------   ----- 
End-of-path arrival time (ps)           23283
 
Launch Clock Path
pin name                                                model name                    delay     AT  edge  Fanout
------------------------------------------------------  ----------------------------  -----  -----  ----  ------
Start_frame(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
Start_frame(0)/pad_in                                   iocell26                          0      0  RISE       1
Start_frame(0)/fb                                       iocell26                       7950   7950  RISE       1
Net_11269/clock_0                                       macrocell64                    4688  12638  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11269/q                                          macrocell64      1250  13888  -25858  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1           macrocell20      3247  17135  -25858  RISE       1
\usec_counter:CounterUDB:hwCapture\/q                macrocell20      3350  20485  -25858  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/f0_load  datapathcell16   2798  23283  -25858  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/clock           datapathcell16      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \usec_counter:CounterUDB:sC16:counterdp:u1\/f0_load
Capture Clock  : \usec_counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -25858p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Start_frame(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                                  -3130
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -2574

Launch Clock Arrival Time                       0
+ Clock path delay                      12638
+ Data path delay                       10645
-------------------------------------   ----- 
End-of-path arrival time (ps)           23283
 
Launch Clock Path
pin name                                                model name                    delay     AT  edge  Fanout
------------------------------------------------------  ----------------------------  -----  -----  ----  ------
Start_frame(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
Start_frame(0)/pad_in                                   iocell26                          0      0  RISE       1
Start_frame(0)/fb                                       iocell26                       7950   7950  RISE       1
Net_11269/clock_0                                       macrocell64                    4688  12638  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11269/q                                          macrocell64      1250  13888  -25858  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1           macrocell20      3247  17135  -25858  RISE       1
\usec_counter:CounterUDB:hwCapture\/q                macrocell20      3350  20485  -25858  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/f0_load  datapathcell16   2798  23283  -25858  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/clock           datapathcell16      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \usec_counter:CounterUDB:sC16:counterdp:u0\/f0_load
Capture Clock  : \usec_counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -25354p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Start_frame(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                                  -3130
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -2574

Launch Clock Arrival Time                       0
+ Clock path delay                      12638
+ Data path delay                       10141
-------------------------------------   ----- 
End-of-path arrival time (ps)           22779
 
Launch Clock Path
pin name                                                model name                    delay     AT  edge  Fanout
------------------------------------------------------  ----------------------------  -----  -----  ----  ------
Start_frame(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
Start_frame(0)/pad_in                                   iocell26                          0      0  RISE       1
Start_frame(0)/fb                                       iocell26                       7950   7950  RISE       1
Net_11269/clock_0                                       macrocell64                    4688  12638  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11269/q                                          macrocell64      1250  13888  -25858  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1           macrocell20      3247  17135  -25858  RISE       1
\usec_counter:CounterUDB:hwCapture\/q                macrocell20      3350  20485  -25858  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/f0_load  datapathcell15   2294  22779  -25354  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/clock           datapathcell15      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \usec_counter:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \usec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -23244p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Start_frame(0)_PAD:R#19 vs. CyBUS_CLK:R#14)    556
- Setup time                                                  -500
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                  56

Launch Clock Arrival Time                       0
+ Clock path delay                      12638
+ Data path delay                       10662
-------------------------------------   ----- 
End-of-path arrival time (ps)           23300
 
Launch Clock Path
pin name                                                model name                    delay     AT  edge  Fanout
------------------------------------------------------  ----------------------------  -----  -----  ----  ------
Start_frame(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
Start_frame(0)/pad_in                                   iocell26                          0      0  RISE       1
Start_frame(0)/fb                                       iocell26                       7950   7950  RISE       1
Net_11269/clock_0                                       macrocell64                    4688  12638  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_11269/q                                        macrocell64    1250  13888  -25858  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1         macrocell20    3247  17135  -25858  RISE       1
\usec_counter:CounterUDB:hwCapture\/q              macrocell20    3350  20485  -25858  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/status_4  statusicell8   2815  23300  -23244  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11303/q
Path End       : \Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \Period:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : -21006p

Capture Clock Arrival Time                                            6944
+ Clock path delay                                                       0
+ Cycle adjust (\Boundary8bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                         -6010
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         934

Launch Clock Arrival Time                       0
+ Clock path delay                       8659
+ Data path delay                       13282
-------------------------------------   ----- 
End-of-path arrival time (ps)           21941
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
Net_11303/clock_0                                                macrocell59      7659   8659  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11303/q                                macrocell59      1250   9909  -21006  RISE       1
\Period:bSR:status_0\/main_1               macrocell19      4660  14569  -21006  RISE       1
\Period:bSR:status_0\/q                    macrocell19      3350  17919  -21006  RISE       1
\Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_1  datapathcell13   4022  21941  -21006  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell13      0   6944  FALL       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \usec_counter:CounterUDB:prevCapture\/main_0
Capture Clock  : \usec_counter:CounterUDB:prevCapture\/clock_0
Path slack     : -20075p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Start_frame(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -2954

Launch Clock Arrival Time                       0
+ Clock path delay                      12638
+ Data path delay                        4482
-------------------------------------   ----- 
End-of-path arrival time (ps)           17120
 
Launch Clock Path
pin name                                                model name                    delay     AT  edge  Fanout
------------------------------------------------------  ----------------------------  -----  -----  ----  ------
Start_frame(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
Start_frame(0)/pad_in                                   iocell26                          0      0  RISE       1
Start_frame(0)/fb                                       iocell26                       7950   7950  RISE       1
Net_11269/clock_0                                       macrocell64                    4688  12638  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_11269/q                                   macrocell64   1250  13888  -25858  RISE       1
\usec_counter:CounterUDB:prevCapture\/main_0  macrocell60   3232  17120  -20075  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:prevCapture\/clock_0               macrocell60         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11303/q
Path End       : \Period:bSR:StsReg\/status_0
Capture Clock  : \Period:bSR:StsReg\/clock
Path slack     : -16868p

Capture Clock Arrival Time                                           6944
+ Clock path delay                                                      0
+ Cycle adjust (\Boundary8bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)      0
- Setup time                                                         -500
------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                       6444

Launch Clock Arrival Time                       0
+ Clock path delay                       8659
+ Data path delay                       14654
-------------------------------------   ----- 
End-of-path arrival time (ps)           23312
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
Net_11303/clock_0                                                macrocell59      7659   8659  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
Net_11303/q                   macrocell59    1250   9909  -21006  RISE       1
\Period:bSR:status_0\/main_1  macrocell19    4660  14569  -21006  RISE       1
\Period:bSR:status_0\/q       macrocell19    3350  17919  -21006  RISE       1
\Period:bSR:StsReg\/status_0  statusicell6   5394  23312  -16868  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:StsReg\/clock                                   statusicell6        0   6944  FALL       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : \usec_counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \usec_counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -15491p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -4230
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              9659

Launch Clock Arrival Time                       0
+ Clock path delay                       7725
+ Data path delay                       17424
-------------------------------------   ----- 
End-of-path arrival time (ps)           25150
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell58      7725   7725  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_9/q                                              macrocell58      1250   8975  -15491  RISE       1
\usec_counter:CounterUDB:count_enable\/main_0          macrocell23      4924  13899  -15491  RISE       1
\usec_counter:CounterUDB:count_enable\/q               macrocell23      3350  17249  -15491  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell15   2770  20020  -15491  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell15   5130  25150  -15491  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell16      0  25150  -15491  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/clock           datapathcell16      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : \usec_counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \usec_counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -12335p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -6190
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              7699

Launch Clock Arrival Time                       0
+ Clock path delay                       7725
+ Data path delay                       12308
-------------------------------------   ----- 
End-of-path arrival time (ps)           20034
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell58      7725   7725  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_9/q                                              macrocell58      1250   8975  -15491  RISE       1
\usec_counter:CounterUDB:count_enable\/main_0          macrocell23      4924  13899  -15491  RISE       1
\usec_counter:CounterUDB:count_enable\/q               macrocell23      3350  17249  -15491  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell16   2785  20034  -12335  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/clock           datapathcell16      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : \usec_counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \usec_counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -12321p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -6190
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              7699

Launch Clock Arrival Time                       0
+ Clock path delay                       7725
+ Data path delay                       12294
-------------------------------------   ----- 
End-of-path arrival time (ps)           20020
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell58      7725   7725  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_9/q                                              macrocell58      1250   8975  -15491  RISE       1
\usec_counter:CounterUDB:count_enable\/main_0          macrocell23      4924  13899  -15491  RISE       1
\usec_counter:CounterUDB:count_enable\/q               macrocell23      3350  17249  -15491  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell15   2770  20020  -12321  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/clock           datapathcell15      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11303/q
Path End       : \Period:bSR:load_reg\/main_0
Capture Clock  : \Period:bSR:load_reg\/clock_0
Path slack     : -11121p

Capture Clock Arrival Time                                            6944
+ Clock path delay                                                       0
+ Cycle adjust (\Boundary8bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        3434

Launch Clock Arrival Time                      0
+ Clock path delay                      8659
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           14555
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
Net_11303/clock_0                                                macrocell59      7659   8659  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
Net_11303/q                   macrocell59   1250   9909  -21006  RISE       1
\Period:bSR:load_reg\/main_0  macrocell55   4646  14555  -11121  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:load_reg\/clock_0                               macrocell55         0   6944  FALL       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -8651p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16530
-------------------------------------   ----- 
End-of-path arrival time (ps)           16530
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0               controlcell5    2050   2050  -8651  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell11     3535   5585  -8651  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell11     3350   8935  -8651  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1  datapathcell9   7594  16530  -8651  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell9       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -7732p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15611
-------------------------------------   ----- 
End-of-path arrival time (ps)           15611
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0               controlcell5     2050   2050  -8651  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell11      3535   5585  -8651  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell11      3350   8935  -8651  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_1  datapathcell10   6676  15611  -7732  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell10      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -6780p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14659
-------------------------------------   ----- 
End-of-path arrival time (ps)           14659
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0               controlcell5     2050   2050  -8651  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell11      3535   5585  -8651  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell11      3350   8935  -8651  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1  datapathcell11   5724  14659  -6780  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell11      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -5252p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13131
-------------------------------------   ----- 
End-of-path arrival time (ps)           13131
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0               controlcell5    2050   2050  -8651  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell11     3535   5585  -8651  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell11     3350   8935  -8651  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1  datapathcell8   4196  13131  -5252  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell8       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -5093p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12792
-------------------------------------   ----- 
End-of-path arrival time (ps)           12792
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell38         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                        macrocell38     1250   1250  -5093  RISE       1
\BitCounterDec:CounterUDB:count_enable\/main_4         macrocell10     5874   7124  -5093  RISE       1
\BitCounterDec:CounterUDB:count_enable\/q              macrocell10     3350  10474  -5093  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell2   2318  12792  -5093  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Waiter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -4455p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):F#1 vs. CyBUS_CLK:R#3)   27778
- Setup time                                             -6190
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21588

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       12154
-------------------------------------   ----- 
End-of-path arrival time (ps)           26043
 
Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                               clockblockcell      0  13889   COMP  FALL       1
\Waiter:CounterUDB:count_enable\/main_2         macrocell6       5893  19782  -4455  FALL       1
\Waiter:CounterUDB:count_enable\/q              macrocell6       3350  23132  -4455  FALL       1
\Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell1    2911  26043  -4455  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -4222p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16011
-------------------------------------   ----- 
End-of-path arrival time (ps)           16011
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell38         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                   macrocell38     1250   1250  -5093  RISE       1
Net_10771/main_2                                  macrocell7      5874   7124  -4222  RISE       1
Net_10771/q                                       macrocell7      3350  10474  -4222  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en  datapathcell3   5537  16011  -4222  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -4220p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16009
-------------------------------------   ----- 
End-of-path arrival time (ps)           16009
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell38         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                   macrocell38     1250   1250  -5093  RISE       1
Net_10771/main_2                                  macrocell7      5874   7124  -4222  RISE       1
Net_10771/q                                       macrocell7      3350  10474  -4222  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en  datapathcell4   5535  16009  -4220  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \RecieveShiftReg:bSR:StsReg\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:StsReg\/clock
Path slack     : -4139p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15928
-------------------------------------   ----- 
End-of-path arrival time (ps)           15928
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell38         0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Frame_clear_1/q                      macrocell38    1250   1250  -5093  RISE       1
Net_10771/main_2                     macrocell7     5874   7124  -4222  RISE       1
Net_10771/q                          macrocell7     3350  10474  -4222  RISE       1
\RecieveShiftReg:bSR:StsReg\/clk_en  statusicell3   5454  15928  -4139  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:StsReg\/clock                          statusicell3        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -4139p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15928
-------------------------------------   ----- 
End-of-path arrival time (ps)           15928
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell38         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                   macrocell38     1250   1250  -5093  RISE       1
Net_10771/main_2                                  macrocell7      5874   7124  -4222  RISE       1
Net_10771/q                                       macrocell7      3350  10474  -4222  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en  datapathcell6   5454  15928  -4139  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell6       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : \usec_counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \usec_counter:CounterUDB:count_stored_i\/clock_0
Path slack     : -4073p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             10379

Launch Clock Arrival Time                      0
+ Clock path delay                      7725
+ Data path delay                       6727
-------------------------------------   ---- 
End-of-path arrival time (ps)           14452
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell58      7725   7725  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
cydff_9/q                                        macrocell58   1250   8975  -15491  RISE       1
\usec_counter:CounterUDB:count_stored_i\/main_0  macrocell63   5477  14452   -4073  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:count_stored_i\/clock_0            macrocell63         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Data_sync_0/q
Path End       : \Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \Waiter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -3279p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10977
-------------------------------------   ----- 
End-of-path arrival time (ps)           10977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell29         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Data_sync_0/q                                   macrocell29     1250   1250  -3279  RISE       1
\Waiter:CounterUDB:hwCapture\/main_0            macrocell3      3136   4386  -3279  RISE       1
\Waiter:CounterUDB:hwCapture\/q                 macrocell3      3350   7736  -3279  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell1   3241  10977  -3279  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC8:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_0
Capture Clock  : Net_686/clock_0
Path slack     : -3258p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           13637
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell13      0   6944  FALL       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC8:BShiftRegDp:u0\/so_comb  datapathcell13   4370  11314  -3258  RISE       1
Net_686/main_0                           macrocell56      2323  13637  -3258  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell56         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC8:BShiftRegDp:u0\/so_comb
Path End       : Net_10946/main_0
Capture Clock  : Net_10946/clock_0
Path slack     : -3258p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           13637
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell13      0   6944  FALL       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC8:BShiftRegDp:u0\/so_comb  datapathcell13   4370  11314  -3258  RISE       1
Net_10946/main_0                         macrocell57      2323  13637  -3258  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10946/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC8:BShiftRegDp:u0\/so_comb
Path End       : Net_10925/main_0
Capture Clock  : Net_10925/clock_0
Path slack     : -3258p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           13637
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell13      0   6944  FALL       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC8:BShiftRegDp:u0\/so_comb  datapathcell13   4370  11314  -3258  RISE       1
Net_10925/main_0                         macrocell66      2323  13637  -3258  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10925/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC8:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_1
Capture Clock  : Net_686/clock_0
Path slack     : -3236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6670
-------------------------------------   ---- 
End-of-path arrival time (ps)           13615
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/clock                     datapathcell14      0   6944  FALL       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/so_comb  datapathcell14   4370  11314  -3236  RISE       1
Net_686/main_1                             macrocell56      2300  13615  -3236  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell56         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC8:BShiftRegDp:u0\/so_comb
Path End       : Net_10946/main_1
Capture Clock  : Net_10946/clock_0
Path slack     : -3236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6670
-------------------------------------   ---- 
End-of-path arrival time (ps)           13615
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/clock                     datapathcell14      0   6944  FALL       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/so_comb  datapathcell14   4370  11314  -3236  RISE       1
Net_10946/main_1                           macrocell57      2300  13615  -3236  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10946/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -3030p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14818
-------------------------------------   ----- 
End-of-path arrival time (ps)           14818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell38         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                   macrocell38     1250   1250  -5093  RISE       1
Net_10771/main_2                                  macrocell7      5874   7124  -4222  RISE       1
Net_10771/q                                       macrocell7      3350  10474  -4222  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en  datapathcell5   4345  14818  -3030  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell5       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -2866p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10565
-------------------------------------   ----- 
End-of-path arrival time (ps)           10565
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10511/q                                            macrocell50      1250   1250  -2866  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/main_1         macrocell18      3669   4919  -2866  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/q              macrocell18      3350   8269  -2866  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell12   2296  10565  -2866  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock
Path slack     : -1626p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13415
-------------------------------------   ----- 
End-of-path arrival time (ps)           13415
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell38         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
Frame_clear_1/q                               macrocell38    1250   1250  -5093  RISE       1
Net_10771/main_2                              macrocell7     5874   7124  -4222  RISE       1
Net_10771/q                                   macrocell7     3350  10474  -4222  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clk_en  controlcell3   2941  13415  -1626  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \GlitchFilter_6:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_6:genblk2:Counter0:DP:u0\/clock
Path slack     : -1354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7829

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9182
-------------------------------------   ---- 
End-of-path arrival time (ps)           9182
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell38         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                    macrocell38     1250   1250  -5093  RISE       1
\GlitchFilter_6:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell7   7932   9182  -1354  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_6:genblk2:Counter0:DP:u0\/clock               datapathcell7       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Waiter:CounterUDB:prevCompare\/q
Path End       : \Waiter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Waiter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -1327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14716
-------------------------------------   ----- 
End-of-path arrival time (ps)           14716
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:prevCompare\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Waiter:CounterUDB:prevCompare\/q            macrocell32    1250   1250  -1327  RISE       1
\Waiter:CounterUDB:status_0\/main_1          macrocell4     6496   7746  -1327  RISE       1
\Waiter:CounterUDB:status_0\/q               macrocell4     3350  11096  -1327  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/status_0  statusicell1   3620  14716  -1327  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : \TransmitShiftReg:bSR:StsReg\/status_0
Capture Clock  : \TransmitShiftReg:bSR:StsReg\/clock
Path slack     : -1253p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14642
-------------------------------------   ----- 
End-of-path arrival time (ps)           14642
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  -8651  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1   macrocell11    3535   5585  -8651  RISE       1
\TransmitShiftReg:bSR:status_0\/q        macrocell11    3350   8935  -8651  RISE       1
\TransmitShiftReg:bSR:StsReg\/status_0   statusicell4   5707  14642  -1253  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:StsReg\/clock                         statusicell4        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -719p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14108
-------------------------------------   ----- 
End-of-path arrival time (ps)           14108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q            macrocell36    1250   1250   -719  RISE       1
\BitCounterDec:CounterUDB:status_0\/main_1          macrocell8     5897   7147   -719  RISE       1
\BitCounterDec:CounterUDB:status_0\/q               macrocell8     3350  10497   -719  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_0  statusicell2   3612  14108   -719  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/clk_bus
Path End       : cydff_9/clk_en
Capture Clock  : cydff_9/clock_0
Path slack     : -261p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7725
+ Cycle adjust (CyBUS_CLK(routed):F#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19514

Launch Clock Arrival Time                    6944
+ Clock path delay                          0
+ Data path delay                       12831
-------------------------------------   ----- 
End-of-path arrival time (ps)           19775
 
Data path
pin name            model name      delay     AT  slack  edge  Fanout
------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/clk_bus  clockblockcell      0   6944   COMP  FALL       1
Net_11403/main_1    macrocell24      7144  14088   -261  FALL       1
Net_11403/q         macrocell24      3350  17438   -261  FALL       1
cydff_9/clk_en      macrocell58      2337  19775   -261  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell58      7725   7725  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Data_sync_0/q
Path End       : \Waiter:CounterUDB:sC8:counterdp:u0\/f0_load
Capture Clock  : \Waiter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -219p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10759

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10977
-------------------------------------   ----- 
End-of-path arrival time (ps)           10977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell29         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Data_sync_0/q                                 macrocell29     1250   1250  -3279  RISE       1
\Waiter:CounterUDB:hwCapture\/main_0          macrocell3      3136   4386  -3279  RISE       1
\Waiter:CounterUDB:hwCapture\/q               macrocell3      3350   7736  -3279  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/f0_load  datapathcell1   3241  10977   -219  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10925/q
Path End       : \Period:bSR:sC8:BShiftRegDp:u0\/route_si
Capture Clock  : \Period:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : -99p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10925/clock_0                                           macrocell66         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10925/q                               macrocell66      1250   1250    -99  RISE       1
\Period:bSR:sC8:BShiftRegDp:u0\/route_si  datapathcell13   2324   3574    -99  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell13      0   6944  FALL       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10946/q
Path End       : \SigmaReg:bSR:sC8:BShiftRegDp:u0\/route_si
Capture Clock  : \SigmaReg:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : -77p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10946/clock_0                                           macrocell57         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10946/q                                 macrocell57      1250   1250    -77  RISE       1
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/route_si  datapathcell14   2302   3552    -77  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/clock                     datapathcell14      0   6944  FALL       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 221p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7658
-------------------------------------   ---- 
End-of-path arrival time (ps)           7658
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210    221  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell3   6448   7658    221  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : My_wire_1/main_0
Capture Clock  : My_wire_1/clock_0
Path slack     : 420p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9959
-------------------------------------   ---- 
End-of-path arrival time (ps)           9959
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell11   5160   5160    420  RISE       1
My_wire_1/main_0                                    macrocell42      4799   9959    420  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : \GlitchFilter_3:genblk1[1]:sample\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[1]:sample\/clock_0
Path slack     : 439p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9940
-------------------------------------   ---- 
End-of-path arrival time (ps)           9940
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell11   5160   5160    420  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/main_0           macrocell41      4780   9940    439  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \BitCounterDec:CounterUDB:count_stored_i\/main_2
Capture Clock  : \BitCounterDec:CounterUDB:count_stored_i\/clock_0
Path slack     : 637p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9742
-------------------------------------   ---- 
End-of-path arrival time (ps)           9742
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Frame_clear_1/q                                   macrocell38   1250   1250  -5093  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/main_2  macrocell37   8492   9742    637  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/clock_0           macrocell37         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 747p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7132
-------------------------------------   ---- 
End-of-path arrival time (ps)           7132
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210    221  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell4   5922   7132    747  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : My_wire_0/main_1
Capture Clock  : My_wire_0/clock_0
Path slack     : 911p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9468
-------------------------------------   ---- 
End-of-path arrival time (ps)           9468
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell54   1250   1250  -1835  RISE       1
My_wire_0/main_1  macrocell40   8218   9468    911  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \usec_counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \usec_counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 936p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6763
-------------------------------------   ---- 
End-of-path arrival time (ps)           6763
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell15   1240   1240  -2233  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell16      0   1240  -2233  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell16   2270   3510  -2233  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell16   3253   6763    936  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/clock           datapathcell16      0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \usec_counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \usec_counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 937p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6762
-------------------------------------   ---- 
End-of-path arrival time (ps)           6762
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell15   1240   1240  -2233  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell16      0   1240  -2233  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell16   2270   3510  -2233  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell15   3252   6762    937  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/clock           datapathcell15      0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \usec_counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \usec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 990p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12399
-------------------------------------   ----- 
End-of-path arrival time (ps)           12399
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell15   1240   1240  -2233  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell16      0   1240  -2233  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell16   2270   3510  -2233  RISE       1
\usec_counter:CounterUDB:status_2\/main_0             macrocell22      3236   6746    990  RISE       1
\usec_counter:CounterUDB:status_2\/q                  macrocell22      3350  10096    990  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell8     2303  12399    990  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:overflow_reg_i\/q
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1121p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12268
-------------------------------------   ----- 
End-of-path arrival time (ps)           12268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0           macrocell47         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:overflow_reg_i\/q         macrocell47    1250   1250   1121  RISE       1
\BitCounterEnc:CounterUDB:status_2\/main_1          macrocell17    5339   6589   1121  RISE       1
\BitCounterEnc:CounterUDB:status_2\/q               macrocell17    3350   9939   1121  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_2  statusicell5   2329  12268   1121  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : Net_110/clk_en
Capture Clock  : Net_110/clock_0
Path slack     : 1142p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10646
-------------------------------------   ----- 
End-of-path arrival time (ps)           10646
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell38         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Frame_clear_1/q   macrocell38   1250   1250  -5093  RISE       1
Net_10449/main_2  macrocell15   3114   4364   1142  RISE       1
Net_10449/q       macrocell15   3350   7714   1142  RISE       1
Net_110/clk_en    macrocell27   2933  10646   1142  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_110/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[0]:sample\/main_2
Capture Clock  : \GlitchFilter_3:genblk1[0]:sample\/clock_0
Path slack     : 1201p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9178
-------------------------------------   ---- 
End-of-path arrival time (ps)           9178
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                macrocell46   1250   1250   1201  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/main_2  macrocell39   7928   9178   1201  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_0/main_2
Capture Clock  : My_wire_0/clock_0
Path slack     : 1211p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9168
-------------------------------------   ---- 
End-of-path arrival time (ps)           9168
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell46   1250   1250   1201  RISE       1
My_wire_0/main_2  macrocell40   7918   9168   1211  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \usec_counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \usec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1332p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12057
-------------------------------------   ----- 
End-of-path arrival time (ps)           12057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell15   1370   1370   1332  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell16      0   1370   1332  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell16   2260   3630   1332  RISE       1
\usec_counter:CounterUDB:status_0\/main_0             macrocell21      2781   6411   1332  RISE       1
\usec_counter:CounterUDB:status_0\/q                  macrocell21      3350   9761   1332  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell8     2296  12057   1332  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/f1_load
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 1463p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2850
------------------------------------------------   ----- 
End-of-path required time (ps)                     11039

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9576
-------------------------------------   ---- 
End-of-path arrival time (ps)           9576
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q           macrocell36     1250   1250   -719  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/f1_load  datapathcell5   8326   9576   1463  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell5       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : \GlitchFilter_3:genblk1[0]:sample\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[0]:sample\/clock_0
Path slack     : 1511p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8867
-------------------------------------   ---- 
End-of-path arrival time (ps)           8867
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell11   5160   5160    420  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/main_0           macrocell39      3707   8867   1511  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 1519p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6360
-------------------------------------   ---- 
End-of-path arrival time (ps)           6360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210    221  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell6   5150   6360   1519  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell6       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : My_wire_0/main_0
Capture Clock  : My_wire_0/clock_0
Path slack     : 1523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8856
-------------------------------------   ---- 
End-of-path arrival time (ps)           8856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell11   5160   5160    420  RISE       1
My_wire_0/main_0                                    macrocell40      3696   8856   1523  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 1599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6280
-------------------------------------   ---- 
End-of-path arrival time (ps)           6280
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1210   1210   1599  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell8   5070   6280   1599  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell8       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Waiter:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \Waiter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Waiter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1669p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11720
-------------------------------------   ----- 
End-of-path arrival time (ps)           11720
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Waiter:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell1   2300   2300   1669  RISE       1
\Waiter:CounterUDB:status_2\/main_0            macrocell5      3810   6110   1669  RISE       1
\Waiter:CounterUDB:status_2\/q                 macrocell5      3350   9460   1669  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2260  11720   1669  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \GlitchFilter_3:genblk1[0]:sample\/main_1
Capture Clock  : \GlitchFilter_3:genblk1[0]:sample\/clock_0
Path slack     : 1671p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8708
-------------------------------------   ---- 
End-of-path arrival time (ps)           8708
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                macrocell54   1250   1250  -1835  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/main_1  macrocell39   7458   8708   1671  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 1784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10005
-------------------------------------   ----- 
End-of-path arrival time (ps)           10005
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10749/q                                    macrocell54    1250   1250  -1835  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clk_en  controlcell4   8755  10005   1784  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell4        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 1784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10005
-------------------------------------   ----- 
End-of-path arrival time (ps)           10005
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell54      1250   1250  -1835  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en  datapathcell11   8755  10005   1784  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell11      0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 1786p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10002
-------------------------------------   ----- 
End-of-path arrival time (ps)           10002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell54      1250   1250  -1835  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en  datapathcell10   8752  10002   1786  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell10      0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 2066p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5812
-------------------------------------   ---- 
End-of-path arrival time (ps)           5812
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210    221  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell5   4602   5812   2066  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell5       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 2143p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1210   1210   1599  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell9   4525   5735   2143  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell9       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_1/main_3
Capture Clock  : My_wire_1/clock_0
Path slack     : 2224p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8155
-------------------------------------   ---- 
End-of-path arrival time (ps)           8155
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell46   1250   1250   1201  RISE       1
My_wire_1/main_3  macrocell42   6905   8155   2224  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[1]:sample\/main_2
Capture Clock  : \GlitchFilter_3:genblk1[1]:sample\/clock_0
Path slack     : 2239p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8139
-------------------------------------   ---- 
End-of-path arrival time (ps)           8139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                macrocell46   1250   1250   1201  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/main_2  macrocell41   6889   8139   2239  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 2285p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11104
-------------------------------------   ----- 
End-of-path arrival time (ps)           11104
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q            macrocell48    1250   1250  -7213  RISE       1
\BitCounterEnc:CounterUDB:status_0\/main_1          macrocell16    2881   4131   2285  RISE       1
\BitCounterEnc:CounterUDB:status_0\/q               macrocell16    3350   7481   2285  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_0  statusicell5   3623  11104   2285  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : preouts_2/clk_en
Capture Clock  : preouts_2/clock_0
Path slack     : 2429p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9360
-------------------------------------   ---- 
End-of-path arrival time (ps)           9360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell54   1250   1250  -1835  RISE       1
preouts_2/clk_en  macrocell46   8110   9360   2429  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Data_sync_0/q
Path End       : \Waiter:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \Waiter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 2457p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10932
-------------------------------------   ----- 
End-of-path arrival time (ps)           10932
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell29         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
Data_sync_0/q                                macrocell29    1250   1250  -3279  RISE       1
\Waiter:CounterUDB:hwCapture\/main_0         macrocell3     3136   4386  -3279  RISE       1
\Waiter:CounterUDB:hwCapture\/q              macrocell3     3350   7736  -3279  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/status_4  statusicell1   3196  10932   2457  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 2471p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell12   2300   2300   2471  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell12   2928   5228   2471  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 2496p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell2   2300   2300   2496  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell2   2903   5203   2496  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 2504p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10885
-------------------------------------   ----- 
End-of-path arrival time (ps)           10885
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell2   2300   2300   2496  RISE       1
\BitCounterDec:CounterUDB:status_2\/main_0            macrocell9      2920   5220   2504  RISE       1
\BitCounterDec:CounterUDB:status_2\/q                 macrocell9      3350   8570   2504  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_2    statusicell2    2315  10885   2504  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/f1_load
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 2611p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2850
------------------------------------------------   ----- 
End-of-path required time (ps)                     11039

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8428
-------------------------------------   ---- 
End-of-path arrival time (ps)           8428
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q           macrocell36     1250   1250   -719  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/f1_load  datapathcell4   7178   8428   2611  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : My_wire_1/main_1
Capture Clock  : My_wire_1/clock_0
Path slack     : 2900p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7479
-------------------------------------   ---- 
End-of-path arrival time (ps)           7479
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell54   1250   1250  -1835  RISE       1
My_wire_1/main_1  macrocell42   6229   7479   2900  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \usec_counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \usec_counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 3619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6760
-------------------------------------   ---- 
End-of-path arrival time (ps)           6760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell15   1240   1240  -2233  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell16      0   1240  -2233  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell16   2270   3510  -2233  RISE       1
\usec_counter:CounterUDB:overflow_reg_i\/main_0       macrocell61      3250   6760   3619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:overflow_reg_i\/clock_0            macrocell61         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : \TransmitShiftReg:bSR:load_reg\/main_0
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 3658p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6721
-------------------------------------   ---- 
End-of-path arrival time (ps)           6721
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  -8651  RISE       1
\TransmitShiftReg:bSR:load_reg\/main_0   macrocell45    4671   6721   3658  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \GlitchFilter_3:genblk1[1]:sample\/main_1
Capture Clock  : \GlitchFilter_3:genblk1[1]:sample\/clock_0
Path slack     : 3713p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6666
-------------------------------------   ---- 
End-of-path arrival time (ps)           6666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                macrocell54   1250   1250  -1835  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/main_1  macrocell41   5416   6666   3713  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:StsReg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:StsReg\/clock
Path slack     : 3745p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8044
-------------------------------------   ---- 
End-of-path arrival time (ps)           8044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10749/q                           macrocell54    1250   1250  -1835  RISE       1
\TransmitShiftReg:bSR:StsReg\/clk_en  statusicell4   6794   8044   3745  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:StsReg\/clock                         statusicell4        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 3745p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8044
-------------------------------------   ---- 
End-of-path arrival time (ps)           8044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell54     1250   1250  -1835  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en  datapathcell8   6794   8044   3745  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell8       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 3748p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8041
-------------------------------------   ---- 
End-of-path arrival time (ps)           8041
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell54     1250   1250  -1835  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en  datapathcell9   6791   8041   3748  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell9       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/route_si
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 3791p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3500
------------------------------------------------   ----- 
End-of-path required time (ps)                     10389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6598
-------------------------------------   ---- 
End-of-path arrival time (ps)           6598
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_2/clock_0                                             macrocell34         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
cydff_2/q                                           macrocell34     1250   1250  -1514  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/route_si  datapathcell3   5348   6598   3791  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \RecieveShiftReg:bSR:StsReg\/status_1
Capture Clock  : \RecieveShiftReg:bSR:StsReg\/clock
Path slack     : 3809p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9579
-------------------------------------   ---- 
End-of-path arrival time (ps)           9579
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q  macrocell36    1250   1250   -719  RISE       1
\RecieveShiftReg:bSR:StsReg\/status_1     statusicell3   8329   9579   3809  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:StsReg\/clock                          statusicell3        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \usec_counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \usec_counter:CounterUDB:prevCompare\/clock_0
Path slack     : 3941p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6438
-------------------------------------   ---- 
End-of-path arrival time (ps)           6438
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell15   1370   1370   1332  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell16      0   1370   1332  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell16   2260   3630   1332  RISE       1
\usec_counter:CounterUDB:prevCompare\/main_0          macrocell62      2808   6438   3941  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:prevCompare\/clock_0               macrocell62         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 3975p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3904
-------------------------------------   ---- 
End-of-path arrival time (ps)           3904
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     1210   1210   1599  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell10   2694   3904   3975  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell10      0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 3979p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3900
-------------------------------------   ---- 
End-of-path arrival time (ps)           3900
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     1210   1210   1599  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell11   2690   3900   3979  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell11      0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Waiter:CounterUDB:prevCompare\/q
Path End       : cydff_2/clk_en
Capture Clock  : cydff_2/clock_0
Path slack     : 4001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7788
-------------------------------------   ---- 
End-of-path arrival time (ps)           7788
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:prevCompare\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\Waiter:CounterUDB:prevCompare\/q  macrocell32   1250   1250  -1327  RISE       1
cydff_2/clk_en                     macrocell34   6538   7788   4001  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_2/clock_0                                             macrocell34         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Data_sync_0/q
Path End       : \BitCounterDec:CounterUDB:count_stored_i\/main_0
Capture Clock  : \BitCounterDec:CounterUDB:count_stored_i\/clock_0
Path slack     : 4010p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6369
-------------------------------------   ---- 
End-of-path arrival time (ps)           6369
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Data_sync_0/q                                     macrocell29   1250   1250  -3279  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/main_0  macrocell37   5119   6369   4010  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/clock_0           macrocell37         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/f1_load
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 4015p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2850
------------------------------------------------   ----- 
End-of-path required time (ps)                     11039

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7023
-------------------------------------   ---- 
End-of-path arrival time (ps)           7023
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q           macrocell36     1250   1250   -719  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/f1_load  datapathcell6   5773   7023   4015  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell6       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Waiter:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \Waiter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Waiter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 4277p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Waiter:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell1   2300   2300   1669  RISE       1
\Waiter:CounterUDB:overflow_reg_i\/main_0      macrocell31     3802   6102   4277  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:overflow_reg_i\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : cydff_5/main_0
Capture Clock  : cydff_5/clock_0
Path slack     : 4281p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell52         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_1037/q      macrocell52   1250   1250   4281  RISE       1
cydff_5/main_0  macrocell51   4848   6098   4281  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                             macrocell51         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \TransmitShiftReg:bSR:load_reg\/main_1
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 4310p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6069
-------------------------------------   ---- 
End-of-path arrival time (ps)           6069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q  macrocell48   1250   1250  -7213  RISE       1
\TransmitShiftReg:bSR:load_reg\/main_1    macrocell45   4819   6069   4310  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC8:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 4359p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3520
-------------------------------------   ---- 
End-of-path arrival time (ps)           10465
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell8        0   6944  FALL       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0     controlcell8     1210   8154   4359  RISE       1
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/cs_addr_2  datapathcell14   2310  10465   4359  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/clock                     datapathcell14      0   6944  FALL       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \Period:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 4369p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3510
-------------------------------------   ---- 
End-of-path arrival time (ps)           10454
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell7        0   6944  FALL       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0     controlcell7     1210   8154   4369  RISE       1
\Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_2  datapathcell13   2300  10454   4369  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell13      0   6944  FALL       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_6:genblk2:Counter0:DP:u0\/z0_comb
Path End       : Frame_clear_1/main_2
Capture Clock  : Frame_clear_1/clock_0
Path slack     : 4402p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5977
-------------------------------------   ---- 
End-of-path arrival time (ps)           5977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_6:genblk2:Counter0:DP:u0\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GlitchFilter_6:genblk2:Counter0:DP:u0\/z0_comb  datapathcell7   2290   2290   4402  RISE       1
Frame_clear_1/main_2                             macrocell38     3687   5977   4402  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell38         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Waiter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Waiter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Waiter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 4495p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8893
-------------------------------------   ---- 
End-of-path arrival time (ps)           8893
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Waiter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell1   2290   2290   4495  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/status_1   statusicell1    6603   8893   4495  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \Waiter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Waiter:CounterUDB:count_stored_i\/clock_0
Path slack     : 4507p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):F#1 vs. CyBUS_CLK:R#3)   27778
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           24268

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                        5872
-------------------------------------   ----- 
End-of-path arrival time (ps)           19761
 
Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                          clockblockcell      0  13889   COMP  FALL       1
\Waiter:CounterUDB:count_stored_i\/main_0  macrocell33      5872  19761   4507  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:count_stored_i\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 4523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5856
-------------------------------------   ---- 
End-of-path arrival time (ps)           5856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell12   2300   2300   2471  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/main_0      macrocell47      3556   5856   4523  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0           macrocell47         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:overflow_reg_i\/q
Path End       : Net_10511/clk_en
Capture Clock  : Net_10511/clock_0
Path slack     : 4620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7169
-------------------------------------   ---- 
End-of-path arrival time (ps)           7169
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0           macrocell47         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:overflow_reg_i\/q  macrocell47   1250   1250   1121  RISE       1
Net_10511/clk_en                             macrocell50   5919   7169   4620  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : preouts_2/ar_0
Capture Clock  : preouts_2/clock_0
Path slack     : 4800p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9089
-------------------------------------   ---- 
End-of-path arrival time (ps)           9089
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_10511/q     macrocell50   1250   1250  -2866  RISE       1
preouts_2/ar_0  macrocell46   7839   9089   4800  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \BitCounterEnc:CounterUDB:count_stored_i\/main_0
Capture Clock  : \BitCounterEnc:CounterUDB:count_stored_i\/clock_0
Path slack     : 4835p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           5544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                       macrocell54   1250   1250  -1835  RISE       1
\BitCounterEnc:CounterUDB:count_stored_i\/main_0  macrocell49   4294   5544   4835  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:count_stored_i\/clock_0           macrocell49         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[2]:sample\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[2]:sample\/clock_0
Path slack     : 4915p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                macrocell46   1250   1250   1201  RISE       1
\GlitchFilter_3:genblk1[2]:sample\/main_0  macrocell43   4214   5464   4915  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:sample\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_2/main_0
Capture Clock  : My_wire_2/clock_0
Path slack     : 4927p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell46   1250   1250   1201  RISE       1
My_wire_2/main_0  macrocell44   4202   5452   4927  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/f1_load
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 4935p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2850
------------------------------------------------   ----- 
End-of-path required time (ps)                     11039

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q           macrocell36     1250   1250   -719  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/f1_load  datapathcell3   4854   6104   4935  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : cydff_8/clk_en
Capture Clock  : cydff_8/clock_0
Path slack     : 5104p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6685
-------------------------------------   ---- 
End-of-path arrival time (ps)           6685
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell52         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_1037/q      macrocell52   1250   1250   4281  RISE       1
cydff_8/clk_en  macrocell53   5435   6685   5104  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                             macrocell53         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterDec:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \BitCounterDec:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 5175p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell2   2300   2300   2496  RISE       1
\BitCounterDec:CounterUDB:overflow_reg_i\/main_0      macrocell35     2904   5204   5175  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:overflow_reg_i\/clock_0           macrocell35         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_110/q
Path End       : Data_sync_0/main_1
Capture Clock  : Data_sync_0/clock_0
Path slack     : 5308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_110/clock_0                                             macrocell27         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_110/q           macrocell27   1250   1250   5308  RISE       1
Data_sync_0/main_1  macrocell29   3821   5071   5308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell29         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_110/q
Path End       : \GlitchFilter_1:genblk1[0]:sample\/main_1
Capture Clock  : \GlitchFilter_1:genblk1[0]:sample\/clock_0
Path slack     : 5319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_110/clock_0                                             macrocell27         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_110/q                                  macrocell27   1250   1250   5308  RISE       1
\GlitchFilter_1:genblk1[0]:sample\/main_1  macrocell28   3810   5060   5319  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:sample\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_0/q
Path End       : My_wire_0/main_4
Capture Clock  : My_wire_0/clock_0
Path slack     : 5431p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_0/q       macrocell40   1250   1250   5431  RISE       1
My_wire_0/main_4  macrocell40   3697   4947   5431  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_5/q
Path End       : Net_1037/main_0
Capture Clock  : Net_1037/clock_0
Path slack     : 5452p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                             macrocell51         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
cydff_5/q        macrocell51   1250   1250   5452  RISE       1
Net_1037/main_0  macrocell52   3677   4927   5452  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 5600p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7789
-------------------------------------   ---- 
End-of-path arrival time (ps)           7789
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell2   2290   2290   5600  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_1   statusicell2    5499   7789   5600  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:load_reg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 5651p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6138
-------------------------------------   ---- 
End-of-path arrival time (ps)           6138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                             macrocell54   1250   1250  -1835  RISE       1
\TransmitShiftReg:bSR:load_reg\/clk_en  macrocell45   4888   6138   5651  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \usec_counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \usec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 5749p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7640
-------------------------------------   ---- 
End-of-path arrival time (ps)           7640
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC16:counterdp:u0\/z0       datapathcell15    760    760   5749  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell16      0    760   5749  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell16   2740   3500   5749  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell8     4140   7640   5749  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \BitCounterDec:CounterUDB:count_stored_i\/main_1
Capture Clock  : \BitCounterDec:CounterUDB:count_stored_i\/clock_0
Path slack     : 5937p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_2/clock_0                                             macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
cydff_2/q                                         macrocell34   1250   1250  -1514  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/main_1  macrocell37   3192   4442   5937  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/clock_0           macrocell37         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_2/q
Path End       : My_wire_2/main_2
Capture Clock  : My_wire_2/clock_0
Path slack     : 5979p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_2/q       macrocell44   1250   1250   5979  RISE       1
My_wire_2/main_2  macrocell44   3149   4399   5979  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Data_sync_0/q
Path End       : \Waiter:CounterUDB:prevCapture\/main_0
Capture Clock  : \Waiter:CounterUDB:prevCapture\/clock_0
Path slack     : 5993p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Data_sync_0/q                           macrocell29   1250   1250  -3279  RISE       1
\Waiter:CounterUDB:prevCapture\/main_0  macrocell30   3136   4386   5993  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:prevCapture\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \Waiter:CounterUDB:prevCapture\/main_1
Capture Clock  : \Waiter:CounterUDB:prevCapture\/clock_0
Path slack     : 6010p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Frame_clear_1/q                         macrocell38   1250   1250  -5093  RISE       1
\Waiter:CounterUDB:prevCapture\/main_1  macrocell30   3119   4369   6010  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:prevCapture\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : Frame_clear_1/main_3
Capture Clock  : Frame_clear_1/clock_0
Path slack     : 6010p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell38         0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Frame_clear_1/q       macrocell38   1250   1250  -5093  RISE       1
Frame_clear_1/main_3  macrocell38   3119   4369   6010  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell38         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FrameAllow:Sync:ctrl_reg\/control_0
Path End       : preouts_2/main_0
Capture Clock  : preouts_2/clock_0
Path slack     : 6016p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FrameAllow:Sync:ctrl_reg\/busclk                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\FrameAllow:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   6016  RISE       1
preouts_2/main_0                      macrocell46    2313   4363   6016  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : cydff_8/ap_0
Capture Clock  : cydff_8/clock_0
Path slack     : 6092p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7796
-------------------------------------   ---- 
End-of-path arrival time (ps)           7796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
Net_10511/q   macrocell50   1250   1250  -2866  RISE       1
cydff_8/ap_0  macrocell53   6546   7796   6092  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                             macrocell53         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 6191p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7698
-------------------------------------   ---- 
End-of-path arrival time (ps)           7698
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell38         0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                  macrocell38    1250   1250  -5093  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/reset  statusicell2   6448   7698   6191  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : cydff_2/ap_0
Capture Clock  : cydff_2/clock_0
Path slack     : 6200p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7689
-------------------------------------   ---- 
End-of-path arrival time (ps)           7689
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell38         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Frame_clear_1/q  macrocell38   1250   1250  -5093  RISE       1
cydff_2/ap_0     macrocell34   6439   7689   6200  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_2/clock_0                                             macrocell34         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : cydff_5/ap_0
Capture Clock  : cydff_5/clock_0
Path slack     : 6667p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
Net_10511/q   macrocell50   1250   1250  -2866  RISE       1
cydff_5/ap_0  macrocell51   5972   7222   6667  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                             macrocell51         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : Net_1037/main_1
Capture Clock  : Net_1037/clock_0
Path slack     : 6829p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell52         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1037/q       macrocell52   1250   1250   4281  RISE       1
Net_1037/main_1  macrocell52   2300   3550   6829  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_686/main_2
Capture Clock  : Net_686/clock_0
Path slack     : 6841p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell56         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell56   1250   1250   6841  RISE       1
Net_686/main_2  macrocell56   2288   3538   6841  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell56         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_10946/main_2
Capture Clock  : Net_10946/clock_0
Path slack     : 6841p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell56         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_686/q         macrocell56   1250   1250   6841  RISE       1
Net_10946/main_2  macrocell57   2288   3538   6841  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10946/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[1]:sample\/q
Path End       : My_wire_1/main_4
Capture Clock  : My_wire_1/clock_0
Path slack     : 6842p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[1]:sample\/q  macrocell41   1250   1250   6842  RISE       1
My_wire_1/main_4                      macrocell42   2287   3537   6842  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_1/q
Path End       : My_wire_1/main_2
Capture Clock  : My_wire_1/clock_0
Path slack     : 6847p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_1/q       macrocell42   1250   1250   6847  RISE       1
My_wire_1/main_2  macrocell42   2282   3532   6847  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Data_sync_0/q
Path End       : Data_sync_0/main_3
Capture Clock  : Data_sync_0/clock_0
Path slack     : 6889p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell29         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Data_sync_0/q       macrocell29   1250   1250  -3279  RISE       1
Data_sync_0/main_3  macrocell29   2240   3490   6889  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell29         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:sample\/q
Path End       : Data_sync_0/main_2
Capture Clock  : Data_sync_0/clock_0
Path slack     : 6890p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:sample\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[0]:sample\/q  macrocell28   1250   1250   6890  RISE       1
Data_sync_0/main_2                    macrocell29   2239   3489   6890  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell29         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[2]:sample\/q
Path End       : My_wire_2/main_1
Capture Clock  : My_wire_2/clock_0
Path slack     : 6899p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:sample\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[2]:sample\/q  macrocell43   1250   1250   6899  RISE       1
My_wire_2/main_1                      macrocell44   2230   3480   6899  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[0]:sample\/q
Path End       : My_wire_0/main_3
Capture Clock  : My_wire_0/clock_0
Path slack     : 6903p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[0]:sample\/q  macrocell39   1250   1250   6903  RISE       1
My_wire_0/main_3                      macrocell40   2226   3476   6903  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 6917p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell12   2290   2290   6917  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_1   statusicell5     4182   6472   6917  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : Net_10511/ap_0
Capture Clock  : Net_10511/clock_0
Path slack     : 7258p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6631
-------------------------------------   ---- 
End-of-path arrival time (ps)           6631
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  -8651  RISE       1
Net_10511/ap_0                           macrocell50    4581   6631   7258  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Capture:Sync:ctrl_reg\/control_0
Path End       : Net_11269/ar_0
Capture Clock  : Net_11269/clock_0
Path slack     : 7469p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          12638
+ Cycle adjust (CyBUS_CLK:R#6 vs. Start_frame(0)_PAD:R#8)     556
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              13194

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5725
-------------------------------------   ---- 
End-of-path arrival time (ps)           5725
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Capture:Sync:ctrl_reg\/busclk                      controlcell11       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Capture:Sync:ctrl_reg\/control_0  controlcell11   2050   2050   7469  RISE       1
Net_11269/ar_0                             macrocell64     3675   5725   7469  RISE       1

Capture Clock Path
pin name                                                model name                    delay     AT  edge  Fanout
------------------------------------------------------  ----------------------------  -----  -----  ----  ------
Start_frame(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
Start_frame(0)/pad_in                                   iocell26                          0      0  RISE       1
Start_frame(0)/fb                                       iocell26                       7950   7950  RISE       1
Net_11269/clock_0                                       macrocell64                    4688  12638  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_8/q
Path End       : Net_10749/clk_en
Capture Clock  : Net_10749/clock_0
Path slack     : 7659p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                             macrocell53         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cydff_8/q         macrocell53   1250   1250   7659  RISE       1
Net_10749/clk_en  macrocell54   2880   4130   7659  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : Net_1037/ap_0
Capture Clock  : Net_1037/clock_0
Path slack     : 7671p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6218
-------------------------------------   ---- 
End-of-path arrival time (ps)           6218
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_10511/q    macrocell50   1250   1250  -2866  RISE       1
Net_1037/ap_0  macrocell52   4968   6218   7671  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : Net_11292/clk_en
Capture Clock  : Net_11292/clock_0
Path slack     : 8210p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  8653
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20442

Launch Clock Arrival Time                      0
+ Clock path delay                      7725
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           12232
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell58      7725   7725  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cydff_9/q         macrocell58   1250   8975   8210  RISE       1
Net_11292/clk_en  macrocell65   3257  12232   8210  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11292/clock_0                                       macrocell65      8653   8653  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \Waiter:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Waiter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 8794p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell38         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Frame_clear_1/q                           macrocell38    1250   1250  -5093  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   3845   5095   8794  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : Net_10749/ap_0
Capture Clock  : Net_10749/clock_0
Path slack     : 9496p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4393
-------------------------------------   ---- 
End-of-path arrival time (ps)           4393
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_10511/q     macrocell50   1250   1250  -2866  RISE       1
Net_10749/ap_0  macrocell54   3143   4393   9496  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/sir
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb  datapathcell3    520    520  10349  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/sir      datapathcell4      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/sir
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb  datapathcell4    520    520  10349  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/sir      datapathcell5      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell5       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/sir
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb  datapathcell5    520    520  10349  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/sir      datapathcell6      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell6       0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb  datapathcell8    520    520  10349  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sir      datapathcell9      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell9       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb  datapathcell9     520    520  10349  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sir      datapathcell10      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell10      0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb  datapathcell10    520    520  10349  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/sir      datapathcell11      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell11      0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : cydff_9/main_0
Capture Clock  : cydff_9/clock_0
Path slack     : 13654p

Capture Clock Arrival Time                                     0
+ Clock path delay                                          7725
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             18104

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell56         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell56   1250   1250  13654  RISE       1
cydff_9/main_0  macrocell58   3201   4451  13654  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell58      7725   7725  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Period:Sync:ctrl_reg\/control_0
Path End       : Net_11303/main_0
Capture Clock  : Net_11303/clock_0
Path slack     : 14682p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                    8659
+ Cycle adjust (CyBUS_CLK:R#2 vs. \Boundary8bit:CounterHW\/tc:R#2)   13889
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       19038

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Period:Sync:ctrl_reg\/busclk                       controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Period:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  14682  RISE       1
Net_11303/main_0                          macrocell59    2305   4355  14682  RISE       1

Capture Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
Net_11303/clock_0                                                macrocell59      7659   8659  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

