Time resolution is 1 ps
$finish called at time : 40 ns : File "C:/1_Study/VerilogHDL/Vivado/0508_Gates/0508_Gates.srcs/sim_1/new/tb_Gates.v" Line 52
