% two-level 
area_rram_mux_nonisolate_two_level = 2:2:32;
pn_ratio = 1.9;
prog_pn_ratio = 3;
pullup_trans_size = 1;
for i=1:1:length(area_rram_mux_nonisolate_two_level)
  area_multiplexing = (2*i+1)*(2*trans_area(1)+ 2*trans_area(prog_pn_ratio))+(ceil(2*i))*(2*trans_area(1)+ 2*trans_area(prog_pn_ratio));
  area_pullup_trans = (trans_area(pullup_trans_size)+ trans_area(pullup_trans_size));

  area_buf = (2*i + 1) * (trans_area(2)+ trans_area(2*pn_ratio));

  area_rram_mux_nonisolate_two_level(i) = area_multiplexing + area_buf + area_pullup_trans;
end
% Delay and power when VDD=0.7V 
rram_mux_nonisolate_two_level_0p7V = [
2, 2.768e-11,1.385e-08,2.5445e-05,1.055e-15;
4, 3.9845e-11,2.361e-08,2.959e-05,1.4275e-15;
6, 3.9875e-11,3.341e-08,2.9565e-05,1.422e-15;
8, 3.9755e-11,4.321e-08,2.891e-05,1.406e-15;
10, 3.969e-11,5.301e-08,2.899e-05,1.402e-15;
12, 3.9855e-11,6.28e-08,2.8985e-05,1.4025e-15;
14, 3.9785e-11,7.261e-08,2.9e-05,1.3995e-15;
16, 3.9725e-11,8.241e-08,2.8965e-05,1.4095e-15;
18, 3.967e-11,9.222e-08,2.9705e-05,1.4335e-15;
20, 3.962e-11,1.02e-07,2.9755e-05,1.4355e-15;
22, 3.9715e-11,1.118e-07,2.972e-05,1.4345e-15;
24, 3.984e-11,1.216e-07,2.905e-05,1.4095e-15;
26, 3.961e-11,1.314e-07,2.898e-05,1.406e-15;
28, 3.961e-11,1.412e-07,2.8995e-05,1.406e-15;
30, 3.961e-11,1.51e-07,2.902e-05,1.4075e-15;
32, 3.9885e-11,1.608e-07,2.91e-05,1.412e-15;
];

% Delay and power when VDD=0.8V 
rram_mux_nonisolate_two_level_0p8V = [
2, 2.176e-11,2.11e-08,3.8335e-05,1.474e-15;
4, 3.1995e-11,3.555e-08,4.48e-05,1.923e-15;
6, 3.218e-11,5.004e-08,4.4115e-05,1.881e-15;
8, 3.2035e-11,6.455e-08,4.484e-05,1.924e-15;
10, 3.207e-11,7.904e-08,4.425e-05,1.872e-15;
12, 3.1915e-11,9.353e-08,4.4855e-05,1.9275e-15;
14, 3.206e-11,1.08e-07,4.4915e-05,1.927e-15;
16, 3.2075e-11,1.225e-07,4.4945e-05,1.928e-15;
18, 3.196e-11,1.37e-07,4.4905e-05,1.929e-15;
20, 3.194e-11,1.515e-07,4.4935e-05,1.9305e-15;
22, 3.2025e-11,1.66e-07,4.497e-05,1.93e-15;
24, 3.19e-11,1.805e-07,4.496e-05,1.9325e-15;
26, 3.1855e-11,1.95e-07,4.497e-05,1.9335e-15;
28, 3.189e-11,2.095e-07,4.4985e-05,1.934e-15;
30, 3.1865e-11,2.24e-07,4.502e-05,1.9355e-15;
32, 3.1895e-11,2.385e-07,4.5035e-05,1.9355e-15;
];

% Delay and power when VDD=0.9V 
rram_mux_nonisolate_two_level_0p9V = [
2, 1.775e-11,3.133e-08,5.2945e-05,1.894e-15;
4, 2.7375e-11,5.217e-08,6.1215e-05,2.458e-15;
6, 2.7445e-11,7.304e-08,6.1875e-05,2.4915e-15;
8, 2.708e-11,9.392e-08,6.1825e-05,2.493e-15;
10, 2.7075e-11,1.148e-07,6.183e-05,2.494e-15;
12, 2.7075e-11,1.357e-07,6.1875e-05,2.4955e-15;
14, 2.7075e-11,1.565e-07,6.19e-05,2.4965e-15;
16, 2.7075e-11,1.774e-07,6.1945e-05,2.4985e-15;
18, 2.7065e-11,1.983e-07,6.193e-05,2.498e-15;
20, 2.71e-11,2.192e-07,6.1985e-05,2.499e-15;
22, 2.71e-11,2.401e-07,6.2015e-05,2.5e-15;
24, 2.718e-11,2.609e-07,6.278e-05,2.4975e-15;
26, 2.704e-11,2.818e-07,6.2005e-05,2.4965e-15;
28, 2.6985e-11,3.027e-07,6.196e-05,2.4955e-15;
30, 2.6985e-11,3.236e-07,6.2005e-05,2.4975e-15;
32, 2.724e-11,3.444e-07,6.3135e-05,2.5315e-15;
];
