

================================================================
== Vivado HLS Report for 'ProxGS'
================================================================
* Date:           Wed Jan 13 22:02:43 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   611297|   611297| 6.113 ms | 6.113 ms |  611297|  611297|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1       |    16511|    16511|       129|          -|          -|    128|    no    |
        | + Loop 1.1    |      127|      127|         1|          -|          -|    128|    no    |
        |- Loop 2       |    16511|    16511|       129|          -|          -|    128|    no    |
        | + Loop 2.1    |      127|      127|         1|          -|          -|    128|    no    |
        |- Loop 3       |    16511|    16511|       129|          -|          -|    128|    no    |
        | + Loop 3.1    |      127|      127|         1|          -|          -|    128|    no    |
        |- for_y_for_x  |    16407|    16407|        25|          1|          1|  16384|    yes   |
        |- for_y_for_x  |    16436|    16436|        54|          1|          1|  16384|    yes   |
        |- for_y_for_x  |    16394|    16394|        12|          1|          1|  16384|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25
  * Pipeline-1: initiation interval (II) = 1, depth = 54
  * Pipeline-2: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 103
* Pipeline : 3
  Pipeline-0 : II = 1, D = 25, States = { 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
  Pipeline-1 : II = 1, D = 54, States = { 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 }
  Pipeline-2 : II = 1, D = 12, States = { 91 92 93 94 95 96 97 98 99 100 101 102 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 2 4 
4 --> 5 
5 --> 5 4 6 
6 --> 7 
7 --> 7 6 8 
8 --> 33 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 8 
33 --> 34 
34 --> 35 
35 --> 89 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 35 
89 --> 90 
90 --> 91 
91 --> 103 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 91 
103 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_M_real = alloca [16384 x float], align 4" [proximal.cpp:12]   --->   Operation 104 'alloca' 'tmp_M_real' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_M_imag = alloca [16384 x float], align 4" [proximal.cpp:12]   --->   Operation 105 'alloca' 'tmp_M_imag' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%fft_result_M_real = alloca [16384 x float], align 4" [proximal.cpp:12]   --->   Operation 106 'alloca' 'fft_result_M_real' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%fft_result_M_imag = alloca [16384 x float], align 4" [proximal.cpp:12]   --->   Operation 107 'alloca' 'fft_result_M_imag' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%MAD_M_real = alloca [16384 x float], align 4" [proximal.cpp:13]   --->   Operation 108 'alloca' 'MAD_M_real' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%MAD_M_imag = alloca [16384 x float], align 4" [proximal.cpp:13]   --->   Operation 109 'alloca' 'MAD_M_imag' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 110 [1/1] (1.76ns)   --->   "br label %arrayctor.loop"   --->   Operation 110 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%phi_ln12 = phi i7 [ 0, %0 ], [ %add_ln12, %arrayctor.loop1 ]" [proximal.cpp:12]   --->   Operation 111 'phi' 'phi_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (1.87ns)   --->   "%add_ln12 = add i7 %phi_ln12, 1" [proximal.cpp:12]   --->   Operation 112 'add' 'add_ln12' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 113 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.76ns)   --->   "br label %arrayctor.loop3"   --->   Operation 114 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.44>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%phi_ln12_1 = phi i7 [ 0, %arrayctor.loop ], [ %add_ln12_1, %arrayctor.loop3 ]" [proximal.cpp:12]   --->   Operation 115 'phi' 'phi_ln12_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.87ns)   --->   "%add_ln12_1 = add i7 %phi_ln12_1, 1" [proximal.cpp:12]   --->   Operation 116 'add' 'add_ln12_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %phi_ln12, i7 %phi_ln12_1)" [proximal.cpp:12]   --->   Operation 117 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i14 %tmp to i64" [proximal.cpp:12]   --->   Operation 118 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_M_real_addr = getelementptr [16384 x float]* %tmp_M_real, i64 0, i64 %zext_ln1027" [proximal.cpp:12]   --->   Operation 119 'getelementptr' 'tmp_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_M_imag_addr = getelementptr [16384 x float]* %tmp_M_imag, i64 0, i64 %zext_ln1027" [proximal.cpp:12]   --->   Operation 120 'getelementptr' 'tmp_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %tmp_M_real_addr, align 8" [proximal.cpp:12]   --->   Operation 121 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 122 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %tmp_M_imag_addr, align 4" [proximal.cpp:12]   --->   Operation 122 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 123 [1/1] (1.48ns)   --->   "%icmp_ln12 = icmp eq i7 %phi_ln12_1, -1" [proximal.cpp:12]   --->   Operation 123 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 124 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %arrayctor.loop1, label %arrayctor.loop3" [proximal.cpp:12]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (1.48ns)   --->   "%icmp_ln12_1 = icmp eq i7 %phi_ln12, -1" [proximal.cpp:12]   --->   Operation 126 'icmp' 'icmp_ln12_1' <Predicate = (icmp_ln12)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12_1, label %arrayctor.loop4.preheader, label %arrayctor.loop" [proximal.cpp:12]   --->   Operation 127 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (1.76ns)   --->   "br label %arrayctor.loop4" [proximal.cpp:12]   --->   Operation 128 'br' <Predicate = (icmp_ln12 & icmp_ln12_1)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.87>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%phi_ln12_2 = phi i7 [ %add_ln12_2, %arrayctor.loop45 ], [ 0, %arrayctor.loop4.preheader ]" [proximal.cpp:12]   --->   Operation 129 'phi' 'phi_ln12_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (1.87ns)   --->   "%add_ln12_2 = add i7 %phi_ln12_2, 1" [proximal.cpp:12]   --->   Operation 130 'add' 'add_ln12_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 131 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.76ns)   --->   "br label %arrayctor.loop7"   --->   Operation 132 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.44>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%phi_ln12_3 = phi i7 [ 0, %arrayctor.loop4 ], [ %add_ln12_3, %arrayctor.loop7 ]" [proximal.cpp:12]   --->   Operation 133 'phi' 'phi_ln12_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (1.87ns)   --->   "%add_ln12_3 = add i7 %phi_ln12_3, 1" [proximal.cpp:12]   --->   Operation 134 'add' 'add_ln12_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_14 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %phi_ln12_2, i7 %phi_ln12_3)" [proximal.cpp:12]   --->   Operation 135 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1027_1 = zext i14 %tmp_14 to i64" [proximal.cpp:12]   --->   Operation 136 'zext' 'zext_ln1027_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%fft_result_M_real_a = getelementptr [16384 x float]* %fft_result_M_real, i64 0, i64 %zext_ln1027_1" [proximal.cpp:12]   --->   Operation 137 'getelementptr' 'fft_result_M_real_a' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%fft_result_M_imag_a = getelementptr [16384 x float]* %fft_result_M_imag, i64 0, i64 %zext_ln1027_1" [proximal.cpp:12]   --->   Operation 138 'getelementptr' 'fft_result_M_imag_a' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %fft_result_M_real_a, align 8" [proximal.cpp:12]   --->   Operation 139 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 140 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %fft_result_M_imag_a, align 4" [proximal.cpp:12]   --->   Operation 140 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 141 [1/1] (1.48ns)   --->   "%icmp_ln12_2 = icmp eq i7 %phi_ln12_3, -1" [proximal.cpp:12]   --->   Operation 141 'icmp' 'icmp_ln12_2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 142 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12_2, label %arrayctor.loop45, label %arrayctor.loop7" [proximal.cpp:12]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (1.48ns)   --->   "%icmp_ln12_3 = icmp eq i7 %phi_ln12_2, -1" [proximal.cpp:12]   --->   Operation 144 'icmp' 'icmp_ln12_3' <Predicate = (icmp_ln12_2)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12_3, label %arrayctor.loop8.preheader, label %arrayctor.loop4" [proximal.cpp:12]   --->   Operation 145 'br' <Predicate = (icmp_ln12_2)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (1.76ns)   --->   "br label %arrayctor.loop8" [proximal.cpp:13]   --->   Operation 146 'br' <Predicate = (icmp_ln12_2 & icmp_ln12_3)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 1.87>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%phi_ln13 = phi i7 [ %add_ln13, %arrayctor.loop89 ], [ 0, %arrayctor.loop8.preheader ]" [proximal.cpp:13]   --->   Operation 147 'phi' 'phi_ln13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (1.87ns)   --->   "%add_ln13 = add i7 %phi_ln13, 1" [proximal.cpp:13]   --->   Operation 148 'add' 'add_ln13' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 149 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (1.76ns)   --->   "br label %arrayctor.loop11"   --->   Operation 150 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 3.44>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%phi_ln13_1 = phi i7 [ 0, %arrayctor.loop8 ], [ %add_ln13_1, %arrayctor.loop11 ]" [proximal.cpp:13]   --->   Operation 151 'phi' 'phi_ln13_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (1.87ns)   --->   "%add_ln13_1 = add i7 %phi_ln13_1, 1" [proximal.cpp:13]   --->   Operation 152 'add' 'add_ln13_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_15 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %phi_ln13, i7 %phi_ln13_1)" [proximal.cpp:13]   --->   Operation 153 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln1027_2 = zext i14 %tmp_15 to i64" [proximal.cpp:13]   --->   Operation 154 'zext' 'zext_ln1027_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%MAD_M_real_addr = getelementptr [16384 x float]* %MAD_M_real, i64 0, i64 %zext_ln1027_2" [proximal.cpp:13]   --->   Operation 155 'getelementptr' 'MAD_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%MAD_M_imag_addr = getelementptr [16384 x float]* %MAD_M_imag, i64 0, i64 %zext_ln1027_2" [proximal.cpp:13]   --->   Operation 156 'getelementptr' 'MAD_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %MAD_M_real_addr, align 8" [proximal.cpp:13]   --->   Operation 157 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_7 : Operation 158 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %MAD_M_imag_addr, align 4" [proximal.cpp:13]   --->   Operation 158 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_7 : Operation 159 [1/1] (1.48ns)   --->   "%icmp_ln13 = icmp eq i7 %phi_ln13_1, -1" [proximal.cpp:13]   --->   Operation 159 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 160 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %arrayctor.loop89, label %arrayctor.loop11" [proximal.cpp:13]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (1.48ns)   --->   "%icmp_ln13_1 = icmp eq i7 %phi_ln13, -1" [proximal.cpp:13]   --->   Operation 162 'icmp' 'icmp_ln13_1' <Predicate = (icmp_ln13)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %.preheader.preheader.preheader, label %arrayctor.loop8" [proximal.cpp:13]   --->   Operation 163 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (1.76ns)   --->   "br label %.preheader.preheader" [proximal.cpp:52->proximal.cpp:21]   --->   Operation 164 'br' <Predicate = (icmp_ln13 & icmp_ln13_1)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 8.36>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ %add_ln52, %for_x ], [ 0, %.preheader.preheader.preheader ]" [proximal.cpp:52->proximal.cpp:21]   --->   Operation 165 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%y_0_i = phi i8 [ %select_ln57_1, %for_x ], [ 0, %.preheader.preheader.preheader ]" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 166 'phi' 'y_0_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%x_0_i = phi i8 [ %x_2, %for_x ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 167 'phi' 'x_0_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (2.31ns)   --->   "%icmp_ln52 = icmp eq i15 %indvar_flatten, -16384" [proximal.cpp:52->proximal.cpp:21]   --->   Operation 168 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (1.94ns)   --->   "%add_ln52 = add i15 %indvar_flatten, 1" [proximal.cpp:52->proximal.cpp:21]   --->   Operation 169 'add' 'add_ln52' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %P2S.exit, label %for_x" [proximal.cpp:52->proximal.cpp:21]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (1.91ns)   --->   "%y_2 = add i8 %y_0_i, 1" [proximal.cpp:52->proximal.cpp:21]   --->   Operation 171 'add' 'y_2' <Predicate = (!icmp_ln52)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (1.55ns)   --->   "%icmp_ln54 = icmp eq i8 %x_0_i, -128" [proximal.cpp:54->proximal.cpp:21]   --->   Operation 172 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln52)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (1.24ns)   --->   "%select_ln57 = select i1 %icmp_ln54, i8 0, i8 %x_0_i" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 173 'select' 'select_ln57' <Predicate = (!icmp_ln52)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (1.24ns)   --->   "%select_ln57_1 = select i1 %icmp_ln54, i8 %y_2, i8 %y_0_i" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 174 'select' 'select_ln57_1' <Predicate = (!icmp_ln52)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_16 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln57_1, i7 0)" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 175 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i15 %tmp_16 to i16" [proximal.cpp:55->proximal.cpp:21]   --->   Operation 176 'zext' 'zext_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln555_1 = zext i8 %select_ln57 to i16" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 177 'zext' 'zext_ln555_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (1.94ns)   --->   "%add_ln555 = add i16 %zext_ln555_1, %zext_ln55" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 178 'add' 'add_ln555' <Predicate = (!icmp_ln52)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln555_2 = zext i16 %add_ln555 to i64" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 179 'zext' 'zext_ln555_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%x_io_V_addr = getelementptr [16384 x i8]* %x_io_V, i64 0, i64 %zext_ln555_2" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 180 'getelementptr' 'x_io_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_M_imag_addr_1 = getelementptr [16384 x float]* %tmp_M_imag, i64 0, i64 %zext_ln555_2" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 181 'getelementptr' 'tmp_M_imag_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_8 : Operation 182 [2/2] (3.25ns)   --->   "%x_io_V_load = load i8* %x_io_V_addr, align 1" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 182 'load' 'x_io_V_load' <Predicate = (!icmp_ln52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_8 : Operation 183 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %tmp_M_imag_addr_1, align 4" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 183 'store' <Predicate = (!icmp_ln52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_8 : Operation 184 [1/1] (1.91ns)   --->   "%x_2 = add i8 %select_ln57, 1" [proximal.cpp:54->proximal.cpp:21]   --->   Operation 184 'add' 'x_2' <Predicate = (!icmp_ln52)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 185 [1/2] (3.25ns)   --->   "%x_io_V_load = load i8* %x_io_V_addr, align 1" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 185 'load' 'x_io_V_load' <Predicate = (!icmp_ln52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln555 = zext i8 %x_io_V_load to i32" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 186 'zext' 'zext_ln555' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_10 : Operation 187 [6/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %zext_ln555 to float" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 187 'sitofp' 'tmp_i' <Predicate = (!icmp_ln52)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.41>
ST_11 : Operation 188 [5/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %zext_ln555 to float" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 188 'sitofp' 'tmp_i' <Predicate = (!icmp_ln52)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.41>
ST_12 : Operation 189 [4/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %zext_ln555 to float" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 189 'sitofp' 'tmp_i' <Predicate = (!icmp_ln52)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.41>
ST_13 : Operation 190 [3/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %zext_ln555 to float" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 190 'sitofp' 'tmp_i' <Predicate = (!icmp_ln52)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.41>
ST_14 : Operation 191 [2/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %zext_ln555 to float" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 191 'sitofp' 'tmp_i' <Predicate = (!icmp_ln52)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.41>
ST_15 : Operation 192 [1/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %zext_ln555 to float" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 192 'sitofp' 'tmp_i' <Predicate = (!icmp_ln52)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 193 [16/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 193 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln52)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 194 [15/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 194 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln52)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 195 [14/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 195 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln52)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 196 [13/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 196 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln52)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 197 [12/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 197 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln52)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 198 [11/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 198 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln52)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 199 [10/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 199 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln52)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 200 [9/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 200 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln52)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 201 [8/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 201 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln52)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 202 [7/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 202 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln52)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 203 [6/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 203 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln52)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 204 [5/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 204 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln52)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.07>
ST_28 : Operation 205 [4/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 205 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln52)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.07>
ST_29 : Operation 206 [3/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 206 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln52)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.07>
ST_30 : Operation 207 [2/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 207 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln52)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.07>
ST_31 : Operation 208 [1/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 208 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln52)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.25>
ST_32 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"   --->   Operation 209 'specloopname' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_32 : Operation 210 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 210 'speclooptripcount' 'empty_84' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_32 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind" [proximal.cpp:55->proximal.cpp:21]   --->   Operation 211 'specloopname' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_32 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_21_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1)" [proximal.cpp:55->proximal.cpp:21]   --->   Operation 212 'specregionbegin' 'tmp_21_i' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_32 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [proximal.cpp:56->proximal.cpp:21]   --->   Operation 213 'specpipeline' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_32 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_M_real_addr_1 = getelementptr [16384 x float]* %tmp_M_real, i64 0, i64 %zext_ln555_2" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 214 'getelementptr' 'tmp_M_real_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_32 : Operation 215 [1/1] (3.25ns)   --->   "store float %p_r_assign_1, float* %tmp_M_real_addr_1, align 4" [proximal.cpp:57->proximal.cpp:21]   --->   Operation 215 'store' <Predicate = (!icmp_ln52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_32 : Operation 216 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp_21_i)" [proximal.cpp:59->proximal.cpp:21]   --->   Operation 216 'specregionend' 'empty_85' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_32 : Operation 217 [1/1] (0.00ns)   --->   "br label %.preheader.preheader"   --->   Operation 217 'br' <Predicate = (!icmp_ln52)> <Delay = 0.00>

State 33 <SV = 8> <Delay = 1.76>
ST_33 : Operation 218 [2/2] (1.76ns)   --->   "call fastcc void @fft_top_2D(i1 true, [16384 x float]* %tmp_M_real, [16384 x float]* %tmp_M_imag, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag)" [proximal.cpp:23]   --->   Operation 218 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 9> <Delay = 1.76>
ST_34 : Operation 219 [1/2] (0.00ns)   --->   "call fastcc void @fft_top_2D(i1 true, [16384 x float]* %tmp_M_real, [16384 x float]* %tmp_M_imag, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag)" [proximal.cpp:23]   --->   Operation 219 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 220 [1/1] (1.76ns)   --->   "br label %1" [proximal.cpp:25]   --->   Operation 220 'br' <Predicate = true> <Delay = 1.76>

State 35 <SV = 10> <Delay = 8.36>
ST_35 : Operation 221 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i15 [ 0, %P2S.exit ], [ %add_ln25, %for_x_end ]" [proximal.cpp:25]   --->   Operation 221 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 222 [1/1] (0.00ns)   --->   "%y_0 = phi i8 [ 0, %P2S.exit ], [ %select_ln31_1, %for_x_end ]" [proximal.cpp:31]   --->   Operation 222 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 223 [1/1] (0.00ns)   --->   "%x_0 = phi i8 [ 0, %P2S.exit ], [ %x, %for_x_end ]"   --->   Operation 223 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 224 [1/1] (2.31ns)   --->   "%icmp_ln25 = icmp eq i15 %indvar_flatten11, -16384" [proximal.cpp:25]   --->   Operation 224 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 225 [1/1] (1.94ns)   --->   "%add_ln25 = add i15 %indvar_flatten11, 1" [proximal.cpp:25]   --->   Operation 225 'add' 'add_ln25' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 226 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %3, label %for_x_begin" [proximal.cpp:25]   --->   Operation 226 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 227 [1/1] (1.91ns)   --->   "%y = add i8 1, %y_0" [proximal.cpp:25]   --->   Operation 227 'add' 'y' <Predicate = (!icmp_ln25)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 228 [1/1] (1.55ns)   --->   "%icmp_ln27 = icmp eq i8 %x_0, -128" [proximal.cpp:27]   --->   Operation 228 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln25)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 229 [1/1] (1.24ns)   --->   "%select_ln31 = select i1 %icmp_ln27, i8 0, i8 %x_0" [proximal.cpp:31]   --->   Operation 229 'select' 'select_ln31' <Predicate = (!icmp_ln25)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 230 [1/1] (1.24ns)   --->   "%select_ln31_1 = select i1 %icmp_ln27, i8 %y, i8 %y_0" [proximal.cpp:31]   --->   Operation 230 'select' 'select_ln31_1' <Predicate = (!icmp_ln25)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_17 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln31_1, i7 0)" [proximal.cpp:32]   --->   Operation 231 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_35 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i15 %tmp_17 to i16" [proximal.cpp:28]   --->   Operation 232 'zext' 'zext_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_35 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln1044 = zext i8 %select_ln31 to i16" [proximal.cpp:32]   --->   Operation 233 'zext' 'zext_ln1044' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_35 : Operation 234 [1/1] (1.94ns)   --->   "%add_ln1044 = add i16 %zext_ln28, %zext_ln1044" [proximal.cpp:32]   --->   Operation 234 'add' 'add_ln1044' <Predicate = (!icmp_ln25)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln1044_1 = zext i16 %add_ln1044 to i64" [proximal.cpp:32]   --->   Operation 235 'zext' 'zext_ln1044_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_35 : Operation 236 [1/1] (0.00ns)   --->   "%coe_b_addr = getelementptr [16384 x float]* %coe_b, i64 0, i64 %zext_ln1044_1" [proximal.cpp:31]   --->   Operation 236 'getelementptr' 'coe_b_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_35 : Operation 237 [2/2] (3.25ns)   --->   "%coe_b_load = load float* %coe_b_addr, align 4" [proximal.cpp:31]   --->   Operation 237 'load' 'coe_b_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_35 : Operation 238 [1/1] (1.91ns)   --->   "%x = add i8 %select_ln31, 1" [proximal.cpp:27]   --->   Operation 238 'add' 'x' <Predicate = (!icmp_ln25)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 11> <Delay = 8.68>
ST_36 : Operation 239 [1/2] (3.25ns)   --->   "%coe_b_load = load float* %coe_b_addr, align 4" [proximal.cpp:31]   --->   Operation 239 'load' 'coe_b_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_36 : Operation 240 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp oeq float %coe_b_load, 0.000000e+00" [proximal.cpp:31]   --->   Operation 240 'fcmp' 'tmp_13' <Predicate = (!icmp_ln25)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 12> <Delay = 8.17>
ST_37 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"   --->   Operation 241 'specloopname' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_37 : Operation 242 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 242 'speclooptripcount' 'empty_87' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_37 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind" [proximal.cpp:28]   --->   Operation 243 'specloopname' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_37 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1)" [proximal.cpp:28]   --->   Operation 244 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_37 : Operation 245 [1/1] (0.00ns)   --->   "%coe_a_M_real_addr = getelementptr [16384 x float]* %coe_a_M_real, i64 0, i64 %zext_ln1044_1" [proximal.cpp:32]   --->   Operation 245 'getelementptr' 'coe_a_M_real_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_37 : Operation 246 [1/1] (0.00ns)   --->   "%coe_a_M_imag_addr = getelementptr [16384 x float]* %coe_a_M_imag, i64 0, i64 %zext_ln1044_1" [proximal.cpp:33]   --->   Operation 246 'getelementptr' 'coe_a_M_imag_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_37 : Operation 247 [1/1] (0.00ns)   --->   "%fft_result_M_real_a_1 = getelementptr [16384 x float]* %fft_result_M_real, i64 0, i64 %zext_ln1044_1" [proximal.cpp:32]   --->   Operation 247 'getelementptr' 'fft_result_M_real_a_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_37 : Operation 248 [1/1] (0.00ns)   --->   "%fft_result_M_imag_a_1 = getelementptr [16384 x float]* %fft_result_M_imag, i64 0, i64 %zext_ln1044_1" [proximal.cpp:33]   --->   Operation 248 'getelementptr' 'fft_result_M_imag_a_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_37 : Operation 249 [1/1] (0.00ns)   --->   "%MAD_M_real_addr_1 = getelementptr [16384 x float]* %MAD_M_real, i64 0, i64 %zext_ln1044_1" [proximal.cpp:39]   --->   Operation 249 'getelementptr' 'MAD_M_real_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_37 : Operation 250 [1/1] (0.00ns)   --->   "%MAD_M_imag_addr_1 = getelementptr [16384 x float]* %MAD_M_imag, i64 0, i64 %zext_ln1044_1" [proximal.cpp:39]   --->   Operation 250 'getelementptr' 'MAD_M_imag_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_37 : Operation 251 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast float %coe_b_load to i32" [proximal.cpp:31]   --->   Operation 251 'bitcast' 'bitcast_ln31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_37 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln31, i32 23, i32 30)" [proximal.cpp:31]   --->   Operation 252 'partselect' 'tmp_12' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_37 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %bitcast_ln31 to i23" [proximal.cpp:31]   --->   Operation 253 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_37 : Operation 254 [1/1] (1.55ns)   --->   "%icmp_ln31 = icmp ne i8 %tmp_12, -1" [proximal.cpp:31]   --->   Operation 254 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln25)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 255 [1/1] (2.44ns)   --->   "%icmp_ln31_1 = icmp eq i23 %trunc_ln31, 0" [proximal.cpp:31]   --->   Operation 255 'icmp' 'icmp_ln31_1' <Predicate = (!icmp_ln25)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln31)   --->   "%or_ln31 = or i1 %icmp_ln31_1, %icmp_ln31" [proximal.cpp:31]   --->   Operation 256 'or' 'or_ln31' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 257 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp oeq float %coe_b_load, 0.000000e+00" [proximal.cpp:31]   --->   Operation 257 'fcmp' 'tmp_13' <Predicate = (!icmp_ln25)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 258 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln31 = and i1 %or_ln31, %tmp_13" [proximal.cpp:31]   --->   Operation 258 'and' 'and_ln31' <Predicate = (!icmp_ln25)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 259 [1/1] (1.76ns)   --->   "br i1 %and_ln31, label %for_x_end, label %2" [proximal.cpp:31]   --->   Operation 259 'br' <Predicate = (!icmp_ln25)> <Delay = 1.76>
ST_37 : Operation 260 [2/2] (3.25ns)   --->   "%fft_result_M_real_l = load float* %fft_result_M_real_a_1, align 8" [proximal.cpp:32]   --->   Operation 260 'load' 'fft_result_M_real_l' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_37 : Operation 261 [2/2] (3.25ns)   --->   "%fft_result_M_imag_l = load float* %fft_result_M_imag_a_1, align 4" [proximal.cpp:33]   --->   Operation 261 'load' 'fft_result_M_imag_l' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 38 <SV = 13> <Delay = 7.69>
ST_38 : Operation 262 [1/2] (3.25ns)   --->   "%fft_result_M_real_l = load float* %fft_result_M_real_a_1, align 8" [proximal.cpp:32]   --->   Operation 262 'load' 'fft_result_M_real_l' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_38 : Operation 263 [2/2] (4.43ns)   --->   "%tmp_5 = fpext float %fft_result_M_real_l to double" [proximal.cpp:32]   --->   Operation 263 'fpext' 'tmp_5' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 264 [1/2] (3.25ns)   --->   "%fft_result_M_imag_l = load float* %fft_result_M_imag_a_1, align 4" [proximal.cpp:33]   --->   Operation 264 'load' 'fft_result_M_imag_l' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_38 : Operation 265 [2/2] (4.43ns)   --->   "%tmp_1 = fpext float %fft_result_M_imag_l to double" [proximal.cpp:33]   --->   Operation 265 'fpext' 'tmp_1' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 14> <Delay = 4.43>
ST_39 : Operation 266 [1/2] (4.43ns)   --->   "%tmp_5 = fpext float %fft_result_M_real_l to double" [proximal.cpp:32]   --->   Operation 266 'fpext' 'tmp_5' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 267 [1/2] (4.43ns)   --->   "%tmp_1 = fpext float %fft_result_M_imag_l to double" [proximal.cpp:33]   --->   Operation 267 'fpext' 'tmp_1' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 15> <Delay = 7.78>
ST_40 : Operation 268 [6/6] (7.78ns)   --->   "%tmp_6 = fmul double %tmp_5, 2.550000e+02" [proximal.cpp:32]   --->   Operation 268 'dmul' 'tmp_6' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 269 [6/6] (7.78ns)   --->   "%tmp_2 = fmul double %tmp_1, 2.550000e+02" [proximal.cpp:33]   --->   Operation 269 'dmul' 'tmp_2' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 16> <Delay = 7.78>
ST_41 : Operation 270 [5/6] (7.78ns)   --->   "%tmp_6 = fmul double %tmp_5, 2.550000e+02" [proximal.cpp:32]   --->   Operation 270 'dmul' 'tmp_6' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 271 [5/6] (7.78ns)   --->   "%tmp_2 = fmul double %tmp_1, 2.550000e+02" [proximal.cpp:33]   --->   Operation 271 'dmul' 'tmp_2' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 17> <Delay = 7.78>
ST_42 : Operation 272 [4/6] (7.78ns)   --->   "%tmp_6 = fmul double %tmp_5, 2.550000e+02" [proximal.cpp:32]   --->   Operation 272 'dmul' 'tmp_6' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 273 [4/6] (7.78ns)   --->   "%tmp_2 = fmul double %tmp_1, 2.550000e+02" [proximal.cpp:33]   --->   Operation 273 'dmul' 'tmp_2' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 18> <Delay = 7.78>
ST_43 : Operation 274 [3/6] (7.78ns)   --->   "%tmp_6 = fmul double %tmp_5, 2.550000e+02" [proximal.cpp:32]   --->   Operation 274 'dmul' 'tmp_6' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 275 [2/2] (3.25ns)   --->   "%coe_a_M_real_load = load float* %coe_a_M_real_addr, align 4" [proximal.cpp:32]   --->   Operation 275 'load' 'coe_a_M_real_load' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_43 : Operation 276 [3/6] (7.78ns)   --->   "%tmp_2 = fmul double %tmp_1, 2.550000e+02" [proximal.cpp:33]   --->   Operation 276 'dmul' 'tmp_2' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 277 [2/2] (3.25ns)   --->   "%coe_a_M_imag_load = load float* %coe_a_M_imag_addr, align 4" [proximal.cpp:33]   --->   Operation 277 'load' 'coe_a_M_imag_load' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 44 <SV = 19> <Delay = 7.78>
ST_44 : Operation 278 [2/6] (7.78ns)   --->   "%tmp_6 = fmul double %tmp_5, 2.550000e+02" [proximal.cpp:32]   --->   Operation 278 'dmul' 'tmp_6' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 279 [1/2] (3.25ns)   --->   "%coe_a_M_real_load = load float* %coe_a_M_real_addr, align 4" [proximal.cpp:32]   --->   Operation 279 'load' 'coe_a_M_real_load' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_44 : Operation 280 [2/2] (4.43ns)   --->   "%tmp_7 = fpext float %coe_a_M_real_load to double" [proximal.cpp:32]   --->   Operation 280 'fpext' 'tmp_7' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 281 [2/6] (7.78ns)   --->   "%tmp_2 = fmul double %tmp_1, 2.550000e+02" [proximal.cpp:33]   --->   Operation 281 'dmul' 'tmp_2' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 282 [1/2] (3.25ns)   --->   "%coe_a_M_imag_load = load float* %coe_a_M_imag_addr, align 4" [proximal.cpp:33]   --->   Operation 282 'load' 'coe_a_M_imag_load' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_44 : Operation 283 [2/2] (4.43ns)   --->   "%tmp_3 = fpext float %coe_a_M_imag_load to double" [proximal.cpp:33]   --->   Operation 283 'fpext' 'tmp_3' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 20> <Delay = 7.78>
ST_45 : Operation 284 [1/6] (7.78ns)   --->   "%tmp_6 = fmul double %tmp_5, 2.550000e+02" [proximal.cpp:32]   --->   Operation 284 'dmul' 'tmp_6' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 285 [1/2] (4.43ns)   --->   "%tmp_7 = fpext float %coe_a_M_real_load to double" [proximal.cpp:32]   --->   Operation 285 'fpext' 'tmp_7' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 286 [1/6] (7.78ns)   --->   "%tmp_2 = fmul double %tmp_1, 2.550000e+02" [proximal.cpp:33]   --->   Operation 286 'dmul' 'tmp_2' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 287 [1/2] (4.43ns)   --->   "%tmp_3 = fpext float %coe_a_M_imag_load to double" [proximal.cpp:33]   --->   Operation 287 'fpext' 'tmp_3' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 21> <Delay = 8.23>
ST_46 : Operation 288 [5/5] (8.23ns)   --->   "%tmp_8 = fadd double %tmp_6, %tmp_7" [proximal.cpp:32]   --->   Operation 288 'dadd' 'tmp_8' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 289 [5/5] (8.23ns)   --->   "%tmp_10 = fadd double %tmp_2, %tmp_3" [proximal.cpp:33]   --->   Operation 289 'dadd' 'tmp_10' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 22> <Delay = 8.23>
ST_47 : Operation 290 [4/5] (8.23ns)   --->   "%tmp_8 = fadd double %tmp_6, %tmp_7" [proximal.cpp:32]   --->   Operation 290 'dadd' 'tmp_8' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 291 [4/5] (8.23ns)   --->   "%tmp_10 = fadd double %tmp_2, %tmp_3" [proximal.cpp:33]   --->   Operation 291 'dadd' 'tmp_10' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 23> <Delay = 8.23>
ST_48 : Operation 292 [3/5] (8.23ns)   --->   "%tmp_8 = fadd double %tmp_6, %tmp_7" [proximal.cpp:32]   --->   Operation 292 'dadd' 'tmp_8' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 293 [3/5] (8.23ns)   --->   "%tmp_10 = fadd double %tmp_2, %tmp_3" [proximal.cpp:33]   --->   Operation 293 'dadd' 'tmp_10' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 24> <Delay = 8.23>
ST_49 : Operation 294 [2/5] (8.23ns)   --->   "%tmp_8 = fadd double %tmp_6, %tmp_7" [proximal.cpp:32]   --->   Operation 294 'dadd' 'tmp_8' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 295 [2/2] (4.43ns)   --->   "%tmp_9 = fpext float %coe_b_load to double" [proximal.cpp:32]   --->   Operation 295 'fpext' 'tmp_9' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 296 [2/5] (8.23ns)   --->   "%tmp_10 = fadd double %tmp_2, %tmp_3" [proximal.cpp:33]   --->   Operation 296 'dadd' 'tmp_10' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 25> <Delay = 8.23>
ST_50 : Operation 297 [1/5] (8.23ns)   --->   "%tmp_8 = fadd double %tmp_6, %tmp_7" [proximal.cpp:32]   --->   Operation 297 'dadd' 'tmp_8' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 298 [1/2] (4.43ns)   --->   "%tmp_9 = fpext float %coe_b_load to double" [proximal.cpp:32]   --->   Operation 298 'fpext' 'tmp_9' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 299 [1/5] (8.23ns)   --->   "%tmp_10 = fadd double %tmp_2, %tmp_3" [proximal.cpp:33]   --->   Operation 299 'dadd' 'tmp_10' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 26> <Delay = 8.62>
ST_51 : Operation 300 [31/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 300 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 301 [31/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 301 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 27> <Delay = 8.62>
ST_52 : Operation 302 [30/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 302 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 303 [30/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 303 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 28> <Delay = 8.62>
ST_53 : Operation 304 [29/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 304 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 305 [29/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 305 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 29> <Delay = 8.62>
ST_54 : Operation 306 [28/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 306 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 307 [28/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 307 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 30> <Delay = 8.62>
ST_55 : Operation 308 [27/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 308 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 309 [27/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 309 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 31> <Delay = 8.62>
ST_56 : Operation 310 [26/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 310 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 311 [26/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 311 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 32> <Delay = 8.62>
ST_57 : Operation 312 [25/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 312 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 313 [25/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 313 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 33> <Delay = 8.62>
ST_58 : Operation 314 [24/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 314 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 315 [24/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 315 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 34> <Delay = 8.62>
ST_59 : Operation 316 [23/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 316 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 317 [23/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 317 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 35> <Delay = 8.62>
ST_60 : Operation 318 [22/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 318 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 319 [22/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 319 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 36> <Delay = 8.62>
ST_61 : Operation 320 [21/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 320 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 321 [21/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 321 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 37> <Delay = 8.62>
ST_62 : Operation 322 [20/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 322 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 323 [20/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 323 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 38> <Delay = 8.62>
ST_63 : Operation 324 [19/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 324 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 325 [19/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 325 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 39> <Delay = 8.62>
ST_64 : Operation 326 [18/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 326 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 327 [18/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 327 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 40> <Delay = 8.62>
ST_65 : Operation 328 [17/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 328 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 329 [17/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 329 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 41> <Delay = 8.62>
ST_66 : Operation 330 [16/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 330 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 331 [16/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 331 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 42> <Delay = 8.62>
ST_67 : Operation 332 [15/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 332 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 333 [15/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 333 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 43> <Delay = 8.62>
ST_68 : Operation 334 [14/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 334 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 335 [14/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 335 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 44> <Delay = 8.62>
ST_69 : Operation 336 [13/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 336 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 337 [13/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 337 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 45> <Delay = 8.62>
ST_70 : Operation 338 [12/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 338 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 339 [12/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 339 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 46> <Delay = 8.62>
ST_71 : Operation 340 [11/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 340 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 341 [11/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 341 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 47> <Delay = 8.62>
ST_72 : Operation 342 [10/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 342 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 343 [10/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 343 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 48> <Delay = 8.62>
ST_73 : Operation 344 [9/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 344 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 345 [9/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 345 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 49> <Delay = 8.62>
ST_74 : Operation 346 [8/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 346 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 347 [8/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 347 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 50> <Delay = 8.62>
ST_75 : Operation 348 [7/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 348 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 349 [7/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 349 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 51> <Delay = 8.62>
ST_76 : Operation 350 [6/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 350 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 351 [6/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 351 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 52> <Delay = 8.62>
ST_77 : Operation 352 [5/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 352 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 353 [5/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 353 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 53> <Delay = 8.62>
ST_78 : Operation 354 [4/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 354 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 355 [4/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 355 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 54> <Delay = 8.62>
ST_79 : Operation 356 [3/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 356 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 357 [3/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 357 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 55> <Delay = 8.62>
ST_80 : Operation 358 [2/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 358 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 359 [2/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 359 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 56> <Delay = 8.62>
ST_81 : Operation 360 [1/31] (8.62ns)   --->   "%tmp_s = fdiv double %tmp_8, %tmp_9" [proximal.cpp:32]   --->   Operation 360 'ddiv' 'tmp_s' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 361 [1/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_10, %tmp_9" [proximal.cpp:33]   --->   Operation 361 'ddiv' 'tmp_11' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 57> <Delay = 5.20>
ST_82 : Operation 362 [2/2] (5.20ns)   --->   "%input_data_re = fptrunc double %tmp_s to float" [proximal.cpp:32]   --->   Operation 362 'fptrunc' 'input_data_re' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 363 [2/2] (5.20ns)   --->   "%input_data_im = fptrunc double %tmp_11 to float" [proximal.cpp:33]   --->   Operation 363 'fptrunc' 'input_data_im' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 58> <Delay = 5.20>
ST_83 : Operation 364 [1/2] (5.20ns)   --->   "%input_data_re = fptrunc double %tmp_s to float" [proximal.cpp:32]   --->   Operation 364 'fptrunc' 'input_data_re' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 365 [1/2] (5.20ns)   --->   "%input_data_im = fptrunc double %tmp_11 to float" [proximal.cpp:33]   --->   Operation 365 'fptrunc' 'input_data_im' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 59> <Delay = 5.70>
ST_84 : Operation 366 [4/4] (5.70ns)   --->   "%phitmp = fmul float %input_data_re, 0x3EB0000000000000" [proximal.cpp:34]   --->   Operation 366 'fmul' 'phitmp' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 367 [4/4] (5.70ns)   --->   "%phitmp1 = fmul float %input_data_im, 0x3EB0000000000000" [proximal.cpp:34]   --->   Operation 367 'fmul' 'phitmp1' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 60> <Delay = 5.70>
ST_85 : Operation 368 [3/4] (5.70ns)   --->   "%phitmp = fmul float %input_data_re, 0x3EB0000000000000" [proximal.cpp:34]   --->   Operation 368 'fmul' 'phitmp' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 369 [3/4] (5.70ns)   --->   "%phitmp1 = fmul float %input_data_im, 0x3EB0000000000000" [proximal.cpp:34]   --->   Operation 369 'fmul' 'phitmp1' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 61> <Delay = 5.70>
ST_86 : Operation 370 [2/4] (5.70ns)   --->   "%phitmp = fmul float %input_data_re, 0x3EB0000000000000" [proximal.cpp:34]   --->   Operation 370 'fmul' 'phitmp' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 371 [2/4] (5.70ns)   --->   "%phitmp1 = fmul float %input_data_im, 0x3EB0000000000000" [proximal.cpp:34]   --->   Operation 371 'fmul' 'phitmp1' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 62> <Delay = 5.70>
ST_87 : Operation 372 [1/4] (5.70ns)   --->   "%phitmp = fmul float %input_data_re, 0x3EB0000000000000" [proximal.cpp:34]   --->   Operation 372 'fmul' 'phitmp' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 373 [1/4] (5.70ns)   --->   "%phitmp1 = fmul float %input_data_im, 0x3EB0000000000000" [proximal.cpp:34]   --->   Operation 373 'fmul' 'phitmp1' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 374 [1/1] (1.76ns)   --->   "br label %for_x_end" [proximal.cpp:34]   --->   Operation 374 'br' <Predicate = (!icmp_ln25 & !and_ln31)> <Delay = 1.76>

State 88 <SV = 63> <Delay = 3.25>
ST_88 : Operation 375 [1/1] (0.00ns)   --->   "%phi_ln39 = phi float [ %phitmp, %2 ], [ 0.000000e+00, %for_x_begin ]" [proximal.cpp:39]   --->   Operation 375 'phi' 'phi_ln39' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_88 : Operation 376 [1/1] (0.00ns)   --->   "%phi_ln39_1 = phi float [ %phitmp1, %2 ], [ 0.000000e+00, %for_x_begin ]" [proximal.cpp:39]   --->   Operation 376 'phi' 'phi_ln39_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_88 : Operation 377 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [proximal.cpp:38]   --->   Operation 377 'specpipeline' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_88 : Operation 378 [1/1] (3.25ns)   --->   "store float %phi_ln39, float* %MAD_M_real_addr_1, align 8" [proximal.cpp:39]   --->   Operation 378 'store' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_88 : Operation 379 [1/1] (3.25ns)   --->   "store float %phi_ln39_1, float* %MAD_M_imag_addr_1, align 4" [proximal.cpp:39]   --->   Operation 379 'store' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_88 : Operation 380 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp_4)" [proximal.cpp:43]   --->   Operation 380 'specregionend' 'empty_86' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_88 : Operation 381 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 381 'br' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 89 <SV = 11> <Delay = 1.76>
ST_89 : Operation 382 [2/2] (1.76ns)   --->   "call fastcc void @fft_top_2D(i1 false, [16384 x float]* %MAD_M_real, [16384 x float]* %MAD_M_imag, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag)" [proximal.cpp:46]   --->   Operation 382 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 12> <Delay = 1.76>
ST_90 : Operation 383 [1/2] (0.00ns)   --->   "call fastcc void @fft_top_2D(i1 false, [16384 x float]* %MAD_M_real, [16384 x float]* %MAD_M_imag, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag)" [proximal.cpp:46]   --->   Operation 383 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 384 [1/1] (1.76ns)   --->   "br label %4" [proximal.cpp:66->proximal.cpp:48]   --->   Operation 384 'br' <Predicate = true> <Delay = 1.76>

State 91 <SV = 13> <Delay = 8.36>
ST_91 : Operation 385 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i15 [ 0, %3 ], [ %add_ln66, %for_x2 ]" [proximal.cpp:66->proximal.cpp:48]   --->   Operation 385 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 386 [1/1] (0.00ns)   --->   "%y_0_i12 = phi i8 [ 0, %3 ], [ %select_ln73_1, %for_x2 ]" [proximal.cpp:73->proximal.cpp:48]   --->   Operation 386 'phi' 'y_0_i12' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 387 [1/1] (0.00ns)   --->   "%x_0_i13 = phi i8 [ 0, %3 ], [ %x_3, %for_x2 ]"   --->   Operation 387 'phi' 'x_0_i13' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 388 [1/1] (2.31ns)   --->   "%icmp_ln66 = icmp eq i15 %indvar_flatten23, -16384" [proximal.cpp:66->proximal.cpp:48]   --->   Operation 388 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 389 [1/1] (1.94ns)   --->   "%add_ln66 = add i15 %indvar_flatten23, 1" [proximal.cpp:66->proximal.cpp:48]   --->   Operation 389 'add' 'add_ln66' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 390 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %S2P.exit, label %for_x2" [proximal.cpp:66->proximal.cpp:48]   --->   Operation 390 'br' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 391 [1/1] (1.91ns)   --->   "%y_3 = add i8 1, %y_0_i12" [proximal.cpp:66->proximal.cpp:48]   --->   Operation 391 'add' 'y_3' <Predicate = (!icmp_ln66)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 392 [1/1] (1.55ns)   --->   "%icmp_ln68 = icmp eq i8 %x_0_i13, -128" [proximal.cpp:68->proximal.cpp:48]   --->   Operation 392 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln66)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 393 [1/1] (1.24ns)   --->   "%select_ln73 = select i1 %icmp_ln68, i8 0, i8 %x_0_i13" [proximal.cpp:73->proximal.cpp:48]   --->   Operation 393 'select' 'select_ln73' <Predicate = (!icmp_ln66)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 394 [1/1] (1.24ns)   --->   "%select_ln73_1 = select i1 %icmp_ln68, i8 %y_3, i8 %y_0_i12" [proximal.cpp:73->proximal.cpp:48]   --->   Operation 394 'select' 'select_ln73_1' <Predicate = (!icmp_ln66)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_18 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln73_1, i7 0)" [proximal.cpp:73->proximal.cpp:48]   --->   Operation 395 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_91 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i15 %tmp_18 to i16" [proximal.cpp:69->proximal.cpp:48]   --->   Operation 396 'zext' 'zext_ln69' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_91 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i8 %select_ln73 to i16" [proximal.cpp:73->proximal.cpp:48]   --->   Operation 397 'zext' 'zext_ln321' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_91 : Operation 398 [1/1] (1.94ns)   --->   "%add_ln321 = add i16 %zext_ln69, %zext_ln321" [proximal.cpp:73->proximal.cpp:48]   --->   Operation 398 'add' 'add_ln321' <Predicate = (!icmp_ln66)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln321_7 = zext i16 %add_ln321 to i64" [proximal.cpp:73->proximal.cpp:48]   --->   Operation 399 'zext' 'zext_ln321_7' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_91 : Operation 400 [1/1] (0.00ns)   --->   "%fft_result_M_real_a_2 = getelementptr [16384 x float]* %fft_result_M_real, i64 0, i64 %zext_ln321_7" [proximal.cpp:73->proximal.cpp:48]   --->   Operation 400 'getelementptr' 'fft_result_M_real_a_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_91 : Operation 401 [2/2] (3.25ns)   --->   "%fft_result_M_real_l_1 = load float* %fft_result_M_real_a_2, align 4" [proximal.cpp:73->proximal.cpp:48]   --->   Operation 401 'load' 'fft_result_M_real_l_1' <Predicate = (!icmp_ln66)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_91 : Operation 402 [1/1] (1.91ns)   --->   "%x_3 = add i8 1, %select_ln73" [proximal.cpp:68->proximal.cpp:48]   --->   Operation 402 'add' 'x_3' <Predicate = (!icmp_ln66)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 14> <Delay = 3.25>
ST_92 : Operation 403 [1/2] (3.25ns)   --->   "%fft_result_M_real_l_1 = load float* %fft_result_M_real_a_2, align 4" [proximal.cpp:73->proximal.cpp:48]   --->   Operation 403 'load' 'fft_result_M_real_l_1' <Predicate = (!icmp_ln66)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 93 <SV = 15> <Delay = 5.70>
ST_93 : Operation 404 [4/4] (5.70ns)   --->   "%tmp_i1 = fmul float %fft_result_M_real_l_1, 1.048576e+06" [proximal.cpp:73->proximal.cpp:48]   --->   Operation 404 'fmul' 'tmp_i1' <Predicate = (!icmp_ln66)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 16> <Delay = 5.70>
ST_94 : Operation 405 [3/4] (5.70ns)   --->   "%tmp_i1 = fmul float %fft_result_M_real_l_1, 1.048576e+06" [proximal.cpp:73->proximal.cpp:48]   --->   Operation 405 'fmul' 'tmp_i1' <Predicate = (!icmp_ln66)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 17> <Delay = 5.70>
ST_95 : Operation 406 [2/4] (5.70ns)   --->   "%tmp_i1 = fmul float %fft_result_M_real_l_1, 1.048576e+06" [proximal.cpp:73->proximal.cpp:48]   --->   Operation 406 'fmul' 'tmp_i1' <Predicate = (!icmp_ln66)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 18> <Delay = 5.70>
ST_96 : Operation 407 [1/4] (5.70ns)   --->   "%tmp_i1 = fmul float %fft_result_M_real_l_1, 1.048576e+06" [proximal.cpp:73->proximal.cpp:48]   --->   Operation 407 'fmul' 'tmp_i1' <Predicate = (!icmp_ln66)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 19> <Delay = 5.70>
ST_97 : Operation 408 [4/4] (5.70ns)   --->   "%x_assign = fmul float %tmp_i1, 7.812500e-03" [proximal.cpp:73->proximal.cpp:48]   --->   Operation 408 'fmul' 'x_assign' <Predicate = (!icmp_ln66)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 20> <Delay = 5.70>
ST_98 : Operation 409 [3/4] (5.70ns)   --->   "%x_assign = fmul float %tmp_i1, 7.812500e-03" [proximal.cpp:73->proximal.cpp:48]   --->   Operation 409 'fmul' 'x_assign' <Predicate = (!icmp_ln66)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 21> <Delay = 5.70>
ST_99 : Operation 410 [2/4] (5.70ns)   --->   "%x_assign = fmul float %tmp_i1, 7.812500e-03" [proximal.cpp:73->proximal.cpp:48]   --->   Operation 410 'fmul' 'x_assign' <Predicate = (!icmp_ln66)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 22> <Delay = 5.70>
ST_100 : Operation 411 [1/4] (5.70ns)   --->   "%x_assign = fmul float %tmp_i1, 7.812500e-03" [proximal.cpp:73->proximal.cpp:48]   --->   Operation 411 'fmul' 'x_assign' <Predicate = (!icmp_ln66)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 23> <Delay = 7.30>
ST_101 : Operation 412 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_assign to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48]   --->   Operation 412 'bitcast' 'p_Val2_s' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_101 : Operation 413 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48]   --->   Operation 413 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_101 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48]   --->   Operation 414 'partselect' 'tmp_V' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_101 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48]   --->   Operation 415 'trunc' 'tmp_V_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_101 : Operation 416 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48]   --->   Operation 416 'bitconcatenate' 'mantissa_V' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_101 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48]   --->   Operation 417 'zext' 'zext_ln682' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_101 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48]   --->   Operation 418 'zext' 'zext_ln339' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_101 : Operation 419 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48]   --->   Operation 419 'add' 'add_ln339' <Predicate = (!icmp_ln66)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 420 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48]   --->   Operation 420 'bitselect' 'isNeg' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_101 : Operation 421 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48]   --->   Operation 421 'sub' 'sub_ln1311' <Predicate = (!icmp_ln66)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48]   --->   Operation 422 'sext' 'sext_ln1311' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_101 : Operation 423 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48]   --->   Operation 423 'select' 'ush' <Predicate = (!icmp_ln66)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48]   --->   Operation 424 'sext' 'sext_ln1311_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_101 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%sext_ln1311_2 = sext i9 %ush to i25" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48]   --->   Operation 425 'sext' 'sext_ln1311_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_101 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i79" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48]   --->   Operation 426 'zext' 'zext_ln1287' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_101 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_2" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48]   --->   Operation 427 'lshr' 'r_V' <Predicate = (!icmp_ln66)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V_1 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48]   --->   Operation 428 'shl' 'r_V_1' <Predicate = (!icmp_ln66)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48]   --->   Operation 429 'bitselect' 'tmp_22' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_101 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%zext_ln59 = zext i1 %tmp_22 to i8" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48]   --->   Operation 430 'zext' 'zext_ln59' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_101 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i79.i32.i32(i79 %r_V_1, i32 24, i32 31)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48]   --->   Operation 431 'partselect' 'tmp_19' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_101 : Operation 432 [1/1] (4.42ns) (out node of the LUT)   --->   "%select_ln1312 = select i1 %isNeg, i8 %zext_ln59, i8 %tmp_19" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48]   --->   Operation 432 'select' 'select_ln1312' <Predicate = (!icmp_ln66)> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 102 <SV = 24> <Delay = 6.41>
ST_102 : Operation 433 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"   --->   Operation 433 'specloopname' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_102 : Operation 434 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 434 'speclooptripcount' 'empty_88' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_102 : Operation 435 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind" [proximal.cpp:69->proximal.cpp:48]   --->   Operation 435 'specloopname' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_102 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_17_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1)" [proximal.cpp:69->proximal.cpp:48]   --->   Operation 436 'specregionbegin' 'tmp_17_i' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_102 : Operation 437 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [proximal.cpp:72->proximal.cpp:48]   --->   Operation 437 'specpipeline' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_102 : Operation 438 [1/1] (0.00ns)   --->   "%x_io_V_addr_1 = getelementptr [16384 x i8]* %x_io_V, i64 0, i64 %zext_ln321_7" [proximal.cpp:73->proximal.cpp:48]   --->   Operation 438 'getelementptr' 'x_io_V_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_102 : Operation 439 [1/1] (1.91ns)   --->   "%sub_ln59 = sub i8 0, %select_ln1312" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48]   --->   Operation 439 'sub' 'sub_ln59' <Predicate = (!icmp_ln66 & p_Result_s)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 440 [1/1] (1.24ns)   --->   "%select_ln59 = select i1 %p_Result_s, i8 %sub_ln59, i8 %select_ln1312" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48]   --->   Operation 440 'select' 'select_ln59' <Predicate = (!icmp_ln66)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 441 [1/1] (3.25ns)   --->   "store i8 %select_ln59, i8* %x_io_V_addr_1, align 1" [proximal.cpp:73->proximal.cpp:48]   --->   Operation 441 'store' <Predicate = (!icmp_ln66)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_102 : Operation 442 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp_17_i)" [proximal.cpp:75->proximal.cpp:48]   --->   Operation 442 'specregionend' 'empty_89' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_102 : Operation 443 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 443 'br' <Predicate = (!icmp_ln66)> <Delay = 0.00>

State 103 <SV = 14> <Delay = 0.00>
ST_103 : Operation 444 [1/1] (0.00ns)   --->   "ret void" [proximal.cpp:49]   --->   Operation 444 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln12', proximal.cpp:12) with incoming values : ('add_ln12', proximal.cpp:12) [13]  (1.77 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('phi_ln12', proximal.cpp:12) with incoming values : ('add_ln12', proximal.cpp:12) [13]  (0 ns)
	'add' operation ('add_ln12', proximal.cpp:12) [14]  (1.87 ns)

 <State 3>: 3.44ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln12', proximal.cpp:12) [26]  (1.49 ns)
	blocking operation 1.96 ns on control path)

 <State 4>: 1.87ns
The critical path consists of the following:
	'phi' operation ('phi_ln12_2', proximal.cpp:12) with incoming values : ('add_ln12_2', proximal.cpp:12) [35]  (0 ns)
	'add' operation ('add_ln12_2', proximal.cpp:12) [36]  (1.87 ns)

 <State 5>: 3.44ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln12_2', proximal.cpp:12) [48]  (1.49 ns)
	blocking operation 1.96 ns on control path)

 <State 6>: 1.87ns
The critical path consists of the following:
	'phi' operation ('phi_ln13', proximal.cpp:13) with incoming values : ('add_ln13', proximal.cpp:13) [57]  (0 ns)
	'add' operation ('add_ln13', proximal.cpp:13) [58]  (1.87 ns)

 <State 7>: 3.44ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln13', proximal.cpp:13) [70]  (1.49 ns)
	blocking operation 1.96 ns on control path)

 <State 8>: 8.36ns
The critical path consists of the following:
	'phi' operation ('y_0_i', proximal.cpp:57->proximal.cpp:21) with incoming values : ('select_ln57_1', proximal.cpp:57->proximal.cpp:21) [80]  (0 ns)
	'add' operation ('y', proximal.cpp:52->proximal.cpp:21) [86]  (1.92 ns)
	'select' operation ('select_ln57_1', proximal.cpp:57->proximal.cpp:21) [91]  (1.25 ns)
	'add' operation ('add_ln555', proximal.cpp:57->proximal.cpp:21) [98]  (1.94 ns)
	'getelementptr' operation ('x_io_V_addr', proximal.cpp:57->proximal.cpp:21) [100]  (0 ns)
	'load' operation ('x_io_V_load', proximal.cpp:57->proximal.cpp:21) on array 'x_io_V' [103]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_io_V_load', proximal.cpp:57->proximal.cpp:21) on array 'x_io_V' [103]  (3.25 ns)

 <State 10>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i', proximal.cpp:57->proximal.cpp:21) [105]  (6.41 ns)

 <State 11>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i', proximal.cpp:57->proximal.cpp:21) [105]  (6.41 ns)

 <State 12>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i', proximal.cpp:57->proximal.cpp:21) [105]  (6.41 ns)

 <State 13>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i', proximal.cpp:57->proximal.cpp:21) [105]  (6.41 ns)

 <State 14>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i', proximal.cpp:57->proximal.cpp:21) [105]  (6.41 ns)

 <State 15>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i', proximal.cpp:57->proximal.cpp:21) [105]  (6.41 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:57->proximal.cpp:21) [106]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:57->proximal.cpp:21) [106]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:57->proximal.cpp:21) [106]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:57->proximal.cpp:21) [106]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:57->proximal.cpp:21) [106]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:57->proximal.cpp:21) [106]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:57->proximal.cpp:21) [106]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:57->proximal.cpp:21) [106]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:57->proximal.cpp:21) [106]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:57->proximal.cpp:21) [106]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:57->proximal.cpp:21) [106]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:57->proximal.cpp:21) [106]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:57->proximal.cpp:21) [106]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:57->proximal.cpp:21) [106]  (6.08 ns)

 <State 30>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:57->proximal.cpp:21) [106]  (6.08 ns)

 <State 31>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:57->proximal.cpp:21) [106]  (6.08 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('tmp_M_real_addr_1', proximal.cpp:57->proximal.cpp:21) [101]  (0 ns)
	'store' operation ('store_ln57', proximal.cpp:57->proximal.cpp:21) of variable '__r', proximal.cpp:57->proximal.cpp:21 on array 'data_out._M_real', proximal.cpp:12 [107]  (3.25 ns)

 <State 33>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ln23', proximal.cpp:23) to 'fft_top_2D' [113]  (1.77 ns)

 <State 34>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten11', proximal.cpp:25) with incoming values : ('add_ln25', proximal.cpp:25) [116]  (1.77 ns)

 <State 35>: 8.36ns
The critical path consists of the following:
	'phi' operation ('y_0', proximal.cpp:31) with incoming values : ('select_ln31_1', proximal.cpp:31) [117]  (0 ns)
	'add' operation ('y', proximal.cpp:25) [123]  (1.92 ns)
	'select' operation ('select_ln31_1', proximal.cpp:31) [128]  (1.25 ns)
	'add' operation ('add_ln1044', proximal.cpp:32) [134]  (1.94 ns)
	'getelementptr' operation ('coe_b_addr', proximal.cpp:31) [138]  (0 ns)
	'load' operation ('coe_b_load', proximal.cpp:31) on array 'coe_b' [143]  (3.25 ns)

 <State 36>: 8.69ns
The critical path consists of the following:
	'load' operation ('coe_b_load', proximal.cpp:31) on array 'coe_b' [143]  (3.25 ns)
	'fcmp' operation ('tmp_13', proximal.cpp:31) [150]  (5.43 ns)

 <State 37>: 8.18ns
The critical path consists of the following:
	'fcmp' operation ('tmp_13', proximal.cpp:31) [150]  (5.43 ns)
	'and' operation ('and_ln31', proximal.cpp:31) [151]  (0.978 ns)
	multiplexor before 'phi' operation ('__r', proximal.cpp:39) with incoming values : ('phitmp', proximal.cpp:34) [175]  (1.77 ns)

 <State 38>: 7.69ns
The critical path consists of the following:
	'load' operation ('fft_result_M_real_l', proximal.cpp:32) on array 'fft_result._M_real', proximal.cpp:12 [154]  (3.25 ns)
	'fpext' operation ('tmp_5', proximal.cpp:32) [155]  (4.44 ns)

 <State 39>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('tmp_5', proximal.cpp:32) [155]  (4.44 ns)

 <State 40>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_6', proximal.cpp:32) [156]  (7.79 ns)

 <State 41>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_6', proximal.cpp:32) [156]  (7.79 ns)

 <State 42>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_6', proximal.cpp:32) [156]  (7.79 ns)

 <State 43>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_6', proximal.cpp:32) [156]  (7.79 ns)

 <State 44>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_6', proximal.cpp:32) [156]  (7.79 ns)

 <State 45>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_6', proximal.cpp:32) [156]  (7.79 ns)

 <State 46>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_8', proximal.cpp:32) [159]  (8.23 ns)

 <State 47>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_8', proximal.cpp:32) [159]  (8.23 ns)

 <State 48>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_8', proximal.cpp:32) [159]  (8.23 ns)

 <State 49>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_8', proximal.cpp:32) [159]  (8.23 ns)

 <State 50>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_8', proximal.cpp:32) [159]  (8.23 ns)

 <State 51>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 52>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 53>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 54>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 55>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 56>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 57>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 58>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 59>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 60>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 61>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 62>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 63>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 64>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 65>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 66>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 67>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 68>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 69>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 70>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 71>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 72>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 73>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 74>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 75>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 76>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 77>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 78>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 79>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 80>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 81>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', proximal.cpp:32) [161]  (8.62 ns)

 <State 82>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('input_data_re', proximal.cpp:32) [162]  (5.2 ns)

 <State 83>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('input_data_re', proximal.cpp:32) [162]  (5.2 ns)

 <State 84>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp', proximal.cpp:34) [171]  (5.7 ns)

 <State 85>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp', proximal.cpp:34) [171]  (5.7 ns)

 <State 86>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp', proximal.cpp:34) [171]  (5.7 ns)

 <State 87>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp', proximal.cpp:34) [171]  (5.7 ns)

 <State 88>: 3.25ns
The critical path consists of the following:
	'phi' operation ('__r', proximal.cpp:39) with incoming values : ('phitmp', proximal.cpp:34) [175]  (0 ns)
	'store' operation ('store_ln39', proximal.cpp:39) of variable '__r', proximal.cpp:39 on array 'MAD._M_real', proximal.cpp:13 [178]  (3.25 ns)

 <State 89>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ln46', proximal.cpp:46) to 'fft_top_2D' [184]  (1.77 ns)

 <State 90>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten23', proximal.cpp:66->proximal.cpp:48) with incoming values : ('add_ln66', proximal.cpp:66->proximal.cpp:48) [187]  (1.77 ns)

 <State 91>: 8.36ns
The critical path consists of the following:
	'phi' operation ('y_0_i12', proximal.cpp:73->proximal.cpp:48) with incoming values : ('select_ln73_1', proximal.cpp:73->proximal.cpp:48) [188]  (0 ns)
	'add' operation ('y', proximal.cpp:66->proximal.cpp:48) [194]  (1.92 ns)
	'select' operation ('select_ln73_1', proximal.cpp:73->proximal.cpp:48) [199]  (1.25 ns)
	'add' operation ('add_ln321', proximal.cpp:73->proximal.cpp:48) [206]  (1.94 ns)
	'getelementptr' operation ('fft_result_M_real_a_2', proximal.cpp:73->proximal.cpp:48) [209]  (0 ns)
	'load' operation ('fft_result_M_real_l_1', proximal.cpp:73->proximal.cpp:48) on array 'fft_result._M_real', proximal.cpp:12 [210]  (3.25 ns)

 <State 92>: 3.25ns
The critical path consists of the following:
	'load' operation ('fft_result_M_real_l_1', proximal.cpp:73->proximal.cpp:48) on array 'fft_result._M_real', proximal.cpp:12 [210]  (3.25 ns)

 <State 93>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', proximal.cpp:73->proximal.cpp:48) [211]  (5.7 ns)

 <State 94>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', proximal.cpp:73->proximal.cpp:48) [211]  (5.7 ns)

 <State 95>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', proximal.cpp:73->proximal.cpp:48) [211]  (5.7 ns)

 <State 96>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', proximal.cpp:73->proximal.cpp:48) [211]  (5.7 ns)

 <State 97>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', proximal.cpp:73->proximal.cpp:48) [212]  (5.7 ns)

 <State 98>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', proximal.cpp:73->proximal.cpp:48) [212]  (5.7 ns)

 <State 99>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', proximal.cpp:73->proximal.cpp:48) [212]  (5.7 ns)

 <State 100>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', proximal.cpp:73->proximal.cpp:48) [212]  (5.7 ns)

 <State 101>: 7.3ns
The critical path consists of the following:
	'sub' operation ('sub_ln1311', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48) [222]  (1.92 ns)
	'select' operation ('sh', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48) [224]  (0.968 ns)
	'lshr' operation ('r.V', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48) [228]  (0 ns)
	'select' operation ('select_ln1312', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48) [233]  (4.42 ns)

 <State 102>: 6.42ns
The critical path consists of the following:
	'sub' operation ('sub_ln59', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48) [234]  (1.92 ns)
	'select' operation ('select_ln59', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48) [235]  (1.25 ns)
	'store' operation ('store_ln73', proximal.cpp:73->proximal.cpp:48) of variable 'select_ln59', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:73->proximal.cpp:48 on array 'x_io_V' [236]  (3.25 ns)

 <State 103>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
