
*** Running vivado
    with args -log processor_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source processor_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 999.820 ; gain = 116.566
Command: synth_design -top processor_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33800

*** Running vivado
    with args -log processor_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source processor_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1003.332 ; gain = 118.836
Command: synth_design -top processor_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12640
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'NO_OP' declared inside package 'SLC3_TYPES' shall be treated as localparam [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/types.sv:58]
WARNING: [Synth 8-11067] parameter 'outHEX' declared inside package 'SLC3_TYPES' shall be treated as localparam [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/types.sv:88]
WARNING: [Synth 8-11067] parameter 'inSW' declared inside package 'SLC3_TYPES' shall be treated as localparam [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/types.sv:89]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1816.434 ; gain = 407.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'processor_top' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/processor_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_1hz' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/processor_top.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_1hz' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/processor_top.sv:88]
INFO: [Synth 8-6157] synthesizing module 'sync_debounce' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'sync_debounce' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/sync.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sync_flop' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/sync.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'sync_flop' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/sync.sv:42]
INFO: [Synth 8-6157] synthesizing module 'slc3' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/slc3.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/control.sv:27]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/control.sv:309]
INFO: [Synth 8-6155] done synthesizing module 'control' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/control.sv:27]
INFO: [Synth 8-6157] synthesizing module 'bus' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:513]
INFO: [Synth 8-6155] done synthesizing module 'bus' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:513]
INFO: [Synth 8-6157] synthesizing module 'load_reg' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/load_reg.sv:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'load_reg' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/load_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'drMux' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:481]
INFO: [Synth 8-6155] done synthesizing module 'drMux' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:481]
INFO: [Synth 8-6157] synthesizing module 'sr1Mux' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:437]
INFO: [Synth 8-6155] done synthesizing module 'sr1Mux' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:437]
INFO: [Synth 8-6157] synthesizing module 'regFile' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:446]
INFO: [Synth 8-6155] done synthesizing module 'regFile' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:446]
INFO: [Synth 8-6157] synthesizing module 'sr2DMux' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:428]
INFO: [Synth 8-6155] done synthesizing module 'sr2DMux' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:428]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:411]
INFO: [Synth 8-226] default block is never used [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:418]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:411]
INFO: [Synth 8-6157] synthesizing module 'controlCodes' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:393]
INFO: [Synth 8-6155] done synthesizing module 'controlCodes' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:393]
INFO: [Synth 8-6157] synthesizing module 'sext' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:382]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sext' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:382]
INFO: [Synth 8-6157] synthesizing module 'sext__parameterized0' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:382]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sext__parameterized0' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:382]
INFO: [Synth 8-6157] synthesizing module 'sext__parameterized1' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:382]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sext__parameterized1' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:382]
INFO: [Synth 8-6157] synthesizing module 'sext__parameterized2' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:382]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sext__parameterized2' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:382]
INFO: [Synth 8-6157] synthesizing module 'addr2Mux' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:363]
INFO: [Synth 8-6155] done synthesizing module 'addr2Mux' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:363]
INFO: [Synth 8-6157] synthesizing module 'addr1Mux' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:354]
INFO: [Synth 8-6155] done synthesizing module 'addr1Mux' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:354]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:346]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:346]
INFO: [Synth 8-6157] synthesizing module 'pcmux' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:496]
INFO: [Synth 8-6155] done synthesizing module 'pcmux' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:496]
INFO: [Synth 8-6157] synthesizing module 'pcInc' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:489]
INFO: [Synth 8-6155] done synthesizing module 'pcInc' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:489]
INFO: [Synth 8-6157] synthesizing module 'mioMux' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:337]
INFO: [Synth 8-6155] done synthesizing module 'mioMux' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:337]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cpu_to_io' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu_to_io.sv:1]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/hex_driver.sv:2]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/hex_driver.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/hex_driver.sv:12]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/hex_driver.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/hex_driver.sv:12]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/hex_driver.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/hex_driver.sv:12]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/hex_driver.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/hex_driver.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/hex_driver.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'cpu_to_io' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/cpu_to_io.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'slc3' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/slc3.sv:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/memory.sv:4]
INFO: [Synth 8-6157] synthesizing module 'instantiate_ram' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/instantiate_ram.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/types.sv:218]
INFO: [Synth 8-6155] done synthesizing module 'instantiate_ram' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/instantiate_ram.sv:19]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.runs/synth_1/.Xil/Vivado-35008-Kartik-Laptop/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.runs/synth_1/.Xil/Vivado-35008-Kartik-Laptop/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/memory.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'processor_top' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/sources_1/new/processor_top.sv:3]
WARNING: [Synth 8-7129] Port rst in module regFile is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[8] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[7] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[6] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[4] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[3] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[2] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[1] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[0] in module control is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1914.898 ; gain = 505.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1914.898 ; gain = 505.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1914.898 ; gain = 505.699
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1914.898 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'mem_subsystem/sram0'
Finished Parsing XDC File [c:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'mem_subsystem/sram0'
Parsing XDC File [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/constrs_1/imports/pin_assignment/top.xdc]
Finished Parsing XDC File [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/constrs_1/imports/pin_assignment/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.srcs/constrs_1/imports/pin_assignment/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/processor_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/processor_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1981.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1981.473 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem_subsystem/sram0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1983.223 ; gain = 574.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1983.223 ; gain = 574.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for mem_subsystem/sram0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1983.223 ; gain = 574.023
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  halted |                            00000 |                           000000
                    s_18 |                            00001 |                           000011
                  s_33_1 |                            00010 |                           000100
                  s_33_2 |                            00011 |                           000101
                  s_33_3 |                            00100 |                           000110
                    s_35 |                            00101 |                           000111
                    s_32 |                            00110 |                           001000
                    s_01 |                            00111 |                           001001
                    s_05 |                            01000 |                           001010
                    s_09 |                            01001 |                           001011
                    s_00 |                            01010 |                           001100
                    s_22 |                            01011 |                           001101
                    s_12 |                            01100 |                           001110
                    s_04 |                            01101 |                           001111
                    s_21 |                            01110 |                           010000
                    s_06 |                            01111 |                           010001
                  s_25_1 |                            10000 |                           010010
                  s_25_2 |                            10001 |                           010011
                  s_25_3 |                            10010 |                           010100
                    s_27 |                            10011 |                           010101
                    s_07 |                            10100 |                           010110
                    s_23 |                            10101 |                           010111
                    s_16 |                            10110 |                           011000
               pause_ir1 |                            10111 |                           000001
               pause_ir2 |                            11000 |                           000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1983.223 ; gain = 574.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   4 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 14    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 6     
	   4 Input   16 Bit        Muxes := 3     
	 176 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	  25 Input    5 Bit        Muxes := 1     
	  10 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	  24 Input    2 Bit        Muxes := 3     
	  24 Input    1 Bit        Muxes := 17    
	  25 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design processor_top has port hex_seg_left[7] driven by constant 1
WARNING: [Synth 8-3917] design processor_top has port hex_seg_right[7] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1983.223 ; gain = 574.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+----------------------------------------+---------------+----------------+
|Module Name   | RTL Object                             | Depth x Width | Implemented As | 
+--------------+----------------------------------------+---------------+----------------+
|processor_top | mem_subsystem/init_ram/address_reg_rep | 256x16        | Block RAM      | 
+--------------+----------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1983.223 ; gain = 574.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 2038.277 ; gain = 629.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mem_subsystem/init_ram/address_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 2039.207 ; gain = 630.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 2039.207 ; gain = 630.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 2039.207 ; gain = 630.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 2039.207 ; gain = 630.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 2039.207 ; gain = 630.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 2039.207 ; gain = 630.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 2039.207 ; gain = 630.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |BUFG        |     1|
|3     |CARRY4      |    35|
|4     |LUT1        |     8|
|5     |LUT2        |    34|
|6     |LUT3        |    30|
|7     |LUT4        |    67|
|8     |LUT5        |   171|
|9     |LUT6        |   156|
|10    |RAMB18E1    |     1|
|11    |FDRE        |   354|
|12    |FDSE        |     1|
|13    |IBUF        |    20|
|14    |OBUF        |    40|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 2039.207 ; gain = 630.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2039.207 ; gain = 561.684
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 2039.207 ; gain = 630.008
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2051.070 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2054.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 821f2106
INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 2054.758 ; gain = 1020.578
INFO: [Common 17-1381] The checkpoint 'C:/Users/karti/Documents/ECE_385/Lab5.2/Lab5.2.runs/synth_1/processor_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_top_utilization_synth.rpt -pb processor_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 19 19:09:05 2025...
