

End Points:

Index     Instance                                                        Pin        Type     Start Clock               End Clock                 Clock Delay     Req Per     Slack      Data path delay     Constraint
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
1         sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[0]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.155     10.812                        
2         sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[1]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.155     10.812                        
3         sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[2]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.155     10.812                        
4         sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.155     10.812                        
5         sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[0]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.155     10.812                        
6         sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[1]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.155     10.812                        
7         sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[2]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.155     10.812                        
8         sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.155     10.812                        
9         sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[0]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.155     10.812                        
10        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[1]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.155     10.812                        
11        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[2]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.155     10.812                        
12        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.155     10.812                        
13        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[0]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.155     10.812                        
14        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[1]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.155     10.812                        
15        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[2]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.155     10.812                        
16        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.155     10.812                        
17        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[4]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.149     10.806                        
18        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[5]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.149     10.806                        
19        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[6]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.149     10.806                        
20        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[7]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.149     10.806                        
21        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[4]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.149     10.806                        
22        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[5]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.149     10.806                        
23        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[6]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.149     10.806                        
24        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[7]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.149     10.806                        
25        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[4]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.149     10.806                        
26        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[5]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.149     10.806                        
27        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[6]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.149     10.806                        
28        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[7]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.149     10.806                        
29        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[4]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.149     10.806                        
30        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[5]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.149     10.806                        
31        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[6]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.149     10.806                        
32        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[7]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.149     10.806                        
33        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.144     10.801                        
34        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.144     10.801                        
35        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.133     10.790                        
36        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.089     10.746                        
37        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.078     10.735                        
38        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.078     10.735                        
39        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.067     10.724                        
40        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.023     10.680                        
41        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.017     10.674                        
42        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.012     10.669                        
43        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -2.006     10.663                        
44        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.957     10.614                        
45        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.951     10.608                        
46        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.946     10.603                        
47        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.940     10.597                        
48        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.891     10.548                        
49        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.885     10.542                        
50        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.880     10.537                        
51        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.874     10.531                        
52        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.825     10.482                        
53        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.819     10.476                        
54        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.814     10.471                        
55        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.808     10.465                        
56        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.759     10.416                        
57        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.753     10.410                        
58        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.748     10.405                        
59        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.742     10.399                        
60        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.693     10.350                        
61        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.687     10.344                        
62        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.682     10.339                        
63        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.676     10.333                        
64        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.636     10.293                        
65        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.627     10.284                        
66        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.625     10.282                        
67        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.616     10.273                        
68        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.565     10.222                        
69        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.562     10.219                        
70        gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.139     9.796                         
71        gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.128     9.785                         
72        gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.073     9.730                         
73        gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.067     9.724                         
74        gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.007     9.664                         
75        gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.001     9.658                         
76        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -1.000     9.657                         
77        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.989     9.646                         
78        gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.941     9.598                         
79        gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.935     9.592                         
80        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.934     9.591                         
81        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.923     9.580                         
82        gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.875     9.532                         
83        gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.869     9.526                         
84        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.868     9.525                         
85        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.857     9.514                         
86        gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.809     9.466                         
87        gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.803     9.460                         
88        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.802     9.459                         
89        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.791     9.448                         
90        gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.743     9.400                         
91        gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.737     9.394                         
92        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.736     9.393                         
93        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.725     9.382                         
94        gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.677     9.334                         
95        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.670     9.327                         
96        gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.666     9.323                         
97        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.659     9.316                         
98        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.604     9.261                         
99        sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.593     9.250                         
100       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.553     9.210                         
101       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.468     9.125                         
102       gray_scale_in/manage_gray/dout[1]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.356     9.013                         
103       gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       -0.033     8.690                         
104       gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       0.033      8.624                         
105       gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       0.099      8.558                         
106       gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       0.165      8.492                         
107       gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       0.231      8.426                         
108       gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       0.297      8.360                         
109       gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       0.363      8.294                         
110       gray_scale_in/manage_gray/dout[0]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       0.429      8.228                         
111       gray_scale_in/manage_gray/dout[2]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       0.639      8.018                         
112       gray_scale_in/manage_gray/dout[3]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       1.668      6.989                         
113       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       1.798      6.859                         
114       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       1.931      6.726                         
115       sobel_unit/height_counter[3]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       1.996      6.661                         
116       sobel_unit/height_counter[4]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       1.996      6.661                         
117       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.012      6.645                         
118       sobel_unit/height_counter[2]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.062      6.595                         
119       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.286      6.371                         
120       sobel_unit/height_counter[7]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.671      5.986                         
121       sobel_unit/height_counter[8]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.671      5.986                         
122       gray_scale_in/manage_gray/dout[4]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.678      5.979                         
123       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.686      5.971                         
124       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.721      5.936                         
125       sobel_unit/height_counter[5]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.737      5.920                         
126       sobel_unit/height_counter[6]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.737      5.920                         
127       sobel_unit/height_counter[1]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.869      5.788                         
128       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.917      5.740                         
129       sobel_unit/horizontal_product_ff\[2\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.917      5.740                         
130       sobel_unit/vertical_product_ff\[0\]_0[8]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.917      5.740                         
131       sobel_unit/vertical_product_ff\[2\]_0[8]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.917      5.740                         
132       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.924      5.733                         
133       sobel_unit/vertical_product_ff\[1\]_0[9]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.924      5.733                         
134       sobel_unit/height_counter[0]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.935      5.722                         
135       sobel_unit/horizontal_product_ff\[1\]_0[7]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.983      5.674                         
136       sobel_unit/horizontal_product_ff\[2\]_0[7]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.983      5.674                         
137       sobel_unit/vertical_product_ff\[1\]_0[7]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.983      5.674                         
138       sobel_unit/vertical_product_ff\[2\]_0[7]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.983      5.674                         
139       sobel_unit/horizontal_product_ff\[1\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.990      5.667                         
140       sobel_unit/vertical_product_ff\[1\]_0[8]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       2.990      5.667                         
141       sobel_unit/horizontal_product_ff\[1\]_0[6]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.049      5.608                         
142       sobel_unit/horizontal_product_ff\[2\]_0[6]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.049      5.608                         
143       sobel_unit/vertical_product_ff\[1\]_0[6]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.049      5.608                         
144       sobel_unit/vertical_product_ff\[2\]_0[6]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.049      5.608                         
145       sobel_unit/horizontal_product_ff\[0\]_0[7]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.056      5.601                         
146       sobel_unit/vertical_product_ff\[1\][7]                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.056      5.601                         
147       sobel_unit/horizontal_product_ff\[1\]_0[5]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.115      5.542                         
148       sobel_unit/horizontal_product_ff\[2\]_0[5]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.115      5.542                         
149       sobel_unit/vertical_product_ff\[1\]_0[5]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.115      5.542                         
150       sobel_unit/vertical_product_ff\[2\]_0[5]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.115      5.542                         
151       sobel_unit/horizontal_product_ff\[0\]_0[6]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.122      5.535                         
152       sobel_unit/vertical_product_ff\[1\][6]                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.122      5.535                         
153       sobel_unit/horizontal_product_ff\[1\]_0[4]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.181      5.476                         
154       sobel_unit/horizontal_product_ff\[2\]_0[4]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.181      5.476                         
155       sobel_unit/vertical_product_ff\[1\]_0[4]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.181      5.476                         
156       sobel_unit/vertical_product_ff\[2\]_0[4]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.181      5.476                         
157       sobel_unit/horizontal_product_ff\[0\]_0[5]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.188      5.469                         
158       sobel_unit/vertical_product_ff\[1\][5]                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.188      5.469                         
159       sobel_unit/horizontal_product_ff\[1\]_0[3]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.247      5.410                         
160       sobel_unit/horizontal_product_ff\[2\]_0[3]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.247      5.410                         
161       sobel_unit/vertical_product_ff\[1\]_0[3]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.247      5.410                         
162       sobel_unit/vertical_product_ff\[2\]_0[3]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.247      5.410                         
163       sobel_unit/horizontal_product_ff\[0\]_0[4]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.254      5.403                         
164       sobel_unit/vertical_product_ff\[1\][4]                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.254      5.403                         
165       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.312      5.345                         
166       sobel_unit/horizontal_product_ff\[1\]_0[2]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.313      5.344                         
167       sobel_unit/horizontal_product_ff\[2\]_0[2]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.313      5.344                         
168       sobel_unit/vertical_product_ff\[1\]_0[2]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.313      5.344                         
169       sobel_unit/vertical_product_ff\[2\]_0[2]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.313      5.344                         
170       sobel_unit/horizontal_product_ff\[0\]_0[3]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.320      5.337                         
171       sobel_unit/vertical_product_ff\[1\][3]                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.320      5.337                         
172       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.333      5.324                         
173       in_to_gray_fifo/empty                                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.356      5.301                         
174       sobel_unit/horizontal_product_ff\[1\]_0[1]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.379      5.278                         
175       sobel_unit/horizontal_product_ff\[2\]_0[1]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.379      5.278                         
176       sobel_unit/vertical_product_ff\[1\]_0[1]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.379      5.278                         
177       sobel_unit/vertical_product_ff\[2\]_0[1]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.379      5.278                         
178       sobel_unit/horizontal_product_ff\[0\]_0[2]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.386      5.271                         
179       sobel_unit/vertical_product_ff\[1\][2]                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.386      5.271                         
180       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.400      5.257                         
181       in_to_gray_fifo/empty                                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.428      5.229                         
182       sobel_unit/horizontal_product_ff\[1\]_0[0]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.445      5.212                         
183       sobel_unit/horizontal_product_ff\[2\]_0[0]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.445      5.212                         
184       sobel_unit/vertical_product_ff\[1\]_0[0]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.445      5.212                         
185       sobel_unit/vertical_product_ff\[2\]_0[0]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.445      5.212                         
186       sobel_unit/horizontal_product_ff\[0\]_0[1]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.452      5.205                         
187       sobel_unit/vertical_product_ff\[1\][1]                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.452      5.205                         
188       in_to_gray_fifo/empty                                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.516      5.141                         
189       in_to_gray_fifo/dout_0[10]                                      asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
190       in_to_gray_fifo/dout_0[11]                                      asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
191       in_to_gray_fifo/dout_0[12]                                      asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
192       in_to_gray_fifo/dout_0[13]                                      asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
193       in_to_gray_fifo/dout_0[14]                                      asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
194       in_to_gray_fifo/dout_0[15]                                      asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
195       in_to_gray_fifo/dout_0[1]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
196       in_to_gray_fifo/dout_0[2]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
197       in_to_gray_fifo/dout_0[3]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
198       in_to_gray_fifo/dout_0[4]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
199       in_to_gray_fifo/dout_0[5]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
200       in_to_gray_fifo/dout_0[6]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
201       in_to_gray_fifo/dout_0[7]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
202       in_to_gray_fifo/dout_0[8]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
203       in_to_gray_fifo/dout_0[9]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
204       in_to_gray_fifo/dout_0_0[0]                                     asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
205       in_to_gray_fifo/dout_0_0[10]                                    asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
206       in_to_gray_fifo/dout_0_0[11]                                    asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
207       in_to_gray_fifo/dout_0_0[12]                                    asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
208       in_to_gray_fifo/dout_0_0[13]                                    asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
209       in_to_gray_fifo/dout_0_0[14]                                    asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
210       in_to_gray_fifo/dout_0_0[7]                                     asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
211       in_to_gray_fifo/dout_0_0[8]                                     asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
212       in_to_gray_fifo/dout_0_0[9]                                     asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.563      4.489                         
213       in_to_gray_fifo/empty                                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.782      4.875                         
214       in_to_gray_fifo/dout_0[10]                                      sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
215       in_to_gray_fifo/dout_0[11]                                      sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
216       in_to_gray_fifo/dout_0[12]                                      sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
217       in_to_gray_fifo/dout_0[13]                                      sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
218       in_to_gray_fifo/dout_0[14]                                      sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
219       in_to_gray_fifo/dout_0[15]                                      sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
220       in_to_gray_fifo/dout_0[1]                                       sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
221       in_to_gray_fifo/dout_0[2]                                       sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
222       in_to_gray_fifo/dout_0[3]                                       sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
223       in_to_gray_fifo/dout_0[4]                                       sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
224       in_to_gray_fifo/dout_0[5]                                       sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
225       in_to_gray_fifo/dout_0[6]                                       sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
226       in_to_gray_fifo/dout_0[7]                                       sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
227       in_to_gray_fifo/dout_0[8]                                       sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
228       in_to_gray_fifo/dout_0[9]                                       sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
229       in_to_gray_fifo/dout_0_0[0]                                     sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
230       in_to_gray_fifo/dout_0_0[10]                                    sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
231       in_to_gray_fifo/dout_0_0[11]                                    sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
232       in_to_gray_fifo/dout_0_0[12]                                    sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
233       in_to_gray_fifo/dout_0_0[13]                                    sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
234       in_to_gray_fifo/dout_0_0[14]                                    sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
235       in_to_gray_fifo/dout_0_0[7]                                     sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
236       in_to_gray_fifo/dout_0_0[8]                                     sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
237       in_to_gray_fifo/dout_0_0[9]                                     sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       3.862      4.183                         
238       gray_scale_in/manage_gray/dout[5]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.022      4.635                         
239       sobel_unit/shift_reg\[0\][0]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
240       sobel_unit/shift_reg\[0\][1]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
241       sobel_unit/shift_reg\[0\][2]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
242       sobel_unit/shift_reg\[0\][3]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
243       sobel_unit/shift_reg\[0\][4]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
244       sobel_unit/shift_reg\[0\][5]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
245       sobel_unit/shift_reg\[0\][6]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
246       sobel_unit/shift_reg\[0\][7]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
247       sobel_unit/shift_reg\[1440\][0]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
248       sobel_unit/shift_reg\[1440\][1]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
249       sobel_unit/shift_reg\[1440\][2]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
250       sobel_unit/shift_reg\[1440\][3]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
251       sobel_unit/shift_reg\[1440\][4]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
252       sobel_unit/shift_reg\[1440\][5]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
253       sobel_unit/shift_reg\[1440\][6]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
254       sobel_unit/shift_reg\[1440\][7]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
255       sobel_unit/shift_reg\[1441\][0]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
256       sobel_unit/shift_reg\[1441\][1]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
257       sobel_unit/shift_reg\[1441\][2]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
258       sobel_unit/shift_reg\[1441\][3]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
259       sobel_unit/shift_reg\[1441\][4]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
260       sobel_unit/shift_reg\[1441\][5]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
261       sobel_unit/shift_reg\[1441\][6]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
262       sobel_unit/shift_reg\[1441\][7]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
263       sobel_unit/shift_reg\[1442\][0]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
264       sobel_unit/shift_reg\[1442\][1]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
265       sobel_unit/shift_reg\[1442\][2]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
266       sobel_unit/shift_reg\[1442\][3]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
267       sobel_unit/shift_reg\[1442\][4]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
268       sobel_unit/shift_reg\[1442\][5]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
269       sobel_unit/shift_reg\[1442\][6]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
270       sobel_unit/shift_reg\[1442\][7]                                 ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
271       sobel_unit/shift_reg\[1\][0]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
272       sobel_unit/shift_reg\[1\][1]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
273       sobel_unit/shift_reg\[1\][2]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
274       sobel_unit/shift_reg\[1\][3]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
275       sobel_unit/shift_reg\[1\][4]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
276       sobel_unit/shift_reg\[1\][5]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
277       sobel_unit/shift_reg\[1\][6]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
278       sobel_unit/shift_reg\[1\][7]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
279       sobel_unit/shift_reg\[2\][0]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
280       sobel_unit/shift_reg\[2\][1]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
281       sobel_unit/shift_reg\[2\][2]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
282       sobel_unit/shift_reg\[2\][3]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
283       sobel_unit/shift_reg\[2\][4]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
284       sobel_unit/shift_reg\[2\][5]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
285       sobel_unit/shift_reg\[2\][6]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
286       sobel_unit/shift_reg\[2\][7]                                    ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
287       sobel_unit/shift_reg\[720\][0]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
288       sobel_unit/shift_reg\[720\][1]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
289       sobel_unit/shift_reg\[720\][2]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
290       sobel_unit/shift_reg\[720\][3]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
291       sobel_unit/shift_reg\[720\][4]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
292       sobel_unit/shift_reg\[720\][5]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
293       sobel_unit/shift_reg\[720\][6]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
294       sobel_unit/shift_reg\[720\][7]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
295       sobel_unit/shift_reg\[721\][0]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
296       sobel_unit/shift_reg\[721\][1]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
297       sobel_unit/shift_reg\[721\][2]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
298       sobel_unit/shift_reg\[721\][3]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
299       sobel_unit/shift_reg\[721\][4]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
300       sobel_unit/shift_reg\[721\][5]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
301       sobel_unit/shift_reg\[721\][6]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
302       sobel_unit/shift_reg\[721\][7]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
303       sobel_unit/shift_reg\[722\][0]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
304       sobel_unit/shift_reg\[722\][1]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
305       sobel_unit/shift_reg\[722\][2]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
306       sobel_unit/shift_reg\[722\][3]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
307       sobel_unit/shift_reg\[722\][4]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
308       sobel_unit/shift_reg\[722\][5]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
309       sobel_unit/shift_reg\[722\][6]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
310       sobel_unit/shift_reg\[722\][7]                                  ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
311       sobel_unit/shift_reg_1_addr_cntr_reg[0]                         ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
312       sobel_unit/shift_reg_1_addr_cntr_reg[1]                         ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
313       sobel_unit/shift_reg_1_addr_cntr_reg[2]                         ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
314       sobel_unit/shift_reg_1_addr_cntr_reg[3]                         ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
315       sobel_unit/shift_reg_1_addr_cntr_reg[4]                         ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
316       sobel_unit/shift_reg_1_addr_cntr_reg[5]                         ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
317       sobel_unit/shift_reg_1_addr_cntr_reg[6]                         ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
318       sobel_unit/shift_reg_1_addr_cntr_reg[7]                         ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
319       sobel_unit/shift_reg_1_addr_cntr_reg[8]                         ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
320       sobel_unit/shift_reg_1_addr_cntr_reg[9]                         ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
321       sobel_unit/shift_reg_1_rst_cntr_delay                           ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
322       sobel_unit/shift_reg_addr_cntr_reg[0]                           ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
323       sobel_unit/shift_reg_addr_cntr_reg[1]                           ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
324       sobel_unit/shift_reg_addr_cntr_reg[2]                           ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
325       sobel_unit/shift_reg_addr_cntr_reg[3]                           ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
326       sobel_unit/shift_reg_addr_cntr_reg[4]                           ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
327       sobel_unit/shift_reg_addr_cntr_reg[5]                           ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
328       sobel_unit/shift_reg_addr_cntr_reg[6]                           ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
329       sobel_unit/shift_reg_addr_cntr_reg[7]                           ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
330       sobel_unit/shift_reg_addr_cntr_reg[8]                           ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
331       sobel_unit/shift_reg_addr_cntr_reg[9]                           ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
332       sobel_unit/shift_reg_rst_cntr_delay                             ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
333       sobel_unit/width_counter[1]                                     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
334       sobel_unit/width_counter[2]                                     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
335       sobel_unit/width_counter[3]                                     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
336       sobel_unit/width_counter[4]                                     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
337       sobel_unit/width_counter[5]                                     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
338       sobel_unit/width_counter[6]                                     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
339       sobel_unit/width_counter[7]                                     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
340       sobel_unit/width_counter[8]                                     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
341       sobel_unit/width_counter[9]                                     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.046      4.007                         
342       in_to_gray_fifo/empty                                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.190      4.467                         
343       sobel_unit/width_counter[0]                                     d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.207      4.450                         
344       sobel_unit/shift_reg_1_rst_cntr_rst                             d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.221      4.436                         
345       sobel_unit/shift_reg_rst_cntr_rst                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.221      4.436                         
346       in_to_gray_fifo/empty                                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.240      4.417                         
347       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.333      4.324                         
348       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.349      4.308                         
349       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.355      4.302                         
350       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.363      4.294                         
351       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.371      4.286                         
352       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.377      4.280                         
353       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.377      4.280                         
354       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.378      4.279                         
355       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.384      4.273                         
356       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.390      4.267                         
357       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.391      4.266                         
358       in_to_gray_fifo/rd_addr[0]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.474      4.183                         
359       gray_scale_in/manage_gray/dout[7]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.510      4.147                         
360       in_to_gray_fifo/rd_addr[1]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.540      4.117                         
361       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.637      4.020                         
362       sobel_unit/read_fifo                                            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.650      4.007                         
363       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.659      3.998                         
364       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.665      3.992                         
365       in_to_gray_fifo/rd_addr[2]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.814      3.843                         
366       in_to_gray_fifo/empty                                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.818      3.839                         
367       in_to_gray_fifo/empty                                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.825      3.832                         
368       in_to_gray_fifo/empty                                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       4.832      3.825                         
369       sobel_out_fifo/empty                                            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.003      3.654                         
370       in_to_gray_fifo/empty                                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.024      3.633                         
371       gray_in_fifo/empty                                              d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.026      3.631                         
372       in_to_gray_fifo/empty                                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.040      3.617                         
373       sobel_unit/sobel_state[1]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.051      3.607                         
374       in_to_gray_fifo/empty                                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.085      3.572                         
375       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.103      3.554                         
376       in_to_gray_fifo/empty                                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.104      3.553                         
377       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.109      3.548                         
378       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.139      3.518                         
379       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.145      3.512                         
380       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.153      3.504                         
381       gray_scale_in/manage_gray/dout[0]                               ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.193      2.860                         
382       gray_scale_in/manage_gray/dout[1]                               ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.193      2.860                         
383       gray_scale_in/manage_gray/dout[2]                               ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.193      2.860                         
384       gray_scale_in/manage_gray/dout[3]                               ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.193      2.860                         
385       gray_scale_in/manage_gray/dout[4]                               ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.193      2.860                         
386       gray_scale_in/manage_gray/dout[5]                               ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.193      2.860                         
387       gray_scale_in/manage_gray/dout[6]                               ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.193      2.860                         
388       gray_scale_in/manage_gray/dout[6]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.264      3.393                         
389       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[0]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.341      2.712                         
390       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[1]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.341      2.712                         
391       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[2]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.341      2.712                         
392       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.341      2.712                         
393       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[4]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.341      2.712                         
394       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[5]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.341      2.712                         
395       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[6]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.341      2.712                         
396       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[7]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.341      2.712                         
397       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[0]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
398       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[1]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
399       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[2]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
400       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[3]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
401       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[4]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
402       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[5]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
403       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[6]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
404       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[7]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
405       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[0]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
406       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[1]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
407       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[2]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
408       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[3]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
409       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[4]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
410       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[5]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
411       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[6]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
412       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[7]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
413       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[0]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
414       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[1]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
415       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[2]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
416       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[3]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
417       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[4]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
418       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[5]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
419       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[6]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
420       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[7]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.349      2.704                         
421       sobel_unit/height_counter[9]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.442      3.215                         
422       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[0]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.482      2.571                         
423       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[1]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.482      2.571                         
424       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[2]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.482      2.571                         
425       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[3]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.482      2.571                         
426       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[4]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.482      2.571                         
427       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[5]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.482      2.571                         
428       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[6]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.482      2.571                         
429       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[7]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.482      2.571                         
430       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[0]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
431       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[1]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
432       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[2]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
433       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[3]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
434       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[4]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
435       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[5]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
436       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[6]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
437       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[7]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
438       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[0]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
439       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[1]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
440       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[2]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
441       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[3]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
442       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[4]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
443       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[5]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
444       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[6]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
445       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[7]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
446       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[0]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
447       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[1]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
448       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[2]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
449       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[3]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
450       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[4]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
451       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[5]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
452       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[6]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
453       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[7]            ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.490      2.563                         
454       sobel_out_fifo/wr_addr[2]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.502      3.155                         
455       in_to_gray_fifo/empty                                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.520      3.137                         
456       sobel_unit/sobel_state[0]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.521      3.136                         
457       sobel_out_fifo/dout_0[1]                                        sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.539      2.506                         
458       sobel_out_fifo/dout_0[2]                                        sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.539      2.506                         
459       sobel_out_fifo/dout_0[3]                                        sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.539      2.506                         
460       sobel_out_fifo/dout_0[4]                                        sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.539      2.506                         
461       sobel_out_fifo/dout_0[5]                                        sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.539      2.506                         
462       sobel_out_fifo/dout_0[6]                                        sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.539      2.506                         
463       sobel_out_fifo/dout_0[7]                                        sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.539      2.506                         
464       sobel_out_fifo/dout_0_0[0]                                      sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.539      2.506                         
465       gray_in_fifo/dout_0[1]                                          asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.553      2.500                         
466       gray_in_fifo/dout_0[2]                                          asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.553      2.500                         
467       gray_in_fifo/dout_0[3]                                          asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.553      2.500                         
468       gray_in_fifo/dout_0[4]                                          asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.553      2.500                         
469       gray_in_fifo/dout_0[5]                                          asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.553      2.500                         
470       gray_in_fifo/dout_0[6]                                          asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.553      2.500                         
471       gray_in_fifo/dout_0[7]                                          asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.553      2.500                         
472       gray_in_fifo/dout_0_0[0]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.553      2.500                         
473       sobel_out_fifo/dout_0[2]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.568      2.485                         
474       sobel_out_fifo/dout_0[3]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.568      2.485                         
475       sobel_out_fifo/dout_0[4]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.568      2.485                         
476       sobel_out_fifo/dout_0[5]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.568      2.485                         
477       sobel_out_fifo/dout_0[6]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.568      2.485                         
478       sobel_out_fifo/dout_0[7]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.568      2.485                         
479       sobel_out_fifo/dout_0_0[0]                                      asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.568      2.485                         
480       gray_in_fifo/dout_0[1]                                          sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.568      2.477                         
481       gray_in_fifo/dout_0[2]                                          sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.568      2.477                         
482       gray_in_fifo/dout_0[3]                                          sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.568      2.477                         
483       gray_in_fifo/dout_0[4]                                          sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.568      2.477                         
484       gray_in_fifo/dout_0[5]                                          sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.568      2.477                         
485       gray_in_fifo/dout_0[6]                                          sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.568      2.477                         
486       gray_in_fifo/dout_0[7]                                          sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.568      2.477                         
487       gray_in_fifo/dout_0_0[0]                                        sload      reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.568      2.477                         
488       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[0]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
489       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[10]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
490       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[11]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
491       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[12]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
492       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[13]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
493       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[14]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
494       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[15]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
495       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[16]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
496       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[17]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
497       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[18]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
498       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[19]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
499       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[1]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
500       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[20]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
501       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[21]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
502       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[22]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
503       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[23]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
504       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[2]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
505       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[3]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
506       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[4]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
507       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[5]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
508       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[6]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
509       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[7]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
510       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[8]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
511       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[9]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.598      2.455                         
512       gray_in_fifo/empty                                              d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.609      3.048                         
513       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[0]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
514       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[10]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
515       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[11]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
516       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[12]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
517       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[13]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
518       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[14]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
519       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[15]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
520       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[16]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
521       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[17]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
522       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[18]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
523       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[19]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
524       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[1]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
525       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[20]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
526       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[21]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
527       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[22]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
528       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[23]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
529       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[2]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
530       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[3]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
531       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[4]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
532       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[5]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
533       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[6]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
534       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[7]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
535       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[8]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
536       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[9]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
537       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[0]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
538       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[10]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
539       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[11]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
540       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[12]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
541       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[13]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
542       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[14]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
543       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[15]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
544       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[16]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
545       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[17]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
546       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[18]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
547       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[19]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
548       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[1]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
549       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[20]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
550       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[21]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
551       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[22]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
552       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[23]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
553       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[2]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
554       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[3]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
555       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[4]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
556       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[5]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
557       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[6]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
558       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[7]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
559       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[8]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
560       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[9]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
561       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[0]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
562       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[10]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
563       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[11]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
564       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[12]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
565       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[13]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
566       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[14]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
567       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[15]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
568       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[16]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
569       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[17]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
570       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[18]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
571       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[19]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
572       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[1]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
573       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[20]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
574       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[21]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
575       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[22]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
576       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[23]     ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
577       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[2]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
578       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[3]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
579       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[4]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
580       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[5]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
581       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[6]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
582       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[7]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
583       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[8]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
584       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[9]      ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.613      2.440                         
585       gray_in_fifo/wr_addr[2]                                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.643      3.014                         
586       in_to_gray_fifo/wr_addr[2]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.759      2.898                         
587       sobel_out_fifo/dout_0[1]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       5.857      2.196                         
588       sobel_out_fifo/wr_addr[0]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.012      2.645                         
589       sobel_out_fifo/rd_addr[0]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.151      2.506                         
590       gray_scale_in/manage_gray/out_ff_state[0]                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.153      2.504                         
591       gray_in_fifo/rd_addr[0]                                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.180      2.477                         
592       sobel_unit/shift_reg_1_addr_cntr_reg[9]                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.196      2.461                         
593       sobel_unit/shift_reg_addr_cntr_reg[9]                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.196      2.461                         
594       gray_in_fifo/rd_addr[1]                                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.209      2.448                         
595       sobel_unit/shift_reg_1_addr_cntr_reg[0]                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.239      2.418                         
596       sobel_unit/shift_reg_1_addr_cntr_reg[1]                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.239      2.418                         
597       sobel_unit/shift_reg_1_addr_cntr_reg[2]                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.239      2.418                         
598       sobel_unit/shift_reg_1_addr_cntr_reg[3]                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.239      2.418                         
599       sobel_unit/shift_reg_1_addr_cntr_reg[4]                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.239      2.418                         
600       sobel_unit/shift_reg_1_addr_cntr_reg[5]                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.239      2.418                         
601       sobel_unit/shift_reg_addr_cntr_reg[0]                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.239      2.418                         
602       sobel_unit/shift_reg_addr_cntr_reg[1]                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.239      2.418                         
603       sobel_unit/shift_reg_addr_cntr_reg[2]                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.239      2.418                         
604       sobel_unit/shift_reg_addr_cntr_reg[3]                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.239      2.418                         
605       sobel_unit/shift_reg_addr_cntr_reg[4]                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.239      2.418                         
606       sobel_unit/shift_reg_addr_cntr_reg[5]                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.239      2.418                         
607       sobel_unit/shift_reg_1_addr_cntr_reg[6]                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.245      2.412                         
608       sobel_unit/shift_reg_1_addr_cntr_reg[7]                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.245      2.412                         
609       sobel_unit/shift_reg_1_addr_cntr_reg[8]                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.245      2.412                         
610       sobel_unit/shift_reg_addr_cntr_reg[6]                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.245      2.412                         
611       sobel_unit/shift_reg_addr_cntr_reg[7]                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.245      2.412                         
612       sobel_unit/shift_reg_addr_cntr_reg[8]                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.245      2.412                         
613       sobel_unit/shift_reg_1_addr_cntr_reg[0]                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.253      2.404                         
614       sobel_unit/shift_reg_addr_cntr_reg[0]                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.253      2.404                         
615       sobel_out_fifo/wr_addr[1]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.286      2.371                         
616       sobel_unit/write_fifo                                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.286      2.371                         
617       in_to_gray_fifo/wr_addr[0]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.298      2.359                         
618       sobel_unit/shift_reg_1_addr_cntr_reg[9]                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.394      2.263                         
619       sobel_unit/shift_reg_addr_cntr_reg[9]                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.394      2.263                         
620       gray_in_fifo/wr_addr[1]                                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.427      2.230                         
621       sobel_unit/shift_reg_1_addr_cntr_reg[9]                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.452      2.205                         
622       sobel_unit/shift_reg_addr_cntr_reg[9]                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.452      2.205                         
623       gray_in_fifo/rd_addr[2]                                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.483      2.174                         
624       sobel_out_fifo/rd_addr[1]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.513      2.144                         
625       sobel_unit/shift_reg_1_addr_cntr_reg[0]                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.513      2.144                         
626       sobel_unit/shift_reg_addr_cntr_reg[0]                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.513      2.144                         
627       sobel_unit/shift_reg_1_addr_cntr_reg[9]                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.518      2.139                         
628       sobel_unit/shift_reg_addr_cntr_reg[9]                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.518      2.139                         
629       sobel_unit/shift_reg_1_addr_cntr_reg[0]                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.519      2.138                         
630       sobel_unit/shift_reg_addr_cntr_reg[0]                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.519      2.138                         
631       sobel_unit/shift_reg_1_addr_cntr_reg[0]                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.527      2.130                         
632       sobel_unit/shift_reg_addr_cntr_reg[0]                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.527      2.130                         
633       sobel_unit/vertical_product_ff\[0\]_0[8]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.570      2.087                         
634       in_to_gray_fifo/wr_addr[1]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.572      2.085                         
635       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.576      2.081                         
636       sobel_unit/horizontal_product_ff\[2\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.576      2.081                         
637       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.577      2.080                         
638       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.581      2.076                         
639       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.584      2.073                         
640       sobel_unit/horizontal_product_ff\[2\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.584      2.073                         
641       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.590      2.067                         
642       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.594      2.063                         
643       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.595      2.062                         
644       sobel_unit/vertical_product_ff\[0\]_0[8]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.636      2.021                         
645       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.642      2.015                         
646       sobel_unit/horizontal_product_ff\[2\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.642      2.015                         
647       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.643      2.014                         
648       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.647      2.010                         
649       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.650      2.007                         
650       sobel_unit/horizontal_product_ff\[2\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.650      2.007                         
651       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.656      2.001                         
652       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.660      1.997                         
653       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.661      1.996                         
654       sobel_unit/vertical_product_ff\[0\]_0[8]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.702      1.955                         
655       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.708      1.949                         
656       sobel_unit/horizontal_product_ff\[2\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.708      1.949                         
657       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.709      1.948                         
658       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.713      1.944                         
659       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.716      1.941                         
660       sobel_unit/horizontal_product_ff\[2\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.716      1.941                         
661       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.722      1.935                         
662       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.726      1.931                         
663       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.727      1.930                         
664       sobel_unit/width_counter[9]                                     d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.755      1.902                         
665       sobel_unit/vertical_product_ff\[0\]_0[8]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.768      1.889                         
666       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.774      1.883                         
667       sobel_unit/horizontal_product_ff\[2\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.774      1.883                         
668       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.775      1.882                         
669       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.779      1.878                         
670       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.782      1.875                         
671       sobel_unit/horizontal_product_ff\[2\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.782      1.875                         
672       sobel_unit/shift_reg_1_addr_cntr_reg[9]                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.785      1.872                         
673       sobel_unit/shift_reg_addr_cntr_reg[9]                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.785      1.872                         
674       sobel_out_fifo/rd_addr[2]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.787      1.870                         
675       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.788      1.869                         
676       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.792      1.865                         
677       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.793      1.864                         
678       sobel_unit/width_counter[6]                                     d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.821      1.836                         
679       sobel_unit/width_counter[7]                                     d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.821      1.836                         
680       sobel_unit/horizontal_product_ff\[0\]_0[1]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
681       sobel_unit/horizontal_product_ff\[0\]_0[2]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
682       sobel_unit/horizontal_product_ff\[0\]_0[3]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
683       sobel_unit/horizontal_product_ff\[0\]_0[4]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
684       sobel_unit/horizontal_product_ff\[0\]_0[5]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
685       sobel_unit/horizontal_product_ff\[0\]_0[6]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
686       sobel_unit/horizontal_product_ff\[0\]_0[7]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
687       sobel_unit/horizontal_product_ff\[0\]_0[8]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
688       sobel_unit/horizontal_product_ff\[1\]_0[0]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
689       sobel_unit/horizontal_product_ff\[1\]_0[1]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
690       sobel_unit/horizontal_product_ff\[1\]_0[2]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
691       sobel_unit/horizontal_product_ff\[1\]_0[3]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
692       sobel_unit/horizontal_product_ff\[1\]_0[4]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
693       sobel_unit/horizontal_product_ff\[1\]_0[5]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
694       sobel_unit/horizontal_product_ff\[1\]_0[6]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
695       sobel_unit/horizontal_product_ff\[1\]_0[7]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
696       sobel_unit/horizontal_product_ff\[1\]_0[8]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
697       sobel_unit/horizontal_product_ff\[1\]_0[9]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
698       sobel_unit/horizontal_product_ff\[2\]_0[0]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
699       sobel_unit/horizontal_product_ff\[2\]_0[1]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
700       sobel_unit/horizontal_product_ff\[2\]_0[2]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
701       sobel_unit/horizontal_product_ff\[2\]_0[3]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
702       sobel_unit/horizontal_product_ff\[2\]_0[4]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
703       sobel_unit/horizontal_product_ff\[2\]_0[5]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
704       sobel_unit/horizontal_product_ff\[2\]_0[6]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
705       sobel_unit/horizontal_product_ff\[2\]_0[7]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
706       sobel_unit/horizontal_product_ff\[2\]_0[8]                      sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
707       sobel_unit/vertical_product_ff\[0\]_0[8]                        sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
708       sobel_unit/vertical_product_ff\[1\][1]                          sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
709       sobel_unit/vertical_product_ff\[1\][2]                          sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
710       sobel_unit/vertical_product_ff\[1\][3]                          sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
711       sobel_unit/vertical_product_ff\[1\][4]                          sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
712       sobel_unit/vertical_product_ff\[1\][5]                          sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
713       sobel_unit/vertical_product_ff\[1\][6]                          sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
714       sobel_unit/vertical_product_ff\[1\][7]                          sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
715       sobel_unit/vertical_product_ff\[1\]_0[0]                        sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
716       sobel_unit/vertical_product_ff\[1\]_0[1]                        sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
717       sobel_unit/vertical_product_ff\[1\]_0[2]                        sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
718       sobel_unit/vertical_product_ff\[1\]_0[3]                        sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
719       sobel_unit/vertical_product_ff\[1\]_0[4]                        sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
720       sobel_unit/vertical_product_ff\[1\]_0[5]                        sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
721       sobel_unit/vertical_product_ff\[1\]_0[6]                        sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
722       sobel_unit/vertical_product_ff\[1\]_0[7]                        sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
723       sobel_unit/vertical_product_ff\[1\]_0[8]                        sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
724       sobel_unit/vertical_product_ff\[1\]_0[9]                        sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
725       sobel_unit/vertical_product_ff\[2\]_0[0]                        sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
726       sobel_unit/vertical_product_ff\[2\]_0[1]                        sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
727       sobel_unit/vertical_product_ff\[2\]_0[2]                        sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
728       sobel_unit/vertical_product_ff\[2\]_0[3]                        sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
729       sobel_unit/vertical_product_ff\[2\]_0[4]                        sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
730       sobel_unit/vertical_product_ff\[2\]_0[5]                        sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
731       sobel_unit/vertical_product_ff\[2\]_0[6]                        sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
732       sobel_unit/vertical_product_ff\[2\]_0[7]                        sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
733       sobel_unit/vertical_product_ff\[2\]_0[8]                        sclr       reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.833      1.301                         
734       sobel_unit/vertical_product_ff\[0\]_0[8]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.834      1.823                         
735       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.840      1.817                         
736       sobel_unit/horizontal_product_ff\[2\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.840      1.817                         
737       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.841      1.816                         
738       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.845      1.812                         
739       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.848      1.809                         
740       sobel_unit/horizontal_product_ff\[2\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.848      1.809                         
741       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.854      1.803                         
742       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.858      1.799                         
743       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.859      1.798                         
744       sobel_unit/width_counter[4]                                     d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.887      1.770                         
745       sobel_unit/vertical_product_ff\[0\]_0[8]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.900      1.757                         
746       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.906      1.751                         
747       sobel_unit/horizontal_product_ff\[2\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.906      1.751                         
748       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.907      1.750                         
749       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.911      1.746                         
750       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[0]        ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.913      1.140                         
751       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.914      1.743                         
752       sobel_unit/horizontal_product_ff\[2\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.914      1.743                         
753       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.920      1.737                         
754       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.924      1.733                         
755       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.925      1.732                         
756       gray_in_fifo/dout_0[1]                                          asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
757       gray_in_fifo/dout_0[2]                                          asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
758       gray_in_fifo/dout_0[3]                                          asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
759       gray_in_fifo/dout_0[4]                                          asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
760       gray_in_fifo/dout_0[5]                                          asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
761       gray_in_fifo/dout_0[6]                                          asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
762       gray_in_fifo/dout_0[7]                                          asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
763       gray_in_fifo/dout_0_0[0]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
764       in_to_gray_fifo/dout_0[10]                                      asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
765       in_to_gray_fifo/dout_0[11]                                      asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
766       in_to_gray_fifo/dout_0[12]                                      asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
767       in_to_gray_fifo/dout_0[13]                                      asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
768       in_to_gray_fifo/dout_0[14]                                      asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
769       in_to_gray_fifo/dout_0[15]                                      asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
770       in_to_gray_fifo/dout_0[1]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
771       in_to_gray_fifo/dout_0[2]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
772       in_to_gray_fifo/dout_0[3]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
773       in_to_gray_fifo/dout_0[4]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
774       in_to_gray_fifo/dout_0[5]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
775       in_to_gray_fifo/dout_0[6]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
776       in_to_gray_fifo/dout_0[7]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
777       in_to_gray_fifo/dout_0[8]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
778       in_to_gray_fifo/dout_0[9]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
779       in_to_gray_fifo/dout_0_0[0]                                     asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
780       in_to_gray_fifo/dout_0_0[10]                                    asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
781       in_to_gray_fifo/dout_0_0[11]                                    asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
782       in_to_gray_fifo/dout_0_0[12]                                    asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
783       in_to_gray_fifo/dout_0_0[13]                                    asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
784       in_to_gray_fifo/dout_0_0[14]                                    asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
785       in_to_gray_fifo/dout_0_0[7]                                     asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
786       in_to_gray_fifo/dout_0_0[8]                                     asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
787       in_to_gray_fifo/dout_0_0[9]                                     asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
788       sobel_out_fifo/dout_0[1]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
789       sobel_out_fifo/dout_0[2]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
790       sobel_out_fifo/dout_0[3]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
791       sobel_out_fifo/dout_0[4]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
792       sobel_out_fifo/dout_0[5]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
793       sobel_out_fifo/dout_0[6]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
794       sobel_out_fifo/dout_0[7]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
795       sobel_out_fifo/dout_0_0[0]                                      asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.959      1.094                         
796       gray_in_fifo/dout_0[1]                                          asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
797       gray_in_fifo/dout_0[2]                                          asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
798       gray_in_fifo/dout_0[3]                                          asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
799       gray_in_fifo/dout_0[4]                                          asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
800       gray_in_fifo/dout_0[5]                                          asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
801       gray_in_fifo/dout_0[6]                                          asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
802       gray_in_fifo/dout_0[7]                                          asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
803       gray_in_fifo/dout_0_0[0]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
804       in_to_gray_fifo/dout_0[10]                                      asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
805       in_to_gray_fifo/dout_0[11]                                      asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
806       in_to_gray_fifo/dout_0[12]                                      asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
807       in_to_gray_fifo/dout_0[13]                                      asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
808       in_to_gray_fifo/dout_0[14]                                      asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
809       in_to_gray_fifo/dout_0[15]                                      asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
810       in_to_gray_fifo/dout_0[1]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
811       in_to_gray_fifo/dout_0[2]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
812       in_to_gray_fifo/dout_0[3]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
813       in_to_gray_fifo/dout_0[4]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
814       in_to_gray_fifo/dout_0[5]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
815       in_to_gray_fifo/dout_0[6]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
816       in_to_gray_fifo/dout_0[7]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
817       in_to_gray_fifo/dout_0[8]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
818       in_to_gray_fifo/dout_0[9]                                       asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
819       in_to_gray_fifo/dout_0_0[0]                                     asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
820       in_to_gray_fifo/dout_0_0[10]                                    asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
821       in_to_gray_fifo/dout_0_0[11]                                    asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
822       in_to_gray_fifo/dout_0_0[12]                                    asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
823       in_to_gray_fifo/dout_0_0[13]                                    asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
824       in_to_gray_fifo/dout_0_0[14]                                    asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
825       in_to_gray_fifo/dout_0_0[7]                                     asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
826       in_to_gray_fifo/dout_0_0[8]                                     asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
827       in_to_gray_fifo/dout_0_0[9]                                     asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
828       sobel_out_fifo/dout_0[1]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
829       sobel_out_fifo/dout_0[2]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
830       sobel_out_fifo/dout_0[3]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
831       sobel_out_fifo/dout_0[4]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
832       sobel_out_fifo/dout_0[5]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
833       sobel_out_fifo/dout_0[6]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
834       sobel_out_fifo/dout_0[7]                                        asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
835       sobel_out_fifo/dout_0_0[0]                                      asdata     reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.965      1.088                         
836       sobel_unit/vertical_product_ff\[0\]_0[8]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.966      1.691                         
837       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.972      1.685                         
838       sobel_unit/horizontal_product_ff\[2\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.972      1.685                         
839       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.973      1.684                         
840       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.977      1.680                         
841       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.980      1.677                         
842       sobel_unit/horizontal_product_ff\[2\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.980      1.677                         
843       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.986      1.671                         
844       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.990      1.667                         
845       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       6.991      1.666                         
846       sobel_unit/vertical_product_ff\[0\]_0[8]                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.032      1.625                         
847       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.038      1.619                         
848       sobel_unit/horizontal_product_ff\[2\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.038      1.619                         
849       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.039      1.618                         
850       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.043      1.614                         
851       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.046      1.611                         
852       sobel_unit/horizontal_product_ff\[2\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.046      1.611                         
853       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.052      1.605                         
854       sobel_unit/horizontal_product_ff\[0\]_0[8]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.056      1.601                         
855       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.057      1.600                         
856       sobel_unit/shift_reg_1_rst_cntr_delay                           d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.112      1.545                         
857       sobel_unit/shift_reg_rst_cntr_delay                             d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.112      1.545                         
858       gray_in_fifo/wr_addr[0]                                         d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.240      1.417                         
859       in_to_gray_fifo/dout_0[10]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
860       in_to_gray_fifo/dout_0[11]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
861       in_to_gray_fifo/dout_0[12]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
862       in_to_gray_fifo/dout_0[13]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
863       in_to_gray_fifo/dout_0[14]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
864       in_to_gray_fifo/dout_0[15]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
865       in_to_gray_fifo/dout_0[1]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
866       in_to_gray_fifo/dout_0[2]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
867       in_to_gray_fifo/dout_0[3]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
868       in_to_gray_fifo/dout_0[4]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
869       in_to_gray_fifo/dout_0[5]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
870       in_to_gray_fifo/dout_0[6]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
871       in_to_gray_fifo/dout_0[7]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
872       in_to_gray_fifo/dout_0[8]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
873       in_to_gray_fifo/dout_0[9]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
874       in_to_gray_fifo/dout_0_0[0]                                     d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
875       in_to_gray_fifo/dout_0_0[10]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
876       in_to_gray_fifo/dout_0_0[11]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
877       in_to_gray_fifo/dout_0_0[12]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
878       in_to_gray_fifo/dout_0_0[13]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
879       in_to_gray_fifo/dout_0_0[14]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
880       in_to_gray_fifo/dout_0_0[7]                                     d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
881       in_to_gray_fifo/dout_0_0[8]                                     d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
882       in_to_gray_fifo/dout_0_0[9]                                     d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.404      1.253                         
883       sobel_unit/vertical_product_ff\[0\]_0[8]                        d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.428      2.074                         
884       sobel_unit/horizontal_product_ff\[2\]_0[8]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.439      2.063                         
885       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.446      2.056                         
886       sobel_unit/vertical_product_ff\[0\]_0[8]                        d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.494      2.008                         
887       sobel_unit/vertical_product_ff\[1\]_0[7]                        d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.494      2.008                         
888       sobel_unit/horizontal_product_ff\[2\]_0[7]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.505      1.997                         
889       sobel_unit/horizontal_product_ff\[1\]_0[8]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.512      1.990                         
890       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.512      1.990                         
891       sobel_unit/vertical_product_ff\[0\]_0[8]                        d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.560      1.942                         
892       sobel_unit/vertical_product_ff\[1\]_0[6]                        d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.560      1.942                         
893       sobel_unit/width_counter[8]                                     d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.561      1.096                         
894       sobel_unit/horizontal_product_ff\[2\]_0[6]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.571      1.931                         
895       sobel_unit/horizontal_product_ff\[0\]_0[7]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.578      1.924                         
896       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.578      1.924                         
897       sobel_unit/vertical_product_ff\[0\]_0[8]                        d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.626      1.876                         
898       sobel_unit/vertical_product_ff\[1\]_0[5]                        d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.626      1.876                         
899       sobel_unit/horizontal_product_ff\[2\]_0[5]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.637      1.865                         
900       sobel_unit/horizontal_product_ff\[0\]_0[6]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.644      1.858                         
901       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.644      1.858                         
902       sobel_out_fifo/dout_0[1]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.666      0.991                         
903       sobel_out_fifo/dout_0[2]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.666      0.991                         
904       sobel_out_fifo/dout_0[3]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.666      0.991                         
905       sobel_out_fifo/dout_0[4]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.666      0.991                         
906       sobel_out_fifo/dout_0[5]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.666      0.991                         
907       sobel_out_fifo/dout_0[6]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.666      0.991                         
908       sobel_out_fifo/dout_0[7]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.666      0.991                         
909       sobel_out_fifo/dout_0_0[0]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.666      0.991                         
910       sobel_unit/vertical_product_ff\[0\]_0[8]                        d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.692      1.810                         
911       sobel_unit/vertical_product_ff\[1\]_0[4]                        d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.692      1.810                         
912       sobel_unit/width_counter[5]                                     d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.693      0.964                         
913       sobel_unit/horizontal_product_ff\[2\]_0[4]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.703      1.799                         
914       sobel_unit/horizontal_product_ff\[0\]_0[5]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.710      1.792                         
915       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.710      1.792                         
916       sobel_unit/sobel_state[0]                                       ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.713      0.340                         
917       sobel_unit/sobel_state[1]                                       ena        reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.713      0.340                         
918       gray_in_fifo/dout_0[1]                                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.728      0.929                         
919       gray_in_fifo/dout_0[2]                                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.728      0.929                         
920       gray_in_fifo/dout_0[3]                                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.728      0.929                         
921       gray_in_fifo/dout_0[4]                                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.728      0.929                         
922       gray_in_fifo/dout_0[5]                                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.728      0.929                         
923       gray_in_fifo/dout_0[6]                                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.728      0.929                         
924       gray_in_fifo/dout_0[7]                                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.728      0.929                         
925       gray_in_fifo/dout_0_0[0]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.728      0.929                         
926       sobel_unit/vertical_product_ff\[0\]_0[8]                        d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.758      1.744                         
927       sobel_unit/vertical_product_ff\[1\]_0[3]                        d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.758      1.744                         
928       sobel_unit/width_counter[2]                                     d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.759      0.898                         
929       sobel_unit/width_counter[3]                                     d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.759      0.898                         
930       sobel_unit/horizontal_product_ff\[2\]_0[3]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.769      1.733                         
931       sobel_unit/horizontal_product_ff\[0\]_0[4]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.776      1.726                         
932       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.776      1.726                         
933       sobel_unit/shift_reg_0                                          aclr0      reg      edge_detect_top|clk:r     System                    0.000           8.975       7.797      0.333                         
934       sobel_unit/shift_reg_2                                          aclr0      reg      edge_detect_top|clk:r     System                    0.000           8.975       7.797      0.333                         
935       sobel_unit/width_counter[1]                                     d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.820      0.837                         
936       sobel_unit/vertical_product_ff\[0\]_0[8]                        d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.824      1.678                         
937       sobel_unit/vertical_product_ff\[1\]_0[2]                        d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.824      1.678                         
938       sobel_unit/horizontal_product_ff\[2\]_0[2]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.835      1.667                         
939       sobel_unit/horizontal_product_ff\[0\]_0[3]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.842      1.660                         
940       sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.842      1.660                         
941       gray_scale_in/manage_gray/dout[7]                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.865      0.792                         
942       gray_in_fifo/dout_0[1]                                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
943       gray_in_fifo/dout_0[2]                                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
944       gray_in_fifo/dout_0[3]                                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
945       gray_in_fifo/dout_0[4]                                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
946       gray_in_fifo/dout_0[5]                                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
947       gray_in_fifo/dout_0[6]                                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
948       gray_in_fifo/dout_0[7]                                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
949       gray_in_fifo/dout_0_0[0]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
950       in_to_gray_fifo/dout_0[10]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
951       in_to_gray_fifo/dout_0[11]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
952       in_to_gray_fifo/dout_0[12]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
953       in_to_gray_fifo/dout_0[13]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
954       in_to_gray_fifo/dout_0[14]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
955       in_to_gray_fifo/dout_0[15]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
956       in_to_gray_fifo/dout_0[1]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
957       in_to_gray_fifo/dout_0[2]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
958       in_to_gray_fifo/dout_0[3]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
959       in_to_gray_fifo/dout_0[4]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
960       in_to_gray_fifo/dout_0[5]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
961       in_to_gray_fifo/dout_0[6]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
962       in_to_gray_fifo/dout_0[7]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
963       in_to_gray_fifo/dout_0[8]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
964       in_to_gray_fifo/dout_0[9]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
965       in_to_gray_fifo/dout_0_0[0]                                     d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
966       in_to_gray_fifo/dout_0_0[10]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
967       in_to_gray_fifo/dout_0_0[11]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
968       in_to_gray_fifo/dout_0_0[12]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
969       in_to_gray_fifo/dout_0_0[13]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
970       in_to_gray_fifo/dout_0_0[14]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
971       in_to_gray_fifo/dout_0_0[7]                                     d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
972       in_to_gray_fifo/dout_0_0[8]                                     d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
973       in_to_gray_fifo/dout_0_0[9]                                     d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
974       sobel_out_fifo/dout_0[1]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
975       sobel_out_fifo/dout_0[2]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
976       sobel_out_fifo/dout_0[3]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
977       sobel_out_fifo/dout_0[4]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
978       sobel_out_fifo/dout_0[5]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
979       sobel_out_fifo/dout_0[6]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
980       sobel_out_fifo/dout_0[7]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
981       sobel_out_fifo/dout_0_0[0]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.888      0.769                         
982       sobel_unit/vertical_product_ff\[0\]_0[8]                        d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.890      1.612                         
983       sobel_unit/vertical_product_ff\[1\]_0[1]                        d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.890      1.612                         
984       in_to_gray_fifo/dout_0[10]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
985       in_to_gray_fifo/dout_0[11]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
986       in_to_gray_fifo/dout_0[12]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
987       in_to_gray_fifo/dout_0[13]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
988       in_to_gray_fifo/dout_0[14]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
989       in_to_gray_fifo/dout_0[15]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
990       in_to_gray_fifo/dout_0[1]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
991       in_to_gray_fifo/dout_0[2]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
992       in_to_gray_fifo/dout_0[3]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
993       in_to_gray_fifo/dout_0[4]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
994       in_to_gray_fifo/dout_0[5]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
995       in_to_gray_fifo/dout_0[6]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
996       in_to_gray_fifo/dout_0[7]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
997       in_to_gray_fifo/dout_0[8]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
998       in_to_gray_fifo/dout_0[9]                                       d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
999       in_to_gray_fifo/dout_0_0[0]                                     d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
1000      in_to_gray_fifo/dout_0_0[10]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
1001      in_to_gray_fifo/dout_0_0[11]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
1002      in_to_gray_fifo/dout_0_0[12]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
1003      in_to_gray_fifo/dout_0_0[13]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
1004      in_to_gray_fifo/dout_0_0[14]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
1005      in_to_gray_fifo/dout_0_0[7]                                     d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
1006      in_to_gray_fifo/dout_0_0[8]                                     d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
1007      in_to_gray_fifo/dout_0_0[9]                                     d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
1008      sobel_unit/shift_reg_1_rst_cntr_rst                             d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
1009      sobel_unit/shift_reg_rst_cntr_rst                               d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.894      0.763                         
1010      sobel_unit/horizontal_product_ff\[2\]_0[1]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.901      1.601                         
1011      gray_in_fifo/dout_0[1]                                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.902      0.755                         
1012      gray_in_fifo/dout_0[2]                                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.902      0.755                         
1013      gray_in_fifo/dout_0[3]                                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.902      0.755                         
1014      gray_in_fifo/dout_0[4]                                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.902      0.755                         
1015      gray_in_fifo/dout_0[5]                                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.902      0.755                         
1016      gray_in_fifo/dout_0[6]                                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.902      0.755                         
1017      gray_in_fifo/dout_0[7]                                          d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.902      0.755                         
1018      gray_in_fifo/dout_0_0[0]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.902      0.755                         
1019      sobel_out_fifo/dout_0[1]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.902      0.755                         
1020      sobel_out_fifo/dout_0[2]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.902      0.755                         
1021      sobel_out_fifo/dout_0[3]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.902      0.755                         
1022      sobel_out_fifo/dout_0[4]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.902      0.755                         
1023      sobel_out_fifo/dout_0[5]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.902      0.755                         
1024      sobel_out_fifo/dout_0[6]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.902      0.755                         
1025      sobel_out_fifo/dout_0[7]                                        d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.902      0.755                         
1026      sobel_out_fifo/dout_0_0[0]                                      d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       7.902      0.755                         
1027      sobel_unit/horizontal_product_ff\[0\]_0[2]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.908      1.594                         
1028      sobel_unit/horizontal_product_ff\[1\]_0[9]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.908      1.594                         
1029      sobel_unit/vertical_product_ff\[1\]_0[0]                        d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.956      1.546                         
1030      sobel_unit/horizontal_product_ff\[2\]_0[0]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.962      1.540                         
1031      sobel_unit/horizontal_product_ff\[0\]_0[1]                      d          reg      System                    edge_detect_top|clk:r     0.000           8.975       7.969      1.533                         
1032      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[7]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.302      0.355                         
1033      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[7]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.302      0.355                         
1034      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[7]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.302      0.355                         
1035      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[7]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.302      0.355                         
1036      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[0]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1037      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[1]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1038      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[2]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1039      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[3]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1040      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[4]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1041      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[5]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1042      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[6]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1043      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[0]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1044      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[1]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1045      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[2]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1046      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[3]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1047      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[4]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1048      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[5]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1049      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[6]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1050      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[0]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1051      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[1]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1052      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[2]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1053      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[3]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1054      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[4]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1055      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[5]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1056      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[6]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1057      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[0]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1058      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[1]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1059      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[2]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1060      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[3]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1061      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[4]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1062      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[5]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1063      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[6]            d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.309      0.348                         
1064      sobel_unit/shift_reg\[1441\][0]                                 d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1065      sobel_unit/shift_reg\[1441\][1]                                 d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1066      sobel_unit/shift_reg\[1441\][2]                                 d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1067      sobel_unit/shift_reg\[1441\][3]                                 d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1068      sobel_unit/shift_reg\[1441\][4]                                 d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1069      sobel_unit/shift_reg\[1441\][5]                                 d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1070      sobel_unit/shift_reg\[1441\][6]                                 d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1071      sobel_unit/shift_reg\[1441\][7]                                 d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1072      sobel_unit/shift_reg\[1442\][0]                                 d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1073      sobel_unit/shift_reg\[1442\][1]                                 d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1074      sobel_unit/shift_reg\[1442\][2]                                 d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1075      sobel_unit/shift_reg\[1442\][3]                                 d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1076      sobel_unit/shift_reg\[1442\][4]                                 d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1077      sobel_unit/shift_reg\[1442\][5]                                 d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1078      sobel_unit/shift_reg\[1442\][6]                                 d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1079      sobel_unit/shift_reg\[1442\][7]                                 d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1080      sobel_unit/shift_reg\[1\][0]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1081      sobel_unit/shift_reg\[1\][1]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1082      sobel_unit/shift_reg\[1\][2]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1083      sobel_unit/shift_reg\[1\][3]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1084      sobel_unit/shift_reg\[1\][4]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1085      sobel_unit/shift_reg\[1\][5]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1086      sobel_unit/shift_reg\[1\][6]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1087      sobel_unit/shift_reg\[1\][7]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1088      sobel_unit/shift_reg\[2\][0]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1089      sobel_unit/shift_reg\[2\][1]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1090      sobel_unit/shift_reg\[2\][2]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1091      sobel_unit/shift_reg\[2\][3]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1092      sobel_unit/shift_reg\[2\][4]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1093      sobel_unit/shift_reg\[2\][5]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1094      sobel_unit/shift_reg\[2\][6]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1095      sobel_unit/shift_reg\[2\][7]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.317      0.340                         
1096      sobel_unit/shift_reg\[0\][0]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1097      sobel_unit/shift_reg\[0\][1]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1098      sobel_unit/shift_reg\[0\][2]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1099      sobel_unit/shift_reg\[0\][3]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1100      sobel_unit/shift_reg\[0\][4]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1101      sobel_unit/shift_reg\[0\][5]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1102      sobel_unit/shift_reg\[0\][6]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1103      sobel_unit/shift_reg\[0\][7]                                    d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1104      sobel_unit/shift_reg\[721\][0]                                  d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1105      sobel_unit/shift_reg\[721\][1]                                  d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1106      sobel_unit/shift_reg\[721\][2]                                  d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1107      sobel_unit/shift_reg\[721\][3]                                  d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1108      sobel_unit/shift_reg\[721\][4]                                  d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1109      sobel_unit/shift_reg\[721\][5]                                  d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1110      sobel_unit/shift_reg\[721\][6]                                  d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1111      sobel_unit/shift_reg\[721\][7]                                  d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1112      sobel_unit/shift_reg\[722\][0]                                  d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1113      sobel_unit/shift_reg\[722\][1]                                  d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1114      sobel_unit/shift_reg\[722\][2]                                  d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1115      sobel_unit/shift_reg\[722\][3]                                  d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1116      sobel_unit/shift_reg\[722\][4]                                  d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1117      sobel_unit/shift_reg\[722\][5]                                  d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1118      sobel_unit/shift_reg\[722\][6]                                  d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1119      sobel_unit/shift_reg\[722\][7]                                  d          reg      edge_detect_top|clk:r     edge_detect_top|clk:r     0.000           8.975       8.324      0.333                         
1120      sobel_unit/shift_reg\[1440\][0]                                 d          reg      System                    edge_detect_top|clk:r     0.000           8.975       9.169      0.333                         
1121      sobel_unit/shift_reg\[1440\][1]                                 d          reg      System                    edge_detect_top|clk:r     0.000           8.975       9.169      0.333                         
1122      sobel_unit/shift_reg\[1440\][2]                                 d          reg      System                    edge_detect_top|clk:r     0.000           8.975       9.169      0.333                         
1123      sobel_unit/shift_reg\[1440\][3]                                 d          reg      System                    edge_detect_top|clk:r     0.000           8.975       9.169      0.333                         
1124      sobel_unit/shift_reg\[1440\][4]                                 d          reg      System                    edge_detect_top|clk:r     0.000           8.975       9.169      0.333                         
1125      sobel_unit/shift_reg\[1440\][5]                                 d          reg      System                    edge_detect_top|clk:r     0.000           8.975       9.169      0.333                         
1126      sobel_unit/shift_reg\[1440\][6]                                 d          reg      System                    edge_detect_top|clk:r     0.000           8.975       9.169      0.333                         
1127      sobel_unit/shift_reg\[1440\][7]                                 d          reg      System                    edge_detect_top|clk:r     0.000           8.975       9.169      0.333                         
1128      sobel_unit/shift_reg\[720\][0]                                  d          reg      System                    edge_detect_top|clk:r     0.000           8.975       9.169      0.333                         
1129      sobel_unit/shift_reg\[720\][1]                                  d          reg      System                    edge_detect_top|clk:r     0.000           8.975       9.169      0.333                         
1130      sobel_unit/shift_reg\[720\][2]                                  d          reg      System                    edge_detect_top|clk:r     0.000           8.975       9.169      0.333                         
1131      sobel_unit/shift_reg\[720\][3]                                  d          reg      System                    edge_detect_top|clk:r     0.000           8.975       9.169      0.333                         
1132      sobel_unit/shift_reg\[720\][4]                                  d          reg      System                    edge_detect_top|clk:r     0.000           8.975       9.169      0.333                         
1133      sobel_unit/shift_reg\[720\][5]                                  d          reg      System                    edge_detect_top|clk:r     0.000           8.975       9.169      0.333                         
1134      sobel_unit/shift_reg\[720\][6]                                  d          reg      System                    edge_detect_top|clk:r     0.000           8.975       9.169      0.333                         
1135      sobel_unit/shift_reg\[720\][7]                                  d          reg      System                    edge_detect_top|clk:r     0.000           8.975       9.169      0.333                         
=======================================================================================================================================================================================================================


Start Points:

Index     Instance                                                        Pin        Type     Start Clock               Clock Delay     Slack 
----------------------------------------------------------------------------------------------------------------------------------------------
1         sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.155
2         sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.155
3         sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.155
4         sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.155
5         sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.155
6         sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.155
7         sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.155
8         sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.155
9         sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.155
10        sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.155
11        sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.155
12        sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.155
13        sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.155
14        sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.155
15        sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.155
16        sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.155
17        sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.149
18        sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.149
19        sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.149
20        sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.149
21        sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.149
22        sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.149
23        sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.149
24        sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.149
25        sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.149
26        sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.149
27        sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.149
28        sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.149
29        sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.149
30        sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.149
31        sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.149
32        sobel_unit/vertical_product_ff\[2\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.149
33        sobel_unit/horizontal_product_ff\[2\]_0[0]                      q          reg      edge_detect_top|clk:r     0.000           -2.144
34        sobel_unit/vertical_product_ff\[1\]_0[0]                        q          reg      edge_detect_top|clk:r     0.000           -2.144
35        sobel_unit/horizontal_product_ff\[1\]_0[0]                      q          reg      edge_detect_top|clk:r     0.000           -2.133
36        sobel_unit/vertical_product_ff\[2\]_0[1]                        q          reg      edge_detect_top|clk:r     0.000           -2.089
37        sobel_unit/horizontal_product_ff\[2\]_0[1]                      q          reg      edge_detect_top|clk:r     0.000           -2.078
38        sobel_unit/vertical_product_ff\[1\]_0[1]                        q          reg      edge_detect_top|clk:r     0.000           -2.078
39        sobel_unit/horizontal_product_ff\[1\]_0[1]                      q          reg      edge_detect_top|clk:r     0.000           -2.067
40        sobel_unit/vertical_product_ff\[2\]_0[2]                        q          reg      edge_detect_top|clk:r     0.000           -2.023
41        sobel_unit/vertical_product_ff\[1\]_0[2]                        q          reg      edge_detect_top|clk:r     0.000           -2.017
42        sobel_unit/horizontal_product_ff\[2\]_0[2]                      q          reg      edge_detect_top|clk:r     0.000           -2.012
43        sobel_unit/horizontal_product_ff\[1\]_0[2]                      q          reg      edge_detect_top|clk:r     0.000           -2.006
44        sobel_unit/vertical_product_ff\[2\]_0[3]                        q          reg      edge_detect_top|clk:r     0.000           -1.957
45        sobel_unit/vertical_product_ff\[1\]_0[3]                        q          reg      edge_detect_top|clk:r     0.000           -1.951
46        sobel_unit/horizontal_product_ff\[2\]_0[3]                      q          reg      edge_detect_top|clk:r     0.000           -1.946
47        sobel_unit/horizontal_product_ff\[1\]_0[3]                      q          reg      edge_detect_top|clk:r     0.000           -1.940
48        sobel_unit/vertical_product_ff\[2\]_0[4]                        q          reg      edge_detect_top|clk:r     0.000           -1.891
49        sobel_unit/vertical_product_ff\[1\]_0[4]                        q          reg      edge_detect_top|clk:r     0.000           -1.885
50        sobel_unit/horizontal_product_ff\[2\]_0[4]                      q          reg      edge_detect_top|clk:r     0.000           -1.880
51        sobel_unit/horizontal_product_ff\[1\]_0[4]                      q          reg      edge_detect_top|clk:r     0.000           -1.874
52        sobel_unit/vertical_product_ff\[2\]_0[5]                        q          reg      edge_detect_top|clk:r     0.000           -1.825
53        sobel_unit/vertical_product_ff\[1\]_0[5]                        q          reg      edge_detect_top|clk:r     0.000           -1.819
54        sobel_unit/horizontal_product_ff\[2\]_0[5]                      q          reg      edge_detect_top|clk:r     0.000           -1.814
55        sobel_unit/horizontal_product_ff\[1\]_0[5]                      q          reg      edge_detect_top|clk:r     0.000           -1.808
56        sobel_unit/vertical_product_ff\[2\]_0[6]                        q          reg      edge_detect_top|clk:r     0.000           -1.759
57        sobel_unit/vertical_product_ff\[1\]_0[6]                        q          reg      edge_detect_top|clk:r     0.000           -1.753
58        sobel_unit/horizontal_product_ff\[2\]_0[6]                      q          reg      edge_detect_top|clk:r     0.000           -1.748
59        sobel_unit/horizontal_product_ff\[1\]_0[6]                      q          reg      edge_detect_top|clk:r     0.000           -1.742
60        sobel_unit/vertical_product_ff\[2\]_0[7]                        q          reg      edge_detect_top|clk:r     0.000           -1.693
61        sobel_unit/vertical_product_ff\[1\]_0[7]                        q          reg      edge_detect_top|clk:r     0.000           -1.687
62        sobel_unit/horizontal_product_ff\[2\]_0[7]                      q          reg      edge_detect_top|clk:r     0.000           -1.682
63        sobel_unit/horizontal_product_ff\[1\]_0[7]                      q          reg      edge_detect_top|clk:r     0.000           -1.676
64        sobel_unit/vertical_product_ff\[2\]_0[8]                        q          reg      edge_detect_top|clk:r     0.000           -1.636
65        sobel_unit/vertical_product_ff\[1\]_0[8]                        q          reg      edge_detect_top|clk:r     0.000           -1.627
66        sobel_unit/horizontal_product_ff\[0\]_0[8]                      q          reg      edge_detect_top|clk:r     0.000           -1.625
67        sobel_unit/horizontal_product_ff\[1\]_0[8]                      q          reg      edge_detect_top|clk:r     0.000           -1.616
68        sobel_unit/horizontal_product_ff\[2\]_0[8]                      q          reg      edge_detect_top|clk:r     0.000           -1.565
69        sobel_unit/vertical_product_ff\[1\]_0[9]                        q          reg      edge_detect_top|clk:r     0.000           -1.562
70        in_to_gray_fifo/dout_0_0[0]                                     q          reg      edge_detect_top|clk:r     0.000           -1.139
71        in_to_gray_fifo/dout_0[8]                                       q          reg      edge_detect_top|clk:r     0.000           -1.128
72        in_to_gray_fifo/dout_0_0[8]                                     q          reg      edge_detect_top|clk:r     0.000           -1.073
73        in_to_gray_fifo/dout_0[9]                                       q          reg      edge_detect_top|clk:r     0.000           -1.067
74        in_to_gray_fifo/dout_0_0[9]                                     q          reg      edge_detect_top|clk:r     0.000           -1.007
75        in_to_gray_fifo/dout_0[10]                                      q          reg      edge_detect_top|clk:r     0.000           -1.001
76        sobel_unit/vertical_product_ff\[1\][1]                          q          reg      edge_detect_top|clk:r     0.000           -1.000
77        sobel_unit/horizontal_product_ff\[0\]_0[1]                      q          reg      edge_detect_top|clk:r     0.000           -0.989
78        in_to_gray_fifo/dout_0_0[10]                                    q          reg      edge_detect_top|clk:r     0.000           -0.941
79        in_to_gray_fifo/dout_0[11]                                      q          reg      edge_detect_top|clk:r     0.000           -0.935
80        sobel_unit/vertical_product_ff\[1\][2]                          q          reg      edge_detect_top|clk:r     0.000           -0.934
81        sobel_unit/horizontal_product_ff\[0\]_0[2]                      q          reg      edge_detect_top|clk:r     0.000           -0.923
82        in_to_gray_fifo/dout_0_0[11]                                    q          reg      edge_detect_top|clk:r     0.000           -0.875
83        in_to_gray_fifo/dout_0[12]                                      q          reg      edge_detect_top|clk:r     0.000           -0.869
84        sobel_unit/vertical_product_ff\[1\][3]                          q          reg      edge_detect_top|clk:r     0.000           -0.868
85        sobel_unit/horizontal_product_ff\[0\]_0[3]                      q          reg      edge_detect_top|clk:r     0.000           -0.857
86        in_to_gray_fifo/dout_0_0[12]                                    q          reg      edge_detect_top|clk:r     0.000           -0.809
87        in_to_gray_fifo/dout_0[13]                                      q          reg      edge_detect_top|clk:r     0.000           -0.803
88        sobel_unit/vertical_product_ff\[1\][4]                          q          reg      edge_detect_top|clk:r     0.000           -0.802
89        sobel_unit/horizontal_product_ff\[0\]_0[4]                      q          reg      edge_detect_top|clk:r     0.000           -0.791
90        in_to_gray_fifo/dout_0_0[13]                                    q          reg      edge_detect_top|clk:r     0.000           -0.743
91        in_to_gray_fifo/dout_0[14]                                      q          reg      edge_detect_top|clk:r     0.000           -0.737
92        sobel_unit/vertical_product_ff\[1\][5]                          q          reg      edge_detect_top|clk:r     0.000           -0.736
93        sobel_unit/horizontal_product_ff\[0\]_0[5]                      q          reg      edge_detect_top|clk:r     0.000           -0.725
94        in_to_gray_fifo/dout_0_0[14]                                    q          reg      edge_detect_top|clk:r     0.000           -0.677
95        sobel_unit/vertical_product_ff\[1\][6]                          q          reg      edge_detect_top|clk:r     0.000           -0.670
96        in_to_gray_fifo/dout_0[15]                                      q          reg      edge_detect_top|clk:r     0.000           -0.666
97        sobel_unit/horizontal_product_ff\[0\]_0[6]                      q          reg      edge_detect_top|clk:r     0.000           -0.659
98        sobel_unit/vertical_product_ff\[1\][7]                          q          reg      edge_detect_top|clk:r     0.000           -0.604
99        sobel_unit/horizontal_product_ff\[0\]_0[7]                      q          reg      edge_detect_top|clk:r     0.000           -0.593
100       sobel_unit/vertical_product_ff\[0\]_0[8]                        q          reg      edge_detect_top|clk:r     0.000           -0.553
101       sobel_unit/horizontal_product_ff\[1\]_0[9]                      q          reg      edge_detect_top|clk:r     0.000           -0.468
102       in_to_gray_fifo/dout_0_0[0]                                     q          reg      edge_detect_top|clk:r     0.000           -0.356
103       in_to_gray_fifo/dout_0_0[7]                                     q          reg      edge_detect_top|clk:r     0.000           -0.033
104       in_to_gray_fifo/dout_0[1]                                       q          reg      edge_detect_top|clk:r     0.000           0.033 
105       in_to_gray_fifo/dout_0[2]                                       q          reg      edge_detect_top|clk:r     0.000           0.099 
106       in_to_gray_fifo/dout_0[3]                                       q          reg      edge_detect_top|clk:r     0.000           0.165 
107       in_to_gray_fifo/dout_0[4]                                       q          reg      edge_detect_top|clk:r     0.000           0.231 
108       in_to_gray_fifo/dout_0[5]                                       q          reg      edge_detect_top|clk:r     0.000           0.297 
109       in_to_gray_fifo/dout_0[6]                                       q          reg      edge_detect_top|clk:r     0.000           0.363 
110       in_to_gray_fifo/dout_0[7]                                       q          reg      edge_detect_top|clk:r     0.000           0.429 
111       in_to_gray_fifo/dout_0_0[0]                                     q          reg      edge_detect_top|clk:r     0.000           0.639 
112       in_to_gray_fifo/dout_0_0[0]                                     q          reg      edge_detect_top|clk:r     0.000           1.668 
113       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           1.798 
114       sobel_out_fifo/wr_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           1.931 
115       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           1.996 
116       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           1.996 
117       sobel_out_fifo/rd_addr[2]                                       q          reg      edge_detect_top|clk:r     0.000           2.012 
118       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           2.062 
119       sobel_out_fifo/wr_addr[2]                                       q          reg      edge_detect_top|clk:r     0.000           2.286 
120       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           2.671 
121       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           2.671 
122       in_to_gray_fifo/dout_0_0[0]                                     q          reg      edge_detect_top|clk:r     0.000           2.678 
123       sobel_out_fifo/wr_addr[0]                                       q          reg      edge_detect_top|clk:r     0.000           2.686 
124       sobel_out_fifo/rd_addr[0]                                       q          reg      edge_detect_top|clk:r     0.000           2.721 
125       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           2.737 
126       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           2.737 
127       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           2.869 
128       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           2.917 
129       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           2.917 
130       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           2.917 
131       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           2.917 
132       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           2.924 
133       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           2.924 
134       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           2.935 
135       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           2.983 
136       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           2.983 
137       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           2.983 
138       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           2.983 
139       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           2.990 
140       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           2.990 
141       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.049 
142       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.049 
143       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.049 
144       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.049 
145       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.056 
146       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.056 
147       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.115 
148       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.115 
149       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.115 
150       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.115 
151       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.122 
152       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.122 
153       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.181 
154       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.181 
155       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.181 
156       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.181 
157       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.188 
158       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.188 
159       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.247 
160       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.247 
161       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.247 
162       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.247 
163       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.254 
164       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.254 
165       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.312 
166       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.313 
167       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.313 
168       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.313 
169       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.313 
170       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.320 
171       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.320 
172       sobel_unit/sobel_state[0]                                       q          reg      edge_detect_top|clk:r     0.000           3.333 
173       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.356 
174       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.379 
175       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.379 
176       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.379 
177       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.379 
178       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.386 
179       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.386 
180       gray_in_fifo/empty                                              q          reg      edge_detect_top|clk:r     0.000           3.400 
181       gray_in_fifo/wr_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.428 
182       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.445 
183       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.445 
184       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.445 
185       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.445 
186       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.452 
187       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           3.452 
188       gray_in_fifo/rd_addr[2]                                         q          reg      edge_detect_top|clk:r     0.000           3.516 
189       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
190       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
191       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
192       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
193       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
194       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
195       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
196       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
197       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
198       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
199       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
200       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
201       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
202       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
203       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
204       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
205       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
206       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
207       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
208       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
209       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
210       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
211       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
212       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.563 
213       gray_in_fifo/wr_addr[2]                                         q          reg      edge_detect_top|clk:r     0.000           3.782 
214       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
215       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
216       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
217       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
218       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
219       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
220       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
221       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
222       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
223       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
224       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
225       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
226       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
227       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
228       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
229       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
230       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
231       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
232       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
233       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
234       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
235       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
236       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
237       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           3.862 
238       in_to_gray_fifo/dout_0_0[0]                                     q          reg      edge_detect_top|clk:r     0.000           4.022 
239       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
240       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
241       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
242       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
243       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
244       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
245       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
246       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
247       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
248       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
249       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
250       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
251       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
252       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
253       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
254       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
255       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
256       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
257       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
258       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
259       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
260       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
261       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
262       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
263       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
264       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
265       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
266       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
267       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
268       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
269       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
270       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
271       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
272       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
273       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
274       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
275       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
276       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
277       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
278       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
279       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
280       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
281       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
282       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
283       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
284       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
285       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
286       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
287       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
288       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
289       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
290       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
291       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
292       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
293       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
294       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
295       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
296       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
297       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
298       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
299       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
300       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
301       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
302       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
303       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
304       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
305       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
306       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
307       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
308       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
309       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
310       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
311       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
312       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
313       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
314       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
315       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
316       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
317       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
318       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
319       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
320       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
321       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
322       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
323       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
324       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
325       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
326       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
327       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
328       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
329       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
330       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
331       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
332       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
333       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
334       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
335       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
336       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
337       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
338       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
339       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
340       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
341       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.046 
342       gray_in_fifo/wr_addr[0]                                         q          reg      edge_detect_top|clk:r     0.000           4.190 
343       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.207 
344       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.221 
345       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.221 
346       gray_in_fifo/rd_addr[0]                                         q          reg      edge_detect_top|clk:r     0.000           4.240 
347       sobel_unit/width_counter[0]                                     q          reg      edge_detect_top|clk:r     0.000           4.333 
348       sobel_unit/height_counter[8]                                    q          reg      edge_detect_top|clk:r     0.000           4.349 
349       sobel_unit/height_counter[0]                                    q          reg      edge_detect_top|clk:r     0.000           4.355 
350       sobel_unit/height_counter[6]                                    q          reg      edge_detect_top|clk:r     0.000           4.363 
351       sobel_unit/width_counter[7]                                     q          reg      edge_detect_top|clk:r     0.000           4.371 
352       sobel_unit/width_counter[6]                                     q          reg      edge_detect_top|clk:r     0.000           4.377 
353       sobel_unit/width_counter[8]                                     q          reg      edge_detect_top|clk:r     0.000           4.377 
354       sobel_unit/width_counter[4]                                     q          reg      edge_detect_top|clk:r     0.000           4.378 
355       sobel_unit/width_counter[5]                                     q          reg      edge_detect_top|clk:r     0.000           4.384 
356       sobel_unit/width_counter[9]                                     q          reg      edge_detect_top|clk:r     0.000           4.390 
357       sobel_unit/width_counter[2]                                     q          reg      edge_detect_top|clk:r     0.000           4.391 
358       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           4.474 
359       in_to_gray_fifo/dout_0_0[0]                                     q          reg      edge_detect_top|clk:r     0.000           4.510 
360       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           4.540 
361       sobel_unit/height_counter[7]                                    q          reg      edge_detect_top|clk:r     0.000           4.637 
362       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           4.650 
363       sobel_unit/width_counter[1]                                     q          reg      edge_detect_top|clk:r     0.000           4.659 
364       sobel_unit/width_counter[3]                                     q          reg      edge_detect_top|clk:r     0.000           4.665 
365       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           4.814 
366       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           4.818 
367       in_to_gray_fifo/rd_addr[0]                                      q          reg      edge_detect_top|clk:r     0.000           4.825 
368       in_to_gray_fifo/rd_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           4.832 
369       sobel_out_fifo/wr_addr[0]                                       q          reg      edge_detect_top|clk:r     0.000           5.003 
370       gray_scale_in/manage_gray/out_ff_state[0]                       q          reg      edge_detect_top|clk:r     0.000           5.024 
371       gray_in_fifo/wr_addr[0]                                         q          reg      edge_detect_top|clk:r     0.000           5.026 
372       in_to_gray_fifo/wr_addr[0]                                      q          reg      edge_detect_top|clk:r     0.000           5.040 
373       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.051 
374       in_to_gray_fifo/empty                                           q          reg      edge_detect_top|clk:r     0.000           5.085 
375       sobel_unit/height_counter[5]                                    q          reg      edge_detect_top|clk:r     0.000           5.103 
376       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           5.104 
377       sobel_unit/height_counter[1]                                    q          reg      edge_detect_top|clk:r     0.000           5.109 
378       sobel_unit/height_counter[3]                                    q          reg      edge_detect_top|clk:r     0.000           5.139 
379       sobel_unit/height_counter[2]                                    q          reg      edge_detect_top|clk:r     0.000           5.145 
380       sobel_unit/height_counter[4]                                    q          reg      edge_detect_top|clk:r     0.000           5.153 
381       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.193 
382       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.193 
383       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.193 
384       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.193 
385       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.193 
386       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.193 
387       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.193 
388       in_to_gray_fifo/dout_0_0[0]                                     q          reg      edge_detect_top|clk:r     0.000           5.264 
389       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.341 
390       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.341 
391       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.341 
392       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.341 
393       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.341 
394       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.341 
395       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.341 
396       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.341 
397       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
398       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
399       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
400       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
401       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
402       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
403       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
404       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
405       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
406       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
407       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
408       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
409       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
410       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
411       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
412       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
413       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
414       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
415       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
416       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
417       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
418       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
419       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
420       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.349 
421       sobel_unit/height_counter[9]                                    q          reg      edge_detect_top|clk:r     0.000           5.442 
422       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.482 
423       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.482 
424       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.482 
425       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.482 
426       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.482 
427       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.482 
428       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.482 
429       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.482 
430       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
431       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
432       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
433       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
434       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
435       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
436       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
437       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
438       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
439       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
440       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
441       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
442       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
443       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
444       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
445       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
446       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
447       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
448       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
449       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
450       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
451       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
452       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
453       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.490 
454       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           5.502 
455       in_to_gray_fifo/wr_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           5.520 
456       sobel_unit/height_counter[8]                                    q          reg      edge_detect_top|clk:r     0.000           5.521 
457       sobel_out_fifo/wr_addr[0]                                       q          reg      edge_detect_top|clk:r     0.000           5.539 
458       sobel_out_fifo/wr_addr[0]                                       q          reg      edge_detect_top|clk:r     0.000           5.539 
459       sobel_out_fifo/wr_addr[0]                                       q          reg      edge_detect_top|clk:r     0.000           5.539 
460       sobel_out_fifo/wr_addr[0]                                       q          reg      edge_detect_top|clk:r     0.000           5.539 
461       sobel_out_fifo/wr_addr[0]                                       q          reg      edge_detect_top|clk:r     0.000           5.539 
462       sobel_out_fifo/wr_addr[0]                                       q          reg      edge_detect_top|clk:r     0.000           5.539 
463       sobel_out_fifo/wr_addr[0]                                       q          reg      edge_detect_top|clk:r     0.000           5.539 
464       sobel_out_fifo/wr_addr[0]                                       q          reg      edge_detect_top|clk:r     0.000           5.539 
465       gray_in_fifo/wr_addr[0]                                         q          reg      edge_detect_top|clk:r     0.000           5.553 
466       gray_in_fifo/wr_addr[0]                                         q          reg      edge_detect_top|clk:r     0.000           5.553 
467       gray_in_fifo/wr_addr[0]                                         q          reg      edge_detect_top|clk:r     0.000           5.553 
468       gray_in_fifo/wr_addr[0]                                         q          reg      edge_detect_top|clk:r     0.000           5.553 
469       gray_in_fifo/wr_addr[0]                                         q          reg      edge_detect_top|clk:r     0.000           5.553 
470       gray_in_fifo/wr_addr[0]                                         q          reg      edge_detect_top|clk:r     0.000           5.553 
471       gray_in_fifo/wr_addr[0]                                         q          reg      edge_detect_top|clk:r     0.000           5.553 
472       gray_in_fifo/wr_addr[0]                                         q          reg      edge_detect_top|clk:r     0.000           5.553 
473       sobel_out_fifo/wr_addr[0]                                       q          reg      edge_detect_top|clk:r     0.000           5.568 
474       sobel_out_fifo/wr_addr[0]                                       q          reg      edge_detect_top|clk:r     0.000           5.568 
475       sobel_out_fifo/wr_addr[0]                                       q          reg      edge_detect_top|clk:r     0.000           5.568 
476       sobel_out_fifo/wr_addr[0]                                       q          reg      edge_detect_top|clk:r     0.000           5.568 
477       sobel_out_fifo/wr_addr[0]                                       q          reg      edge_detect_top|clk:r     0.000           5.568 
478       sobel_out_fifo/wr_addr[0]                                       q          reg      edge_detect_top|clk:r     0.000           5.568 
479       sobel_out_fifo/wr_addr[0]                                       q          reg      edge_detect_top|clk:r     0.000           5.568 
480       gray_in_fifo/wr_addr[0]                                         q          reg      edge_detect_top|clk:r     0.000           5.568 
481       gray_in_fifo/wr_addr[0]                                         q          reg      edge_detect_top|clk:r     0.000           5.568 
482       gray_in_fifo/wr_addr[0]                                         q          reg      edge_detect_top|clk:r     0.000           5.568 
483       gray_in_fifo/wr_addr[0]                                         q          reg      edge_detect_top|clk:r     0.000           5.568 
484       gray_in_fifo/wr_addr[0]                                         q          reg      edge_detect_top|clk:r     0.000           5.568 
485       gray_in_fifo/wr_addr[0]                                         q          reg      edge_detect_top|clk:r     0.000           5.568 
486       gray_in_fifo/wr_addr[0]                                         q          reg      edge_detect_top|clk:r     0.000           5.568 
487       gray_in_fifo/wr_addr[0]                                         q          reg      edge_detect_top|clk:r     0.000           5.568 
488       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
489       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
490       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
491       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
492       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
493       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
494       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
495       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
496       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
497       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
498       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
499       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
500       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
501       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
502       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
503       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
504       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
505       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
506       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
507       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
508       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
509       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
510       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
511       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.598 
512       sobel_unit/read_fifo                                            q          reg      edge_detect_top|clk:r     0.000           5.609 
513       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
514       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
515       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
516       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
517       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
518       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
519       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
520       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
521       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
522       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
523       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
524       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
525       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
526       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
527       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
528       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
529       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
530       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
531       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
532       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
533       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
534       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
535       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
536       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
537       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
538       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
539       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
540       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
541       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
542       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
543       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
544       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
545       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
546       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
547       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
548       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
549       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
550       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
551       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
552       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
553       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
554       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
555       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
556       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
557       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
558       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
559       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
560       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
561       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
562       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
563       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
564       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
565       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
566       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
567       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
568       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
569       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
570       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
571       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
572       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
573       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
574       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
575       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
576       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
577       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
578       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
579       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
580       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
581       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
582       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
583       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
584       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.613 
585       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           5.643 
586       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           5.759 
587       sobel_out_fifo/wr_addr[0]                                       q          reg      edge_detect_top|clk:r     0.000           5.857 
588       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.012 
589       sobel_out_fifo/wr_addr[0]                                       q          reg      edge_detect_top|clk:r     0.000           6.151 
590       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           6.153 
591       gray_in_fifo/wr_addr[0]                                         q          reg      edge_detect_top|clk:r     0.000           6.180 
592       sobel_unit/shift_reg_1_addr_cntr_reg[0]                         q          reg      edge_detect_top|clk:r     0.000           6.196 
593       sobel_unit/shift_reg_addr_cntr_reg[0]                           q          reg      edge_detect_top|clk:r     0.000           6.196 
594       gray_in_fifo/wr_addr[0]                                         q          reg      edge_detect_top|clk:r     0.000           6.209 
595       sobel_unit/shift_reg_1_addr_cntr_reg[1]                         q          reg      edge_detect_top|clk:r     0.000           6.239 
596       sobel_unit/shift_reg_1_addr_cntr_reg[1]                         q          reg      edge_detect_top|clk:r     0.000           6.239 
597       sobel_unit/shift_reg_1_addr_cntr_reg[1]                         q          reg      edge_detect_top|clk:r     0.000           6.239 
598       sobel_unit/shift_reg_1_addr_cntr_reg[1]                         q          reg      edge_detect_top|clk:r     0.000           6.239 
599       sobel_unit/shift_reg_1_addr_cntr_reg[1]                         q          reg      edge_detect_top|clk:r     0.000           6.239 
600       sobel_unit/shift_reg_1_addr_cntr_reg[1]                         q          reg      edge_detect_top|clk:r     0.000           6.239 
601       sobel_unit/shift_reg_addr_cntr_reg[1]                           q          reg      edge_detect_top|clk:r     0.000           6.239 
602       sobel_unit/shift_reg_addr_cntr_reg[1]                           q          reg      edge_detect_top|clk:r     0.000           6.239 
603       sobel_unit/shift_reg_addr_cntr_reg[1]                           q          reg      edge_detect_top|clk:r     0.000           6.239 
604       sobel_unit/shift_reg_addr_cntr_reg[1]                           q          reg      edge_detect_top|clk:r     0.000           6.239 
605       sobel_unit/shift_reg_addr_cntr_reg[1]                           q          reg      edge_detect_top|clk:r     0.000           6.239 
606       sobel_unit/shift_reg_addr_cntr_reg[1]                           q          reg      edge_detect_top|clk:r     0.000           6.239 
607       sobel_unit/shift_reg_1_addr_cntr_reg[1]                         q          reg      edge_detect_top|clk:r     0.000           6.245 
608       sobel_unit/shift_reg_1_addr_cntr_reg[1]                         q          reg      edge_detect_top|clk:r     0.000           6.245 
609       sobel_unit/shift_reg_1_addr_cntr_reg[1]                         q          reg      edge_detect_top|clk:r     0.000           6.245 
610       sobel_unit/shift_reg_addr_cntr_reg[1]                           q          reg      edge_detect_top|clk:r     0.000           6.245 
611       sobel_unit/shift_reg_addr_cntr_reg[1]                           q          reg      edge_detect_top|clk:r     0.000           6.245 
612       sobel_unit/shift_reg_addr_cntr_reg[1]                           q          reg      edge_detect_top|clk:r     0.000           6.245 
613       sobel_unit/shift_reg_1_addr_cntr_reg[2]                         q          reg      edge_detect_top|clk:r     0.000           6.253 
614       sobel_unit/shift_reg_addr_cntr_reg[2]                           q          reg      edge_detect_top|clk:r     0.000           6.253 
615       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.286 
616       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.286 
617       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           6.298 
618       sobel_unit/shift_reg_1_addr_cntr_reg[3]                         q          reg      edge_detect_top|clk:r     0.000           6.394 
619       sobel_unit/shift_reg_addr_cntr_reg[3]                           q          reg      edge_detect_top|clk:r     0.000           6.394 
620       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           6.427 
621       sobel_unit/shift_reg_1_addr_cntr_reg[4]                         q          reg      edge_detect_top|clk:r     0.000           6.452 
622       sobel_unit/shift_reg_addr_cntr_reg[4]                           q          reg      edge_detect_top|clk:r     0.000           6.452 
623       gray_in_fifo/wr_addr[0]                                         q          reg      edge_detect_top|clk:r     0.000           6.483 
624       sobel_out_fifo/wr_addr[0]                                       q          reg      edge_detect_top|clk:r     0.000           6.513 
625       sobel_unit/shift_reg_1_addr_cntr_reg[7]                         q          reg      edge_detect_top|clk:r     0.000           6.513 
626       sobel_unit/shift_reg_addr_cntr_reg[7]                           q          reg      edge_detect_top|clk:r     0.000           6.513 
627       sobel_unit/shift_reg_1_addr_cntr_reg[5]                         q          reg      edge_detect_top|clk:r     0.000           6.518 
628       sobel_unit/shift_reg_addr_cntr_reg[5]                           q          reg      edge_detect_top|clk:r     0.000           6.518 
629       sobel_unit/shift_reg_1_addr_cntr_reg[6]                         q          reg      edge_detect_top|clk:r     0.000           6.519 
630       sobel_unit/shift_reg_addr_cntr_reg[6]                           q          reg      edge_detect_top|clk:r     0.000           6.519 
631       sobel_unit/shift_reg_1_addr_cntr_reg[8]                         q          reg      edge_detect_top|clk:r     0.000           6.527 
632       sobel_unit/shift_reg_addr_cntr_reg[8]                           q          reg      edge_detect_top|clk:r     0.000           6.527 
633       sobel_unit/shift_reg\[1440\][0]                                 q          reg      edge_detect_top|clk:r     0.000           6.570 
634       in_to_gray_fifo/wr_addr[2]                                      q          reg      edge_detect_top|clk:r     0.000           6.572 
635       sobel_unit/shift_reg\[1\][0]                                    q          reg      edge_detect_top|clk:r     0.000           6.576 
636       sobel_unit/shift_reg\[1441\][0]                                 q          reg      edge_detect_top|clk:r     0.000           6.576 
637       sobel_unit/shift_reg\[2\][0]                                    q          reg      edge_detect_top|clk:r     0.000           6.577 
638       sobel_unit/shift_reg\[0\][0]                                    q          reg      edge_detect_top|clk:r     0.000           6.581 
639       sobel_unit/shift_reg\[722\][0]                                  q          reg      edge_detect_top|clk:r     0.000           6.584 
640       sobel_unit/shift_reg\[1442\][0]                                 q          reg      edge_detect_top|clk:r     0.000           6.584 
641       sobel_unit/shift_reg\[721\][0]                                  q          reg      edge_detect_top|clk:r     0.000           6.590 
642       gray_in_fifo/dout_0_0[0]                                        q          reg      edge_detect_top|clk:r     0.000           6.594 
643       sobel_unit/shift_reg\[720\][0]                                  q          reg      edge_detect_top|clk:r     0.000           6.595 
644       sobel_unit/shift_reg\[1440\][1]                                 q          reg      edge_detect_top|clk:r     0.000           6.636 
645       sobel_unit/shift_reg\[1\][1]                                    q          reg      edge_detect_top|clk:r     0.000           6.642 
646       sobel_unit/shift_reg\[1441\][1]                                 q          reg      edge_detect_top|clk:r     0.000           6.642 
647       sobel_unit/shift_reg\[2\][1]                                    q          reg      edge_detect_top|clk:r     0.000           6.643 
648       sobel_unit/shift_reg\[0\][1]                                    q          reg      edge_detect_top|clk:r     0.000           6.647 
649       sobel_unit/shift_reg\[722\][1]                                  q          reg      edge_detect_top|clk:r     0.000           6.650 
650       sobel_unit/shift_reg\[1442\][1]                                 q          reg      edge_detect_top|clk:r     0.000           6.650 
651       sobel_unit/shift_reg\[721\][1]                                  q          reg      edge_detect_top|clk:r     0.000           6.656 
652       gray_in_fifo/dout_0[1]                                          q          reg      edge_detect_top|clk:r     0.000           6.660 
653       sobel_unit/shift_reg\[720\][1]                                  q          reg      edge_detect_top|clk:r     0.000           6.661 
654       sobel_unit/shift_reg\[1440\][2]                                 q          reg      edge_detect_top|clk:r     0.000           6.702 
655       sobel_unit/shift_reg\[1\][2]                                    q          reg      edge_detect_top|clk:r     0.000           6.708 
656       sobel_unit/shift_reg\[1441\][2]                                 q          reg      edge_detect_top|clk:r     0.000           6.708 
657       sobel_unit/shift_reg\[2\][2]                                    q          reg      edge_detect_top|clk:r     0.000           6.709 
658       sobel_unit/shift_reg\[0\][2]                                    q          reg      edge_detect_top|clk:r     0.000           6.713 
659       sobel_unit/shift_reg\[722\][2]                                  q          reg      edge_detect_top|clk:r     0.000           6.716 
660       sobel_unit/shift_reg\[1442\][2]                                 q          reg      edge_detect_top|clk:r     0.000           6.716 
661       sobel_unit/shift_reg\[721\][2]                                  q          reg      edge_detect_top|clk:r     0.000           6.722 
662       gray_in_fifo/dout_0[2]                                          q          reg      edge_detect_top|clk:r     0.000           6.726 
663       sobel_unit/shift_reg\[720\][2]                                  q          reg      edge_detect_top|clk:r     0.000           6.727 
664       sobel_unit/width_counter[0]                                     q          reg      edge_detect_top|clk:r     0.000           6.755 
665       sobel_unit/shift_reg\[1440\][3]                                 q          reg      edge_detect_top|clk:r     0.000           6.768 
666       sobel_unit/shift_reg\[1\][3]                                    q          reg      edge_detect_top|clk:r     0.000           6.774 
667       sobel_unit/shift_reg\[1441\][3]                                 q          reg      edge_detect_top|clk:r     0.000           6.774 
668       sobel_unit/shift_reg\[2\][3]                                    q          reg      edge_detect_top|clk:r     0.000           6.775 
669       sobel_unit/shift_reg\[0\][3]                                    q          reg      edge_detect_top|clk:r     0.000           6.779 
670       sobel_unit/shift_reg\[722\][3]                                  q          reg      edge_detect_top|clk:r     0.000           6.782 
671       sobel_unit/shift_reg\[1442\][3]                                 q          reg      edge_detect_top|clk:r     0.000           6.782 
672       sobel_unit/shift_reg_1_addr_cntr_reg[9]                         q          reg      edge_detect_top|clk:r     0.000           6.785 
673       sobel_unit/shift_reg_addr_cntr_reg[9]                           q          reg      edge_detect_top|clk:r     0.000           6.785 
674       sobel_out_fifo/wr_addr[0]                                       q          reg      edge_detect_top|clk:r     0.000           6.787 
675       sobel_unit/shift_reg\[721\][3]                                  q          reg      edge_detect_top|clk:r     0.000           6.788 
676       gray_in_fifo/dout_0[3]                                          q          reg      edge_detect_top|clk:r     0.000           6.792 
677       sobel_unit/shift_reg\[720\][3]                                  q          reg      edge_detect_top|clk:r     0.000           6.793 
678       sobel_unit/width_counter[0]                                     q          reg      edge_detect_top|clk:r     0.000           6.821 
679       sobel_unit/width_counter[0]                                     q          reg      edge_detect_top|clk:r     0.000           6.821 
680       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
681       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
682       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
683       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
684       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
685       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
686       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
687       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
688       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
689       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
690       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
691       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
692       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
693       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
694       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
695       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
696       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
697       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
698       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
699       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
700       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
701       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
702       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
703       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
704       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
705       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
706       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
707       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
708       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
709       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
710       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
711       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
712       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
713       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
714       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
715       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
716       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
717       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
718       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
719       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
720       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
721       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
722       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
723       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
724       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
725       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
726       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
727       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
728       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
729       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
730       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
731       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
732       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
733       sobel_unit/sobel_state[1]                                       q          reg      edge_detect_top|clk:r     0.000           6.833 
734       sobel_unit/shift_reg\[1440\][4]                                 q          reg      edge_detect_top|clk:r     0.000           6.834 
735       sobel_unit/shift_reg\[1\][4]                                    q          reg      edge_detect_top|clk:r     0.000           6.840 
736       sobel_unit/shift_reg\[1441\][4]                                 q          reg      edge_detect_top|clk:r     0.000           6.840 
737       sobel_unit/shift_reg\[2\][4]                                    q          reg      edge_detect_top|clk:r     0.000           6.841 
738       sobel_unit/shift_reg\[0\][4]                                    q          reg      edge_detect_top|clk:r     0.000           6.845 
739       sobel_unit/shift_reg\[722\][4]                                  q          reg      edge_detect_top|clk:r     0.000           6.848 
740       sobel_unit/shift_reg\[1442\][4]                                 q          reg      edge_detect_top|clk:r     0.000           6.848 
741       sobel_unit/shift_reg\[721\][4]                                  q          reg      edge_detect_top|clk:r     0.000           6.854 
742       gray_in_fifo/dout_0[4]                                          q          reg      edge_detect_top|clk:r     0.000           6.858 
743       sobel_unit/shift_reg\[720\][4]                                  q          reg      edge_detect_top|clk:r     0.000           6.859 
744       sobel_unit/width_counter[0]                                     q          reg      edge_detect_top|clk:r     0.000           6.887 
745       sobel_unit/shift_reg\[1440\][5]                                 q          reg      edge_detect_top|clk:r     0.000           6.900 
746       sobel_unit/shift_reg\[1\][5]                                    q          reg      edge_detect_top|clk:r     0.000           6.906 
747       sobel_unit/shift_reg\[1441\][5]                                 q          reg      edge_detect_top|clk:r     0.000           6.906 
748       sobel_unit/shift_reg\[2\][5]                                    q          reg      edge_detect_top|clk:r     0.000           6.907 
749       sobel_unit/shift_reg\[0\][5]                                    q          reg      edge_detect_top|clk:r     0.000           6.911 
750       sobel_unit/write_fifo                                           q          reg      edge_detect_top|clk:r     0.000           6.913 
751       sobel_unit/shift_reg\[722\][5]                                  q          reg      edge_detect_top|clk:r     0.000           6.914 
752       sobel_unit/shift_reg\[1442\][5]                                 q          reg      edge_detect_top|clk:r     0.000           6.914 
753       sobel_unit/shift_reg\[721\][5]                                  q          reg      edge_detect_top|clk:r     0.000           6.920 
754       gray_in_fifo/dout_0[5]                                          q          reg      edge_detect_top|clk:r     0.000           6.924 
755       sobel_unit/shift_reg\[720\][5]                                  q          reg      edge_detect_top|clk:r     0.000           6.925 
756       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[1]            q          reg      edge_detect_top|clk:r     0.000           6.959 
757       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[2]            q          reg      edge_detect_top|clk:r     0.000           6.959 
758       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[3]            q          reg      edge_detect_top|clk:r     0.000           6.959 
759       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[4]            q          reg      edge_detect_top|clk:r     0.000           6.959 
760       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[5]            q          reg      edge_detect_top|clk:r     0.000           6.959 
761       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[6]            q          reg      edge_detect_top|clk:r     0.000           6.959 
762       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[7]            q          reg      edge_detect_top|clk:r     0.000           6.959 
763       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram0_[0]            q          reg      edge_detect_top|clk:r     0.000           6.959 
764       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[10]     q          reg      edge_detect_top|clk:r     0.000           6.959 
765       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[11]     q          reg      edge_detect_top|clk:r     0.000           6.959 
766       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[12]     q          reg      edge_detect_top|clk:r     0.000           6.959 
767       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[13]     q          reg      edge_detect_top|clk:r     0.000           6.959 
768       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[14]     q          reg      edge_detect_top|clk:r     0.000           6.959 
769       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[15]     q          reg      edge_detect_top|clk:r     0.000           6.959 
770       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[17]     q          reg      edge_detect_top|clk:r     0.000           6.959 
771       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[18]     q          reg      edge_detect_top|clk:r     0.000           6.959 
772       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[19]     q          reg      edge_detect_top|clk:r     0.000           6.959 
773       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[20]     q          reg      edge_detect_top|clk:r     0.000           6.959 
774       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[21]     q          reg      edge_detect_top|clk:r     0.000           6.959 
775       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[22]     q          reg      edge_detect_top|clk:r     0.000           6.959 
776       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[23]     q          reg      edge_detect_top|clk:r     0.000           6.959 
777       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[8]      q          reg      edge_detect_top|clk:r     0.000           6.959 
778       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[9]      q          reg      edge_detect_top|clk:r     0.000           6.959 
779       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[0]      q          reg      edge_detect_top|clk:r     0.000           6.959 
780       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[3]      q          reg      edge_detect_top|clk:r     0.000           6.959 
781       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[4]      q          reg      edge_detect_top|clk:r     0.000           6.959 
782       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[5]      q          reg      edge_detect_top|clk:r     0.000           6.959 
783       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[6]      q          reg      edge_detect_top|clk:r     0.000           6.959 
784       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[7]      q          reg      edge_detect_top|clk:r     0.000           6.959 
785       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[16]     q          reg      edge_detect_top|clk:r     0.000           6.959 
786       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[1]      q          reg      edge_detect_top|clk:r     0.000           6.959 
787       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram0_[2]      q          reg      edge_detect_top|clk:r     0.000           6.959 
788       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[1]        q          reg      edge_detect_top|clk:r     0.000           6.959 
789       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[2]        q          reg      edge_detect_top|clk:r     0.000           6.959 
790       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[3]        q          reg      edge_detect_top|clk:r     0.000           6.959 
791       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[4]        q          reg      edge_detect_top|clk:r     0.000           6.959 
792       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[5]        q          reg      edge_detect_top|clk:r     0.000           6.959 
793       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[6]        q          reg      edge_detect_top|clk:r     0.000           6.959 
794       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[7]        q          reg      edge_detect_top|clk:r     0.000           6.959 
795       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[0]        q          reg      edge_detect_top|clk:r     0.000           6.959 
796       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[1]            q          reg      edge_detect_top|clk:r     0.000           6.965 
797       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[2]            q          reg      edge_detect_top|clk:r     0.000           6.965 
798       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[3]            q          reg      edge_detect_top|clk:r     0.000           6.965 
799       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[4]            q          reg      edge_detect_top|clk:r     0.000           6.965 
800       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[5]            q          reg      edge_detect_top|clk:r     0.000           6.965 
801       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[6]            q          reg      edge_detect_top|clk:r     0.000           6.965 
802       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[7]            q          reg      edge_detect_top|clk:r     0.000           6.965 
803       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram2_[0]            q          reg      edge_detect_top|clk:r     0.000           6.965 
804       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[10]     q          reg      edge_detect_top|clk:r     0.000           6.965 
805       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[11]     q          reg      edge_detect_top|clk:r     0.000           6.965 
806       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[12]     q          reg      edge_detect_top|clk:r     0.000           6.965 
807       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[13]     q          reg      edge_detect_top|clk:r     0.000           6.965 
808       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[14]     q          reg      edge_detect_top|clk:r     0.000           6.965 
809       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[15]     q          reg      edge_detect_top|clk:r     0.000           6.965 
810       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[17]     q          reg      edge_detect_top|clk:r     0.000           6.965 
811       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[18]     q          reg      edge_detect_top|clk:r     0.000           6.965 
812       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[19]     q          reg      edge_detect_top|clk:r     0.000           6.965 
813       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[20]     q          reg      edge_detect_top|clk:r     0.000           6.965 
814       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[21]     q          reg      edge_detect_top|clk:r     0.000           6.965 
815       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[22]     q          reg      edge_detect_top|clk:r     0.000           6.965 
816       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[23]     q          reg      edge_detect_top|clk:r     0.000           6.965 
817       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[8]      q          reg      edge_detect_top|clk:r     0.000           6.965 
818       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[9]      q          reg      edge_detect_top|clk:r     0.000           6.965 
819       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[0]      q          reg      edge_detect_top|clk:r     0.000           6.965 
820       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[3]      q          reg      edge_detect_top|clk:r     0.000           6.965 
821       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[4]      q          reg      edge_detect_top|clk:r     0.000           6.965 
822       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[5]      q          reg      edge_detect_top|clk:r     0.000           6.965 
823       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[6]      q          reg      edge_detect_top|clk:r     0.000           6.965 
824       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[7]      q          reg      edge_detect_top|clk:r     0.000           6.965 
825       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[16]     q          reg      edge_detect_top|clk:r     0.000           6.965 
826       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[1]      q          reg      edge_detect_top|clk:r     0.000           6.965 
827       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram2_[2]      q          reg      edge_detect_top|clk:r     0.000           6.965 
828       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram0_[1]        q          reg      edge_detect_top|clk:r     0.000           6.965 
829       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[2]        q          reg      edge_detect_top|clk:r     0.000           6.965 
830       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[3]        q          reg      edge_detect_top|clk:r     0.000           6.965 
831       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[4]        q          reg      edge_detect_top|clk:r     0.000           6.965 
832       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[5]        q          reg      edge_detect_top|clk:r     0.000           6.965 
833       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[6]        q          reg      edge_detect_top|clk:r     0.000           6.965 
834       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[7]        q          reg      edge_detect_top|clk:r     0.000           6.965 
835       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram2_[0]        q          reg      edge_detect_top|clk:r     0.000           6.965 
836       sobel_unit/shift_reg\[1440\][6]                                 q          reg      edge_detect_top|clk:r     0.000           6.966 
837       sobel_unit/shift_reg\[1\][6]                                    q          reg      edge_detect_top|clk:r     0.000           6.972 
838       sobel_unit/shift_reg\[1441\][6]                                 q          reg      edge_detect_top|clk:r     0.000           6.972 
839       sobel_unit/shift_reg\[2\][6]                                    q          reg      edge_detect_top|clk:r     0.000           6.973 
840       sobel_unit/shift_reg\[0\][6]                                    q          reg      edge_detect_top|clk:r     0.000           6.977 
841       sobel_unit/shift_reg\[722\][6]                                  q          reg      edge_detect_top|clk:r     0.000           6.980 
842       sobel_unit/shift_reg\[1442\][6]                                 q          reg      edge_detect_top|clk:r     0.000           6.980 
843       sobel_unit/shift_reg\[721\][6]                                  q          reg      edge_detect_top|clk:r     0.000           6.986 
844       gray_in_fifo/dout_0[6]                                          q          reg      edge_detect_top|clk:r     0.000           6.990 
845       sobel_unit/shift_reg\[720\][6]                                  q          reg      edge_detect_top|clk:r     0.000           6.991 
846       sobel_unit/shift_reg\[1440\][7]                                 q          reg      edge_detect_top|clk:r     0.000           7.032 
847       sobel_unit/shift_reg\[1\][7]                                    q          reg      edge_detect_top|clk:r     0.000           7.038 
848       sobel_unit/shift_reg\[1441\][7]                                 q          reg      edge_detect_top|clk:r     0.000           7.038 
849       sobel_unit/shift_reg\[2\][7]                                    q          reg      edge_detect_top|clk:r     0.000           7.039 
850       sobel_unit/shift_reg\[0\][7]                                    q          reg      edge_detect_top|clk:r     0.000           7.043 
851       sobel_unit/shift_reg\[722\][7]                                  q          reg      edge_detect_top|clk:r     0.000           7.046 
852       sobel_unit/shift_reg\[1442\][7]                                 q          reg      edge_detect_top|clk:r     0.000           7.046 
853       sobel_unit/shift_reg\[721\][7]                                  q          reg      edge_detect_top|clk:r     0.000           7.052 
854       gray_in_fifo/dout_0[7]                                          q          reg      edge_detect_top|clk:r     0.000           7.056 
855       sobel_unit/shift_reg\[720\][7]                                  q          reg      edge_detect_top|clk:r     0.000           7.057 
856       sobel_unit/shift_reg_1_addr_cntr_reg[1]                         q          reg      edge_detect_top|clk:r     0.000           7.112 
857       sobel_unit/shift_reg_addr_cntr_reg[1]                           q          reg      edge_detect_top|clk:r     0.000           7.112 
858       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           7.240 
859       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
860       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
861       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
862       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
863       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
864       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
865       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
866       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
867       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
868       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
869       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
870       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
871       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
872       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
873       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
874       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
875       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
876       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
877       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
878       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
879       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
880       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
881       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
882       in_to_gray_fifo/rd_addr[1]                                      q          reg      edge_detect_top|clk:r     0.000           7.404 
883       sobel_unit/shift_reg_0                                          q_a[0]     reg      System                    0.000           7.428 
884       sobel_unit/shift_reg_0                                          q_a[0]     reg      System                    0.000           7.439 
885       sobel_unit/shift_reg_2                                          q_a[0]     reg      System                    0.000           7.446 
886       sobel_unit/shift_reg_0                                          q_a[1]     reg      System                    0.000           7.494 
887       sobel_unit/shift_reg_0                                          q_a[0]     reg      System                    0.000           7.494 
888       sobel_unit/shift_reg_0                                          q_a[0]     reg      System                    0.000           7.505 
889       sobel_unit/shift_reg_2                                          q_a[0]     reg      System                    0.000           7.512 
890       sobel_unit/shift_reg_2                                          q_a[1]     reg      System                    0.000           7.512 
891       sobel_unit/shift_reg_0                                          q_a[2]     reg      System                    0.000           7.560 
892       sobel_unit/shift_reg_0                                          q_a[0]     reg      System                    0.000           7.560 
893       sobel_unit/width_counter[0]                                     q          reg      edge_detect_top|clk:r     0.000           7.561 
894       sobel_unit/shift_reg_0                                          q_a[0]     reg      System                    0.000           7.571 
895       sobel_unit/shift_reg_2                                          q_a[0]     reg      System                    0.000           7.578 
896       sobel_unit/shift_reg_2                                          q_a[2]     reg      System                    0.000           7.578 
897       sobel_unit/shift_reg_0                                          q_a[3]     reg      System                    0.000           7.626 
898       sobel_unit/shift_reg_0                                          q_a[0]     reg      System                    0.000           7.626 
899       sobel_unit/shift_reg_0                                          q_a[0]     reg      System                    0.000           7.637 
900       sobel_unit/shift_reg_2                                          q_a[0]     reg      System                    0.000           7.644 
901       sobel_unit/shift_reg_2                                          q_a[3]     reg      System                    0.000           7.644 
902       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           7.666 
903       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           7.666 
904       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           7.666 
905       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           7.666 
906       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           7.666 
907       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           7.666 
908       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           7.666 
909       sobel_out_fifo/rd_addr[1]                                       q          reg      edge_detect_top|clk:r     0.000           7.666 
910       sobel_unit/shift_reg_0                                          q_a[4]     reg      System                    0.000           7.692 
911       sobel_unit/shift_reg_0                                          q_a[0]     reg      System                    0.000           7.692 
912       sobel_unit/width_counter[0]                                     q          reg      edge_detect_top|clk:r     0.000           7.693 
913       sobel_unit/shift_reg_0                                          q_a[0]     reg      System                    0.000           7.703 
914       sobel_unit/shift_reg_2                                          q_a[0]     reg      System                    0.000           7.710 
915       sobel_unit/shift_reg_2                                          q_a[4]     reg      System                    0.000           7.710 
916       gray_in_fifo/empty                                              q          reg      edge_detect_top|clk:r     0.000           7.713 
917       gray_in_fifo/empty                                              q          reg      edge_detect_top|clk:r     0.000           7.713 
918       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           7.728 
919       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           7.728 
920       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           7.728 
921       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           7.728 
922       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           7.728 
923       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           7.728 
924       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           7.728 
925       gray_in_fifo/rd_addr[1]                                         q          reg      edge_detect_top|clk:r     0.000           7.728 
926       sobel_unit/shift_reg_0                                          q_a[5]     reg      System                    0.000           7.758 
927       sobel_unit/shift_reg_0                                          q_a[0]     reg      System                    0.000           7.758 
928       sobel_unit/width_counter[0]                                     q          reg      edge_detect_top|clk:r     0.000           7.759 
929       sobel_unit/width_counter[0]                                     q          reg      edge_detect_top|clk:r     0.000           7.759 
930       sobel_unit/shift_reg_0                                          q_a[0]     reg      System                    0.000           7.769 
931       sobel_unit/shift_reg_2                                          q_a[0]     reg      System                    0.000           7.776 
932       sobel_unit/shift_reg_2                                          q_a[5]     reg      System                    0.000           7.776 
933       sobel_unit/shift_reg_1_rst_cntr_rst                             q          reg      edge_detect_top|clk:r     0.000           7.797 
934       sobel_unit/shift_reg_rst_cntr_rst                               q          reg      edge_detect_top|clk:r     0.000           7.797 
935       sobel_unit/width_counter[0]                                     q          reg      edge_detect_top|clk:r     0.000           7.820 
936       sobel_unit/shift_reg_0                                          q_a[6]     reg      System                    0.000           7.824 
937       sobel_unit/shift_reg_0                                          q_a[0]     reg      System                    0.000           7.824 
938       sobel_unit/shift_reg_0                                          q_a[0]     reg      System                    0.000           7.835 
939       sobel_unit/shift_reg_2                                          q_a[0]     reg      System                    0.000           7.842 
940       sobel_unit/shift_reg_2                                          q_a[6]     reg      System                    0.000           7.842 
941       gray_scale_in/manage_gray/dout[7]                               q          reg      edge_detect_top|clk:r     0.000           7.865 
942       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[1]            q          reg      edge_detect_top|clk:r     0.000           7.888 
943       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[2]            q          reg      edge_detect_top|clk:r     0.000           7.888 
944       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[3]            q          reg      edge_detect_top|clk:r     0.000           7.888 
945       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[4]            q          reg      edge_detect_top|clk:r     0.000           7.888 
946       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[5]            q          reg      edge_detect_top|clk:r     0.000           7.888 
947       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[6]            q          reg      edge_detect_top|clk:r     0.000           7.888 
948       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[7]            q          reg      edge_detect_top|clk:r     0.000           7.888 
949       gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram3_[0]            q          reg      edge_detect_top|clk:r     0.000           7.888 
950       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[10]     q          reg      edge_detect_top|clk:r     0.000           7.888 
951       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[11]     q          reg      edge_detect_top|clk:r     0.000           7.888 
952       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[12]     q          reg      edge_detect_top|clk:r     0.000           7.888 
953       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[13]     q          reg      edge_detect_top|clk:r     0.000           7.888 
954       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[14]     q          reg      edge_detect_top|clk:r     0.000           7.888 
955       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[15]     q          reg      edge_detect_top|clk:r     0.000           7.888 
956       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[17]     q          reg      edge_detect_top|clk:r     0.000           7.888 
957       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[18]     q          reg      edge_detect_top|clk:r     0.000           7.888 
958       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[19]     q          reg      edge_detect_top|clk:r     0.000           7.888 
959       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[20]     q          reg      edge_detect_top|clk:r     0.000           7.888 
960       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[21]     q          reg      edge_detect_top|clk:r     0.000           7.888 
961       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[22]     q          reg      edge_detect_top|clk:r     0.000           7.888 
962       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[23]     q          reg      edge_detect_top|clk:r     0.000           7.888 
963       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[8]      q          reg      edge_detect_top|clk:r     0.000           7.888 
964       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[9]      q          reg      edge_detect_top|clk:r     0.000           7.888 
965       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[0]      q          reg      edge_detect_top|clk:r     0.000           7.888 
966       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[3]      q          reg      edge_detect_top|clk:r     0.000           7.888 
967       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[4]      q          reg      edge_detect_top|clk:r     0.000           7.888 
968       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[5]      q          reg      edge_detect_top|clk:r     0.000           7.888 
969       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[6]      q          reg      edge_detect_top|clk:r     0.000           7.888 
970       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[7]      q          reg      edge_detect_top|clk:r     0.000           7.888 
971       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[16]     q          reg      edge_detect_top|clk:r     0.000           7.888 
972       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[1]      q          reg      edge_detect_top|clk:r     0.000           7.888 
973       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram1_[2]      q          reg      edge_detect_top|clk:r     0.000           7.888 
974       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[1]        q          reg      edge_detect_top|clk:r     0.000           7.888 
975       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[2]        q          reg      edge_detect_top|clk:r     0.000           7.888 
976       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[3]        q          reg      edge_detect_top|clk:r     0.000           7.888 
977       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[4]        q          reg      edge_detect_top|clk:r     0.000           7.888 
978       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[5]        q          reg      edge_detect_top|clk:r     0.000           7.888 
979       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[6]        q          reg      edge_detect_top|clk:r     0.000           7.888 
980       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[7]        q          reg      edge_detect_top|clk:r     0.000           7.888 
981       sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram3_[0]        q          reg      edge_detect_top|clk:r     0.000           7.888 
982       sobel_unit/shift_reg_0                                          q_a[7]     reg      System                    0.000           7.890 
983       sobel_unit/shift_reg_0                                          q_a[0]     reg      System                    0.000           7.890 
984       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[10]     q          reg      edge_detect_top|clk:r     0.000           7.894 
985       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[11]     q          reg      edge_detect_top|clk:r     0.000           7.894 
986       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[12]     q          reg      edge_detect_top|clk:r     0.000           7.894 
987       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[13]     q          reg      edge_detect_top|clk:r     0.000           7.894 
988       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[14]     q          reg      edge_detect_top|clk:r     0.000           7.894 
989       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[15]     q          reg      edge_detect_top|clk:r     0.000           7.894 
990       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[17]     q          reg      edge_detect_top|clk:r     0.000           7.894 
991       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[18]     q          reg      edge_detect_top|clk:r     0.000           7.894 
992       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[19]     q          reg      edge_detect_top|clk:r     0.000           7.894 
993       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[20]     q          reg      edge_detect_top|clk:r     0.000           7.894 
994       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[21]     q          reg      edge_detect_top|clk:r     0.000           7.894 
995       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[22]     q          reg      edge_detect_top|clk:r     0.000           7.894 
996       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[23]     q          reg      edge_detect_top|clk:r     0.000           7.894 
997       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[8]      q          reg      edge_detect_top|clk:r     0.000           7.894 
998       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[9]      q          reg      edge_detect_top|clk:r     0.000           7.894 
999       in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[0]      q          reg      edge_detect_top|clk:r     0.000           7.894 
1000      in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[3]      q          reg      edge_detect_top|clk:r     0.000           7.894 
1001      in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[4]      q          reg      edge_detect_top|clk:r     0.000           7.894 
1002      in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[5]      q          reg      edge_detect_top|clk:r     0.000           7.894 
1003      in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[6]      q          reg      edge_detect_top|clk:r     0.000           7.894 
1004      in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[7]      q          reg      edge_detect_top|clk:r     0.000           7.894 
1005      in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[16]     q          reg      edge_detect_top|clk:r     0.000           7.894 
1006      in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[1]      q          reg      edge_detect_top|clk:r     0.000           7.894 
1007      in_to_gray_fifo/fifo_buf.in_to_gray_fifo.fifo_buf_ram3_[2]      q          reg      edge_detect_top|clk:r     0.000           7.894 
1008      sobel_unit/shift_reg_1_rst_cntr_delay                           q          reg      edge_detect_top|clk:r     0.000           7.894 
1009      sobel_unit/shift_reg_rst_cntr_delay                             q          reg      edge_detect_top|clk:r     0.000           7.894 
1010      sobel_unit/shift_reg_0                                          q_a[0]     reg      System                    0.000           7.901 
1011      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[1]            q          reg      edge_detect_top|clk:r     0.000           7.902 
1012      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[2]            q          reg      edge_detect_top|clk:r     0.000           7.902 
1013      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[3]            q          reg      edge_detect_top|clk:r     0.000           7.902 
1014      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[4]            q          reg      edge_detect_top|clk:r     0.000           7.902 
1015      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[5]            q          reg      edge_detect_top|clk:r     0.000           7.902 
1016      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[6]            q          reg      edge_detect_top|clk:r     0.000           7.902 
1017      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[7]            q          reg      edge_detect_top|clk:r     0.000           7.902 
1018      gray_in_fifo/fifo_buf.gray_in_fifo.fifo_buf_ram1_[0]            q          reg      edge_detect_top|clk:r     0.000           7.902 
1019      sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[1]        q          reg      edge_detect_top|clk:r     0.000           7.902 
1020      sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[2]        q          reg      edge_detect_top|clk:r     0.000           7.902 
1021      sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[3]        q          reg      edge_detect_top|clk:r     0.000           7.902 
1022      sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[4]        q          reg      edge_detect_top|clk:r     0.000           7.902 
1023      sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[5]        q          reg      edge_detect_top|clk:r     0.000           7.902 
1024      sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[6]        q          reg      edge_detect_top|clk:r     0.000           7.902 
1025      sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[7]        q          reg      edge_detect_top|clk:r     0.000           7.902 
1026      sobel_out_fifo/fifo_buf.sobel_out_fifo.fifo_buf_ram1_[0]        q          reg      edge_detect_top|clk:r     0.000           7.902 
1027      sobel_unit/shift_reg_2                                          q_a[0]     reg      System                    0.000           7.908 
1028      sobel_unit/shift_reg_2                                          q_a[7]     reg      System                    0.000           7.908 
1029      sobel_unit/shift_reg_0                                          q_a[0]     reg      System                    0.000           7.956 
1030      sobel_unit/shift_reg_0                                          q_a[0]     reg      System                    0.000           7.962 
1031      sobel_unit/shift_reg_2                                          q_a[0]     reg      System                    0.000           7.969 
1032      gray_scale_in/manage_gray/dout[7]                               q          reg      edge_detect_top|clk:r     0.000           8.302 
1033      gray_scale_in/manage_gray/dout[7]                               q          reg      edge_detect_top|clk:r     0.000           8.302 
1034      gray_scale_in/manage_gray/dout[7]                               q          reg      edge_detect_top|clk:r     0.000           8.302 
1035      gray_scale_in/manage_gray/dout[7]                               q          reg      edge_detect_top|clk:r     0.000           8.302 
1036      gray_scale_in/manage_gray/dout[0]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1037      gray_scale_in/manage_gray/dout[1]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1038      gray_scale_in/manage_gray/dout[2]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1039      gray_scale_in/manage_gray/dout[3]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1040      gray_scale_in/manage_gray/dout[4]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1041      gray_scale_in/manage_gray/dout[5]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1042      gray_scale_in/manage_gray/dout[6]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1043      gray_scale_in/manage_gray/dout[0]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1044      gray_scale_in/manage_gray/dout[1]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1045      gray_scale_in/manage_gray/dout[2]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1046      gray_scale_in/manage_gray/dout[3]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1047      gray_scale_in/manage_gray/dout[4]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1048      gray_scale_in/manage_gray/dout[5]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1049      gray_scale_in/manage_gray/dout[6]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1050      gray_scale_in/manage_gray/dout[0]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1051      gray_scale_in/manage_gray/dout[1]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1052      gray_scale_in/manage_gray/dout[2]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1053      gray_scale_in/manage_gray/dout[3]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1054      gray_scale_in/manage_gray/dout[4]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1055      gray_scale_in/manage_gray/dout[5]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1056      gray_scale_in/manage_gray/dout[6]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1057      gray_scale_in/manage_gray/dout[0]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1058      gray_scale_in/manage_gray/dout[1]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1059      gray_scale_in/manage_gray/dout[2]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1060      gray_scale_in/manage_gray/dout[3]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1061      gray_scale_in/manage_gray/dout[4]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1062      gray_scale_in/manage_gray/dout[5]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1063      gray_scale_in/manage_gray/dout[6]                               q          reg      edge_detect_top|clk:r     0.000           8.309 
1064      sobel_unit/shift_reg\[1440\][0]                                 q          reg      edge_detect_top|clk:r     0.000           8.317 
1065      sobel_unit/shift_reg\[1440\][1]                                 q          reg      edge_detect_top|clk:r     0.000           8.317 
1066      sobel_unit/shift_reg\[1440\][2]                                 q          reg      edge_detect_top|clk:r     0.000           8.317 
1067      sobel_unit/shift_reg\[1440\][3]                                 q          reg      edge_detect_top|clk:r     0.000           8.317 
1068      sobel_unit/shift_reg\[1440\][4]                                 q          reg      edge_detect_top|clk:r     0.000           8.317 
1069      sobel_unit/shift_reg\[1440\][5]                                 q          reg      edge_detect_top|clk:r     0.000           8.317 
1070      sobel_unit/shift_reg\[1440\][6]                                 q          reg      edge_detect_top|clk:r     0.000           8.317 
1071      sobel_unit/shift_reg\[1440\][7]                                 q          reg      edge_detect_top|clk:r     0.000           8.317 
1072      sobel_unit/shift_reg\[1441\][0]                                 q          reg      edge_detect_top|clk:r     0.000           8.317 
1073      sobel_unit/shift_reg\[1441\][1]                                 q          reg      edge_detect_top|clk:r     0.000           8.317 
1074      sobel_unit/shift_reg\[1441\][2]                                 q          reg      edge_detect_top|clk:r     0.000           8.317 
1075      sobel_unit/shift_reg\[1441\][3]                                 q          reg      edge_detect_top|clk:r     0.000           8.317 
1076      sobel_unit/shift_reg\[1441\][4]                                 q          reg      edge_detect_top|clk:r     0.000           8.317 
1077      sobel_unit/shift_reg\[1441\][5]                                 q          reg      edge_detect_top|clk:r     0.000           8.317 
1078      sobel_unit/shift_reg\[1441\][6]                                 q          reg      edge_detect_top|clk:r     0.000           8.317 
1079      sobel_unit/shift_reg\[1441\][7]                                 q          reg      edge_detect_top|clk:r     0.000           8.317 
1080      sobel_unit/shift_reg\[0\][0]                                    q          reg      edge_detect_top|clk:r     0.000           8.317 
1081      sobel_unit/shift_reg\[0\][1]                                    q          reg      edge_detect_top|clk:r     0.000           8.317 
1082      sobel_unit/shift_reg\[0\][2]                                    q          reg      edge_detect_top|clk:r     0.000           8.317 
1083      sobel_unit/shift_reg\[0\][3]                                    q          reg      edge_detect_top|clk:r     0.000           8.317 
1084      sobel_unit/shift_reg\[0\][4]                                    q          reg      edge_detect_top|clk:r     0.000           8.317 
1085      sobel_unit/shift_reg\[0\][5]                                    q          reg      edge_detect_top|clk:r     0.000           8.317 
1086      sobel_unit/shift_reg\[0\][6]                                    q          reg      edge_detect_top|clk:r     0.000           8.317 
1087      sobel_unit/shift_reg\[0\][7]                                    q          reg      edge_detect_top|clk:r     0.000           8.317 
1088      sobel_unit/shift_reg\[1\][0]                                    q          reg      edge_detect_top|clk:r     0.000           8.317 
1089      sobel_unit/shift_reg\[1\][1]                                    q          reg      edge_detect_top|clk:r     0.000           8.317 
1090      sobel_unit/shift_reg\[1\][2]                                    q          reg      edge_detect_top|clk:r     0.000           8.317 
1091      sobel_unit/shift_reg\[1\][3]                                    q          reg      edge_detect_top|clk:r     0.000           8.317 
1092      sobel_unit/shift_reg\[1\][4]                                    q          reg      edge_detect_top|clk:r     0.000           8.317 
1093      sobel_unit/shift_reg\[1\][5]                                    q          reg      edge_detect_top|clk:r     0.000           8.317 
1094      sobel_unit/shift_reg\[1\][6]                                    q          reg      edge_detect_top|clk:r     0.000           8.317 
1095      sobel_unit/shift_reg\[1\][7]                                    q          reg      edge_detect_top|clk:r     0.000           8.317 
1096      gray_in_fifo/dout_0_0[0]                                        q          reg      edge_detect_top|clk:r     0.000           8.324 
1097      gray_in_fifo/dout_0[1]                                          q          reg      edge_detect_top|clk:r     0.000           8.324 
1098      gray_in_fifo/dout_0[2]                                          q          reg      edge_detect_top|clk:r     0.000           8.324 
1099      gray_in_fifo/dout_0[3]                                          q          reg      edge_detect_top|clk:r     0.000           8.324 
1100      gray_in_fifo/dout_0[4]                                          q          reg      edge_detect_top|clk:r     0.000           8.324 
1101      gray_in_fifo/dout_0[5]                                          q          reg      edge_detect_top|clk:r     0.000           8.324 
1102      gray_in_fifo/dout_0[6]                                          q          reg      edge_detect_top|clk:r     0.000           8.324 
1103      gray_in_fifo/dout_0[7]                                          q          reg      edge_detect_top|clk:r     0.000           8.324 
1104      sobel_unit/shift_reg\[720\][0]                                  q          reg      edge_detect_top|clk:r     0.000           8.324 
1105      sobel_unit/shift_reg\[720\][1]                                  q          reg      edge_detect_top|clk:r     0.000           8.324 
1106      sobel_unit/shift_reg\[720\][2]                                  q          reg      edge_detect_top|clk:r     0.000           8.324 
1107      sobel_unit/shift_reg\[720\][3]                                  q          reg      edge_detect_top|clk:r     0.000           8.324 
1108      sobel_unit/shift_reg\[720\][4]                                  q          reg      edge_detect_top|clk:r     0.000           8.324 
1109      sobel_unit/shift_reg\[720\][5]                                  q          reg      edge_detect_top|clk:r     0.000           8.324 
1110      sobel_unit/shift_reg\[720\][6]                                  q          reg      edge_detect_top|clk:r     0.000           8.324 
1111      sobel_unit/shift_reg\[720\][7]                                  q          reg      edge_detect_top|clk:r     0.000           8.324 
1112      sobel_unit/shift_reg\[721\][0]                                  q          reg      edge_detect_top|clk:r     0.000           8.324 
1113      sobel_unit/shift_reg\[721\][1]                                  q          reg      edge_detect_top|clk:r     0.000           8.324 
1114      sobel_unit/shift_reg\[721\][2]                                  q          reg      edge_detect_top|clk:r     0.000           8.324 
1115      sobel_unit/shift_reg\[721\][3]                                  q          reg      edge_detect_top|clk:r     0.000           8.324 
1116      sobel_unit/shift_reg\[721\][4]                                  q          reg      edge_detect_top|clk:r     0.000           8.324 
1117      sobel_unit/shift_reg\[721\][5]                                  q          reg      edge_detect_top|clk:r     0.000           8.324 
1118      sobel_unit/shift_reg\[721\][6]                                  q          reg      edge_detect_top|clk:r     0.000           8.324 
1119      sobel_unit/shift_reg\[721\][7]                                  q          reg      edge_detect_top|clk:r     0.000           8.324 
1120      sobel_unit/shift_reg_0                                          q_a[0]     reg      System                    0.000           9.169 
1121      sobel_unit/shift_reg_0                                          q_a[1]     reg      System                    0.000           9.169 
1122      sobel_unit/shift_reg_0                                          q_a[2]     reg      System                    0.000           9.169 
1123      sobel_unit/shift_reg_0                                          q_a[3]     reg      System                    0.000           9.169 
1124      sobel_unit/shift_reg_0                                          q_a[4]     reg      System                    0.000           9.169 
1125      sobel_unit/shift_reg_0                                          q_a[5]     reg      System                    0.000           9.169 
1126      sobel_unit/shift_reg_0                                          q_a[6]     reg      System                    0.000           9.169 
1127      sobel_unit/shift_reg_0                                          q_a[7]     reg      System                    0.000           9.169 
1128      sobel_unit/shift_reg_2                                          q_a[0]     reg      System                    0.000           9.169 
1129      sobel_unit/shift_reg_2                                          q_a[1]     reg      System                    0.000           9.169 
1130      sobel_unit/shift_reg_2                                          q_a[2]     reg      System                    0.000           9.169 
1131      sobel_unit/shift_reg_2                                          q_a[3]     reg      System                    0.000           9.169 
1132      sobel_unit/shift_reg_2                                          q_a[4]     reg      System                    0.000           9.169 
1133      sobel_unit/shift_reg_2                                          q_a[5]     reg      System                    0.000           9.169 
1134      sobel_unit/shift_reg_2                                          q_a[6]     reg      System                    0.000           9.169 
1135      sobel_unit/shift_reg_2                                          q_a[7]     reg      System                    0.000           9.169 
==============================================================================================================================================
