$date
	Sun Oct 23 07:44:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#624799
b10000 !
1"
#624802
b10000 &
b10000 %
1$
#624803
0"
#624806
b1000 &
b1000 %
#624810
b100 &
b100 %
#624814
b10 &
b10 %
#624818
b1 &
b1 %
1#
#624822
b0 &
0#
b0 %
0$
#1596771
b11100 !
1"
#1596774
b11100 &
b11100 %
1$
#1596775
0"
#1596778
b1110 &
b1110 %
#1596782
b111 &
b111 %
#1596786
b10110 &
b10110 %
#1596790
b1011 &
b1011 %
#1596794
b100010 &
b100010 %
#1596798
b10001 &
b10001 %
#1596802
b110100 &
b110100 %
#1596806
b11010 &
b11010 %
#1596810
b1101 &
b1101 %
#1596814
b101000 &
b101000 %
#1596818
b10100 &
b10100 %
#1596822
b1010 &
b1010 %
#1596826
b101 &
b101 %
#1596830
b10000 &
b10000 %
#1596834
b1000 &
b1000 %
#1596838
b100 &
b100 %
#1596842
b10 &
b10 %
#1596846
b1 &
1#
b1 %
#1596850
b0 &
b0 %
0#
0$
#2622687
b10000 !
1"
#2622690
b10000 &
b10000 %
1$
#2622691
0"
#2622694
b1000 &
b1000 %
#2622698
b100 &
b100 %
#2622702
b10 &
b10 %
#2622706
b1 &
b1 %
1#
#2622710
b0 &
0#
b0 %
0$
#4500012
