{
    "title": "HLSDataset: Open-Source Dataset for ML-Assisted FPGA Design using High Level Synthesis. (arXiv:2302.10977v2 [cs.AR] UPDATED)",
    "abstract": "Machine Learning (ML) has been widely adopted in design exploration using high level synthesis (HLS) to give a better and faster performance, and resource and power estimation at very early stages for FPGA-based design. To perform prediction accurately, high-quality and large-volume datasets are required for training ML models.This paper presents a dataset for ML-assisted FPGA design using HLS, called HLSDataset. The dataset is generated from widely used HLS C benchmarks including Polybench, Machsuite, CHStone and Rossetta. The Verilog samples are generated with a variety of directives including loop unroll, loop pipeline and array partition to make sure optimized and realistic designs are covered. The total number of generated Verilog samples is nearly 9,000 per FPGA type. To demonstrate the effectiveness of our dataset, we undertake case studies to perform power estimation and resource usage estimation with ML models trained with our dataset. All the codes and dataset are public at t",
    "link": "http://arxiv.org/abs/2302.10977",
    "context": "Title: HLSDataset: Open-Source Dataset for ML-Assisted FPGA Design using High Level Synthesis. (arXiv:2302.10977v2 [cs.AR] UPDATED)\nAbstract: Machine Learning (ML) has been widely adopted in design exploration using high level synthesis (HLS) to give a better and faster performance, and resource and power estimation at very early stages for FPGA-based design. To perform prediction accurately, high-quality and large-volume datasets are required for training ML models.This paper presents a dataset for ML-assisted FPGA design using HLS, called HLSDataset. The dataset is generated from widely used HLS C benchmarks including Polybench, Machsuite, CHStone and Rossetta. The Verilog samples are generated with a variety of directives including loop unroll, loop pipeline and array partition to make sure optimized and realistic designs are covered. The total number of generated Verilog samples is nearly 9,000 per FPGA type. To demonstrate the effectiveness of our dataset, we undertake case studies to perform power estimation and resource usage estimation with ML models trained with our dataset. All the codes and dataset are public at t",
    "path": "papers/23/02/2302.10977.json",
    "total_tokens": 903,
    "translated_title": "HLSDataset: 用于使用高级综合的机器学习辅助FPGA设计的开源数据集",
    "translated_abstract": "机器学习已被广泛应用于使用高级综合进行设计探索，以在FPGA设计的早期阶段提供更好、更快的性能以及资源和功耗估计。为了准确预测，需要高质量和大容量的训练数据集。本文介绍了一个用于使用高级综合的机器学习辅助FPGA设计的数据集，称为HLSDataset。该数据集是从常用的HLS C基准（Polybench、Machsuite、CHStone和Rossetta）生成的。生成的Verilog样本包含了多种指令，包括循环展开、循环流水线和数组划分，以确保覆盖了优化和现实设计。每种FPGA类型生成的Verilog样本总数近9000个。为了演示我们的数据集的有效性，我们进行了案例研究，使用经过我们数据集训练的机器学习模型进行功耗估计和资源使用估计。所有代码和数据集都在公共平台上公开。",
    "tldr": "本文介绍了HLSDataset，这是一个用于使用高级综合的机器学习辅助FPGA设计的开源数据集。该数据集包含大量高质量的训练样本，并通过案例研究证明了其有效性。",
    "en_tdlr": "This paper presents HLSDataset, an open-source dataset for ML-assisted FPGA design using high level synthesis. The dataset contains a large number of high-quality training samples and its effectiveness is demonstrated through case studies."
}