vendor_name = ModelSim
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/Test2.sv
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/ramtest.qip
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/ramtest.v
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/ALU.v
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/program_rom.qip
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/program_rom.v
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/db/Test2.cbx.xml
source_file = 1, d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/altera quartus ii/software/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/altera quartus ii/software/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/altera quartus ii/software/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/altera quartus ii/software/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/altera quartus ii/software/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/altera quartus ii/software/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/altera quartus ii/software/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/altera quartus ii/software/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/altera quartus ii/software/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_j0c1.tdf
design_name = Test2
instance = comp, \~GND , ~GND, Test2, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a0 , ram|altsyncram_component|auto_generated|ram_block1a0, Test2, 1
instance = comp, \clock~I , clock, Test2, 1
instance = comp, \wen~I , wen, Test2, 1
instance = comp, \ren~I , ren, Test2, 1
instance = comp, \out[0]~I , out[0], Test2, 1
instance = comp, \out[1]~I , out[1], Test2, 1
instance = comp, \out[2]~I , out[2], Test2, 1
instance = comp, \out[3]~I , out[3], Test2, 1
instance = comp, \out[4]~I , out[4], Test2, 1
instance = comp, \out[5]~I , out[5], Test2, 1
instance = comp, \out[6]~I , out[6], Test2, 1
instance = comp, \out[7]~I , out[7], Test2, 1
