<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond1407_fu_1599_p2" SOURCE="" VARIABLE="exitcond1407" MODULE="sobel_hls_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_15_fu_1605_p2" SOURCE="" VARIABLE="empty_15" MODULE="sobel_hls_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="next_mul_fu_1614_p2" SOURCE="" VARIABLE="next_mul" MODULE="sobel_hls_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="next_urem_fu_1723_p2" SOURCE="" VARIABLE="next_urem" MODULE="sobel_hls_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="empty_16_fu_1729_p2" SOURCE="" VARIABLE="empty_16" MODULE="sobel_hls_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="idx_urem_fu_1735_p3" SOURCE="" VARIABLE="idx_urem" MODULE="sobel_hls_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln32_fu_4097_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32" VARIABLE="icmp_ln32" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_4103_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32" VARIABLE="add_ln32" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln33_fu_4115_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33" VARIABLE="icmp_ln33" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_fu_4121_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32" VARIABLE="select_ln32" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_1_fu_4129_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32" VARIABLE="add_ln32_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_1_fu_4135_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32" VARIABLE="select_ln32_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U86" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32" VARIABLE="mul_ln32" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="10" OPTYPE="urem" PRAGMA="" RTLNAME="urem_7ns_3ns_2_11_1_U87" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32" VARIABLE="urem_ln32" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_4177_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33" VARIABLE="add_ln33" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_9420_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="icmp_ln40" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_9426_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="add_ln40" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln41_fu_9438_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41" VARIABLE="icmp_ln41" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_fu_9444_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="select_ln40" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_2_fu_9452_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="add_ln40_2" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_3_fu_9458_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="add_ln40_3" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_1_fu_9464_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="select_ln40_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_2_fu_9472_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="select_ln40_2" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U351" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="mul_ln40" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="10" OPTYPE="urem" PRAGMA="" RTLNAME="urem_7ns_3ns_2_11_1_U349" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="urem_ln40" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_9814_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="add_ln40_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U352" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="mul191" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U353" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U354" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_2" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U355" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_3" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U356" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_4" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U357" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_5" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U358" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_6" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U359" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_7" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U360" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_8" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U361" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_9" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U362" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_s" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U363" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_10" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U364" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_11" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U365" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_12" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U366" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_13" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U367" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_14" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U368" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_15" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U369" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_16" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U370" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_17" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U371" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_18" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U372" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_19" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U373" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_20" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U374" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_21" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U375" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_22" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U376" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_23" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U377" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_24" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U378" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_25" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U379" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_26" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U380" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_27" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U381" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_28" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U382" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_29" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U383" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_30" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U384" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_31" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U385" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_32" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U386" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_33" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U387" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_34" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U388" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_35" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U389" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_36" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U390" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_37" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U391" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_38" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U392" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_39" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U393" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_40" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U394" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_41" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U395" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_42" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U396" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_43" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U397" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_44" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U398" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_45" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U399" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_46" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U400" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_47" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U401" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_48" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U402" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_49" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U403" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_50" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U404" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_51" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U405" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_52" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U406" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_53" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U407" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_54" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U408" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_55" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U409" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_56" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U410" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_57" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U411" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_58" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U412" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_59" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U413" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_60" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U414" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_61" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U415" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_62" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U416" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_63" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U417" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_64" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U418" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_65" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U419" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_66" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U420" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_67" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U421" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_68" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U422" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_69" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U423" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_70" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U424" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_71" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U425" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_72" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U426" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_73" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U427" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_74" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U428" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_75" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U429" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_76" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U430" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_77" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U431" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_78" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U432" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_79" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U433" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_80" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U434" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_81" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U435" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_82" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U436" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_83" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U437" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_84" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_9531_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="add_ln45" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_171_7_8_1_1_U438" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_85" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_167_7_8_1_1_U439" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_86" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_9486_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="add_ln45_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_167_7_8_1_1_U440" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_87" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U441" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_88" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U442" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_89" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U443" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_90" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U444" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_91" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U445" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_92" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U446" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_93" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U447" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_94" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U448" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_95" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U449" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_96" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U450" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_97" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U451" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_98" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U452" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_99" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U453" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_100" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U454" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_101" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U455" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_102" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U456" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_103" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U457" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_104" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U458" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_105" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U459" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_106" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U460" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_107" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U461" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_108" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U462" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_109" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U463" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_110" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U464" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_111" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U465" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_112" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U466" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_113" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U467" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_114" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U468" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_115" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U469" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_116" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U470" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_117" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U471" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_118" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U472" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_119" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U473" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_120" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U474" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_121" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U475" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_122" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U476" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_123" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U477" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_124" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U478" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_125" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U479" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_126" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U480" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_127" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U481" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_128" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U482" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_129" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U483" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_130" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U484" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_131" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U485" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_132" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U486" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_133" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U487" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_134" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U488" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_135" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U489" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_136" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U490" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_137" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U491" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_138" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U492" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_139" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U493" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_140" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U494" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_141" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U495" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_142" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U496" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_143" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U497" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_144" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U498" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_145" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U499" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_146" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U500" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_147" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U501" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_148" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U502" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_149" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U503" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_150" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U504" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_151" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U505" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_152" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U506" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_153" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U507" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_154" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U508" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_155" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U509" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_156" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U510" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_157" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U511" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_158" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U512" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_159" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U513" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_160" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U514" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_161" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U515" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_162" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U516" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_163" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U517" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_164" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U518" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_165" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U519" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_166" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U520" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_167" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U521" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_168" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U522" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_169" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U523" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_170" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U524" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_171" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U525" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="tmp_172" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_171_7_8_1_1_U526" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_173" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_167_7_8_1_1_U527" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_174" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U350" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="mul_ln42" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U528" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_175" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U529" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_176" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U530" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_177" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U531" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_178" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U532" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_179" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U533" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_180" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U534" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_181" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U535" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_182" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U536" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_183" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U537" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_184" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U538" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_185" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U539" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_186" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U540" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_187" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U541" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_188" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U542" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_189" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U543" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_190" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U544" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_191" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U545" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_192" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U546" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_193" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U547" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_194" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U548" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_195" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U549" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_196" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U550" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_197" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U551" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_198" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U552" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_199" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U553" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_200" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U554" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_201" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U555" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_202" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U556" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_203" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U557" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_204" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U558" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_205" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U559" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_206" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U560" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_207" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U561" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_208" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U562" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_209" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U563" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_210" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U564" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_211" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U565" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_212" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U566" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_213" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U567" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_214" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U568" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_215" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U569" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_216" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U570" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_217" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U571" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_218" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U572" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_219" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U573" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_220" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U574" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_221" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U575" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_222" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U576" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_223" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U577" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_224" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U578" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_225" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U579" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_226" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U580" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_227" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U581" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_228" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U582" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_229" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U583" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_230" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U584" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_231" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U585" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_232" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U586" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_233" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U587" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_234" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U588" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_235" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U589" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_236" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U590" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_237" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U591" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_238" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U592" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_239" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U593" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_240" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U594" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_241" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U595" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_242" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U596" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_243" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U597" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_244" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U598" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_245" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U599" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_246" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U600" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_247" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U601" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_248" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U602" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_249" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U603" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_250" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U604" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_251" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U605" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_252" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U606" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_253" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U607" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_254" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U608" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_255" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U609" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_256" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U610" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_257" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U611" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_258" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U612" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp_259" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_171_7_8_1_1_U613" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_260" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp2_fu_17287_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp2" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln45_fu_17305_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="sub_ln45" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_167_7_8_1_1_U614" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_261" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_fu_17658_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_17676_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:46" VARIABLE="add_ln46" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln46_fu_17686_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:46" VARIABLE="sub_ln46" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_167_7_8_1_1_U615" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_262" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_2_fu_18039_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="add_ln45_2" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_fu_18085_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49" VARIABLE="sub_ln49" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_fu_18091_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49" VARIABLE="select_ln49" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_1_fu_18111_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49" VARIABLE="sub_ln49_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_1_fu_18117_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49" VARIABLE="select_ln49_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_18129_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49" VARIABLE="add_ln49" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="magnitude_fu_18135_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49" VARIABLE="magnitude" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln51_fu_18241_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51" VARIABLE="icmp_ln51" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_fu_18246_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51" VARIABLE="select_ln51" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln56_fu_1904_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56" VARIABLE="icmp_ln56" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_1910_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56" VARIABLE="add_ln56" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln57_fu_1922_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57" VARIABLE="icmp_ln57" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln56_fu_1928_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56" VARIABLE="or_ln56" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln56_fu_1934_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56" VARIABLE="select_ln56" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_1_fu_1942_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56" VARIABLE="add_ln56_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln56_1_fu_1948_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56" VARIABLE="select_ln56_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp103_fu_2045_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56" VARIABLE="cmp103" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_171_7_8_1_1_U960" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:58" VARIABLE="write_output_data" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln59_fu_3112_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:59" VARIABLE="icmp_ln59" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="M_AXIS_TLAST" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:59" VARIABLE="write_output_last" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_2051_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57" VARIABLE="add_ln57" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_1_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_1" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_2_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_2" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_3_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_3" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_4_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_4" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_5_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_5" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_6_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_6" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_7_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_7" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_8_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_8" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_9_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_9" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_10_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_10" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_11_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_11" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_12_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_12" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_13_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_13" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_14_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_14" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_15_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_15" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_16_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_16" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_17_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_17" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_18_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_18" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_19_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_19" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_20_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_20" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_21_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_21" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_22_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_22" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_23_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_23" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_24_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_24" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_25_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_25" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_26_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_26" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_27_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_27" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_28_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_28" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_29_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_29" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_30_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_30" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_31_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_31" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_32_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_32" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_33_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_33" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_34_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_34" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_35_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_35" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_36_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_36" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_37_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_37" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_38_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_38" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_39_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_39" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_40_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_40" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_41_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_41" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_42_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_42" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_43_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_43" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_44_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_44" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_45_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_45" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_46_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_46" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_47_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_47" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_48_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_48" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_49_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_49" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_50_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_50" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_51_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_51" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_52_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_52" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_53_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_53" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_54_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_54" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_55_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_55" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_56_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_56" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_57_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_57" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_58_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_58" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_59_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_59" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_60_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_60" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_61_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_61" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_62_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_62" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_63_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_63" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_64_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_64" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_65_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_65" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_66_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_66" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_67_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_67" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_68_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_68" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_69_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_69" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_70_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_70" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_71_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_71" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_72_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_72" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_73_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_73" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_74_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_74" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_75_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_75" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_76_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_76" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_77_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_77" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_78_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_78" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_79_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_79" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_80_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_80" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_81_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_81" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_82_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_82" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_83_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_83" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_84_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_84" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_85_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_85" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_86_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_86" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_87_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_87" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_88_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_88" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_89_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_89" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_90_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_90" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_91_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_91" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_92_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_92" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_93_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_93" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_94_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_94" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_95_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_95" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_96_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_96" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_97_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_97" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_98_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_98" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_99_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_99" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_100_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_100" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_101_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_101" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_102_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_102" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_103_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_103" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_104_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_104" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_105_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_105" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_106_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_106" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_107_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_107" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_108_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_108" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_109_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_109" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_110_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_110" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_111_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_111" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_112_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_112" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_113_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_113" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_114_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_114" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_115_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_115" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_116_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_116" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_117_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_117" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_118_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_118" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_119_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_119" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_120_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_120" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_121_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_121" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_122_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_122" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_123_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_123" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_124_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_124" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_125_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_125" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_126_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_126" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_127_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_127" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_128_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_128" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_129_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_129" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_130_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_130" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_131_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_131" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_132_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_132" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_133_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_133" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_134_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_134" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_135_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_135" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_136_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_136" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_137_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_137" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_138_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_138" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_139_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_139" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_140_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_140" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_141_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_141" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_142_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_142" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_143_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_143" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_144_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_144" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_145_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_145" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_146_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_146" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_147_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_147" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_148_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_148" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_149_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_149" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_150_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_150" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_151_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_151" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_152_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_152" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_153_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_153" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_154_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_154" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_155_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_155" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_156_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_156" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_157_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_157" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_158_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_158" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_159_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_159" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_160_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_160" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_161_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_161" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_162_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_162" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_163_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_163" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_164_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_164" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_165_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_165" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_166_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_166" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_167_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_167" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_168_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_168" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_169_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_169" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_170_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_170" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_171_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_171" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_172_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_172" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_173_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_173" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_174_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_174" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_175_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_175" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_176_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_176" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_177_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_177" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_178_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_178" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_179_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_179" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_180_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_180" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_181_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_181" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_182_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_182" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_183_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_183" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_184_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_184" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_185_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_185" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_186_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_186" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_187_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_187" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_188_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_188" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_189_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_189" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_190_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_190" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_191_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_191" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_192_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_192" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_193_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_193" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_194_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_194" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_195_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_195" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_196_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_196" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_197_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_197" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_198_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_198" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_199_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_199" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_200_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_200" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_201_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_201" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_202_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_202" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_203_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_203" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_204_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_204" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_205_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_205" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_206_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_206" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_207_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_207" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_208_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_208" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_209_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_209" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_210_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_210" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_211_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_211" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_212_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_212" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_213_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_213" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_214_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_214" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_215_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_215" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_216_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_216" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_217_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_217" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_218_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_218" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_219_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_219" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_220_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_220" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_221_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_221" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_222_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_222" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_223_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_223" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_224_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_224" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_225_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_225" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_226_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_226" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_227_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_227" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_228_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_228" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_229_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_229" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_230_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_230" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_231_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_231" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_232_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_232" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_233_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_233" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_234_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_234" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_235_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_235" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_236_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_236" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_237_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_237" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_238_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_238" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_239_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_239" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_240_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_240" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_241_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_241" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_242_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_242" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_243_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_243" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_244_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_244" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_245_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_245" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_246_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_246" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_247_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_247" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_248_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_248" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_249_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_249" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_250_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_250" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_251_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_251" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_252_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_252" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_253_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_253" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_254_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_254" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 29 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="1 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_1_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_1" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_2_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_2" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_3_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_3" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_4_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_4" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_5_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_5" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_6_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_6" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_7_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_7" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_8_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_8" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_9_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_9" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_10_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_10" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_11_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_11" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_12_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_12" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_13_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_13" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_14_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_14" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_15_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_15" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_16_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_16" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_17_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_17" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_18_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_18" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_19_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_19" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_20_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_20" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_21_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_21" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_22_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_22" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_23_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_23" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_24_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_24" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_25_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_25" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_26_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_26" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_27_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_27" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_28_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_28" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_29_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_29" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_30_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_30" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_31_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_31" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_32_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_32" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_33_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_33" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_34_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_34" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_35_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_35" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_36_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_36" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_37_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_37" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_38_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_38" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_39_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_39" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_40_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_40" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_41_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_41" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_42_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_42" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_43_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_43" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_44_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_44" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_45_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_45" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_46_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_46" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_47_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_47" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_48_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_48" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_49_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_49" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_50_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_50" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_51_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_51" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_52_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_52" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_53_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_53" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_54_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_54" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_55_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_55" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_56_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_56" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_57_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_57" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_58_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_58" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_59_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_59" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_60_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_60" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_61_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_61" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_62_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_62" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_63_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_63" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_64_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_64" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_65_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_65" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_66_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_66" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_67_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_67" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_68_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_68" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_69_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_69" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_70_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_70" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_71_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_71" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_72_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_72" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_73_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_73" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_74_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_74" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_75_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_75" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_76_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_76" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_77_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_77" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_78_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_78" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_79_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_79" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_80_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_80" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_81_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_81" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_82_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_82" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_83_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_83" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 85 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_84_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_84" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="1 85 1"/>
</BindInfo>
