{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1506194174970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1506194174971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 23 21:16:14 2017 " "Processing started: Sat Sep 23 21:16:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1506194174971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1506194174971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios_leds -c nios_leds " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios_leds -c nios_leds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1506194174971 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1506194175415 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios_qsys_file.qsys " "Elaborating Qsys system entity \"nios_qsys_file.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1506194175463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.09.23.21:16:17 Progress: Loading niosii/nios_qsys_file.qsys " "2017.09.23.21:16:17 Progress: Loading niosii/nios_qsys_file.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194177124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.09.23.21:16:17 Progress: Reading input file " "2017.09.23.21:16:17 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194177333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.09.23.21:16:17 Progress: Adding clk_0 \[clock_source 13.0\] " "2017.09.23.21:16:17 Progress: Adding clk_0 \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194177383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.09.23.21:16:17 Progress: Parameterizing module clk_0 " "2017.09.23.21:16:17 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194177610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.09.23.21:16:17 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.0\] " "2017.09.23.21:16:17 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194177615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.09.23.21:16:18 Progress: Parameterizing module nios2_qsys_0 " "2017.09.23.21:16:18 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194178586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.09.23.21:16:18 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.0.1.99.2\] " "2017.09.23.21:16:18 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194178589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.09.23.21:16:18 Progress: Parameterizing module onchip_memory2_0 " "2017.09.23.21:16:18 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194178747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.09.23.21:16:18 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.0.1.99.2\] " "2017.09.23.21:16:18 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194178749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.09.23.21:16:18 Progress: Parameterizing module jtag_uart_0 " "2017.09.23.21:16:18 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194178845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.09.23.21:16:18 Progress: Adding pio_0 \[altera_avalon_pio 13.0.1.99.2\] " "2017.09.23.21:16:18 Progress: Adding pio_0 \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194178845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.09.23.21:16:18 Progress: Parameterizing module pio_0 " "2017.09.23.21:16:18 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194178974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.09.23.21:16:18 Progress: Adding pio_1 \[altera_avalon_pio 13.0.1.99.2\] " "2017.09.23.21:16:18 Progress: Adding pio_1 \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194178975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.09.23.21:16:18 Progress: Parameterizing module pio_1 " "2017.09.23.21:16:18 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194178976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.09.23.21:16:18 Progress: Adding pio_2 \[altera_avalon_pio 13.0.1.99.2\] " "2017.09.23.21:16:18 Progress: Adding pio_2 \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194178976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.09.23.21:16:18 Progress: Parameterizing module pio_2 " "2017.09.23.21:16:18 Progress: Parameterizing module pio_2" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194178979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.09.23.21:16:18 Progress: Building connections " "2017.09.23.21:16:18 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194178980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.09.23.21:16:19 Progress: Parameterizing connections " "2017.09.23.21:16:19 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194179398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.09.23.21:16:19 Progress: Validating " "2017.09.23.21:16:19 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194179399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.09.23.21:16:20 Progress: Done reading input file " "2017.09.23.21:16:20 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194180146 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file.jtag_uart_0: jtag_uart_0.avalon_jtag_slave must be connected to an Avalon-MM master " "Nios_qsys_file.jtag_uart_0: jtag_uart_0.avalon_jtag_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194180463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_qsys_file: Generating nios_qsys_file \"nios_qsys_file\" for QUARTUS_SYNTH " "Nios_qsys_file: Generating nios_qsys_file \"nios_qsys_file\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194181623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 7 modules, 20 connections " "Pipeline_bridge_swap_transform: After transform: 7 modules, 20 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194181816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194181823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 14 modules, 41 connections " "Merlin_translator_transform: After transform: 14 modules, 41 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194182500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 27 modules, 108 connections " "Merlin_domain_transform: After transform: 27 modules, 108 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194183434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 34 modules, 129 connections " "Merlin_router_transform: After transform: 34 modules, 129 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194183820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 35 modules, 131 connections " "Reset_adaptation_transform: After transform: 35 modules, 131 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194184055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 48 modules, 159 connections " "Merlin_network_to_switch_transform: After transform: 48 modules, 159 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194184549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 48 modules, 159 connections " "Merlin_mm_transform: After transform: 48 modules, 159 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194184596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 49 modules, 162 connections " "Merlin_interrupt_mapper_transform: After transform: 49 modules, 162 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194184668 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185285 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185286 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185286 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185286 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185286 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185286 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185286 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185287 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185287 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185287 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185287 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185287 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185288 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185288 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185288 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185288 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185289 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185289 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185289 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185289 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185289 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185289 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185290 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185290 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185290 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185290 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185290 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185290 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185291 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185291 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185291 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185293 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185294 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185294 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185294 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185295 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185295 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185295 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185295 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185296 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185296 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185296 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185296 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185297 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185297 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_qsys_file: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'nios_qsys_file_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'nios_qsys_file_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_qsys_file_nios2_qsys_0 --dir=C:/Users/Windows/AppData/Local/Temp/alt7432_3118679776995787625.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Windows/AppData/Local/Temp/alt7432_3118679776995787625.dir/0001_nios2_qsys_0_gen//nios_qsys_file_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_qsys_file_nios2_qsys_0 --dir=C:/Users/Windows/AppData/Local/Temp/alt7432_3118679776995787625.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Windows/AppData/Local/Temp/alt7432_3118679776995787625.dir/0001_nios2_qsys_0_gen//nios_qsys_file_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194185689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.09.23 21:16:31 (*) Starting Nios II generation " "Nios2_qsys_0: # 2017.09.23 21:16:31 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194198577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.09.23 21:16:31 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2017.09.23 21:16:31 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194198577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.09.23 21:16:32 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus " "Nios2_qsys_0: # 2017.09.23 21:16:32 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194198578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.09.23 21:16:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2017.09.23 21:16:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194198578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.09.23 21:16:32 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2017.09.23 21:16:32 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194198578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.09.23 21:16:32 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2017.09.23 21:16:32 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194198578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.09.23 21:16:32 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_0: # 2017.09.23 21:16:32 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194198578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.09.23 21:16:32 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2017.09.23 21:16:32 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194198578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.09.23 21:16:32 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2017.09.23 21:16:32 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194198579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.09.23 21:16:34 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2017.09.23 21:16:34 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194198579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.09.23 21:16:34 (*)   Creating plain-text RTL " "Nios2_qsys_0: # 2017.09.23 21:16:34 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194198579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.09.23 21:16:38 (*) Done Nios II generation " "Nios2_qsys_0: # 2017.09.23 21:16:38 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194198579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'nios_qsys_file_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'nios_qsys_file_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194198580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"nios_qsys_file\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"nios_qsys_file\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194198599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'nios_qsys_file_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'nios_qsys_file_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194198844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_qsys_file_onchip_memory2_0 --dir=C:/Users/Windows/AppData/Local/Temp/alt7432_3118679776995787625.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Windows/AppData/Local/Temp/alt7432_3118679776995787625.dir/0002_onchip_memory2_0_gen//nios_qsys_file_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_qsys_file_onchip_memory2_0 --dir=C:/Users/Windows/AppData/Local/Temp/alt7432_3118679776995787625.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Windows/AppData/Local/Temp/alt7432_3118679776995787625.dir/0002_onchip_memory2_0_gen//nios_qsys_file_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194198844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'nios_qsys_file_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'nios_qsys_file_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194199978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"nios_qsys_file\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"nios_qsys_file\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194199984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'nios_qsys_file_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'nios_qsys_file_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194200153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_qsys_file_jtag_uart_0 --dir=C:/Users/Windows/AppData/Local/Temp/alt7432_3118679776995787625.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Windows/AppData/Local/Temp/alt7432_3118679776995787625.dir/0003_jtag_uart_0_gen//nios_qsys_file_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_qsys_file_jtag_uart_0 --dir=C:/Users/Windows/AppData/Local/Temp/alt7432_3118679776995787625.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Windows/AppData/Local/Temp/alt7432_3118679776995787625.dir/0003_jtag_uart_0_gen//nios_qsys_file_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194200153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'nios_qsys_file_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'nios_qsys_file_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194200948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"nios_qsys_file\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"nios_qsys_file\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194200954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'nios_qsys_file_pio_0' " "Pio_0: Starting RTL generation for module 'nios_qsys_file_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194201045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_qsys_file_pio_0 --dir=C:/Users/Windows/AppData/Local/Temp/alt7432_3118679776995787625.dir/0004_pio_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Windows/AppData/Local/Temp/alt7432_3118679776995787625.dir/0004_pio_0_gen//nios_qsys_file_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_qsys_file_pio_0 --dir=C:/Users/Windows/AppData/Local/Temp/alt7432_3118679776995787625.dir/0004_pio_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Windows/AppData/Local/Temp/alt7432_3118679776995787625.dir/0004_pio_0_gen//nios_qsys_file_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194201045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'nios_qsys_file_pio_0' " "Pio_0: Done RTL generation for module 'nios_qsys_file_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194201440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"nios_qsys_file\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"nios_qsys_file\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194201444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator: \"nios_qsys_file\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\" " "Nios2_qsys_0_instruction_master_translator: \"nios_qsys_file\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194201473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator: \"nios_qsys_file\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\" " "Nios2_qsys_0_jtag_debug_module_translator: \"nios_qsys_file\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194201497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"nios_qsys_file\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"nios_qsys_file\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194201532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"nios_qsys_file\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"nios_qsys_file\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194201590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"nios_qsys_file\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"nios_qsys_file\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194201644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"nios_qsys_file\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"nios_qsys_file\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194201719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_001: \"nios_qsys_file\" instantiated altera_merlin_router \"addr_router_001\" " "Addr_router_001: \"nios_qsys_file\" instantiated altera_merlin_router \"addr_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194201738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"nios_qsys_file\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"nios_qsys_file\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194201767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_002: \"nios_qsys_file\" instantiated altera_merlin_router \"id_router_002\" " "Id_router_002: \"nios_qsys_file\" instantiated altera_merlin_router \"id_router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194201809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios_qsys_file\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios_qsys_file\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194201941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"nios_qsys_file\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"nios_qsys_file\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194202195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux_001: \"nios_qsys_file\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\" " "Cmd_xbar_demux_001: \"nios_qsys_file\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194202316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"nios_qsys_file\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"nios_qsys_file\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194202672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux_002: \"nios_qsys_file\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_002\" " "Rsp_xbar_demux_002: \"nios_qsys_file\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194202792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"nios_qsys_file\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"nios_qsys_file\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194202981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194202981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux_001: \"nios_qsys_file\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\" " "Rsp_xbar_mux_001: \"nios_qsys_file\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194203251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194203251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios_qsys_file\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios_qsys_file\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194203377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_qsys_file: Done nios_qsys_file\" with 22 modules, 65 files, 1231946 bytes " "Nios_qsys_file: Done nios_qsys_file\" with 22 modules, 65 files, 1231946 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1506194203379 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios_qsys_file.qsys " "Finished elaborating Qsys system entity \"nios_qsys_file.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1506194204283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_leds " "Found entity 1: nios_leds" {  } { { "nios_leds.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/nios_leds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/nios_qsys_file.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys_file/nios_qsys_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_file " "Found entity 1: nios_qsys_file" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys_file/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios_qsys_file/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_qsys_file/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios_qsys_file/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204562 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios_qsys_file/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys_file/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios_qsys_file/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys_file/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios_qsys_file/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys_file/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios_qsys_file/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys_file/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios_qsys_file/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys_file/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios_qsys_file/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys_file/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios_qsys_file/submodules/altera_reset_controller.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys_file/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios_qsys_file/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_qsys_file_addr_router.sv(48) " "Verilog HDL Declaration information at nios_qsys_file_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1506194204621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_qsys_file_addr_router.sv(49) " "Verilog HDL Declaration information at nios_qsys_file_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1506194204621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_file_addr_router_default_decode " "Found entity 1: nios_qsys_file_addr_router_default_decode" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204622 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_file_addr_router " "Found entity 2: nios_qsys_file_addr_router" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_qsys_file_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios_qsys_file_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router_001.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1506194204626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_qsys_file_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios_qsys_file_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router_001.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1506194204626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_file_addr_router_001_default_decode " "Found entity 1: nios_qsys_file_addr_router_001_default_decode" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router_001.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204627 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_file_addr_router_001 " "Found entity 2: nios_qsys_file_addr_router_001" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router_001.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/nios_qsys_file_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys_file/submodules/nios_qsys_file_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_file_cmd_xbar_demux " "Found entity 1: nios_qsys_file_cmd_xbar_demux" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_cmd_xbar_demux.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/nios_qsys_file_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys_file/submodules/nios_qsys_file_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_file_cmd_xbar_demux_001 " "Found entity 1: nios_qsys_file_cmd_xbar_demux_001" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/nios_qsys_file_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys_file/submodules/nios_qsys_file_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_file_cmd_xbar_mux " "Found entity 1: nios_qsys_file_cmd_xbar_mux" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_cmd_xbar_mux.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_qsys_file_id_router.sv(48) " "Verilog HDL Declaration information at nios_qsys_file_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1506194204648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_qsys_file_id_router.sv(49) " "Verilog HDL Declaration information at nios_qsys_file_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1506194204648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_file_id_router_default_decode " "Found entity 1: nios_qsys_file_id_router_default_decode" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204649 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_file_id_router " "Found entity 2: nios_qsys_file_id_router" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_qsys_file_id_router_002.sv(48) " "Verilog HDL Declaration information at nios_qsys_file_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router_002.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1506194204652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_qsys_file_id_router_002.sv(49) " "Verilog HDL Declaration information at nios_qsys_file_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router_002.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1506194204652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_file_id_router_002_default_decode " "Found entity 1: nios_qsys_file_id_router_002_default_decode" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router_002.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204653 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_file_id_router_002 " "Found entity 2: nios_qsys_file_id_router_002" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router_002.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/nios_qsys_file_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys_file/submodules/nios_qsys_file_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_file_irq_mapper " "Found entity 1: nios_qsys_file_irq_mapper" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_irq_mapper.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_file_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_qsys_file_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204673 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_file_jtag_uart_0_scfifo_w " "Found entity 2: nios_qsys_file_jtag_uart_0_scfifo_w" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204673 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_qsys_file_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_qsys_file_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204673 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_qsys_file_jtag_uart_0_scfifo_r " "Found entity 4: nios_qsys_file_jtag_uart_0_scfifo_r" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204673 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_qsys_file_jtag_uart_0 " "Found entity 5: nios_qsys_file_jtag_uart_0" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_file_nios2_qsys_0_register_bank_a_module " "Found entity 1: nios_qsys_file_nios2_qsys_0_register_bank_a_module" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204699 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_file_nios2_qsys_0_register_bank_b_module " "Found entity 2: nios_qsys_file_nios2_qsys_0_register_bank_b_module" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204699 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_qsys_file_nios2_qsys_0_nios2_oci_debug " "Found entity 3: nios_qsys_file_nios2_qsys_0_nios2_oci_debug" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204699 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_qsys_file_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: nios_qsys_file_nios2_qsys_0_ociram_sp_ram_module" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204699 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_qsys_file_nios2_qsys_0_nios2_ocimem " "Found entity 5: nios_qsys_file_nios2_qsys_0_nios2_ocimem" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204699 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_qsys_file_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: nios_qsys_file_nios2_qsys_0_nios2_avalon_reg" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204699 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_qsys_file_nios2_qsys_0_nios2_oci_break " "Found entity 7: nios_qsys_file_nios2_qsys_0_nios2_oci_break" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204699 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_qsys_file_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: nios_qsys_file_nios2_qsys_0_nios2_oci_xbrk" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204699 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_qsys_file_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: nios_qsys_file_nios2_qsys_0_nios2_oci_dbrk" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204699 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_qsys_file_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: nios_qsys_file_nios2_qsys_0_nios2_oci_itrace" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204699 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_qsys_file_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: nios_qsys_file_nios2_qsys_0_nios2_oci_td_mode" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204699 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_qsys_file_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: nios_qsys_file_nios2_qsys_0_nios2_oci_dtrace" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204699 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_qsys_file_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: nios_qsys_file_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204699 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_qsys_file_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: nios_qsys_file_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204699 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_qsys_file_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: nios_qsys_file_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204699 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_qsys_file_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: nios_qsys_file_nios2_qsys_0_nios2_oci_fifo" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204699 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_qsys_file_nios2_qsys_0_nios2_oci_pib " "Found entity 17: nios_qsys_file_nios2_qsys_0_nios2_oci_pib" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204699 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_qsys_file_nios2_qsys_0_nios2_oci_im " "Found entity 18: nios_qsys_file_nios2_qsys_0_nios2_oci_im" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204699 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_qsys_file_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: nios_qsys_file_nios2_qsys_0_nios2_performance_monitors" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204699 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_qsys_file_nios2_qsys_0_nios2_oci " "Found entity 20: nios_qsys_file_nios2_qsys_0_nios2_oci" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204699 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_qsys_file_nios2_qsys_0 " "Found entity 21: nios_qsys_file_nios2_qsys_0" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_file_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nios_qsys_file_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_file_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nios_qsys_file_nios2_qsys_0_jtag_debug_module_tck" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_file_nios2_qsys_0_oci_test_bench " "Found entity 1: nios_qsys_file_nios2_qsys_0_oci_test_bench" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_file_nios2_qsys_0_test_bench " "Found entity 1: nios_qsys_file_nios2_qsys_0_test_bench" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/nios_qsys_file_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys_file/submodules/nios_qsys_file_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_file_onchip_memory2_0 " "Found entity 1: nios_qsys_file_onchip_memory2_0" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_onchip_memory2_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/nios_qsys_file_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys_file/submodules/nios_qsys_file_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_file_pio_0 " "Found entity 1: nios_qsys_file_pio_0" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_pio_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/nios_qsys_file_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys_file/submodules/nios_qsys_file_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_file_rsp_xbar_demux_002 " "Found entity 1: nios_qsys_file_rsp_xbar_demux_002" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_rsp_xbar_demux_002.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/nios_qsys_file_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys_file/submodules/nios_qsys_file_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_file_rsp_xbar_mux " "Found entity 1: nios_qsys_file_rsp_xbar_mux" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_rsp_xbar_mux.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys_file/submodules/nios_qsys_file_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys_file/submodules/nios_qsys_file_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_file_rsp_xbar_mux_001 " "Found entity 1: nios_qsys_file_rsp_xbar_mux_001" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194204765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194204765 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "nios_leds.v(15) " "Verilog HDL Instantiation warning at nios_leds.v(15): instance has no name" {  } { { "nios_leds.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/nios_leds.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1506194204766 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_qsys_file_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at nios_qsys_file_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1506194204777 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_qsys_file_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at nios_qsys_file_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1506194204777 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_qsys_file_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at nios_qsys_file_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1506194204778 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_qsys_file_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at nios_qsys_file_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1506194204782 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios_leds " "Elaborating entity \"nios_leds\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1506194205089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file nios_qsys_file:comb_3 " "Elaborating entity \"nios_qsys_file\" for hierarchy \"nios_qsys_file:comb_3\"" {  } { { "nios_leds.v" "comb_3" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/nios_leds.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194205135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0 nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"nios_qsys_file_nios2_qsys_0\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "nios2_qsys_0" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194205518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_test_bench nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_test_bench:the_nios_qsys_file_nios2_qsys_0_test_bench " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_test_bench\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_test_bench:the_nios_qsys_file_nios2_qsys_0_test_bench\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "the_nios_qsys_file_nios2_qsys_0_test_bench" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194205552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_register_bank_a_module nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_register_bank_a_module:nios_qsys_file_nios2_qsys_0_register_bank_a " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_register_bank_a_module\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_register_bank_a_module:nios_qsys_file_nios2_qsys_0_register_bank_a\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "nios_qsys_file_nios2_qsys_0_register_bank_a" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194205590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_register_bank_a_module:nios_qsys_file_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_register_bank_a_module:nios_qsys_file_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194205687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_register_bank_a_module:nios_qsys_file_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_register_bank_a_module:nios_qsys_file_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1506194205736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_register_bank_a_module:nios_qsys_file_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_register_bank_a_module:nios_qsys_file_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194205736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_qsys_file_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"nios_qsys_file_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194205736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194205736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194205736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194205736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194205736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194205736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194205736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194205736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194205736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194205736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194205736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194205736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194205736 ""}  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1506194205736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_njh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_njh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_njh1 " "Found entity 1: altsyncram_njh1" {  } { { "db/altsyncram_njh1.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/altsyncram_njh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194205945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194205945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_njh1 nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_register_bank_a_module:nios_qsys_file_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_njh1:auto_generated " "Elaborating entity \"altsyncram_njh1\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_register_bank_a_module:nios_qsys_file_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_njh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194205948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_register_bank_b_module nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_register_bank_b_module:nios_qsys_file_nios2_qsys_0_register_bank_b " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_register_bank_b_module\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_register_bank_b_module:nios_qsys_file_nios2_qsys_0_register_bank_b\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "nios_qsys_file_nios2_qsys_0_register_bank_b" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194206192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_register_bank_b_module:nios_qsys_file_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_register_bank_b_module:nios_qsys_file_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194206233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_register_bank_b_module:nios_qsys_file_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_register_bank_b_module:nios_qsys_file_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1506194206280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_register_bank_b_module:nios_qsys_file_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_register_bank_b_module:nios_qsys_file_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194206281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_qsys_file_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"nios_qsys_file_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194206281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194206281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194206281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194206281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194206281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194206281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194206281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194206281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194206281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194206281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194206281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194206281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194206281 ""}  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1506194206281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ojh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ojh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ojh1 " "Found entity 1: altsyncram_ojh1" {  } { { "db/altsyncram_ojh1.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/altsyncram_ojh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194206487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194206487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ojh1 nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_register_bank_b_module:nios_qsys_file_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ojh1:auto_generated " "Elaborating entity \"altsyncram_ojh1\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_register_bank_b_module:nios_qsys_file_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ojh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194206490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_nios2_oci nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_nios2_oci\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "the_nios_qsys_file_nios2_qsys_0_nios2_oci" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194206569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_nios2_oci_debug nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_debug:the_nios_qsys_file_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_debug:the_nios_qsys_file_nios2_qsys_0_nios2_oci_debug\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "the_nios_qsys_file_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194206917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_debug:the_nios_qsys_file_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_debug:the_nios_qsys_file_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194207040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_debug:the_nios_qsys_file_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_debug:the_nios_qsys_file_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1506194207056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_debug:the_nios_qsys_file_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_debug:the_nios_qsys_file_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194207056 ""}  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1506194207056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_nios2_ocimem nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_ocimem:the_nios_qsys_file_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_nios2_ocimem\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_ocimem:the_nios_qsys_file_nios2_qsys_0_nios2_ocimem\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "the_nios_qsys_file_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194207061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_ociram_sp_ram_module nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_ocimem:the_nios_qsys_file_nios2_qsys_0_nios2_ocimem\|nios_qsys_file_nios2_qsys_0_ociram_sp_ram_module:nios_qsys_file_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_ocimem:the_nios_qsys_file_nios2_qsys_0_nios2_ocimem\|nios_qsys_file_nios2_qsys_0_ociram_sp_ram_module:nios_qsys_file_nios2_qsys_0_ociram_sp_ram\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "nios_qsys_file_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194207105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_ocimem:the_nios_qsys_file_nios2_qsys_0_nios2_ocimem\|nios_qsys_file_nios2_qsys_0_ociram_sp_ram_module:nios_qsys_file_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_ocimem:the_nios_qsys_file_nios2_qsys_0_nios2_ocimem\|nios_qsys_file_nios2_qsys_0_ociram_sp_ram_module:nios_qsys_file_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194207143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_ocimem:the_nios_qsys_file_nios2_qsys_0_nios2_ocimem\|nios_qsys_file_nios2_qsys_0_ociram_sp_ram_module:nios_qsys_file_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_ocimem:the_nios_qsys_file_nios2_qsys_0_nios2_ocimem\|nios_qsys_file_nios2_qsys_0_ociram_sp_ram_module:nios_qsys_file_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1506194207178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_ocimem:the_nios_qsys_file_nios2_qsys_0_nios2_ocimem\|nios_qsys_file_nios2_qsys_0_ociram_sp_ram_module:nios_qsys_file_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_ocimem:the_nios_qsys_file_nios2_qsys_0_nios2_ocimem\|nios_qsys_file_nios2_qsys_0_ociram_sp_ram_module:nios_qsys_file_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_qsys_file_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios_qsys_file_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194207179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194207179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194207179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194207179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194207179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194207179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194207179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194207179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194207179 ""}  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1506194207179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r091.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r091.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r091 " "Found entity 1: altsyncram_r091" {  } { { "db/altsyncram_r091.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/altsyncram_r091.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194207297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194207297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r091 nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_ocimem:the_nios_qsys_file_nios2_qsys_0_nios2_ocimem\|nios_qsys_file_nios2_qsys_0_ociram_sp_ram_module:nios_qsys_file_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_r091:auto_generated " "Elaborating entity \"altsyncram_r091\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_ocimem:the_nios_qsys_file_nios2_qsys_0_nios2_ocimem\|nios_qsys_file_nios2_qsys_0_ociram_sp_ram_module:nios_qsys_file_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_r091:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194207300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_nios2_avalon_reg nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_avalon_reg:the_nios_qsys_file_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_avalon_reg:the_nios_qsys_file_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "the_nios_qsys_file_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194207457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_nios2_oci_break nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_break:the_nios_qsys_file_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_nios2_oci_break\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_break:the_nios_qsys_file_nios2_qsys_0_nios2_oci_break\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "the_nios_qsys_file_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194207481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_nios2_oci_xbrk nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_xbrk:the_nios_qsys_file_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_xbrk:the_nios_qsys_file_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "the_nios_qsys_file_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194207544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_nios2_oci_dbrk nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_dbrk:the_nios_qsys_file_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_dbrk:the_nios_qsys_file_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "the_nios_qsys_file_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194207597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_nios2_oci_itrace nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_itrace:the_nios_qsys_file_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_itrace:the_nios_qsys_file_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "the_nios_qsys_file_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194207633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_nios2_oci_dtrace nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_dtrace:the_nios_qsys_file_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_dtrace:the_nios_qsys_file_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "the_nios_qsys_file_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194207649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_nios2_oci_td_mode nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_dtrace:the_nios_qsys_file_nios2_qsys_0_nios2_oci_dtrace\|nios_qsys_file_nios2_qsys_0_nios2_oci_td_mode:nios_qsys_file_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_dtrace:the_nios_qsys_file_nios2_qsys_0_nios2_oci_dtrace\|nios_qsys_file_nios2_qsys_0_nios2_oci_td_mode:nios_qsys_file_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "nios_qsys_file_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_nios2_oci_fifo nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_fifo:the_nios_qsys_file_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_fifo:the_nios_qsys_file_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "the_nios_qsys_file_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_nios2_oci_compute_tm_count nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_fifo:the_nios_qsys_file_nios2_qsys_0_nios2_oci_fifo\|nios_qsys_file_nios2_qsys_0_nios2_oci_compute_tm_count:nios_qsys_file_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_fifo:the_nios_qsys_file_nios2_qsys_0_nios2_oci_fifo\|nios_qsys_file_nios2_qsys_0_nios2_oci_compute_tm_count:nios_qsys_file_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "nios_qsys_file_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_nios2_oci_fifowp_inc nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_fifo:the_nios_qsys_file_nios2_qsys_0_nios2_oci_fifo\|nios_qsys_file_nios2_qsys_0_nios2_oci_fifowp_inc:nios_qsys_file_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_fifo:the_nios_qsys_file_nios2_qsys_0_nios2_oci_fifo\|nios_qsys_file_nios2_qsys_0_nios2_oci_fifowp_inc:nios_qsys_file_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "nios_qsys_file_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_nios2_oci_fifocount_inc nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_fifo:the_nios_qsys_file_nios2_qsys_0_nios2_oci_fifo\|nios_qsys_file_nios2_qsys_0_nios2_oci_fifocount_inc:nios_qsys_file_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_fifo:the_nios_qsys_file_nios2_qsys_0_nios2_oci_fifo\|nios_qsys_file_nios2_qsys_0_nios2_oci_fifocount_inc:nios_qsys_file_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "nios_qsys_file_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_oci_test_bench nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_fifo:the_nios_qsys_file_nios2_qsys_0_nios2_oci_fifo\|nios_qsys_file_nios2_qsys_0_oci_test_bench:the_nios_qsys_file_nios2_qsys_0_oci_test_bench " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_oci_test_bench\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_fifo:the_nios_qsys_file_nios2_qsys_0_nios2_oci_fifo\|nios_qsys_file_nios2_qsys_0_oci_test_bench:the_nios_qsys_file_nios2_qsys_0_oci_test_bench\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "the_nios_qsys_file_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_nios2_oci_pib nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_pib:the_nios_qsys_file_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_pib:the_nios_qsys_file_nios2_qsys_0_nios2_oci_pib\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "the_nios_qsys_file_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_nios2_oci_im nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_im:the_nios_qsys_file_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_nios2_oci_im\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_nios2_oci_im:the_nios_qsys_file_nios2_qsys_0_nios2_oci_im\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "the_nios_qsys_file_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_jtag_debug_module_tck nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper\|nios_qsys_file_nios2_qsys_0_jtag_debug_module_tck:the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper\|nios_qsys_file_nios2_qsys_0_jtag_debug_module_tck:the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_nios2_qsys_0_jtag_debug_module_sysclk nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper\|nios_qsys_file_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"nios_qsys_file_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper\|nios_qsys_file_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_file_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_file_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper.v" "nios_qsys_file_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_file_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_file_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1506194208844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_file_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_file_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208845 ""}  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1506194208845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_file_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_file_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208847 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_file_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_file_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_file_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_qsys_file:comb_3\|nios_qsys_file_nios2_qsys_0:nios2_qsys_0\|nios_qsys_file_nios2_qsys_0_nios2_oci:the_nios_qsys_file_nios2_qsys_0_nios2_oci\|nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_file_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_onchip_memory2_0 nios_qsys_file:comb_3\|nios_qsys_file_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_qsys_file_onchip_memory2_0\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "onchip_memory2_0" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_qsys_file:comb_3\|nios_qsys_file_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194208940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys_file:comb_3\|nios_qsys_file_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_qsys_file:comb_3\|nios_qsys_file_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_onchip_memory2_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1506194209022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys_file:comb_3\|nios_qsys_file_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_qsys_file:comb_3\|nios_qsys_file_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_qsys_file_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_qsys_file_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209023 ""}  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_onchip_memory2_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1506194209023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lld1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lld1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lld1 " "Found entity 1: altsyncram_lld1" {  } { { "db/altsyncram_lld1.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/altsyncram_lld1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194209142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194209142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lld1 nios_qsys_file:comb_3\|nios_qsys_file_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_lld1:auto_generated " "Elaborating entity \"altsyncram_lld1\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_lld1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_jtag_uart_0 nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_qsys_file_jtag_uart_0\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "jtag_uart_0" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_jtag_uart_0_scfifo_w nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_qsys_file_jtag_uart_0_scfifo_w\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "the_nios_qsys_file_jtag_uart_0_scfifo_w" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "wfifo" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1506194209673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209673 ""}  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1506194209673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194209758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194209758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194209827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194209827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194209908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194209908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194209911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194210296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194210296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194210299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194210443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194210443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194210445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194210748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194210748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194210751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506194210975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506194210975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194210980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_jtag_uart_0_scfifo_r nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_qsys_file_jtag_uart_0_scfifo_r\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "the_nios_qsys_file_jtag_uart_0_scfifo_r" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194211034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_qsys_file_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_qsys_file_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "nios_qsys_file_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194211285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_qsys_file_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_qsys_file_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1506194211376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_qsys_file_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_qsys_file_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194211376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194211376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194211376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194211376 ""}  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1506194211376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_pio_0 nios_qsys_file:comb_3\|nios_qsys_file_pio_0:pio_0 " "Elaborating entity \"nios_qsys_file_pio_0\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_pio_0:pio_0\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "pio_0" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194211389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_qsys_file:comb_3\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_qsys_file:comb_3\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194211484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_qsys_file:comb_3\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_qsys_file:comb_3\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194211514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_qsys_file:comb_3\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_qsys_file:comb_3\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194211746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_qsys_file:comb_3\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_qsys_file:comb_3\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194211764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_qsys_file:comb_3\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_qsys_file:comb_3\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "pio_0_s1_translator" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194211832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_qsys_file:comb_3\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_qsys_file:comb_3\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 1007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194211928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_qsys_file:comb_3\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_qsys_file:comb_3\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_qsys_file:comb_3\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_qsys_file:comb_3\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_qsys_file:comb_3\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_qsys_file:comb_3\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios_qsys_file/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_qsys_file:comb_3\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_qsys_file:comb_3\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 1209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_addr_router nios_qsys_file:comb_3\|nios_qsys_file_addr_router:addr_router " "Elaborating entity \"nios_qsys_file_addr_router\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_addr_router:addr_router\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "addr_router" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 1713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_addr_router_default_decode nios_qsys_file:comb_3\|nios_qsys_file_addr_router:addr_router\|nios_qsys_file_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios_qsys_file_addr_router_default_decode\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_addr_router:addr_router\|nios_qsys_file_addr_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router.sv" "the_default_decode" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_addr_router_001 nios_qsys_file:comb_3\|nios_qsys_file_addr_router_001:addr_router_001 " "Elaborating entity \"nios_qsys_file_addr_router_001\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_addr_router_001:addr_router_001\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "addr_router_001" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 1729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_addr_router_001_default_decode nios_qsys_file:comb_3\|nios_qsys_file_addr_router_001:addr_router_001\|nios_qsys_file_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_qsys_file_addr_router_001_default_decode\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_addr_router_001:addr_router_001\|nios_qsys_file_addr_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router_001.sv" "the_default_decode" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_addr_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_id_router nios_qsys_file:comb_3\|nios_qsys_file_id_router:id_router " "Elaborating entity \"nios_qsys_file_id_router\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_id_router:id_router\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "id_router" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 1745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_id_router_default_decode nios_qsys_file:comb_3\|nios_qsys_file_id_router:id_router\|nios_qsys_file_id_router_default_decode:the_default_decode " "Elaborating entity \"nios_qsys_file_id_router_default_decode\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_id_router:id_router\|nios_qsys_file_id_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router.sv" "the_default_decode" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_id_router_002 nios_qsys_file:comb_3\|nios_qsys_file_id_router_002:id_router_002 " "Elaborating entity \"nios_qsys_file_id_router_002\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_id_router_002:id_router_002\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "id_router_002" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 1777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_id_router_002_default_decode nios_qsys_file:comb_3\|nios_qsys_file_id_router_002:id_router_002\|nios_qsys_file_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_qsys_file_id_router_002_default_decode\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_id_router_002:id_router_002\|nios_qsys_file_id_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router_002.sv" "the_default_decode" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_qsys_file:comb_3\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_qsys_file:comb_3\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "rst_controller" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 1836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_qsys_file:comb_3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_qsys_file:comb_3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nios_qsys_file/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_cmd_xbar_demux nios_qsys_file:comb_3\|nios_qsys_file_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios_qsys_file_cmd_xbar_demux\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "cmd_xbar_demux" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 1859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_cmd_xbar_demux_001 nios_qsys_file:comb_3\|nios_qsys_file_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios_qsys_file_cmd_xbar_demux_001\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "cmd_xbar_demux_001" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_cmd_xbar_mux nios_qsys_file:comb_3\|nios_qsys_file_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios_qsys_file_cmd_xbar_mux\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "cmd_xbar_mux" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 1923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_qsys_file:comb_3\|nios_qsys_file_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_qsys_file:comb_3\|nios_qsys_file_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios_qsys_file/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_rsp_xbar_demux_002 nios_qsys_file:comb_3\|nios_qsys_file_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"nios_qsys_file_rsp_xbar_demux_002\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "rsp_xbar_demux_002" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 2009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_rsp_xbar_mux nios_qsys_file:comb_3\|nios_qsys_file_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios_qsys_file_rsp_xbar_mux\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "rsp_xbar_mux" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_qsys_file:comb_3\|nios_qsys_file_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_rsp_xbar_mux_001 nios_qsys_file:comb_3\|nios_qsys_file_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios_qsys_file_rsp_xbar_mux_001\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "rsp_xbar_mux_001" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 2107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_qsys_file:comb_3\|nios_qsys_file_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_qsys_file/submodules/nios_qsys_file_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_qsys_file:comb_3\|nios_qsys_file_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios_qsys_file/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_file_irq_mapper nios_qsys_file:comb_3\|nios_qsys_file_irq_mapper:irq_mapper " "Elaborating entity \"nios_qsys_file_irq_mapper\" for hierarchy \"nios_qsys_file:comb_3\|nios_qsys_file_irq_mapper:irq_mapper\"" {  } { { "db/ip/nios_qsys_file/nios_qsys_file.v" "irq_mapper" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 2114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506194212962 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[0\] " "Synthesized away node \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/altsyncram_9tl1.tdf" 39 2 0 } } { "db/dpram_5h21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/dpram_5h21.tdf" 36 2 0 } } { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/a_dpfifo_8t21.tdf" 43 2 0 } } { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/scfifo_1n21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 302 0 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 429 0 0 } } { "db/ip/nios_qsys_file/nios_qsys_file.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 440 0 0 } } { "nios_leds.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/nios_leds.v" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1506194215582 "|nios_leds|nios_qsys_file:comb_3|nios_qsys_file_jtag_uart_0:jtag_uart_0|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[1\] " "Synthesized away node \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/altsyncram_9tl1.tdf" 68 2 0 } } { "db/dpram_5h21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/dpram_5h21.tdf" 36 2 0 } } { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/a_dpfifo_8t21.tdf" 43 2 0 } } { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/scfifo_1n21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 302 0 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 429 0 0 } } { "db/ip/nios_qsys_file/nios_qsys_file.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 440 0 0 } } { "nios_leds.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/nios_leds.v" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1506194215582 "|nios_leds|nios_qsys_file:comb_3|nios_qsys_file_jtag_uart_0:jtag_uart_0|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[2\] " "Synthesized away node \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/altsyncram_9tl1.tdf" 97 2 0 } } { "db/dpram_5h21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/dpram_5h21.tdf" 36 2 0 } } { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/a_dpfifo_8t21.tdf" 43 2 0 } } { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/scfifo_1n21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 302 0 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 429 0 0 } } { "db/ip/nios_qsys_file/nios_qsys_file.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 440 0 0 } } { "nios_leds.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/nios_leds.v" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1506194215582 "|nios_leds|nios_qsys_file:comb_3|nios_qsys_file_jtag_uart_0:jtag_uart_0|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[3\] " "Synthesized away node \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/altsyncram_9tl1.tdf" 126 2 0 } } { "db/dpram_5h21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/dpram_5h21.tdf" 36 2 0 } } { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/a_dpfifo_8t21.tdf" 43 2 0 } } { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/scfifo_1n21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 302 0 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 429 0 0 } } { "db/ip/nios_qsys_file/nios_qsys_file.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 440 0 0 } } { "nios_leds.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/nios_leds.v" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1506194215582 "|nios_leds|nios_qsys_file:comb_3|nios_qsys_file_jtag_uart_0:jtag_uart_0|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[4\] " "Synthesized away node \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/altsyncram_9tl1.tdf" 155 2 0 } } { "db/dpram_5h21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/dpram_5h21.tdf" 36 2 0 } } { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/a_dpfifo_8t21.tdf" 43 2 0 } } { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/scfifo_1n21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 302 0 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 429 0 0 } } { "db/ip/nios_qsys_file/nios_qsys_file.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 440 0 0 } } { "nios_leds.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/nios_leds.v" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1506194215582 "|nios_leds|nios_qsys_file:comb_3|nios_qsys_file_jtag_uart_0:jtag_uart_0|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[5\] " "Synthesized away node \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/altsyncram_9tl1.tdf" 184 2 0 } } { "db/dpram_5h21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/dpram_5h21.tdf" 36 2 0 } } { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/a_dpfifo_8t21.tdf" 43 2 0 } } { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/scfifo_1n21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 302 0 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 429 0 0 } } { "db/ip/nios_qsys_file/nios_qsys_file.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 440 0 0 } } { "nios_leds.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/nios_leds.v" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1506194215582 "|nios_leds|nios_qsys_file:comb_3|nios_qsys_file_jtag_uart_0:jtag_uart_0|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[6\] " "Synthesized away node \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/altsyncram_9tl1.tdf" 213 2 0 } } { "db/dpram_5h21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/dpram_5h21.tdf" 36 2 0 } } { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/a_dpfifo_8t21.tdf" 43 2 0 } } { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/scfifo_1n21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 302 0 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 429 0 0 } } { "db/ip/nios_qsys_file/nios_qsys_file.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 440 0 0 } } { "nios_leds.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/nios_leds.v" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1506194215582 "|nios_leds|nios_qsys_file:comb_3|nios_qsys_file_jtag_uart_0:jtag_uart_0|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[7\] " "Synthesized away node \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/altsyncram_9tl1.tdf" 242 2 0 } } { "db/dpram_5h21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/dpram_5h21.tdf" 36 2 0 } } { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/a_dpfifo_8t21.tdf" 43 2 0 } } { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/scfifo_1n21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 302 0 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 429 0 0 } } { "db/ip/nios_qsys_file/nios_qsys_file.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 440 0 0 } } { "nios_leds.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/nios_leds.v" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1506194215582 "|nios_leds|nios_qsys_file:comb_3|nios_qsys_file_jtag_uart_0:jtag_uart_0|nios_qsys_file_jtag_uart_0_scfifo_r:the_nios_qsys_file_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1506194215582 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1506194215582 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1506194219033 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/nios_qsys_file/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 3167 -1 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 4133 -1 0 } } { "db/ip/nios_qsys_file/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 3740 -1 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 393 -1 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_nios2_qsys_0.v" 599 -1 0 } } { "db/ip/nios_qsys_file/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1506194219257 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1506194219257 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "46 " "46 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1506194221592 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ALTSYNCRAM 5 " "Removed 5 MSB VCC or GND address nodes from RAM block \"nios_qsys_file:comb_3\|nios_qsys_file_jtag_uart_0:jtag_uart_0\|nios_qsys_file_jtag_uart_0_scfifo_w:the_nios_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ALTSYNCRAM\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/altsyncram_9tl1.tdf" 35 2 0 } } { "db/dpram_5h21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/dpram_5h21.tdf" 36 2 0 } } { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/a_dpfifo_8t21.tdf" 43 2 0 } } { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/scfifo_1n21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 137 0 0 } } { "db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/submodules/nios_qsys_file_jtag_uart_0.v" 415 0 0 } } { "db/ip/nios_qsys_file/nios_qsys_file.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/db/ip/nios_qsys_file/nios_qsys_file.v" 440 0 0 } } { "nios_leds.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/nios_leds.v" 15 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1506194221610 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1506194221715 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1506194221715 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1506194221829 "|nios_leds|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1506194221829 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RGB_LED_MATRIX " "Ignored assignments for entity \"RGB_LED_MATRIX\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to reset_n -entity RGB_LED_MATRIX " "Assignment for entity set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to reset_n -entity RGB_LED_MATRIX was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1506194222157 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1506194222157 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/output_files/nios_leds.map.smsg " "Generated suppressed messages file C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/niosii/output_files/nios_leds.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1506194222565 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1506194224214 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1506194224214 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2005 " "Implemented 2005 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1506194224796 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1506194224796 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1787 " "Implemented 1787 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1506194224796 ""} { "Info" "ICUT_CUT_TM_RAMS" "136 " "Implemented 136 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1506194224796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1506194224796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1506194224953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 23 21:17:04 2017 " "Processing ended: Sat Sep 23 21:17:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1506194224953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1506194224953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1506194224953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1506194224953 ""}
