###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        66918   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        58155   # Number of read row buffer hits
num_read_cmds                  =        66918   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         8764   # Number of ACT commands
num_pre_cmds                   =         8753   # Number of PRE commands
num_ondemand_pres              =         1253   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6815100   # Cyles of rank active rank.0
rank_active_cycles.1           =      6213825   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3184900   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3786175   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        59863   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           87   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            4   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            7   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            9   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            3   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            5   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            1   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            2   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6937   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        39386   # Read request latency (cycles)
read_latency[40-59]            =        15783   # Read request latency (cycles)
read_latency[60-79]            =         4890   # Read request latency (cycles)
read_latency[80-99]            =         1303   # Read request latency (cycles)
read_latency[100-119]          =          775   # Read request latency (cycles)
read_latency[120-139]          =          615   # Read request latency (cycles)
read_latency[140-159]          =          389   # Read request latency (cycles)
read_latency[160-179]          =          358   # Read request latency (cycles)
read_latency[180-199]          =          398   # Read request latency (cycles)
read_latency[200-]             =         3021   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.69813e+08   # Read energy
act_energy                     =  2.39783e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.52875e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.81736e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.25262e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.87743e+09   # Active standby energy rank.1
average_read_latency           =      56.1744   # Average read request latency (cycles)
average_interarrival           =      149.419   # Average request interarrival latency (cycles)
total_energy                   =  1.24746e+10   # Total energy (pJ)
average_power                  =      1247.46   # Average power (mW)
average_bandwidth              =     0.571034   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        66646   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        59102   # Number of read row buffer hits
num_read_cmds                  =        66646   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         7545   # Number of ACT commands
num_pre_cmds                   =         7533   # Number of PRE commands
num_ondemand_pres              =           23   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6504639   # Cyles of rank active rank.0
rank_active_cycles.1           =      6452127   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3495361   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3547873   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        59592   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          117   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           22   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            5   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            4   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            4   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            3   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            3   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            1   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            3   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6892   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        39510   # Read request latency (cycles)
read_latency[40-59]            =        16320   # Read request latency (cycles)
read_latency[60-79]            =         4475   # Read request latency (cycles)
read_latency[80-99]            =         1342   # Read request latency (cycles)
read_latency[100-119]          =          646   # Read request latency (cycles)
read_latency[120-139]          =          461   # Read request latency (cycles)
read_latency[140-159]          =          392   # Read request latency (cycles)
read_latency[160-179]          =          345   # Read request latency (cycles)
read_latency[180-199]          =          325   # Read request latency (cycles)
read_latency[200-]             =         2830   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.68717e+08   # Read energy
act_energy                     =  2.06431e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.67777e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.70298e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.05889e+09   # Active standby energy rank.0
act_stb_energy.1               =  4.02613e+09   # Active standby energy rank.1
average_read_latency           =       52.988   # Average read request latency (cycles)
average_interarrival           =      150.029   # Average request interarrival latency (cycles)
total_energy                   =  1.24598e+10   # Total energy (pJ)
average_power                  =      1245.98   # Average power (mW)
average_bandwidth              =     0.568713   # Average bandwidth
