// Seed: 4279333495
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  id_3(
      .id_0(id_1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_5;
  module_0(
      id_4, id_2
  );
  always_ff id_1 <= 1;
  wire id_6;
  assign id_4 = 1;
  assign id_6 = id_3[1];
endmodule
