NOTE: Using modified tcl85t.dll from https://gitenterprise.xilinx.com/ACT/vitis_hls_tcl

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Santiago' on host 'desktop-fs2aeq7' (Windows NT_amd64 version 6.2) on Tue Jun 24 19:12:41 +0100 2025
INFO: [HLS 200-10] In directory 'C:/Xilinx/HLS_800/v00_ed'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset stereolbm_axis_cambm.prj 
INFO: [HLS 200-10] Opening and resetting project 'C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj'.
INFO: [HLS 200-1510] Running: add_files xf_stereolbm_accel.cpp -cflags  -I C:/Xilinx/Vitis_Libraries/vision/L1/include -D__SDSVHLS__ -std=c++14 -csimflags  -I C:/Xilinx/Vitis_Libraries/vision/L1/include -D__SDSVHLS__ -std=c++14 
INFO: [HLS 200-10] Adding design file 'xf_stereolbm_accel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb xf_stereolbm_tb.cpp -cflags  -I C:/openCV/opencv/build_mingw/install/include -IC:/Xilinx/Vitis_Libraries/vision/L1/include -D__SDSVHLS__ -std=c++14 -csimflags  -I C:/openCV/opencv/build_mingw/install/include -I C:/Xilinx/Vitis_Libraries/vision/L1/include -D__SDSVHLS__ -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'xf_stereolbm_tb.cpp' to the project
INFO: [HLS 200-1510] Running: set_top stereolbm_axis_cambm 
INFO: [HLS 200-1510] Running: open_solution -reset sol1 
INFO: [HLS 200-10] Creating and opening solution 'C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10.0 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,-t -L C:/openCV/opencv/build_mingw/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 -argv  ../../../../data/left_800x600.png  ../../../../data/right_800x600.png  
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../xf_stereolbm_tb.cpp in debug mode
   Compiling ../../../../xf_stereolbm_accel.cpp in debug mode
   Generating csim.exe
C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/bin/ld.exe: mode i386pep
C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/crt2.o
C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/crtbegin.o
obj/xf_stereolbm_tb.o
obj/xf_stereolbm_accel.o
(C:/openCV/opencv/build_mingw/install/x64/mingw/lib/libopencv_imgcodecs440.dll.a)d000354.o
(C:/openCV/opencv/build_mingw/install/x64/mingw/lib/libopencv_imgcodecs440.dll.a)d000340.o
(C:/openCV/opencv/build_mingw/install/x64/mingw/lib/libopencv_imgcodecs440.dll.a)d000098.o
(C:/openCV/opencv/build_mingw/install/x64/mingw/lib/libopencv_imgcodecs440.dll.a)d000511.o
(C:/openCV/opencv/build_mingw/install/x64/mingw/lib/libopencv_calib3d440.dll.a)d000448.o
(C:/openCV/opencv/build_mingw/install/x64/mingw/lib/libopencv_calib3d440.dll.a)d000108.o
(C:/openCV/opencv/build_mingw/install/x64/mingw/lib/libopencv_calib3d440.dll.a)d000654.o
(C:/openCV/opencv/build_mingw/install/x64/mingw/lib/libopencv_core440.dll.a)d002451.o
(C:/openCV/opencv/build_mingw/install/x64/mingw/lib/libopencv_core440.dll.a)d002324.o
(C:/openCV/opencv/build_mingw/install/x64/mingw/lib/libopencv_core440.dll.a)d001420.o
(C:/openCV/opencv/build_mingw/install/x64/mingw/lib/libopencv_core440.dll.a)d000520.o
(C:/openCV/opencv/build_mingw/install/x64/mingw/lib/libopencv_core440.dll.a)d000496.o
(C:/openCV/opencv/build_mingw/install/x64/mingw/lib/libopencv_core440.dll.a)d000354.o
(C:/openCV/opencv/build_mingw/install/x64/mingw/lib/libopencv_core440.dll.a)d000125.o
(C:/openCV/opencv/build_mingw/install/x64/mingw/lib/libopencv_core440.dll.a)d000124.o
(C:/openCV/opencv/build_mingw/install/x64/mingw/lib/libopencv_core440.dll.a)d002491.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d005842.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d005822.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d005821.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d005820.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d005819.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d005818.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d005812.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d005811.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d005806.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d005798.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d005795.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d005793.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d005545.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d005527.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d005522.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d005520.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d005204.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d005201.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d005197.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d005026.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d004839.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d004828.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d004782.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d004720.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d004719.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d004699.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d004676.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d004433.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d004431.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d004185.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d004180.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d003884.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d003883.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d003880.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d003860.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d003855.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d003852.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d003703.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d003702.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d003697.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d003449.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d003447.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d003446.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d003445.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d003444.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d001749.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d001746.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d001745.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d001744.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d001742.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d001741.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d001736.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d001496.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d001493.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d001343.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d001050.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d000963.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d000000.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libstdc++.dll.a)d005848.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingw32.a)lib64_libmingw32_a-atonexit.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingw32.a)lib64_libmingw32_a-gccmain.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingw32.a)lib64_libmingw32_a-natstart.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingw32.a)lib64_libmingw32_a-wildcard.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingw32.a)lib64_libmingw32_a-charmax.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingw32.a)lib64_libmingw32_a-dllargv.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingw32.a)lib64_libmingw32_a-gs_support.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingw32.a)lib64_libmingw32_a-_newmode.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingw32.a)lib64_libmingw32_a-tlssup.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingw32.a)lib64_libmingw32_a-cinitexe.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingw32.a)lib64_libmingw32_a-merr.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingw32.a)lib64_libmingw32_a-CRT_fp10.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingw32.a)lib64_libmingw32_a-mingw_helpers.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingw32.a)lib64_libmingw32_a-pseudo-reloc.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingw32.a)lib64_libmingw32_a-xtxtmode.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingw32.a)lib64_libmingw32_a-crt_handler.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingw32.a)lib64_libmingw32_a-tlsthrd.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingw32.a)lib64_libmingw32_a-tlsmcrt.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingw32.a)lib64_libmingw32_a-pseudo-reloc-list.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingw32.a)lib64_libmingw32_a-pesect.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libgcc_s.a)d000015.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libgcc_s.a)d000000.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libgcc_s.a)d000122.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libgcc.a)_chkstk_ms.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/libgcc.a)_ctors.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingwex.a)lib64_libmingwex_a-fegetround.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingwex.a)lib64_libmingwex_a-mingw_matherr.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingwex.a)lib64_libmingwex_a-wassert.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingwex.a)lib64_libmingwex_a-mingw_vfprintf.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingwex.a)lib64_libmingwex_a-pow.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingwex.a)lib64_libmingwex_a-powi.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingwex.a)lib64_libmingwex_a-mingw_pformat.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingwex.a)lib64_libmingwex_a-exp2l.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingwex.a)lib64_libmingwex_a-ldexp.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingwex.a)lib64_libmingwex_a-log2l.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingwex.a)lib64_libmingwex_a-dmisc.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingwex.a)lib64_libmingwex_a-gdtoa.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingwex.a)lib64_libmingwex_a-gmisc.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingwex.a)lib64_libmingwex_a-misc.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingwex.a)lib64_libmingwex_a-mbrtowc.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingwex.a)lib64_libmingwex_a-strnlen.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingwex.a)lib64_libmingwex_a-wcrtomb.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingwex.a)lib64_libmingwex_a-wcsnlen.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs01261.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs01257.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs01240.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs01208.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs01205.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs01203.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs01184.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs01172.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs01156.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs01155.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs01154.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs01146.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs01142.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs01139.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs01104.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs01099.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs01097.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs01087.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs01082.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs01080.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs01061.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs01048.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs01028.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs00820.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs00686.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs00611.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs00438.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs00330.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs00252.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs00219.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs00202.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs00141.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs00123.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs00116.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs00099.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs00097.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs00092.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs00091.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs00083.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs00082.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs00081.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs00078.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs00063.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfcs00055.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)lib64_libmsvcrt_a-invalid_parameter_handler.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)lib64_libmsvcrt_a-output_format.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)lib64_libmsvcrt_a-mingw_lock.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfch.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmsvcrt.a)dikfct.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libpthread.dll.a)d000077.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libpthread.dll.a)d000074.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libpthread.dll.a)d000073.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libpthread.dll.a)d000072.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libpthread.dll.a)d000016.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libpthread.dll.a)d000000.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libpthread.dll.a)d000136.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libuser32.a)dchlbs00496.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libuser32.a)dchlbh.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libuser32.a)dchlbt.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs01301.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs01269.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs01267.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs01236.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs01223.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs01216.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs01202.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs01189.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs01046.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs01039.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs01032.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs01031.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs00960.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs00893.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs00845.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs00786.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs00763.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs00679.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs00652.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs00629.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs00600.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs00553.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs00550.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs00549.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs00530.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs00468.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs00464.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs00463.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs00250.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfcs00217.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfch.o
(C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libkernel32.a)dmgfct.o
C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/default-manifest.o
C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/crtend.o
In file included from C:/Xilinx/Vitis_HLS/2023.1/include/floating_point_v7_1_bitacc_cmodel.h:149:0,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/hls_fpo.h:143,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/etc/hls_half_fpo.h:18,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/hls_half.h:25,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/ap_int.h:10,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/ap_axi_sdata.h:42,
                 from C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:27,
                 from C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_common.hpp:20,
                 from C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_sw_utils.hpp:21,
                 from C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_headers.hpp:29,
                 from ../../../../xf_stereolbm_tb.cpp:17:
C:/Xilinx/Vitis_HLS/2023.1/include/gmp.h:58:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2023.1/include/hls_fpo.h:143:0,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/etc/hls_half_fpo.h:18,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/hls_half.h:25,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/ap_int.h:10,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/ap_axi_sdata.h:42,
                 from C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:27,
                 from C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_common.hpp:20,
                 from C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_sw_utils.hpp:21,
                 from C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_headers.hpp:29,
                 from ../../../../xf_stereolbm_tb.cpp:17:
C:/Xilinx/Vitis_HLS/2023.1/include/floating_point_v7_1_bitacc_cmodel.h:141:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from C:/Xilinx/Vitis_HLS/2023.1/include/floating_point_v7_1_bitacc_cmodel.h:149:0,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/hls_fpo.h:143,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/etc/hls_half_fpo.h:18,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/hls_half.h:25,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/hls_math.h:41,
                 from ../../../../xf_config_params.h:21,
                 from ../../../../xf_stereolbm_accel.cpp:2:
C:/Xilinx/Vitis_HLS/2023.1/include/gmp.h:58:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2023.1/include/hls_fpo.h:143:0,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/etc/hls_half_fpo.h:18,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/hls_half.h:25,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/hls_math.h:41,
                 from ../../../../xf_config_params.h:21,
                 from ../../../../xf_stereolbm_accel.cpp:2:
C:/Xilinx/Vitis_HLS/2023.1/include/floating_point_v7_1_bitacc_cmodel.h:141:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
open left image success
open right image success
3
tb finished
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 480000
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 64.465 seconds; current allocated memory: 0.957 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 988.039 MB.
INFO: [HLS 200-10] Analyzing design file 'xf_stereolbm_accel.cpp' ... 
WARNING: [HLS 207-989] '_XF_EROSION_HPP__' is used as a header guard here, followed by #define of a different macro (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:17:9)
INFO: [HLS 207-923] '_XF_EROSION_HPP_' is defined here; did you mean '_XF_EROSION_HPP__'? (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:18:9)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_reshape' is ignored (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_video_mem.hpp:759:47)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (xf_stereolbm_accel.cpp:106:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 7 such instances of non-canonical statements in the dataflow region (xf_stereolbm_accel.cpp:106:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:470:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:800:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file xf_stereolbm_accel.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'src' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1530:34)
WARNING: [HLS 207-5292] unused parameter '_cm_size' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:241:41)
WARNING: [HLS 207-5292] unused parameter '_dc_size' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:242:41)
WARNING: [HLS 207-5292] unused parameter 't1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:45:52)
WARNING: [HLS 207-5292] unused parameter 'm1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:48:52)
WARNING: [HLS 207-5292] unused parameter 'b1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:51:52)
WARNING: [HLS 207-5292] unused parameter 'm0' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:95:52)
WARNING: [HLS 207-5292] unused parameter 'm1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:96:52)
WARNING: [HLS 207-5292] unused parameter 'm2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:97:52)
WARNING: [HLS 207-5292] unused parameter 'src_buf3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:573:54)
WARNING: [HLS 207-5292] unused parameter 'src_buf4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:1267:54)
WARNING: [HLS 207-5292] unused parameter '_src_mat' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:1564:72)
WARNING: [HLS 207-5292] unused parameter 'read_index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:1580:26)
WARNING: [HLS 207-5292] unused parameter 'preFilterType' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:685:29)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.501 seconds; current allocated memory: 1004.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'xf::cv::Mat<7, 600, 800, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<2, 600, 800, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'void xf::cv::xFStereoPreProcess<600, 800, 2, 0, 3, 0, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, hls::stream<DataType<0, 1>::name, 0>&, int, int, short, short)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:688:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<3, 600, 800, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<3, 600, 800, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:605:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<2, 600, 800, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:605:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 600, 800, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:605:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<7, 600, 800, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:605:0)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<7, 600, 800, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<7, 600, 800, 1, 2>::Mat(int, int)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<2, 600, 800, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<2, 600, 800, 1, 2>::Mat(int, int)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<3, 600, 800, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<3, 600, 800, 1, 2>::Mat(int, int)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, StreamType<1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<4>::name*, PixelType<4>::name*, StreamType<6>::name&, StreamType<6>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:272:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, StreamType<1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<4>::name*, PixelType<4>::name*, StreamType<6>::name&, StreamType<6>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:271:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, StreamType<1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<4>::name*, PixelType<4>::name*, StreamType<6>::name&, StreamType<6>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:261:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, StreamType<1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<4>::name*, PixelType<4>::name*, StreamType<6>::name&, StreamType<6>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:260:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, StreamType<1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<4>::name*, PixelType<4>::name*, StreamType<6>::name&, StreamType<6>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:257:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, StreamType<1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<4>::name*, PixelType<4>::name*, StreamType<6>::name&, StreamType<6>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:256:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, unsigned short, unsigned short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:447:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, unsigned short, unsigned short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:446:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::ProcessSobel3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, StreamType<1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<4>::name*, PixelType<4>::name*, StreamType<6>::name&, StreamType<6>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' into 'void xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, unsigned short, unsigned short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392:9)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<3, 600, 800, 1, 2>::Mat(int, int)' into 'void xf::cv::xFStereoPreProcess<600, 800, 2, 0, 3, 0, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, hls::stream<DataType<0, 1>::name, 0>&, int, int, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:692:53)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<3, 600, 800, 1, 2>::Mat(int, int)' into 'void xf::cv::xFStereoPreProcess<600, 800, 2, 0, 3, 0, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, hls::stream<DataType<0, 1>::name, 0>&, int, int, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:695:56)
INFO: [HLS 214-131] Inlining function 'int xf::cv::xFabsdiff2<int>(int, int)' into 'void xf::cv::xFUpdateTextureSum<15, 0, 15, 0>(unsigned char (*) [15], unsigned char*, int, int, int, int*)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:163:29)
INFO: [HLS 214-131] Inlining function 'int xf::cv::xFabsdiff2<int>(int, int)' into 'void xf::cv::xFUpdateTextureSum<15, 0, 15, 0>(unsigned char (*) [15], unsigned char*, int, int, int, int*)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165:64)
INFO: [HLS 214-131] Inlining function 'int xf::cv::xFabsdiff2<int>(int, int)' into 'void xf::cv::xFUpdateTextureSum<15, 0, 15, 0>(unsigned char (*) [15], unsigned char*, int, int, int, int*)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165:29)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFMinSAD<2>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' into 'void xf::cv::xFMinSAD<4>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:92:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFMinSAD<2>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' into 'void xf::cv::xFMinSAD<4>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:93:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFMinSAD<4>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' into 'void xf::cv::xFMinSAD<8>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:92:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFMinSAD<4>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' into 'void xf::cv::xFMinSAD<8>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:93:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFMinSAD<8>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' into 'void xf::cv::xFMinSAD<16>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:92:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFMinSAD<8>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' into 'void xf::cv::xFMinSAD<16>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:93:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFMinSAD<16>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' into 'void xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>(hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<2, 1>::name, 0>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:515:21)
INFO: [HLS 214-131] Inlining function 'short xf::cv::xFSADComputeInc<15, 15, 30, unsigned char>(unsigned char (*) [15], unsigned char (*) [30], unsigned char, unsigned short, short*)' into 'void xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>(hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<2, 1>::name, 0>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446:36)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFInsertLeft<15, 30, unsigned char>(unsigned char (*) [30], unsigned char*)' into 'void xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>(hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<2, 1>::name, 0>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:442:17)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFInsertLeft<15, 15, unsigned char>(unsigned char (*) [15], unsigned char*)' into 'void xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>(hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<2, 1>::name, 0>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:441:17)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFShiftRight<unsigned char, 15, 30>(unsigned char (*) [30])' into 'void xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>(hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<2, 1>::name, 0>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:440:17)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFShiftRight<unsigned char, 15, 15>(unsigned char (*) [15])' into 'void xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>(hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<2, 1>::name, 0>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:439:17)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFUpdateTextureSum<15, 0, 15, 0>(unsigned char (*) [15], unsigned char*, int, int, int, int*)' into 'void xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>(hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<2, 1>::name, 0>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:436:17)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFStereoPreProcess<600, 800, 2, 0, 3, 0, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, hls::stream<DataType<0, 1>::name, 0>&, int, int, short, short)' into 'void xf::cv::xFFindStereoCorrespondenceLBMNO<600, 800, 0, 2, 1, 2, 2, 2, 15, 128, 16, 8, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808:5)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFStereoPreProcess<600, 800, 2, 0, 3, 0, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, hls::stream<DataType<0, 1>::name, 0>&, int, int, short, short)' into 'void xf::cv::xFFindStereoCorrespondenceLBMNO<600, 800, 0, 2, 1, 2, 2, 2, 15, 128, 16, 8, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806:5)
INFO: [HLS 214-131] Inlining function 'log_reduce::log(double)' into 'log_reduce::log10(double)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:18:14)
INFO: [HLS 214-131] Inlining function 'xf::cv::Scalar<1, short>::Scalar()' into 'ConvertShiftAbs(xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&)' (xf_stereolbm_accel.cpp:7:27)
INFO: [HLS 214-131] Inlining function 'xf::cv::Scalar<1, unsigned char>::Scalar()' into 'ConvertShiftAbs(xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&)' (xf_stereolbm_accel.cpp:8:35)
INFO: [HLS 214-131] Inlining function 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' into 'void xf::cv::Process_function<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 600, 800, 1, 2>&, DataType<0, 1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::Process_function<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 600, 800, 1, 2>&, DataType<0, 1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' into 'void xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::dilate_function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' into 'void xf::cv::Process_function_d<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 600, 800, 1, 2>&, DataType<0, 1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:185:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::Process_function_d<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 600, 800, 1, 2>&, DataType<0, 1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' into 'void xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:328:9)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<7, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:92:50)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<7, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:93:50)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<7, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:94:50)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:142:46)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<7, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:95:50)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:137:46)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:96:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:132:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:97:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:99:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:100:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<2, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:101:50)
INFO: [HLS 214-377] Adding '_d' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:246:9)
INFO: [HLS 214-377] Adding '_s' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:246:9)
INFO: [HLS 214-210] Disaggregating variable '_d' (xf_stereolbm_accel.cpp:8:35)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable '_s' (xf_stereolbm_accel.cpp:7:27)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_3' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:140:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_155_4' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:155:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_5' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:163:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_175_6' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:175:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_179_7' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:179:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_180_8' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:180:35)
INFO: [HLS 214-291] Loop 'Apply_dilate_Loop' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:39:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:45:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_50_2' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:50:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_220_9' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:220:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_224_10' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:224:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_142_3' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:142:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_159_4' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:159:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_167_5' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:167:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_179_6' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:179:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_183_7' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:183:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_184_8' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:184:35)
INFO: [HLS 214-291] Loop 'Apply_dilate_Loop' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:39:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:45:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_50_2' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:50:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_224_9' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:224:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_228_10' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:228:21)
INFO: [HLS 214-291] Loop 'Extract_pixels_loop' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:346:5)
INFO: [HLS 214-291] Loop 'loop_get_data_from_linebuff_with_offset' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:430:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_400_2' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:400:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_407_3' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:407:39)
INFO: [HLS 214-291] Loop 'loop_get_data_from_linebuff' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:423:21)
INFO: [HLS 214-291] Loop 'text_sum_loop1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:157:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_177_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:177:23)
INFO: [HLS 214-291] Loop 'shift_right_loop2' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:196:5)
INFO: [HLS 214-291] Loop 'shift_right_loop1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:201:9)
INFO: [HLS 214-291] Loop 'insert_right_loop1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:216:5)
INFO: [HLS 214-291] Loop 'loop_sad_compute' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:445:17)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_235_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:235:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_243_2' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:243:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_77_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:77:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_83_2' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:83:26)
INFO: [HLS 214-291] Loop 'loop_unique_search_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:553:29)
INFO: [HLS 214-291] Loop 'loop_unique_search_0' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:534:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_637_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:637:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_325_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:325:23)
INFO: [HLS 214-291] Loop 'Compute_Grad_Loop' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:153:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_158_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:158:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_375_3' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:375:35)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_112_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:112:20) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_107_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:107:23) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_155_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:155:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_50_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:50:19) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_45_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:45:26) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 3 to 2 for loop 'VITIS_LOOP_224_10' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:224:21) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 2 for loop 'VITIS_LOOP_224_10' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:224:21) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 2 for loop 'VITIS_LOOP_334_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:334:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 2 for loop 'VITIS_LOOP_334_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:334:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 1 for loop 'init_boarder' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:307:5) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 1 for loop 'read_lines' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:290:5) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_279_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:279:20) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_112_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:112:20) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_107_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:107:23) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_159_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:159:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_50_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:50:19) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_45_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:45:26) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop lower bound from 3 to 2 for loop 'VITIS_LOOP_228_10' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:228:21) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 2 for loop 'VITIS_LOOP_228_10' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:228:21) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 2 for loop 'VITIS_LOOP_337_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:337:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 2 for loop 'VITIS_LOOP_337_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:337:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 1 for loop 'init_boarder' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:311:5) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 1 for loop 'read_lines' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:294:5) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_283_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:283:20) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:107:23) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:112:20) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:140:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_155_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:155:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_5' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:163:31) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_175_6' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:175:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_175_6' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:175:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' has been removed because the loop is unrolled completely (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'Apply_dilate_Loop' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:39:5) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:45:26) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:50:19) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_179_7' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:179:20) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_180_8' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:180:35) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_9' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:220:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_224_10' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:224:21) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 2 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_334_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:334:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 2 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:107:23) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:112:20) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_142_3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:142:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_159_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:159:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_5' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:167:31) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_179_6' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:179:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_179_6' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:179:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' has been removed because the loop is unrolled completely (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'Apply_dilate_Loop' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:39:5) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:45:26) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:50:19) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_183_7' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:183:20) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_184_8' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:184:35) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_224_9' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:224:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_228_10' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:228:21) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 2 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_337_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:337:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 2 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'Extract_pixels_loop' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:346:5) in function 'xf::cv::xfExtractPixels<1, 1, 0>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:337:0)
INFO: [HLS 214-186] Unrolling loop 'loop_sad_init' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:372:13) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 16 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_377_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:377:35) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 15 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'loop_get_data_from_linebuff_with_offset' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:430:21) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 15 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_400_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:400:39) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 14 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_407_3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:407:39) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 14 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'loop_get_data_from_linebuff' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:423:21) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 15 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'text_sum_loop1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:157:5) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 15 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_177_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:177:23) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 14 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'shift_right_loop2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:196:5) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 14 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'shift_right_loop1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:201:9) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 15 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'shift_right_loop2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:196:5) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 29 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'insert_right_loop1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:216:5) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 15 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'loop_sad_compute' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:445:17) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 16 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:243:23) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 14 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_235_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:235:23) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 15 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:77:26) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 8 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:83:26) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 8 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:77:26) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 4 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:83:26) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 4 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:77:26) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 2 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:83:26) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 2 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'loop_unique_search_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:553:29) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 16 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'loop_unique_search_0' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:534:29) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 16 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_637_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:637:31) in function 'xf::cv::xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:621:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_325_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:325:23) in function 'xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:310:0)
INFO: [HLS 214-186] Unrolling loop 'Compute_Grad_Loop' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:153:5) in function 'xf::cv::xFSobel3x3<1, 1, 0, 4>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:158:20) in function 'xf::cv::xFSobel3x3<1, 1, 0, 4>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_375_3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:375:35) in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:183:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<8>) (.229.234.245)' into 'int xf::cv::AXIvideo2xfMat<8, 0, 600, 800, 1, 2>(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, xf::cv::Mat<0, 600, 800, 1, 2>&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:101:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> xf::cv::xf_one_over_x_approx<32, 12, (ap_q_mode)5, (ap_o_mode)3>(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void xf::cv::xFComputeUndistortCoordinates<ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<11>, ap_uint<11>, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, 5>(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, ap_uint<11>, ap_uint<11>, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>&, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:86:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<7, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<32>) (.354.366)' into 'xf::cv::Mat<7, 600, 800, 1, 2>::write_float(int, float) (.351.363)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:699:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<7, 600, 800, 1, 2>::write_float(int, float) (.351.363)' into 'void xf::cv::xFInitUndistortRectifyMapInverseKernel<600, 800, 9, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 7, 1, 2, 2, ap_uint<32> >(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, xf::cv::Mat<7, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, unsigned short, unsigned short, int) (.348.360.390.396.421.428.435)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:157:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32> xf::cv::Mat<7, 600, 800, 1, 2>::read<2, (void*)0>(int) (.342.378)' into 'xf::cv::Mat<7, 600, 800, 1, 2>::read_float(int) (.339.375)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:688:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 600, 800, 1, 2>::read<2, (void*)0>(int) (.224.238.248)' into 'void xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, unsigned short, unsigned short) (.277.283.296.320.336.372.384.402)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:183:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<7, 600, 800, 1, 2>::read_float(int) (.339.375)' into 'void xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, unsigned short, unsigned short) (.277.283.296.320.336.372.384.402)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:183:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'void xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, unsigned short, unsigned short) (.277.283.296.320.336.372.384.402)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:183:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<8>) (.229.234.245)' into 'void xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, unsigned short, unsigned short) (.277.283.296.320.336.372.384.402)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:183:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 600, 800, 1, 2>::read<2, (void*)0>(int) (.224.238.248)' into 'void xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, unsigned short, unsigned short) (.136.145.160.172.305.314)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:310:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<3, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<16>) (.139.148)' into 'void xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, unsigned short, unsigned short) (.136.145.160.172.305.314)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:310:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> xf::cv::Mat<3, 600, 800, 1, 2>::read<2, (void*)0>(int) (.130.154)' into 'void xf::cv::xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>(xf::cv::Mat<3, 600, 800, 1, 2>&, hls::stream<DataType<0, 1>::name, 0>&, int, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:621:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> xf::cv::Mat<3, 600, 800, 1, 2>::read<2, (void*)0>(int) (.130.154)' into 'void xf::cv::xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>(xf::cv::Mat<3, 600, 800, 1, 2>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:663:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<2, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<16>)' into 'void xf::cv::xFFindStereoCorrespondenceLBMNO<600, 800, 0, 2, 1, 2, 2, 2, 15, 128, 16, 8, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:794:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::xFFindStereoCorrespondenceLBM<600, 800, 0, 2, 1, 2, 2, 2, 15, 128, 16, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' into 'void xf::cv::StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::xFSBMState<15, 128, 16>&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:909:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, double>(double, bool)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, double>(double, bool)' into '__hls_fptosi_double_i16' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:54:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i16' into 'ConvertShiftAbs(xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&)' (xf_stereolbm_accel.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> xf::cv::Mat<2, 600, 800, 1, 2>::read<2, (void*)0>(int)' into 'ConvertShiftAbs(xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&)' (xf_stereolbm_accel.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<8>) (.229.234.245)' into 'ConvertShiftAbs(xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&)' (xf_stereolbm_accel.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 600, 800, 1, 2>::read<2, (void*)0>(int) (.224.238.248)' into 'void xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<8>) (.229.234.245)' into 'void xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 600, 800, 1, 2>::read<2, (void*)0>(int) (.224.238.248)' into 'void xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<8>) (.229.234.245)' into 'void xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 600, 800, 1, 2>::read<2, (void*)0>(int) (.224.238.248)' into 'int xf::cv::xfMat2AXIvideo<8, 0, 600, 800, 1, 2>(xf::cv::Mat<0, 600, 800, 1, 2>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:181:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::xFSBMState<15, 128, 16>::xFSBMState()' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'kernel_new': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'kernel_new.1': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'cameraMatrixHLS': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:162:7)
INFO: [HLS 214-248] Applying array_partition to 'distCoeffsHLS': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:163:10)
INFO: [HLS 214-248] Applying array_partition to 'iRnewCameraMatrixHLS': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:164:10)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 2. Complete partitioning on dimension 4. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187:5)
INFO: [HLS 214-248] Applying array_partition to 'GradientValuesX': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:319:5)
INFO: [HLS 214-248] Applying array_partition to 'GradientValuesY': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:321:5)
INFO: [HLS 214-248] Applying array_partition to 'src_buf1': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:328:5)
INFO: [HLS 214-248] Applying array_partition to 'src_buf2': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:329:9)
INFO: [HLS 214-248] Applying array_partition to 'src_buf3': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:330:9)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:339:46)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations.
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:337:47)
INFO: [HLS 214-248] Applying array_partition to 'left_line_buf': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275:47)
INFO: [HLS 214-248] Applying array_partition to 'right_line_buf': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288:47)
INFO: [HLS 214-248] Applying array_partition to 'l_window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:302:19)
INFO: [HLS 214-248] Applying array_partition to 'r_window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:307:16)
INFO: [HLS 214-248] Applying array_partition to 'l_tmp': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:318:19)
INFO: [HLS 214-248] Applying array_partition to 'r_tmp': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:322:16)
INFO: [HLS 214-248] Applying array_partition to 'text_sum': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:326:6)
INFO: [HLS 214-248] Applying array_partition to 'sad': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:330:6)
INFO: [HLS 214-248] Applying array_partition to 'sad_cols': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:335:12)
INFO: [HLS 214-248] Applying array_partition to 'buf_cop.i': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:97:37)
INFO: [HLS 214-248] Applying array_partition to 'row_ind': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:259:17)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:275:40)
INFO: [HLS 214-248] Applying array_partition to 'buf_cop.i': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:97:37)
INFO: [HLS 214-248] Applying array_partition to 'row_ind': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:255:17)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:271:40)
INFO: [HLS 214-364] Automatically inlining function 'void xf::cv::xFComputeUndistortCoordinates<ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<11>, ap_uint<11>, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, 5>(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, ap_uint<11>, ap_uint<11>, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>&, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>&)' to improve effectiveness of pipeline pragma in function 'void xf::cv::xFInitUndistortRectifyMapInverseKernel<600, 800, 9, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 7, 1, 2, 2, ap_uint<32> >(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, xf::cv::Mat<7, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, unsigned short, unsigned short, int) (.348.360.390.396.421.428.435)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 17.634 seconds; current allocated memory: 1008.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1008.887 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.602 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:434: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:126: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.024 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_432_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:432) in function 'xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_283_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:283) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_279_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:279) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>' automatically.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 in function 'xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_432_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:432) in function 'xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 64 for loop 'loop_height' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:252:9) in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 64 for loop 'loop_height' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:252:9) in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>'.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_315_3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:315) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>': cannot completely unroll a loop with a variable trip count.
Resolution: For help on HLS 200-936 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-936.html
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_311_3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:311) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>': cannot completely unroll a loop with a variable trip count.
Resolution: For help on HLS 200-936 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-936.html
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_432_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:432) in function 'xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'src_buf_temp_copy_extract' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:156) automatically.
INFO: [XFORM 203-102] Partitioning array 'src_buf_temp_copy_extract' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:152) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_816_1_proc' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:816) to a process function for dataflow in function 'xf::cv::xFFindStereoCorrespondenceLBMNO<600, 800, 0, 2, 1, 2, 2, 2, 15, 128, 16, 8, false>'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_46_1_proc' (xf_stereolbm_accel.cpp:46) to a process function for dataflow in function 'stereolbm_axis_cambm'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_55_2_proc' (xf_stereolbm_accel.cpp:55) to a process function for dataflow in function 'stereolbm_axis_cambm'.
WARNING: [HLS 200-805] An internal stream 'left_clipped' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:795) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'right_clipped' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:796) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream '_disp_strm' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:798) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:464:1), detected/extracted 2 process function(s): 
	 'xf::cv::remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc'
	 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:464:1), detected/extracted 2 process function(s): 
	 'xf::cv::remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc'
	 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::xFFindStereoCorrespondenceLBMNO<600, 800, 0, 2, 1, 2, 2, 2, 15, 128, 16, 8, false>' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:692:1), detected/extracted 9 process function(s): 
	 'entry_proc'
	 'xf::cv::Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3'
	 'xf::cv::xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4'
	 'xf::cv::xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5'
	 'xf::cv::Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>'
	 'xf::cv::xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>'
	 'xf::cv::xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>'
	 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>'
	 'xf::cv::xFFindStereoCorrespondenceLBMNO<600, 800, 0, 2, 1, 2, 2, 2, 15, 128, 16, 8, false>_Loop_VITIS_LOOP_816_1_proc13'.
INFO: [XFORM 203-712] Applying dataflow to function 'stereolbm_axis_cambm' (xf_stereolbm_accel.cpp:23:1), detected/extracted 17 process function(s): 
	 'Loop_VITIS_LOOP_46_1_proc'
	 'Loop_VITIS_LOOP_55_2_proc'
	 'Block_for.end72_proc'
	 'xf::cv::AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1'
	 'xf::cv::AXIvideo2xfMat<8, 0, 600, 800, 1, 2>'
	 'xf::cv::InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>'
	 'xf::cv::remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2'
	 'xf::cv::InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7'
	 'xf::cv::remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>'
	 'xf::cv::StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>'
	 'Block_for.end7235_proc'
	 'ConvertShiftAbs'
	 'Block_for.end7237_proc'
	 'xf::cv::erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>'
	 'Block_for.end7239_proc'
	 'xf::cv::dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>'
	 'xf::cv::xfMat2AXIvideo<8, 0, 600, 800, 1, 2>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:318:19) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:482:38) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>'... converting 60 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:484:37) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:575:25) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>'... converting 100 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542:21) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:444:13) in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542:21) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:444:13) in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:203:9) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:200:9) in function 'xf::cv::xFInitUndistortRectifyMapInverseKernel<600, 800, 9, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 7, 1, 2, 2, ap_uint<32> >'... converting 23 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:632:9) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:630:9) in function 'xf::cv::xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:632:9) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:630:9) in function 'xf::cv::xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (xf_stereolbm_accel.cpp:57:9) to (xf_stereolbm_accel.cpp:55:22) in function 'Loop_VITIS_LOOP_55_2_proc'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (xf_stereolbm_accel.cpp:48:9) to (xf_stereolbm_accel.cpp:46:22) in function 'Loop_VITIS_LOOP_46_1_proc'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51:37)...228 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:15:9)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:15:9)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::cv::xFImageClipUtility<1>' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:598:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.838 seconds; current allocated memory: 1.072 GB.
WARNING: [HLS 200-1898] Assuming tripcount of loop 'loop_col'(C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:385:13) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' is always greater than zero so that the loop_flatten pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:391:9) can be applied. Note that if tripcount is ever zero, cosimulation mismatches may occur.
WARNING: [HLS 200-960] Cannot flatten loop 'Row_Loop' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:366:5) in function 'xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'loop_mux' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:366:9) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_row' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360:5) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_height' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:195:5) in function 'xf::cv::xFInitUndistortRectifyMapInverseKernel<600, 800, 9, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 7, 1, 2, 2, ap_uint<32> >'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.5' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'r1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:224).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'r2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:225).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.8' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.7' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.6' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'r1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:224).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'r2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:225).
WARNING: [HLS 200-1614] Cosimulation may deadlock if process xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AXIvideo2xfMat<8, 0, 600, 800, 1, 2> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.914 seconds; current allocated memory: 1.703 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'stereolbm_axis_cambm' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_for.end72_proc' to 'Block_for_end72_proc'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt' to 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat' to 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt' to 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1' to 'AXIvideo2xfMat_8_0_600_800_1_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt' to 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat' to 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt' to 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>' to 'AXIvideo2xfMat_8_0_600_800_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>' to 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc' to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6'.
WARNING: [SYN 201-103] Legalizing function name 'remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2' to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7' to 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7'.
WARNING: [SYN 201-103] Legalizing function name 'remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc' to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>' to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFGradientX3x3<0, 4>' to 'xFGradientX3x3_0_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFGradientY3x3<0, 4>' to 'xFGradientY3x3_0_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFSobel3x3<1, 1, 0, 4>' to 'xFSobel3x3_1_1_0_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>' to 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3' to 'Sobel_0_3_0_3_600_800_1_false_2_2_2_3'.
WARNING: [SYN 201-103] Legalizing function name 'xFImageClipUtility<1>' to 'xFImageClipUtility_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip' to 'xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip'.
WARNING: [SYN 201-103] Legalizing function name 'xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4' to 'xFImageClip_600_800_1_2_4_0_3_0_800_4'.
WARNING: [SYN 201-103] Legalizing function name 'xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip' to 'xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip'.
WARNING: [SYN 201-103] Legalizing function name 'xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5' to 'xFReadOutStream_600_800_1_2_4_0_3_800_5'.
WARNING: [SYN 201-103] Legalizing function name 'Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>' to 'Sobel_0_3_0_3_600_800_1_false_2_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip' to 'xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip'.
WARNING: [SYN 201-103] Legalizing function name 'xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>' to 'xFImageClip_600_800_1_2_4_0_3_0_800_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip' to 'xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip'.
WARNING: [SYN 201-103] Legalizing function name 'xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>' to 'xFReadOutStream_600_800_1_2_4_0_3_800_s'.
WARNING: [SYN 201-103] Legalizing function name 'StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>' to 'StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_for.end7235_proc' to 'Block_for_end7235_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_for.end7237_proc' to 'Block_for_end7237_proc'.
WARNING: [SYN 201-103] Legalizing function name 'xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1' to 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1'.
WARNING: [SYN 201-103] Legalizing function name 'xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2' to 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2'.
WARNING: [SYN 201-103] Legalizing function name 'xfExtractPixels<1, 1, 0>' to 'xfExtractPixels_1_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop' to 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop'.
WARNING: [SYN 201-103] Legalizing function name 'xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' to 'xferode_600_800_1_0_1_2_2_0_801_3_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>' to 'erode_0_0_600_800_0_3_3_1_1_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_for.end7239_proc' to 'Block_for_end7239_proc'.
WARNING: [SYN 201-103] Legalizing function name 'xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1' to 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1'.
WARNING: [SYN 201-103] Legalizing function name 'xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2' to 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2'.
WARNING: [SYN 201-103] Legalizing function name 'xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop' to 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop'.
WARNING: [SYN 201-103] Legalizing function name 'xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' to 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>' to 'dilate_0_0_600_800_0_3_3_1_1_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi' to 'xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2AXIvideo<8, 0, 600, 800, 1, 2>' to 'xfMat2AXIvideo_8_0_600_800_1_2_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_46_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.702 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_55_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_55_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.712 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_for_end72_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_start_hunt'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_start_hunt'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_zxi2mat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_col_zxi2mat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_last_hunt'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_last_hunt'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.714 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_start_hunt'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_start_hunt'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.714 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_zxi2mat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_col_zxi2mat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.715 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_last_hunt'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_last_hunt'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.715 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.716 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_178_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_height_loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 31, loop 'loop_height_loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFInitUndistortRectifyMapInverseKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln439_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=k00) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.724 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.724 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.724 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.725 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.725 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.726 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.726 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln439_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=k00) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 1.728 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.729 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.729 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobelFilter3x3_Pipeline_Clear_Row_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Clear_Row_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Clear_Row_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFGradientX3x3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFGradientX3x3<0, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'xFGradientX3x3<0, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFGradientY3x3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFGradientY3x3<0, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'xFGradientY3x3<0, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobel3x3_1_1_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFSobel3x3<1, 1, 0, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'xFSobel3x3<1, 1, 0, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobelFilter3x3_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'Col_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.731 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel_0_3_0_3_600_800_1_false_2_2_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFImageClipUtility_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFImageClipUtility<1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'xFImageClipUtility<1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_clip'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'loop_col_clip'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.733 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFImageClip_600_800_1_2_4_0_3_0_800_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.733 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_clip'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_col_clip'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.733 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFReadOutStream_600_800_1_2_4_0_3_800_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.733 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel_0_3_0_3_600_800_1_false_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.733 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_clip'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'loop_col_clip'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.734 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFImageClip_600_800_1_2_4_0_3_0_800_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.734 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_clip'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_col_clip'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.735 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFReadOutStream_600_800_1_2_4_0_3_800_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.735 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_13'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_row_loop_mux_loop_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 44, loop 'loop_row_loop_mux_loop_col'
WARNING: [HLS 200-871] Estimated clock period (7.570 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col' consists of the following:
	'load' operation ('col', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:385) on local variable 'col' [1045]  (0.000 ns)
	'icmp' operation ('icmp_ln385', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:385) [1364]  (2.107 ns)
	'select' operation ('select_ln360_259', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360) [1892]  (0.993 ns)
	'select' operation ('select_ln366_256', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:366) [2151]  (0.805 ns)
	'add' operation ('col', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:385) [5425]  (2.077 ns)
	'store' operation ('col_6_write_ln385', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:385) of variable 'col', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:385 on local variable 'col' [6139]  (1.588 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 12.478 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.705 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSADBlockMatching' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.274 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_816_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_816_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFFindStereoCorrespondenceLBMNO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_xFSADBlockMatching_U0 (from entry_proc_U0 to xFSADBlockMatching_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_for_end7235_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertShiftAbs_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertShiftAbs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_for_end7237_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_283_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_283_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_298_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_298_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfExtractPixels_1_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xfExtractPixels<1, 1, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'xfExtractPixels<1, 1, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'Col_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xferode_600_800_1_0_1_2_2_0_801_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'erode_0_0_600_800_0_3_3_1_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_for_end7239_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_279_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_279_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_294_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_294_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'Col_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dilate_0_0_600_800_0_3_3_1_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_mat2axi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_col_mat2axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2AXIvideo_8_0_600_800_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stereolbm_axis_cambm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bmState_preFilterCap (from Block_for_end72_proc_U0 to StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bmState_uniquenessRatio (from Block_for_end72_proc_U0 to StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bmState_textureThreshold (from Block_for_end72_proc_U0 to StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO leftRemappedMat_rows (from Block_for_end72_proc_U0 to StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO leftRemappedMat_cols (from Block_for_end72_proc_U0 to StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO rightRemappedMat_rows (from Block_for_end72_proc_U0 to StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO rightRemappedMat_cols (from Block_for_end72_proc_U0 to StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO img_disp8u_rows (from Block_for_end7235_proc_U0 to erode_0_0_600_800_0_3_3_1_1_2_2_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO img_disp8u_cols (from Block_for_end7235_proc_U0 to erode_0_0_600_800_0_3_3_1_1_2_2_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO img_disp8u_erode_rows (from Block_for_end7237_proc_U0 to dilate_0_0_600_800_0_3_3_1_1_2_2_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO img_disp8u_erode_cols (from Block_for_end7237_proc_U0 to dilate_0_0_600_800_0_3_3_1_1_2_2_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO img_disp8u_dilate_rows (from Block_for_end7239_proc_U0 to xfMat2AXIvideo_8_0_600_800_1_2_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO img_disp8u_dilate_cols (from Block_for_end7239_proc_U0 to xfMat2AXIvideo_8_0_600_800_1_2_U0) to 8 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_46_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_46_1_proc' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_46_1_proc'.
INFO: [RTMG 210-279] Implementing memory 'stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_l_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_irA_l_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_55_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_55_2_proc' pipeline 'VITIS_LOOP_55_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_55_2_proc'.
INFO: [RTMG 210-279] Implementing memory 'stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_l_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_r_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_for_end72_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_for_end72_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat' pipeline 'loop_col_zxi2mat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat' pipeline 'loop_col_zxi2mat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1' pipeline 'VITIS_LOOP_171_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2' pipeline 'VITIS_LOOP_178_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width' pipeline 'loop_height_loop_width' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'loop_height_loop_width' in module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width'. Estimated max control fanout for pipeline is 15410.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_11ns_32_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_52_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_32s_52_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_34s_32s_52_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_34s_32s_65_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFInitUndistortRectifyMapInverseKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFInitUndistortRectifyMapInverseKernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.779 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'loop_width' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_RAM_Abkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_3_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_3_RAMcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_4_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_4_RAMdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_5_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_5_RAMeOg' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_11ns_11ns_8ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_8ns_18_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_5ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_10ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width'.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_RAM_Abkb' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6'.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_r1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.882 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2'.
INFO: [RTMG 210-285] Implementing FIFO 'rows_loc_channel_U(stereolbm_axis_cambm_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_loc_channel_U(stereolbm_axis_cambm_fifo_w16_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'loop_width' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_RAM_AUTfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_5_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_5_RAM_Ag8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_4_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_4_RAM_Ahbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_3_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_3_RAM_Aibs' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_11ns_11ns_8ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_8ns_18_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_5ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_10ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s'.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s_r1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.884 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s'.
INFO: [RTMG 210-285] Implementing FIFO 'rows_loc_channel_U(stereolbm_axis_cambm_fifo_w16_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_loc_channel_U(stereolbm_axis_cambm_fifo_w16_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobelFilter3x3_Pipeline_Clear_Row_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFSobelFilter3x3_Pipeline_Clear_Row_Loop' pipeline 'Clear_Row_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobelFilter3x3_Pipeline_Clear_Row_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFGradientX3x3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFGradientX3x3_0_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFGradientY3x3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFGradientY3x3_0_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobel3x3_1_1_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobel3x3_1_1_0_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobelFilter3x3_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Col_Loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFSobelFilter3x3_Pipeline_Col_Loop' pipeline 'Col_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobelFilter3x3_Pipeline_Col_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1R1W' to 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_1_RAM_S2P_BRAM_1R1W' to 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_1_RAM_S2P_BRAMkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_2_RAM_S2P_BRAM_1R1W' to 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_2_RAM_S2P_BRAMlbW' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s'.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel_0_3_0_3_600_800_1_false_2_2_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel_0_3_0_3_600_800_1_false_2_2_2_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFImageClipUtility_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFImageClipUtility_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip' pipeline 'loop_col_clip' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFImageClip_600_800_1_2_4_0_3_0_800_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFImageClip_600_800_1_2_4_0_3_0_800_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip' pipeline 'loop_col_clip' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFReadOutStream_600_800_1_2_4_0_3_800_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFReadOutStream_600_800_1_2_4_0_3_800_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel_0_3_0_3_600_800_1_false_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel_0_3_0_3_600_800_1_false_2_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip' pipeline 'loop_col_clip' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFImageClip_600_800_1_2_4_0_3_0_800_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFImageClip_600_800_1_2_4_0_3_0_800_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip' pipeline 'loop_col_clip' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFReadOutStream_600_800_1_2_4_0_3_800_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFReadOutStream_600_800_1_2_4_0_3_800_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col' pipeline 'loop_row_loop_mux_loop_col' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_RAM_AUTOmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_1_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_1_RAM_AUncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_2_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_2_RAM_AUocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_3_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_3_RAM_AUpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_4_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_4_RAM_AUqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_5_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_5_RAM_AUrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_6_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_6_RAM_AUsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_7_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_7_RAM_AUtde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_8_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_8_RAM_AUudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_9_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_9_RAM_AUvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_10_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_10_RAM_AwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_11_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_11_RAM_AxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_12_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_12_RAM_Ayd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_13_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_13_RAM_Azec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_14_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_14_RAM_AAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_RAM_1WNBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_1_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_1_RAM_1CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_2_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_2_RAM_1DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_3_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_3_RAM_1Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_4_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_4_RAM_1Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_5_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_5_RAM_1Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_6_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_6_RAM_1Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_7_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_7_RAM_1IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_8_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_8_RAM_1JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_9_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_9_RAM_1KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_10_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_10_RAM_Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_11_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_11_RAM_Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_12_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_12_RAM_Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_13_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_13_RAM_OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_14_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_14_RAM_PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_edge_neighbor_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_edge_neighbor_RAM_AUTOQgW' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col' is 15693 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_29_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_24ns_16s_10_28_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col'.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_RAM_AUTOmb6' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_RAM_1WNBew' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_14_RAM_PgM' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_minsad_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_mind_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_skip_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_edge_neighbor_RAM_AUTOQgW' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.928 seconds; current allocated memory: 1.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSADBlockMatching' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_17ns_20ns_37_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSADBlockMatching'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 3 seconds. Elapsed time: 10.387 seconds; current allocated memory: 2.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP' pipeline 'VITIS_LOOP_816_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.426 seconds; current allocated memory: 2.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 2.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFFindStereoCorrespondenceLBMNO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFFindStereoCorrespondenceLBMNO'.
INFO: [RTMG 210-285] Implementing FIFO 'sbmstate_preFilterCap_c18_U(stereolbm_axis_cambm_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sbmstate_preFilterCap_c19_U(stereolbm_axis_cambm_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sbmstate_textureThreshold_c_U(stereolbm_axis_cambm_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sbmstate_uniquenessRatio_c_U(stereolbm_axis_cambm_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c21_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c22_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c23_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c24_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c26_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c27_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c28_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c29_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_sobel_x_data_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_sobel_y_data_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'left_clipped_U(stereolbm_axis_cambm_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sbmstate_preFilterCap_c_U(stereolbm_axis_cambm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c20_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c25_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_sobel_x_data_1_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_sobel_y_data_1_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'right_clipped_U(stereolbm_axis_cambm_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_disp_strm_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFImageClip_600_800_1_2_4_0_3_0_800_4_U0_U(stereolbm_axis_cambm_start_for_xFImageClip_600_800_1_2_4_0_3_0_800_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFReadOutStream_600_800_1_2_4_0_3_800_5_U0_U(stereolbm_axis_cambm_start_for_xFReadOutStream_600_800_1_2_4_0_3_800_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFImageClip_600_800_1_2_4_0_3_0_800_U0_U(stereolbm_axis_cambm_start_for_xFImageClip_600_800_1_2_4_0_3_0_800_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFReadOutStream_600_800_1_2_4_0_3_800_U0_U(stereolbm_axis_cambm_start_for_xFReadOutStream_600_800_1_2_4_0_3_800_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFSADBlockMatching_U0_U(stereolbm_axis_cambm_start_for_xFSADBlockMatching_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_U0_U(stereolbm_axis_cambm_start_for_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.676 seconds; current allocated memory: 2.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 2.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_for_end7235_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_for_end7235_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 2.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertShiftAbs_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvertShiftAbs_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertShiftAbs_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 2.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertShiftAbs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertShiftAbs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 2.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_for_end7237_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_for_end7237_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 2.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2' pipeline 'VITIS_LOOP_298_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 2.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfExtractPixels_1_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfExtractPixels_1_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 2.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Col_Loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop' pipeline 'Col_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 2.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xferode_600_800_1_0_1_2_2_0_801_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xferode_600_800_1_0_1_2_2_0_801_3_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 2.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'erode_0_0_600_800_0_3_3_1_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'erode_0_0_600_800_0_3_3_1_1_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.229 seconds; current allocated memory: 2.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_for_end7239_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_for_end7239_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 2.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2' pipeline 'VITIS_LOOP_294_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 2.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Col_Loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop' pipeline 'Col_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 2.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 2.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dilate_0_0_600_800_0_3_3_1_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dilate_0_0_600_800_0_3_3_1_1_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 2.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi' pipeline 'loop_col_mat2axi' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 2.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2AXIvideo_8_0_600_800_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2AXIvideo_8_0_600_800_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 2.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stereolbm_axis_cambm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inL_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inL_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inL_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inL_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inL_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inL_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inL_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inR_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inR_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inR_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inR_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inR_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inR_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inR_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/preFilterCap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/uniquenessRatio' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/textureThreshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'stereolbm_axis_cambm' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'rows', 'cols', 'preFilterCap', 'uniquenessRatio', 'textureThreshold' and 'return' to AXI-Lite port Ctrl.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d4_S' is changed to 'fifo_w32_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'stereolbm_axis_cambm'.
INFO: [HLS 200-741] Implementing PIPO stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mapxLMat_rows_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mapxLMat_cols_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mapxRMat_rows_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mapxRMat_cols_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgL_in_rows_c59_channel_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgL_in_cols_c60_channel_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgR_in_rows_c61_channel_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgR_in_cols_c62_channel_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bmState_preFilterCap_U(stereolbm_axis_cambm_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bmState_uniquenessRatio_U(stereolbm_axis_cambm_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bmState_textureThreshold_U(stereolbm_axis_cambm_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'leftRemappedMat_rows_U(stereolbm_axis_cambm_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'leftRemappedMat_cols_U(stereolbm_axis_cambm_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rightRemappedMat_rows_U(stereolbm_axis_cambm_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rightRemappedMat_cols_U(stereolbm_axis_cambm_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgL_in_data_U(stereolbm_axis_cambm_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgL_in_rows_c_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgL_in_cols_c_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgR_in_data_U(stereolbm_axis_cambm_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgR_in_rows_c_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgR_in_cols_c_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mapxLMat_data_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mapyLMat_data_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'leftRemappedMat_data_U(stereolbm_axis_cambm_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mapxRMat_data_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mapyRMat_data_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rightRemappedMat_data_U(stereolbm_axis_cambm_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp16u_data_U(stereolbm_axis_cambm_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_rows_U(stereolbm_axis_cambm_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_cols_U(stereolbm_axis_cambm_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_data_U(stereolbm_axis_cambm_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_erode_rows_U(stereolbm_axis_cambm_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_erode_cols_U(stereolbm_axis_cambm_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_erode_data_U(stereolbm_axis_cambm_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_dilate_rows_U(stereolbm_axis_cambm_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_dilate_cols_U(stereolbm_axis_cambm_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_dilate_data_U(stereolbm_axis_cambm_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0_U(stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0_U(stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvertShiftAbs_U0_U(stereolbm_axis_cambm_start_for_ConvertShiftAbs_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.523 seconds; current allocated memory: 2.042 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.366 seconds; current allocated memory: 2.050 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.267 seconds; current allocated memory: 2.074 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for stereolbm_axis_cambm.
INFO: [VLOG 209-307] Generating Verilog RTL for stereolbm_axis_cambm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.11 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 79 seconds. CPU system time: 10 seconds. Elapsed time: 128.823 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-1510] Running: export_design -flow impl -rtl verilog -format ip_catalog -display_name stereolbm_axis_cambm 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1392.324 ; gain = 161.793
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Jun 24 19:16:35 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

C:\Xilinx\HLS_800\v00_ed\stereolbm_axis_cambm.prj\sol1\impl\verilog>C:/Xilinx/Vivado/2023.1/bin/vivado  -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module stereolbm_axis_cambm
## set language verilog
## set family zynq
## set device xc7z020
## set package -clg400
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:stereolbm_axis_cambm:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project stereolbm_axis_cambm.prj
# dict set report_options hls_solution sol1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1 stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_l_ROM_AUTO_1R stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_r_ROM_AUTO_1R stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_irA_l_ROM_AUTO_1R stereolbm_axis_cambm_flow_control_loop_pipe stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_l_ROM_AUTO_1R stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_r_ROM_AUTO_1R stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init stereolbm_axis_cambm_regslice_both stereolbm_axis_cambm_mul_32s_11ns_32_2_1 stereolbm_axis_cambm_mul_32s_32s_52_2_1 stereolbm_axis_cambm_mul_33s_32s_52_2_1 stereolbm_axis_cambm_mul_34s_32s_52_2_1 stereolbm_axis_cambm_mul_34s_32s_65_2_1 stereolbm_axis_cambm_frp_fifoout stereolbm_axis_cambm_frp_pipeline_valid stereolbm_axis_cambm_mul_16ns_16ns_32_1_1 stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1 stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1 stereolbm_axis_cambm_mul_8s_10ns_15_1_1 stereolbm_axis_cambm_mul_6ns_5ns_11_1_1 stereolbm_axis_cambm_mul_5ns_5ns_10_1_1 stereolbm_axis_cambm_mul_11ns_8ns_18_1_1 stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1 stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1 stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_RAM_Abkb stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1 stereolbm_axis_cambm_mul_6ns_10ns_15_1_1 stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_r1_RAM_AUTO_1R1W stereolbm_axis_cambm_fifo_w16_d2_S stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s_r1_RAM_AUTO_1R1W stereolbm_axis_cambm_fifo_w16_d2_S_x stereolbm_axis_cambm_mux_3_2_8_1_1 stereolbm_axis_cambm_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC stereolbm_axis_cambm_mul_32s_29s_32_2_1 stereolbm_axis_cambm_mul_32s_32s_32_2_1 stereolbm_axis_cambm_mul_32s_34ns_65_2_1 stereolbm_axis_cambm_mux_16_4_29_1_1 stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1 stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_RAM_AUTOmb6 stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_RAM_1WNBew stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_14_RAM_PgM stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_minsad_RAM_AUTO_1R1W stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_mind_RAM_AUTO_1R1W stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_skip_RAM_AUTO_1R1W stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_edge_neighbor_RAM_AUTOQgW stereolbm_axis_cambm_mul_17ns_20ns_37_1_1 stereolbm_axis_cambm_mul_16s_16s_32_1_1 stereolbm_axis_cambm_fifo_w32_d3_S stereolbm_axis_cambm_fifo_w32_d4_S stereolbm_axis_cambm_fifo_w16_d3_S stereolbm_axis_cambm_fifo_w16_d2_S_x0 stereolbm_axis_cambm_fifo_w8_d2_S stereolbm_axis_cambm_fifo_w32_d2_S stereolbm_axis_cambm_start_for_xFImageClip_600_800_1_2_4_0_3_0_800_4_U0 stereolbm_axis_cambm_start_for_xFReadOutStream_600_800_1_2_4_0_3_800_5_U0 stereolbm_axis_cambm_start_for_xFImageClip_600_800_1_2_4_0_3_0_800_U0 stereolbm_axis_cambm_start_for_xFReadOutStream_600_800_1_2_4_0_3_800_U0 stereolbm_axis_cambm_start_for_xFSADBlockMatching_U0 stereolbm_axis_cambm_start_for_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_U0 stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W_memcore stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W stereolbm_axis_cambm_fifo_w32_d2_S_x stereolbm_axis_cambm_fifo_w32_d4_S_x stereolbm_axis_cambm_fifo_w8_d2_S_x stereolbm_axis_cambm_fifo_w16_d2_S_x1 stereolbm_axis_cambm_fifo_w32_d6_S stereolbm_axis_cambm_fifo_w32_d7_S stereolbm_axis_cambm_fifo_w32_d8_S stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0 stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0 stereolbm_axis_cambm_start_for_ConvertShiftAbs_U0 stereolbm_axis_cambm_Ctrl_s_axi}
# dict set report_options max_module_depth 12
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1390.465 ; gain = 161.094
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
# create_bd_design $bd_design_name
Wrote  : <C:\Xilinx\HLS_800\v00_ed\stereolbm_axis_cambm.prj\sol1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_Ctrl CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Slave segment '/hls_inst/s_axi_Ctrl/Reg' is being assigned into address space '/s_axi_Ctrl' at <0x0000_0000 [ 64K ]>.
Wrote  : <C:\Xilinx\HLS_800\v00_ed\stereolbm_axis_cambm.prj\sol1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
Verilog Output written to : C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-06-24 19:16:57 +0100
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Jun 24 19:16:58 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Tue Jun 24 19:16:58 2025] Launched synth_1...
Run output will be captured here: C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/synth_1/runme.log
[Tue Jun 24 19:16:58 2025] Waiting for synth_1 to finish...


*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1390.766 ; gain = 160.664
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_wrapper -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18156
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2243.770 ; gain = 409.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/synth_1/.Xil/Vivado-19592-DESKTOP-FS2AEQ7/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/synth_1/.Xil/Vivado-19592-DESKTOP-FS2AEQ7/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2339.234 ; gain = 504.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2357.156 ; gain = 522.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2357.156 ; gain = 522.465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2357.156 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/stereolbm_axis_cambm.xdc]
Finished Parsing XDC File [C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/stereolbm_axis_cambm.xdc]
Parsing XDC File [C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2385.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2385.043 ; gain = 0.012
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2385.043 ; gain = 550.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2385.043 ; gain = 550.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2385.043 ; gain = 550.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2385.043 ; gain = 550.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2385.043 ; gain = 550.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2385.043 ; gain = 550.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2385.043 ; gain = 550.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2385.043 ; gain = 550.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2385.043 ; gain = 550.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2385.043 ; gain = 550.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2385.043 ; gain = 550.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2385.043 ; gain = 550.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2385.043 ; gain = 550.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2385.043 ; gain = 550.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2385.043 ; gain = 550.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2385.043 ; gain = 522.465
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2385.043 ; gain = 550.352
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2385.043 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2390.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9666d703
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2390.715 ; gain = 970.113
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 24 19:22:08 2025...
[Tue Jun 24 19:22:10 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:05:12 . Memory (MB): peak = 1708.383 ; gain = 0.000
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-06-24 19:22:10 +0100
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.757 . Memory (MB): peak = 2029.629 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5085 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/stereolbm_axis_cambm.xdc]
Finished Parsing XDC File [C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/stereolbm_axis_cambm.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2192.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2192.160 ; gain = 483.777
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-06-24 19:22:29 +0100
INFO: HLS-REPORT: Running report: report_utilization -file ./report/stereolbm_axis_cambm_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 12 -file ./report/stereolbm_axis_cambm_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/stereolbm_axis_cambm_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3145.289 ; gain = 953.129
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/stereolbm_axis_cambm_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/stereolbm_axis_cambm_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/stereolbm_axis_cambm_failfast_synth.rpt
 -I- design metrics completed in 3 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 3 seconds
 -I- average fanout metrics completed in 4 seconds (0 modules)
 -I- non-FD high fanout nets completed in 5 seconds
 -I- path budgeting metrics completed in 3 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg400-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 60.06% | OK     |
#  | FD                                                        | 50%       | 27.82% | OK     |
#  | LUTRAM+SRL                                                | 25%       | 17.51% | OK     |
#  | MUXF7                                                     | 15%       | 0.48%  | OK     |
#  | LUT Combining                                             | 20%       | 20.24% | REVIEW |
#  | DSP                                                       | 80%       | 90.91% | REVIEW |
#  | RAMB/FIFO                                                 | 80%       | 68.57% | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 79.74% | REVIEW |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 439    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/report/stereolbm_axis_cambm_failfast_synth.rpt
 -I- Number of criteria to review: 3
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 20 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-06-24 19:23:05 +0100
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-06-24 19:23:05 +0100
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-06-24 19:23:05 +0100
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-06-24 19:23:06 +0100
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-06-24 19:23:06 +0100
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-06-24 19:23:06 +0100
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-06-24 19:23:06 +0100
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 31950 29605 200 192 0 2999 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 31950 AVAIL_FF 106400 FF 29605 AVAIL_DSP 220 DSP 200 AVAIL_BRAM 280 BRAM 192 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 2999 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/report/verilog/stereolbm_axis_cambm_export.rpt


Implementation tool: Xilinx Vivado v.2023.1
Project:             stereolbm_axis_cambm.prj
Solution:            sol1
Device target:       xc7z020-clg400-1
Report date:         Tue Jun 24 19:23:06 +0100 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          31950
FF:           29605
DSP:            200
BRAM:           192
URAM:             0
LATCH:            0
SRL:           2999
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      7.737
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2025-06-24 19:23:06 +0100
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Tue Jun 24 19:23:15 2025] Launched impl_1...
Run output will be captured here: C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4170.719 ; gain = 0.000
[Tue Jun 24 19:23:15 2025] Waiting for impl_1 to finish...


*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.759 . Memory (MB): peak = 1937.348 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5085 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2818.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
open_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2818.387 ; gain = 1589.320
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.cache/ip 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.933 . Memory (MB): peak = 2818.387 ; gain = 0.000

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1009337d0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2818.387 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 9 inverters resulting in an inversion of 446 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b3826786

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3130.461 ; gain = 3.707
INFO: [Opt 31-389] Phase Retarget created 33 cells and removed 319 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 439d75f1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3130.461 ; gain = 3.707
INFO: [Opt 31-389] Phase Constant propagation created 664 cells and removed 2348 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c6b71ded

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3130.461 ; gain = 3.707
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 53 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c6b71ded

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3130.461 ; gain = 3.707
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 105d58b13

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3130.461 ; gain = 3.707
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 105d58b13

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3130.461 ; gain = 3.707
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              33  |             319  |                                              0  |
|  Constant propagation         |             664  |            2348  |                                              0  |
|  Sweep                        |               0  |              53  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 3130.461 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 105d58b13

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3130.461 ; gain = 3.707

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 122 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 89 newly gated: 4 Total Ports: 244
Ending PowerOpt Patch Enables Task | Checksum: 1259117af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.460 . Memory (MB): peak = 3669.836 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1259117af

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3669.836 ; gain = 539.375

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: f6aa2fb3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3669.836 ; gain = 0.000
Ending Final Cleanup Task | Checksum: f6aa2fb3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3669.836 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3669.836 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: f6aa2fb3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3669.836 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 3669.836 ; gain = 851.449
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3669.836 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3669.836 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4d21cb71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 3669.836 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3669.836 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b383f533

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3669.836 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 72b4f208

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3669.836 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 72b4f208

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3669.836 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 72b4f208

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3669.836 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 727fc1c0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3669.836 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 8ef9449f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3669.836 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 8ef9449f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3669.836 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: f6f34981

Time (s): cpu = 00:01:12 ; elapsed = 00:00:44 . Memory (MB): peak = 3669.836 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2185 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 881 nets or LUTs. Breaked 0 LUT, combined 881 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3669.836 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            881  |                   881  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            881  |                   881  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: e2f963ed

Time (s): cpu = 00:01:19 ; elapsed = 00:00:49 . Memory (MB): peak = 3669.836 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1677dd657

Time (s): cpu = 00:01:21 ; elapsed = 00:00:51 . Memory (MB): peak = 3669.836 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1677dd657

Time (s): cpu = 00:01:21 ; elapsed = 00:00:51 . Memory (MB): peak = 3669.836 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 203a9d477

Time (s): cpu = 00:01:25 ; elapsed = 00:00:53 . Memory (MB): peak = 3669.836 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b249cadb

Time (s): cpu = 00:01:33 ; elapsed = 00:00:59 . Memory (MB): peak = 3669.836 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19278d53f

Time (s): cpu = 00:01:34 ; elapsed = 00:00:59 . Memory (MB): peak = 3669.836 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14d794b93

Time (s): cpu = 00:01:34 ; elapsed = 00:01:00 . Memory (MB): peak = 3669.836 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1bd5abcb0

Time (s): cpu = 00:01:41 ; elapsed = 00:01:08 . Memory (MB): peak = 3669.836 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e15a1852

Time (s): cpu = 00:01:43 ; elapsed = 00:01:10 . Memory (MB): peak = 3669.836 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ec3f2db3

Time (s): cpu = 00:01:43 ; elapsed = 00:01:10 . Memory (MB): peak = 3669.836 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1ec3f2db3

Time (s): cpu = 00:01:44 ; elapsed = 00:01:10 . Memory (MB): peak = 3669.836 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ad919fcb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.311 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 193b8ef54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3669.836 ; gain = 0.000
INFO: [Place 46-33] Processed net bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/mind_U/ap_block_pp0_stage0_11001, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/ap_rst_n_inv, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 193b8ef54

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3669.836 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ad919fcb

Time (s): cpu = 00:02:03 ; elapsed = 00:01:25 . Memory (MB): peak = 3669.836 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.511. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c25e8342

Time (s): cpu = 00:02:04 ; elapsed = 00:01:26 . Memory (MB): peak = 3669.836 ; gain = 0.000

Time (s): cpu = 00:02:04 ; elapsed = 00:01:26 . Memory (MB): peak = 3669.836 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1c25e8342

Time (s): cpu = 00:02:04 ; elapsed = 00:01:26 . Memory (MB): peak = 3669.836 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c25e8342

Time (s): cpu = 00:02:05 ; elapsed = 00:01:26 . Memory (MB): peak = 3669.836 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                8x8|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c25e8342

Time (s): cpu = 00:02:05 ; elapsed = 00:01:26 . Memory (MB): peak = 3669.836 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1c25e8342

Time (s): cpu = 00:02:05 ; elapsed = 00:01:27 . Memory (MB): peak = 3669.836 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3669.836 ; gain = 0.000

Time (s): cpu = 00:02:05 ; elapsed = 00:01:27 . Memory (MB): peak = 3669.836 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26685acff

Time (s): cpu = 00:02:06 ; elapsed = 00:01:27 . Memory (MB): peak = 3669.836 ; gain = 0.000
Ending Placer Task | Checksum: 19ff1ac38

Time (s): cpu = 00:02:06 ; elapsed = 00:01:27 . Memory (MB): peak = 3669.836 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:09 ; elapsed = 00:01:29 . Memory (MB): peak = 3669.836 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 3669.836 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 3669.836 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3669.836 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3669.836 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3669.836 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3669.836 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3689.582 ; gain = 19.746
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3689.582 ; gain = 19.746
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d13bede7 ConstDB: 0 ShapeSum: ceb5be51 RouteDB: 0
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vid_inL_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vid_inL_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vid_inL_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vid_inL_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vid_inL_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vid_inL_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vid_inL_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vid_inL_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vid_inL_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vid_inL_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vid_inL_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vid_inL_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vid_inL_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vid_inL_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vid_inL_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vid_inL_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vid_inL_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vid_inL_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vid_inL_tuser[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vid_inL_tuser[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vid_inL_tlast[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vid_inL_tlast[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vid_out_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vid_out_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vid_inR_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vid_inR_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vid_inR_tlast[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vid_inR_tlast[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vid_inR_tuser[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vid_inR_tuser[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vid_inR_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vid_inR_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vid_inR_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vid_inR_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vid_inR_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vid_inR_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vid_inR_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vid_inR_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vid_inR_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vid_inR_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vid_inR_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vid_inR_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vid_inR_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vid_inR_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vid_inR_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vid_inR_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_Ctrl_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_Ctrl_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: e4c26300 | NumContArr: 79a12c24 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 1776de4d1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 3804.918 ; gain = 89.234

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1776de4d1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 3804.918 ; gain = 89.234

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1776de4d1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 3804.918 ; gain = 89.234
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 134f6350e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 3804.918 ; gain = 89.234
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.806  | TNS=0.000  | WHS=0.007  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 60716
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 60715
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 17aad3811

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 3946.539 ; gain = 230.855

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 17aad3811

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 3946.539 ; gain = 230.855
Phase 3 Initial Routing | Checksum: 20cf10eeb

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 3946.539 ; gain = 230.855

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5124
 Number of Nodes with overlaps = 909
 Number of Nodes with overlaps = 271
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.149  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b7fd01ec

Time (s): cpu = 00:01:41 ; elapsed = 00:01:12 . Memory (MB): peak = 3946.539 ; gain = 230.855
Phase 4 Rip-up And Reroute | Checksum: 1b7fd01ec

Time (s): cpu = 00:01:41 ; elapsed = 00:01:13 . Memory (MB): peak = 3946.539 ; gain = 230.855

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b7fd01ec

Time (s): cpu = 00:01:42 ; elapsed = 00:01:13 . Memory (MB): peak = 3946.539 ; gain = 230.855

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b7fd01ec

Time (s): cpu = 00:01:42 ; elapsed = 00:01:13 . Memory (MB): peak = 3946.539 ; gain = 230.855
Phase 5 Delay and Skew Optimization | Checksum: 1b7fd01ec

Time (s): cpu = 00:01:42 ; elapsed = 00:01:13 . Memory (MB): peak = 3946.539 ; gain = 230.855

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1be53a54b

Time (s): cpu = 00:01:46 ; elapsed = 00:01:15 . Memory (MB): peak = 3946.539 ; gain = 230.855
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.149  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15e53b25c

Time (s): cpu = 00:01:46 ; elapsed = 00:01:15 . Memory (MB): peak = 3946.539 ; gain = 230.855
Phase 6 Post Hold Fix | Checksum: 15e53b25c

Time (s): cpu = 00:01:46 ; elapsed = 00:01:16 . Memory (MB): peak = 3946.539 ; gain = 230.855

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 17.3559 %
  Global Horizontal Routing Utilization  = 21.5988 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 164ccbc3c

Time (s): cpu = 00:01:46 ; elapsed = 00:01:16 . Memory (MB): peak = 3946.539 ; gain = 230.855

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 164ccbc3c

Time (s): cpu = 00:01:46 ; elapsed = 00:01:16 . Memory (MB): peak = 3946.539 ; gain = 230.855

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1344b50b5

Time (s): cpu = 00:01:50 ; elapsed = 00:01:19 . Memory (MB): peak = 3949.887 ; gain = 234.203

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.149  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1344b50b5

Time (s): cpu = 00:01:54 ; elapsed = 00:01:21 . Memory (MB): peak = 3949.887 ; gain = 234.203
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 16f42925d

Time (s): cpu = 00:01:55 ; elapsed = 00:01:22 . Memory (MB): peak = 3949.887 ; gain = 234.203

Time (s): cpu = 00:01:55 ; elapsed = 00:01:22 . Memory (MB): peak = 3949.887 ; gain = 234.203

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 81 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:00 ; elapsed = 00:01:25 . Memory (MB): peak = 3949.887 ; gain = 260.305
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3949.887 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 4046.039 ; gain = 96.152
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
107 Infos, 83 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 4070.230 ; gain = 24.191
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 4120.098 ; gain = 33.016
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 4120.098 ; gain = 33.074
INFO: [Common 17-206] Exiting Vivado at Tue Jun 24 19:28:37 2025...
[Tue Jun 24 19:28:39 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:05:24 . Memory (MB): peak = 4170.719 ; gain = 0.000
TIMESTAMP: HLS-REPORT: implementation open_run: 2025-06-24 19:28:39 +0100
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.770 . Memory (MB): peak = 4170.719 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5041 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4170.719 ; gain = 0.000
Restored from archive | CPU: 7.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4170.719 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 4170.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 4170.719 ; gain = 0.000
TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2025-06-24 19:28:55 +0100
INFO: HLS-REPORT: Running report: report_utilization -file ./report/stereolbm_axis_cambm_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 12 -file ./report/stereolbm_axis_cambm_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/stereolbm_axis_cambm_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 4444.402 ; gain = 273.684
INFO: HLS-REPORT: Running report: report_route_status -file ./report/stereolbm_axis_cambm_status_routed.rpt
report_route_status: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4499.656 ; gain = 55.254
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/stereolbm_axis_cambm_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/stereolbm_axis_cambm_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/stereolbm_axis_cambm_failfast_routed.rpt
 -I- design metrics completed in 3 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 6 seconds
 -I- average fanout metrics completed in 5 seconds (0 modules)
 -I- non-FD high fanout nets completed in 6 seconds
 -I- path budgeting metrics completed in 5 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xc7z020clg400-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 54.33% | OK     |
#  | FD                                                        | 50%       | 27.16% | OK     |
#  | LUTRAM+SRL                                                | 25%       | 10.36% | OK     |
#  | MUXF7                                                     | 15%       | 0.48%  | OK     |
#  | LUT Combining                                             | 20%       | 13.29% | OK     |
#  | DSP                                                       | 80%       | 90.91% | REVIEW |
#  | RAMB/FIFO                                                 | 80%       | 68.57% | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 79.74% | REVIEW |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 439    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/report/stereolbm_axis_cambm_failfast_routed.rpt
 -I- Number of criteria to review: 2
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 27 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2025-06-24 19:29:40 +0100
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2025-06-24 19:29:40 +0100
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2025-06-24 19:29:40 +0100
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2025-06-24 19:29:40 +0100
TIMESTAMP: HLS-REPORT: impl process timing paths: 2025-06-24 19:29:41 +0100
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2025-06-24 19:29:41 +0100
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2025-06-24 19:29:41 +0100
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 10400 28906 28898 200 192 0 1758 0 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_SLICE 13300 SLICE 10400 AVAIL_LUT 53200 LUT 28906 AVAIL_FF 106400 FF 28898 AVAIL_DSP 220 DSP 200 AVAIL_BRAM 280 BRAM 192 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 1758 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/report/verilog/stereolbm_axis_cambm_export.rpt


Implementation tool: Xilinx Vivado v.2023.1
Project:             stereolbm_axis_cambm.prj
Solution:            sol1
Device target:       xc7z020-clg400-1
Report date:         Tue Jun 24 19:29:41 +0100 2025

#=== Post-Implementation Resource usage ===
SLICE:        10400
LUT:          28906
FF:           28898
DSP:            200
BRAM:           192
URAM:             0
LATCH:            0
SRL:           1758
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      7.737
CP achieved post-implementation: 9.851
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2025-06-24 19:29:41 +0100
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=0.148802, worst hold slack (WHS)=0.036657, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2025-06-24 19:29:41 +0100
INFO: [Common 17-206] Exiting Vivado at Tue Jun 24 19:29:41 2025...
INFO: [HLS 200-802] Generated output file stereolbm_axis_cambm.prj/sol1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 36 seconds. CPU system time: 1 seconds. Elapsed time: 849.808 seconds; current allocated memory: 23.359 MB.
INFO: [HLS 200-112] Total CPU user time: 118 seconds. Total CPU system time: 12 seconds. Total elapsed time: 1046.99 seconds; peak allocated memory: 2.100 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Jun 24 19:30:08 2025...
