--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TopModule.twx TopModule.ncd -o TopModule.twr TopModule.pcf
-ucf RC5.ucf

Design file:              TopModule.ncd
Physical constraint file: TopModule.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1349 paths analyzed, 134 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.167ns.
--------------------------------------------------------------------------------

Paths for end point Cntr_4 (SLICE_X0Y86.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_19 (FF)
  Destination:          Cntr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.108 - 0.134)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_19 to Cntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y89.DQ       Tcko                  0.341   Cntr<19>
                                                       Cntr_19
    SLICE_X1Y90.A2       net (fanout=2)        0.942   Cntr<19>
    SLICE_X1Y90.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>3
                                                       Cntr[26]_GND_8_o_equal_8_o<26>4
    SLICE_X1Y89.A2       net (fanout=2)        0.594   Cntr[26]_GND_8_o_equal_8_o<26>3
    SLICE_X1Y89.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>4
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X0Y86.SR       net (fanout=7)        0.721   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X0Y86.CLK      Tsrck                 0.314   Cntr<7>
                                                       Cntr_4
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (0.849ns logic, 2.257ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_7 (FF)
  Destination:          Cntr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.896ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_7 to Cntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y86.DQ       Tcko                  0.341   Cntr<7>
                                                       Cntr_7
    SLICE_X1Y88.D2       net (fanout=2)        0.729   Cntr<7>
    SLICE_X1Y88.D        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>2
                                                       Cntr[26]_GND_8_o_equal_8_o<26>3
    SLICE_X1Y89.A1       net (fanout=2)        0.597   Cntr[26]_GND_8_o_equal_8_o<26>2
    SLICE_X1Y89.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>4
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X0Y86.SR       net (fanout=7)        0.721   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X0Y86.CLK      Tsrck                 0.314   Cntr<7>
                                                       Cntr_4
    -------------------------------------------------  ---------------------------
    Total                                      2.896ns (0.849ns logic, 2.047ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_1 (FF)
  Destination:          Cntr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.746ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.108 - 0.130)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_1 to Cntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y85.BQ       Tcko                  0.341   Cntr<3>
                                                       Cntr_1
    SLICE_X1Y87.D1       net (fanout=2)        0.614   Cntr<1>
    SLICE_X1Y87.D        Tilo                  0.097   Val<3>
                                                       Cntr[26]_GND_8_o_equal_8_o<26>2
    SLICE_X1Y89.A3       net (fanout=2)        0.562   Cntr[26]_GND_8_o_equal_8_o<26>1
    SLICE_X1Y89.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>4
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X0Y86.SR       net (fanout=7)        0.721   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X0Y86.CLK      Tsrck                 0.314   Cntr<7>
                                                       Cntr_4
    -------------------------------------------------  ---------------------------
    Total                                      2.746ns (0.849ns logic, 1.897ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point Cntr_5 (SLICE_X0Y86.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_19 (FF)
  Destination:          Cntr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.108 - 0.134)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_19 to Cntr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y89.DQ       Tcko                  0.341   Cntr<19>
                                                       Cntr_19
    SLICE_X1Y90.A2       net (fanout=2)        0.942   Cntr<19>
    SLICE_X1Y90.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>3
                                                       Cntr[26]_GND_8_o_equal_8_o<26>4
    SLICE_X1Y89.A2       net (fanout=2)        0.594   Cntr[26]_GND_8_o_equal_8_o<26>3
    SLICE_X1Y89.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>4
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X0Y86.SR       net (fanout=7)        0.721   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X0Y86.CLK      Tsrck                 0.314   Cntr<7>
                                                       Cntr_5
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (0.849ns logic, 2.257ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_7 (FF)
  Destination:          Cntr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.896ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_7 to Cntr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y86.DQ       Tcko                  0.341   Cntr<7>
                                                       Cntr_7
    SLICE_X1Y88.D2       net (fanout=2)        0.729   Cntr<7>
    SLICE_X1Y88.D        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>2
                                                       Cntr[26]_GND_8_o_equal_8_o<26>3
    SLICE_X1Y89.A1       net (fanout=2)        0.597   Cntr[26]_GND_8_o_equal_8_o<26>2
    SLICE_X1Y89.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>4
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X0Y86.SR       net (fanout=7)        0.721   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X0Y86.CLK      Tsrck                 0.314   Cntr<7>
                                                       Cntr_5
    -------------------------------------------------  ---------------------------
    Total                                      2.896ns (0.849ns logic, 2.047ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_1 (FF)
  Destination:          Cntr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.746ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.108 - 0.130)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_1 to Cntr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y85.BQ       Tcko                  0.341   Cntr<3>
                                                       Cntr_1
    SLICE_X1Y87.D1       net (fanout=2)        0.614   Cntr<1>
    SLICE_X1Y87.D        Tilo                  0.097   Val<3>
                                                       Cntr[26]_GND_8_o_equal_8_o<26>2
    SLICE_X1Y89.A3       net (fanout=2)        0.562   Cntr[26]_GND_8_o_equal_8_o<26>1
    SLICE_X1Y89.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>4
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X0Y86.SR       net (fanout=7)        0.721   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X0Y86.CLK      Tsrck                 0.314   Cntr<7>
                                                       Cntr_5
    -------------------------------------------------  ---------------------------
    Total                                      2.746ns (0.849ns logic, 1.897ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point Cntr_6 (SLICE_X0Y86.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_19 (FF)
  Destination:          Cntr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.108 - 0.134)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_19 to Cntr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y89.DQ       Tcko                  0.341   Cntr<19>
                                                       Cntr_19
    SLICE_X1Y90.A2       net (fanout=2)        0.942   Cntr<19>
    SLICE_X1Y90.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>3
                                                       Cntr[26]_GND_8_o_equal_8_o<26>4
    SLICE_X1Y89.A2       net (fanout=2)        0.594   Cntr[26]_GND_8_o_equal_8_o<26>3
    SLICE_X1Y89.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>4
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X0Y86.SR       net (fanout=7)        0.721   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X0Y86.CLK      Tsrck                 0.314   Cntr<7>
                                                       Cntr_6
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (0.849ns logic, 2.257ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_7 (FF)
  Destination:          Cntr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.896ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_7 to Cntr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y86.DQ       Tcko                  0.341   Cntr<7>
                                                       Cntr_7
    SLICE_X1Y88.D2       net (fanout=2)        0.729   Cntr<7>
    SLICE_X1Y88.D        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>2
                                                       Cntr[26]_GND_8_o_equal_8_o<26>3
    SLICE_X1Y89.A1       net (fanout=2)        0.597   Cntr[26]_GND_8_o_equal_8_o<26>2
    SLICE_X1Y89.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>4
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X0Y86.SR       net (fanout=7)        0.721   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X0Y86.CLK      Tsrck                 0.314   Cntr<7>
                                                       Cntr_6
    -------------------------------------------------  ---------------------------
    Total                                      2.896ns (0.849ns logic, 2.047ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_1 (FF)
  Destination:          Cntr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.746ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.108 - 0.130)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_1 to Cntr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y85.BQ       Tcko                  0.341   Cntr<3>
                                                       Cntr_1
    SLICE_X1Y87.D1       net (fanout=2)        0.614   Cntr<1>
    SLICE_X1Y87.D        Tilo                  0.097   Val<3>
                                                       Cntr[26]_GND_8_o_equal_8_o<26>2
    SLICE_X1Y89.A3       net (fanout=2)        0.562   Cntr[26]_GND_8_o_equal_8_o<26>1
    SLICE_X1Y89.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>4
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X0Y86.SR       net (fanout=7)        0.721   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X0Y86.CLK      Tsrck                 0.314   Cntr<7>
                                                       Cntr_6
    -------------------------------------------------  ---------------------------
    Total                                      2.746ns (0.849ns logic, 1.897ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Val_2 (SLICE_X1Y87.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Val_0 (FF)
  Destination:          Val_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Val_0 to Val_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y87.AQ       Tcko                  0.141   Val<3>
                                                       Val_0
    SLICE_X1Y87.B3       net (fanout=13)       0.214   Val<0>
    SLICE_X1Y87.CLK      Tah         (-Th)     0.064   Val<3>
                                                       Mcount_Val_xor<2>11
                                                       Val_2
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.077ns logic, 0.214ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point Val_0 (SLICE_X1Y87.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Val_0 (FF)
  Destination:          Val_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.307ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Val_0 to Val_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y87.AQ       Tcko                  0.141   Val<3>
                                                       Val_0
    SLICE_X1Y87.A3       net (fanout=13)       0.212   Val<0>
    SLICE_X1Y87.CLK      Tah         (-Th)     0.046   Val<3>
                                                       Mcount_Val_xor<0>11_INV_0
                                                       Val_0
    -------------------------------------------------  ---------------------------
    Total                                      0.307ns (0.095ns logic, 0.212ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point Val_1 (SLICE_X1Y87.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Val_0 (FF)
  Destination:          Val_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Val_0 to Val_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y87.AQ       Tcko                  0.141   Val<3>
                                                       Val_0
    SLICE_X1Y87.B3       net (fanout=13)       0.214   Val<0>
    SLICE_X1Y87.CLK      Tah         (-Th)     0.047   Val<3>
                                                       Mcount_Val_xor<1>11
                                                       Val_1
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.094ns logic, 0.214ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Cntr<3>/CLK
  Logical resource: Cntr_0/CK
  Location pin: SLICE_X0Y85.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Cntr<3>/CLK
  Logical resource: Cntr_0/CK
  Location pin: SLICE_X0Y85.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.167|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1349 paths, 0 nets, and 101 connections

Design statistics:
   Minimum period:   3.167ns{1}   (Maximum frequency: 315.756MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 13 00:09:07 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 618 MB



