<stg><name>emscripten_compute_dom_pk_code</name>


<trans_list>

<trans id="16" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="18" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i8]* %keyCodeString) nounwind, !map !785

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !791

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([31 x i8]* @emscripten_compute_d) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader:0  %p_01_rec = phi i64 [ 0, %.preheader.preheader ], [ %add_ln176, %.preheader ]

]]></Node>
<StgValue><ssdm name="p_01_rec"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1  %keyCodeString_addr = getelementptr [1000 x i8]* %keyCodeString, i64 0, i64 %p_01_rec

]]></Node>
<StgValue><ssdm name="keyCodeString_addr"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="10">
<![CDATA[
.preheader:2  %keyCodeString_load = load i8* %keyCodeString_addr, align 1

]]></Node>
<StgValue><ssdm name="keyCodeString_load"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:4  %add_ln176 = add i64 %p_01_rec, 1

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="12" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="10">
<![CDATA[
.preheader:2  %keyCodeString_load = load i8* %keyCodeString_addr, align 1

]]></Node>
<StgValue><ssdm name="keyCodeString_load"/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:3  %icmp_ln176 = icmp eq i8 %keyCodeString_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln176, label %._crit_edge, label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge:0  ret i32 0

]]></Node>
<StgValue><ssdm name="ret_ln343"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="19" name="keyCodeString" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="keyCodeString"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="21" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="20" toId="4">
</dataflow>
<dataflow id="22" from="keyCodeString" to="specbitsmap_ln0" fromId="19" toId="4">
</dataflow>
<dataflow id="23" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="20" toId="5">
</dataflow>
<dataflow id="25" from="StgValue_24" to="specbitsmap_ln0" fromId="24" toId="5">
</dataflow>
<dataflow id="27" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="26" toId="6">
</dataflow>
<dataflow id="29" from="emscripten_compute_d" to="spectopmodule_ln0" fromId="28" toId="6">
</dataflow>
<dataflow id="31" from="StgValue_30" to="p_01_rec" fromId="30" toId="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="32" from="br_ln0" to="p_01_rec" fromId="7" toId="8">
</dataflow>
<dataflow id="33" from="add_ln176" to="p_01_rec" fromId="11" toId="8">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="34" from="br_ln176" to="p_01_rec" fromId="14" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="35" from="keyCodeString" to="keyCodeString_addr" fromId="19" toId="9">
</dataflow>
<dataflow id="36" from="StgValue_30" to="keyCodeString_addr" fromId="30" toId="9">
</dataflow>
<dataflow id="37" from="p_01_rec" to="keyCodeString_addr" fromId="8" toId="9">
</dataflow>
<dataflow id="38" from="keyCodeString_addr" to="keyCodeString_load" fromId="9" toId="10">
</dataflow>
<dataflow id="39" from="p_01_rec" to="add_ln176" fromId="8" toId="11">
</dataflow>
<dataflow id="41" from="StgValue_40" to="add_ln176" fromId="40" toId="11">
</dataflow>
<dataflow id="42" from="keyCodeString_addr" to="keyCodeString_load" fromId="9" toId="12">
</dataflow>
<dataflow id="43" from="keyCodeString_load" to="icmp_ln176" fromId="12" toId="13">
</dataflow>
<dataflow id="45" from="StgValue_44" to="icmp_ln176" fromId="44" toId="13">
</dataflow>
<dataflow id="46" from="icmp_ln176" to="br_ln176" fromId="13" toId="14">
</dataflow>
<dataflow id="47" from="StgValue_24" to="ret_ln343" fromId="24" toId="15">
</dataflow>
<dataflow id="48" from="icmp_ln176" to="StgValue_3" fromId="13" toId="3">
</dataflow>
</dataflows>


</stg>
