// Seed: 4186299932
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  integer id_5;
  wire id_6, id_7, id_8, id_9;
  logic [7:0] id_10;
  wire id_11;
  logic [!  (  -1  ) : -1] id_12 = id_10;
  parameter id_13 = 1 * 1;
  wire id_14;
  assign id_10[-1] = 1'h0;
  logic [(  {  1  }  &&  -1 'b0 ) : 1] id_15;
  ;
endmodule
module module_0 (
    output tri0 id_0,
    output uwire id_1,
    output wor module_1,
    output tri1 id_3,
    input supply1 id_4,
    output uwire id_5,
    input wor id_6,
    output wor id_7,
    output tri id_8,
    input wor id_9,
    output wor id_10,
    inout uwire id_11,
    output wire id_12,
    output tri id_13,
    output tri id_14
    , id_37,
    input wand id_15,
    input wire id_16,
    input wand id_17,
    input supply1 id_18,
    input wor id_19,
    input supply1 id_20,
    input tri0 id_21,
    input wor id_22,
    output tri0 id_23,
    input wire id_24,
    input wire id_25,
    input wire id_26,
    input wire id_27,
    input tri0 id_28,
    input supply0 id_29,
    input tri1 id_30,
    output wand id_31,
    input uwire id_32,
    output tri0 id_33,
    output wor id_34,
    output supply1 id_35
);
  assign id_31 = -1;
  assign id_7  = -1;
  wire [-1 'b0 : 1] id_38;
  logic [-1 : 1] id_39;
  ;
  module_0 modCall_1 (
      id_39,
      id_39,
      id_37,
      id_38
  );
endmodule
