\hypertarget{struct_m_p_u___mem_map}{}\section{M\+P\+U\+\_\+\+Mem\+Map Struct Reference}
\label{struct_m_p_u___mem_map}\index{M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_m_p_u___mem_map_a1cc318bbbdd6c24c5d1ce0df9ebc3c8a}{C\+E\+S\+R}
\item 
\hypertarget{struct_m_p_u___mem_map_a3dd74b55a705fe781eb86b887592e24b}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}12\mbox{]}\label{struct_m_p_u___mem_map_a3dd74b55a705fe781eb86b887592e24b}

\item 
\hypertarget{struct_m_p_u___mem_map_af8fa4ee7f46b41d1d5def76cbb49a1a3}{}\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \hyperlink{struct_m_p_u___mem_map_af28c58a8a9b1388f572207a9fcb3cad6}{EAR}\\
\>uint32\_t \hyperlink{struct_m_p_u___mem_map_aada7844acbf37325b398320ad59b2049}{EDR}\\
\} {\bfseries SP} \mbox{[}5\mbox{]}\label{struct_m_p_u___mem_map_af8fa4ee7f46b41d1d5def76cbb49a1a3}
\\

\end{tabbing}\item 
\hypertarget{struct_m_p_u___mem_map_a063144d8fb358740ad26f84f15b031d8}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}968\mbox{]}\label{struct_m_p_u___mem_map_a063144d8fb358740ad26f84f15b031d8}

\item 
uint32\+\_\+t \hyperlink{struct_m_p_u___mem_map_ac0f1b1c2b2f2b70a90e02302add086f1}{W\+O\+R\+D} \mbox{[}16\mbox{]}\mbox{[}4\mbox{]}
\item 
\hypertarget{struct_m_p_u___mem_map_aa915fe63030a5bad71aed4c241c920aa}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}768\mbox{]}\label{struct_m_p_u___mem_map_aa915fe63030a5bad71aed4c241c920aa}

\item 
uint32\+\_\+t \hyperlink{struct_m_p_u___mem_map_a7f9c813f610ff2ffa2027cec351b0b1f}{R\+G\+D\+A\+A\+C} \mbox{[}16\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
M\+P\+U -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_m_p_u___mem_map_a1cc318bbbdd6c24c5d1ce0df9ebc3c8a}{}\index{M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}!C\+E\+S\+R@{C\+E\+S\+R}}
\index{C\+E\+S\+R@{C\+E\+S\+R}!M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}}
\subsubsection[{C\+E\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t M\+P\+U\+\_\+\+Mem\+Map\+::\+C\+E\+S\+R}\label{struct_m_p_u___mem_map_a1cc318bbbdd6c24c5d1ce0df9ebc3c8a}
Control/\+Error Status Register, offset\+: 0x0 \hypertarget{struct_m_p_u___mem_map_af28c58a8a9b1388f572207a9fcb3cad6}{}\index{M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}!E\+A\+R@{E\+A\+R}}
\index{E\+A\+R@{E\+A\+R}!M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}}
\subsubsection[{E\+A\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t M\+P\+U\+\_\+\+Mem\+Map\+::\+E\+A\+R}\label{struct_m_p_u___mem_map_af28c58a8a9b1388f572207a9fcb3cad6}
Error Address Register, Slave Port n, array offset\+: 0x10, array step\+: 0x8 \hypertarget{struct_m_p_u___mem_map_aada7844acbf37325b398320ad59b2049}{}\index{M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}!E\+D\+R@{E\+D\+R}}
\index{E\+D\+R@{E\+D\+R}!M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}}
\subsubsection[{E\+D\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t M\+P\+U\+\_\+\+Mem\+Map\+::\+E\+D\+R}\label{struct_m_p_u___mem_map_aada7844acbf37325b398320ad59b2049}
Error Detail Register, Slave Port n, array offset\+: 0x14, array step\+: 0x8 \hypertarget{struct_m_p_u___mem_map_a7f9c813f610ff2ffa2027cec351b0b1f}{}\index{M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}!R\+G\+D\+A\+A\+C@{R\+G\+D\+A\+A\+C}}
\index{R\+G\+D\+A\+A\+C@{R\+G\+D\+A\+A\+C}!M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}}
\subsubsection[{R\+G\+D\+A\+A\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t M\+P\+U\+\_\+\+Mem\+Map\+::\+R\+G\+D\+A\+A\+C\mbox{[}16\mbox{]}}\label{struct_m_p_u___mem_map_a7f9c813f610ff2ffa2027cec351b0b1f}
Region Descriptor Alternate Access Control n, array offset\+: 0x800, array step\+: 0x4 \hypertarget{struct_m_p_u___mem_map_ac0f1b1c2b2f2b70a90e02302add086f1}{}\index{M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}!W\+O\+R\+D@{W\+O\+R\+D}}
\index{W\+O\+R\+D@{W\+O\+R\+D}!M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}}
\subsubsection[{W\+O\+R\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t M\+P\+U\+\_\+\+Mem\+Map\+::\+W\+O\+R\+D\mbox{[}16\mbox{]}\mbox{[}4\mbox{]}}\label{struct_m_p_u___mem_map_ac0f1b1c2b2f2b70a90e02302add086f1}
Region Descriptor n, Word 0..Region Descriptor n, Word 3, array offset\+: 0x400, array step\+: index$\ast$0x10, index2$\ast$0x4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
