#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Apr 17 16:14:29 2018
# Process ID: 16444
# Current directory: C:/LabHLS_RS2016_4/LabHLS_RS2016_4.runs/impl_2
# Command line: vivado.exe -log topmodule.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source topmodule.tcl -notrace
# Log file: C:/LabHLS_RS2016_4/LabHLS_RS2016_4.runs/impl_2/topmodule.vdi
# Journal file: C:/LabHLS_RS2016_4/LabHLS_RS2016_4.runs/impl_2\vivado.jou
#-----------------------------------------------------------
source topmodule.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'topmodule' is not ideal for floorplanning, since the cellview 'rs_erasure' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/constrs_1/imports/lab3/uart_led_pins_basys3.xdc]
Finished Parsing XDC File [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/constrs_1/imports/lab3/uart_led_pins_basys3.xdc]
Parsing XDC File [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/constrs_1/imports/lab3/uart_led_timing.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/constrs_1/imports/lab3/uart_led_timing.xdc:6]
Finished Parsing XDC File [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/constrs_1/imports/lab3/uart_led_timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 488.797 ; gain = 269.227
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.970 . Memory (MB): peak = 494.629 ; gain = 5.832
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/constrs_1/imports/lab3/uart_led_timing.xdc:6]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 162e9f955

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10c9a8674

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.383 . Memory (MB): peak = 999.398 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 6643 cells.
Phase 2 Constant propagation | Checksum: 21703b3d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 999.398 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 8889 unconnected nets.
INFO: [Opt 31-11] Eliminated 7648 unconnected cells.
Phase 3 Sweep | Checksum: 1a4fa8e78

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.398 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1a4fa8e78

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.398 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.398 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a4fa8e78

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.398 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a4fa8e78

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 999.398 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 999.398 ; gain = 510.602
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.053 . Memory (MB): peak = 999.398 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/LabHLS_RS2016_4/LabHLS_RS2016_4.runs/impl_2/topmodule_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/LabHLS_RS2016_4/LabHLS_RS2016_4.runs/impl_2/topmodule_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 999.398 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.398 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/constrs_1/imports/lab3/uart_led_timing.xdc:6]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cfcaf794

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.757 . Memory (MB): peak = 999.398 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1b3387db0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.778 . Memory (MB): peak = 999.398 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1b3387db0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.779 . Memory (MB): peak = 999.398 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1b3387db0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.779 . Memory (MB): peak = 999.398 ; gain = 0.000

Phase 2 Final Placement Cleanup
Phase 2 Final Placement Cleanup | Checksum: 1b3387db0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.780 . Memory (MB): peak = 999.398 ; gain = 0.000
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: cfcaf794

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.782 . Memory (MB): peak = 999.398 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 999.398 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/LabHLS_RS2016_4/LabHLS_RS2016_4.runs/impl_2/topmodule_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.040 . Memory (MB): peak = 999.398 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 999.398 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 999.398 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 75af3fda ConstDB: 0 ShapeSum: 5a1bb7ba RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 118206223

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1057.586 ; gain = 58.188

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 118206223

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1061.148 ; gain = 61.750

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 118206223

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1068.297 ; gain = 68.898

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 118206223

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1068.297 ; gain = 68.898
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1069.480 ; gain = 70.082
Phase 2 Router Initialization | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1069.480 ; gain = 70.082

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1069.480 ; gain = 70.082

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1069.480 ; gain = 70.082
Phase 4.1 Global Iteration 0 | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1069.480 ; gain = 70.082

Phase 4.2 Global Iteration 1

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1069.480 ; gain = 70.082
Phase 4.2 Global Iteration 1 | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1069.480 ; gain = 70.082

Phase 4.3 Global Iteration 2

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1069.480 ; gain = 70.082
Phase 4.3 Global Iteration 2 | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1069.480 ; gain = 70.082

Phase 4.4 Global Iteration 3

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1069.480 ; gain = 70.082
Phase 4.4 Global Iteration 3 | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1069.480 ; gain = 70.082

Phase 4.5 Global Iteration 4

Phase 4.5.1 Update Timing
Phase 4.5.1 Update Timing | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1069.480 ; gain = 70.082
Phase 4.5 Global Iteration 4 | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1069.480 ; gain = 70.082
Phase 4 Rip-up And Reroute | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1069.480 ; gain = 70.082

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1069.480 ; gain = 70.082

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1069.480 ; gain = 70.082
Phase 5 Delay and Skew Optimization | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1069.480 ; gain = 70.082

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1069.480 ; gain = 70.082
Phase 6.1 Hold Fix Iter | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1069.480 ; gain = 70.082
Phase 6 Post Hold Fix | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1069.480 ; gain = 70.082

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1069.480 ; gain = 70.082

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1070.859 ; gain = 71.461

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1070.859 ; gain = 71.461

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 94b7d787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1070.859 ; gain = 71.461
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1070.859 ; gain = 71.461

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1070.859 ; gain = 71.461
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1070.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/LabHLS_RS2016_4/LabHLS_RS2016_4.runs/impl_2/topmodule_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/LabHLS_RS2016_4/LabHLS_RS2016_4.runs/impl_2/topmodule_drc_routed.rpt.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/constrs_1/imports/lab3/uart_led_timing.xdc:6]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/LabHLS_RS2016_4/LabHLS_RS2016_4.runs/impl_2/topmodule_methodology_drc_routed.rpt.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/constrs_1/imports/lab3/uart_led_timing.xdc:6]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/constrs_1/imports/lab3/uart_led_timing.xdc:6]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file topmodule_power_routed.rpt -pb topmodule_power_summary_routed.pb -rpx topmodule_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
61 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue Apr 17 16:15:34 2018...
