<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/84876458660</prism:url><dc:identifier>SCOPUS_ID:84876458660</dc:identifier><eid>2-s2.0-84876458660</eid><prism:doi>10.1504/IJHPSA.2007.013287</prism:doi><dc:title>Dynamic branch prediction and control speculation</dc:title><prism:aggregationType>Journal</prism:aggregationType><srctype>j</srctype><subtype>ar</subtype><subtypeDescription>Article</subtypeDescription><citedby-count>3</citedby-count><prism:publicationName>International Journal of High Performance Systems Architecture</prism:publicationName><source-id>19600166211</source-id><prism:issn>17516536 17516528</prism:issn><prism:volume>1</prism:volume><prism:issueIdentifier>1</prism:issueIdentifier><prism:startingPage>2</prism:startingPage><prism:endingPage>13</prism:endingPage><prism:pageRange>2-13</prism:pageRange><prism:coverDate>2007-01-01</prism:coverDate><openaccess/><openaccessFlag/><dc:creator><author seq="1" auid="6602885301"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name><preferred-name><ce:initials>J.</ce:initials><ce:indexed-name>Šilc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6602885301</author-url><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng"><ce:para>Branch prediction schemes have become an integral part of today’s superscalar processors. They are one of the key issues in enhancing the performance of processors. Pipeline stalls due to conditional branches are one of the most significant impediments to realise the performance potential of superscalar processors. Many schemes for branch prediction, that can effectively and accurately predict the outcome of branch instructions have been proposed. In this paper, an overview of some dynamic branch prediction schemes for superscalar processors are presented. © 2007 Inderscience Enterprises Ltd.</ce:para></abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/84876458660" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=84876458660&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=84876458660&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"><affilname>University of Ljubljana</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"><affilname>Jozef Stefan Institute</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><affiliation id="60016060" href="https://api.elsevier.com/content/affiliation/affiliation_id/60016060"><affilname>Universität Augsburg</affilname><affiliation-city>Augsburg</affiliation-city><affiliation-country>Germany</affiliation-country></affiliation><authors><author seq="1" auid="6602885301"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name><preferred-name><ce:initials>J.</ce:initials><ce:indexed-name>Šilc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6602885301</author-url><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"/></author><author seq="2" auid="6603728018"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname><ce:given-name>Theo</ce:given-name><preferred-name><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname><ce:given-name>Theo</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603728018</author-url><affiliation id="60016060" href="https://api.elsevier.com/content/affiliation/affiliation_id/60016060"/></author><author seq="3" auid="55947972500"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name><preferred-name><ce:initials>B.</ce:initials><ce:indexed-name>Robič B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/55947972500</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></authors><language xml:lang="eng"/><authkeywords><author-keyword>branch prediction</author-keyword><author-keyword>high performance</author-keyword><author-keyword>prototype</author-keyword><author-keyword>simulation</author-keyword><author-keyword>superscalar processor</author-keyword></authkeywords><idxterms/><subject-areas><subject-area code="1708" abbrev="COMP">Hardware and Architecture</subject-area></subject-areas><item xmlns=""><ait:process-info><ait:date-delivered year="2018" month="06" day="20" timestamp="2018-06-20T13:08:46.000046-04:00"/><ait:date-sort year="2007" month="01" day="01"/><ait:status type="core" state="update" stage="S300"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2018 Elsevier B.V., All rights reserved.</copyright><itemidlist><ce:doi>10.1504/IJHPSA.2007.013287</ce:doi><itemid idtype="PUI">424009406</itemid><itemid idtype="ARCIND">20150000007601</itemid><itemid idtype="CAR-ID">643458037</itemid><itemid idtype="SCP">84876458660</itemid><itemid idtype="SGR">84876458660</itemid></itemidlist><history><date-created year="2018" month="03" day="29" timestamp="BST 15:17:50"/></history><dbcollection>ARCIND</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="ar"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/><author-keywords><author-keyword>branch prediction</author-keyword><author-keyword>high performance</author-keyword><author-keyword>prototype</author-keyword><author-keyword>simulation</author-keyword><author-keyword>superscalar processor</author-keyword></author-keywords></citation-info><citation-title><titletext xml:lang="eng" original="y" language="English">Dynamic branch prediction and control speculation</titletext></citation-title><author-group><author auid="6602885301" seq="1" type="auth"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name><preferred-name><ce:initials>J.</ce:initials><ce:indexed-name>Šilc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name></preferred-name></author><affiliation afid="60023955" dptid="104208728" country="svn"><organization>Department of Computer System</organization><organization>Jožef Stefan Institute</organization><city-group>Ljubljana</city-group><affiliation-id afid="60023955" dptid="104208728"/><country>Slovenia</country></affiliation></author-group><author-group><author auid="6603728018" seq="2" type="auth"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname><ce:given-name>Theo</ce:given-name><preferred-name><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname><ce:given-name>Theo</ce:given-name></preferred-name></author><affiliation afid="60016060" dptid="113206090" country="deu"><organization>Institute of Computer Science</organization><organization>University of Augsburg</organization><affiliation-id afid="60016060" dptid="113206090"/><country>Germany</country></affiliation></author-group><author-group><author auid="55947972500" seq="3" type="auth"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name><preferred-name><ce:initials>B.</ce:initials><ce:indexed-name>Robič B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name></preferred-name></author><affiliation afid="60031106" dptid="104580834" country="svn"><organization>Faculty of Computer and Information Science</organization><organization>University of Ljubljana</organization><affiliation-id afid="60031106" dptid="104580834"/><country>Slovenia</country></affiliation></author-group><correspondence><person><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name></person><affiliation country="svn"><organization>Department of Computer System</organization><organization>Jožef Stefan Institute</organization><city-group>Ljubljana</city-group><country>Slovenia</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng"><ce:para>Branch prediction schemes have become an integral part of today’s superscalar processors. They are one of the key issues in enhancing the performance of processors. Pipeline stalls due to conditional branches are one of the most significant impediments to realise the performance potential of superscalar processors. Many schemes for branch prediction, that can effectively and accurately predict the outcome of branch instructions have been proposed. In this paper, an overview of some dynamic branch prediction schemes for superscalar processors are presented. © 2007 Inderscience Enterprises Ltd.</ce:para></abstract></abstracts><source srcid="19600166211" type="j"><sourcetitle>International Journal of High Performance Systems Architecture</sourcetitle><sourcetitle-abbrev>Int. J. High Perform. Syst. Archit.</sourcetitle-abbrev><issn type="electronic">17516536</issn><issn type="print">17516528</issn><volisspag><voliss volume="1" issue="1"/><pagerange first="2" last="13"/></volisspag><publicationyear first="2007"/><publicationdate><year>2007</year><date-text xfab-added="true">2007</date-text></publicationdate></source><enhancement><classificationgroup><classifications type="ASJC"><classification>1708</classification></classifications><classifications type="SUBJABBR"><classification>COMP</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="48"><reference id="1"><ref-info><ref-title><ref-titletext>Perceptron-based branch confidence estimation for speculation control</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">2342460917</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>H.</ce:initials><ce:indexed-name>Akkary H.</ce:indexed-name><ce:surname>Akkary</ce:surname></author><author seq="2"><ce:initials>S.T.</ce:initials><ce:indexed-name>Srinivasan S.T.</ce:indexed-name><ce:surname>Srinivasan</ce:surname></author><author seq="3"><ce:initials>R.</ce:initials><ce:indexed-name>Koltur R.</ce:indexed-name><ce:surname>Koltur</ce:surname></author><author seq="4"><ce:initials>Y.</ce:initials><ce:indexed-name>Patil Y.</ce:indexed-name><ce:surname>Patil</ce:surname></author><author seq="5"><ce:initials>W.</ce:initials><ce:indexed-name>Refaai W.</ce:indexed-name><ce:surname>Refaai</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 10th International Symposium on High Performance Computer Architecture</ref-sourcetitle><ref-publicationyear first="2004"/><ref-volisspag><pagerange first="265" last="275"/></ref-volisspag><ref-text>Madrid, Spain</ref-text></ref-info><ref-fulltext>Akkary, H., Srinivasan, S.T., Koltur, R., Patil, Y. and Refaai, W. (2004) ‘Perceptron-based branch confidence estimation for speculation control’, Proceedings of the 10th International Symposium on High Performance Computer Architecture, Madrid, Spain, pp.265–275.</ref-fulltext></reference><reference id="2"><ref-info><ref-title><ref-titletext>A framework for balancing control flow and predication</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031359056</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.I.</ce:initials><ce:indexed-name>August D.I.</ce:indexed-name><ce:surname>August</ce:surname></author><author seq="2"><ce:initials>W.W.</ce:initials><ce:indexed-name>Hwu W.W.</ce:indexed-name><ce:surname>Hwu</ce:surname></author><author seq="3"><ce:initials>S.A.</ce:initials><ce:indexed-name>Mahlke S.A.</ce:indexed-name><ce:surname>Mahlke</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 30th Annual International Symposium on Microarchitecture</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><pagerange first="92" last="103"/></ref-volisspag><ref-text>Research Triangle Park, NC</ref-text></ref-info><ref-fulltext>August, D.I., Hwu, W.W. and Mahlke, S.A. (1997) ‘A framework for balancing control flow and predication’, Proceedings of the 30th Annual International Symposium on Microarchitecture, Research Triangle Park, NC, pp.92–103.</ref-fulltext></reference><reference id="3"><ref-info><ref-title><ref-titletext>Integrated Predicated and speculative execution in the IMPACT EPIC architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031594006</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.I.</ce:initials><ce:indexed-name>August D.I.</ce:indexed-name><ce:surname>August</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proceedings of the 25th Annual International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="227" last="237"/></ref-volisspag><ref-text>Barcelona, Spain</ref-text></ref-info><ref-fulltext>August, D.I., et al. (1998) ‘Integrated Predicated and speculative execution in the IMPACT EPIC architecture’, Proceedings of the 25th Annual International Symposium on Computer Architecture, Barcelona, Spain, pp.227–237.</ref-fulltext></reference><reference id="4"><ref-info><ref-title><ref-titletext>Accurate indirect branch prediction</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031594010</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.</ce:initials><ce:indexed-name>Driesen K.</ce:indexed-name><ce:surname>Driesen</ce:surname></author><author seq="2"><ce:initials>U.</ce:initials><ce:indexed-name>Hoelzle U.</ce:indexed-name><ce:surname>Hoelzle</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 25th Annual International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="167" last="177"/></ref-volisspag><ref-text>Barcelona, Spain</ref-text></ref-info><ref-fulltext>Driesen, K. and Hoelzle, U. (1998) ‘Accurate indirect branch prediction’, Proceedings of the 25th Annual International Symposium on Computer Architecture, Barcelona, Spain, pp.167–177.</ref-fulltext></reference><reference id="5"><ref-info><ref-title><ref-titletext>The IA-64 architecture at work</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0032123777</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>C.</ce:initials><ce:indexed-name>Dulong C.</ce:indexed-name><ce:surname>Dulong</ce:surname></author></ref-authors><ref-sourcetitle>Computer</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><voliss volume="3"/><pagerange first="24" last="31"/></ref-volisspag></ref-info><ref-fulltext>Dulong, C. (1998) ‘The IA-64 architecture at work’, Computer, Vol. 3, pp.24–31.</ref-fulltext></reference><reference id="6"><ref-info><ref-title><ref-titletext>Using hybrid branch predictors to improve branch prediction accuracy in the presence of context switches</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029666656</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Evers M.</ce:indexed-name><ce:surname>Evers</ce:surname></author><author seq="2"><ce:initials>P.-Y.</ce:initials><ce:indexed-name>Chang P.-Y.</ce:indexed-name><ce:surname>Chang</ce:surname></author><author seq="3"><ce:initials>Y.N.</ce:initials><ce:indexed-name>Patt Y.N.</ce:indexed-name><ce:surname>Patt</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 23rd Annual International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><pagerange first="3" last="11"/></ref-volisspag><ref-text>Philadelphia, PA</ref-text></ref-info><ref-fulltext>Evers, M., Chang, P-Y. and Patt, Y.N. (1996) ‘Using hybrid branch predictors to improve branch prediction accuracy in the presence of context switches’, Proceedings of the 23rd Annual International Symposium on Computer Architecture, Philadelphia, PA, pp.3–11.</ref-fulltext></reference><reference id="7"><ref-info><ref-title><ref-titletext>Prophet/critic hybrid branch prediction</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">4644295624</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Falcon A.</ce:indexed-name><ce:surname>Falcón</ce:surname></author><author seq="2"><ce:initials>J.</ce:initials><ce:indexed-name>Stark J.</ce:indexed-name><ce:surname>Stark</ce:surname></author><author seq="3"><ce:initials>A.</ce:initials><ce:indexed-name>Ramirez A.</ce:indexed-name><ce:surname>Ramirez</ce:surname></author><author seq="4"><ce:initials>K.</ce:initials><ce:indexed-name>Lai K.</ce:indexed-name><ce:surname>Lai</ce:surname></author><author seq="5"><ce:initials>M.</ce:initials><ce:indexed-name>Valero M.</ce:indexed-name><ce:surname>Valero</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 31st Annual International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="2004"/><ref-volisspag><pagerange first="250" last="263"/></ref-volisspag><ref-text>München, Germany</ref-text></ref-info><ref-fulltext>Falcón, A., Stark, J., Ramirez, A., Lai, K. and Valero, M. (2004) ‘Prophet/critic hybrid branch prediction’, Proceedings of the 31st Annual International Symposium on Computer Architecture, München, Germany, pp.250–263.</ref-fulltext></reference><reference id="8"><ref-info><ref-title><ref-titletext>Confidence estimation for speculation control</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031594013</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.</ce:initials><ce:indexed-name>Grunwald D.</ce:indexed-name><ce:surname>Grunwald</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Klauser A.</ce:indexed-name><ce:surname>Klauser</ce:surname></author><author seq="3"><ce:initials>S.</ce:initials><ce:indexed-name>Manne S.</ce:indexed-name><ce:surname>Manne</ce:surname></author><author seq="4"><ce:initials>A.</ce:initials><ce:indexed-name>Pleszkun A.</ce:indexed-name><ce:surname>Pleszkun</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 25th Annual International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="122" last="131"/></ref-volisspag><ref-text>Barcelona, Spain</ref-text></ref-info><ref-fulltext>Grunwald, D., Klauser, A., Manne, S. and Pleszkun, A. (1998) ‘Confidence estimation for speculation control’, Proceedings of the 25th Annual International Symposium on Computer Architecture, Barcelona, Spain, pp.122–131.</ref-fulltext></reference><reference id="9"><ref-info><ref-title><ref-titletext>DanSoft develops VLIW design</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009361044</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>L.</ce:initials><ce:indexed-name>Gwennap L.</ce:indexed-name><ce:surname>Gwennap</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessor Report</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss volume="11" issue="2"/><pagerange first="18" last="22"/></ref-volisspag></ref-info><ref-fulltext>Gwennap, L. (1997) ‘DanSoft develops VLIW design’, Microprocessor Report, Vol. 11, No. 2, pp.18–22.</ref-fulltext></reference><reference id="10"><ref-info><ref-title><ref-titletext>Selective dual path execution</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0004130813</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>T.H.</ce:initials><ce:indexed-name>Heil T.H.</ce:indexed-name><ce:surname>Heil</ce:surname></author><author seq="2"><ce:initials>J.E.</ce:initials><ce:indexed-name>Smith J.E.</ce:indexed-name><ce:surname>Smith</ce:surname></author></ref-authors><ref-sourcetitle>Technical Report</ref-sourcetitle><ref-publicationyear first="1996"/><ref-text>ECE, University of Wisconsin-Madison</ref-text></ref-info><ref-fulltext>Heil, T.H. and Smith, J.E. (1996) ‘Selective dual path execution’, Technical Report, ECE, University of Wisconsin-Madison.</ref-fulltext></reference><reference id="11"><ref-info><refd-itemidlist><itemid idtype="SGR">0004302191</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.L.</ce:initials><ce:indexed-name>Hennessy J.L.</ce:indexed-name><ce:surname>Hennessy</ce:surname></author><author seq="2"><ce:initials>D.A.</ce:initials><ce:indexed-name>Patterson D.A.</ce:indexed-name><ce:surname>Patterson</ce:surname></author></ref-authors><ref-sourcetitle>Computer Architecture a Quantitative Approach</ref-sourcetitle><ref-publicationyear first="1996"/><ref-text>2nd edition, San Mateo, CA: Morgan Kaufmann</ref-text></ref-info><ref-fulltext>Hennessy, J.L. and Patterson, D.A. (1996) Computer Architecture a Quantitative Approach, 2nd edition, San Mateo, CA: Morgan Kaufmann.</ref-fulltext></reference><reference id="12"><ref-info><ref-title><ref-titletext>Introduction to predicated execution</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0342363503</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>W.W.</ce:initials><ce:indexed-name>Hwu W.W.</ce:indexed-name><ce:surname>Hwu</ce:surname></author></ref-authors><ref-sourcetitle>Computer</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><voliss volume="31"/><pagerange first="49" last="50"/></ref-volisspag></ref-info><ref-fulltext>Hwu, W.W. (1998) ‘Introduction to predicated execution’, Computer, Vol. 31, pp.49–50.</ref-fulltext></reference><reference id="13"><ref-info><ref-title><ref-titletext>Assigning confidence to conditional branch predictions</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0030420474</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>E.</ce:initials><ce:indexed-name>Jacobsen E.</ce:indexed-name><ce:surname>Jacobsen</ce:surname></author><author seq="2"><ce:initials>E.</ce:initials><ce:indexed-name>Rotenberg E.</ce:indexed-name><ce:surname>Rotenberg</ce:surname></author><author seq="3"><ce:initials>J.E.</ce:initials><ce:indexed-name>Smith J.E.</ce:indexed-name><ce:surname>Smith</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 29th Annual International Symposium on Microarchitecture</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><pagerange first="142" last="152"/></ref-volisspag><ref-text>Paris, France</ref-text></ref-info><ref-fulltext>Jacobsen, E., Rotenberg, E. and Smith, J.E. (1996) ‘Assigning confidence to conditional branch predictions’, Proceedings of the 29th Annual International Symposium on Microarchitecture, Paris, France, pp.142–152.</ref-fulltext></reference><reference id="14"><ref-info><ref-title><ref-titletext>Fast path-based neural branch predictor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84944408863</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.A.</ce:initials><ce:indexed-name>Jimenez D.A.</ce:indexed-name><ce:surname>Jiménez</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture</ref-sourcetitle><ref-publicationyear first="2003"/><ref-volisspag><pagerange first="243" last="252"/></ref-volisspag><ref-text>San Diego, CA</ref-text></ref-info><ref-fulltext>Jiménez, D.A. (2003) ‘Fast path-based neural branch predictor’, Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, San Diego, CA, pp.243–252.</ref-fulltext></reference><reference id="15"><ref-info><ref-title><ref-titletext>Dynamic branch prediction with perceptrons</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0034831217</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.A.</ce:initials><ce:indexed-name>Jimenez D.A.</ce:indexed-name><ce:surname>Jiménez</ce:surname></author><author seq="2"><ce:initials>C.</ce:initials><ce:indexed-name>Lin C.</ce:indexed-name><ce:surname>Lin</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the Seventh International Symposium on High Performance Computer Architecture</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><pagerange first="197" last="206"/></ref-volisspag><ref-text>Monterrey, Mexico</ref-text></ref-info><ref-fulltext>Jiménez, D.A. and Lin, C. (2001) ‘Dynamic branch prediction with perceptrons’, Proceedings of the Seventh International Symposium on High Performance Computer Architecture, Monterrey, Mexico, pp.197–206.</ref-fulltext></reference><reference id="16"><ref-info><ref-title><ref-titletext>Neural methods for dynamic branch prediction</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">1942512699</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.A.</ce:initials><ce:indexed-name>Jimenez D.A.</ce:indexed-name><ce:surname>Jiménez</ce:surname></author><author seq="2"><ce:initials>C.</ce:initials><ce:indexed-name>Lin C.</ce:indexed-name><ce:surname>Lin</ce:surname></author></ref-authors><ref-sourcetitle>ACM Transactions on Computer Systems</ref-sourcetitle><ref-publicationyear first="2002"/><ref-volisspag><voliss volume="20" issue="4"/><pagerange first="369" last="397"/></ref-volisspag></ref-info><ref-fulltext>Jiménez, D.A. and Lin, C. (2002) ‘Neural methods for dynamic branch prediction’, ACM Transactions on Computer Systems, Vol. 20, No. 4, pp.369–397.</ref-fulltext></reference><reference id="17"><ref-info><ref-title><ref-titletext>Performance characterization of a quad pentium Pro SMP using OLTP workloads</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031594019</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.</ce:initials><ce:indexed-name>Keeton K.</ce:indexed-name><ce:surname>Keeton</ce:surname></author><author seq="2"><ce:initials>D.A.</ce:initials><ce:indexed-name>Patterson D.A.</ce:indexed-name><ce:surname>Patterson</ce:surname></author><author seq="3"><ce:initials>Y.Q.</ce:initials><ce:indexed-name>He Y.Q.</ce:indexed-name><ce:surname>He</ce:surname></author><author seq="4"><ce:initials>R.C.</ce:initials><ce:indexed-name>Raphael R.C.</ce:indexed-name><ce:surname>Raphael</ce:surname></author><author seq="5"><ce:initials>W.E.</ce:initials><ce:indexed-name>Baker W.E.</ce:indexed-name><ce:surname>Baker</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 25th Annual International Symposium on ComputerArchitecture</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="15" last="26"/></ref-volisspag><ref-text>Barcelona, Spain</ref-text></ref-info><ref-fulltext>Keeton, K., Patterson, D.A., He, Y.Q., Raphael, R.C. and Baker, W.E. (1998) ‘Performance characterization of a quad pentium Pro SMP using OLTP workloads’, Proceedings of the 25th Annual International Symposium on Computer Architecture, Barcelona, Spain, pp.15–26.</ref-fulltext></reference><reference id="18"><ref-info><ref-title><ref-titletext>Selective eager execution on the PolyPath architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031594004</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Klauser A.</ce:indexed-name><ce:surname>Klauser</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Paithankar A.</ce:indexed-name><ce:surname>Paithankar</ce:surname></author><author seq="3"><ce:initials>D.</ce:initials><ce:indexed-name>Grunwald D.</ce:indexed-name><ce:surname>Grunwald</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings ofthe 25th Annual International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="250" last="259"/></ref-volisspag><ref-text>Barcelona, Spain</ref-text></ref-info><ref-fulltext>Klauser, A., Paithankar, A. and Grunwald, D. (1998) ‘Selective eager execution on the PolyPath architecture’, Proceedings ofthe 25th Annual International Symposium on Computer Architecture, Barcelona, Spain, pp.250–259.</ref-fulltext></reference><reference id="19"><ref-info><ref-title><ref-titletext>Branchprediction strategies and branch target buffer design</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0021204160</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.K.F.</ce:initials><ce:indexed-name>Lee J.K.F.</ce:indexed-name><ce:surname>Lee</ce:surname></author><author seq="2"><ce:initials>A.J.</ce:initials><ce:indexed-name>Smith A.J.</ce:indexed-name><ce:surname>Smith</ce:surname></author></ref-authors><ref-sourcetitle>Computer</ref-sourcetitle><ref-publicationyear first="1984"/><ref-volisspag><voliss volume="17"/><pagerange first="6" last="22"/></ref-volisspag></ref-info><ref-fulltext>Lee, J.K.F. and Smith, A.J. (1984) ‘Branchprediction strategies and branch target buffer design’, Computer, Vol. 17, pp.6–22.</ref-fulltext></reference><reference id="20"><ref-info><ref-title><ref-titletext>Predicting conditional branches with fusion-based hybrid predictors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84948766879</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>G.H.</ce:initials><ce:indexed-name>Loh G.H.</ce:indexed-name><ce:surname>Loh</ce:surname></author><author seq="2"><ce:initials>D.S.</ce:initials><ce:indexed-name>Henry D.S.</ce:indexed-name><ce:surname>Henry</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 11th Conference on Parallel Architectures and Compilation Techniques</ref-sourcetitle><ref-publicationyear first="2002"/><ref-volisspag><pagerange first="165" last="176"/></ref-volisspag><ref-text>Charlottesville, VA</ref-text></ref-info><ref-fulltext>Loh, G.H. and Henry, D.S. (2002) ‘Predicting conditional branches with fusion-based hybrid predictors’, Proceedings of the 11th Conference on Parallel Architectures and Compilation Techniques, Charlottesville, VA, pp.165–176.</ref-fulltext></reference><reference id="21"><ref-info><ref-title><ref-titletext>A comparison of full and partial predicated execution support for ILP processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029202471</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.A.</ce:initials><ce:indexed-name>Mahlke S.A.</ce:indexed-name><ce:surname>Mahlke</ce:surname></author><author seq="2"><ce:initials>R.E.</ce:initials><ce:indexed-name>Hank R.E.</ce:indexed-name><ce:surname>Hank</ce:surname></author><author seq="3"><ce:initials>J.E.</ce:initials><ce:indexed-name>McCormick J.E.</ce:indexed-name><ce:surname>McCormick</ce:surname></author><author seq="4"><ce:initials>D.I.</ce:initials><ce:indexed-name>August D.I.</ce:indexed-name><ce:surname>August</ce:surname></author><author seq="5"><ce:initials>W.-M.W.</ce:initials><ce:indexed-name>Hwu W.-M.W.</ce:indexed-name><ce:surname>Hwu</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 22nd Annual International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1995"/><ref-volisspag><pagerange first="138" last="149"/></ref-volisspag><ref-text>Santa Margherita Ligure, Italy</ref-text></ref-info><ref-fulltext>Mahlke, S.A., Hank, R.E., McCormick, J.E., August, D.I. and Hwu, W-M.W. (1995) ‘A comparison of full and partial predicated execution support for ILP processors’, Proceedings of the 22nd Annual International Symposium on Computer Architecture, Santa Margherita Ligure, Italy, pp.138–149.</ref-fulltext></reference><reference id="22"><ref-info><ref-title><ref-titletext>Combining branch predictors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0012662716</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>McFarling S.</ce:indexed-name><ce:surname>McFarling</ce:surname></author></ref-authors><ref-sourcetitle>WRL Technical Notes TN-36</ref-sourcetitle><ref-publicationyear first="1993"/><ref-text>Digital Western Research Laboratory</ref-text></ref-info><ref-fulltext>McFarling, S. (1993) ‘Combining branch predictors’, WRL Technical Notes TN-36, Digital Western Research Laboratory.</ref-fulltext></reference><reference id="23"><ref-info><ref-title><ref-titletext>Improving the accuracy of dynamic branch prediction using branch correlation</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0026918390</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.-T.</ce:initials><ce:indexed-name>Pan S.-T.</ce:indexed-name><ce:surname>Pan</ce:surname></author><author seq="2"><ce:initials>K.</ce:initials><ce:indexed-name>So K.</ce:indexed-name><ce:surname>So</ce:surname></author><author seq="3"><ce:initials>J.T.</ce:initials><ce:indexed-name>Rahmeh J.T.</ce:indexed-name><ce:surname>Rahmeh</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems</ref-sourcetitle><ref-publicationyear first="1992"/><ref-volisspag><pagerange first="76" last="84"/></ref-volisspag><ref-text>Boston, MA</ref-text></ref-info><ref-fulltext>Pan, S-T., So, K. and Rahmeh, J.T. (1992) ‘Improving the accuracy of dynamic branch prediction using branch correlation’, Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, Boston, MA, pp.76–84.</ref-fulltext></reference><reference id="24"><ref-info><ref-title><ref-titletext>One billion transistors, one uniprocessor, one chip</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031235595</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>Y.N.</ce:initials><ce:indexed-name>Patt Y.N.</ce:indexed-name><ce:surname>Patt</ce:surname></author><author seq="2"><ce:initials>S.J.</ce:initials><ce:indexed-name>Patel S.J.</ce:indexed-name><ce:surname>Patel</ce:surname></author><author seq="3"><ce:initials>M.</ce:initials><ce:indexed-name>Evers M.</ce:indexed-name><ce:surname>Evers</ce:surname></author><author seq="4"><ce:initials>D.H.</ce:initials><ce:indexed-name>Friendly D.H.</ce:indexed-name><ce:surname>Friendly</ce:surname></author><author seq="5"><ce:initials>J.</ce:initials><ce:indexed-name>Stark J.</ce:indexed-name><ce:surname>Stark</ce:surname></author></ref-authors><ref-sourcetitle>Computer</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss volume="30"/><pagerange first="51" last="57"/></ref-volisspag></ref-info><ref-fulltext>Patt, Y.N., Patel, S.J., Evers, M., Friendly, D.H. and Stark, J. (1997) ‘One billion transistors, one uniprocessor, one chip’, Computer, Vol. 30, pp.51–57.</ref-fulltext></reference><reference id="25"><ref-info><ref-title><ref-titletext>Trace cache: a low latency approach to high bandwidth instruction fetching</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0030380559</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>E.</ce:initials><ce:indexed-name>Rotenberg E.</ce:indexed-name><ce:surname>Rotenberg</ce:surname></author><author seq="2"><ce:initials>S.</ce:initials><ce:indexed-name>Bennett S.</ce:indexed-name><ce:surname>Bennett</ce:surname></author><author seq="3"><ce:initials>J.E.</ce:initials><ce:indexed-name>Smith J.E.</ce:indexed-name><ce:surname>Smith</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 29th Annual International Symposium on Microarchitecture</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><pagerange first="24" last="34"/></ref-volisspag><ref-text>Paris, France</ref-text></ref-info><ref-fulltext>Rotenberg, E., Bennett, S. and Smith, J.E. (1996) ‘Trace cache: a low latency approach to high bandwidth instruction fetching’, Proceedings of the 29th Annual International Symposium on Microarchitecture, Paris, France, pp.24–34.</ref-fulltext></reference><reference id="26"><ref-info><ref-title><ref-titletext>A survey of new research directions in microprocessors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0342906493</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author><author seq="3"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robic</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss volume="24" issue="4"/><pagerange first="175" last="190"/></ref-volisspag></ref-info><ref-fulltext>Šilc, J., Ungerer, T. and Robic, B. (2000) ‘A survey of new research directions in microprocessors’, Microprocessors and Microsystems, Vol. 24, No. 4, pp.175–190.</ref-fulltext></reference><reference id="27"><ref-info><ref-title><ref-titletext>A study of branch prediction strategies</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0019893647</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.E.</ce:initials><ce:indexed-name>Smith J.E.</ce:indexed-name><ce:surname>Smith</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the Eighth Annual Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1981"/><ref-volisspag><pagerange first="135" last="147"/></ref-volisspag><ref-text>Minneapolis, MI</ref-text></ref-info><ref-fulltext>Smith, J.E. (1981) ‘A study of branch prediction strategies’, Proceedings of the Eighth Annual Symposium on Computer Architecture, Minneapolis, MI, pp.135–147.</ref-fulltext></reference><reference id="28"><ref-info><ref-title><ref-titletext>Retrospective: a study of branch prediction techniques</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84951716891</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.E.</ce:initials><ce:indexed-name>Smith J.E.</ce:indexed-name><ce:surname>Smith</ce:surname></author></ref-authors><ref-sourcetitle>25Years of the International Symposia on Computer Architecture. Selected Papers</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="22" last="23"/></ref-volisspag><ref-text>ACM Press</ref-text></ref-info><ref-fulltext>Smith, J.E. (1998) ‘Retrospective: a study of branch prediction techniques’, 25Years of the International Symposia on Computer Architecture. Selected Papers, ACM Press, pp.22–23.</ref-fulltext></reference><reference id="29"><ref-info><ref-title><ref-titletext>Improving branch prediction by dynamic dataflow-based identification of correlated branches from a large global history</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0038346222</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.</ce:initials><ce:indexed-name>Thomas R.</ce:indexed-name><ce:surname>Thomas</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Franklin M.</ce:indexed-name><ce:surname>Franklin</ce:surname></author><author seq="3"><ce:initials>C.</ce:initials><ce:indexed-name>Wilkerson C.</ce:indexed-name><ce:surname>Wilkerson</ce:surname></author><author seq="4"><ce:initials>J.</ce:initials><ce:indexed-name>Stark J.</ce:indexed-name><ce:surname>Stark</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 30th Annual International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="2003"/><ref-volisspag><pagerange first="314" last="323"/></ref-volisspag><ref-text>San Diego, CA</ref-text></ref-info><ref-fulltext>Thomas, R., Franklin, M., Wilkerson, C. and Stark, J. (2003) ‘Improving branch prediction by dynamic dataflow-based identification of correlated branches from a large global history’, Proceedings of the 30th Annual International Symposium on Computer Architecture, San Diego, CA, pp.314–323.</ref-fulltext></reference><reference id="30"><ref-info><ref-title><ref-titletext>UltraSPARC I: a four-issue processor supporting multimedia</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0030125973</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Tremblay M.</ce:indexed-name><ce:surname>Tremblay</ce:surname></author><author seq="2"><ce:initials>J.M.</ce:initials><ce:indexed-name>O'Connor J.M.</ce:indexed-name><ce:surname>O’Connor</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><voliss volume="16"/><pagerange first="42" last="50"/></ref-volisspag></ref-info><ref-fulltext>Tremblay, M. and O’Connor, J.M. (1996) ‘UltraSPARC I: a four-issue processor supporting multimedia’, IEEE Micro, Vol. 16, pp.42–50.</ref-fulltext></reference><reference id="31"><ref-info><refd-itemidlist><itemid idtype="SGR">0003884884</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>G.</ce:initials><ce:indexed-name>Tyson G.</ce:indexed-name><ce:surname>Tyson</ce:surname></author><author seq="2"><ce:initials>K.</ce:initials><ce:indexed-name>Lick K.</ce:indexed-name><ce:surname>Lick</ce:surname></author><author seq="3"><ce:initials>M.</ce:initials><ce:indexed-name>Farrens M.</ce:indexed-name><ce:surname>Farrens</ce:surname></author></ref-authors><ref-sourcetitle>Limited dual path execution</ref-sourcetitle><ref-publicationyear first="1997"/><ref-text>Technical Report CSE-TR 346-97 University of Michigan</ref-text></ref-info><ref-fulltext>Tyson, G., Lick, K. and Farrens, M. (1997) ‘Limited dual path execution’, Technical Report CSE-TR 346-97, University of Michigan.</ref-fulltext></reference><reference id="32"><ref-info><ref-title><ref-titletext>Disjoint eager execution: an optimal form of speculative execution</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029514936</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.K.</ce:initials><ce:indexed-name>Uht A.K.</ce:indexed-name><ce:surname>Uht</ce:surname></author><author seq="2"><ce:initials>V.</ce:initials><ce:indexed-name>Sindagi V.</ce:indexed-name><ce:surname>Sindagi</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 28th International Symposium on Microarchitecture</ref-sourcetitle><ref-publicationyear first="1995"/><ref-volisspag><pagerange first="313" last="325"/></ref-volisspag><ref-text>Ann Arbor, MI</ref-text></ref-info><ref-fulltext>Uht, A.K. and Sindagi, V. (1995) ‘Disjoint eager execution: an optimal form of speculative execution’, Proceedings of the 28th International Symposium on Microarchitecture, Ann Arbor, MI, pp.313–325.</ref-fulltext></reference><reference id="33"><ref-info><ref-title><ref-titletext>Branch effect reduction techniques</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031139911</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.K.</ce:initials><ce:indexed-name>Uht A.K.</ce:indexed-name><ce:surname>Uht</ce:surname></author><author seq="2"><ce:initials>V.</ce:initials><ce:indexed-name>Sindagi V.</ce:indexed-name><ce:surname>Sindagi</ce:surname></author><author seq="3"><ce:initials>S.</ce:initials><ce:indexed-name>Somanathan S.</ce:indexed-name><ce:surname>Somanathan</ce:surname></author></ref-authors><ref-sourcetitle>Computer</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss volume="30"/><pagerange first="71" last="81"/></ref-volisspag></ref-info><ref-fulltext>Uht, A.K., Sindagi, V. and Somanathan, S. (1997) ‘Branch effect reduction techniques’, Computer, Vol. 30, pp.71–81.</ref-fulltext></reference><reference id="34"><ref-info><ref-title><ref-titletext>Static speculation, dynamic resolution</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009314677</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Unger A.</ce:indexed-name><ce:surname>Unger</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author><author seq="3"><ce:initials>E.</ce:initials><ce:indexed-name>Zehendner E.</ce:indexed-name><ce:surname>Zehendner</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the Seventh Workshop on Compilers for Parallel Computers</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="243" last="253"/></ref-volisspag><ref-text>Linkoping, Sweden</ref-text></ref-info><ref-fulltext>Unger, A., Ungerer, T. and Zehendner, E. (1998) ‘Static speculation, dynamic resolution’, Proceedings of the Seventh Workshop on Compilers for Parallel Computers, Linkoping, Sweden, pp.243–253.</ref-fulltext></reference><reference id="35"><ref-info><ref-title><ref-titletext>Multithreaded processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0036267893</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author><author seq="2"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robic</ce:surname></author><author seq="3"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname></author></ref-authors><ref-sourcetitle>The Computer Journal</ref-sourcetitle><ref-publicationyear first="2002"/><ref-volisspag><voliss volume="45" issue="3"/><pagerange first="320" last="348"/></ref-volisspag></ref-info><ref-fulltext>Ungerer, T., Robic, B. and Šilc, J. (2002) ‘Multithreaded processors’, The Computer Journal, Vol. 45, No. 3, pp.320–348.</ref-fulltext></reference><reference id="36"><ref-info><ref-title><ref-titletext>A survey of processors with explicit multithreading</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">2042458649</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author><author seq="2"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robic</ce:surname></author><author seq="3"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname></author></ref-authors><ref-sourcetitle>ACM Computing Surveys</ref-sourcetitle><ref-publicationyear first="2003"/><ref-volisspag><voliss volume="35" issue="1"/><pagerange first="29" last="63"/></ref-volisspag></ref-info><ref-fulltext>Ungerer, T., Robic, B. and Šilc, J. (2003) ‘A survey of processors with explicit multithreading’, ACM Computing Surveys, Vol. 35, No. 1, pp.29–63.</ref-fulltext></reference><reference id="37"><ref-info><ref-title><ref-titletext>Towards a high performance neural branch predictor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0033316247</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>L.N.</ce:initials><ce:indexed-name>Vintan L.N.</ce:indexed-name><ce:surname>Vintan</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Iridon M.</ce:indexed-name><ce:surname>Iridon</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the International Joint Conference on Neural Networks</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><voliss volume="2"/><pagerange first="868" last="873"/></ref-volisspag><ref-text>Washington, DC</ref-text></ref-info><ref-fulltext>Vintan, L.N. and Iridon, M. (1999) ‘Towards a high performance neural branch predictor’, Proceedings of the International Joint Conference on Neural Networks, Vol. 2, Washington, DC, pp.868–873.</ref-fulltext></reference><reference id="38"><ref-info><ref-title><ref-titletext>Threaded multiple path execution</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031594005</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Wallace S.</ce:indexed-name><ce:surname>Wallace</ce:surname></author><author seq="2"><ce:initials>B.</ce:initials><ce:indexed-name>Calder B.</ce:indexed-name><ce:surname>Calder</ce:surname></author><author seq="3"><ce:initials>D.M.</ce:initials><ce:indexed-name>Tullsen D.M.</ce:indexed-name><ce:surname>Tullsen</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 25th Annual International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="238" last="249"/></ref-volisspag><ref-text>Barcelona, Spain</ref-text></ref-info><ref-fulltext>Wallace, S., Calder, B. and Tullsen, D.M. (1998) ‘Threaded multiple path execution’, Proceedings of the 25th Annual International Symposium on Computer Architecture, Barcelona, Spain, pp.238–249.</ref-fulltext></reference><reference id="39"><ref-info><ref-title><ref-titletext>Alternative implementation of two-level adaptive branch prediction</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0026867221</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>T.-Y.</ce:initials><ce:indexed-name>Yeh T.-Y.</ce:indexed-name><ce:surname>Yeh</ce:surname></author><author seq="2"><ce:initials>Y.N.</ce:initials><ce:indexed-name>Patt Y.N.</ce:indexed-name><ce:surname>Patt</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 19th Annual Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1992"/><ref-volisspag><pagerange first="124" last="134"/></ref-volisspag><ref-text>Gold Coast, Australia</ref-text></ref-info><ref-fulltext>Yeh, T-Y. and Patt, Y.N. (1992) ‘Alternative implementation of two-level adaptive branch prediction’, Proceedings of the 19th Annual Symposium on Computer Architecture, Gold Coast, Australia, pp.124–134.</ref-fulltext></reference><reference id="40"><ref-info><ref-title><ref-titletext>A comparison of dynamic branch predictors that use two levels of branch history</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0027307813</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>T.-Y.</ce:initials><ce:indexed-name>Yeh T.-Y.</ce:indexed-name><ce:surname>Yeh</ce:surname></author><author seq="2"><ce:initials>Y.N.</ce:initials><ce:indexed-name>Patt Y.N.</ce:indexed-name><ce:surname>Patt</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 20th Annual International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1993"/><ref-volisspag><pagerange first="257" last="266"/></ref-volisspag><ref-text>San Diego, CA</ref-text></ref-info><ref-fulltext>Yeh, T-Y. and Patt, Y.N. (1993) ‘A comparison of dynamic branch predictors that use two levels of branch history’, Proceedings of the 20th Annual International Symposium on Computer Architecture, San Diego, CA, pp.257–266.</ref-fulltext></reference><reference id="41"><ref-info><ref-title><ref-titletext>Improving the accuracy of static branch prediction using branch correlation</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84976769139</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>C.</ce:initials><ce:indexed-name>Young C.</ce:indexed-name><ce:surname>Young</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Smith M.</ce:indexed-name><ce:surname>Smith</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the Sixth Annual International Symposium on Architectural Support for Programming Languages and Operating Systems</ref-sourcetitle><ref-publicationyear first="1994"/><ref-volisspag><pagerange first="232" last="241"/></ref-volisspag><ref-text>San Jose, CA</ref-text></ref-info><ref-fulltext>Young, C. and Smith, M. (1994) ‘Improving the accuracy of static branch prediction using branch correlation’, Proceedings of the Sixth Annual International Symposium on Architectural Support for Programming Languages and Operating Systems, San Jose, CA, pp.232–241.</ref-fulltext></reference><reference id="42"><ref-info><refd-itemidlist><itemid idtype="SGR">84951721569</itemid></refd-itemidlist><ref-text>A variation of the BTB that was popular for older processors without on-chip I-caches is to store one or more target instructions additionally to the target address</ref-text></ref-info><ref-fulltext>A variation of the BTB that was popular for older processors without on-chip I-caches is to store one or more target instructions additionally to the target address.</ref-fulltext></reference><reference id="43"><ref-info><refd-itemidlist><itemid idtype="SGR">84951721570</itemid></refd-itemidlist><ref-text>Pan et al. (1992) used the terms ‘branch prediction table’ instead of ‘PHT’ and ‘m-bit shift register’ instead of ‘BHR’</ref-text></ref-info><ref-fulltext>Pan et al. (1992) used the terms ‘branch prediction table’ instead of ‘PHT’ and ‘m-bit shift register’ instead of ‘BHR’.</ref-fulltext></reference><reference id="44"><ref-info><refd-itemidlist><itemid idtype="SGR">84951721571</itemid></refd-itemidlist><ref-text>The GAg scheme is called the ‘degenerate case’ of the correlation scheme by Pan et al. (1992)</ref-text></ref-info><ref-fulltext>The GAg scheme is called the ‘degenerate case’ of the correlation scheme by Pan et al. (1992).</ref-fulltext></reference><reference id="45"><ref-info><refd-itemidlist><itemid idtype="SGR">84951721572</itemid></refd-itemidlist><ref-text>The PAp predictor is mainly of theoretical interest, because the variable numbers of BHRs and PHTs cause implementation problems</ref-text></ref-info><ref-fulltext>The PAp predictor is mainly of theoretical interest, because the variable numbers of BHRs and PHTs cause implementation problems.</ref-fulltext></reference><reference id="46"><ref-info><refd-itemidlist><itemid idtype="SGR">84951721573</itemid></refd-itemidlist><ref-text>Prediction accuracy measured for SPECint95 or OLTP (online transaction processing) programes is much lower than for SPEC89 benchmarks (see Table 1)</ref-text></ref-info><ref-fulltext>Prediction accuracy measured for SPECint95 or OLTP (online transaction processing) programes is much lower than for SPEC89 benchmarks (see Table 1).</ref-fulltext></reference><reference id="47"><ref-info><refd-itemidlist><itemid idtype="SGR">84951721574</itemid></refd-itemidlist><ref-text>Called a bimodal predictor by McFarling (1993)</ref-text></ref-info><ref-fulltext>Called a bimodal predictor by McFarling (1993).</ref-fulltext></reference><reference id="48"><ref-info><refd-itemidlist><itemid idtype="SGR">84951721575</itemid></refd-itemidlist><ref-text>Called a local predictor by McFarling, per-address scheme in Yeh and Patt’s nomenclature</ref-text></ref-info><ref-fulltext>Called a local predictor by McFarling, per-address scheme in Yeh and Patt’s nomenclature.</ref-fulltext></reference></bibliography></tail></bibrecord></item></abstracts-retrieval-response>