[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/StaticTask/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 81
LIB: work
FILE: ${SURELOG_DIR}/tests/StaticTask/dut.sv
n<> u<80> t<Top_level_rule> c<1> l<1:1> el<11:1>
  n<> u<1> t<Null_rule> p<80> s<79> l<1:1>
  n<> u<79> t<Source_text> p<80> c<78> l<1:1> el<10:10>
    n<> u<78> t<Description> p<79> c<77> l<1:1> el<10:10>
      n<> u<77> t<Module_declaration> p<78> c<5> l<1:1> el<10:10>
        n<> u<5> t<Module_ansi_header> p<77> c<2> s<16> l<1:1> el<1:11>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<tb> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:10>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:10> el<1:10>
        n<> u<16> t<Non_port_module_item> p<77> c<15> s<75> l<3:2> el<3:20>
          n<> u<15> t<Module_or_generate_item> p<16> c<14> l<3:2> el<3:20>
            n<> u<14> t<Module_common_item> p<15> c<13> l<3:2> el<3:20>
              n<> u<13> t<Initial_construct> p<14> c<12> l<3:2> el<3:20>
                n<> u<12> t<Statement_or_null> p<13> c<11> l<3:10> el<3:20>
                  n<> u<11> t<Statement> p<12> c<10> l<3:10> el<3:20>
                    n<> u<10> t<Statement_item> p<11> c<9> l<3:10> el<3:20>
                      n<> u<9> t<Subroutine_call_statement> p<10> c<8> l<3:10> el<3:20>
                        n<> u<8> t<Subroutine_call> p<9> c<6> l<3:10> el<3:19>
                          n<display> u<6> t<STRING_CONST> p<8> s<7> l<3:10> el<3:17>
                          n<> u<7> t<Argument_list> p<8> l<3:18> el<3:18>
        n<> u<75> t<Non_port_module_item> p<77> c<74> s<76> l<5:2> el<9:9>
          n<> u<74> t<Module_or_generate_item> p<75> c<73> l<5:2> el<9:9>
            n<> u<73> t<Module_common_item> p<74> c<72> l<5:2> el<9:9>
              n<> u<72> t<Module_or_generate_item_declaration> p<73> c<71> l<5:2> el<9:9>
                n<> u<71> t<Package_or_generate_item_declaration> p<72> c<70> l<5:2> el<9:9>
                  n<> u<70> t<Task_declaration> p<71> c<69> l<5:2> el<9:9>
                    n<> u<69> t<Task_body_declaration> p<70> c<17> l<5:7> el<9:9>
                      n<display> u<17> t<STRING_CONST> p<69> s<29> l<5:7> el<5:14>
                      n<> u<29> t<Block_item_declaration> p<69> c<28> s<50> l<6:2> el<6:16>
                        n<> u<28> t<Data_declaration> p<29> c<27> l<6:2> el<6:16>
                          n<> u<27> t<Variable_declaration> p<28> c<19> l<6:2> el<6:16>
                            n<> u<19> t<Data_type> p<27> c<18> s<26> l<6:2> el<6:9>
                              n<> u<18> t<IntegerAtomType_Integer> p<19> l<6:2> el<6:9>
                            n<> u<26> t<Variable_decl_assignment_list> p<27> c<25> l<6:10> el<6:15>
                              n<> u<25> t<Variable_decl_assignment> p<26> c<20> l<6:10> el<6:15>
                                n<i> u<20> t<STRING_CONST> p<25> s<24> l<6:10> el<6:11>
                                n<> u<24> t<Expression> p<25> c<23> l<6:14> el<6:15>
                                  n<> u<23> t<Primary> p<24> c<22> l<6:14> el<6:15>
                                    n<> u<22> t<Primary_literal> p<23> c<21> l<6:14> el<6:15>
                                      n<0> u<21> t<INT_CONST> p<22> l<6:14> el<6:15>
                      n<> u<50> t<Statement_or_null> p<69> c<49> s<67> l<7:2> el<7:12>
                        n<> u<49> t<Statement> p<50> c<48> l<7:2> el<7:12>
                          n<> u<48> t<Statement_item> p<49> c<47> l<7:2> el<7:12>
                            n<> u<47> t<Blocking_assignment> p<48> c<46> l<7:2> el<7:11>
                              n<> u<46> t<Operator_assignment> p<47> c<34> l<7:2> el<7:11>
                                n<> u<34> t<Variable_lvalue> p<46> c<31> s<35> l<7:2> el<7:3>
                                  n<> u<31> t<Ps_or_hierarchical_identifier> p<34> c<30> s<33> l<7:2> el<7:3>
                                    n<i> u<30> t<STRING_CONST> p<31> l<7:2> el<7:3>
                                  n<> u<33> t<Select> p<34> c<32> l<7:4> el<7:4>
                                    n<> u<32> t<Bit_select> p<33> l<7:4> el<7:4>
                                n<> u<35> t<AssignOp_Assign> p<46> s<45> l<7:4> el<7:5>
                                n<> u<45> t<Expression> p<46> c<39> l<7:6> el<7:11>
                                  n<> u<39> t<Expression> p<45> c<38> s<44> l<7:6> el<7:7>
                                    n<> u<38> t<Primary> p<39> c<37> l<7:6> el<7:7>
                                      n<> u<37> t<Primary_literal> p<38> c<36> l<7:6> el<7:7>
                                        n<i> u<36> t<STRING_CONST> p<37> l<7:6> el<7:7>
                                  n<> u<44> t<BinOp_Plus> p<45> s<43> l<7:8> el<7:9>
                                  n<> u<43> t<Expression> p<45> c<42> l<7:10> el<7:11>
                                    n<> u<42> t<Primary> p<43> c<41> l<7:10> el<7:11>
                                      n<> u<41> t<Primary_literal> p<42> c<40> l<7:10> el<7:11>
                                        n<1> u<40> t<INT_CONST> p<41> l<7:10> el<7:11>
                      n<> u<67> t<Statement_or_null> p<69> c<66> s<68> l<8:2> el<8:23>
                        n<> u<66> t<Statement> p<67> c<65> l<8:2> el<8:23>
                          n<> u<65> t<Statement_item> p<66> c<64> l<8:2> el<8:23>
                            n<> u<64> t<Subroutine_call_statement> p<65> c<63> l<8:2> el<8:23>
                              n<> u<63> t<Subroutine_call> p<64> c<51> l<8:2> el<8:22>
                                n<> u<51> t<Dollar_keyword> p<63> s<52> l<8:2> el<8:3>
                                n<display> u<52> t<STRING_CONST> p<63> s<62> l<8:3> el<8:10>
                                n<> u<62> t<Argument_list> p<63> c<56> l<8:11> el<8:21>
                                  n<> u<56> t<Expression> p<62> c<55> s<61> l<8:11> el<8:18>
                                    n<> u<55> t<Primary> p<56> c<54> l<8:11> el<8:18>
                                      n<> u<54> t<Primary_literal> p<55> c<53> l<8:11> el<8:18>
                                        n<"i=%0d"> u<53> t<STRING_LITERAL> p<54> l<8:11> el<8:18>
                                  n<> u<61> t<Argument> p<62> c<60> l<8:20> el<8:21>
                                    n<> u<60> t<Expression> p<61> c<59> l<8:20> el<8:21>
                                      n<> u<59> t<Primary> p<60> c<58> l<8:20> el<8:21>
                                        n<> u<58> t<Primary_literal> p<59> c<57> l<8:20> el<8:21>
                                          n<i> u<57> t<STRING_CONST> p<58> l<8:20> el<8:21>
                      n<> u<68> t<ENDTASK> p<69> l<9:2> el<9:9>
        n<> u<76> t<ENDMODULE> p<77> l<10:1> el<10:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/StaticTask/dut.sv:1:1: No timescale set for "tb".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/StaticTask/dut.sv:1:1: Compile module "work@tb".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             2
Begin                                                  1
Constant                                               3
Design                                                 1
Identifier                                             4
Initial                                                1
IntegerNet                                             1
IntegerTypespec                                        1
Module                                                 1
Operation                                              1
RefObj                                                 3
RefTypespec                                            1
SourceFile                                             1
SysFuncCall                                            1
Task                                                   1
TaskCall                                               1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/StaticTask/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/StaticTask/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/StaticTask/dut.sv, line:1:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@tb)
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/StaticTask/dut.sv, line:1:1, endln:10:10
    |vpiName:work@tb
  |vpiInternalScope:
  \_Task: (work@tb.display), line:5:2, endln:9:9
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/StaticTask/dut.sv, line:1:1, endln:10:10
    |vpiName:
    \_Identifier: (display)
      |vpiParent:
      \_Task: (work@tb.display), line:5:2, endln:9:9
      |vpiName:display
    |vpiFullName:work@tb.display
    |vpiInternalScope:
    \_Begin: (work@tb.display), line:6:2, endln:8:23
      |vpiParent:
      \_Task: (work@tb.display), line:5:2, endln:9:9
      |vpiFullName:work@tb.display
      |vpiTypedef:
      \_IntegerTypespec: 
        |vpiParent:
        \_Begin: (work@tb.display), line:6:2, endln:8:23
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntegerTypespec: 
      |vpiImportTypespec:
      \_IntegerNet: (work@tb.display.i), line:6:10, endln:6:11
        |vpiParent:
        \_Begin: (work@tb.display), line:6:2, endln:8:23
        |vpiTypespec:
        \_RefTypespec: (work@tb.display.i), line:6:2, endln:6:9
          |vpiParent:
          \_IntegerNet: (work@tb.display.i), line:6:10, endln:6:11
          |vpiFullName:work@tb.display.i
          |vpiActual:
          \_IntegerTypespec: 
        |vpiName:i
        |vpiFullName:work@tb.display.i
        |vpiSigned:1
      |vpiStmt:
      \_Assignment: , line:6:10, endln:6:15
        |vpiParent:
        \_Begin: (work@tb.display), line:6:2, endln:8:23
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:6:14, endln:6:15
          |vpiParent:
          \_Assignment: , line:6:10, endln:6:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiStmt:
      \_Assignment: , line:7:2, endln:7:11
        |vpiParent:
        \_Begin: (work@tb.display), line:6:2, endln:8:23
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Operation: , line:7:6, endln:7:11
          |vpiParent:
          \_Assignment: , line:7:2, endln:7:11
          |vpiOpType:24
          |vpiOperand:
          \_RefObj: (work@tb.display.i), line:7:6, endln:7:7
            |vpiParent:
            \_Operation: , line:7:6, endln:7:11
            |vpiName:i
            |vpiFullName:work@tb.display.i
            |vpiActual:
            \_IntegerNet: (work@tb.display.i), line:6:10, endln:6:11
          |vpiOperand:
          \_Constant: , line:7:10, endln:7:11
            |vpiParent:
            \_Operation: , line:7:6, endln:7:11
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@tb.display.i), line:7:2, endln:7:3
          |vpiParent:
          \_Assignment: , line:7:2, endln:7:11
          |vpiName:i
          |vpiFullName:work@tb.display.i
          |vpiActual:
          \_IntegerNet: (work@tb.display.i), line:6:10, endln:6:11
      |vpiStmt:
      \_SysFuncCall: ($display), line:8:2, endln:8:22
        |vpiParent:
        \_Begin: (work@tb.display), line:6:2, endln:8:23
        |vpiArgument:
        \_Constant: , line:8:11, endln:8:18
          |vpiParent:
          \_SysFuncCall: ($display), line:8:2, endln:8:22
          |vpiDecompile:"i=%0d"
          |vpiSize:40
          |STRING:i=%0d
          |vpiConstType:6
        |vpiArgument:
        \_RefObj: (work@tb.display.i), line:8:20, endln:8:21
          |vpiParent:
          \_SysFuncCall: ($display), line:8:2, endln:8:22
          |vpiName:i
          |vpiFullName:work@tb.display.i
          |vpiActual:
          \_IntegerNet: (work@tb.display.i), line:6:10, endln:6:11
        |vpiName:
        \_Identifier: ($display)
          |vpiParent:
          \_SysFuncCall: ($display), line:8:2, endln:8:22
          |vpiName:$display
    |vpiVisibility:1
    |vpiStmt:
    \_Begin: (work@tb.display), line:6:2, endln:8:23
  |vpiImportTypespec:
  \_Task: (work@tb.display), line:5:2, endln:9:9
  |vpiDefName:work@tb
  |vpiTaskFunc:
  \_Task: (work@tb.display), line:5:2, endln:9:9
  |vpiProcess:
  \_Initial: , line:3:2, endln:3:20
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/StaticTask/dut.sv, line:1:1, endln:10:10
    |vpiStmt:
    \_TaskCall: (display), line:3:10, endln:3:19
      |vpiParent:
      \_Initial: , line:3:2, endln:3:20
      |vpiName:
      \_Identifier: (display)
        |vpiParent:
        \_TaskCall: (display), line:3:10, endln:3:19
        |vpiName:display
      |vpiTask:
      \_Task: (work@tb.display), line:5:2, endln:9:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
