Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 03:36:48 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_68/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.078        0.000                      0                 1427        0.007        0.000                      0                 1427        2.124        0.000                       0                  1407  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.399}        4.798           208.420         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.078        0.000                      0                 1427        0.007        0.000                      0                 1427        2.124        0.000                       0                  1407  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 genblk1[34].reg_in/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.399ns period=4.798ns})
  Destination:            reg_out/reg_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.399ns period=4.798ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.798ns  (vclock rise@4.798ns - vclock rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.926ns (42.554%)  route 2.600ns (57.446%))
  Logic Levels:           17  (CARRY8=10 LUT2=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 6.442 - 4.798 ) 
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.171ns, distribution 0.963ns)
  Clock Net Delay (Destination): 0.988ns (routing 0.155ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1406, routed)        1.134     2.080    genblk1[34].reg_in/clk_IBUF_BUFG
    SLICE_X126Y563       FDRE                                         r  genblk1[34].reg_in/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y563       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.161 r  genblk1[34].reg_in/reg_out_reg[2]/Q
                         net (fo=3, routed)           0.156     2.317    conv/mul19/O35[2]
    SLICE_X126Y563       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     2.415 r  conv/mul19/reg_out[0]_i_408/O
                         net (fo=1, routed)           0.009     2.424    conv/mul19/reg_out[0]_i_408_n_0
    SLICE_X126Y563       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     2.657 r  conv/mul19/reg_out_reg[0]_i_317/O[5]
                         net (fo=1, routed)           0.219     2.876    conv/add000084/out0_5[5]
    SLICE_X125Y564       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     2.915 r  conv/add000084/reg_out[0]_i_178/O
                         net (fo=1, routed)           0.015     2.930    conv/add000084/reg_out[0]_i_178_n_0
    SLICE_X125Y564       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.047 r  conv/add000084/reg_out_reg[0]_i_86/CO[7]
                         net (fo=1, routed)           0.026     3.073    conv/add000084/reg_out_reg[0]_i_86_n_0
    SLICE_X125Y565       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.129 r  conv/add000084/reg_out_reg[21]_i_135/O[0]
                         net (fo=1, routed)           0.226     3.355    conv/add000084/reg_out_reg[21]_i_135_n_15
    SLICE_X128Y566       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     3.479 r  conv/add000084/reg_out[16]_i_92/O
                         net (fo=1, routed)           0.009     3.488    conv/add000084/reg_out[16]_i_92_n_0
    SLICE_X128Y566       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     3.726 r  conv/add000084/reg_out_reg[16]_i_58/O[5]
                         net (fo=2, routed)           0.376     4.102    conv/add000084/reg_out_reg[16]_i_58_n_10
    SLICE_X126Y566       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[6])
                                                      0.096     4.198 r  conv/add000084/reg_out_reg[16]_i_39/O[6]
                         net (fo=2, routed)           0.227     4.425    conv/add000084/reg_out_reg[16]_i_39_n_9
    SLICE_X127Y566       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     4.477 r  conv/add000084/reg_out[16]_i_41/O
                         net (fo=1, routed)           0.016     4.493    conv/add000084/reg_out[16]_i_41_n_0
    SLICE_X127Y566       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.610 r  conv/add000084/reg_out_reg[16]_i_29/CO[7]
                         net (fo=1, routed)           0.026     4.636    conv/add000084/reg_out_reg[16]_i_29_n_0
    SLICE_X127Y567       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.692 r  conv/add000084/reg_out_reg[21]_i_32/O[0]
                         net (fo=1, routed)           0.197     4.889    conv/add000084/reg_out_reg[21]_i_32_n_15
    SLICE_X127Y562       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     5.014 r  conv/add000084/reg_out[21]_i_19/O
                         net (fo=1, routed)           0.013     5.027    conv/add000084/reg_out[21]_i_19_n_0
    SLICE_X127Y562       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     5.123 r  conv/add000084/reg_out_reg[21]_i_9/O[1]
                         net (fo=2, routed)           0.418     5.541    conv/add000084/reg_out_reg[21]_i_9_n_14
    SLICE_X126Y557       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[1])
                                                      0.078     5.619 r  conv/add000084/reg_out_reg[21]_i_3/O[1]
                         net (fo=2, routed)           0.223     5.842    conv/add000084/reg_out_reg[21]_i_3_n_14
    SLICE_X126Y554       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.893 r  conv/add000084/reg_out[21]_i_7/O
                         net (fo=1, routed)           0.009     5.902    conv/add000084/reg_out[21]_i_7_n_0
    SLICE_X126Y554       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     6.135 r  conv/add000084/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.190     6.325    reg_out/a[21]
    SLICE_X122Y554       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     6.361 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.245     6.606    reg_out/reg_out[21]_i_1_n_0
    SLICE_X124Y554       FDRE                                         r  reg_out/reg_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.798     4.798 r  
    AP13                                              0.000     4.798 r  clk (IN)
                         net (fo=0)                   0.000     4.798    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.143 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.143    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.143 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.430    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.454 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1406, routed)        0.988     6.442    reg_out/clk_IBUF_BUFG
    SLICE_X124Y554       FDRE                                         r  reg_out/reg_out_reg[0]/C
                         clock pessimism              0.352     6.793    
                         clock uncertainty           -0.035     6.758    
    SLICE_X124Y554       FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074     6.684    reg_out/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                  0.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 demux/genblk1[65].z_reg[65][6]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.399ns period=4.798ns})
  Destination:            genblk1[65].reg_in/reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.399ns period=4.798ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.058ns (45.312%)  route 0.070ns (54.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Net Delay (Source):      0.960ns (routing 0.155ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.171ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1406, routed)        0.960     1.616    demux/clk_IBUF_BUFG
    SLICE_X128Y538       FDRE                                         r  demux/genblk1[65].z_reg[65][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y538       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.674 r  demux/genblk1[65].z_reg[65][6]/Q
                         net (fo=1, routed)           0.070     1.744    genblk1[65].reg_in/D[6]
    SLICE_X128Y537       FDRE                                         r  genblk1[65].reg_in/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1406, routed)        1.129     2.075    genblk1[65].reg_in/clk_IBUF_BUFG
    SLICE_X128Y537       FDRE                                         r  genblk1[65].reg_in/reg_out_reg[6]/C
                         clock pessimism             -0.401     1.674    
    SLICE_X128Y537       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.736    genblk1[65].reg_in/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.399 }
Period(ns):         4.798
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.798       3.508      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.399       2.124      SLICE_X123Y556  demux/genblk1[25].z_reg[25][7]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.399       2.124      SLICE_X121Y553  demux/genblk1[26].z_reg[26][6]/C



