var pairs =
{
"attribute":{"specifies":1,"takes":1,"effect":1,"syn_state_machine":1,"syn_encoding":1}
,"specifies":{"encoding":1}
,"encoding":{"style":1,"default":1,"based":1,"fsm":1,"combined":1,"gray":1,"method":1}
,"style":{"finite":1}
,"finite":{"state":1}
,"state":{"machine":1,"register":1,"example":1,"registers":1,"additional":1,"design":1,"next_state:state_type":1,"next_state":1,"state0":1,"std_logic_vector":1,"signal":1,"state1":1,"state2":1,"state3":1}
,"machine":{"fsm":1,"enters":1,"reset":1}
,"fsm":{"overriding":1,"attribute":1,"four":1}
,"overriding":{"default":1}
,"default":{"lse":1,"encoding":1,"method":1}
,"lse":{"encoding":1,"infers":1,"switches":1}
,"based":{"number":1}
,"number":{"states":1}
,"states":{"fsm":1,"gray":1,"lse":1}
,"takes":{"effect":1}
,"effect":{"lse":1,"syn_state_machine":1}
,"infers":{"fsm":1}
,"syn_state_machine":{"blocks":1,"boolean":1,"behave":1}
,"blocks":{"inference":1}
,"inference":{"fsm":1}
,"values":{"syn_encoding":1}
,"syn_encoding":{"follows":1,"safe":1,"statement":1,"value":1,"string":1,"state":1,"object":1}
,"sequential":{"bit":1,"encoding":1,"onehot":1}
,"bit":{"state":1,"hot":1}
,"register":{"change":1,"changes":1}
,"change":{"time":1,"state":1}
,"time":{"bit":1,"example":1}
,"hot":{"value":1,"driven":1}
,"value":{"decoded":1,"given":1,"list":1}
,"decoded":{"determine":1}
,"determine":{"state":1}
,"example":{"000":1,"0001":1}
,"000":{"001":1}
,"001":{"010":1,"011":1}
,"010":{"011":1,"110":1}
,"011":{"100":1,"010":1}
,"onehot":{"two":1,"encoding":1}
,"two":{"bits":1}
,"bits":{"state":1}
,"registers":{"hot":1}
,"driven":{"time":1}
,"0001":{"0010":1}
,"0010":{"0100":1}
,"0100":{"1000":1}
,"gray":{"bit":1,"encoding":1}
,"changes":{"time":1}
,"four":{"states":1}
,"switches":{"sequential":1}
,"safe":{"state":1,"encoding":1,"onehot":1,"value":1}
,"enters":{"invalid":1}
,"invalid":{"state":1}
,"additional":{"logic":1}
,"logic":{"drive":1}
,"drive":{"state":1}
,"reset":{"state":1,"std_logic":1}
,"design":{"defined":1}
,"defined":{"reset":1}
,"combined":{"either":1}
,"either":{"sequential":1}
,"given":{"itself":1}
,"itself":{"combines":1}
,"combines":{"encoding":1}
,"method":{"preceding":1}
,"preceding":{"syn_encoding":1}
,"statement":{"default":1}
,"verilog":{"syntax":1,"example":1}
,"object":{"synthesis":1,"enumerated":1,"objecttype":1}
,"synthesis":{"syn_encoding":1}
,"enumerated":{"type":1}
,"type":{"value":1,"state_type":1}
,"list":{"above":1}
,"library":{"ieee":1}
,"entity":{"syn_state_machine2":1,"syn_encoding1":1}
,"clk":{"std_logic":1,"reset":1}
,"std_logic_vector":{"downto":1}
,"end":{"entity":1,"process":1,"case":1,"behave":1}
,"architecture":{"behave":1,"true":1}
,"behave":{"syn_state_machine2":1,"architecture":1,"syn_encoding1":1}
,"state_type":{"state0":1}
,"state0":{"state1":1,"std_logic_vector":1}
,"state1":{"state2":1,"std_logic_vector":1}
,"state2":{"state3":1,"std_logic_vector":1}
,"signal":{"state":1,"binary":1,"safe":1}
,"next_state":{"signal":1,"state1":1,"state2":1,"state3":1,"state0":1}
,"process":{"clk":1,"state":1}
,"elsif":{"clk\u0027event":1}
,"clk\u0027event":{"clk":1}
,"case":{"state":1}
,"vhdl":{"syntax":1,"example":1}
,"objecttype":{"value":1}
,"constant":{"state0":1,"state1":1,"state2":1,"state3":1}
,"downto":{"1000":1,"0100":1,"0010":1,"0001":1}
,"state3":{"std_logic_vector":1}
,"others":{"null":1}
}
;Search.control.loadWordPairs(pairs);
