VHDL unsigned vector vs integer comparison
