# Reading C:/intelFPGA_lite/18.1/ModelSimFolder/modelsim_ase/tcl/vsim/pref.tcl
# do SWtoLED_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/ModelSimFolder/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/m4/lab4/SWtoLED.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:36:58 on Feb 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/m4/lab4/SWtoLED.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SWtoLED
# -- Compiling architecture dataflow of SWtoLED
# End time: 07:36:58 on Feb 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.swtoled(dataflow)
# vsim -gui -l msim_transcript work.swtoled(dataflow) 
# Start time: 07:38:03 on Feb 02,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.swtoled(dataflow)
vsim -gui -l msim_transcript rtl_work.swtoled(dataflow)
# End time: 07:38:37 on Feb 02,2022, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript rtl_work.swtoled(dataflow) 
# Start time: 07:38:37 on Feb 02,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.swtoled(dataflow)
add wave -position insertpoint  \
sim:/swtoled/sw(1)
add wave -position insertpoint  \
sim:/swtoled/sw(0)
add wave -position insertpoint  \
sim:/swtoled/led(1)
add wave -position insertpoint  \
sim:/swtoled/led(0)
run
run
run
run
run -continue
run -all
run -continue
