pub const DEBUG_BASE_ADDR: usize = 0x0000_0000;
pub const MODE_SELECT_BASE_ADDR: usize = 0x0000_1000;
pub const ERROR_DEVICE_BASE_ADDR: usize = 0x0000_3000;
pub const MASK_ROM_BASE_ADDR: usize = 0x0001_0000;
pub const OTP_BASE_ADDR: usize = 0x0002_0000;
pub const CLINT_BASE_ADDR: usize = 0x0200_0000;
pub const E31_ITIM_BASE_ADDR: usize = 0x0800_0000;
pub const PLIC_BASE_ADDR: usize = 0x0C00_0000;
pub const AON_BASE_ADDR: usize = 0x1000_0000;
pub const PRCI_BASE_ADDR: usize = 0x1000_8000;
pub const OTP_CONTROL_BASE_ADDR: usize = 0x1001_0000;
pub const GPIO_BASE_ADDR: usize = 0x1001_2000;
pub const UART_0_BASE_ADDR: usize = 0x1001_3000;
pub const QSPI_0_BASE_ADDR: usize = 0x1001_4000;
pub const PWM_0_BASE_ADDR: usize = 0x1001_5000;
pub const I2C_0_BASE_ADDR: usize = 0x1001_6000;
pub const UART_1_BASE_ADDR: usize = 0x1002_3000;
pub const SPI_1_BASE_ADDR: usize = 0x1002_4000;
pub const PWM_1_BASE_ADDR: usize = 0x1002_5000;
pub const SPI_2_BASE_ADDR: usize = 0x1003_4000;
pub const PWM_2_BASE_ADDR: usize = 0x1003_5000;
pub const QSPI_0_FLASH_BASE_ADDR: usize = 0x2000_0000;
pub const E31_DTIM_BASE_ADDR: usize = 0x8000_0000;
