# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab10.srcs/sources_1/new/Inst_Decoder.vhd" \
"../../../../Lab10.srcs/sources_1/new/Inst_Reg.vhd" \
"../../../../Lab10.srcs/sim_1/new/TB_Inst_Decoder.vhd" \

# Do not sort compile order
nosort
