<!DOCTYPE HTML PUBLIC "-//IETF//DTD HTML//EN"> 
     <HTML> 
     <HEAD> 
     <TITLE>Axp-List Archive</TITLE> 
     <LINK REV="made" HREF="mailto:mailto-address"> 
     <HEAD> 
     <BODY BGCOLOR="#DC9D33" TEXT="#000000" LINK="#DD0000" ALINK="#CC0000" VLINK="#CC0000">
		<CENTER>  <!--#exec cgi="/cgi-bin/banmat1.cgi"--></CENTER>

     <H1 ALIGN=CENTER>Axp-List Archive<BR> Re: API Networks article on The Register</H1> 
	
<!-- received="Wed Nov 08 03:26:30 2000" -->
<!-- isoreceived="20001108112630" -->
<!-- sent="Tue, 07 Nov 2000 17:05:57 -0700" -->
<!-- isosent="20001108000557" -->
<!-- name="Maurice Hilarius" -->
<!-- email="maurice@harddata.com" -->
<!-- subject="Re: API Networks article on The Register" -->
<!-- id="5.0.0.25.2.20001107163834.02a22dd0@161.184.137.180" -->
<!-- inreplyto="00af01c0490e$821b7060$0e00a8c0@aspsys.com" -->
<STRONG>Subject: </STRONG>Re: API Networks article on The Register<BR>
<STRONG>From: </STRONG>Maurice Hilarius (<EM>maurice@harddata.com</EM>)<BR>
<STRONG>Date: </STRONG>Tue Nov  7 16:05:57 2000
<P>
<UL>
<LI><STRONG>Messages sorted by:</STRONG> 
<A HREF="date.shtml#169">[ date ]</A>
<A HREF="index.shtml#169">[ thread ]</A>
<A HREF="subject.shtml#169">[ subject ]</A>
<A HREF="author.shtml#169">[ author ]</A>
<!-- next="start" -->
<LI><STRONG>Next message:</STRONG> <A HREF="0170.shtml">Kurt Ludwig: "RE: SCSI 68 vs 80 pin - any issue on Alpha ?"</A>
<LI><STRONG>Previous message:</STRONG> <A HREF="0168.shtml">Rich Payne: "Re: SCSI 68 vs 80 pin - any issue on Alpha ?"</A>
<LI><STRONG>In reply to:</STRONG> <A HREF="0166.shtml">Tom Heibel: "Re: API Networks article on The Register"</A>
<!-- nextthread="start" -->
<LI><STRONG>Reply:</STRONG> <A HREF="0166.shtml">Maurice Hilarius: "Re: API Networks article on The Register"</A>
<!-- reply="end" -->
</UL>
<HR>
<!-- body="start" -->
<P>
With regards to your message at 04:00 PM 11/7/00, Tom Heibel. Where you stated:
<BR>
<EM>&gt;EYC,
</EM><BR>
<EM>&gt;
</EM><BR>
<EM>&gt;Yes on both accounts.  Conventional SDRAM memory feeds the CPU, then waits
</EM><BR>
<EM>&gt;for the CPU to respond back before it moves on to the next task.  DDR cache
</EM><BR>
<EM>&gt;can feed the CPU while the CPU simultaneously sends the memory its completed
</EM><BR>
<EM>&gt;task.  Think of it as a two way street (DDR) as opposed to a one way street
</EM><BR>
<EM>&gt;(SDRAM).
</EM><BR>
<EM>&gt;
</EM><BR>
<EM>&gt;
</EM><BR>
<EM>&gt;Tom Heibel
</EM><BR>
Ummm, Tom, I think that might be incorrect.
<BR>
VRAM works that way, that is to say, it is dual-ported.
<BR>
<P>In the case of the cache on a processor, it can be either way, depending on 
<BR>
the cache array design, and the cache controller on the chipset.
<BR>
The essential difference between DDR and non-DDR RAM is that DDR is 
<BR>
designed to work with data encoding on the rising and falling edge of the 
<BR>
clock, rather than just one edge of it, to send and received data, thus 
<BR>
delivering twice the amount of information in the same amount of time.
<BR>
<P>Similar technology is employed with UDMA modes and UltraSCSI 160.
<BR>
So, while the real clock rate may be 100 MHz, the effective data rate is 
<BR>
doubled.
<BR>
Hence the &quot;D&quot; in DDR, as in &quot;Double&quot;
<BR>
There are other advantages to DDR, mainly in reduced power consumption. 
<BR>
'Source Synchronous Signaling' makes it easier for system engineers to 
<BR>
design DDR, and DDR requires less power because of the Delay Write Data 
<BR>
from Command feature, eliminating data bus power when inactive.
<BR>
A Complete Device Specification for DDR is available at JEDEC: 
<BR>
<A HREF="http://www.jedec.org">http://www.jedec.org</A>
<BR>
Micron and VIA are heavy proponents of DDR RAM, as competition to RAMBUS 
<BR>
technology.
<BR>
We can expect most newer designs of motherboard chipsets and RAM to employ 
<BR>
DDR technology from now on, as there is a negligible cost added from it, 
<BR>
and a substantial performance gain in memory bandwidth.
<BR>
Micron has more information on this technology, mainly as applied to system 
<BR>
memory, rather than as cache, at:
<BR>
<A HREF="http://www.micronsemi.com/toolbox/ddrtb/">http://www.micronsemi.com/toolbox/ddrtb/</A>
<BR>
<P>AMD have announced that their next chipset, released this month, and called 
<BR>
&quot;760&quot; uses and supports DDRAM.
<BR>
<P>Samsung is also heavily committed to DDR technology, with DDR DIMMS already 
<BR>
available, and other developments under way.
<BR>
<A HREF="http://www.techweb.com/wire/story/TWB19990628S0020">http://www.techweb.com/wire/story/TWB19990628S0020</A>
<BR>
<A HREF="http://www.intl.samsungsemi.com/Orgn/Memory/SRAM/What">http://www.intl.samsungsemi.com/Orgn/Memory/SRAM/What</A>'s_New/Product_News/ns_90801.html
<BR>
<P><P><P><P><P>With our best regards,
<BR>
<P>Maurice W. Hilarius       Telephone: 01-780-456-9771
<BR>
Hard Data Ltd.            FAX:       01-780-456-9772
<BR>
11060 - 166 Avenue        mailto:maurice@harddata.com
<BR>
Edmonton, AB, Canada      <A HREF="http://www.harddata.com/">http://www.harddata.com/</A>
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;T5X 1Y3
<BR>
<P><P><P><P>_______________________________________________
<BR>
Axp-list mailing list
<BR>
Axp-list@redhat.com
<BR>
https://listman.redhat.com/mailman/listinfo/axp-list
<BR>
<P><!-- body="end" -->
<HR>
<P>
<UL>
<!-- next="start" -->
<LI><STRONG>Next message:</STRONG> <A HREF="0170.shtml">Kurt Ludwig: "RE: SCSI 68 vs 80 pin - any issue on Alpha ?"</A>
<LI><STRONG>Previous message:</STRONG> <A HREF="0168.shtml">Rich Payne: "Re: SCSI 68 vs 80 pin - any issue on Alpha ?"</A>
<LI><STRONG>In reply to:</STRONG> <A HREF="0166.shtml">Tom Heibel: "Re: API Networks article on The Register"</A>
<!-- nextthread="start" -->
<LI><STRONG>Reply:</STRONG> <A HREF="0166.shtml">Maurice Hilarius: "Re: API Networks article on The Register"</A>
<!-- reply="end" -->
</UL>
<!-- trailer="footer" -->
<HR> 
     <P> 
     <SMALL> 
     <EM> 
     This archive was generated by  <A HREF="http://www.landfield.com/hypermail">hypermail version 2a22 </A> on Fri Dec  1 08:00:06 2000 PST <BR>
	Send any problems or questions about this archive to <A HREF="mailto:webmaster@alphalinux.org">webmaster@alphalinux.org</A>. 
     </EM> 
     </SMALL> 
     </BODY> 
     </HTML> 
