#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jun 26 18:56:03 2022
# Process ID: 14940
# Current directory: F:/Xilinx_soft/practice/dma_ex
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9480 F:\Xilinx_soft\practice\dma_ex\dma_ex.xpr
# Log file: F:/Xilinx_soft/practice/dma_ex/vivado.log
# Journal file: F:/Xilinx_soft/practice/dma_ex\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Xilinx_soft/practice/dma_ex/dma_ex.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/deepak/Desktop/New_folder/mtp_pulkit/Xilinx_projects/Vivado_HLS_projects/hog_final/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx_soft/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:01:06 ; elapsed = 00:02:40 . Memory (MB): peak = 1151.340 ; gain = 561.133
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -jobs 2
[Sun Jun 26 19:04:35 2022] Launched impl_1...
Run output will be captured here: F:/Xilinx_soft/practice/dma_ex/dma_ex.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1321.949 ; gain = 3.098
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.776 . Memory (MB): peak = 1624.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 156 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2309.398 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2309.398 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2309.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:01:14 ; elapsed = 00:01:10 . Memory (MB): peak = 2426.699 ; gain = 1059.730
open_report: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2556.219 ; gain = 81.762
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2634.777 ; gain = 70.805
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_fpga_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
create_clock -period 10.000 -name clk_fpga_0 -waveform {0.000 5.000}
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_fpga_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_fpga_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
ERROR: [Constraints 18-394] create_clock: waveform edge list times must be increasing.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_fpga_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_fpga_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
save_constraints
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 2
[Sun Jun 26 19:51:07 2022] Launched synth_1...
Run output will be captured here: F:/Xilinx_soft/practice/dma_ex/dma_ex.runs/synth_1/runme.log
[Sun Jun 26 19:51:08 2022] Launched impl_1...
Run output will be captured here: F:/Xilinx_soft/practice/dma_ex/dma_ex.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 26 20:10:17 2022...
