<DOC>
<DOCNO>WO-1998059372</DOCNO> 
<TEXT>
<INVENTION-TITLE>
SEMICONDUCTOR INTEGRATED CIRCUIT AND METHOD OF FABRICATING THE SAME
</INVENTION-TITLE>
<CLASSIFICATIONS>H01L2170	H01L218242	H01L27108	H01L27108	</CLASSIFICATIONS>
<CLASSIFICATIONS-THIRD>H01L	H01L	H01L	H01L	</CLASSIFICATIONS-THIRD>
<CLASSIFICATIONS-FOURTH>H01L21	H01L21	H01L27	H01L27	</CLASSIFICATIONS-FOURTH>
<ABSTRACT>
A DRAM having active regions (L) in each of which a memory cell selecting MISFET (Qs) constituting a memory cell is formed and which comprises an insular pattern extending straight in the X direction of the major surface of a semiconductor substrate (1). The memory cell selecting MISFET (Qs) has a gate electrode (7) (word line WL) extending with a constant width in the Y direction of the major surface of the semiconductor substrate (1). The interval between adjacent gate electrodes (7) (word lines WL) is narrower than the widths of the gate electrodes (7). A bit line (BL) formed above each of the memory cell selecting MISFET (Qs) extends with a constant width in the X direction of the major surface of the semiconductor substrate (1). The interval of adjacent bit lines (BL) is wider than the widths of the bit lines.
</ABSTRACT>
<APPLICANTS>
<APPLICANT-NAME>
ASANO ISAMU
</APPLICANT-NAME>
<APPLICANT-NAME>
HASEGAWA NORIO
</APPLICANT-NAME>
<APPLICANT-NAME>
HITACHI LTD
</APPLICANT-NAME>
<APPLICANT-NAME>
KAWAKITA KEIZO
</APPLICANT-NAME>
<APPLICANT-NAME>
KUMAUCHI TAKAHIRO
</APPLICANT-NAME>
<APPLICANT-NAME>
TADAKI YOSHITAKA
</APPLICANT-NAME>
<APPLICANT-NAME>
YOSHIDA MAKOTO
</APPLICANT-NAME>
<APPLICANT-NAME>
ASANO, ISAMU
</APPLICANT-NAME>
<APPLICANT-NAME>
HASEGAWA, NORIO
</APPLICANT-NAME>
<APPLICANT-NAME>
HITACHI, LTD.
</APPLICANT-NAME>
<APPLICANT-NAME>
KAWAKITA, KEIZO
</APPLICANT-NAME>
<APPLICANT-NAME>
KUMAUCHI, TAKAHIRO
</APPLICANT-NAME>
<APPLICANT-NAME>
TADAKI, YOSHITAKA
</APPLICANT-NAME>
<APPLICANT-NAME>
YOSHIDA, MAKOTO
</APPLICANT-NAME>
</APPLICANTS>
<INVENTORS>
<INVENTOR-NAME>
ASANO ISAMU
</INVENTOR-NAME>
<INVENTOR-NAME>
HASEGAWA NORIO
</INVENTOR-NAME>
<INVENTOR-NAME>
KAWAKITA KEIZO
</INVENTOR-NAME>
<INVENTOR-NAME>
KUMAUCHI TAKAHIRO
</INVENTOR-NAME>
<INVENTOR-NAME>
TADAKI YOSHITAKA
</INVENTOR-NAME>
<INVENTOR-NAME>
YOSHIDA MAKOTO
</INVENTOR-NAME>
<INVENTOR-NAME>
ASANO, ISAMU
</INVENTOR-NAME>
<INVENTOR-NAME>
HASEGAWA, NORIO
</INVENTOR-NAME>
<INVENTOR-NAME>
KAWAKITA, KEIZO
</INVENTOR-NAME>
<INVENTOR-NAME>
KUMAUCHI, TAKAHIRO
</INVENTOR-NAME>
<INVENTOR-NAME>
TADAKI, YOSHITAKA
</INVENTOR-NAME>
<INVENTOR-NAME>
YOSHIDA, MAKOTO
</INVENTOR-NAME>
</INVENTORS>
</TEXT>
</DOC>
