(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2017-06-12T02:08:21Z")
 (DESIGN "Hummingbird(Continuous Output)")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.0 Update 1")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Hummingbird(Continuous Output)")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT PM.ctw_int Sleep_isr.interrupt (4.158:4.158:4.158))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_UI\:Sync\:genblk1\[0\]\:INST\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_UI\:bSAR_SEQ\:bus_clk_nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\MIDI1_UART\:TXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TIMER_SAMPLERATE\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TIMER_SAMPLERATE\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TIMER_UI\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TIMER_UI\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USB\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\MIDI1_UART\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\MIDI1_UART\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\MIDI1_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\MIDI1_UART\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\MIDI2_UART\:TXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\MIDI2_UART\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\MIDI2_UART\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\MIDI2_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\MIDI2_UART\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USB\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USB\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USB\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USB\:ep_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USB\:ep_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USB\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USB\:sof_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_MIC\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TIMER_SAMPLERATE\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_UI\:bSAR_SEQ\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_UI\:TempBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_UI\:FinalBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_UI\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TIMER_UI\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb UI_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MIDITX\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MIDITX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C_CharLCD\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Sleep_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT MIDI_OUT\(0\).pad_out MIDI_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\MIDI1_UART\:BUART\:rx_load_fifo\\.main_7 (3.564:3.564:3.564))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\MIDI1_UART\:BUART\:rx_state_0\\.main_8 (4.086:4.086:4.086))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\MIDI1_UART\:BUART\:rx_state_2\\.main_9 (4.086:4.086:4.086))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\MIDI1_UART\:BUART\:rx_state_3\\.main_7 (2.701:2.701:2.701))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\MIDI1_UART\:BUART\:rx_load_fifo\\.main_6 (4.449:4.449:4.449))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\MIDI1_UART\:BUART\:rx_state_0\\.main_7 (3.918:3.918:3.918))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\MIDI1_UART\:BUART\:rx_state_2\\.main_8 (3.918:3.918:3.918))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\MIDI1_UART\:BUART\:rx_state_3\\.main_6 (3.033:3.033:3.033))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\MIDI1_UART\:BUART\:rx_load_fifo\\.main_5 (4.448:4.448:4.448))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\MIDI1_UART\:BUART\:rx_state_0\\.main_6 (3.918:3.918:3.918))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\MIDI1_UART\:BUART\:rx_state_2\\.main_7 (3.918:3.918:3.918))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\MIDI1_UART\:BUART\:rx_state_3\\.main_5 (3.019:3.019:3.019))
    (INTERCONNECT \\ADC_UI\:SAR\:ADC_SAR\\.next \\ADC_UI\:bSAR_SEQ\:cnt_enable\\.main_0 (4.467:4.467:4.467))
    (INTERCONNECT Net_1072.q \\ADC_UI\:IRQ\\.interrupt (10.534:10.534:10.534))
    (INTERCONNECT Net_1072.q \\ADC_UI\:bSAR_SEQ\:EOCSts\\.status_0 (5.866:5.866:5.866))
    (INTERCONNECT Net_1072.q \\ADC_UI\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_2 (3.845:3.845:3.845))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sTX\:TxSts\\.interrupt \\MIDI2_UART\:TXInternalInterrupt\\.interrupt (5.860:5.860:5.860))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sRX\:RxSts\\.interrupt \\MIDI2_UART\:RXInternalInterrupt\\.interrupt (5.062:5.062:5.062))
    (INTERCONNECT \\USB\:USB\\.sof_int \\USB\:sof_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\ADC_MIC\:ADC_SAR\\.eof_udb \\ADC_MIC\:IRQ\\.interrupt (8.345:8.345:8.345))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_1.interrupt (5.478:5.478:5.478))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:rstSts\:stsreg\\.interrupt UI_isr.interrupt (8.036:8.036:8.036))
    (INTERCONNECT Net_625.q MIDI_OUT\(0\).pin_input (6.680:6.680:6.680))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MIDITX\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MIDITX\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MIDITX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MIDITX\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MIDITX\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MIDITX\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MIDITX\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MIDITX\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sTX\:TxSts\\.interrupt \\MIDI1_UART\:TXInternalInterrupt\\.interrupt (7.040:7.040:7.040))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sRX\:RxSts\\.interrupt \\MIDI1_UART\:RXInternalInterrupt\\.interrupt (8.350:8.350:8.350))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI1_UART\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI1_UART\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI1_UART\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI1_UART\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI1_UART\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI1_UART\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI1_UART\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI1_UART\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI1_UART\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI1_UART\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI1_UART\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI1_UART\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI1_UART\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI1_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI1_UART\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI1_UART\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI1_UART\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI1_UART\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI1_UART\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI1_UART\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI2_UART\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI2_UART\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI2_UART\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI2_UART\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI2_UART\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI2_UART\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI2_UART\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI2_UART\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI2_UART\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI2_UART\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI2_UART\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI2_UART\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI2_UART\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI2_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI2_UART\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI2_UART\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI2_UART\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI2_UART\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\MIDI2_UART\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_693.q \\MIDI2_UART\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.102:2.102:2.102))
    (INTERCONNECT Net_86.q \\MIDI1_UART\:BUART\:sRX\:RxShifter\:u0\\.route_si (6.011:6.011:6.011))
    (INTERCONNECT SCL\(0\).pad_out SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\).pad_out SDA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_0 \\ADC_MIC\:ADC_SAR\\.clk_udb (8.098:8.098:8.098))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_0\\.main_0 (5.308:5.308:5.308))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_10\\.main_0 (11.593:11.593:11.593))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_11\\.main_0 (17.959:17.959:17.959))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_12\\.main_0 (3.043:3.043:3.043))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_13\\.main_0 (4.867:4.867:4.867))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_14\\.main_0 (8.167:8.167:8.167))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_15\\.main_0 (3.081:3.081:3.081))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_16\\.main_0 (15.439:15.439:15.439))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_17\\.main_0 (13.720:13.720:13.720))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_18\\.main_0 (15.966:15.966:15.966))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_19\\.main_0 (11.600:11.600:11.600))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_1\\.main_0 (3.043:3.043:3.043))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_20\\.main_0 (13.720:13.720:13.720))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_21\\.main_0 (18.865:18.865:18.865))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_22\\.main_0 (15.966:15.966:15.966))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_23\\.main_0 (4.897:4.897:4.897))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_24\\.main_0 (3.073:3.073:3.073))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_25\\.main_0 (10.171:10.171:10.171))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_26\\.main_0 (14.680:14.680:14.680))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_27\\.main_0 (10.136:10.136:10.136))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_28\\.main_0 (14.680:14.680:14.680))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_29\\.main_0 (13.591:13.591:13.591))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_2\\.main_0 (5.308:5.308:5.308))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_30\\.main_0 (4.897:4.897:4.897))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_31\\.main_0 (13.697:13.697:13.697))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_32\\.main_0 (8.171:8.171:8.171))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_33\\.main_0 (17.391:17.391:17.391))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_34\\.main_0 (15.596:15.596:15.596))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_35\\.main_0 (15.596:15.596:15.596))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_36\\.main_0 (11.589:11.589:11.589))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_37\\.main_0 (8.171:8.171:8.171))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_38\\.main_0 (13.697:13.697:13.697))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_39\\.main_0 (15.596:15.596:15.596))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_3\\.main_0 (5.869:5.869:5.869))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_40\\.main_0 (10.136:10.136:10.136))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_41\\.main_0 (11.605:11.605:11.605))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_42\\.main_0 (17.391:17.391:17.391))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_43\\.main_0 (17.959:17.959:17.959))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_44\\.main_0 (3.073:3.073:3.073))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_45\\.main_0 (8.171:8.171:8.171))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_46\\.main_0 (8.154:8.154:8.154))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_47\\.main_0 (4.867:4.867:4.867))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_48\\.main_0 (15.966:15.966:15.966))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_49\\.main_0 (13.720:13.720:13.720))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_4\\.main_0 (5.308:5.308:5.308))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_50\\.main_0 (18.865:18.865:18.865))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_51\\.main_0 (3.043:3.043:3.043))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_52\\.main_0 (6.463:6.463:6.463))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_53\\.main_0 (14.661:14.661:14.661))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_54\\.main_0 (17.391:17.391:17.391))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_55\\.main_0 (3.081:3.081:3.081))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_56\\.main_0 (13.591:13.591:13.591))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_57\\.main_0 (15.439:15.439:15.439))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_58\\.main_0 (8.167:8.167:8.167))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_59\\.main_0 (17.959:17.959:17.959))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_5\\.main_0 (14.661:14.661:14.661))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_60\\.main_0 (13.591:13.591:13.591))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_61\\.main_0 (17.391:17.391:17.391))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_62\\.main_0 (10.171:10.171:10.171))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_63\\.main_0 (15.966:15.966:15.966))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_6\\.main_0 (11.600:11.600:11.600))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_7\\.main_0 (10.171:10.171:10.171))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_8\\.main_0 (15.439:15.439:15.439))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_9\\.main_0 (14.661:14.661:14.661))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_is_active_split\\.q \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.main_8 (2.081:2.081:2.081))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_is_active_split\\.main_10 (14.172:14.172:14.172))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_0\\.main_6 (10.506:10.506:10.506))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_10\\.main_6 (5.013:5.013:5.013))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_11\\.main_6 (17.573:17.573:17.573))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_12\\.main_6 (14.646:14.646:14.646))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_13\\.main_6 (11.493:11.493:11.493))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_14\\.main_6 (7.300:7.300:7.300))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_15\\.main_6 (14.869:14.869:14.869))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_16\\.main_6 (22.988:22.988:22.988))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_17\\.main_6 (21.219:21.219:21.219))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_18\\.main_6 (22.999:22.999:22.999))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_19\\.main_6 (3.786:3.786:3.786))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_1\\.main_6 (14.646:14.646:14.646))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_20\\.main_6 (21.219:21.219:21.219))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_21\\.main_6 (16.483:16.483:16.483))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_22\\.main_6 (22.999:22.999:22.999))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_23\\.main_6 (10.939:10.939:10.939))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_24\\.main_6 (14.875:14.875:14.875))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_25\\.main_6 (6.061:6.061:6.061))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_26\\.main_6 (19.596:19.596:19.596))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_27\\.main_6 (6.074:6.074:6.074))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_28\\.main_6 (19.596:19.596:19.596))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_29\\.main_6 (21.245:21.245:21.245))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_2\\.main_6 (10.506:10.506:10.506))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_30\\.main_6 (10.939:10.939:10.939))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_31\\.main_6 (21.516:21.516:21.516))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_32\\.main_6 (7.307:7.307:7.307))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_33\\.main_6 (17.584:17.584:17.584))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_34\\.main_6 (18.502:18.502:18.502))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_35\\.main_6 (18.502:18.502:18.502))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_36\\.main_6 (5.014:5.014:5.014))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_37\\.main_6 (7.307:7.307:7.307))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_38\\.main_6 (21.516:21.516:21.516))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_39\\.main_6 (18.502:18.502:18.502))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_3\\.main_6 (10.524:10.524:10.524))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_40\\.main_6 (6.074:6.074:6.074))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_41\\.main_6 (3.785:3.785:3.785))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_42\\.main_6 (17.584:17.584:17.584))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_43\\.main_6 (17.573:17.573:17.573))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_44\\.main_6 (14.875:14.875:14.875))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_45\\.main_6 (7.307:7.307:7.307))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_46\\.main_6 (7.315:7.315:7.315))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_47\\.main_6 (11.493:11.493:11.493))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_48\\.main_6 (22.999:22.999:22.999))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_49\\.main_6 (21.219:21.219:21.219))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_4\\.main_6 (10.506:10.506:10.506))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_50\\.main_6 (16.483:16.483:16.483))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_51\\.main_6 (14.646:14.646:14.646))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_52\\.main_6 (9.797:9.797:9.797))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_53\\.main_6 (19.604:19.604:19.604))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_54\\.main_6 (17.584:17.584:17.584))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_55\\.main_6 (14.869:14.869:14.869))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_56\\.main_6 (21.245:21.245:21.245))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_57\\.main_6 (22.988:22.988:22.988))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_58\\.main_6 (7.300:7.300:7.300))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_59\\.main_6 (17.573:17.573:17.573))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_5\\.main_6 (19.604:19.604:19.604))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_60\\.main_6 (21.245:21.245:21.245))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_61\\.main_6 (17.584:17.584:17.584))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_62\\.main_6 (6.061:6.061:6.061))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_63\\.main_6 (22.999:22.999:22.999))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_6\\.main_6 (3.786:3.786:3.786))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_7\\.main_6 (6.061:6.061:6.061))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_8\\.main_6 (22.988:22.988:22.988))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_9\\.main_6 (19.604:19.604:19.604))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_is_active_split\\.main_8 (9.110:9.110:9.110))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_0\\.main_5 (8.843:8.843:8.843))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_10\\.main_5 (5.335:5.335:5.335))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_11\\.main_5 (13.010:13.010:13.010))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_12\\.main_5 (9.727:9.727:9.727))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_13\\.main_5 (8.691:8.691:8.691))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_14\\.main_5 (5.083:5.083:5.083))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_15\\.main_5 (9.608:9.608:9.608))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_16\\.main_5 (17.912:17.912:17.912))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_17\\.main_5 (16.826:16.826:16.826))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_18\\.main_5 (17.920:17.920:17.920))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_19\\.main_5 (5.865:5.865:5.865))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_1\\.main_5 (9.727:9.727:9.727))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_20\\.main_5 (16.826:16.826:16.826))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_21\\.main_5 (11.918:11.918:11.918))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_22\\.main_5 (17.920:17.920:17.920))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_23\\.main_5 (8.847:8.847:8.847))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_24\\.main_5 (9.047:9.047:9.047))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_25\\.main_5 (2.578:2.578:2.578))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_26\\.main_5 (15.030:15.030:15.030))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_27\\.main_5 (2.572:2.572:2.572))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_28\\.main_5 (15.030:15.030:15.030))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_29\\.main_5 (16.858:16.858:16.858))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_2\\.main_5 (8.843:8.843:8.843))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_30\\.main_5 (8.847:8.847:8.847))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_31\\.main_5 (17.834:17.834:17.834))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_32\\.main_5 (4.539:4.539:4.539))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_33\\.main_5 (13.021:13.021:13.021))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_34\\.main_5 (13.937:13.937:13.937))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_35\\.main_5 (13.937:13.937:13.937))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_36\\.main_5 (5.870:5.870:5.870))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_37\\.main_5 (4.539:4.539:4.539))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_38\\.main_5 (17.834:17.834:17.834))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_39\\.main_5 (13.937:13.937:13.937))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_3\\.main_5 (8.130:8.130:8.130))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_40\\.main_5 (2.572:2.572:2.572))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_41\\.main_5 (4.590:4.590:4.590))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_42\\.main_5 (13.021:13.021:13.021))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_43\\.main_5 (13.010:13.010:13.010))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_44\\.main_5 (9.047:9.047:9.047))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_45\\.main_5 (4.539:4.539:4.539))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_46\\.main_5 (4.146:4.146:4.146))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_47\\.main_5 (8.691:8.691:8.691))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_48\\.main_5 (17.920:17.920:17.920))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_49\\.main_5 (16.826:16.826:16.826))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_4\\.main_5 (8.843:8.843:8.843))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_50\\.main_5 (11.918:11.918:11.918))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_51\\.main_5 (9.727:9.727:9.727))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_52\\.main_5 (5.048:5.048:5.048))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_53\\.main_5 (15.040:15.040:15.040))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_54\\.main_5 (13.021:13.021:13.021))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_55\\.main_5 (9.608:9.608:9.608))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_56\\.main_5 (16.858:16.858:16.858))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_57\\.main_5 (17.912:17.912:17.912))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_58\\.main_5 (5.083:5.083:5.083))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_59\\.main_5 (13.010:13.010:13.010))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_5\\.main_5 (15.040:15.040:15.040))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_60\\.main_5 (16.858:16.858:16.858))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_61\\.main_5 (13.021:13.021:13.021))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_62\\.main_5 (2.578:2.578:2.578))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_63\\.main_5 (17.920:17.920:17.920))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_6\\.main_5 (5.865:5.865:5.865))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_7\\.main_5 (2.578:2.578:2.578))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_8\\.main_5 (17.912:17.912:17.912))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_9\\.main_5 (15.040:15.040:15.040))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.main_6 (8.311:8.311:8.311))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_is_active_split\\.main_6 (7.478:7.478:7.478))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_0\\.main_4 (5.045:5.045:5.045))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_10\\.main_4 (13.947:13.947:13.947))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_11\\.main_4 (8.586:8.586:8.586))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_12\\.main_4 (8.311:8.311:8.311))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_13\\.main_4 (4.724:4.724:4.724))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_14\\.main_4 (9.402:9.402:9.402))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_15\\.main_4 (8.304:8.304:8.304))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_16\\.main_4 (16.228:16.228:16.228))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_17\\.main_4 (17.484:17.484:17.484))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_18\\.main_4 (16.241:16.241:16.241))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_19\\.main_4 (13.031:13.031:13.031))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_1\\.main_4 (8.311:8.311:8.311))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_20\\.main_4 (17.484:17.484:17.484))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_21\\.main_4 (9.335:9.335:9.335))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_22\\.main_4 (16.241:16.241:16.241))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_23\\.main_4 (5.704:5.704:5.704))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_24\\.main_4 (8.312:8.312:8.312))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_25\\.main_4 (10.501:10.501:10.501))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_26\\.main_4 (18.561:18.561:18.561))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_27\\.main_4 (10.495:10.495:10.495))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_28\\.main_4 (18.561:18.561:18.561))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_29\\.main_4 (17.873:17.873:17.873))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_2\\.main_4 (5.045:5.045:5.045))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_30\\.main_4 (5.704:5.704:5.704))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_31\\.main_4 (18.434:18.434:18.434))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_32\\.main_4 (9.405:9.405:9.405))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_33\\.main_4 (20.379:20.379:20.379))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_34\\.main_4 (19.477:19.477:19.477))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_35\\.main_4 (19.477:19.477:19.477))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_36\\.main_4 (13.423:13.423:13.423))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_37\\.main_4 (9.405:9.405:9.405))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_38\\.main_4 (18.434:18.434:18.434))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_39\\.main_4 (19.477:19.477:19.477))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_3\\.main_4 (5.129:5.129:5.129))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_40\\.main_4 (10.495:10.495:10.495))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_41\\.main_4 (13.033:13.033:13.033))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_42\\.main_4 (20.379:20.379:20.379))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_43\\.main_4 (8.586:8.586:8.586))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_44\\.main_4 (8.312:8.312:8.312))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_45\\.main_4 (9.405:9.405:9.405))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_46\\.main_4 (9.388:9.388:9.388))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_47\\.main_4 (4.724:4.724:4.724))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_48\\.main_4 (16.241:16.241:16.241))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_49\\.main_4 (17.484:17.484:17.484))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_4\\.main_4 (5.045:5.045:5.045))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_50\\.main_4 (9.335:9.335:9.335))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_51\\.main_4 (8.311:8.311:8.311))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_52\\.main_4 (7.714:7.714:7.714))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_53\\.main_4 (18.541:18.541:18.541))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_54\\.main_4 (20.379:20.379:20.379))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_55\\.main_4 (8.304:8.304:8.304))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_56\\.main_4 (17.873:17.873:17.873))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_57\\.main_4 (16.228:16.228:16.228))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_58\\.main_4 (9.402:9.402:9.402))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_59\\.main_4 (8.586:8.586:8.586))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_5\\.main_4 (18.541:18.541:18.541))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_60\\.main_4 (17.873:17.873:17.873))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_61\\.main_4 (20.379:20.379:20.379))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_62\\.main_4 (10.501:10.501:10.501))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_63\\.main_4 (16.241:16.241:16.241))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_6\\.main_4 (13.031:13.031:13.031))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_7\\.main_4 (10.501:10.501:10.501))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_8\\.main_4 (16.228:16.228:16.228))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_9\\.main_4 (18.541:18.541:18.541))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.main_4 (5.082:5.082:5.082))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_is_active_split\\.main_4 (3.977:3.977:3.977))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_0\\.main_3 (7.293:7.293:7.293))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_10\\.main_3 (12.205:12.205:12.205))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_11\\.main_3 (9.792:9.792:9.792))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_12\\.main_3 (5.082:5.082:5.082))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_13\\.main_3 (8.226:8.226:8.226))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_14\\.main_3 (10.818:10.818:10.818))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_15\\.main_3 (3.974:3.974:3.974))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_16\\.main_3 (17.833:17.833:17.833))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_17\\.main_3 (21.024:21.024:21.024))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_18\\.main_3 (18.099:18.099:18.099))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_19\\.main_3 (14.320:14.320:14.320))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_1\\.main_3 (5.082:5.082:5.082))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_20\\.main_3 (21.024:21.024:21.024))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_21\\.main_3 (8.079:8.079:8.079))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_22\\.main_3 (18.099:18.099:18.099))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_23\\.main_3 (7.291:7.291:7.291))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_24\\.main_3 (4.813:4.813:4.813))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_25\\.main_3 (11.324:11.324:11.324))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_26\\.main_3 (21.938:21.938:21.938))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_27\\.main_3 (12.278:12.278:12.278))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_28\\.main_3 (21.938:21.938:21.938))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_29\\.main_3 (20.048:20.048:20.048))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_2\\.main_3 (7.293:7.293:7.293))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_30\\.main_3 (7.291:7.291:7.291))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_31\\.main_3 (20.455:20.455:20.455))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_32\\.main_3 (11.366:11.366:11.366))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_33\\.main_3 (10.347:10.347:10.347))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_34\\.main_3 (22.852:22.852:22.852))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_35\\.main_3 (22.852:22.852:22.852))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_36\\.main_3 (14.311:14.311:14.311))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_37\\.main_3 (11.366:11.366:11.366))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_38\\.main_3 (20.455:20.455:20.455))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_39\\.main_3 (22.852:22.852:22.852))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_3\\.main_3 (7.677:7.677:7.677))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_40\\.main_3 (12.278:12.278:12.278))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_41\\.main_3 (14.323:14.323:14.323))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_42\\.main_3 (10.347:10.347:10.347))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_43\\.main_3 (9.792:9.792:9.792))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_44\\.main_3 (4.813:4.813:4.813))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_45\\.main_3 (11.366:11.366:11.366))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_46\\.main_3 (10.364:10.364:10.364))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_47\\.main_3 (8.226:8.226:8.226))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_48\\.main_3 (18.099:18.099:18.099))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_49\\.main_3 (21.024:21.024:21.024))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_4\\.main_3 (7.293:7.293:7.293))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_50\\.main_3 (8.079:8.079:8.079))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_51\\.main_3 (5.082:5.082:5.082))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_52\\.main_3 (9.715:9.715:9.715))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_53\\.main_3 (20.957:20.957:20.957))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_54\\.main_3 (10.347:10.347:10.347))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_55\\.main_3 (3.974:3.974:3.974))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_56\\.main_3 (20.048:20.048:20.048))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_57\\.main_3 (17.833:17.833:17.833))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_58\\.main_3 (10.818:10.818:10.818))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_59\\.main_3 (9.792:9.792:9.792))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_5\\.main_3 (20.957:20.957:20.957))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_60\\.main_3 (20.048:20.048:20.048))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_61\\.main_3 (10.347:10.347:10.347))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_62\\.main_3 (11.324:11.324:11.324))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_63\\.main_3 (18.099:18.099:18.099))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_6\\.main_3 (14.320:14.320:14.320))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_7\\.main_3 (11.324:11.324:11.324))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_8\\.main_3 (17.833:17.833:17.833))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_9\\.main_3 (20.957:20.957:20.957))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.main_2 (6.280:6.280:6.280))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_is_active_split\\.main_2 (5.728:5.728:5.728))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_0\\.main_2 (7.385:7.385:7.385))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_10\\.main_2 (16.023:16.023:16.023))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_11\\.main_2 (7.161:7.161:7.161))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_12\\.main_2 (6.280:6.280:6.280))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_13\\.main_2 (3.570:3.570:3.570))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_14\\.main_2 (15.490:15.490:15.490))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_15\\.main_2 (5.323:5.323:5.323))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_16\\.main_2 (13.402:13.402:13.402))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_17\\.main_2 (11.617:11.617:11.617))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_18\\.main_2 (13.927:13.927:13.927))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_19\\.main_2 (16.036:16.036:16.036))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_1\\.main_2 (6.280:6.280:6.280))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_20\\.main_2 (11.617:11.617:11.617))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_21\\.main_2 (7.782:7.782:7.782))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_22\\.main_2 (13.927:13.927:13.927))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_23\\.main_2 (7.387:7.387:7.387))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_24\\.main_2 (5.271:5.271:5.271))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_25\\.main_2 (14.914:14.914:14.914))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_26\\.main_2 (9.628:9.628:9.628))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_27\\.main_2 (14.902:14.902:14.902))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_28\\.main_2 (9.628:9.628:9.628))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_29\\.main_2 (12.624:12.624:12.624))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_2\\.main_2 (7.385:7.385:7.385))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_30\\.main_2 (7.387:7.387:7.387))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_31\\.main_2 (12.072:12.072:12.072))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_32\\.main_2 (5.604:5.604:5.604))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_33\\.main_2 (7.142:7.142:7.142))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_34\\.main_2 (7.782:7.782:7.782))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_35\\.main_2 (7.782:7.782:7.782))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_36\\.main_2 (16.026:16.026:16.026))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_37\\.main_2 (5.604:5.604:5.604))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_38\\.main_2 (12.072:12.072:12.072))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_39\\.main_2 (7.782:7.782:7.782))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_3\\.main_2 (3.565:3.565:3.565))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_40\\.main_2 (14.902:14.902:14.902))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_41\\.main_2 (16.039:16.039:16.039))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_42\\.main_2 (7.142:7.142:7.142))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_43\\.main_2 (7.161:7.161:7.161))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_44\\.main_2 (5.271:5.271:5.271))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_45\\.main_2 (5.604:5.604:5.604))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_46\\.main_2 (5.590:5.590:5.590))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_47\\.main_2 (3.570:3.570:3.570))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_48\\.main_2 (13.927:13.927:13.927))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_49\\.main_2 (11.617:11.617:11.617))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_4\\.main_2 (7.385:7.385:7.385))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_50\\.main_2 (7.782:7.782:7.782))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_51\\.main_2 (6.280:6.280:6.280))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_52\\.main_2 (4.502:4.502:4.502))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_53\\.main_2 (10.197:10.197:10.197))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_54\\.main_2 (7.142:7.142:7.142))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_55\\.main_2 (5.323:5.323:5.323))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_56\\.main_2 (12.624:12.624:12.624))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_57\\.main_2 (13.402:13.402:13.402))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_58\\.main_2 (15.490:15.490:15.490))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_59\\.main_2 (7.161:7.161:7.161))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_5\\.main_2 (10.197:10.197:10.197))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_60\\.main_2 (12.624:12.624:12.624))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_61\\.main_2 (7.142:7.142:7.142))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_62\\.main_2 (14.914:14.914:14.914))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_63\\.main_2 (13.927:13.927:13.927))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_6\\.main_2 (16.036:16.036:16.036))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_7\\.main_2 (14.914:14.914:14.914))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_8\\.main_2 (13.402:13.402:13.402))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_9\\.main_2 (10.197:10.197:10.197))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.main_0 (13.464:13.464:13.464))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_is_active_split\\.main_0 (12.895:12.895:12.895))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_0\\.main_1 (14.389:14.389:14.389))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_10\\.main_1 (3.083:3.083:3.083))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_11\\.main_1 (15.966:15.966:15.966))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_12\\.main_1 (13.464:13.464:13.464))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_13\\.main_1 (14.376:14.376:14.376))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_14\\.main_1 (8.502:8.502:8.502))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_15\\.main_1 (13.459:13.459:13.459))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_16\\.main_1 (10.029:10.029:10.029))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_17\\.main_1 (8.951:8.951:8.951))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_18\\.main_1 (10.036:10.036:10.036))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_19\\.main_1 (3.078:3.078:3.078))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_1\\.main_1 (13.464:13.464:13.464))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_20\\.main_1 (8.951:8.951:8.951))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_21\\.main_1 (14.877:14.877:14.877))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_22\\.main_1 (10.036:10.036:10.036))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_23\\.main_1 (9.095:9.095:9.095))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_24\\.main_1 (11.987:11.987:11.987))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_25\\.main_1 (6.753:6.753:6.753))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_26\\.main_1 (9.975:9.975:9.975))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_27\\.main_1 (5.080:5.080:5.080))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_28\\.main_1 (9.975:9.975:9.975))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_29\\.main_1 (8.972:8.972:8.972))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_2\\.main_1 (14.389:14.389:14.389))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_30\\.main_1 (9.095:9.095:9.095))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_31\\.main_1 (8.974:8.974:8.974))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_32\\.main_1 (8.512:8.512:8.512))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_33\\.main_1 (15.981:15.981:15.981))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_34\\.main_1 (16.899:16.899:16.899))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_35\\.main_1 (16.899:16.899:16.899))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_36\\.main_1 (3.082:3.082:3.082))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_37\\.main_1 (8.512:8.512:8.512))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_38\\.main_1 (8.974:8.974:8.974))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_39\\.main_1 (16.899:16.899:16.899))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_3\\.main_1 (9.113:9.113:9.113))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_40\\.main_1 (5.080:5.080:5.080))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_41\\.main_1 (2.796:2.796:2.796))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_42\\.main_1 (15.981:15.981:15.981))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_43\\.main_1 (15.966:15.966:15.966))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_44\\.main_1 (11.987:11.987:11.987))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_45\\.main_1 (8.512:8.512:8.512))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_46\\.main_1 (7.949:7.949:7.949))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_47\\.main_1 (14.376:14.376:14.376))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_48\\.main_1 (10.036:10.036:10.036))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_49\\.main_1 (8.951:8.951:8.951))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_4\\.main_1 (14.389:14.389:14.389))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_50\\.main_1 (14.877:14.877:14.877))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_51\\.main_1 (13.464:13.464:13.464))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_52\\.main_1 (8.027:8.027:8.027))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_53\\.main_1 (9.957:9.957:9.957))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_54\\.main_1 (15.981:15.981:15.981))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_55\\.main_1 (13.459:13.459:13.459))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_56\\.main_1 (8.972:8.972:8.972))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_57\\.main_1 (10.029:10.029:10.029))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_58\\.main_1 (8.502:8.502:8.502))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_59\\.main_1 (15.966:15.966:15.966))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_5\\.main_1 (9.957:9.957:9.957))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_60\\.main_1 (8.972:8.972:8.972))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_61\\.main_1 (15.981:15.981:15.981))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_62\\.main_1 (6.753:6.753:6.753))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_63\\.main_1 (10.036:10.036:10.036))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_6\\.main_1 (3.078:3.078:3.078))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_7\\.main_1 (6.753:6.753:6.753))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_8\\.main_1 (10.029:10.029:10.029))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_UI\:AMuxHw_2_Decoder_one_hot_9\\.main_1 (9.957:9.957:9.957))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_one_hot_0\\.q POT_IN_KEY\(0\).pin_input (5.536:5.536:5.536))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_one_hot_1\\.q POT_IN_SCALE\(0\).pin_input (6.310:6.310:6.310))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_one_hot_2\\.q POT_IN_HYST\(0\).pin_input (5.520:5.520:5.520))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_one_hot_3\\.q POT_IN_VELO\(0\).pin_input (6.345:6.345:6.345))
    (INTERCONNECT \\ADC_UI\:AMuxHw_2_Decoder_one_hot_4\\.q POT_IN_NOISEGATE\(0\).pin_input (5.541:5.541:5.541))
    (INTERCONNECT \\ADC_UI\:TempBuf\\.termout \\ADC_UI\:FinalBuf\\.dmareq (2.064:2.064:2.064))
    (INTERCONNECT \\ADC_UI\:SAR\:ADC_SAR\\.eof_udb \\ADC_UI\:TempBuf\\.dmareq (10.279:10.279:10.279))
    (INTERCONNECT \\ADC_UI\:SAR\:ADC_SAR\\.eof_udb \\ADC_UI\:bSAR_SEQ\:state_1\\.main_1 (6.809:6.809:6.809))
    (INTERCONNECT \\ADC_UI\:SAR\:ADC_SAR\\.eof_udb \\ADC_UI\:soc_out\\.main_1 (6.081:6.081:6.081))
    (INTERCONNECT \\ADC_UI\:Sync\:genblk1\[0\]\:INST\\.out \\ADC_UI\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_1 (2.628:2.628:2.628))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:bus_clk_nrq_reg\\.q Net_1072.main_0 (2.368:2.368:2.368))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_UI\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_0 (2.369:2.369:2.369))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_UI\:bSAR_SEQ\:nrq_reg\\.main_0 (2.368:2.368:2.368))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:cnt_enable\\.q \\ADC_UI\:bSAR_SEQ\:ChannelCounter\\.enable (2.111:2.111:2.111))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:ChannelCounter\\.tc \\ADC_UI\:soc_out\\.main_5 (3.472:3.472:3.472))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:CtrlReg\\.control_0 Net_1072.clk_en (2.092:2.092:2.092))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_UI\:bSAR_SEQ\:ChannelCounter\\.clk_en (4.692:4.692:4.692))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_UI\:bSAR_SEQ\:EOCSts\\.clk_en (2.957:2.957:2.957))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_UI\:bSAR_SEQ\:nrq_reg\\.clk_en (2.092:2.092:2.092))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_UI\:bSAR_SEQ\:state_1\\.clk_en (2.092:2.092:2.092))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_UI\:soc_out\\.clk_en (3.019:3.019:3.019))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_UI\:bSAR_SEQ\:ChannelCounter\\.load (4.829:4.829:4.829))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_UI\:bSAR_SEQ\:cnt_enable\\.main_1 (4.817:4.817:4.817))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_UI\:bSAR_SEQ\:state_1\\.main_2 (2.104:2.104:2.104))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_UI\:soc_out\\.main_2 (2.983:2.983:2.983))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:nrq_reg\\.q Net_1072.main_1 (2.090:2.090:2.090))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:state_1\\.q \\ADC_UI\:bSAR_SEQ\:state_1\\.main_3 (2.417:2.417:2.417))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:state_1\\.q \\ADC_UI\:soc_out\\.main_4 (3.178:3.178:3.178))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:CtrlReg\\.control_2 \\ADC_UI\:soc_out\\.main_3 (2.704:2.704:2.704))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_UI\:AMuxHw_2_Decoder_is_active_split\\.main_11 (2.698:2.698:2.698))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.main_0 (4.920:4.920:4.920))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_UI\:AMuxHw_2_Decoder_is_active_split\\.main_9 (2.696:2.696:2.696))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.main_0 (4.207:4.207:4.207))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.main_7 (3.148:3.148:3.148))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_UI\:AMuxHw_2_Decoder_is_active_split\\.main_7 (3.168:3.168:3.168))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.main_0 (2.121:2.121:2.121))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.main_5 (3.008:3.008:3.008))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_UI\:AMuxHw_2_Decoder_is_active_split\\.main_5 (3.036:3.036:3.036))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.main_0 (3.033:3.033:3.033))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.main_3 (3.315:3.315:3.315))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_UI\:AMuxHw_2_Decoder_is_active_split\\.main_3 (3.180:3.180:3.180))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.main_0 (2.455:2.455:2.455))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_UI\:AMuxHw_2_Decoder_is_active\\.main_1 (3.331:3.331:3.331))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_UI\:AMuxHw_2_Decoder_is_active_split\\.main_1 (3.338:3.338:3.338))
    (INTERCONNECT \\ADC_UI\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.main_0 (5.558:5.558:5.558))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_1072.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_old_id_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_old_id_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_old_id_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_old_id_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_old_id_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_old_id_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_10\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_11\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_12\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_13\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_14\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_15\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_16\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_17\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_18\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_19\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_20\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_21\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_22\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_23\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_24\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_25\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_26\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_27\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_28\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_29\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_30\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_31\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_32\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_33\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_34\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_35\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_36\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_37\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_38\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_39\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_40\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_41\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_42\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_43\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_44\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_45\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_46\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_47\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_48\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_49\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_50\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_51\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_52\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_53\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_54\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_55\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_56\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_57\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_58\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_59\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_60\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_61\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_62\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_63\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_6\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_7\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_8\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:AMuxHw_2_Decoder_one_hot_9\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:bSAR_SEQ\:ChannelCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:bSAR_SEQ\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:bSAR_SEQ\:EOCSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:bSAR_SEQ\:nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:bSAR_SEQ\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_UI\:soc_out\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_1 \\ADC_UI\:SAR\:ADC_SAR\\.clk_udb (7.607:7.607:7.607))
    (INTERCONNECT \\ADC_UI\:FinalBuf\\.termout \\ADC_UI\:Sync\:genblk1\[0\]\:INST\\.in (9.110:9.110:9.110))
    (INTERCONNECT \\ADC_UI\:soc_out\\.q \\ADC_UI\:SAR\:ADC_SAR\\.sof_udb (7.357:7.357:7.357))
    (INTERCONNECT \\ADC_UI\:soc_out\\.q \\ADC_UI\:bSAR_SEQ\:state_1\\.main_0 (3.999:3.999:3.999))
    (INTERCONNECT \\ADC_UI\:soc_out\\.q \\ADC_UI\:soc_out\\.main_0 (3.863:3.863:3.863))
    (INTERCONNECT SCL\(0\).fb SCL\(0\)_SYNC.in (7.083:7.083:7.083))
    (INTERCONNECT SCL\(0\).fb \\I2C_CharLCD\:I2C_FF\\.scl_in (9.273:9.273:9.273))
    (INTERCONNECT SDA\(0\).fb SDA\(0\)_SYNC.in (5.640:5.640:5.640))
    (INTERCONNECT SDA\(0\).fb \\I2C_CharLCD\:I2C_FF\\.sda_in (10.521:10.521:10.521))
    (INTERCONNECT \\I2C_CharLCD\:I2C_FF\\.scl_out SCL\(0\).pin_input (7.907:7.907:7.907))
    (INTERCONNECT \\I2C_CharLCD\:I2C_FF\\.interrupt \\I2C_CharLCD\:I2C_IRQ\\.interrupt (8.364:8.364:8.364))
    (INTERCONNECT \\I2C_CharLCD\:I2C_FF\\.sda_out SDA\(0\).pin_input (7.316:7.316:7.316))
    (INTERCONNECT \\MIDI1_UART\:BUART\:counter_load_not\\.q \\MIDI1_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (3.463:3.463:3.463))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_bitclk_enable\\.q \\MIDI1_UART\:BUART\:rx_load_fifo\\.main_2 (5.504:5.504:5.504))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_bitclk_enable\\.q \\MIDI1_UART\:BUART\:rx_state_0\\.main_3 (4.972:4.972:4.972))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_bitclk_enable\\.q \\MIDI1_UART\:BUART\:rx_state_2\\.main_3 (4.972:4.972:4.972))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_bitclk_enable\\.q \\MIDI1_UART\:BUART\:rx_state_3\\.main_2 (2.408:2.408:2.408))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_bitclk_enable\\.q \\MIDI1_UART\:BUART\:rx_status_3\\.main_3 (5.504:5.504:5.504))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_bitclk_enable\\.q \\MIDI1_UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.185:3.185:3.185))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sRX\:RxBitCounter\\.count_0 \\MIDI1_UART\:BUART\:rx_bitclk_enable\\.main_2 (2.684:2.684:2.684))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\MIDI1_UART\:BUART\:rx_bitclk_enable\\.main_1 (2.665:2.665:2.665))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\MIDI1_UART\:BUART\:rx_bitclk_enable\\.main_0 (2.696:2.696:2.696))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_counter_load\\.q \\MIDI1_UART\:BUART\:sRX\:RxBitCounter\\.load (2.660:2.660:2.660))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\MIDI1_UART\:BUART\:rx_status_4\\.main_1 (2.102:2.102:2.102))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\MIDI1_UART\:BUART\:rx_status_5\\.main_0 (2.112:2.112:2.112))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_last\\.q \\MIDI1_UART\:BUART\:rx_state_2\\.main_6 (2.045:2.045:2.045))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_load_fifo\\.q \\MIDI1_UART\:BUART\:rx_status_4\\.main_0 (3.551:3.551:3.551))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_load_fifo\\.q \\MIDI1_UART\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.117:4.117:4.117))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_state_0\\.q \\MIDI1_UART\:BUART\:rx_counter_load\\.main_1 (2.479:2.479:2.479))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_state_0\\.q \\MIDI1_UART\:BUART\:rx_load_fifo\\.main_1 (2.479:2.479:2.479))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_state_0\\.q \\MIDI1_UART\:BUART\:rx_state_0\\.main_2 (2.482:2.482:2.482))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_state_0\\.q \\MIDI1_UART\:BUART\:rx_state_2\\.main_2 (2.482:2.482:2.482))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_state_0\\.q \\MIDI1_UART\:BUART\:rx_state_3\\.main_1 (4.480:4.480:4.480))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_state_0\\.q \\MIDI1_UART\:BUART\:rx_state_stop1_reg\\.main_1 (3.560:3.560:3.560))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_state_0\\.q \\MIDI1_UART\:BUART\:rx_status_3\\.main_2 (2.479:2.479:2.479))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_state_0\\.q \\MIDI1_UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.571:3.571:3.571))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_state_2\\.q \\MIDI1_UART\:BUART\:rx_counter_load\\.main_3 (2.501:2.501:2.501))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_state_2\\.q \\MIDI1_UART\:BUART\:rx_load_fifo\\.main_4 (2.501:2.501:2.501))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_state_2\\.q \\MIDI1_UART\:BUART\:rx_state_0\\.main_5 (2.494:2.494:2.494))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_state_2\\.q \\MIDI1_UART\:BUART\:rx_state_2\\.main_5 (2.494:2.494:2.494))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_state_2\\.q \\MIDI1_UART\:BUART\:rx_state_3\\.main_4 (4.335:4.335:4.335))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_state_2\\.q \\MIDI1_UART\:BUART\:rx_state_stop1_reg\\.main_3 (3.419:3.419:3.419))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_state_2\\.q \\MIDI1_UART\:BUART\:rx_status_3\\.main_5 (2.501:2.501:2.501))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_state_3\\.q \\MIDI1_UART\:BUART\:rx_counter_load\\.main_2 (4.940:4.940:4.940))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_state_3\\.q \\MIDI1_UART\:BUART\:rx_load_fifo\\.main_3 (4.940:4.940:4.940))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_state_3\\.q \\MIDI1_UART\:BUART\:rx_state_0\\.main_4 (5.479:5.479:5.479))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_state_3\\.q \\MIDI1_UART\:BUART\:rx_state_2\\.main_4 (5.479:5.479:5.479))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_state_3\\.q \\MIDI1_UART\:BUART\:rx_state_3\\.main_3 (2.429:2.429:2.429))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_state_3\\.q \\MIDI1_UART\:BUART\:rx_state_stop1_reg\\.main_2 (3.194:3.194:3.194))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_state_3\\.q \\MIDI1_UART\:BUART\:rx_status_3\\.main_4 (4.940:4.940:4.940))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_state_stop1_reg\\.q \\MIDI1_UART\:BUART\:rx_status_5\\.main_1 (2.089:2.089:2.089))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_status_3\\.q \\MIDI1_UART\:BUART\:sRX\:RxSts\\.status_3 (2.042:2.042:2.042))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_status_4\\.q \\MIDI1_UART\:BUART\:sRX\:RxSts\\.status_4 (2.661:2.661:2.661))
    (INTERCONNECT \\MIDI1_UART\:BUART\:rx_status_5\\.q \\MIDI1_UART\:BUART\:sRX\:RxSts\\.status_5 (2.642:2.642:2.642))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_bitclk\\.q \\MIDI1_UART\:BUART\:counter_load_not\\.main_3 (2.675:2.675:2.675))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_bitclk\\.q \\MIDI1_UART\:BUART\:tx_state_0\\.main_4 (2.677:2.677:2.677))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_bitclk\\.q \\MIDI1_UART\:BUART\:tx_state_1\\.main_3 (2.675:2.675:2.675))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_bitclk\\.q \\MIDI1_UART\:BUART\:tx_state_2\\.main_3 (2.677:2.677:2.677))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_bitclk\\.q \\MIDI1_UART\:BUART\:tx_status_0\\.main_4 (2.677:2.677:2.677))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_bitclk\\.q \\MIDI1_UART\:BUART\:txn\\.main_5 (2.677:2.677:2.677))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\MIDI1_UART\:BUART\:tx_bitclk\\.main_0 (3.474:3.474:3.474))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\MIDI1_UART\:BUART\:tx_bitclk_enable_pre\\.main_0 (4.403:4.403:4.403))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_bitclk_enable_pre\\.q \\MIDI1_UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (2.098:2.098:2.098))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\MIDI1_UART\:BUART\:tx_state_1\\.main_4 (4.575:4.575:4.575))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\MIDI1_UART\:BUART\:tx_state_2\\.main_4 (5.128:5.128:5.128))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\MIDI1_UART\:BUART\:txn\\.main_6 (4.166:4.166:4.166))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_ctrl_mark_last\\.q \\MIDI1_UART\:BUART\:rx_counter_load\\.main_0 (5.940:5.940:5.940))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_ctrl_mark_last\\.q \\MIDI1_UART\:BUART\:rx_load_fifo\\.main_0 (5.940:5.940:5.940))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_ctrl_mark_last\\.q \\MIDI1_UART\:BUART\:rx_state_0\\.main_1 (5.951:5.951:5.951))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_ctrl_mark_last\\.q \\MIDI1_UART\:BUART\:rx_state_2\\.main_1 (5.951:5.951:5.951))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_ctrl_mark_last\\.q \\MIDI1_UART\:BUART\:rx_state_3\\.main_0 (3.794:3.794:3.794))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_ctrl_mark_last\\.q \\MIDI1_UART\:BUART\:rx_state_stop1_reg\\.main_0 (4.884:4.884:4.884))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_ctrl_mark_last\\.q \\MIDI1_UART\:BUART\:rx_status_3\\.main_1 (5.940:5.940:5.940))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_ctrl_mark_last\\.q \\MIDI1_UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (4.879:4.879:4.879))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_ctrl_mark_last\\.q \\MIDI2_UART\:BUART\:rx_counter_load\\.main_0 (4.088:4.088:4.088))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_ctrl_mark_last\\.q \\MIDI2_UART\:BUART\:rx_load_fifo\\.main_0 (3.698:3.698:3.698))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_ctrl_mark_last\\.q \\MIDI2_UART\:BUART\:rx_state_0\\.main_0 (3.698:3.698:3.698))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_ctrl_mark_last\\.q \\MIDI2_UART\:BUART\:rx_state_2\\.main_0 (3.698:3.698:3.698))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_ctrl_mark_last\\.q \\MIDI2_UART\:BUART\:rx_state_3\\.main_0 (3.698:3.698:3.698))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_ctrl_mark_last\\.q \\MIDI2_UART\:BUART\:rx_state_stop1_reg\\.main_0 (4.088:4.088:4.088))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_ctrl_mark_last\\.q \\MIDI2_UART\:BUART\:rx_status_3\\.main_0 (4.088:4.088:4.088))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_ctrl_mark_last\\.q \\MIDI2_UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (4.657:4.657:4.657))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\MIDI1_UART\:BUART\:sTX\:TxSts\\.status_1 (4.173:4.173:4.173))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\MIDI1_UART\:BUART\:tx_state_0\\.main_2 (3.614:3.614:3.614))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\MIDI1_UART\:BUART\:tx_status_0\\.main_2 (3.614:3.614:3.614))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\MIDI1_UART\:BUART\:sTX\:TxSts\\.status_3 (4.615:4.615:4.615))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\MIDI1_UART\:BUART\:tx_status_2\\.main_0 (3.011:3.011:3.011))
    (INTERCONNECT \\MIDI1_UART\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\MIDI1_UART\:BUART\:txn\\.main_3 (2.682:2.682:2.682))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_state_0\\.q \\MIDI1_UART\:BUART\:counter_load_not\\.main_1 (2.694:2.694:2.694))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_state_0\\.q \\MIDI1_UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.599:3.599:3.599))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_state_0\\.q \\MIDI1_UART\:BUART\:tx_state_0\\.main_1 (2.695:2.695:2.695))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_state_0\\.q \\MIDI1_UART\:BUART\:tx_state_1\\.main_1 (2.694:2.694:2.694))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_state_0\\.q \\MIDI1_UART\:BUART\:tx_state_2\\.main_1 (2.695:2.695:2.695))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_state_0\\.q \\MIDI1_UART\:BUART\:tx_status_0\\.main_1 (2.695:2.695:2.695))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_state_0\\.q \\MIDI1_UART\:BUART\:txn\\.main_2 (2.691:2.691:2.691))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_state_1\\.q \\MIDI1_UART\:BUART\:counter_load_not\\.main_0 (2.713:2.713:2.713))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_state_1\\.q \\MIDI1_UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.767:3.767:3.767))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_state_1\\.q \\MIDI1_UART\:BUART\:tx_state_0\\.main_0 (2.853:2.853:2.853))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_state_1\\.q \\MIDI1_UART\:BUART\:tx_state_1\\.main_0 (2.713:2.713:2.713))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_state_1\\.q \\MIDI1_UART\:BUART\:tx_state_2\\.main_0 (2.853:2.853:2.853))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_state_1\\.q \\MIDI1_UART\:BUART\:tx_status_0\\.main_0 (2.853:2.853:2.853))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_state_1\\.q \\MIDI1_UART\:BUART\:txn\\.main_1 (2.856:2.856:2.856))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_state_2\\.q \\MIDI1_UART\:BUART\:counter_load_not\\.main_2 (2.883:2.883:2.883))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_state_2\\.q \\MIDI1_UART\:BUART\:tx_state_0\\.main_3 (2.763:2.763:2.763))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_state_2\\.q \\MIDI1_UART\:BUART\:tx_state_1\\.main_2 (2.883:2.883:2.883))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_state_2\\.q \\MIDI1_UART\:BUART\:tx_state_2\\.main_2 (2.763:2.763:2.763))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_state_2\\.q \\MIDI1_UART\:BUART\:tx_status_0\\.main_3 (2.763:2.763:2.763))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_state_2\\.q \\MIDI1_UART\:BUART\:txn\\.main_4 (2.882:2.882:2.882))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_status_0\\.q \\MIDI1_UART\:BUART\:sTX\:TxSts\\.status_0 (2.113:2.113:2.113))
    (INTERCONNECT \\MIDI1_UART\:BUART\:tx_status_2\\.q \\MIDI1_UART\:BUART\:sTX\:TxSts\\.status_2 (2.723:2.723:2.723))
    (INTERCONNECT \\MIDI1_UART\:BUART\:txn\\.q Net_86.main_0 (5.279:5.279:5.279))
    (INTERCONNECT \\MIDI1_UART\:BUART\:txn\\.q \\MIDI1_UART\:BUART\:rx_last\\.main_0 (8.406:8.406:8.406))
    (INTERCONNECT \\MIDI1_UART\:BUART\:txn\\.q \\MIDI1_UART\:BUART\:rx_state_0\\.main_0 (8.406:8.406:8.406))
    (INTERCONNECT \\MIDI1_UART\:BUART\:txn\\.q \\MIDI1_UART\:BUART\:rx_state_2\\.main_0 (8.406:8.406:8.406))
    (INTERCONNECT \\MIDI1_UART\:BUART\:txn\\.q \\MIDI1_UART\:BUART\:rx_status_3\\.main_0 (8.395:8.395:8.395))
    (INTERCONNECT \\MIDI1_UART\:BUART\:txn\\.q \\MIDI1_UART\:BUART\:txn\\.main_0 (2.402:2.402:2.402))
    (INTERCONNECT \\MIDI2_UART\:BUART\:counter_load_not\\.q \\MIDI2_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (4.156:4.156:4.156))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_bitclk_enable\\.q \\MIDI2_UART\:BUART\:rx_load_fifo\\.main_2 (2.905:2.905:2.905))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_bitclk_enable\\.q \\MIDI2_UART\:BUART\:rx_state_0\\.main_3 (2.905:2.905:2.905))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_bitclk_enable\\.q \\MIDI2_UART\:BUART\:rx_state_2\\.main_3 (2.905:2.905:2.905))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_bitclk_enable\\.q \\MIDI2_UART\:BUART\:rx_state_3\\.main_2 (2.905:2.905:2.905))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_bitclk_enable\\.q \\MIDI2_UART\:BUART\:rx_status_3\\.main_3 (2.896:2.896:2.896))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_bitclk_enable\\.q \\MIDI2_UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.769:2.769:2.769))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sRX\:RxBitCounter\\.count_0 \\MIDI2_UART\:BUART\:rx_bitclk_enable\\.main_2 (2.116:2.116:2.116))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\MIDI2_UART\:BUART\:rx_bitclk_enable\\.main_1 (2.104:2.104:2.104))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\MIDI2_UART\:BUART\:rx_bitclk_enable\\.main_0 (2.102:2.102:2.102))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sRX\:RxBitCounter\\.count_3 \\MIDI2_UART\:BUART\:rx_load_fifo\\.main_8 (2.109:2.109:2.109))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sRX\:RxBitCounter\\.count_3 \\MIDI2_UART\:BUART\:rx_state_0\\.main_9 (2.109:2.109:2.109))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sRX\:RxBitCounter\\.count_3 \\MIDI2_UART\:BUART\:rx_state_2\\.main_9 (2.109:2.109:2.109))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sRX\:RxBitCounter\\.count_3 \\MIDI2_UART\:BUART\:rx_state_3\\.main_8 (2.109:2.109:2.109))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\MIDI2_UART\:BUART\:rx_load_fifo\\.main_7 (2.104:2.104:2.104))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\MIDI2_UART\:BUART\:rx_state_0\\.main_8 (2.104:2.104:2.104))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\MIDI2_UART\:BUART\:rx_state_2\\.main_8 (2.104:2.104:2.104))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\MIDI2_UART\:BUART\:rx_state_3\\.main_7 (2.104:2.104:2.104))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\MIDI2_UART\:BUART\:rx_load_fifo\\.main_6 (2.115:2.115:2.115))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\MIDI2_UART\:BUART\:rx_state_0\\.main_7 (2.115:2.115:2.115))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\MIDI2_UART\:BUART\:rx_state_2\\.main_7 (2.115:2.115:2.115))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\MIDI2_UART\:BUART\:rx_state_3\\.main_6 (2.115:2.115:2.115))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\MIDI2_UART\:BUART\:rx_load_fifo\\.main_5 (2.096:2.096:2.096))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\MIDI2_UART\:BUART\:rx_state_0\\.main_6 (2.096:2.096:2.096))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\MIDI2_UART\:BUART\:rx_state_2\\.main_6 (2.096:2.096:2.096))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\MIDI2_UART\:BUART\:rx_state_3\\.main_5 (2.096:2.096:2.096))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_counter_load\\.q \\MIDI2_UART\:BUART\:sRX\:RxBitCounter\\.load (2.105:2.105:2.105))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\MIDI2_UART\:BUART\:rx_status_4\\.main_1 (2.701:2.701:2.701))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\MIDI2_UART\:BUART\:rx_status_5\\.main_0 (2.723:2.723:2.723))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_last\\.q \\MIDI2_UART\:BUART\:rx_state_2\\.main_10 (2.694:2.694:2.694))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_load_fifo\\.q \\MIDI2_UART\:BUART\:rx_status_4\\.main_0 (3.184:3.184:3.184))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_load_fifo\\.q \\MIDI2_UART\:BUART\:sRX\:RxShifter\:u0\\.f0_load (2.441:2.441:2.441))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_state_0\\.q \\MIDI2_UART\:BUART\:rx_counter_load\\.main_1 (2.855:2.855:2.855))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_state_0\\.q \\MIDI2_UART\:BUART\:rx_load_fifo\\.main_1 (2.738:2.738:2.738))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_state_0\\.q \\MIDI2_UART\:BUART\:rx_state_0\\.main_2 (2.738:2.738:2.738))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_state_0\\.q \\MIDI2_UART\:BUART\:rx_state_2\\.main_2 (2.738:2.738:2.738))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_state_0\\.q \\MIDI2_UART\:BUART\:rx_state_3\\.main_1 (2.738:2.738:2.738))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_state_0\\.q \\MIDI2_UART\:BUART\:rx_state_stop1_reg\\.main_1 (2.855:2.855:2.855))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_state_0\\.q \\MIDI2_UART\:BUART\:rx_status_3\\.main_2 (2.855:2.855:2.855))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_state_0\\.q \\MIDI2_UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (2.860:2.860:2.860))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_state_2\\.q \\MIDI2_UART\:BUART\:rx_counter_load\\.main_3 (2.555:2.555:2.555))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_state_2\\.q \\MIDI2_UART\:BUART\:rx_load_fifo\\.main_4 (2.567:2.567:2.567))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_state_2\\.q \\MIDI2_UART\:BUART\:rx_state_0\\.main_5 (2.567:2.567:2.567))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_state_2\\.q \\MIDI2_UART\:BUART\:rx_state_2\\.main_5 (2.567:2.567:2.567))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_state_2\\.q \\MIDI2_UART\:BUART\:rx_state_3\\.main_4 (2.567:2.567:2.567))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_state_2\\.q \\MIDI2_UART\:BUART\:rx_state_stop1_reg\\.main_3 (2.555:2.555:2.555))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_state_2\\.q \\MIDI2_UART\:BUART\:rx_status_3\\.main_5 (2.555:2.555:2.555))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_state_3\\.q \\MIDI2_UART\:BUART\:rx_counter_load\\.main_2 (3.298:3.298:3.298))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_state_3\\.q \\MIDI2_UART\:BUART\:rx_load_fifo\\.main_3 (4.259:4.259:4.259))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_state_3\\.q \\MIDI2_UART\:BUART\:rx_state_0\\.main_4 (4.259:4.259:4.259))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_state_3\\.q \\MIDI2_UART\:BUART\:rx_state_2\\.main_4 (4.259:4.259:4.259))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_state_3\\.q \\MIDI2_UART\:BUART\:rx_state_3\\.main_3 (4.259:4.259:4.259))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_state_3\\.q \\MIDI2_UART\:BUART\:rx_state_stop1_reg\\.main_2 (3.298:3.298:3.298))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_state_3\\.q \\MIDI2_UART\:BUART\:rx_status_3\\.main_4 (3.298:3.298:3.298))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_state_stop1_reg\\.q \\MIDI2_UART\:BUART\:rx_status_5\\.main_1 (2.702:2.702:2.702))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_status_3\\.q \\MIDI2_UART\:BUART\:sRX\:RxSts\\.status_3 (2.690:2.690:2.690))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_status_4\\.q \\MIDI2_UART\:BUART\:sRX\:RxSts\\.status_4 (3.961:3.961:3.961))
    (INTERCONNECT \\MIDI2_UART\:BUART\:rx_status_5\\.q \\MIDI2_UART\:BUART\:sRX\:RxSts\\.status_5 (3.976:3.976:3.976))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_bitclk\\.q \\MIDI2_UART\:BUART\:counter_load_not\\.main_3 (4.853:4.853:4.853))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_bitclk\\.q \\MIDI2_UART\:BUART\:tx_state_0\\.main_4 (3.997:3.997:3.997))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_bitclk\\.q \\MIDI2_UART\:BUART\:tx_state_1\\.main_3 (3.997:3.997:3.997))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_bitclk\\.q \\MIDI2_UART\:BUART\:tx_state_2\\.main_3 (6.301:6.301:6.301))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_bitclk\\.q \\MIDI2_UART\:BUART\:tx_status_0\\.main_4 (5.403:5.403:5.403))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_bitclk\\.q \\MIDI2_UART\:BUART\:txn\\.main_5 (6.301:6.301:6.301))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\MIDI2_UART\:BUART\:tx_bitclk\\.main_0 (4.858:4.858:4.858))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\MIDI2_UART\:BUART\:tx_bitclk_enable_pre\\.main_0 (4.301:4.301:4.301))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_bitclk_enable_pre\\.q \\MIDI2_UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (3.465:3.465:3.465))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\MIDI2_UART\:BUART\:tx_state_1\\.main_4 (3.376:3.376:3.376))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\MIDI2_UART\:BUART\:tx_state_2\\.main_4 (5.032:5.032:5.032))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\MIDI2_UART\:BUART\:txn\\.main_6 (5.032:5.032:5.032))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\MIDI2_UART\:BUART\:sTX\:TxSts\\.status_1 (3.997:3.997:3.997))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\MIDI2_UART\:BUART\:tx_state_0\\.main_2 (4.856:4.856:4.856))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\MIDI2_UART\:BUART\:tx_status_0\\.main_2 (3.931:3.931:3.931))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\MIDI2_UART\:BUART\:sTX\:TxSts\\.status_3 (5.745:5.745:5.745))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\MIDI2_UART\:BUART\:tx_status_2\\.main_0 (4.229:4.229:4.229))
    (INTERCONNECT \\MIDI2_UART\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\MIDI2_UART\:BUART\:txn\\.main_3 (2.096:2.096:2.096))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_state_0\\.q \\MIDI2_UART\:BUART\:counter_load_not\\.main_1 (3.182:3.182:3.182))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_state_0\\.q \\MIDI2_UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (5.043:5.043:5.043))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_state_0\\.q \\MIDI2_UART\:BUART\:tx_state_0\\.main_1 (2.111:2.111:2.111))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_state_0\\.q \\MIDI2_UART\:BUART\:tx_state_1\\.main_1 (2.111:2.111:2.111))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_state_0\\.q \\MIDI2_UART\:BUART\:tx_state_2\\.main_1 (5.601:5.601:5.601))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_state_0\\.q \\MIDI2_UART\:BUART\:tx_status_0\\.main_1 (3.163:3.163:3.163))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_state_0\\.q \\MIDI2_UART\:BUART\:txn\\.main_2 (5.601:5.601:5.601))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_state_1\\.q \\MIDI2_UART\:BUART\:counter_load_not\\.main_0 (3.999:3.999:3.999))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_state_1\\.q \\MIDI2_UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (5.494:5.494:5.494))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_state_1\\.q \\MIDI2_UART\:BUART\:tx_state_0\\.main_0 (5.638:5.638:5.638))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_state_1\\.q \\MIDI2_UART\:BUART\:tx_state_1\\.main_0 (5.638:5.638:5.638))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_state_1\\.q \\MIDI2_UART\:BUART\:tx_state_2\\.main_0 (5.469:5.469:5.469))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_state_1\\.q \\MIDI2_UART\:BUART\:tx_status_0\\.main_0 (4.712:4.712:4.712))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_state_1\\.q \\MIDI2_UART\:BUART\:txn\\.main_1 (5.469:5.469:5.469))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_state_2\\.q \\MIDI2_UART\:BUART\:counter_load_not\\.main_2 (3.188:3.188:3.188))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_state_2\\.q \\MIDI2_UART\:BUART\:tx_state_0\\.main_3 (4.125:4.125:4.125))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_state_2\\.q \\MIDI2_UART\:BUART\:tx_state_1\\.main_2 (4.125:4.125:4.125))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_state_2\\.q \\MIDI2_UART\:BUART\:tx_state_2\\.main_2 (2.098:2.098:2.098))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_state_2\\.q \\MIDI2_UART\:BUART\:tx_status_0\\.main_3 (3.198:3.198:3.198))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_state_2\\.q \\MIDI2_UART\:BUART\:txn\\.main_4 (2.098:2.098:2.098))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_status_0\\.q \\MIDI2_UART\:BUART\:sTX\:TxSts\\.status_0 (2.721:2.721:2.721))
    (INTERCONNECT \\MIDI2_UART\:BUART\:tx_status_2\\.q \\MIDI2_UART\:BUART\:sTX\:TxSts\\.status_2 (2.108:2.108:2.108))
    (INTERCONNECT \\MIDI2_UART\:BUART\:txn\\.q Net_693.main_0 (3.628:3.628:3.628))
    (INTERCONNECT \\MIDI2_UART\:BUART\:txn\\.q \\MIDI2_UART\:BUART\:rx_last\\.main_0 (2.388:2.388:2.388))
    (INTERCONNECT \\MIDI2_UART\:BUART\:txn\\.q \\MIDI2_UART\:BUART\:rx_state_0\\.main_1 (3.630:3.630:3.630))
    (INTERCONNECT \\MIDI2_UART\:BUART\:txn\\.q \\MIDI2_UART\:BUART\:rx_state_2\\.main_1 (3.630:3.630:3.630))
    (INTERCONNECT \\MIDI2_UART\:BUART\:txn\\.q \\MIDI2_UART\:BUART\:rx_status_3\\.main_1 (3.605:3.605:3.605))
    (INTERCONNECT \\MIDI2_UART\:BUART\:txn\\.q \\MIDI2_UART\:BUART\:txn\\.main_0 (2.382:2.382:2.382))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_1 (2.449:2.449:2.449))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_1 (3.217:3.217:3.217))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_1 (3.369:3.369:3.369))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\TIMER_SAMPLERATE\:TimerUDB\:status_tc\\.main_0 (4.145:4.145:4.145))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_0 (3.486:3.486:3.486))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_0 (2.579:2.579:2.579))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_0 (2.569:2.569:2.569))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\TIMER_SAMPLERATE\:TimerUDB\:status_tc\\.main_1 (3.502:3.502:3.502))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.ce0 \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u0\\.ce0 \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u2\\.f0_blk_stat_comb \\TIMER_SAMPLERATE\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.084:2.084:2.084))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u2\\.f0_bus_stat_comb \\TIMER_SAMPLERATE\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.082:2.082:2.082))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:status_tc\\.q \\TIMER_SAMPLERATE\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.732:2.732:2.732))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_1 (2.444:2.444:2.444))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_1 (3.324:3.324:3.324))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_1 (3.180:3.180:3.180))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\TIMER_UI\:TimerUDB\:status_tc\\.main_0 (3.326:3.326:3.326))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_0 (3.231:3.231:3.231))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_0 (2.325:2.325:2.325))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_0 (2.324:2.324:2.324))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\TIMER_UI\:TimerUDB\:status_tc\\.main_1 (4.140:4.140:4.140))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.ce0 \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u2\\.f0_blk_stat_comb \\TIMER_UI\:TimerUDB\:rstSts\:stsreg\\.status_2 (3.388:3.388:3.388))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u2\\.f0_bus_stat_comb \\TIMER_UI\:TimerUDB\:rstSts\:stsreg\\.status_3 (3.402:3.402:3.402))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:status_tc\\.q \\TIMER_UI\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.114:2.114:2.114))
    (INTERCONNECT \\UART_MIDITX\:BUART\:counter_load_not\\.q \\UART_MIDITX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (5.914:5.914:5.914))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_bitclk\\.q \\UART_MIDITX\:BUART\:tx_state_0\\.main_5 (3.047:3.047:3.047))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_bitclk\\.q \\UART_MIDITX\:BUART\:tx_state_1\\.main_5 (3.047:3.047:3.047))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_bitclk\\.q \\UART_MIDITX\:BUART\:tx_state_2\\.main_5 (3.034:3.034:3.034))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_bitclk\\.q \\UART_MIDITX\:BUART\:txn\\.main_6 (3.042:3.042:3.042))
    (INTERCONNECT \\UART_MIDITX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MIDITX\:BUART\:counter_load_not\\.main_2 (7.713:7.713:7.713))
    (INTERCONNECT \\UART_MIDITX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MIDITX\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (10.226:10.226:10.226))
    (INTERCONNECT \\UART_MIDITX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MIDITX\:BUART\:tx_bitclk\\.main_2 (3.759:3.759:3.759))
    (INTERCONNECT \\UART_MIDITX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MIDITX\:BUART\:tx_state_0\\.main_2 (3.233:3.233:3.233))
    (INTERCONNECT \\UART_MIDITX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MIDITX\:BUART\:tx_state_1\\.main_2 (3.233:3.233:3.233))
    (INTERCONNECT \\UART_MIDITX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MIDITX\:BUART\:tx_state_2\\.main_2 (3.759:3.759:3.759))
    (INTERCONNECT \\UART_MIDITX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MIDITX\:BUART\:tx_status_0\\.main_2 (10.233:10.233:10.233))
    (INTERCONNECT \\UART_MIDITX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MIDITX\:BUART\:tx_state_1\\.main_4 (3.945:3.945:3.945))
    (INTERCONNECT \\UART_MIDITX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MIDITX\:BUART\:tx_state_2\\.main_4 (4.503:4.503:4.503))
    (INTERCONNECT \\UART_MIDITX\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MIDITX\:BUART\:txn\\.main_5 (3.070:3.070:3.070))
    (INTERCONNECT \\UART_MIDITX\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MIDITX\:BUART\:sTX\:TxSts\\.status_1 (6.603:6.603:6.603))
    (INTERCONNECT \\UART_MIDITX\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MIDITX\:BUART\:tx_state_0\\.main_3 (8.319:8.319:8.319))
    (INTERCONNECT \\UART_MIDITX\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MIDITX\:BUART\:tx_status_0\\.main_3 (4.518:4.518:4.518))
    (INTERCONNECT \\UART_MIDITX\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MIDITX\:BUART\:sTX\:TxSts\\.status_3 (3.638:3.638:3.638))
    (INTERCONNECT \\UART_MIDITX\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MIDITX\:BUART\:tx_status_2\\.main_0 (2.711:2.711:2.711))
    (INTERCONNECT \\UART_MIDITX\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_MIDITX\:BUART\:txn\\.main_3 (6.620:6.620:6.620))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_state_0\\.q \\UART_MIDITX\:BUART\:counter_load_not\\.main_1 (7.242:7.242:7.242))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_state_0\\.q \\UART_MIDITX\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (10.233:10.233:10.233))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_state_0\\.q \\UART_MIDITX\:BUART\:tx_bitclk\\.main_1 (4.192:4.192:4.192))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_state_0\\.q \\UART_MIDITX\:BUART\:tx_state_0\\.main_1 (4.192:4.192:4.192))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_state_0\\.q \\UART_MIDITX\:BUART\:tx_state_1\\.main_1 (4.192:4.192:4.192))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_state_0\\.q \\UART_MIDITX\:BUART\:tx_state_2\\.main_1 (4.192:4.192:4.192))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_state_0\\.q \\UART_MIDITX\:BUART\:tx_status_0\\.main_1 (9.668:9.668:9.668))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_state_0\\.q \\UART_MIDITX\:BUART\:txn\\.main_2 (4.179:4.179:4.179))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_state_1\\.q \\UART_MIDITX\:BUART\:counter_load_not\\.main_0 (7.618:7.618:7.618))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_state_1\\.q \\UART_MIDITX\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (9.283:9.283:9.283))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_state_1\\.q \\UART_MIDITX\:BUART\:tx_bitclk\\.main_0 (3.900:3.900:3.900))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_state_1\\.q \\UART_MIDITX\:BUART\:tx_state_0\\.main_0 (3.863:3.863:3.863))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_state_1\\.q \\UART_MIDITX\:BUART\:tx_state_1\\.main_0 (3.863:3.863:3.863))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_state_1\\.q \\UART_MIDITX\:BUART\:tx_state_2\\.main_0 (3.900:3.900:3.900))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_state_1\\.q \\UART_MIDITX\:BUART\:tx_status_0\\.main_0 (9.288:9.288:9.288))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_state_1\\.q \\UART_MIDITX\:BUART\:txn\\.main_1 (4.575:4.575:4.575))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_state_2\\.q \\UART_MIDITX\:BUART\:counter_load_not\\.main_3 (7.791:7.791:7.791))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_state_2\\.q \\UART_MIDITX\:BUART\:tx_bitclk\\.main_3 (4.157:4.157:4.157))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_state_2\\.q \\UART_MIDITX\:BUART\:tx_state_0\\.main_4 (4.159:4.159:4.159))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_state_2\\.q \\UART_MIDITX\:BUART\:tx_state_1\\.main_3 (4.159:4.159:4.159))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_state_2\\.q \\UART_MIDITX\:BUART\:tx_state_2\\.main_3 (4.157:4.157:4.157))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_state_2\\.q \\UART_MIDITX\:BUART\:tx_status_0\\.main_4 (10.171:10.171:10.171))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_state_2\\.q \\UART_MIDITX\:BUART\:txn\\.main_4 (4.147:4.147:4.147))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_status_0\\.q \\UART_MIDITX\:BUART\:sTX\:TxSts\\.status_0 (3.461:3.461:3.461))
    (INTERCONNECT \\UART_MIDITX\:BUART\:tx_status_2\\.q \\UART_MIDITX\:BUART\:sTX\:TxSts\\.status_2 (2.712:2.712:2.712))
    (INTERCONNECT \\UART_MIDITX\:BUART\:txn\\.q Net_625.main_0 (6.312:6.312:6.312))
    (INTERCONNECT \\UART_MIDITX\:BUART\:txn\\.q \\UART_MIDITX\:BUART\:txn\\.main_0 (3.580:3.580:3.580))
    (INTERCONNECT \\USB\:Dp\\.interrupt \\USB\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USB\:USB\\.arb_int \\USB\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USB\:USB\\.usb_int \\USB\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USB\:USB\\.ept_int_0 \\USB\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USB\:USB\\.ept_int_1 \\USB\:ep_1\\.interrupt (8.396:8.396:8.396))
    (INTERCONNECT \\USB\:USB\\.ept_int_2 \\USB\:ep_2\\.interrupt (8.381:8.381:8.381))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\I2C_CharLCD\:I2C_FF\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u0\\.ce0 \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u0\\.cl0 \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u0\\.z0 \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u0\\.ff0 \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u0\\.ce1 \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u0\\.cl1 \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u0\\.z1 \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u0\\.ff1 \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u0\\.co_msb \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u0\\.sol_msb \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u0\\.cfbo \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.sor \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbo \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.cl0 \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.z0 \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.ff0 \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.ce1 \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.cl1 \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.z1 \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.ff1 \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.co_msb \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.sol_msb \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.cfbo \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u2\\.sor \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u2\\.cmsbo \\TIMER_SAMPLERATE\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u0\\.cl0 \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u0\\.z0 \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u0\\.ff0 \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u0\\.ce1 \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u0\\.cl1 \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u0\\.z1 \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u0\\.ff1 \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u0\\.co_msb \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u0\\.sol_msb \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u0\\.cfbo \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.sor \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbo \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.cl0 \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.z0 \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.ff0 \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.ce1 \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.cl1 \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.z1 \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.ff1 \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.co_msb \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.sol_msb \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.cfbo \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u2\\.sor \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u2\\.cmsbo \\TIMER_UI\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT MIDI_OUT\(0\).pad_out MIDI_OUT\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MIDI_OUT\(0\)_PAD MIDI_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\).pad_out SDA\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\)_PAD SDA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL\(0\).pad_out SCL\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCL\(0\)_PAD SCL\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
