-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    connect_5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    connect_5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    connect_5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    connect_5_full_n : IN STD_LOGIC;
    connect_5_write : OUT STD_LOGIC;
    bound4 : IN STD_LOGIC_VECTOR (38 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce0 : OUT STD_LOGIC;
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce0 : OUT STD_LOGIC;
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce0 : OUT STD_LOGIC;
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce0 : OUT STD_LOGIC;
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce0 : OUT STD_LOGIC;
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce0 : OUT STD_LOGIC;
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce0 : OUT STD_LOGIC;
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce0 : OUT STD_LOGIC;
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce0 : OUT STD_LOGIC;
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce0 : OUT STD_LOGIC;
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce0 : OUT STD_LOGIC;
    p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_ce0 : OUT STD_LOGIC;
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_ce0 : OUT STD_LOGIC;
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_ce0 : OUT STD_LOGIC;
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_ce0 : OUT STD_LOGIC;
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_ce0 : OUT STD_LOGIC;
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_ce0 : OUT STD_LOGIC;
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_ce0 : OUT STD_LOGIC;
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_ce0 : OUT STD_LOGIC;
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_ce0 : OUT STD_LOGIC;
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_ce0 : OUT STD_LOGIC;
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0 : OUT STD_LOGIC;
    p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv39_0 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv39_1 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000001";
    constant ap_const_lv7_53 : STD_LOGIC_VECTOR (6 downto 0) := "1010011";
    constant ap_const_lv7_B : STD_LOGIC_VECTOR (6 downto 0) := "0001011";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv9_14D : STD_LOGIC_VECTOR (8 downto 0) := "101001101";
    constant ap_const_lv15_BB : STD_LOGIC_VECTOR (14 downto 0) := "000000010111011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv8_A0 : STD_LOGIC_VECTOR (7 downto 0) := "10100000";
    constant ap_const_lv8_A6 : STD_LOGIC_VECTOR (7 downto 0) := "10100110";
    constant ap_const_lv17_175 : STD_LOGIC_VECTOR (16 downto 0) := "00000000101110101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv19_2E9 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001011101001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv12_2E : STD_LOGIC_VECTOR (11 downto 0) := "000000101110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv9_FA : STD_LOGIC_VECTOR (8 downto 0) := "011111010";
    constant ap_const_lv8_53 : STD_LOGIC_VECTOR (7 downto 0) := "01010011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln124_1_reg_2700 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_1_reg_2700_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln121_fu_1386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal connect_5_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln124_fu_1400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_reg_2686 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_reg_2686_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_reg_2686_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_reg_2686_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_reg_2686_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_reg_2686_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_reg_2686_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_reg_2686_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_reg_2686_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_reg_2686_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_reg_2686_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_reg_2686_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_reg_2686_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_reg_2686_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_reg_2686_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_reg_2686_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_reg_2686_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln121_fu_1406_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln121_reg_2692 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln121_reg_2692_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln121_reg_2692_pp0_iter3_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln121_reg_2692_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln121_reg_2692_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln121_reg_2692_pp0_iter6_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln121_reg_2692_pp0_iter7_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln121_reg_2692_pp0_iter8_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln124_1_fu_1426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_1_reg_2700_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_1_reg_2700_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_1_reg_2700_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_1_reg_2700_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_1_reg_2700_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_1_reg_2700_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_1_reg_2700_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_1_reg_2700_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_1_reg_2700_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_1_reg_2700_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_1_reg_2700_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_1_reg_2700_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_1_reg_2700_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_1_reg_2700_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_1_reg_2700_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_1_reg_2700_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln124_fu_1442_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln124_reg_2704 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln123_1_fu_1448_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln123_1_reg_2710 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_11_reg_2715 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_reg_2715_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_reg_2715_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln127_fu_1489_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln127_reg_2721 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln123_fu_1493_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln123_reg_2726 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_reg_2731 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_13_reg_2731_pp0_iter11_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_15_reg_2737 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_15_reg_2737_pp0_iter11_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln127_6_fu_1547_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln127_6_reg_2743 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln123_fu_1552_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln123_reg_2753 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln123_reg_2753_pp0_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_16_reg_2769 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_1823_p25 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_reg_3435 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_1874_p25 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_reg_3440 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_1925_p25 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_reg_3445 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_reg_3445_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_1976_p25 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_reg_3450 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_reg_3450_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_fu_2137_p25 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_reg_3465 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_2188_p25 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_3470 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_2239_p25 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_reg_3475 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_reg_3475_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_2290_p25 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_reg_3480 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_reg_3480_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2615_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2623_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln127_4_fu_2501_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln127_4_reg_3535 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_17_reg_3540 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln130_3_reg_3545 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln130_4_reg_3550 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln123_fu_1579_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln127_6_fu_1601_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln127_fu_1625_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln127_9_fu_1649_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln127_1_fu_1664_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln127_12_fu_1686_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln127_2_fu_1710_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln127_15_fu_1734_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln127_3_fu_1749_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln127_18_fu_1771_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln127_4_fu_1786_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln127_21_fu_1808_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_fu_168 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal sum_1_fu_2520_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ic_fu_172 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln124_fu_1420_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ib_fu_176 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal select_ln121_2_fu_1482_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten6_fu_180 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000000";
    signal add_ln121_1_fu_1391_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_1414_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln124_1_fu_1445_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln123_fu_1457_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln123_fu_1457_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln123_fu_1457_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln121_fu_1476_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln123_3_fu_1498_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln127_8_fu_1507_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln127_8_fu_1507_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln127_8_fu_1507_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln127_10_fu_1526_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln127_10_fu_1526_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln127_10_fu_1526_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln127_6_fu_1547_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1414_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln127_21_fu_1556_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln127_11_fu_1563_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln127_11_fu_1563_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln127_11_fu_1563_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln127_5_fu_1593_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln127_5_fu_1596_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_12_fu_1616_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2606_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_12_fu_1616_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln127_8_fu_1640_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln127_6_fu_1644_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln127_11_fu_1678_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln127_7_fu_1681_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_14_fu_1701_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2597_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_14_fu_1701_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln127_14_fu_1725_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln127_8_fu_1729_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln127_17_fu_1763_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln127_9_fu_1766_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln127_20_fu_1800_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln127_10_fu_1803_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_fu_1823_p23 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_1874_p23 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_1925_p23 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_1976_p23 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_2027_p23 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_2027_p25 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_2082_p23 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_2082_p25 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_fu_2137_p23 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_2188_p23 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_2239_p23 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_2290_p23 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_2341_p23 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_2341_p25 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_fu_2396_p23 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_fu_2396_p25 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln127_1_fu_2469_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln127_4_fu_2485_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2631_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2640_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln127_19_fu_2498_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln127_18_fu_2495_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln121_1_fu_2510_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln127_20_fu_2517_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sub_ln130_fu_2534_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln130_fu_2565_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln130_fu_2568_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln130_1_fu_2578_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sub_ln130_1_fu_2572_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln130_1_fu_2581_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal output_data_fu_2585_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_2597_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_2597_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2597_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2606_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_2606_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_2606_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1414_ce : STD_LOGIC;
    signal grp_fu_2597_ce : STD_LOGIC;
    signal grp_fu_2606_ce : STD_LOGIC;
    signal grp_fu_2615_ce : STD_LOGIC;
    signal grp_fu_2623_ce : STD_LOGIC;
    signal grp_fu_2631_ce : STD_LOGIC;
    signal grp_fu_2640_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal grp_fu_2606_p00 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln123_fu_1457_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln127_10_fu_1526_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln127_11_fu_1563_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln127_8_fu_1507_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_1823_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1823_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1823_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1823_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1823_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1823_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1823_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1823_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1823_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1823_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1823_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1874_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1874_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1874_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1874_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1874_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1874_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1874_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1874_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1874_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1874_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1874_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1925_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1925_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1925_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1925_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1925_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1925_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1925_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1925_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1925_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1925_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1925_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1976_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1976_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1976_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1976_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1976_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1976_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1976_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1976_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1976_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1976_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1976_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_2027_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_2027_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_2027_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_2027_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_2027_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_2027_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_2027_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_2027_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_2027_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_2027_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_2027_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2082_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2082_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2082_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2082_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2082_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2082_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2082_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2082_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2082_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2082_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2082_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2137_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2137_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2137_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2137_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2137_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2137_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2137_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2137_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2137_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2137_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2137_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2188_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2188_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2188_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2188_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2188_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2188_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2188_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2188_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2188_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2188_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2188_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2239_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2239_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2239_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2239_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2239_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2239_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2239_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2239_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2239_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2239_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2239_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_2290_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_2290_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_2290_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_2290_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_2290_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_2290_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_2290_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_2290_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_2290_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_2290_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_2290_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_2341_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_2341_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_2341_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_2341_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_2341_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_2341_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_2341_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_2341_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_2341_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_2341_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_2341_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2396_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2396_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2396_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2396_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2396_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2396_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2396_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2396_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2396_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2396_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2396_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component LeNet_wrapper_urem_7ns_5ns_4_11_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component LeNet_wrapper_mul_7ns_9ns_15_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component LeNet_wrapper_mul_8ns_10ns_17_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component LeNet_wrapper_mul_9ns_11ns_19_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component LeNet_wrapper_mul_12s_7ns_12_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component LeNet_wrapper_sparsemux_23_4_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (3 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (3 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (3 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (3 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (3 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (3 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (3 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (3 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (3 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (3 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (3 downto 0);
        din10_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (7 downto 0);
        din10 : IN STD_LOGIC_VECTOR (7 downto 0);
        def : IN STD_LOGIC_VECTOR (7 downto 0);
        sel : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component LeNet_wrapper_mul_8s_8s_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component LeNet_wrapper_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    urem_7ns_5ns_4_11_1_U208 : component LeNet_wrapper_urem_7ns_5ns_4_11_1
    generic map (
        ID => 1,
        NUM_STAGE => 11,
        din0_WIDTH => 7,
        din1_WIDTH => 5,
        dout_WIDTH => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln121_fu_1406_p3,
        din1 => grp_fu_1414_p1,
        ce => grp_fu_1414_ce,
        dout => grp_fu_1414_p2);

    mul_7ns_9ns_15_1_1_U209 : component LeNet_wrapper_mul_7ns_9ns_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 9,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln123_fu_1457_p0,
        din1 => mul_ln123_fu_1457_p1,
        dout => mul_ln123_fu_1457_p2);

    mul_8ns_10ns_17_1_1_U210 : component LeNet_wrapper_mul_8ns_10ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln127_8_fu_1507_p0,
        din1 => mul_ln127_8_fu_1507_p1,
        dout => mul_ln127_8_fu_1507_p2);

    mul_9ns_11ns_19_1_1_U211 : component LeNet_wrapper_mul_9ns_11ns_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 11,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln127_10_fu_1526_p0,
        din1 => mul_ln127_10_fu_1526_p1,
        dout => mul_ln127_10_fu_1526_p2);

    mul_12s_7ns_12_1_1_U212 : component LeNet_wrapper_mul_12s_7ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 7,
        dout_WIDTH => 12)
    port map (
        din0 => trunc_ln127_reg_2721,
        din1 => mul_ln127_6_fu_1547_p1,
        dout => mul_ln127_6_fu_1547_p2);

    mul_9ns_11ns_19_1_1_U213 : component LeNet_wrapper_mul_9ns_11ns_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 11,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln127_11_fu_1563_p0,
        din1 => mul_ln127_11_fu_1563_p1,
        dout => mul_ln127_11_fu_1563_p2);

    sparsemux_23_4_8_1_1_U214 : component LeNet_wrapper_sparsemux_23_4_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 8,
        CASE1 => "0001",
        din1_WIDTH => 8,
        CASE2 => "0010",
        din2_WIDTH => 8,
        CASE3 => "0011",
        din3_WIDTH => 8,
        CASE4 => "0100",
        din4_WIDTH => 8,
        CASE5 => "0101",
        din5_WIDTH => 8,
        CASE6 => "0110",
        din6_WIDTH => 8,
        CASE7 => "0111",
        din7_WIDTH => 8,
        CASE8 => "1000",
        din8_WIDTH => 8,
        CASE9 => "1001",
        din9_WIDTH => 8,
        CASE10 => "1010",
        din10_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_q0,
        din1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_q0,
        din2 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_q0,
        din3 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_q0,
        din4 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_q0,
        din5 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_q0,
        din6 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_q0,
        din7 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_q0,
        din8 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_q0,
        din9 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_q0,
        din10 => p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_q0,
        def => tmp_fu_1823_p23,
        sel => trunc_ln123_reg_2753_pp0_iter12_reg,
        dout => tmp_fu_1823_p25);

    sparsemux_23_4_8_1_1_U215 : component LeNet_wrapper_sparsemux_23_4_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 8,
        CASE1 => "0001",
        din1_WIDTH => 8,
        CASE2 => "0010",
        din2_WIDTH => 8,
        CASE3 => "0011",
        din3_WIDTH => 8,
        CASE4 => "0100",
        din4_WIDTH => 8,
        CASE5 => "0101",
        din5_WIDTH => 8,
        CASE6 => "0110",
        din6_WIDTH => 8,
        CASE7 => "0111",
        din7_WIDTH => 8,
        CASE8 => "1000",
        din8_WIDTH => 8,
        CASE9 => "1001",
        din9_WIDTH => 8,
        CASE10 => "1010",
        din10_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_q0,
        din1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_q0,
        din2 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_q0,
        din3 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_q0,
        din4 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_q0,
        din5 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_q0,
        din6 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_q0,
        din7 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_q0,
        din8 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_q0,
        din9 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_q0,
        din10 => p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0,
        def => tmp_3_fu_1874_p23,
        sel => trunc_ln123_reg_2753_pp0_iter12_reg,
        dout => tmp_3_fu_1874_p25);

    sparsemux_23_4_8_1_1_U216 : component LeNet_wrapper_sparsemux_23_4_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0101",
        din0_WIDTH => 8,
        CASE1 => "0110",
        din1_WIDTH => 8,
        CASE2 => "0111",
        din2_WIDTH => 8,
        CASE3 => "1000",
        din3_WIDTH => 8,
        CASE4 => "1001",
        din4_WIDTH => 8,
        CASE5 => "1010",
        din5_WIDTH => 8,
        CASE6 => "0000",
        din6_WIDTH => 8,
        CASE7 => "0001",
        din7_WIDTH => 8,
        CASE8 => "0010",
        din8_WIDTH => 8,
        CASE9 => "0011",
        din9_WIDTH => 8,
        CASE10 => "0100",
        din10_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_q0,
        din1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_q0,
        din2 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_q0,
        din3 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_q0,
        din4 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_q0,
        din5 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_q0,
        din6 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_q0,
        din7 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_q0,
        din8 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_q0,
        din9 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_q0,
        din10 => p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_q0,
        def => tmp_4_fu_1925_p23,
        sel => trunc_ln123_reg_2753_pp0_iter12_reg,
        dout => tmp_4_fu_1925_p25);

    sparsemux_23_4_8_1_1_U217 : component LeNet_wrapper_sparsemux_23_4_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0101",
        din0_WIDTH => 8,
        CASE1 => "0110",
        din1_WIDTH => 8,
        CASE2 => "0111",
        din2_WIDTH => 8,
        CASE3 => "1000",
        din3_WIDTH => 8,
        CASE4 => "1001",
        din4_WIDTH => 8,
        CASE5 => "1010",
        din5_WIDTH => 8,
        CASE6 => "0000",
        din6_WIDTH => 8,
        CASE7 => "0001",
        din7_WIDTH => 8,
        CASE8 => "0010",
        din8_WIDTH => 8,
        CASE9 => "0011",
        din9_WIDTH => 8,
        CASE10 => "0100",
        din10_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_q0,
        din1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_q0,
        din2 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_q0,
        din3 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_q0,
        din4 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_q0,
        din5 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_q0,
        din6 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_q0,
        din7 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_q0,
        din8 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_q0,
        din9 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_q0,
        din10 => p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0,
        def => tmp_5_fu_1976_p23,
        sel => trunc_ln123_reg_2753_pp0_iter12_reg,
        dout => tmp_5_fu_1976_p25);

    sparsemux_23_4_8_1_1_U218 : component LeNet_wrapper_sparsemux_23_4_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "1010",
        din0_WIDTH => 8,
        CASE1 => "0000",
        din1_WIDTH => 8,
        CASE2 => "0001",
        din2_WIDTH => 8,
        CASE3 => "0010",
        din3_WIDTH => 8,
        CASE4 => "0011",
        din4_WIDTH => 8,
        CASE5 => "0100",
        din5_WIDTH => 8,
        CASE6 => "0101",
        din6_WIDTH => 8,
        CASE7 => "0110",
        din7_WIDTH => 8,
        CASE8 => "0111",
        din8_WIDTH => 8,
        CASE9 => "1000",
        din9_WIDTH => 8,
        CASE10 => "1001",
        din10_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_q0,
        din1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_q0,
        din2 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_q0,
        din3 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_q0,
        din4 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_q0,
        din5 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_q0,
        din6 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_q0,
        din7 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_q0,
        din8 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_q0,
        din9 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_q0,
        din10 => p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_q0,
        def => tmp_6_fu_2027_p23,
        sel => trunc_ln123_reg_2753_pp0_iter12_reg,
        dout => tmp_6_fu_2027_p25);

    sparsemux_23_4_8_1_1_U219 : component LeNet_wrapper_sparsemux_23_4_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "1010",
        din0_WIDTH => 8,
        CASE1 => "0000",
        din1_WIDTH => 8,
        CASE2 => "0001",
        din2_WIDTH => 8,
        CASE3 => "0010",
        din3_WIDTH => 8,
        CASE4 => "0011",
        din4_WIDTH => 8,
        CASE5 => "0100",
        din5_WIDTH => 8,
        CASE6 => "0101",
        din6_WIDTH => 8,
        CASE7 => "0110",
        din7_WIDTH => 8,
        CASE8 => "0111",
        din8_WIDTH => 8,
        CASE9 => "1000",
        din9_WIDTH => 8,
        CASE10 => "1001",
        din10_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_q0,
        din1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_q0,
        din2 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_q0,
        din3 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_q0,
        din4 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_q0,
        din5 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_q0,
        din6 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_q0,
        din7 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_q0,
        din8 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_q0,
        din9 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_q0,
        din10 => p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0,
        def => tmp_7_fu_2082_p23,
        sel => trunc_ln123_reg_2753_pp0_iter12_reg,
        dout => tmp_7_fu_2082_p25);

    sparsemux_23_4_8_1_1_U220 : component LeNet_wrapper_sparsemux_23_4_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0011",
        din0_WIDTH => 8,
        CASE1 => "0100",
        din1_WIDTH => 8,
        CASE2 => "0101",
        din2_WIDTH => 8,
        CASE3 => "0110",
        din3_WIDTH => 8,
        CASE4 => "0111",
        din4_WIDTH => 8,
        CASE5 => "1000",
        din5_WIDTH => 8,
        CASE6 => "1001",
        din6_WIDTH => 8,
        CASE7 => "1010",
        din7_WIDTH => 8,
        CASE8 => "0000",
        din8_WIDTH => 8,
        CASE9 => "0001",
        din9_WIDTH => 8,
        CASE10 => "0010",
        din10_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_q0,
        din1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_q0,
        din2 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_q0,
        din3 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_q0,
        din4 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_q0,
        din5 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_q0,
        din6 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_q0,
        din7 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_q0,
        din8 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_q0,
        din9 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_q0,
        din10 => p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_q0,
        def => tmp_8_fu_2137_p23,
        sel => trunc_ln123_reg_2753_pp0_iter12_reg,
        dout => tmp_8_fu_2137_p25);

    sparsemux_23_4_8_1_1_U221 : component LeNet_wrapper_sparsemux_23_4_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0011",
        din0_WIDTH => 8,
        CASE1 => "0100",
        din1_WIDTH => 8,
        CASE2 => "0101",
        din2_WIDTH => 8,
        CASE3 => "0110",
        din3_WIDTH => 8,
        CASE4 => "0111",
        din4_WIDTH => 8,
        CASE5 => "1000",
        din5_WIDTH => 8,
        CASE6 => "1001",
        din6_WIDTH => 8,
        CASE7 => "1010",
        din7_WIDTH => 8,
        CASE8 => "0000",
        din8_WIDTH => 8,
        CASE9 => "0001",
        din9_WIDTH => 8,
        CASE10 => "0010",
        din10_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_q0,
        din1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_q0,
        din2 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_q0,
        din3 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_q0,
        din4 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_q0,
        din5 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_q0,
        din6 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_q0,
        din7 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_q0,
        din8 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_q0,
        din9 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_q0,
        din10 => p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0,
        def => tmp_9_fu_2188_p23,
        sel => trunc_ln123_reg_2753_pp0_iter12_reg,
        dout => tmp_9_fu_2188_p25);

    sparsemux_23_4_8_1_1_U222 : component LeNet_wrapper_sparsemux_23_4_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "1000",
        din0_WIDTH => 8,
        CASE1 => "1001",
        din1_WIDTH => 8,
        CASE2 => "1010",
        din2_WIDTH => 8,
        CASE3 => "0000",
        din3_WIDTH => 8,
        CASE4 => "0001",
        din4_WIDTH => 8,
        CASE5 => "0010",
        din5_WIDTH => 8,
        CASE6 => "0011",
        din6_WIDTH => 8,
        CASE7 => "0100",
        din7_WIDTH => 8,
        CASE8 => "0101",
        din8_WIDTH => 8,
        CASE9 => "0110",
        din9_WIDTH => 8,
        CASE10 => "0111",
        din10_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_q0,
        din1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_q0,
        din2 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_q0,
        din3 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_q0,
        din4 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_q0,
        din5 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_q0,
        din6 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_q0,
        din7 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_q0,
        din8 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_q0,
        din9 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_q0,
        din10 => p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_q0,
        def => tmp_s_fu_2239_p23,
        sel => trunc_ln123_reg_2753_pp0_iter12_reg,
        dout => tmp_s_fu_2239_p25);

    sparsemux_23_4_8_1_1_U223 : component LeNet_wrapper_sparsemux_23_4_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "1000",
        din0_WIDTH => 8,
        CASE1 => "1001",
        din1_WIDTH => 8,
        CASE2 => "1010",
        din2_WIDTH => 8,
        CASE3 => "0000",
        din3_WIDTH => 8,
        CASE4 => "0001",
        din4_WIDTH => 8,
        CASE5 => "0010",
        din5_WIDTH => 8,
        CASE6 => "0011",
        din6_WIDTH => 8,
        CASE7 => "0100",
        din7_WIDTH => 8,
        CASE8 => "0101",
        din8_WIDTH => 8,
        CASE9 => "0110",
        din9_WIDTH => 8,
        CASE10 => "0111",
        din10_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_q0,
        din1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_q0,
        din2 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_q0,
        din3 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_q0,
        din4 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_q0,
        din5 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_q0,
        din6 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_q0,
        din7 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_q0,
        din8 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_q0,
        din9 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_q0,
        din10 => p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0,
        def => tmp_1_fu_2290_p23,
        sel => trunc_ln123_reg_2753_pp0_iter12_reg,
        dout => tmp_1_fu_2290_p25);

    sparsemux_23_4_8_1_1_U224 : component LeNet_wrapper_sparsemux_23_4_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0010",
        din0_WIDTH => 8,
        CASE1 => "0011",
        din1_WIDTH => 8,
        CASE2 => "0100",
        din2_WIDTH => 8,
        CASE3 => "0101",
        din3_WIDTH => 8,
        CASE4 => "0110",
        din4_WIDTH => 8,
        CASE5 => "0111",
        din5_WIDTH => 8,
        CASE6 => "1000",
        din6_WIDTH => 8,
        CASE7 => "1001",
        din7_WIDTH => 8,
        CASE8 => "1010",
        din8_WIDTH => 8,
        CASE9 => "0000",
        din9_WIDTH => 8,
        CASE10 => "0001",
        din10_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_q0,
        din1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_q0,
        din2 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_q0,
        din3 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_q0,
        din4 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_q0,
        din5 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_q0,
        din6 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_q0,
        din7 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_q0,
        din8 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_q0,
        din9 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_q0,
        din10 => p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_q0,
        def => tmp_2_fu_2341_p23,
        sel => trunc_ln123_reg_2753_pp0_iter12_reg,
        dout => tmp_2_fu_2341_p25);

    sparsemux_23_4_8_1_1_U225 : component LeNet_wrapper_sparsemux_23_4_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0010",
        din0_WIDTH => 8,
        CASE1 => "0011",
        din1_WIDTH => 8,
        CASE2 => "0100",
        din2_WIDTH => 8,
        CASE3 => "0101",
        din3_WIDTH => 8,
        CASE4 => "0110",
        din4_WIDTH => 8,
        CASE5 => "0111",
        din5_WIDTH => 8,
        CASE6 => "1000",
        din6_WIDTH => 8,
        CASE7 => "1001",
        din7_WIDTH => 8,
        CASE8 => "1010",
        din8_WIDTH => 8,
        CASE9 => "0000",
        din9_WIDTH => 8,
        CASE10 => "0001",
        din10_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_q0,
        din1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_q0,
        din2 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_q0,
        din3 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_q0,
        din4 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_q0,
        din5 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_q0,
        din6 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_q0,
        din7 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_q0,
        din8 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_q0,
        din9 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_q0,
        din10 => p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0,
        def => tmp_10_fu_2396_p23,
        sel => trunc_ln123_reg_2753_pp0_iter12_reg,
        dout => tmp_10_fu_2396_p25);

    mul_8s_8s_16_1_1_U226 : component LeNet_wrapper_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_5_reg_3450_pp0_iter14_reg,
        din1 => tmp_4_reg_3445_pp0_iter14_reg,
        dout => mul_ln127_1_fu_2469_p2);

    mul_8s_8s_16_1_1_U227 : component LeNet_wrapper_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_1_reg_3480_pp0_iter14_reg,
        din1 => tmp_s_reg_3475_pp0_iter14_reg,
        dout => mul_ln127_4_fu_2485_p2);

    am_addmul_7ns_8ns_10ns_19_4_1_U228 : component LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 10,
        dout_WIDTH => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2597_p0,
        din1 => grp_fu_2597_p1,
        din2 => grp_fu_2597_p2,
        ce => grp_fu_2597_ce,
        dout => grp_fu_2597_p3);

    am_addmul_7ns_7ns_9ns_17_4_1_U229 : component LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 7,
        din1_WIDTH => 7,
        din2_WIDTH => 9,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2606_p0,
        din1 => grp_fu_2606_p1,
        din2 => grp_fu_2606_p2,
        ce => grp_fu_2606_ce,
        dout => grp_fu_2606_p3);

    mac_muladd_8s_8s_16s_17_4_1_U230 : component LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_7_fu_2082_p25,
        din1 => tmp_6_fu_2027_p25,
        din2 => mul_ln127_1_fu_2469_p2,
        ce => grp_fu_2615_ce,
        dout => grp_fu_2615_p3);

    mac_muladd_8s_8s_16s_17_4_1_U231 : component LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_10_fu_2396_p25,
        din1 => tmp_2_fu_2341_p25,
        din2 => mul_ln127_4_fu_2485_p2,
        ce => grp_fu_2623_ce,
        dout => grp_fu_2623_p3);

    mac_muladd_8s_8s_17s_17_4_1_U232 : component LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_3_reg_3440,
        din1 => tmp_reg_3435,
        din2 => grp_fu_2615_p3,
        ce => grp_fu_2631_ce,
        dout => grp_fu_2631_p3);

    mac_muladd_8s_8s_17s_17_4_1_U233 : component LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_9_reg_3470,
        din1 => tmp_8_reg_3465,
        din2 => grp_fu_2623_p3,
        ce => grp_fu_2640_ce,
        dout => grp_fu_2640_p3);

    flow_control_loop_pipe_sequential_init_U : component LeNet_wrapper_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ib_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ib_fu_176 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter10 = ap_const_logic_1)) then 
                    ib_fu_176 <= select_ln121_2_fu_1482_p3;
                end if;
            end if; 
        end if;
    end process;

    ic_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    ic_fu_172 <= ap_const_lv7_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln121_fu_1386_p2 = ap_const_lv1_0))) then 
                    ic_fu_172 <= add_ln124_fu_1420_p2;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten6_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten6_fu_180 <= ap_const_lv39_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln121_fu_1386_p2 = ap_const_lv1_0))) then 
                    indvar_flatten6_fu_180 <= add_ln121_1_fu_1391_p2;
                end if;
            end if; 
        end if;
    end process;

    sum_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum_fu_168 <= ap_const_lv24_0;
                elsif ((ap_enable_reg_pp0_iter18 = ap_const_logic_1)) then 
                    sum_fu_168 <= sum_1_fu_2520_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln123_1_reg_2710 <= add_ln123_1_fu_1448_p2;
                add_ln123_reg_2726 <= add_ln123_fu_1493_p2;
                add_ln127_4_reg_3535 <= add_ln127_4_fu_2501_p2;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln124_1_reg_2700_pp0_iter10_reg <= icmp_ln124_1_reg_2700_pp0_iter9_reg;
                icmp_ln124_1_reg_2700_pp0_iter11_reg <= icmp_ln124_1_reg_2700_pp0_iter10_reg;
                icmp_ln124_1_reg_2700_pp0_iter12_reg <= icmp_ln124_1_reg_2700_pp0_iter11_reg;
                icmp_ln124_1_reg_2700_pp0_iter13_reg <= icmp_ln124_1_reg_2700_pp0_iter12_reg;
                icmp_ln124_1_reg_2700_pp0_iter14_reg <= icmp_ln124_1_reg_2700_pp0_iter13_reg;
                icmp_ln124_1_reg_2700_pp0_iter15_reg <= icmp_ln124_1_reg_2700_pp0_iter14_reg;
                icmp_ln124_1_reg_2700_pp0_iter16_reg <= icmp_ln124_1_reg_2700_pp0_iter15_reg;
                icmp_ln124_1_reg_2700_pp0_iter17_reg <= icmp_ln124_1_reg_2700_pp0_iter16_reg;
                icmp_ln124_1_reg_2700_pp0_iter18_reg <= icmp_ln124_1_reg_2700_pp0_iter17_reg;
                icmp_ln124_1_reg_2700_pp0_iter2_reg <= icmp_ln124_1_reg_2700;
                icmp_ln124_1_reg_2700_pp0_iter3_reg <= icmp_ln124_1_reg_2700_pp0_iter2_reg;
                icmp_ln124_1_reg_2700_pp0_iter4_reg <= icmp_ln124_1_reg_2700_pp0_iter3_reg;
                icmp_ln124_1_reg_2700_pp0_iter5_reg <= icmp_ln124_1_reg_2700_pp0_iter4_reg;
                icmp_ln124_1_reg_2700_pp0_iter6_reg <= icmp_ln124_1_reg_2700_pp0_iter5_reg;
                icmp_ln124_1_reg_2700_pp0_iter7_reg <= icmp_ln124_1_reg_2700_pp0_iter6_reg;
                icmp_ln124_1_reg_2700_pp0_iter8_reg <= icmp_ln124_1_reg_2700_pp0_iter7_reg;
                icmp_ln124_1_reg_2700_pp0_iter9_reg <= icmp_ln124_1_reg_2700_pp0_iter8_reg;
                icmp_ln124_reg_2686_pp0_iter10_reg <= icmp_ln124_reg_2686_pp0_iter9_reg;
                icmp_ln124_reg_2686_pp0_iter11_reg <= icmp_ln124_reg_2686_pp0_iter10_reg;
                icmp_ln124_reg_2686_pp0_iter12_reg <= icmp_ln124_reg_2686_pp0_iter11_reg;
                icmp_ln124_reg_2686_pp0_iter13_reg <= icmp_ln124_reg_2686_pp0_iter12_reg;
                icmp_ln124_reg_2686_pp0_iter14_reg <= icmp_ln124_reg_2686_pp0_iter13_reg;
                icmp_ln124_reg_2686_pp0_iter15_reg <= icmp_ln124_reg_2686_pp0_iter14_reg;
                icmp_ln124_reg_2686_pp0_iter16_reg <= icmp_ln124_reg_2686_pp0_iter15_reg;
                icmp_ln124_reg_2686_pp0_iter17_reg <= icmp_ln124_reg_2686_pp0_iter16_reg;
                icmp_ln124_reg_2686_pp0_iter2_reg <= icmp_ln124_reg_2686;
                icmp_ln124_reg_2686_pp0_iter3_reg <= icmp_ln124_reg_2686_pp0_iter2_reg;
                icmp_ln124_reg_2686_pp0_iter4_reg <= icmp_ln124_reg_2686_pp0_iter3_reg;
                icmp_ln124_reg_2686_pp0_iter5_reg <= icmp_ln124_reg_2686_pp0_iter4_reg;
                icmp_ln124_reg_2686_pp0_iter6_reg <= icmp_ln124_reg_2686_pp0_iter5_reg;
                icmp_ln124_reg_2686_pp0_iter7_reg <= icmp_ln124_reg_2686_pp0_iter6_reg;
                icmp_ln124_reg_2686_pp0_iter8_reg <= icmp_ln124_reg_2686_pp0_iter7_reg;
                icmp_ln124_reg_2686_pp0_iter9_reg <= icmp_ln124_reg_2686_pp0_iter8_reg;
                mul_ln127_6_reg_2743 <= mul_ln127_6_fu_1547_p2;
                select_ln121_reg_2692_pp0_iter2_reg <= select_ln121_reg_2692;
                select_ln121_reg_2692_pp0_iter3_reg <= select_ln121_reg_2692_pp0_iter2_reg;
                select_ln121_reg_2692_pp0_iter4_reg <= select_ln121_reg_2692_pp0_iter3_reg;
                select_ln121_reg_2692_pp0_iter5_reg <= select_ln121_reg_2692_pp0_iter4_reg;
                select_ln121_reg_2692_pp0_iter6_reg <= select_ln121_reg_2692_pp0_iter5_reg;
                select_ln121_reg_2692_pp0_iter7_reg <= select_ln121_reg_2692_pp0_iter6_reg;
                select_ln121_reg_2692_pp0_iter8_reg <= select_ln121_reg_2692_pp0_iter7_reg;
                tmp_11_reg_2715 <= mul_ln123_fu_1457_p2(14 downto 11);
                tmp_11_reg_2715_pp0_iter10_reg <= tmp_11_reg_2715;
                tmp_11_reg_2715_pp0_iter11_reg <= tmp_11_reg_2715_pp0_iter10_reg;
                tmp_13_reg_2731 <= mul_ln127_8_fu_1507_p2(16 downto 12);
                tmp_13_reg_2731_pp0_iter11_reg <= tmp_13_reg_2731;
                tmp_15_reg_2737 <= mul_ln127_10_fu_1526_p2(18 downto 13);
                tmp_15_reg_2737_pp0_iter11_reg <= tmp_15_reg_2737;
                tmp_16_reg_2769 <= mul_ln127_11_fu_1563_p2(18 downto 13);
                tmp_17_reg_3540 <= sum_1_fu_2520_p2(23 downto 23);
                tmp_1_reg_3480 <= tmp_1_fu_2290_p25;
                tmp_1_reg_3480_pp0_iter14_reg <= tmp_1_reg_3480;
                tmp_3_reg_3440 <= tmp_3_fu_1874_p25;
                tmp_4_reg_3445 <= tmp_4_fu_1925_p25;
                tmp_4_reg_3445_pp0_iter14_reg <= tmp_4_reg_3445;
                tmp_5_reg_3450 <= tmp_5_fu_1976_p25;
                tmp_5_reg_3450_pp0_iter14_reg <= tmp_5_reg_3450;
                tmp_8_reg_3465 <= tmp_8_fu_2137_p25;
                tmp_9_reg_3470 <= tmp_9_fu_2188_p25;
                tmp_reg_3435 <= tmp_fu_1823_p25;
                tmp_s_reg_3475 <= tmp_s_fu_2239_p25;
                tmp_s_reg_3475_pp0_iter14_reg <= tmp_s_reg_3475;
                trunc_ln123_reg_2753 <= trunc_ln123_fu_1552_p1;
                trunc_ln123_reg_2753_pp0_iter12_reg <= trunc_ln123_reg_2753;
                trunc_ln127_reg_2721 <= trunc_ln127_fu_1489_p1;
                trunc_ln130_3_reg_3545 <= sub_ln130_fu_2534_p2(23 downto 7);
                trunc_ln130_4_reg_3550 <= sum_1_fu_2520_p2(23 downto 7);
                    zext_ln124_reg_2704(6 downto 0) <= zext_ln124_fu_1442_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                icmp_ln124_1_reg_2700 <= icmp_ln124_1_fu_1426_p2;
                icmp_ln124_reg_2686 <= icmp_ln124_fu_1400_p2;
                select_ln121_reg_2692 <= select_ln121_fu_1406_p3;
            end if;
        end if;
    end process;
    zext_ln124_reg_2704(7) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln121_1_fu_1391_p2 <= std_logic_vector(unsigned(indvar_flatten6_fu_180) + unsigned(ap_const_lv39_1));
    add_ln121_fu_1476_p2 <= std_logic_vector(unsigned(ib_fu_176) + unsigned(ap_const_lv32_1));
    add_ln123_1_fu_1448_p2 <= std_logic_vector(unsigned(zext_ln124_1_fu_1445_p1) + unsigned(ap_const_lv9_14D));
    add_ln123_3_fu_1498_p2 <= std_logic_vector(unsigned(zext_ln124_reg_2704) + unsigned(ap_const_lv8_A6));
    add_ln123_fu_1493_p2 <= std_logic_vector(unsigned(zext_ln124_reg_2704) + unsigned(ap_const_lv8_A0));
    add_ln124_fu_1420_p2 <= std_logic_vector(unsigned(select_ln121_fu_1406_p3) + unsigned(ap_const_lv7_1));
    add_ln127_10_fu_1803_p2 <= std_logic_vector(unsigned(mul_ln127_6_reg_2743) + unsigned(zext_ln127_20_fu_1800_p1));
    add_ln127_4_fu_2501_p2 <= std_logic_vector(signed(sext_ln127_19_fu_2498_p1) + signed(sext_ln127_18_fu_2495_p1));
    add_ln127_5_fu_1596_p2 <= std_logic_vector(unsigned(mul_ln127_6_reg_2743) + unsigned(zext_ln127_5_fu_1593_p1));
    add_ln127_6_fu_1644_p2 <= std_logic_vector(unsigned(mul_ln127_6_reg_2743) + unsigned(zext_ln127_8_fu_1640_p1));
    add_ln127_7_fu_1681_p2 <= std_logic_vector(unsigned(mul_ln127_6_reg_2743) + unsigned(zext_ln127_11_fu_1678_p1));
    add_ln127_8_fu_1729_p2 <= std_logic_vector(unsigned(mul_ln127_6_reg_2743) + unsigned(zext_ln127_14_fu_1725_p1));
    add_ln127_9_fu_1766_p2 <= std_logic_vector(unsigned(mul_ln127_6_reg_2743) + unsigned(zext_ln127_17_fu_1763_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_state20_pp0_stage0_iter19)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage0_iter19));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_state20_pp0_stage0_iter19)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage0_iter19));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_state20_pp0_stage0_iter19)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage0_iter19));
    end process;


    ap_block_state20_pp0_stage0_iter19_assign_proc : process(connect_5_full_n, icmp_ln124_1_reg_2700_pp0_iter18_reg)
    begin
                ap_block_state20_pp0_stage0_iter19 <= ((icmp_ln124_1_reg_2700_pp0_iter18_reg = ap_const_lv1_1) and (connect_5_full_n = ap_const_logic_0));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln121_fu_1386_p2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln121_fu_1386_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    connect_5_blk_n_assign_proc : process(ap_enable_reg_pp0_iter19, connect_5_full_n, icmp_ln124_1_reg_2700_pp0_iter18_reg, ap_block_pp0_stage0)
    begin
        if (((icmp_ln124_1_reg_2700_pp0_iter18_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            connect_5_blk_n <= connect_5_full_n;
        else 
            connect_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;

        connect_5_din <= std_logic_vector(IEEE.numeric_std.resize(signed(output_data_fu_2585_p3),32));


    connect_5_write_assign_proc : process(ap_enable_reg_pp0_iter19, icmp_ln124_1_reg_2700_pp0_iter18_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln124_1_reg_2700_pp0_iter18_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            connect_5_write <= ap_const_logic_1;
        else 
            connect_5_write <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1414_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1414_ce <= ap_const_logic_1;
        else 
            grp_fu_1414_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1414_p1 <= ap_const_lv7_B(5 - 1 downto 0);

    grp_fu_2597_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2597_ce <= ap_const_logic_1;
        else 
            grp_fu_2597_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2597_p0 <= zext_ln124_1_fu_1445_p1(7 - 1 downto 0);
    grp_fu_2597_p1 <= ap_const_lv9_FA(8 - 1 downto 0);
    grp_fu_2597_p2 <= ap_const_lv19_2E9(10 - 1 downto 0);

    grp_fu_2606_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2606_ce <= ap_const_logic_1;
        else 
            grp_fu_2606_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2606_p0 <= grp_fu_2606_p00(7 - 1 downto 0);
    grp_fu_2606_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln121_reg_2692_pp0_iter8_reg),8));
    grp_fu_2606_p1 <= ap_const_lv8_53(7 - 1 downto 0);
    grp_fu_2606_p2 <= ap_const_lv17_175(9 - 1 downto 0);

    grp_fu_2615_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2615_ce <= ap_const_logic_1;
        else 
            grp_fu_2615_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2623_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2623_ce <= ap_const_logic_1;
        else 
            grp_fu_2623_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2631_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2631_ce <= ap_const_logic_1;
        else 
            grp_fu_2631_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2640_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2640_ce <= ap_const_logic_1;
        else 
            grp_fu_2640_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln121_fu_1386_p2 <= "1" when (indvar_flatten6_fu_180 = bound4) else "0";
    icmp_ln124_1_fu_1426_p2 <= "1" when (add_ln124_fu_1420_p2 = ap_const_lv7_53) else "0";
    icmp_ln124_fu_1400_p2 <= "1" when (ic_fu_172 = ap_const_lv7_53) else "0";
    mul_ln123_fu_1457_p0 <= mul_ln123_fu_1457_p00(7 - 1 downto 0);
    mul_ln123_fu_1457_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln121_reg_2692_pp0_iter8_reg),15));
    mul_ln123_fu_1457_p1 <= ap_const_lv15_BB(9 - 1 downto 0);
    mul_ln127_10_fu_1526_p0 <= mul_ln127_10_fu_1526_p00(9 - 1 downto 0);
    mul_ln127_10_fu_1526_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln123_1_reg_2710),19));
    mul_ln127_10_fu_1526_p1 <= ap_const_lv19_2E9(11 - 1 downto 0);
    mul_ln127_11_fu_1563_p0 <= mul_ln127_11_fu_1563_p00(9 - 1 downto 0);
    mul_ln127_11_fu_1563_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln127_21_fu_1556_p1),19));
    mul_ln127_11_fu_1563_p1 <= ap_const_lv19_2E9(11 - 1 downto 0);
    mul_ln127_6_fu_1547_p1 <= ap_const_lv12_2E(7 - 1 downto 0);
    mul_ln127_8_fu_1507_p0 <= mul_ln127_8_fu_1507_p00(8 - 1 downto 0);
    mul_ln127_8_fu_1507_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln123_3_fu_1498_p2),17));
    mul_ln127_8_fu_1507_p1 <= ap_const_lv17_175(10 - 1 downto 0);
    output_data_fu_2585_p3 <= 
        sub_ln130_1_fu_2572_p2 when (tmp_17_reg_3540(0) = '1') else 
        zext_ln130_1_fu_2581_p1;

    p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0, trunc_ln123_reg_2753, zext_ln123_fu_1579_p1, zext_ln127_fu_1625_p1, zext_ln127_1_fu_1664_p1, zext_ln127_2_fu_1710_p1, zext_ln127_3_fu_1749_p1, zext_ln127_4_fu_1786_p1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln123_reg_2753 = ap_const_lv4_1)) then 
                p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0 <= zext_ln127_4_fu_1786_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_7)) then 
                p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0 <= zext_ln127_3_fu_1749_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_2)) then 
                p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0 <= zext_ln127_2_fu_1710_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_9)) then 
                p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0 <= zext_ln127_1_fu_1664_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_4)) then 
                p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0 <= zext_ln127_fu_1625_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_A)) then 
                p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0 <= zext_ln123_fu_1579_p1(6 - 1 downto 0);
            else 
                p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0 <= "XXXXXX";
            end if;
        else 
            p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln123_reg_2753)
    begin
        if ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce0 <= ap_const_logic_1;
        else 
            p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0, trunc_ln123_reg_2753, zext_ln127_6_fu_1601_p1, zext_ln127_9_fu_1649_p1, zext_ln127_12_fu_1686_p1, zext_ln127_15_fu_1734_p1, zext_ln127_18_fu_1771_p1, zext_ln127_21_fu_1808_p1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln123_reg_2753 = ap_const_lv4_1)) then 
                p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 <= zext_ln127_21_fu_1808_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_7)) then 
                p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 <= zext_ln127_18_fu_1771_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_2)) then 
                p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 <= zext_ln127_15_fu_1734_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_9)) then 
                p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 <= zext_ln127_12_fu_1686_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_4)) then 
                p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 <= zext_ln127_9_fu_1649_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_A)) then 
                p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 <= zext_ln127_6_fu_1601_p1(12 - 1 downto 0);
            else 
                p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln123_reg_2753)
    begin
        if ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0 <= ap_const_logic_1;
        else 
            p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln121_1_fu_2510_p3 <= 
        ap_const_lv24_0 when (icmp_ln124_reg_2686_pp0_iter17_reg(0) = '1') else 
        sum_fu_168;
    select_ln121_2_fu_1482_p3 <= 
        add_ln121_fu_1476_p2 when (icmp_ln124_reg_2686_pp0_iter9_reg(0) = '1') else 
        ib_fu_176;
    select_ln121_fu_1406_p3 <= 
        ap_const_lv7_0 when (icmp_ln124_fu_1400_p2(0) = '1') else 
        ic_fu_172;
        sext_ln127_18_fu_2495_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_2631_p3),18));

        sext_ln127_19_fu_2498_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_2640_p3),18));

        sext_ln127_20_fu_2517_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln127_4_reg_3535),24));

        sext_ln127_21_fu_1556_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln123_reg_2726),9));

        sext_ln130_1_fu_2578_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln130_4_reg_3550),25));

        sext_ln130_fu_2565_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln130_3_reg_3545),25));

    sub_ln130_1_fu_2572_p2 <= std_logic_vector(unsigned(ap_const_lv26_0) - unsigned(zext_ln130_fu_2568_p1));
    sub_ln130_fu_2534_p2 <= std_logic_vector(unsigned(ap_const_lv24_0) - unsigned(sum_1_fu_2520_p2));
    sum_1_fu_2520_p2 <= std_logic_vector(unsigned(select_ln121_1_fu_2510_p3) + unsigned(sext_ln127_20_fu_2517_p1));
    tmp_10_fu_2396_p23 <= "XXXXXXXX";
    tmp_12_fu_1616_p1 <= grp_fu_2606_p3;
    tmp_12_fu_1616_p4 <= tmp_12_fu_1616_p1(16 downto 12);
    tmp_14_fu_1701_p1 <= grp_fu_2597_p3;
    tmp_14_fu_1701_p4 <= tmp_14_fu_1701_p1(18 downto 13);
    tmp_1_fu_2290_p23 <= "XXXXXXXX";
    tmp_2_fu_2341_p23 <= "XXXXXXXX";
    tmp_3_fu_1874_p23 <= "XXXXXXXX";
    tmp_4_fu_1925_p23 <= "XXXXXXXX";
    tmp_5_fu_1976_p23 <= "XXXXXXXX";
    tmp_6_fu_2027_p23 <= "XXXXXXXX";
    tmp_7_fu_2082_p23 <= "XXXXXXXX";
    tmp_8_fu_2137_p23 <= "XXXXXXXX";
    tmp_9_fu_2188_p23 <= "XXXXXXXX";
    tmp_fu_1823_p23 <= "XXXXXXXX";
    tmp_s_fu_2239_p23 <= "XXXXXXXX";
    trunc_ln123_fu_1552_p1 <= grp_fu_1414_p2(4 - 1 downto 0);
    trunc_ln127_fu_1489_p1 <= select_ln121_2_fu_1482_p3(12 - 1 downto 0);

    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0, trunc_ln123_reg_2753, zext_ln123_fu_1579_p1, zext_ln127_fu_1625_p1, zext_ln127_1_fu_1664_p1, zext_ln127_2_fu_1710_p1, zext_ln127_3_fu_1749_p1, zext_ln127_4_fu_1786_p1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln123_reg_2753 = ap_const_lv4_A)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0 <= zext_ln127_4_fu_1786_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_5)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0 <= zext_ln127_3_fu_1749_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_0)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0 <= zext_ln127_2_fu_1710_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_7)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0 <= zext_ln127_1_fu_1664_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_2)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0 <= zext_ln127_fu_1625_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_8)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0 <= zext_ln123_fu_1579_p1(6 - 1 downto 0);
            else 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0 <= "XXXXXX";
            end if;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0 <= "XXXXXX";
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln123_reg_2753)
    begin
        if ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce0 <= ap_const_logic_1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0, trunc_ln123_reg_2753, zext_ln123_fu_1579_p1, zext_ln127_fu_1625_p1, zext_ln127_1_fu_1664_p1, zext_ln127_2_fu_1710_p1, zext_ln127_3_fu_1749_p1, zext_ln127_4_fu_1786_p1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln123_reg_2753 = ap_const_lv4_9)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0 <= zext_ln127_4_fu_1786_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_4)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0 <= zext_ln127_3_fu_1749_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_A)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0 <= zext_ln127_2_fu_1710_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_6)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0 <= zext_ln127_1_fu_1664_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_1)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0 <= zext_ln127_fu_1625_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_7)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0 <= zext_ln123_fu_1579_p1(6 - 1 downto 0);
            else 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0 <= "XXXXXX";
            end if;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0 <= "XXXXXX";
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln123_reg_2753)
    begin
        if ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce0 <= ap_const_logic_1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0, trunc_ln123_reg_2753, zext_ln123_fu_1579_p1, zext_ln127_fu_1625_p1, zext_ln127_1_fu_1664_p1, zext_ln127_2_fu_1710_p1, zext_ln127_3_fu_1749_p1, zext_ln127_4_fu_1786_p1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln123_reg_2753 = ap_const_lv4_8)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0 <= zext_ln127_4_fu_1786_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_3)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0 <= zext_ln127_3_fu_1749_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_9)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0 <= zext_ln127_2_fu_1710_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_5)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0 <= zext_ln127_1_fu_1664_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_0)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0 <= zext_ln127_fu_1625_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_6)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0 <= zext_ln123_fu_1579_p1(6 - 1 downto 0);
            else 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0 <= "XXXXXX";
            end if;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0 <= "XXXXXX";
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln123_reg_2753)
    begin
        if ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce0 <= ap_const_logic_1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0, trunc_ln123_reg_2753, zext_ln123_fu_1579_p1, zext_ln127_fu_1625_p1, zext_ln127_1_fu_1664_p1, zext_ln127_2_fu_1710_p1, zext_ln127_3_fu_1749_p1, zext_ln127_4_fu_1786_p1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln123_reg_2753 = ap_const_lv4_7)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0 <= zext_ln127_4_fu_1786_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_2)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0 <= zext_ln127_3_fu_1749_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_8)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0 <= zext_ln127_2_fu_1710_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_4)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0 <= zext_ln127_1_fu_1664_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_A)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0 <= zext_ln127_fu_1625_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_5)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0 <= zext_ln123_fu_1579_p1(6 - 1 downto 0);
            else 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0 <= "XXXXXX";
            end if;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0 <= "XXXXXX";
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln123_reg_2753)
    begin
        if ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce0 <= ap_const_logic_1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0, trunc_ln123_reg_2753, zext_ln123_fu_1579_p1, zext_ln127_fu_1625_p1, zext_ln127_1_fu_1664_p1, zext_ln127_2_fu_1710_p1, zext_ln127_3_fu_1749_p1, zext_ln127_4_fu_1786_p1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln123_reg_2753 = ap_const_lv4_6)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0 <= zext_ln127_4_fu_1786_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_1)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0 <= zext_ln127_3_fu_1749_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_7)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0 <= zext_ln127_2_fu_1710_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_3)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0 <= zext_ln127_1_fu_1664_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_9)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0 <= zext_ln127_fu_1625_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_4)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0 <= zext_ln123_fu_1579_p1(6 - 1 downto 0);
            else 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0 <= "XXXXXX";
            end if;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0 <= "XXXXXX";
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln123_reg_2753)
    begin
        if ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce0 <= ap_const_logic_1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0, trunc_ln123_reg_2753, zext_ln123_fu_1579_p1, zext_ln127_fu_1625_p1, zext_ln127_1_fu_1664_p1, zext_ln127_2_fu_1710_p1, zext_ln127_3_fu_1749_p1, zext_ln127_4_fu_1786_p1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln123_reg_2753 = ap_const_lv4_5)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0 <= zext_ln127_4_fu_1786_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_0)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0 <= zext_ln127_3_fu_1749_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_6)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0 <= zext_ln127_2_fu_1710_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_2)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0 <= zext_ln127_1_fu_1664_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_8)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0 <= zext_ln127_fu_1625_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_3)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0 <= zext_ln123_fu_1579_p1(6 - 1 downto 0);
            else 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0 <= "XXXXXX";
            end if;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0 <= "XXXXXX";
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln123_reg_2753)
    begin
        if ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce0 <= ap_const_logic_1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0, trunc_ln123_reg_2753, zext_ln123_fu_1579_p1, zext_ln127_fu_1625_p1, zext_ln127_1_fu_1664_p1, zext_ln127_2_fu_1710_p1, zext_ln127_3_fu_1749_p1, zext_ln127_4_fu_1786_p1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln123_reg_2753 = ap_const_lv4_4)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0 <= zext_ln127_4_fu_1786_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_A)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0 <= zext_ln127_3_fu_1749_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_5)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0 <= zext_ln127_2_fu_1710_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_1)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0 <= zext_ln127_1_fu_1664_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_7)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0 <= zext_ln127_fu_1625_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_2)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0 <= zext_ln123_fu_1579_p1(6 - 1 downto 0);
            else 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0 <= "XXXXXX";
            end if;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0 <= "XXXXXX";
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln123_reg_2753)
    begin
        if ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce0 <= ap_const_logic_1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0, trunc_ln123_reg_2753, zext_ln123_fu_1579_p1, zext_ln127_fu_1625_p1, zext_ln127_1_fu_1664_p1, zext_ln127_2_fu_1710_p1, zext_ln127_3_fu_1749_p1, zext_ln127_4_fu_1786_p1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln123_reg_2753 = ap_const_lv4_3)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0 <= zext_ln127_4_fu_1786_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_9)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0 <= zext_ln127_3_fu_1749_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_4)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0 <= zext_ln127_2_fu_1710_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_0)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0 <= zext_ln127_1_fu_1664_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_6)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0 <= zext_ln127_fu_1625_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_1)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0 <= zext_ln123_fu_1579_p1(6 - 1 downto 0);
            else 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0 <= "XXXXXX";
            end if;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0 <= "XXXXXX";
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln123_reg_2753)
    begin
        if ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce0 <= ap_const_logic_1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0, trunc_ln123_reg_2753, zext_ln123_fu_1579_p1, zext_ln127_fu_1625_p1, zext_ln127_1_fu_1664_p1, zext_ln127_2_fu_1710_p1, zext_ln127_3_fu_1749_p1, zext_ln127_4_fu_1786_p1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln123_reg_2753 = ap_const_lv4_2)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0 <= zext_ln127_4_fu_1786_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_8)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0 <= zext_ln127_3_fu_1749_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_3)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0 <= zext_ln127_2_fu_1710_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_A)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0 <= zext_ln127_1_fu_1664_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_5)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0 <= zext_ln127_fu_1625_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_0)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0 <= zext_ln123_fu_1579_p1(6 - 1 downto 0);
            else 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0 <= "XXXXXX";
            end if;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0 <= "XXXXXX";
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln123_reg_2753)
    begin
        if ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce0 <= ap_const_logic_1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0, trunc_ln123_reg_2753, zext_ln123_fu_1579_p1, zext_ln127_fu_1625_p1, zext_ln127_1_fu_1664_p1, zext_ln127_2_fu_1710_p1, zext_ln127_3_fu_1749_p1, zext_ln127_4_fu_1786_p1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln123_reg_2753 = ap_const_lv4_0)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0 <= zext_ln127_4_fu_1786_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_6)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0 <= zext_ln127_3_fu_1749_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_1)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0 <= zext_ln127_2_fu_1710_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_8)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0 <= zext_ln127_1_fu_1664_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_3)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0 <= zext_ln127_fu_1625_p1(6 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_9)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0 <= zext_ln123_fu_1579_p1(6 - 1 downto 0);
            else 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0 <= "XXXXXX";
            end if;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0 <= "XXXXXX";
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln123_reg_2753)
    begin
        if ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce0 <= ap_const_logic_1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0, trunc_ln123_reg_2753, zext_ln127_6_fu_1601_p1, zext_ln127_9_fu_1649_p1, zext_ln127_12_fu_1686_p1, zext_ln127_15_fu_1734_p1, zext_ln127_18_fu_1771_p1, zext_ln127_21_fu_1808_p1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln123_reg_2753 = ap_const_lv4_A)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0 <= zext_ln127_21_fu_1808_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_5)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0 <= zext_ln127_18_fu_1771_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_0)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0 <= zext_ln127_15_fu_1734_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_7)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0 <= zext_ln127_12_fu_1686_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_2)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0 <= zext_ln127_9_fu_1649_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_8)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0 <= zext_ln127_6_fu_1601_p1(12 - 1 downto 0);
            else 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln123_reg_2753)
    begin
        if ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_ce0 <= ap_const_logic_1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0, trunc_ln123_reg_2753, zext_ln127_6_fu_1601_p1, zext_ln127_9_fu_1649_p1, zext_ln127_12_fu_1686_p1, zext_ln127_15_fu_1734_p1, zext_ln127_18_fu_1771_p1, zext_ln127_21_fu_1808_p1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln123_reg_2753 = ap_const_lv4_9)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0 <= zext_ln127_21_fu_1808_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_4)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0 <= zext_ln127_18_fu_1771_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_A)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0 <= zext_ln127_15_fu_1734_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_6)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0 <= zext_ln127_12_fu_1686_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_1)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0 <= zext_ln127_9_fu_1649_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_7)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0 <= zext_ln127_6_fu_1601_p1(12 - 1 downto 0);
            else 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln123_reg_2753)
    begin
        if ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_ce0 <= ap_const_logic_1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0, trunc_ln123_reg_2753, zext_ln127_6_fu_1601_p1, zext_ln127_9_fu_1649_p1, zext_ln127_12_fu_1686_p1, zext_ln127_15_fu_1734_p1, zext_ln127_18_fu_1771_p1, zext_ln127_21_fu_1808_p1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln123_reg_2753 = ap_const_lv4_8)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0 <= zext_ln127_21_fu_1808_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_3)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0 <= zext_ln127_18_fu_1771_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_9)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0 <= zext_ln127_15_fu_1734_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_5)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0 <= zext_ln127_12_fu_1686_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_0)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0 <= zext_ln127_9_fu_1649_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_6)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0 <= zext_ln127_6_fu_1601_p1(12 - 1 downto 0);
            else 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln123_reg_2753)
    begin
        if ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_ce0 <= ap_const_logic_1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0, trunc_ln123_reg_2753, zext_ln127_6_fu_1601_p1, zext_ln127_9_fu_1649_p1, zext_ln127_12_fu_1686_p1, zext_ln127_15_fu_1734_p1, zext_ln127_18_fu_1771_p1, zext_ln127_21_fu_1808_p1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln123_reg_2753 = ap_const_lv4_7)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0 <= zext_ln127_21_fu_1808_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_2)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0 <= zext_ln127_18_fu_1771_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_8)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0 <= zext_ln127_15_fu_1734_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_4)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0 <= zext_ln127_12_fu_1686_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_A)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0 <= zext_ln127_9_fu_1649_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_5)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0 <= zext_ln127_6_fu_1601_p1(12 - 1 downto 0);
            else 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln123_reg_2753)
    begin
        if ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_ce0 <= ap_const_logic_1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0, trunc_ln123_reg_2753, zext_ln127_6_fu_1601_p1, zext_ln127_9_fu_1649_p1, zext_ln127_12_fu_1686_p1, zext_ln127_15_fu_1734_p1, zext_ln127_18_fu_1771_p1, zext_ln127_21_fu_1808_p1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln123_reg_2753 = ap_const_lv4_6)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0 <= zext_ln127_21_fu_1808_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_1)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0 <= zext_ln127_18_fu_1771_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_7)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0 <= zext_ln127_15_fu_1734_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_3)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0 <= zext_ln127_12_fu_1686_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_9)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0 <= zext_ln127_9_fu_1649_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_4)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0 <= zext_ln127_6_fu_1601_p1(12 - 1 downto 0);
            else 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln123_reg_2753)
    begin
        if ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_ce0 <= ap_const_logic_1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0, trunc_ln123_reg_2753, zext_ln127_6_fu_1601_p1, zext_ln127_9_fu_1649_p1, zext_ln127_12_fu_1686_p1, zext_ln127_15_fu_1734_p1, zext_ln127_18_fu_1771_p1, zext_ln127_21_fu_1808_p1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln123_reg_2753 = ap_const_lv4_5)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0 <= zext_ln127_21_fu_1808_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_0)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0 <= zext_ln127_18_fu_1771_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_6)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0 <= zext_ln127_15_fu_1734_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_2)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0 <= zext_ln127_12_fu_1686_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_8)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0 <= zext_ln127_9_fu_1649_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_3)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0 <= zext_ln127_6_fu_1601_p1(12 - 1 downto 0);
            else 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln123_reg_2753)
    begin
        if ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_ce0 <= ap_const_logic_1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0, trunc_ln123_reg_2753, zext_ln127_6_fu_1601_p1, zext_ln127_9_fu_1649_p1, zext_ln127_12_fu_1686_p1, zext_ln127_15_fu_1734_p1, zext_ln127_18_fu_1771_p1, zext_ln127_21_fu_1808_p1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln123_reg_2753 = ap_const_lv4_4)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0 <= zext_ln127_21_fu_1808_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_A)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0 <= zext_ln127_18_fu_1771_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_5)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0 <= zext_ln127_15_fu_1734_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_1)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0 <= zext_ln127_12_fu_1686_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_7)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0 <= zext_ln127_9_fu_1649_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_2)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0 <= zext_ln127_6_fu_1601_p1(12 - 1 downto 0);
            else 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln123_reg_2753)
    begin
        if ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_ce0 <= ap_const_logic_1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0, trunc_ln123_reg_2753, zext_ln127_6_fu_1601_p1, zext_ln127_9_fu_1649_p1, zext_ln127_12_fu_1686_p1, zext_ln127_15_fu_1734_p1, zext_ln127_18_fu_1771_p1, zext_ln127_21_fu_1808_p1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln123_reg_2753 = ap_const_lv4_3)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0 <= zext_ln127_21_fu_1808_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_9)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0 <= zext_ln127_18_fu_1771_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_4)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0 <= zext_ln127_15_fu_1734_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_0)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0 <= zext_ln127_12_fu_1686_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_6)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0 <= zext_ln127_9_fu_1649_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_1)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0 <= zext_ln127_6_fu_1601_p1(12 - 1 downto 0);
            else 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln123_reg_2753)
    begin
        if ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_ce0 <= ap_const_logic_1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0, trunc_ln123_reg_2753, zext_ln127_6_fu_1601_p1, zext_ln127_9_fu_1649_p1, zext_ln127_12_fu_1686_p1, zext_ln127_15_fu_1734_p1, zext_ln127_18_fu_1771_p1, zext_ln127_21_fu_1808_p1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln123_reg_2753 = ap_const_lv4_2)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0 <= zext_ln127_21_fu_1808_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_8)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0 <= zext_ln127_18_fu_1771_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_3)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0 <= zext_ln127_15_fu_1734_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_A)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0 <= zext_ln127_12_fu_1686_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_5)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0 <= zext_ln127_9_fu_1649_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_0)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0 <= zext_ln127_6_fu_1601_p1(12 - 1 downto 0);
            else 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln123_reg_2753)
    begin
        if ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_ce0 <= ap_const_logic_1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0, trunc_ln123_reg_2753, zext_ln127_6_fu_1601_p1, zext_ln127_9_fu_1649_p1, zext_ln127_12_fu_1686_p1, zext_ln127_15_fu_1734_p1, zext_ln127_18_fu_1771_p1, zext_ln127_21_fu_1808_p1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln123_reg_2753 = ap_const_lv4_0)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0 <= zext_ln127_21_fu_1808_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_6)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0 <= zext_ln127_18_fu_1771_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_1)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0 <= zext_ln127_15_fu_1734_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_8)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0 <= zext_ln127_12_fu_1686_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_3)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0 <= zext_ln127_9_fu_1649_p1(12 - 1 downto 0);
            elsif ((trunc_ln123_reg_2753 = ap_const_lv4_9)) then 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0 <= zext_ln127_6_fu_1601_p1(12 - 1 downto 0);
            else 
                void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln123_reg_2753)
    begin
        if ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln123_reg_2753 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_ce0 <= ap_const_logic_1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln123_fu_1579_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_reg_2715_pp0_iter11_reg),64));
    zext_ln124_1_fu_1445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln121_reg_2692_pp0_iter8_reg),9));
    zext_ln124_fu_1442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln121_reg_2692_pp0_iter8_reg),8));
    zext_ln127_11_fu_1678_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_reg_2731_pp0_iter11_reg),12));
    zext_ln127_12_fu_1686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln127_7_fu_1681_p2),64));
    zext_ln127_14_fu_1725_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_1701_p4),12));
    zext_ln127_15_fu_1734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln127_8_fu_1729_p2),64));
    zext_ln127_17_fu_1763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_reg_2737_pp0_iter11_reg),12));
    zext_ln127_18_fu_1771_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln127_9_fu_1766_p2),64));
    zext_ln127_1_fu_1664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_reg_2731_pp0_iter11_reg),64));
    zext_ln127_20_fu_1800_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_reg_2769),12));
    zext_ln127_21_fu_1808_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln127_10_fu_1803_p2),64));
    zext_ln127_2_fu_1710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_1701_p4),64));
    zext_ln127_3_fu_1749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_reg_2737_pp0_iter11_reg),64));
    zext_ln127_4_fu_1786_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_reg_2769),64));
    zext_ln127_5_fu_1593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_reg_2715_pp0_iter11_reg),12));
    zext_ln127_6_fu_1601_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln127_5_fu_1596_p2),64));
    zext_ln127_8_fu_1640_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_1616_p4),12));
    zext_ln127_9_fu_1649_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln127_6_fu_1644_p2),64));
    zext_ln127_fu_1625_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_1616_p4),64));
    zext_ln130_1_fu_2581_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln130_1_fu_2578_p1),26));
    zext_ln130_fu_2568_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln130_fu_2565_p1),26));
end behav;
