<HTML>

<HEAD>
<TITLE>Fitter report for ex10</TITLE>
</HEAD>

<BODY>

<A NAME="top"></A>

<CENTER>
<H1>Fitter report for ex10</H1>
<H3>Wed Jul 05 11:18:48 2006<BR>
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition</H3>
</CENTER>

<P><HR></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Table of Contents</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<OL>
<LI><A HREF="#1">Legal Notice</A></LI>
<LI><A HREF="#2">Fitter Summary</A></LI>
<LI><A HREF="#3">Fitter Settings</A></LI>
<LI><A HREF="#4">Fitter Equations</A></LI>
<LI><A HREF="#5">Pin-Out File</A></LI>
<LI><A HREF="#6">Fitter Resource Usage Summary</A></LI>
<LI><A HREF="#7">Input Pins</A></LI>
<LI><A HREF="#8">Output Pins</A></LI>
<LI><A HREF="#9">I/O Bank Usage</A></LI>
<LI><A HREF="#10">All Package Pins</A></LI>
<LI><A HREF="#11">Output Pin Default Load For Reported TCO</A></LI>
<LI><A HREF="#12">Fitter Resource Utilization by Entity</A></LI>
<LI><A HREF="#13">Delay Chain Summary</A></LI>
<LI><A HREF="#14">Pad To Core Delay Chain Fanout</A></LI>
<LI><A HREF="#15">Control Signals</A></LI>
<LI><A HREF="#16">Global & Other Fast Signals</A></LI>
<LI><A HREF="#17">Non-Global High Fan-Out Signals</A></LI>
<LI><A HREF="#18">Fitter RAM Summary</A></LI>
<LI><A HREF="#19">Interconnect Usage Summary</A></LI>
<LI><A HREF="#20">LAB Logic Elements</A></LI>
<LI><A HREF="#21">LAB-wide Signals</A></LI>
<LI><A HREF="#22">LAB Signals Sourced</A></LI>
<LI><A HREF="#23">LAB Signals Sourced Out</A></LI>
<LI><A HREF="#24">LAB Distinct Inputs</A></LI>
<LI><A HREF="#25">Fitter Device Options</A></LI>
<LI><A HREF="#26">Advanced Data - General</A></LI>
<LI><A HREF="#27">Advanced Data - Placement Preparation</A></LI>
<LI><A HREF="#28">Advanced Data - Placement</A></LI>
<LI><A HREF="#29">Advanced Data - Routing</A></LI>
<LI><A HREF="#30">Fitter Messages</A></LI>
</OL>

<P><A NAME="1"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Legal Notice</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<PRE>Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
</PRE>

<P><A NAME="2"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Fitter Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle">
<TD ALIGN="LEFT">Fitter Status</TH>
<TD ALIGN="LEFT">Successful - Wed Jul 05 11:18:47 2006</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Quartus II Version</TD>
<TD ALIGN="LEFT">6.0 Build 202 06/20/2006 SP 1 SJ Web Edition</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Revision Name</TD>
<TD ALIGN="LEFT">ex10</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Top-level Entity Name</TD>
<TD ALIGN="LEFT">ex10</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Family</TD>
<TD ALIGN="LEFT">Cyclone</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Device</TD>
<TD ALIGN="LEFT">EP1C12F256C7</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Timing Models</TD>
<TD ALIGN="LEFT">Final</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total logic elements</TD>
<TD ALIGN="LEFT">1,013 / 12,060 ( 8 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total pins</TD>
<TD ALIGN="LEFT">10 / 185 ( 5 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total virtual pins</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total memory bits</TD>
<TD ALIGN="LEFT">147,456 / 239,616 ( 62 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total PLLs</TD>
<TD ALIGN="LEFT">0 / 2 ( 0 % )</TD>
</TR>
</TABLE>
<P><A NAME="3"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Fitter Settings</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Option</TH>
<TH>Setting</TH>
<TH>Default Value</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Device</TD>
<TD ALIGN="LEFT">EP1C12F256C7</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Use smart compilation</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Router Timing Optimization Level</TD>
<TD ALIGN="LEFT">Normal</TD>
<TD ALIGN="LEFT">Normal</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Placement Effort Multiplier</TD>
<TD ALIGN="LEFT">1.0</TD>
<TD ALIGN="LEFT">1.0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Router Effort Multiplier</TD>
<TD ALIGN="LEFT">1.0</TD>
<TD ALIGN="LEFT">1.0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Optimize Hold Timing</TD>
<TD ALIGN="LEFT">IO Paths and Minimum TPD Paths</TD>
<TD ALIGN="LEFT">IO Paths and Minimum TPD Paths</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Optimize Fast-Corner Timing</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Optimize Timing</TD>
<TD ALIGN="LEFT">Normal compilation</TD>
<TD ALIGN="LEFT">Normal compilation</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Optimize IOC Register Placement for Timing</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Limit to One Fitting Attempt</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Final Placement Optimizations</TD>
<TD ALIGN="LEFT">Automatically</TD>
<TD ALIGN="LEFT">Automatically</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Fitter Aggressive Routability Optimizations</TD>
<TD ALIGN="LEFT">Automatically</TD>
<TD ALIGN="LEFT">Automatically</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Fitter Initial Placement Seed</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Slow Slew Rate</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">PCI I/O</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Weak Pull-Up Resistor</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Enable Bus-Hold Circuitry</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto Global Memory Control Signals</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto Packed Registers -- Cyclone</TD>
<TD ALIGN="LEFT">Auto</TD>
<TD ALIGN="LEFT">Auto</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto Delay Chains</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto Merge PLLs</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Perform Physical Synthesis for Combinational Logic</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Perform Register Duplication</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Perform Register Retiming</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Perform Asynchronous Signal Pipelining</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Fitter Effort</TD>
<TD ALIGN="LEFT">Auto Fit</TD>
<TD ALIGN="LEFT">Auto Fit</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Physical Synthesis Effort Level</TD>
<TD ALIGN="LEFT">Normal</TD>
<TD ALIGN="LEFT">Normal</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Logic Cell Insertion - Logic Duplication</TD>
<TD ALIGN="LEFT">Auto</TD>
<TD ALIGN="LEFT">Auto</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto Register Duplication</TD>
<TD ALIGN="LEFT">Auto</TD>
<TD ALIGN="LEFT">Auto</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto Global Clock</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto Global Register Control Signals</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
</TABLE>
<P><A NAME="4"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Fitter Equations</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<a href="file:///C:/altera/FPGA_course/ex10/ex10.fit.eqn.htm">Fitter Equations</a><BR>
<P><A NAME="5"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Pin-Out File</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<a href="file:///C:/altera/FPGA_course/ex10/ex10.pin">Pin-Out File</a><BR>
<P><A NAME="6"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Fitter Resource Usage Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Resource</TH>
<TH>Usage</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total logic elements</TD>
<TD ALIGN="LEFT">1,013 / 12,060 ( 8 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- Combinational with no register</TD>
<TD ALIGN="LEFT">100</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- Register only</TD>
<TD ALIGN="LEFT">495</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- Combinational with a register</TD>
<TD ALIGN="LEFT">418</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Logic element usage by number of LUT inputs</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- 4 input functions</TD>
<TD ALIGN="LEFT">371</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- 3 input functions</TD>
<TD ALIGN="LEFT">54</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- 2 input functions</TD>
<TD ALIGN="LEFT">83</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- 1 input functions</TD>
<TD ALIGN="LEFT">234</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- 0 input functions</TD>
<TD ALIGN="LEFT">271</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Logic elements by mode</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- normal mode</TD>
<TD ALIGN="LEFT">955</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- arithmetic mode</TD>
<TD ALIGN="LEFT">58</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- qfbk mode</TD>
<TD ALIGN="LEFT">90</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- register cascade mode</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- synchronous clear/load mode</TD>
<TD ALIGN="LEFT">393</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- asynchronous clear/load mode</TD>
<TD ALIGN="LEFT">445</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total LABs</TD>
<TD ALIGN="LEFT">129 / 1,206 ( 11 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Logic elements in carry chains</TD>
<TD ALIGN="LEFT">65</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">User inserted logic elements </TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Virtual pins</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">I/O pins</TD>
<TD ALIGN="LEFT">10 / 185 ( 5 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- Clock pins </TD>
<TD ALIGN="LEFT">0 / 2 ( 0 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Global signals </TD>
<TD ALIGN="LEFT">8</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">M4Ks</TD>
<TD ALIGN="LEFT">36 / 52 ( 69 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total memory bits</TD>
<TD ALIGN="LEFT">147,456 / 239,616 ( 62 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total RAM block bits</TD>
<TD ALIGN="LEFT">165,888 / 239,616 ( 69 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">PLLs</TD>
<TD ALIGN="LEFT">0 / 2 ( 0 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Global clocks</TD>
<TD ALIGN="LEFT">8 / 8 ( 100 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Maximum fan-out node</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Maximum fan-out</TD>
<TD ALIGN="LEFT">518</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Highest non-global fan-out signal</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Highest non-global fan-out</TD>
<TD ALIGN="LEFT">236</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total fan-out</TD>
<TD ALIGN="LEFT">5114</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Average fan-out</TD>
<TD ALIGN="LEFT">4.81</TD>
</TR>
</TABLE>
<P><A NAME="7"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Input Pins</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Name</TH>
<TH>Pin #</TH>
<TH>I/O Bank</TH>
<TH>X coordinate</TH>
<TH>Y coordinate</TH>
<TH>Cell number</TH>
<TH>Combinational Fan-Out</TH>
<TH>Registered Fan-Out</TH>
<TH>Global</TH>
<TH>Input Register</TH>
<TH>Power Up High</TH>
<TH>PCI I/O Enabled</TH>
<TH>Bus Hold</TH>
<TH>Weak Pull Up</TH>
<TH>I/O Standard</TH>
<TH>Termination</TH>
<TH>Location assigned by</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">B12</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">48</TD>
<TD ALIGN="LEFT">27</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">518</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">LVTTL</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">User</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">DOUT</TD>
<TD ALIGN="LEFT">F13</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">53</TD>
<TD ALIGN="LEFT">21</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">LVTTL</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">User</TD>
</TR>
</TABLE>
<P><A NAME="8"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Output Pins</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Name</TH>
<TH>Pin #</TH>
<TH>I/O Bank</TH>
<TH>X coordinate</TH>
<TH>Y coordinate</TH>
<TH>Cell number</TH>
<TH>Output Register</TH>
<TH>Output Enable Register</TH>
<TH>Power Up High</TH>
<TH>Slow Slew Rate</TH>
<TH>PCI I/O Enabled</TH>
<TH>Open Drain</TH>
<TH>TRI Primitive</TH>
<TH>Bus Hold</TH>
<TH>Weak Pull Up</TH>
<TH>I/O Standard</TH>
<TH>Current Strength</TH>
<TH>Termination</TH>
<TH>Location assigned by</TH>
<TH>Load</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">BCKIN</TD>
<TD ALIGN="LEFT">F16</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">53</TD>
<TD ALIGN="LEFT">20</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">LVTTL</TD>
<TD ALIGN="LEFT">24mA</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">User</TD>
<TD ALIGN="LEFT">10 pF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">DIN</TD>
<TD ALIGN="LEFT">E16</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">53</TD>
<TD ALIGN="LEFT">22</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">LVTTL</TD>
<TD ALIGN="LEFT">24mA</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">User</TD>
<TD ALIGN="LEFT">10 pF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LRCIN</TD>
<TD ALIGN="LEFT">F15</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">53</TD>
<TD ALIGN="LEFT">21</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">LVTTL</TD>
<TD ALIGN="LEFT">24mA</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">User</TD>
<TD ALIGN="LEFT">10 pF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">RESETn</TD>
<TD ALIGN="LEFT">F14</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">53</TD>
<TD ALIGN="LEFT">21</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">LVTTL</TD>
<TD ALIGN="LEFT">24mA</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">User</TD>
<TD ALIGN="LEFT">10 pF</TD>
</TR>
</TABLE>
<P><A NAME="9"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>I/O Bank Usage</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>I/O Bank</TH>
<TH>Usage</TH>
<TH>VCCIO Voltage</TH>
<TH>VREF Voltage</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">3 / 44 ( 7 % )</TD>
<TD ALIGN="LEFT">3.3V</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">1 / 48 ( 2 % )</TD>
<TD ALIGN="LEFT">3.3V</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">5 / 45 ( 11 % )</TD>
<TD ALIGN="LEFT">3.3V</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">0 / 48 ( 0 % )</TD>
<TD ALIGN="LEFT">3.3V</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
</TABLE>
<P><A NAME="10"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>All Package Pins</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Location</TH>
<TH>Pad Number</TH>
<TH>I/O Bank</TH>
<TH>Pin Name/Usage</TH>
<TH>Dir.</TH>
<TH>I/O Standard</TH>
<TH>Voltage</TH>
<TH>I/O Type</TH>
<TH>User Assignment</TH>
<TH>Bus Hold</TH>
<TH>Weak Pull Up</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">A1</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">A2</TD>
<TD ALIGN="LEFT">260</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">A3</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">VCCIO2</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">3.3V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">A4</TD>
<TD ALIGN="LEFT">256</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">A5</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">A6</TD>
<TD ALIGN="LEFT">245</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">A7</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">VCCINT</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">1.5V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">A8</TD>
<TD ALIGN="LEFT">240</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">A9</TD>
<TD ALIGN="LEFT">224</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">A10</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">VCCINT</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">1.5V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">A11</TD>
<TD ALIGN="LEFT">220</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">A12</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">A13</TD>
<TD ALIGN="LEFT">206</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">A14</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">VCCIO2</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">3.3V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">A15</TD>
<TD ALIGN="LEFT">202</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">A16</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">B1</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">B2</TD>
<TD ALIGN="LEFT">261</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">B3</TD>
<TD ALIGN="LEFT">259</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">B4</TD>
<TD ALIGN="LEFT">257</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">B5</TD>
<TD ALIGN="LEFT">255</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">B6</TD>
<TD ALIGN="LEFT">248</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">B7</TD>
<TD ALIGN="LEFT">244</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">B8</TD>
<TD ALIGN="LEFT">241</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">B9</TD>
<TD ALIGN="LEFT">225</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">B10</TD>
<TD ALIGN="LEFT">221</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">B11</TD>
<TD ALIGN="LEFT">219</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">B12</TD>
<TD ALIGN="LEFT">207</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">input</TD>
<TD ALIGN="LEFT">LVTTL</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">Y</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">B13</TD>
<TD ALIGN="LEFT">205</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">B14</TD>
<TD ALIGN="LEFT">203</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">B15</TD>
<TD ALIGN="LEFT">201</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">B16</TD>
<TD ALIGN="LEFT">197</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">C1</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">VCCIO1</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">3.3V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">C2</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">C3</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">C4</TD>
<TD ALIGN="LEFT">258</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">C5</TD>
<TD ALIGN="LEFT">254</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">C6</TD>
<TD ALIGN="LEFT">249</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">C7</TD>
<TD ALIGN="LEFT">243</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">C8</TD>
<TD ALIGN="LEFT">234</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">C9</TD>
<TD ALIGN="LEFT">228</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">C10</TD>
<TD ALIGN="LEFT">222</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">C11</TD>
<TD ALIGN="LEFT">218</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">C12</TD>
<TD ALIGN="LEFT">208</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">C13</TD>
<TD ALIGN="LEFT">204</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">C14</TD>
<TD ALIGN="LEFT">199</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">C15</TD>
<TD ALIGN="LEFT">198</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">C16</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">VCCIO3</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">3.3V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">D1</TD>
<TD ALIGN="LEFT">12</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">D2</TD>
<TD ALIGN="LEFT">10</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">D3</TD>
<TD ALIGN="LEFT">6</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">D4</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">*~LVDS23p/INIT_DONE~ / RESERVED</TD>
<TD ALIGN="LEFT">output</TD>
<TD ALIGN="LEFT">LVTTL</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">N</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">D5</TD>
<TD ALIGN="LEFT">251</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">D6</TD>
<TD ALIGN="LEFT">250</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">D7</TD>
<TD ALIGN="LEFT">242</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">D8</TD>
<TD ALIGN="LEFT">235</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">D9</TD>
<TD ALIGN="LEFT">227</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">D10</TD>
<TD ALIGN="LEFT">223</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">D11</TD>
<TD ALIGN="LEFT">213</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">D12</TD>
<TD ALIGN="LEFT">212</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">D13</TD>
<TD ALIGN="LEFT">200</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">D14</TD>
<TD ALIGN="LEFT">194</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">D15</TD>
<TD ALIGN="LEFT">190</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">D16</TD>
<TD ALIGN="LEFT">189</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">E1</TD>
<TD ALIGN="LEFT">16</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">E2</TD>
<TD ALIGN="LEFT">11</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">E3</TD>
<TD ALIGN="LEFT">9</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">E4</TD>
<TD ALIGN="LEFT">7</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">E5</TD>
<TD ALIGN="LEFT">253</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">E6</TD>
<TD ALIGN="LEFT">252</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">E7</TD>
<TD ALIGN="LEFT">247</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">E8</TD>
<TD ALIGN="LEFT">239</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">E9</TD>
<TD ALIGN="LEFT">211</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">E10</TD>
<TD ALIGN="LEFT">231</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">E11</TD>
<TD ALIGN="LEFT">210</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">E12</TD>
<TD ALIGN="LEFT">209</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">E13</TD>
<TD ALIGN="LEFT">193</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">E14</TD>
<TD ALIGN="LEFT">191</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">E15</TD>
<TD ALIGN="LEFT">188</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">E16</TD>
<TD ALIGN="LEFT">187</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">DIN</TD>
<TD ALIGN="LEFT">output</TD>
<TD ALIGN="LEFT">LVTTL</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">Y</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">F1</TD>
<TD ALIGN="LEFT">18</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">F2</TD>
<TD ALIGN="LEFT">15</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">F3</TD>
<TD ALIGN="LEFT">13</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">F4</TD>
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">F5</TD>
<TD ALIGN="LEFT">8</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">F6</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">F7</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">VCCIO2</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">3.3V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">F8</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">F9</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">F10</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">VCCIO2</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">3.3V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">F11</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">F12</TD>
<TD ALIGN="LEFT">192</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">F13</TD>
<TD ALIGN="LEFT">185</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">DOUT</TD>
<TD ALIGN="LEFT">input</TD>
<TD ALIGN="LEFT">LVTTL</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">Y</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">F14</TD>
<TD ALIGN="LEFT">184</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESETn</TD>
<TD ALIGN="LEFT">output</TD>
<TD ALIGN="LEFT">LVTTL</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">Y</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">F15</TD>
<TD ALIGN="LEFT">186</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">LRCIN</TD>
<TD ALIGN="LEFT">output</TD>
<TD ALIGN="LEFT">LVTTL</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">Y</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">F16</TD>
<TD ALIGN="LEFT">183</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">BCKIN</TD>
<TD ALIGN="LEFT">output</TD>
<TD ALIGN="LEFT">LVTTL</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">Y</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">G1</TD>
<TD ALIGN="LEFT">32</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">GND+</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">G2</TD>
<TD ALIGN="LEFT">17</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">G3</TD>
<TD ALIGN="LEFT">14</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">G4</TD>
<TD ALIGN="LEFT">29</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">+~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP</TD>
<TD ALIGN="LEFT">input</TD>
<TD ALIGN="LEFT">LVTTL</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">N</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">G5</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">G6</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">VCCIO1</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">3.3V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">G7</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">G8</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">VCCINT</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">1.5V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">G9</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">G10</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">VCCINT</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">1.5V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">G11</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">G12</TD>
<TD ALIGN="LEFT">196</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">G13</TD>
<TD ALIGN="LEFT">181</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">G14</TD>
<TD ALIGN="LEFT">180</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">G15</TD>
<TD ALIGN="LEFT">182</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">G16</TD>
<TD ALIGN="LEFT">168</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">GND+</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">H1</TD>
<TD ALIGN="LEFT">33</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">GND+</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">H2</TD>
<TD ALIGN="LEFT">30</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">^DATA0</TD>
<TD ALIGN="LEFT">input</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">H3</TD>
<TD ALIGN="LEFT">31</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">^nCONFIG</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">H4</TD>
<TD ALIGN="LEFT">34</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">^nCEO</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">H5</TD>
<TD ALIGN="LEFT">28</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">H6</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">VCCA_PLL1</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">1.5V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">H7</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">VCCINT</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">1.5V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">H8</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">H9</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">VCCINT</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">1.5V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">H10</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">H11</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">VCCA_PLL2</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">1.5V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">H12</TD>
<TD ALIGN="LEFT">170</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">H13</TD>
<TD ALIGN="LEFT">195</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">H14</TD>
<TD ALIGN="LEFT">169</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">#altera_reserved_tdi</TD>
<TD ALIGN="LEFT">input</TD>
<TD ALIGN="LEFT">LVTTL</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">N</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">H15</TD>
<TD ALIGN="LEFT">166</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">#altera_reserved_tdo</TD>
<TD ALIGN="LEFT">output</TD>
<TD ALIGN="LEFT">LVTTL</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">N</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">H16</TD>
<TD ALIGN="LEFT">167</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">GND+</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">J1</TD>
<TD ALIGN="LEFT">40</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">J2</TD>
<TD ALIGN="LEFT">37</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">^MSEL1</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">J3</TD>
<TD ALIGN="LEFT">36</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">^MSEL0</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">J4</TD>
<TD ALIGN="LEFT">35</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">^nCE</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">J5</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GNDG_PLL1</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">J6</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GNDA_PLL1</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">J7</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">J8</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">VCCINT</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">1.5V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">J9</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">J10</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">VCCINT</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">1.5V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">J11</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GNDA_PLL2</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">J12</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GNDG_PLL2</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">J13</TD>
<TD ALIGN="LEFT">163</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">^nSTATUS</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">J14</TD>
<TD ALIGN="LEFT">164</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">#altera_reserved_tck</TD>
<TD ALIGN="LEFT">input</TD>
<TD ALIGN="LEFT">LVTTL</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">N</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">J15</TD>
<TD ALIGN="LEFT">165</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">#altera_reserved_tms</TD>
<TD ALIGN="LEFT">input</TD>
<TD ALIGN="LEFT">LVTTL</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">N</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">J16</TD>
<TD ALIGN="LEFT">161</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">K1</TD>
<TD ALIGN="LEFT">53</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">K2</TD>
<TD ALIGN="LEFT">41</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">K3</TD>
<TD ALIGN="LEFT">39</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">+~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP</TD>
<TD ALIGN="LEFT">input</TD>
<TD ALIGN="LEFT">LVTTL</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">N</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">K4</TD>
<TD ALIGN="LEFT">38</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">^DCLK</TD>
<TD ALIGN="LEFT">bidir</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">K5</TD>
<TD ALIGN="LEFT">64</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">K6</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">K7</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">VCCINT</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">1.5V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">K8</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">K9</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">VCCINT</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">1.5V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">K10</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">K11</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">VCCIO3</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">3.3V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">K12</TD>
<TD ALIGN="LEFT">137</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">K13</TD>
<TD ALIGN="LEFT">162</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">^CONF_DONE</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">K14</TD>
<TD ALIGN="LEFT">138</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">K15</TD>
<TD ALIGN="LEFT">160</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">K16</TD>
<TD ALIGN="LEFT">149</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">L1</TD>
<TD ALIGN="LEFT">54</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">L2</TD>
<TD ALIGN="LEFT">55</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">L3</TD>
<TD ALIGN="LEFT">52</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">L4</TD>
<TD ALIGN="LEFT">65</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">L5</TD>
<TD ALIGN="LEFT">61</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">L6</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">L7</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">VCCIO4</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">3.3V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">L8</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">L9</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">L10</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">VCCIO4</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">3.3V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">L11</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">L12</TD>
<TD ALIGN="LEFT">139</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">L13</TD>
<TD ALIGN="LEFT">143</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">L14</TD>
<TD ALIGN="LEFT">146</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">L15</TD>
<TD ALIGN="LEFT">147</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">L16</TD>
<TD ALIGN="LEFT">148</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">M1</TD>
<TD ALIGN="LEFT">56</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">M2</TD>
<TD ALIGN="LEFT">58</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">M3</TD>
<TD ALIGN="LEFT">60</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">M4</TD>
<TD ALIGN="LEFT">62</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">M5</TD>
<TD ALIGN="LEFT">78</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">M6</TD>
<TD ALIGN="LEFT">79</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">M7</TD>
<TD ALIGN="LEFT">84</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">M8</TD>
<TD ALIGN="LEFT">92</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">M9</TD>
<TD ALIGN="LEFT">120</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">M10</TD>
<TD ALIGN="LEFT">100</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">M11</TD>
<TD ALIGN="LEFT">121</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">M12</TD>
<TD ALIGN="LEFT">122</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">M13</TD>
<TD ALIGN="LEFT">141</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">M14</TD>
<TD ALIGN="LEFT">142</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">M15</TD>
<TD ALIGN="LEFT">144</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">M16</TD>
<TD ALIGN="LEFT">145</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N1</TD>
<TD ALIGN="LEFT">57</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N2</TD>
<TD ALIGN="LEFT">59</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N3</TD>
<TD ALIGN="LEFT">63</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N4</TD>
<TD ALIGN="LEFT">69</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N5</TD>
<TD ALIGN="LEFT">80</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N6</TD>
<TD ALIGN="LEFT">81</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N7</TD>
<TD ALIGN="LEFT">89</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N8</TD>
<TD ALIGN="LEFT">96</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N9</TD>
<TD ALIGN="LEFT">107</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N10</TD>
<TD ALIGN="LEFT">110</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N11</TD>
<TD ALIGN="LEFT">118</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N12</TD>
<TD ALIGN="LEFT">119</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N13</TD>
<TD ALIGN="LEFT">131</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N14</TD>
<TD ALIGN="LEFT">140</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N15</TD>
<TD ALIGN="LEFT">135</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N16</TD>
<TD ALIGN="LEFT">136</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">P1</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">VCCIO1</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">3.3V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">P2</TD>
<TD ALIGN="LEFT">67</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">P3</TD>
<TD ALIGN="LEFT">68</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">P4</TD>
<TD ALIGN="LEFT">73</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">P5</TD>
<TD ALIGN="LEFT">77</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">P6</TD>
<TD ALIGN="LEFT">82</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">P7</TD>
<TD ALIGN="LEFT">88</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">P8</TD>
<TD ALIGN="LEFT">97</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">P9</TD>
<TD ALIGN="LEFT">106</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">P10</TD>
<TD ALIGN="LEFT">111</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">P11</TD>
<TD ALIGN="LEFT">113</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">P12</TD>
<TD ALIGN="LEFT">123</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">P13</TD>
<TD ALIGN="LEFT">128</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">P14</TD>
<TD ALIGN="LEFT">132</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">P15</TD>
<TD ALIGN="LEFT">133</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">P16</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">VCCIO3</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">3.3V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">R1</TD>
<TD ALIGN="LEFT">66</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">R2</TD>
<TD ALIGN="LEFT">70</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">R3</TD>
<TD ALIGN="LEFT">72</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">R4</TD>
<TD ALIGN="LEFT">74</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">R5</TD>
<TD ALIGN="LEFT">76</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">R6</TD>
<TD ALIGN="LEFT">83</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">R7</TD>
<TD ALIGN="LEFT">87</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">R8</TD>
<TD ALIGN="LEFT">90</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">R9</TD>
<TD ALIGN="LEFT">103</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">R10</TD>
<TD ALIGN="LEFT">108</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">R11</TD>
<TD ALIGN="LEFT">112</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">R12</TD>
<TD ALIGN="LEFT">124</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">R13</TD>
<TD ALIGN="LEFT">126</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">R14</TD>
<TD ALIGN="LEFT">127</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">R15</TD>
<TD ALIGN="LEFT">130</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">R16</TD>
<TD ALIGN="LEFT">134</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Row I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">T1</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">T2</TD>
<TD ALIGN="LEFT">71</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">T3</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">VCCIO4</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">3.3V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">T4</TD>
<TD ALIGN="LEFT">75</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">T5</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">T6</TD>
<TD ALIGN="LEFT">86</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">T7</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">VCCINT</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">1.5V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">T8</TD>
<TD ALIGN="LEFT">91</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">T9</TD>
<TD ALIGN="LEFT">104</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">T10</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">VCCINT</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">1.5V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">T11</TD>
<TD ALIGN="LEFT">109</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">T12</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">T13</TD>
<TD ALIGN="LEFT">125</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">T14</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">VCCIO4</TD>
<TD ALIGN="LEFT">power</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">3.3V</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">T15</TD>
<TD ALIGN="LEFT">129</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">RESERVED_INPUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">Column I/O</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">T16</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">GND</TD>
<TD ALIGN="LEFT">gnd</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
</TABLE>
<P><A NAME="11"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Output Pin Default Load For Reported TCO</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>I/O Standard</TH>
<TH>Load</TH>
<TH>Termination Resistance</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LVTTL</TD>
<TD ALIGN="LEFT">10 pF</TD>
<TD ALIGN="LEFT">Not Available</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LVCMOS</TD>
<TD ALIGN="LEFT">10 pF</TD>
<TD ALIGN="LEFT">Not Available</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">2.5 V</TD>
<TD ALIGN="LEFT">10 pF</TD>
<TD ALIGN="LEFT">Not Available</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">1.8 V</TD>
<TD ALIGN="LEFT">10 pF</TD>
<TD ALIGN="LEFT">Not Available</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">1.5 V</TD>
<TD ALIGN="LEFT">10 pF</TD>
<TD ALIGN="LEFT">Not Available</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">SSTL-3 Class I</TD>
<TD ALIGN="LEFT">30 pF</TD>
<TD ALIGN="LEFT">50 Ohm (Parallel), 25 Ohm (Serial)</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">SSTL-3 Class II</TD>
<TD ALIGN="LEFT">30 pF</TD>
<TD ALIGN="LEFT">25 Ohm (Parallel), 25 Ohm (Serial)</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">SSTL-2 Class I</TD>
<TD ALIGN="LEFT">30 pF</TD>
<TD ALIGN="LEFT">50 Ohm (Parallel), 25 Ohm (Serial)</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">SSTL-2 Class II</TD>
<TD ALIGN="LEFT">30 pF</TD>
<TD ALIGN="LEFT">25 Ohm (Parallel), 25 Ohm (Serial)</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Differential SSTL-2</TD>
<TD ALIGN="LEFT">10 pF</TD>
<TD ALIGN="LEFT">(See SSTL-2)</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">3.3-V PCI</TD>
<TD ALIGN="LEFT">10 pF</TD>
<TD ALIGN="LEFT">25 Ohm (Parallel)</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LVDS</TD>
<TD ALIGN="LEFT">4 pF</TD>
<TD ALIGN="LEFT">100 Ohm (Differential)</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">RSDS</TD>
<TD ALIGN="LEFT">10 pF</TD>
<TD ALIGN="LEFT">100 Ohm (Differential)</TD>
</TR>
</TABLE>
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.<br>
<P><A NAME="12"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Fitter Resource Utilization by Entity</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Compilation Hierarchy Node</TH>
<TH>Logic Cells</TH>
<TH>LC Registers</TH>
<TH>Memory Bits</TH>
<TH>M4Ks</TH>
<TH>Pins</TH>
<TH>Virtual Pins</TH>
<TH>LUT-Only LCs</TH>
<TH>Register-Only LCs</TH>
<TH>LUT/Register LCs</TH>
<TH>Carry Chain LCs</TH>
<TH>Packed LCs</TH>
<TH>Full Hierarchy Name</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10</TD>
<TD ALIGN="LEFT">1013 (1)</TD>
<TD ALIGN="LEFT">913</TD>
<TD ALIGN="LEFT">147456</TD>
<TD ALIGN="LEFT">36</TD>
<TD ALIGN="LEFT">10</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">100 (1)</TD>
<TD ALIGN="LEFT">495 (0)</TD>
<TD ALIGN="LEFT">418 (0)</TD>
<TD ALIGN="LEFT">65 (0)</TD>
<TD ALIGN="LEFT">90 (0)</TD>
<TD ALIGN="LEFT">|ex10</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;|PCM3006:inst6|</TD>
<TD ALIGN="LEFT">145 (145)</TD>
<TD ALIGN="LEFT">136</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">9 (9)</TD>
<TD ALIGN="LEFT">101 (101)</TD>
<TD ALIGN="LEFT">35 (35)</TD>
<TD ALIGN="LEFT">7 (7)</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;|sld_hub:sld_hub_inst|</TD>
<TD ALIGN="LEFT">108 (26)</TD>
<TD ALIGN="LEFT">73</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">35 (19)</TD>
<TD ALIGN="LEFT">13 (0)</TD>
<TD ALIGN="LEFT">60 (7)</TD>
<TD ALIGN="LEFT">5 (0)</TD>
<TD ALIGN="LEFT">5 (5)</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_decode:instruction_decoder|</TD>
<TD ALIGN="LEFT">5 (0)</TD>
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">5 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|decode_ogi:auto_generated|</TD>
<TD ALIGN="LEFT">5 (5)</TD>
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">5 (5)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_shiftreg:jtag_ir_register|</TD>
<TD ALIGN="LEFT">10 (10)</TD>
<TD ALIGN="LEFT">10</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">8 (8)</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_dffex:BROADCAST|</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:BROADCAST</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_dffex:IRF_ENA_0|</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_dffex:IRF_ENA|</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_dffex:IRSR|</TD>
<TD ALIGN="LEFT">11 (11)</TD>
<TD ALIGN="LEFT">9</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">9 (9)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_dffex:RESET|</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:RESET</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_dffex:\GEN_IRF:1:IRF|</TD>
<TD ALIGN="LEFT">5 (5)</TD>
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">5 (5)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|</TD>
<TD ALIGN="LEFT">5 (5)</TD>
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">5 (5)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_jtag_state_machine:jtag_state_machine|</TD>
<TD ALIGN="LEFT">21 (21)</TD>
<TD ALIGN="LEFT">19</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">19 (19)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_rom_sr:HUB_INFO_REG|</TD>
<TD ALIGN="LEFT">21 (21)</TD>
<TD ALIGN="LEFT">9</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">12 (12)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">9 (9)</TD>
<TD ALIGN="LEFT">5 (5)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;|sld_signaltap:auto_signaltap_0|</TD>
<TD ALIGN="LEFT">759 (153)</TD>
<TD ALIGN="LEFT">704</TD>
<TD ALIGN="LEFT">147456</TD>
<TD ALIGN="LEFT">36</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">55 (5)</TD>
<TD ALIGN="LEFT">381 (73)</TD>
<TD ALIGN="LEFT">323 (75)</TD>
<TD ALIGN="LEFT">53 (0)</TD>
<TD ALIGN="LEFT">83 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">147456</TD>
<TD ALIGN="LEFT">36</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|altsyncram_jmi2:auto_generated|</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">147456</TD>
<TD ALIGN="LEFT">36</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_acquisition_buffer:sld_acquisition_buffer_inst|</TD>
<TD ALIGN="LEFT">26 (3)</TD>
<TD ALIGN="LEFT">23</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">3 (2)</TD>
<TD ALIGN="LEFT">11 (0)</TD>
<TD ALIGN="LEFT">12 (1)</TD>
<TD ALIGN="LEFT">12 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|</TD>
<TD ALIGN="LEFT">12 (0)</TD>
<TD ALIGN="LEFT">11</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">11 (0)</TD>
<TD ALIGN="LEFT">12 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|cntr_ngh:auto_generated|</TD>
<TD ALIGN="LEFT">12 (12)</TD>
<TD ALIGN="LEFT">11</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">11 (11)</TD>
<TD ALIGN="LEFT">12 (12)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|</TD>
<TD ALIGN="LEFT">11 (11)</TD>
<TD ALIGN="LEFT">11</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">11 (11)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_ela_control:ela_control|</TD>
<TD ALIGN="LEFT">443 (4)</TD>
<TD ALIGN="LEFT">412</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">31 (3)</TD>
<TD ALIGN="LEFT">297 (0)</TD>
<TD ALIGN="LEFT">115 (1)</TD>
<TD ALIGN="LEFT">22 (0)</TD>
<TD ALIGN="LEFT">82 (2)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_shiftreg:trigger_config_deserialize|</TD>
<TD ALIGN="LEFT">20 (20)</TD>
<TD ALIGN="LEFT">20</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">10 (10)</TD>
<TD ALIGN="LEFT">10 (10)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|</TD>
<TD ALIGN="LEFT">360 (0)</TD>
<TD ALIGN="LEFT">360</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">287 (0)</TD>
<TD ALIGN="LEFT">73 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">72 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_shiftreg:trigger_condition_deserialize|</TD>
<TD ALIGN="LEFT">216 (216)</TD>
<TD ALIGN="LEFT">216</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">215 (215)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_mbpmg:\trigger_modules_gen:0:trigger_match|</TD>
<TD ALIGN="LEFT">144 (0)</TD>
<TD ALIGN="LEFT">144</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">72 (0)</TD>
<TD ALIGN="LEFT">72 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">72 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_ela_level_seq_mgr:ela_level_seq_mgr|</TD>
<TD ALIGN="LEFT">27 (27)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">25 (25)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|</TD>
<TD ALIGN="LEFT">12 (1)</TD>
<TD ALIGN="LEFT">11</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">11 (0)</TD>
<TD ALIGN="LEFT">11 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_counter:post_trigger_counter|</TD>
<TD ALIGN="LEFT">11 (0)</TD>
<TD ALIGN="LEFT">11</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">11 (0)</TD>
<TD ALIGN="LEFT">11 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|cntr_fbg:auto_generated|</TD>
<TD ALIGN="LEFT">11 (11)</TD>
<TD ALIGN="LEFT">11</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">11 (11)</TD>
<TD ALIGN="LEFT">11 (11)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_ela_seg_state_machine:sm2|</TD>
<TD ALIGN="LEFT">3 (3)</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">3 (3)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|</TD>
<TD ALIGN="LEFT">14 (2)</TD>
<TD ALIGN="LEFT">12</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">2 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">12 (1)</TD>
<TD ALIGN="LEFT">11 (0)</TD>
<TD ALIGN="LEFT">6 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|</TD>
<TD ALIGN="LEFT">1 (0)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">6 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|cmpr_gnh:auto_generated|</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">6 (6)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|</TD>
<TD ALIGN="LEFT">11 (0)</TD>
<TD ALIGN="LEFT">11</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">11 (0)</TD>
<TD ALIGN="LEFT">11 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|cntr_ekf:auto_generated|</TD>
<TD ALIGN="LEFT">11 (11)</TD>
<TD ALIGN="LEFT">11</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">11 (11)</TD>
<TD ALIGN="LEFT">11 (11)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_ela_state_machine:sm1|</TD>
<TD ALIGN="LEFT">3 (3)</TD>
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">3 (3)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|</TD>
<TD ALIGN="LEFT">119 (5)</TD>
<TD ALIGN="LEFT">113</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">6 (5)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">113 (0)</TD>
<TD ALIGN="LEFT">19 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|</TD>
<TD ALIGN="LEFT">8 (0)</TD>
<TD ALIGN="LEFT">7</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">7 (0)</TD>
<TD ALIGN="LEFT">8 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|cntr_hhe:auto_generated|</TD>
<TD ALIGN="LEFT">8 (8)</TD>
<TD ALIGN="LEFT">7</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">7 (7)</TD>
<TD ALIGN="LEFT">8 (8)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_counter:read_pointer_counter|</TD>
<TD ALIGN="LEFT">11 (0)</TD>
<TD ALIGN="LEFT">11</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">11 (0)</TD>
<TD ALIGN="LEFT">11 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|cntr_daf:auto_generated|</TD>
<TD ALIGN="LEFT">11 (11)</TD>
<TD ALIGN="LEFT">11</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">11 (11)</TD>
<TD ALIGN="LEFT">11 (11)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_shiftreg:info_data_shift_out|</TD>
<TD ALIGN="LEFT">23 (23)</TD>
<TD ALIGN="LEFT">23</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">23 (23)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_shiftreg:ram_data_shift_out|</TD>
<TD ALIGN="LEFT">72 (72)</TD>
<TD ALIGN="LEFT">72</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">72 (72)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_rom_sr:crc_rom_sr|</TD>
<TD ALIGN="LEFT">18 (18)</TD>
<TD ALIGN="LEFT">8</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">10 (10)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">8 (8)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr</TD>
</TR>
</TABLE>
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.<br>
<P><A NAME="13"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Delay Chain Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Name</TH>
<TH>Pin Type</TH>
<TH>Pad to Core 0</TH>
<TH>Pad to Core 1</TH>
<TH>Pad to Input Register</TH>
<TH>TCO</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">Input</TD>
<TD ALIGN="LEFT">OFF</TD>
<TD ALIGN="LEFT">OFF</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">DOUT</TD>
<TD ALIGN="LEFT">Input</TD>
<TD ALIGN="LEFT">ON</TD>
<TD ALIGN="LEFT">ON</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">DIN</TD>
<TD ALIGN="LEFT">Output</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">BCKIN</TD>
<TD ALIGN="LEFT">Output</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LRCIN</TD>
<TD ALIGN="LEFT">Output</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">RESETn</TD>
<TD ALIGN="LEFT">Output</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
</TABLE>
<P><A NAME="14"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Pad To Core Delay Chain Fanout</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Source Pin / Fanout</TH>
<TH>Pad To Core Index</TH>
<TH>Setting</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|R_IN[15]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[30]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[31]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|LRCOUT_INT</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[29]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|R_IN[14]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|LEFT_OUT[15]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[28]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|R_IN[13]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|LEFT_OUT[14]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[31]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|COUNT[1]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|COUNT[3]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|COUNT[5]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|COUNT[6]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[27]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|R_IN[12]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|LEFT_OUT[13]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[30]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|regoutff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella8</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella10</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella9</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[26]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|R_IN[11]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|LEFT_OUT[12]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[29]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella10</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella7</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella1</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[25]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|R_IN[10]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|LEFT_OUT[11]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[28]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella9</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|RIGHT_OUT[9]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|LEFT_OUT[0]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|LEFT_OUT[10]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|LEFT_OUT[1]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|LEFT_OUT[2]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|LEFT_OUT[3]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|LEFT_OUT[4]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|LEFT_OUT[5]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|LEFT_OUT[6]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|LEFT_OUT[7]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|LEFT_OUT[8]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|LEFT_OUT[9]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[0]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[10]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[11]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[12]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[13]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[14]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[15]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[16]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[17]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[18]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[19]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[1]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[20]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[21]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[22]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[23]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[24]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[25]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[26]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[27]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[2]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[3]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[4]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[5]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[6]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[7]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[8]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[9]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|RIGHT_OUT[0]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|RIGHT_OUT[10]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|RIGHT_OUT[11]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|RIGHT_OUT[12]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|RIGHT_OUT[13]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|RIGHT_OUT[14]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|RIGHT_OUT[15]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|RIGHT_OUT[1]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|RIGHT_OUT[2]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|RIGHT_OUT[3]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|RIGHT_OUT[7]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|RIGHT_OUT[4]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|RIGHT_OUT[5]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|RIGHT_OUT[6]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|RIGHT_OUT[8]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|condition_delay_reg[2]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella6</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella4</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella8</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella10</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella9</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella6</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella7</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella3</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella1</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella5</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[24]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|R_IN[9]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella8</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|condition_delay_reg[1]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella5</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella3</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[23]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|R_IN[8]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella7</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella4</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella4</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[22]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|R_IN[7]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella6</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella3</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella5</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[21]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|R_IN[6]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[20]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|R_IN[5]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella1</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[19]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|R_IN[4]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[18]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|R_IN[3]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[17]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|R_IN[2]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[16]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|R_IN[1]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[0]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[15]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|R_IN[0]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[1]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[14]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|L_IN[15]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[2]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[13]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|L_IN[14]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[3]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[12]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|L_IN[13]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[4]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[11]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|L_IN[12]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[5]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[10]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|L_IN[11]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[6]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[9]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|L_IN[10]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[7]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[8]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|L_IN[9]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[8]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[7]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|L_IN[8]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[9]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[6]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|L_IN[7]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[10]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[5]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|L_IN[6]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[4]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|L_IN[5]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][0]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[3]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|L_IN[4]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][1]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[2]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|L_IN[3]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][2]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a3</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[1]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|L_IN[2]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][3]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTOUT[0]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|L_IN[1]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][4]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a5</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|L_IN[0]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][5]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a6</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][6]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a7</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][7]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a8</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][8]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][9]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][10]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][11]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][12]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a13</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][13]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][14]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a15</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][15]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a16</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][16]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a17</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][17]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a18</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][18]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a19</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][19]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a20</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][20]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][21]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][22]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][23]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][24]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][25]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a26</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][26]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a27</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][27]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a28</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][28]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a29</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][29]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][30]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a31</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][31]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a32</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][32]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][33]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][34]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][35]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][36]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][37]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][38]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a39</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][39]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][40]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a41</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][41]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a42</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][42]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a43</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][43]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a44</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][44]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a45</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][45]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][46]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][47]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][48]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][49]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][50]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a51</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][51]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a52</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][52]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][53]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][54]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a55</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][55]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a56</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][56]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][57]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a58</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][58]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][59]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][60]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][61]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a62</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][62]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a63</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][63]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a64</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][64]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][65]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][66]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a67</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][67]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][68]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][69]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][70]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][71]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|valid_data_ready_delayed</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|NEW_SAMPLE</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|COUNT[2]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|COUNT[4]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|condition_delay_reg[3]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[71]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[58]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[59]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[70]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[2]</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">DOUT</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PCM3006:inst6|SHIFTIN[0]</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">ON</TD>
</TR>
</TABLE>
<P><A NAME="15"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Control Signals</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Name</TH>
<TH>Location</TH>
<TH>Fan-Out</TH>
<TH>Usage</TH>
<TH>Global</TH>
<TH>Global Resource Used</TH>
<TH>Global Line Name</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">PIN_B12</TD>
<TD ALIGN="LEFT">518</TD>
<TD ALIGN="LEFT">Clock</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Global clock</TD>
<TD ALIGN="LEFT">GCLK6</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">PCM3006:inst6|Equal0~66</TD>
<TD ALIGN="LEFT">LC_X32_Y16_N1</TD>
<TD ALIGN="LEFT">32</TD>
<TD ALIGN="LEFT">Clock enable</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">PCM3006:inst6|NEGEDGE_BCK</TD>
<TD ALIGN="LEFT">LC_X37_Y17_N4</TD>
<TD ALIGN="LEFT">32</TD>
<TD ALIGN="LEFT">Clock enable</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">PCM3006:inst6|NEW_SAMPLE</TD>
<TD ALIGN="LEFT">LC_X32_Y16_N1</TD>
<TD ALIGN="LEFT">32</TD>
<TD ALIGN="LEFT">Clock enable</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">PCM3006:inst6|POSEDGE_BCK</TD>
<TD ALIGN="LEFT">LC_X37_Y17_N2</TD>
<TD ALIGN="LEFT">32</TD>
<TD ALIGN="LEFT">Clock enable</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">JTAG_X1_Y13_N1</TD>
<TD ALIGN="LEFT">467</TD>
<TD ALIGN="LEFT">Clock</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Global clock</TD>
<TD ALIGN="LEFT">GCLK2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">JTAG_X1_Y13_N1</TD>
<TD ALIGN="LEFT">22</TD>
<TD ALIGN="LEFT">Sync. clear</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|CLR_SIGNAL</TD>
<TD ALIGN="LEFT">LC_X27_Y13_N4</TD>
<TD ALIGN="LEFT">28</TD>
<TD ALIGN="LEFT">Async. clear</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Global clock</TD>
<TD ALIGN="LEFT">GCLK1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0</TD>
<TD ALIGN="LEFT">LC_X28_Y13_N2</TD>
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">Clock enable</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|IRF_ENABLE[1]~77</TD>
<TD ALIGN="LEFT">LC_X28_Y13_N8</TD>
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">Clock enable</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21</TD>
<TD ALIGN="LEFT">LC_X27_Y12_N9</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">Clock enable</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|comb~52</TD>
<TD ALIGN="LEFT">LC_X30_Y14_N8</TD>
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">Clock enable</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">LC_X30_Y12_N5</TD>
<TD ALIGN="LEFT">19</TD>
<TD ALIGN="LEFT">Async. clear</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~213</TD>
<TD ALIGN="LEFT">LC_X29_Y14_N9</TD>
<TD ALIGN="LEFT">8</TD>
<TD ALIGN="LEFT">Clock enable</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]</TD>
<TD ALIGN="LEFT">LC_X27_Y14_N2</TD>
<TD ALIGN="LEFT">9</TD>
<TD ALIGN="LEFT">Async. clear</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]</TD>
<TD ALIGN="LEFT">LC_X27_Y14_N4</TD>
<TD ALIGN="LEFT">40</TD>
<TD ALIGN="LEFT">Clock enable</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]</TD>
<TD ALIGN="LEFT">LC_X27_Y13_N7</TD>
<TD ALIGN="LEFT">15</TD>
<TD ALIGN="LEFT">Async. clear</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Global clock</TD>
<TD ALIGN="LEFT">GCLK5</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]</TD>
<TD ALIGN="LEFT">LC_X26_Y12_N2</TD>
<TD ALIGN="LEFT">12</TD>
<TD ALIGN="LEFT">Clock enable</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]</TD>
<TD ALIGN="LEFT">LC_X26_Y13_N2</TD>
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">Clock enable</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]</TD>
<TD ALIGN="LEFT">LC_X28_Y12_N9</TD>
<TD ALIGN="LEFT">14</TD>
<TD ALIGN="LEFT">Async. clear</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1527</TD>
<TD ALIGN="LEFT">LC_X29_Y12_N2</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">Clock enable</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~813</TD>
<TD ALIGN="LEFT">LC_X29_Y11_N0</TD>
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">Sync. clear</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~814</TD>
<TD ALIGN="LEFT">LC_X29_Y11_N2</TD>
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">Clock enable</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|comb~154</TD>
<TD ALIGN="LEFT">LC_X30_Y17_N1</TD>
<TD ALIGN="LEFT">11</TD>
<TD ALIGN="LEFT">Clock enable</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|reset_all</TD>
<TD ALIGN="LEFT">LC_X23_Y13_N2</TD>
<TD ALIGN="LEFT">374</TD>
<TD ALIGN="LEFT">Async. clear</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Global clock</TD>
<TD ALIGN="LEFT">GCLK0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~51</TD>
<TD ALIGN="LEFT">LC_X29_Y16_N3</TD>
<TD ALIGN="LEFT">11</TD>
<TD ALIGN="LEFT">Clock enable</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_ena_int~43</TD>
<TD ALIGN="LEFT">LC_X30_Y16_N9</TD>
<TD ALIGN="LEFT">36</TD>
<TD ALIGN="LEFT">Clock enable</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~0</TD>
<TD ALIGN="LEFT">LC_X23_Y13_N4</TD>
<TD ALIGN="LEFT">11</TD>
<TD ALIGN="LEFT">Async. clear</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Global clock</TD>
<TD ALIGN="LEFT">GCLK3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~1</TD>
<TD ALIGN="LEFT">LC_X29_Y16_N7</TD>
<TD ALIGN="LEFT">11</TD>
<TD ALIGN="LEFT">Clock enable</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~0</TD>
<TD ALIGN="LEFT">LC_X42_Y14_N7</TD>
<TD ALIGN="LEFT">12</TD>
<TD ALIGN="LEFT">Sync. clear</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena</TD>
<TD ALIGN="LEFT">LC_X29_Y13_N8</TD>
<TD ALIGN="LEFT">236</TD>
<TD ALIGN="LEFT">Clock enable</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~52</TD>
<TD ALIGN="LEFT">LC_X21_Y15_N1</TD>
<TD ALIGN="LEFT">11</TD>
<TD ALIGN="LEFT">Clock enable</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset</TD>
<TD ALIGN="LEFT">LC_X29_Y13_N6</TD>
<TD ALIGN="LEFT">11</TD>
<TD ALIGN="LEFT">Async. clear</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Global clock</TD>
<TD ALIGN="LEFT">GCLK4</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|modulus_trigger</TD>
<TD ALIGN="LEFT">LC_X21_Y16_N7</TD>
<TD ALIGN="LEFT">7</TD>
<TD ALIGN="LEFT">Sync. load</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena</TD>
<TD ALIGN="LEFT">LC_X28_Y16_N7</TD>
<TD ALIGN="LEFT">79</TD>
<TD ALIGN="LEFT">Async. clear</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Global clock</TD>
<TD ALIGN="LEFT">GCLK7</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1]~1136</TD>
<TD ALIGN="LEFT">LC_X28_Y12_N2</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">Clock enable</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~438</TD>
<TD ALIGN="LEFT">LC_X28_Y13_N3</TD>
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">Clock enable</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
</TABLE>
<P><A NAME="16"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Global & Other Fast Signals</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Name</TH>
<TH>Location</TH>
<TH>Fan-Out</TH>
<TH>Global Resource Used</TH>
<TH>Global Line Name</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">PIN_B12</TD>
<TD ALIGN="LEFT">518</TD>
<TD ALIGN="LEFT">Global clock</TD>
<TD ALIGN="LEFT">GCLK6</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">JTAG_X1_Y13_N1</TD>
<TD ALIGN="LEFT">467</TD>
<TD ALIGN="LEFT">Global clock</TD>
<TD ALIGN="LEFT">GCLK2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|CLR_SIGNAL</TD>
<TD ALIGN="LEFT">LC_X27_Y13_N4</TD>
<TD ALIGN="LEFT">28</TD>
<TD ALIGN="LEFT">Global clock</TD>
<TD ALIGN="LEFT">GCLK1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]</TD>
<TD ALIGN="LEFT">LC_X27_Y13_N7</TD>
<TD ALIGN="LEFT">15</TD>
<TD ALIGN="LEFT">Global clock</TD>
<TD ALIGN="LEFT">GCLK5</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|reset_all</TD>
<TD ALIGN="LEFT">LC_X23_Y13_N2</TD>
<TD ALIGN="LEFT">374</TD>
<TD ALIGN="LEFT">Global clock</TD>
<TD ALIGN="LEFT">GCLK0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~0</TD>
<TD ALIGN="LEFT">LC_X23_Y13_N4</TD>
<TD ALIGN="LEFT">11</TD>
<TD ALIGN="LEFT">Global clock</TD>
<TD ALIGN="LEFT">GCLK3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset</TD>
<TD ALIGN="LEFT">LC_X29_Y13_N6</TD>
<TD ALIGN="LEFT">11</TD>
<TD ALIGN="LEFT">Global clock</TD>
<TD ALIGN="LEFT">GCLK4</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena</TD>
<TD ALIGN="LEFT">LC_X28_Y16_N7</TD>
<TD ALIGN="LEFT">79</TD>
<TD ALIGN="LEFT">Global clock</TD>
<TD ALIGN="LEFT">GCLK7</TD>
</TR>
</TABLE>
<P><A NAME="17"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Non-Global High Fan-Out Signals</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Name</TH>
<TH>Fan-Out</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena</TD>
<TD ALIGN="LEFT">236</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~30</TD>
<TD ALIGN="LEFT">73</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]</TD>
<TD ALIGN="LEFT">56</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]</TD>
<TD ALIGN="LEFT">40</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">39</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">39</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">39</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">39</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">39</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">39</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">39</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[9]</TD>
<TD ALIGN="LEFT">39</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">39</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[10]</TD>
<TD ALIGN="LEFT">39</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">39</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[10]</TD>
<TD ALIGN="LEFT">37</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[9]</TD>
<TD ALIGN="LEFT">37</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">37</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">37</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">37</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">37</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">37</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">37</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">37</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">37</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">37</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_ena_int~43</TD>
<TD ALIGN="LEFT">36</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">PCM3006:inst6|LRCOUT_INT</TD>
<TD ALIGN="LEFT">36</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">PCM3006:inst6|Add0~114</TD>
<TD ALIGN="LEFT">33</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">PCM3006:inst6|POSEDGE_BCK</TD>
<TD ALIGN="LEFT">32</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">PCM3006:inst6|NEW_SAMPLE</TD>
<TD ALIGN="LEFT">32</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">PCM3006:inst6|Equal0~66</TD>
<TD ALIGN="LEFT">32</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">PCM3006:inst6|NEGEDGE_BCK</TD>
<TD ALIGN="LEFT">32</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sdr~21</TD>
<TD ALIGN="LEFT">25</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">22</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">19</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]</TD>
<TD ALIGN="LEFT">14</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~0</TD>
<TD ALIGN="LEFT">12</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]</TD>
<TD ALIGN="LEFT">12</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~51</TD>
<TD ALIGN="LEFT">11</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~52</TD>
<TD ALIGN="LEFT">11</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|non_zero_sample_depth_gen~0</TD>
<TD ALIGN="LEFT">11</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|comb~154</TD>
<TD ALIGN="LEFT">11</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~1</TD>
<TD ALIGN="LEFT">11</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]</TD>
<TD ALIGN="LEFT">11</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]</TD>
<TD ALIGN="LEFT">10</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]</TD>
<TD ALIGN="LEFT">9</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]</TD>
<TD ALIGN="LEFT">9</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[5]</TD>
<TD ALIGN="LEFT">9</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]</TD>
<TD ALIGN="LEFT">9</TD>
</TR>
</TABLE>
<P><A NAME="18"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Fitter RAM Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Name</TH>
<TH>Type</TH>
<TH>Mode</TH>
<TH>Port A Depth</TH>
<TH>Port A Width</TH>
<TH>Port B Depth</TH>
<TH>Port B Width</TH>
<TH>Port A Input Registers</TH>
<TH>Port A Output Registers</TH>
<TH>Port B Input Registers</TH>
<TH>Port B Output Registers</TH>
<TH>Size</TH>
<TH>Implementation Port A Depth</TH>
<TH>Implementation Port A Width</TH>
<TH>Implementation Port B Depth</TH>
<TH>Implementation Port B Width</TH>
<TH>Implementation Bits</TH>
<TH>M4Ks</TH>
<TH>MIF</TH>
<TH>Location</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ALTSYNCRAM</TD>
<TD ALIGN="LEFT">AUTO</TD>
<TD ALIGN="LEFT">Simple Dual Port</TD>
<TD ALIGN="LEFT">2048</TD>
<TD ALIGN="LEFT">72</TD>
<TD ALIGN="LEFT">2048</TD>
<TD ALIGN="LEFT">72</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">no</TD>
<TD ALIGN="LEFT">147456</TD>
<TD ALIGN="LEFT">2048</TD>
<TD ALIGN="LEFT">72</TD>
<TD ALIGN="LEFT">2048</TD>
<TD ALIGN="LEFT">72</TD>
<TD ALIGN="LEFT">147456</TD>
<TD ALIGN="LEFT">36</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">M4K_X33_Y17, M4K_X33_Y16, M4K_X33_Y14, M4K_X33_Y24, M4K_X33_Y19, M4K_X33_Y15, M4K_X33_Y13, M4K_X33_Y8, M4K_X19_Y13, M4K_X19_Y10, M4K_X19_Y11, M4K_X19_Y12, M4K_X19_Y8, M4K_X19_Y9, M4K_X19_Y14, M4K_X19_Y21, M4K_X19_Y20, M4K_X19_Y24, M4K_X19_Y22, M4K_X19_Y23, M4K_X19_Y15, M4K_X33_Y20, M4K_X33_Y22, M4K_X33_Y23, M4K_X33_Y21, M4K_X33_Y18, M4K_X33_Y9, M4K_X33_Y11, M4K_X33_Y10, M4K_X33_Y7, M4K_X33_Y12, M4K_X19_Y17, M4K_X19_Y19, M4K_X19_Y16, M4K_X19_Y7, M4K_X19_Y18</TD>
</TR>
</TABLE>
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.<br>
<P><A NAME="19"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Interconnect Usage Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Interconnect Resource Type</TH>
<TH>Usage</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">C4s</TD>
<TD ALIGN="LEFT">1,073 / 30,600 ( 4 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Direct links</TD>
<TD ALIGN="LEFT">170 / 43,552 ( < 1 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Global clocks</TD>
<TD ALIGN="LEFT">8 / 8 ( 100 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LAB clocks</TD>
<TD ALIGN="LEFT">97 / 312 ( 31 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LUT chains</TD>
<TD ALIGN="LEFT">21 / 10,854 ( < 1 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Local interconnects</TD>
<TD ALIGN="LEFT">1,883 / 43,552 ( 4 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">M4K buffers</TD>
<TD ALIGN="LEFT">72 / 1,872 ( 4 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">R4s</TD>
<TD ALIGN="LEFT">1,431 / 28,560 ( 5 % )</TD>
</TR>
</TABLE>
<P><A NAME="20"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>LAB Logic Elements</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Number of Logic Elements&nbsp; (Average = 7.85)</TH>
<TH>Number of LABs&nbsp; (Total = 129)</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">22</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">6</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">6</TD>
<TD ALIGN="LEFT">2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">7</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">8</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">9</TD>
<TD ALIGN="LEFT">2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">10</TD>
<TD ALIGN="LEFT">93</TD>
</TR>
</TABLE>
<P><A NAME="21"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>LAB-wide Signals</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>LAB-wide Signals&nbsp; (Average = 2.29)</TH>
<TH>Number of LABs&nbsp; (Total = 129)</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">1 Async. clear</TD>
<TD ALIGN="LEFT">80</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">1 Clock</TD>
<TD ALIGN="LEFT">75</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">1 Clock enable</TD>
<TD ALIGN="LEFT">69</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">1 Sync. clear</TD>
<TD ALIGN="LEFT">5</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">2 Async. clears</TD>
<TD ALIGN="LEFT">2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">2 Clock enables</TD>
<TD ALIGN="LEFT">12</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">2 Clocks</TD>
<TD ALIGN="LEFT">52</TD>
</TR>
</TABLE>
<P><A NAME="22"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>LAB Signals Sourced</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Number of Signals Sourced&nbsp; (Average = 8.55)</TH>
<TH>Number of LABs&nbsp; (Total = 129)</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">22</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">6</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">6</TD>
<TD ALIGN="LEFT">2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">7</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">8</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">9</TD>
<TD ALIGN="LEFT">2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">10</TD>
<TD ALIGN="LEFT">36</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">11</TD>
<TD ALIGN="LEFT">29</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">12</TD>
<TD ALIGN="LEFT">26</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">13</TD>
<TD ALIGN="LEFT">1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">14</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">15</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">16</TD>
<TD ALIGN="LEFT">1</TD>
</TR>
</TABLE>
<P><A NAME="23"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>LAB Signals Sourced Out</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Number of Signals Sourced Out&nbsp; (Average = 4.59)</TH>
<TH>Number of LABs&nbsp; (Total = 129)</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">33</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">8</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">8</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">26</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">6</TD>
<TD ALIGN="LEFT">26</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">7</TD>
<TD ALIGN="LEFT">5</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">8</TD>
<TD ALIGN="LEFT">7</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">9</TD>
<TD ALIGN="LEFT">4</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">10</TD>
<TD ALIGN="LEFT">9</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">11</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">12</TD>
<TD ALIGN="LEFT">1</TD>
</TR>
</TABLE>
<P><A NAME="24"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>LAB Distinct Inputs</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Number of Distinct Inputs&nbsp; (Average = 8.39)</TH>
<TH>Number of LABs&nbsp; (Total = 129)</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">24</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">3</TD>
<TD ALIGN="LEFT">4</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">4</TD>
<TD ALIGN="LEFT">10</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">6</TD>
<TD ALIGN="LEFT">3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">7</TD>
<TD ALIGN="LEFT">3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">8</TD>
<TD ALIGN="LEFT">34</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">9</TD>
<TD ALIGN="LEFT">8</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">10</TD>
<TD ALIGN="LEFT">10</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">11</TD>
<TD ALIGN="LEFT">1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">12</TD>
<TD ALIGN="LEFT">3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">13</TD>
<TD ALIGN="LEFT">1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">14</TD>
<TD ALIGN="LEFT">3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">15</TD>
<TD ALIGN="LEFT">10</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">16</TD>
<TD ALIGN="LEFT">2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">17</TD>
<TD ALIGN="LEFT">2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">18</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">19</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">20</TD>
<TD ALIGN="LEFT">2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">21</TD>
<TD ALIGN="LEFT">6</TD>
</TR>
</TABLE>
<P><A NAME="25"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Fitter Device Options</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Option</TH>
<TH>Setting</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Enable user-supplied start-up clock (CLKUSR)</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Enable device-wide reset (DEV_CLRn)</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Enable device-wide output enable (DEV_OE) </TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Enable INIT_DONE output</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Configuration scheme</TD>
<TD ALIGN="LEFT">Active Serial</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Error detection CRC</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Reserve ASDO pin after configuration.</TD>
<TD ALIGN="LEFT">As input tri-stated</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Reserve all unused pins</TD>
<TD ALIGN="LEFT">As input tri-stated</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Base pin-out file on sameframe device</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
</TABLE>
<P><A NAME="26"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Advanced Data - General</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Name</TH>
<TH>Value</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Status Code</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Desired User Slack</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Fit Attempts</TD>
<TD ALIGN="LEFT">1</TD>
</TR>
</TABLE>
<P><A NAME="27"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Advanced Data - Placement Preparation</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Name</TH>
<TH>Value</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto Fit Point 1 - Fit Attempt 1</TD>
<TD ALIGN="LEFT">ff</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Mid Wire Use - Fit Attempt 1</TD>
<TD ALIGN="LEFT">7</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Mid Slack - Fit Attempt 1</TD>
<TD ALIGN="LEFT">73571</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Internal Atom Count - Fit Attempt 1</TD>
<TD ALIGN="LEFT">1013</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LE/ALM Count - Fit Attempt 1</TD>
<TD ALIGN="LEFT">1013</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LAB Count - Fit Attempt 1</TD>
<TD ALIGN="LEFT">129</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Outputs per Lab - Fit Attempt 1</TD>
<TD ALIGN="LEFT">5.023</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Inputs per LAB - Fit Attempt 1</TD>
<TD ALIGN="LEFT">6.806</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Global Inputs per LAB - Fit Attempt 1</TD>
<TD ALIGN="LEFT">2.016</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LAB Constraint 'non-global clock / CE pair + async load' - Fit Attempt 1</TD>
<TD ALIGN="LEFT">0:129</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LAB Constraint 'ce + sync load' - Fit Attempt 1</TD>
<TD ALIGN="LEFT">0:40;1:76;2:13</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LAB Constraint 'non-global controls' - Fit Attempt 1</TD>
<TD ALIGN="LEFT">0:35;1:76;2:18</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LAB Constraint 'un-route combination' - Fit Attempt 1</TD>
<TD ALIGN="LEFT">0:35;1:76;2:18</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LAB Constraint 'non-global with asyn_clear' - Fit Attempt 1</TD>
<TD ALIGN="LEFT">0:26;1:20;2:76;3:7</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LAB Constraint 'un-route with async_clear' - Fit Attempt 1</TD>
<TD ALIGN="LEFT">0:26;1:20;2:76;3:7</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LAB Constraint 'non-global async clear + sync clear' - Fit Attempt 1</TD>
<TD ALIGN="LEFT">0:120;1:8;2:1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LAB Constraint 'global non-clock/non-asynch_clear' - Fit Attempt 1</TD>
<TD ALIGN="LEFT">0:129</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LAB Constraint 'ygr_cl_ngclk_gclkce_sload_aload_constraint' - Fit Attempt 1</TD>
<TD ALIGN="LEFT">0:40;1:89</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LAB Constraint 'global control signals' - Fit Attempt 1</TD>
<TD ALIGN="LEFT">0:2;1:46;2:28;3:53</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1</TD>
<TD ALIGN="LEFT">0:2;1:52;2:75</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LAB Constraint 'aload_aclr pair with aload used' - Fit Attempt 1</TD>
<TD ALIGN="LEFT">0:129</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LAB Constraint 'aload_aclr pair' - Fit Attempt 1</TD>
<TD ALIGN="LEFT">0:2;1:71;2:56</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LAB Constraint 'sload_sclear pair' - Fit Attempt 1</TD>
<TD ALIGN="LEFT">0:65;1:64</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LAB Constraint 'invert_a constraint' - Fit Attempt 1</TD>
<TD ALIGN="LEFT">0:38;1:91</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LAB Constraint 'has placement constraint' - Fit Attempt 1</TD>
<TD ALIGN="LEFT">0:121;1:8</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LAB Constraint 'use of ADATA or SDATA by registers constraint' - Fit Attempt 1</TD>
<TD ALIGN="LEFT">0:129</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LEs in Chains - Fit Attempt 1</TD>
<TD ALIGN="LEFT">65</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LEs in Long Chains - Fit Attempt 1</TD>
<TD ALIGN="LEFT">45</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LABs with Chains - Fit Attempt 1</TD>
<TD ALIGN="LEFT">11</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LABs with Multiple Chains - Fit Attempt 1</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Time - Fit Attempt 1</TD>
<TD ALIGN="LEFT">1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Time in tsm_tan.dll - Fit Attempt 1</TD>
<TD ALIGN="LEFT">0.230</TD>
</TR>
</TABLE>
<P><A NAME="28"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Advanced Data - Placement</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Name</TH>
<TH>Value</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto Fit Point 2 - Fit Attempt 1</TD>
<TD ALIGN="LEFT">ff</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Early Wire Use - Fit Attempt 1</TD>
<TD ALIGN="LEFT">2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Early Slack - Fit Attempt 1</TD>
<TD ALIGN="LEFT">72287</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto Fit Point 3 - Fit Attempt 1</TD>
<TD ALIGN="LEFT">ff</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto Fit Point 4 - Fit Attempt 1</TD>
<TD ALIGN="LEFT">ff</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Mid Wire Use - Fit Attempt 1</TD>
<TD ALIGN="LEFT">4</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Mid Slack - Fit Attempt 1</TD>
<TD ALIGN="LEFT">72102</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Late Wire Use - Fit Attempt 1</TD>
<TD ALIGN="LEFT">5</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Late Slack - Fit Attempt 1</TD>
<TD ALIGN="LEFT">72102</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto Fit Point 5 - Fit Attempt 1</TD>
<TD ALIGN="LEFT">ff</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Time - Fit Attempt 1</TD>
<TD ALIGN="LEFT">3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Time in tsm_tan.dll - Fit Attempt 1</TD>
<TD ALIGN="LEFT">1.620</TD>
</TR>
</TABLE>
<P><A NAME="29"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Advanced Data - Routing</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Name</TH>
<TH>Value</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Early Slack - Fit Attempt 1</TD>
<TD ALIGN="LEFT">73715</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Early Wire Use - Fit Attempt 1</TD>
<TD ALIGN="LEFT">5</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Peak Regional Wire - Fit Attempt 1</TD>
<TD ALIGN="LEFT">11</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Mid Slack - Fit Attempt 1</TD>
<TD ALIGN="LEFT">73099</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Late Slack - Fit Attempt 1</TD>
<TD ALIGN="LEFT">73099</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Late Slack - Fit Attempt 1</TD>
<TD ALIGN="LEFT">73099</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Late Wire Use - Fit Attempt 1</TD>
<TD ALIGN="LEFT">6</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Time - Fit Attempt 1</TD>
<TD ALIGN="LEFT">7</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Time in tsm_dat.dll - Fit Attempt 1</TD>
<TD ALIGN="LEFT">0.010</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Time in tsm_tan.dll - Fit Attempt 1</TD>
<TD ALIGN="LEFT">4.650</TD>
</TR>
</TABLE>
<P><A NAME="30"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Fitter Messages</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<PRE>
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jul 05 11:18:13 2006
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ex10 -c ex10
Info: Selected device EP1C12F256C7 for design "ex10"
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP1C6F256C7 is compatible
    Info: Device EP1C6F256I7 is compatible
    Info: Device EP1C12F256I7 is compatible
Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Info: Completed User Assigned Global Signals Promotion Operation
Info: DQS I/O pins require 0 global routing resources
Info: Automatically promoted signal "12_288MHz" to use Global clock
Info: Pin "12_288MHz" drives global clock, but is not placed in a dedicated clock pin position
Info: Automatically promoted signal "altera_internal_jtag~TCKUTAP" to use Global clock
Info: Automatically promoted some destinations of signal "sld_signaltap:auto_signaltap_0|reset_all" to use Global clock
    Info: Destination "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset" may be non-global or may not use global clock
Info: Automatically promoted some destinations of signal "sld_hub:sld_hub_inst|CLR_SIGNAL" to use Global clock
    Info: Destination "sld_signaltap:auto_signaltap_0|reset_all" may be non-global or may not use global clock
    Info: Destination "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~0" may be non-global or may not use global clock
Info: Automatically promoted some destinations of signal "sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]" to use Global clock
    Info: Destination "sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]" may be non-global or may not use global clock
    Info: Destination "sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]" may be non-global or may not use global clock
Info: Automatically promoted signal "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~0" to use Global clock
Info: Automatically promoted signal "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset" to use Global clock
Info: Automatically promoted some destinations of signal "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena" to use Global clock
    Info: Destination "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]" may be non-global or may not use global clock
    Info: Destination "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]" may be non-global or may not use global clock
    Info: Destination "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]" may be non-global or may not use global clock
    Info: Destination "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]" may be non-global or may not use global clock
    Info: Destination "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]" may be non-global or may not use global clock
    Info: Destination "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]" may be non-global or may not use global clock
    Info: Destination "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]" may be non-global or may not use global clock
    Info: Destination "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]" may be non-global or may not use global clock
    Info: Destination "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]" may be non-global or may not use global clock
    Info: Destination "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]" may be non-global or may not use global clock
    Info: Limited to 10 non-global destinations
Info: Completed Auto Global Promotion Operation
Info: Starting register packing
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option
Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density
Info: Finished moving registers into I/O cells, LUTs, and RAM blocks
Info: Finished register packing: elapsed time is 00:00:01
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:03
Info: Estimated most critical path is register to register delay of 7.794 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X29_Y13; Fanout = 4; REG Node = 'sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]'
    Info: 2: + IC(1.696 ns) + CELL(0.522 ns) = 2.218 ns; Loc. = LAB_X35_Y18; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1134'
    Info: 3: + IC(0.056 ns) + CELL(0.522 ns) = 2.796 ns; Loc. = LAB_X35_Y18; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1138'
    Info: 4: + IC(1.634 ns) + CELL(0.522 ns) = 4.952 ns; Loc. = LAB_X41_Y13; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1154'
    Info: 5: + IC(0.056 ns) + CELL(0.522 ns) = 5.530 ns; Loc. = LAB_X41_Y13; Fanout = 5; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1159'
    Info: 6: + IC(1.841 ns) + CELL(0.423 ns) = 7.794 ns; Loc. = LAB_X29_Y16; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]'
    Info: Total cell delay = 2.511 ns ( 32.22 % )
    Info: Total interconnect delay = 5.283 ns ( 67.78 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 4% of the available device resources. Peak interconnect usage is 11%
    Info: The peak interconnect region extends from location x32_y14 to location x42_y27
Info: Fitter routing operations ending: elapsed time is 00:00:07
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Completed Fixed Delay Chain Operation
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Completed Auto Delay Chain Operation
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin RESETn has VCC driving its datain port
Info: Quartus II Fitter was successful. 0 errors, 1 warning
    Info: Processing ended: Wed Jul 05 11:18:47 2006
    Info: Elapsed time: 00:00:35
</PRE>
<HR>

<A HREF="#top">Top</A>

</BODY>

</HTML>

