// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cnn_HH_
#define _cnn_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "soft_max.h"
#include "conv_2.h"
#include "conv_1.h"
#include "max_pool_1.h"
#include "max_pool_2.h"
#include "flat.h"
#include "cnn_fpext_32ns_64vdy.h"
#include "cnn_mac_muladd_9nwdI.h"
#include "cnn_mac_muladd_14xdS.h"
#include "cnn_mac_muladd_9syd2.h"
#include "cnn_mac_muladd_13zec.h"
#include "cnn_dense_1_bias_V.h"
#include "cnn_dense_1_weighpcA.h"
#include "cnn_dense_2_bias_V.h"
#include "cnn_dense_2_weighqcK.h"
#include "cnn_dense_out_biarcU.h"
#include "cnn_dense_out_weisc4.h"
#include "cnn_dense_array_V.h"
#include "cnn_conv_1_input_V.h"
#include "cnn_conv_1_out_V.h"
#include "cnn_max_pool_1_outde.h"
#include "cnn_conv_2_out_V.h"
#include "cnn_max_pool_2_ouudo.h"
#include "cnn_dense_1_out_V.h"
#include "cnn_dense_2_out_V.h"
#include "cnn_prediction_V.h"
#include "cnn_CRTL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CRTL_BUS_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CRTL_BUS_DATA_WIDTH = 32>
struct cnn : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_lv<32> > cnn_input_Addr_A;
    sc_out< sc_logic > cnn_input_EN_A;
    sc_out< sc_lv<4> > cnn_input_WEN_A;
    sc_out< sc_lv<32> > cnn_input_Din_A;
    sc_in< sc_lv<32> > cnn_input_Dout_A;
    sc_out< sc_logic > cnn_input_Clk_A;
    sc_out< sc_logic > cnn_input_Rst_A;
    sc_out< sc_lv<32> > prediction_output_Addr_A;
    sc_out< sc_logic > prediction_output_EN_A;
    sc_out< sc_lv<4> > prediction_output_WEN_A;
    sc_out< sc_lv<32> > prediction_output_Din_A;
    sc_in< sc_lv<32> > prediction_output_Dout_A;
    sc_out< sc_logic > prediction_output_Clk_A;
    sc_out< sc_logic > prediction_output_Rst_A;
    sc_in< sc_logic > s_axi_CRTL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CRTL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH/8> > s_axi_CRTL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CRTL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CRTL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CRTL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    cnn(sc_module_name name);
    SC_HAS_PROCESS(cnn);

    ~cnn();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cnn_dense_1_bias_V* dense_1_bias_V_U;
    cnn_dense_1_weighpcA* dense_1_weights_V_U;
    cnn_dense_2_bias_V* dense_2_bias_V_U;
    cnn_dense_2_weighqcK* dense_2_weights_V_U;
    cnn_dense_out_biarcU* dense_out_bias_V_U;
    cnn_dense_out_weisc4* dense_out_weights_V_U;
    cnn_CRTL_BUS_s_axi<C_S_AXI_CRTL_BUS_ADDR_WIDTH,C_S_AXI_CRTL_BUS_DATA_WIDTH>* cnn_CRTL_BUS_s_axi_U;
    cnn_dense_array_V* dense_array_V_U;
    cnn_conv_1_input_V* conv_1_input_V_U;
    cnn_conv_1_out_V* conv_1_out_V_U;
    cnn_max_pool_1_outde* max_pool_1_out_V_U;
    cnn_conv_2_out_V* conv_2_out_V_U;
    cnn_max_pool_2_ouudo* max_pool_2_out_V_U;
    cnn_max_pool_2_ouudo* flat_array_V_U;
    cnn_dense_1_out_V* dense_1_out_V_U;
    cnn_dense_2_out_V* dense_2_out_V_U;
    cnn_prediction_V* prediction_V_U;
    soft_max* grp_soft_max_fu_780;
    conv_2* grp_conv_2_fu_792;
    conv_1* grp_conv_1_fu_802;
    max_pool_1* grp_max_pool_1_fu_812;
    max_pool_2* grp_max_pool_2_fu_818;
    flat* grp_flat_fu_824;
    cnn_fpext_32ns_64vdy<1,2,32,64>* cnn_fpext_32ns_64vdy_U37;
    cnn_mac_muladd_9nwdI<1,1,9,7,6,15>* cnn_mac_muladd_9nwdI_U38;
    cnn_mac_muladd_14xdS<1,1,14,9,22,22>* cnn_mac_muladd_14xdS_U39;
    cnn_mac_muladd_9syd2<1,1,9,13,22,22>* cnn_mac_muladd_9syd2_U40;
    cnn_mac_muladd_13zec<1,1,13,9,22,22>* cnn_mac_muladd_13zec_U41;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<26> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<6> > dense_1_bias_V_address0;
    sc_signal< sc_logic > dense_1_bias_V_ce0;
    sc_signal< sc_lv<6> > dense_1_bias_V_q0;
    sc_signal< sc_lv<15> > dense_1_weights_V_address0;
    sc_signal< sc_logic > dense_1_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_1_weights_V_q0;
    sc_signal< sc_lv<5> > dense_2_bias_V_address0;
    sc_signal< sc_logic > dense_2_bias_V_ce0;
    sc_signal< sc_lv<9> > dense_2_bias_V_q0;
    sc_signal< sc_lv<11> > dense_2_weights_V_address0;
    sc_signal< sc_logic > dense_2_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_q0;
    sc_signal< sc_lv<4> > dense_out_bias_V_address0;
    sc_signal< sc_logic > dense_out_bias_V_ce0;
    sc_signal< sc_lv<8> > dense_out_bias_V_q0;
    sc_signal< sc_lv<9> > dense_out_weights_V_address0;
    sc_signal< sc_logic > dense_out_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_out_weights_V_q0;
    sc_signal< sc_lv<15> > indvar_flatten_reg_634;
    sc_signal< sc_lv<6> > i_0_i_reg_645;
    sc_signal< sc_lv<14> > p_Val2_s_reg_656;
    sc_signal< sc_lv<9> > j_0_i_reg_668;
    sc_signal< sc_lv<11> > indvar_flatten11_reg_679;
    sc_signal< sc_lv<5> > i_0_i5_reg_690;
    sc_signal< sc_lv<14> > p_Val2_30_reg_701;
    sc_signal< sc_lv<6> > j_0_i10_reg_713;
    sc_signal< sc_lv<9> > indvar_flatten23_reg_724;
    sc_signal< sc_lv<4> > d_0_i_reg_735;
    sc_signal< sc_lv<14> > p_Val2_33_reg_746;
    sc_signal< sc_lv<5> > f_0_i_reg_758;
    sc_signal< sc_lv<5> > i_fu_840_p2;
    sc_signal< sc_lv<5> > i_reg_2057;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<10> > ix_in_fu_846_p2;
    sc_signal< sc_lv<10> > ix_in_reg_2062;
    sc_signal< sc_lv<1> > icmp_ln23_fu_834_p2;
    sc_signal< sc_lv<11> > sub_ln203_fu_876_p2;
    sc_signal< sc_lv<11> > sub_ln203_reg_2067;
    sc_signal< sc_lv<5> > j_1_fu_888_p2;
    sc_signal< sc_lv<5> > j_1_reg_2075;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<11> > add_ln203_8_fu_898_p2;
    sc_signal< sc_lv<11> > add_ln203_8_reg_2080;
    sc_signal< sc_lv<1> > icmp_ln25_fu_882_p2;
    sc_signal< sc_lv<10> > add_ln28_fu_908_p2;
    sc_signal< sc_lv<10> > add_ln28_reg_2090;
    sc_signal< sc_lv<32> > cnn_input_load_reg_2095;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<14> > select_ln603_3_fu_1189_p3;
    sc_signal< sc_lv<14> > select_ln603_3_reg_2101;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln9_fu_1201_p2;
    sc_signal< sc_lv<1> > icmp_ln9_reg_2106;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<15> > add_ln9_fu_1207_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln13_fu_1219_p2;
    sc_signal< sc_lv<1> > icmp_ln13_reg_2115;
    sc_signal< sc_lv<6> > select_ln14_1_fu_1233_p3;
    sc_signal< sc_lv<6> > select_ln14_1_reg_2120;
    sc_signal< sc_lv<64> > zext_ln14_fu_1241_p1;
    sc_signal< sc_lv<64> > zext_ln14_reg_2125;
    sc_signal< sc_lv<9> > j_fu_1263_p2;
    sc_signal< sc_lv<9> > j_reg_2140;
    sc_signal< sc_lv<1> > icmp_ln13_1_fu_1269_p2;
    sc_signal< sc_lv<1> > icmp_ln13_1_reg_2145;
    sc_signal< sc_lv<14> > sum_V_fu_1298_p4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > icmp_ln9_1_fu_1353_p2;
    sc_signal< sc_lv<1> > icmp_ln9_1_reg_2159;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<11> > add_ln9_2_fu_1359_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<1> > icmp_ln13_2_fu_1371_p2;
    sc_signal< sc_lv<1> > icmp_ln13_2_reg_2168;
    sc_signal< sc_lv<5> > select_ln14_4_fu_1385_p3;
    sc_signal< sc_lv<5> > select_ln14_4_reg_2173;
    sc_signal< sc_lv<64> > zext_ln14_2_fu_1393_p1;
    sc_signal< sc_lv<64> > zext_ln14_2_reg_2178;
    sc_signal< sc_lv<6> > j_2_fu_1448_p2;
    sc_signal< sc_lv<6> > j_2_reg_2193;
    sc_signal< sc_lv<1> > icmp_ln13_3_fu_1454_p2;
    sc_signal< sc_lv<1> > icmp_ln13_3_reg_2198;
    sc_signal< sc_lv<14> > sum_V_1_fu_1483_p4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<1> > icmp_ln41_fu_1538_p2;
    sc_signal< sc_lv<1> > icmp_ln41_reg_2212;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state23_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state24_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<9> > add_ln41_fu_1544_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<1> > icmp_ln46_fu_1556_p2;
    sc_signal< sc_lv<1> > icmp_ln46_reg_2221;
    sc_signal< sc_lv<4> > select_ln48_1_fu_1570_p3;
    sc_signal< sc_lv<4> > select_ln48_1_reg_2226;
    sc_signal< sc_lv<64> > zext_ln48_fu_1578_p1;
    sc_signal< sc_lv<64> > zext_ln48_reg_2231;
    sc_signal< sc_lv<5> > f_fu_1633_p2;
    sc_signal< sc_lv<5> > f_reg_2246;
    sc_signal< sc_lv<1> > icmp_ln46_1_fu_1639_p2;
    sc_signal< sc_lv<1> > icmp_ln46_1_reg_2251;
    sc_signal< sc_lv<14> > w_sum_V_fu_1668_p4;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<4> > i_3_fu_1694_p2;
    sc_signal< sc_lv<4> > i_3_reg_2268;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<64> > zext_ln70_fu_1700_p1;
    sc_signal< sc_lv<64> > zext_ln70_reg_2273;
    sc_signal< sc_lv<1> > icmp_ln69_fu_1688_p2;
    sc_signal< sc_lv<1> > icmp_ln935_fu_1705_p2;
    sc_signal< sc_lv<1> > icmp_ln935_reg_2283;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<1> > p_Result_41_fu_1711_p3;
    sc_signal< sc_lv<1> > p_Result_41_reg_2288;
    sc_signal< sc_lv<14> > tmp_V_13_fu_1725_p3;
    sc_signal< sc_lv<14> > tmp_V_13_reg_2293;
    sc_signal< sc_lv<32> > sub_ln944_fu_1759_p2;
    sc_signal< sc_lv<32> > sub_ln944_reg_2298;
    sc_signal< sc_lv<32> > or_ln_fu_1869_p3;
    sc_signal< sc_lv<32> > or_ln_reg_2304;
    sc_signal< sc_lv<1> > icmp_ln958_fu_1877_p2;
    sc_signal< sc_lv<1> > icmp_ln958_reg_2309;
    sc_signal< sc_lv<8> > trunc_ln943_fu_1883_p1;
    sc_signal< sc_lv<8> > trunc_ln943_reg_2314;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > grp_flat_fu_824_ap_ready;
    sc_signal< sc_logic > grp_flat_fu_824_ap_done;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state17;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state20;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state23;
    sc_signal< sc_lv<4> > dense_array_V_address0;
    sc_signal< sc_logic > dense_array_V_ce0;
    sc_signal< sc_logic > dense_array_V_we0;
    sc_signal< sc_lv<14> > dense_array_V_d0;
    sc_signal< sc_lv<14> > dense_array_V_q0;
    sc_signal< sc_logic > dense_array_V_ce1;
    sc_signal< sc_logic > dense_array_V_we1;
    sc_signal< sc_lv<14> > dense_array_V_q1;
    sc_signal< sc_lv<10> > conv_1_input_V_address0;
    sc_signal< sc_logic > conv_1_input_V_ce0;
    sc_signal< sc_logic > conv_1_input_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_V_q0;
    sc_signal< sc_lv<12> > conv_1_out_V_address0;
    sc_signal< sc_logic > conv_1_out_V_ce0;
    sc_signal< sc_logic > conv_1_out_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_V_d0;
    sc_signal< sc_lv<14> > conv_1_out_V_q0;
    sc_signal< sc_logic > conv_1_out_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_V_q1;
    sc_signal< sc_lv<10> > max_pool_1_out_V_address0;
    sc_signal< sc_logic > max_pool_1_out_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_V_d0;
    sc_signal< sc_lv<14> > max_pool_1_out_V_q0;
    sc_signal< sc_lv<11> > conv_2_out_V_address0;
    sc_signal< sc_logic > conv_2_out_V_ce0;
    sc_signal< sc_logic > conv_2_out_V_we0;
    sc_signal< sc_lv<14> > conv_2_out_V_d0;
    sc_signal< sc_lv<14> > conv_2_out_V_q0;
    sc_signal< sc_logic > conv_2_out_V_ce1;
    sc_signal< sc_lv<14> > conv_2_out_V_q1;
    sc_signal< sc_lv<9> > max_pool_2_out_V_address0;
    sc_signal< sc_logic > max_pool_2_out_V_ce0;
    sc_signal< sc_logic > max_pool_2_out_V_we0;
    sc_signal< sc_lv<14> > max_pool_2_out_V_d0;
    sc_signal< sc_lv<14> > max_pool_2_out_V_q0;
    sc_signal< sc_lv<9> > flat_array_V_address0;
    sc_signal< sc_logic > flat_array_V_ce0;
    sc_signal< sc_logic > flat_array_V_we0;
    sc_signal< sc_lv<14> > flat_array_V_d0;
    sc_signal< sc_lv<14> > flat_array_V_q0;
    sc_signal< sc_lv<6> > dense_1_out_V_address0;
    sc_signal< sc_logic > dense_1_out_V_ce0;
    sc_signal< sc_logic > dense_1_out_V_we0;
    sc_signal< sc_lv<13> > dense_1_out_V_d0;
    sc_signal< sc_lv<13> > dense_1_out_V_q0;
    sc_signal< sc_lv<5> > dense_2_out_V_address0;
    sc_signal< sc_logic > dense_2_out_V_ce0;
    sc_signal< sc_logic > dense_2_out_V_we0;
    sc_signal< sc_lv<13> > dense_2_out_V_d0;
    sc_signal< sc_lv<13> > dense_2_out_V_q0;
    sc_signal< sc_lv<4> > prediction_V_address0;
    sc_signal< sc_logic > prediction_V_ce0;
    sc_signal< sc_logic > prediction_V_we0;
    sc_signal< sc_lv<14> > prediction_V_d0;
    sc_signal< sc_lv<14> > prediction_V_q0;
    sc_signal< sc_logic > grp_soft_max_fu_780_ap_start;
    sc_signal< sc_logic > grp_soft_max_fu_780_ap_done;
    sc_signal< sc_logic > grp_soft_max_fu_780_ap_idle;
    sc_signal< sc_logic > grp_soft_max_fu_780_ap_ready;
    sc_signal< sc_lv<4> > grp_soft_max_fu_780_dense_array_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_780_dense_array_V_ce0;
    sc_signal< sc_lv<4> > grp_soft_max_fu_780_dense_array_V_address1;
    sc_signal< sc_logic > grp_soft_max_fu_780_dense_array_V_ce1;
    sc_signal< sc_logic > grp_soft_max_fu_780_dense_array_V_we1;
    sc_signal< sc_lv<14> > grp_soft_max_fu_780_dense_array_V_d1;
    sc_signal< sc_lv<4> > grp_soft_max_fu_780_prediction_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_780_prediction_V_ce0;
    sc_signal< sc_logic > grp_soft_max_fu_780_prediction_V_we0;
    sc_signal< sc_lv<14> > grp_soft_max_fu_780_prediction_V_d0;
    sc_signal< sc_logic > grp_conv_2_fu_792_ap_start;
    sc_signal< sc_logic > grp_conv_2_fu_792_ap_done;
    sc_signal< sc_logic > grp_conv_2_fu_792_ap_idle;
    sc_signal< sc_logic > grp_conv_2_fu_792_ap_ready;
    sc_signal< sc_lv<10> > grp_conv_2_fu_792_input_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_792_input_V_ce0;
    sc_signal< sc_lv<11> > grp_conv_2_fu_792_conv_out_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_792_conv_out_V_ce0;
    sc_signal< sc_logic > grp_conv_2_fu_792_conv_out_V_we0;
    sc_signal< sc_lv<14> > grp_conv_2_fu_792_conv_out_V_d0;
    sc_signal< sc_logic > grp_conv_1_fu_802_ap_start;
    sc_signal< sc_logic > grp_conv_1_fu_802_ap_done;
    sc_signal< sc_logic > grp_conv_1_fu_802_ap_idle;
    sc_signal< sc_logic > grp_conv_1_fu_802_ap_ready;
    sc_signal< sc_lv<10> > grp_conv_1_fu_802_input_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_802_input_V_ce0;
    sc_signal< sc_lv<12> > grp_conv_1_fu_802_conv_out_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_802_conv_out_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_802_conv_out_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_802_conv_out_V_d0;
    sc_signal< sc_logic > grp_max_pool_1_fu_812_ap_start;
    sc_signal< sc_logic > grp_max_pool_1_fu_812_ap_done;
    sc_signal< sc_logic > grp_max_pool_1_fu_812_ap_idle;
    sc_signal< sc_logic > grp_max_pool_1_fu_812_ap_ready;
    sc_signal< sc_lv<12> > grp_max_pool_1_fu_812_conv_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_812_conv_out_V_ce0;
    sc_signal< sc_lv<12> > grp_max_pool_1_fu_812_conv_out_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_812_conv_out_V_ce1;
    sc_signal< sc_lv<10> > grp_max_pool_1_fu_812_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_812_max_pool_out_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_812_max_pool_out_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_812_max_pool_out_V_d0;
    sc_signal< sc_logic > grp_max_pool_2_fu_818_ap_start;
    sc_signal< sc_logic > grp_max_pool_2_fu_818_ap_done;
    sc_signal< sc_logic > grp_max_pool_2_fu_818_ap_idle;
    sc_signal< sc_logic > grp_max_pool_2_fu_818_ap_ready;
    sc_signal< sc_lv<11> > grp_max_pool_2_fu_818_conv_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_818_conv_out_V_ce0;
    sc_signal< sc_lv<11> > grp_max_pool_2_fu_818_conv_out_V_address1;
    sc_signal< sc_logic > grp_max_pool_2_fu_818_conv_out_V_ce1;
    sc_signal< sc_lv<9> > grp_max_pool_2_fu_818_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_818_max_pool_out_V_ce0;
    sc_signal< sc_logic > grp_max_pool_2_fu_818_max_pool_out_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_2_fu_818_max_pool_out_V_d0;
    sc_signal< sc_logic > grp_flat_fu_824_ap_start;
    sc_signal< sc_logic > grp_flat_fu_824_ap_idle;
    sc_signal< sc_lv<9> > grp_flat_fu_824_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_flat_fu_824_max_pool_out_V_ce0;
    sc_signal< sc_lv<9> > grp_flat_fu_824_flat_array_V_address0;
    sc_signal< sc_logic > grp_flat_fu_824_flat_array_V_ce0;
    sc_signal< sc_logic > grp_flat_fu_824_flat_array_V_we0;
    sc_signal< sc_lv<14> > grp_flat_fu_824_flat_array_V_d0;
    sc_signal< sc_lv<10> > ix_in_0_reg_590;
    sc_signal< sc_lv<5> > i_0_reg_602;
    sc_signal< sc_lv<10> > ix_in_1_reg_613;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<5> > j_0_reg_623;
    sc_signal< sc_lv<6> > ap_phi_mux_i_0_i_phi_fu_649_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<9> > ap_phi_mux_j_0_i_phi_fu_672_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_i_0_i5_phi_fu_694_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<6> > ap_phi_mux_j_0_i10_phi_fu_717_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_d_0_i_phi_fu_739_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_f_0_i_phi_fu_762_p4;
    sc_signal< sc_lv<4> > i24_0_reg_769;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > grp_soft_max_fu_780_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > grp_conv_2_fu_792_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > grp_conv_1_fu_802_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_max_pool_1_fu_812_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_max_pool_2_fu_818_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_flat_fu_824_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<64> > zext_ln27_fu_903_p1;
    sc_signal< sc_lv<64> > sext_ln203_fu_1197_p1;
    sc_signal< sc_lv<64> > zext_ln1117_6_fu_1259_p1;
    sc_signal< sc_lv<64> > zext_ln14_1_fu_1250_p1;
    sc_signal< sc_lv<64> > sext_ln1117_fu_1443_p1;
    sc_signal< sc_lv<64> > zext_ln14_3_fu_1402_p1;
    sc_signal< sc_lv<64> > zext_ln1116_9_fu_1628_p1;
    sc_signal< sc_lv<64> > zext_ln48_1_fu_1587_p1;
    sc_signal< sc_lv<32> > cnn_input_Addr_A_orig;
    sc_signal< sc_lv<13> > select_ln19_fu_1344_p3;
    sc_signal< sc_lv<13> > select_ln19_1_fu_1529_p3;
    sc_signal< sc_lv<32> > prediction_output_Addr_A_orig;
    sc_signal< sc_lv<10> > tmp_4_fu_852_p3;
    sc_signal< sc_lv<7> > tmp_5_fu_864_p3;
    sc_signal< sc_lv<11> > zext_ln203_fu_860_p1;
    sc_signal< sc_lv<11> > zext_ln203_17_fu_872_p1;
    sc_signal< sc_lv<11> > zext_ln203_18_fu_894_p1;
    sc_signal< sc_lv<64> > grp_fu_830_p1;
    sc_signal< sc_lv<64> > ireg_V_fu_914_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_930_p4;
    sc_signal< sc_lv<52> > trunc_ln565_fu_944_p1;
    sc_signal< sc_lv<53> > tmp_fu_948_p3;
    sc_signal< sc_lv<54> > p_Result_40_fu_956_p1;
    sc_signal< sc_lv<1> > p_Result_39_fu_922_p3;
    sc_signal< sc_lv<54> > man_V_1_fu_960_p2;
    sc_signal< sc_lv<63> > trunc_ln556_fu_918_p1;
    sc_signal< sc_lv<12> > zext_ln461_fu_940_p1;
    sc_signal< sc_lv<12> > F2_fu_980_p2;
    sc_signal< sc_lv<1> > icmp_ln581_fu_986_p2;
    sc_signal< sc_lv<12> > add_ln581_fu_992_p2;
    sc_signal< sc_lv<12> > sub_ln581_fu_998_p2;
    sc_signal< sc_lv<12> > sh_amt_fu_1004_p3;
    sc_signal< sc_lv<54> > man_V_2_fu_966_p3;
    sc_signal< sc_lv<32> > sext_ln581_fu_1012_p1;
    sc_signal< sc_lv<54> > zext_ln586_fu_1038_p1;
    sc_signal< sc_lv<54> > ashr_ln586_fu_1042_p2;
    sc_signal< sc_lv<32> > bitcast_ln696_fu_1052_p1;
    sc_signal< sc_lv<1> > tmp_18_fu_1055_p3;
    sc_signal< sc_lv<14> > trunc_ln583_fu_1022_p1;
    sc_signal< sc_lv<14> > sext_ln581cast_fu_1071_p1;
    sc_signal< sc_lv<1> > icmp_ln571_fu_974_p2;
    sc_signal< sc_lv<1> > icmp_ln582_fu_1016_p2;
    sc_signal< sc_lv<1> > xor_ln571_fu_1081_p2;
    sc_signal< sc_lv<1> > or_ln582_fu_1093_p2;
    sc_signal< sc_lv<1> > xor_ln582_fu_1099_p2;
    sc_signal< sc_lv<1> > icmp_ln585_fu_1026_p2;
    sc_signal< sc_lv<1> > and_ln581_fu_1105_p2;
    sc_signal< sc_lv<1> > xor_ln585_fu_1111_p2;
    sc_signal< sc_lv<1> > or_ln581_fu_1129_p2;
    sc_signal< sc_lv<1> > icmp_ln603_fu_1032_p2;
    sc_signal< sc_lv<1> > xor_ln581_fu_1135_p2;
    sc_signal< sc_lv<1> > and_ln603_fu_1141_p2;
    sc_signal< sc_lv<14> > shl_ln604_fu_1075_p2;
    sc_signal< sc_lv<14> > trunc_ln586_fu_1048_p1;
    sc_signal< sc_lv<1> > and_ln585_1_fu_1123_p2;
    sc_signal< sc_lv<1> > and_ln585_fu_1117_p2;
    sc_signal< sc_lv<14> > select_ln588_fu_1063_p3;
    sc_signal< sc_lv<1> > and_ln582_fu_1087_p2;
    sc_signal< sc_lv<1> > or_ln603_fu_1155_p2;
    sc_signal< sc_lv<14> > select_ln603_fu_1147_p3;
    sc_signal< sc_lv<14> > select_ln603_1_fu_1161_p3;
    sc_signal< sc_lv<1> > or_ln603_1_fu_1169_p2;
    sc_signal< sc_lv<1> > or_ln603_2_fu_1183_p2;
    sc_signal< sc_lv<14> > select_ln603_2_fu_1175_p3;
    sc_signal< sc_lv<6> > i_1_fu_1213_p2;
    sc_signal< sc_lv<9> > select_ln14_fu_1225_p3;
    sc_signal< sc_lv<15> > grp_fu_1996_p3;
    sc_signal< sc_lv<14> > select_ln14_2_fu_1283_p3;
    sc_signal< sc_lv<22> > grp_fu_2005_p3;
    sc_signal< sc_lv<6> > sext_ln1265_fu_1307_p0;
    sc_signal< sc_lv<6> > sext_ln703_fu_1320_p0;
    sc_signal< sc_lv<14> > sext_ln1265_fu_1307_p1;
    sc_signal< sc_lv<13> > trunc_ln_fu_1311_p4;
    sc_signal< sc_lv<13> > sext_ln703_fu_1320_p1;
    sc_signal< sc_lv<14> > add_ln703_fu_1324_p2;
    sc_signal< sc_lv<1> > tmp_19_fu_1336_p3;
    sc_signal< sc_lv<13> > add_ln203_fu_1330_p2;
    sc_signal< sc_lv<5> > i_2_fu_1365_p2;
    sc_signal< sc_lv<6> > select_ln14_3_fu_1377_p3;
    sc_signal< sc_lv<11> > tmp_6_fu_1407_p3;
    sc_signal< sc_lv<7> > tmp_7_fu_1419_p3;
    sc_signal< sc_lv<12> > zext_ln1117_7_fu_1415_p1;
    sc_signal< sc_lv<12> > zext_ln1117_8_fu_1427_p1;
    sc_signal< sc_lv<12> > sub_ln1117_fu_1431_p2;
    sc_signal< sc_lv<12> > zext_ln13_1_fu_1398_p1;
    sc_signal< sc_lv<12> > add_ln1117_2_fu_1437_p2;
    sc_signal< sc_lv<14> > select_ln14_5_fu_1468_p3;
    sc_signal< sc_lv<22> > grp_fu_2015_p3;
    sc_signal< sc_lv<9> > sext_ln1265_1_fu_1492_p0;
    sc_signal< sc_lv<9> > sext_ln703_2_fu_1505_p0;
    sc_signal< sc_lv<14> > sext_ln1265_1_fu_1492_p1;
    sc_signal< sc_lv<13> > trunc_ln703_2_fu_1496_p4;
    sc_signal< sc_lv<13> > sext_ln703_2_fu_1505_p1;
    sc_signal< sc_lv<14> > add_ln703_1_fu_1509_p2;
    sc_signal< sc_lv<1> > tmp_20_fu_1521_p3;
    sc_signal< sc_lv<13> > add_ln203_1_fu_1515_p2;
    sc_signal< sc_lv<4> > d_fu_1550_p2;
    sc_signal< sc_lv<5> > select_ln48_fu_1562_p3;
    sc_signal< sc_lv<8> > tmp_8_fu_1592_p3;
    sc_signal< sc_lv<6> > tmp_9_fu_1604_p3;
    sc_signal< sc_lv<9> > zext_ln1116_8_fu_1612_p1;
    sc_signal< sc_lv<9> > zext_ln1116_fu_1600_p1;
    sc_signal< sc_lv<9> > add_ln1116_fu_1616_p2;
    sc_signal< sc_lv<9> > zext_ln47_fu_1583_p1;
    sc_signal< sc_lv<9> > add_ln1116_4_fu_1622_p2;
    sc_signal< sc_lv<14> > select_ln48_2_fu_1653_p3;
    sc_signal< sc_lv<22> > grp_fu_2025_p3;
    sc_signal< sc_lv<14> > sext_ln1265_2_fu_1677_p1;
    sc_signal< sc_lv<14> > tmp_V_fu_1719_p2;
    sc_signal< sc_lv<14> > p_Result_s_fu_1733_p4;
    sc_signal< sc_lv<32> > p_Result_42_fu_1743_p3;
    sc_signal< sc_lv<32> > l_fu_1751_p3;
    sc_signal< sc_lv<32> > lsb_index_fu_1769_p2;
    sc_signal< sc_lv<31> > tmp_22_fu_1775_p4;
    sc_signal< sc_lv<4> > trunc_ln947_fu_1791_p1;
    sc_signal< sc_lv<4> > sub_ln947_fu_1795_p2;
    sc_signal< sc_lv<14> > zext_ln947_fu_1801_p1;
    sc_signal< sc_lv<14> > lshr_ln947_fu_1805_p2;
    sc_signal< sc_lv<14> > p_Result_36_fu_1811_p2;
    sc_signal< sc_lv<1> > icmp_ln947_fu_1785_p2;
    sc_signal< sc_lv<1> > icmp_ln947_1_fu_1817_p2;
    sc_signal< sc_lv<1> > tmp_23_fu_1829_p3;
    sc_signal< sc_lv<14> > trunc_ln944_fu_1765_p1;
    sc_signal< sc_lv<14> > add_ln949_fu_1843_p2;
    sc_signal< sc_lv<1> > p_Result_37_fu_1849_p3;
    sc_signal< sc_lv<1> > xor_ln949_fu_1837_p2;
    sc_signal< sc_lv<1> > and_ln949_fu_1857_p2;
    sc_signal< sc_lv<1> > a_fu_1823_p2;
    sc_signal< sc_lv<1> > or_ln949_fu_1863_p2;
    sc_signal< sc_lv<32> > m_fu_1887_p1;
    sc_signal< sc_lv<32> > add_ln958_fu_1890_p2;
    sc_signal< sc_lv<32> > sub_ln958_fu_1901_p2;
    sc_signal< sc_lv<32> > lshr_ln958_fu_1895_p2;
    sc_signal< sc_lv<32> > shl_ln958_fu_1906_p2;
    sc_signal< sc_lv<32> > m_12_fu_1912_p3;
    sc_signal< sc_lv<32> > m_13_fu_1919_p2;
    sc_signal< sc_lv<31> > m_s_fu_1924_p4;
    sc_signal< sc_lv<1> > tmp_24_fu_1938_p3;
    sc_signal< sc_lv<8> > select_ln964_fu_1946_p3;
    sc_signal< sc_lv<8> > sub_ln964_fu_1954_p2;
    sc_signal< sc_lv<8> > add_ln964_fu_1959_p2;
    sc_signal< sc_lv<32> > m_16_fu_1934_p1;
    sc_signal< sc_lv<9> > tmp_s_fu_1965_p3;
    sc_signal< sc_lv<32> > p_Result_43_fu_1972_p5;
    sc_signal< sc_lv<32> > bitcast_ln739_fu_1984_p1;
    sc_signal< sc_lv<9> > grp_fu_1996_p0;
    sc_signal< sc_lv<7> > grp_fu_1996_p1;
    sc_signal< sc_lv<6> > grp_fu_1996_p2;
    sc_signal< sc_lv<22> > grp_fu_2005_p2;
    sc_signal< sc_lv<13> > grp_fu_2015_p1;
    sc_signal< sc_lv<22> > grp_fu_2015_p2;
    sc_signal< sc_lv<13> > grp_fu_2025_p0;
    sc_signal< sc_lv<22> > grp_fu_2025_p2;
    sc_signal< sc_lv<26> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_lv<15> > grp_fu_1996_p00;
    sc_signal< sc_lv<15> > grp_fu_1996_p20;
    sc_signal< sc_lv<22> > grp_fu_2015_p10;
    sc_signal< sc_lv<22> > grp_fu_2025_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<26> ap_ST_fsm_state1;
    static const sc_lv<26> ap_ST_fsm_state2;
    static const sc_lv<26> ap_ST_fsm_state3;
    static const sc_lv<26> ap_ST_fsm_state4;
    static const sc_lv<26> ap_ST_fsm_state5;
    static const sc_lv<26> ap_ST_fsm_state6;
    static const sc_lv<26> ap_ST_fsm_state7;
    static const sc_lv<26> ap_ST_fsm_state8;
    static const sc_lv<26> ap_ST_fsm_state9;
    static const sc_lv<26> ap_ST_fsm_state10;
    static const sc_lv<26> ap_ST_fsm_state11;
    static const sc_lv<26> ap_ST_fsm_state12;
    static const sc_lv<26> ap_ST_fsm_state13;
    static const sc_lv<26> ap_ST_fsm_state14;
    static const sc_lv<26> ap_ST_fsm_state15;
    static const sc_lv<26> ap_ST_fsm_state16;
    static const sc_lv<26> ap_ST_fsm_pp0_stage0;
    static const sc_lv<26> ap_ST_fsm_state19;
    static const sc_lv<26> ap_ST_fsm_pp1_stage0;
    static const sc_lv<26> ap_ST_fsm_state22;
    static const sc_lv<26> ap_ST_fsm_pp2_stage0;
    static const sc_lv<26> ap_ST_fsm_state25;
    static const sc_lv<26> ap_ST_fsm_state26;
    static const sc_lv<26> ap_ST_fsm_state27;
    static const sc_lv<26> ap_ST_fsm_state28;
    static const sc_lv<26> ap_ST_fsm_state29;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_10;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_8;
    static const sc_lv<12> ap_const_lv12_FF8;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<12> ap_const_lv12_E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<14> ap_const_lv14_3FFF;
    static const sc_lv<15> ap_const_lv15_4E20;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<9> ap_const_lv9_190;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<11> ap_const_lv11_5DC;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<9> ap_const_lv9_12C;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<18> ap_const_lv18_3FFFF;
    static const sc_lv<32> ap_const_lv32_FFFFFFE8;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<14> ap_const_lv14_3FE8;
    static const sc_lv<32> ap_const_lv32_FFFFFFE7;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_7E;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<15> ap_const_lv15_32;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_F2_fu_980_p2();
    void thread_a_fu_1823_p2();
    void thread_add_ln1116_4_fu_1622_p2();
    void thread_add_ln1116_fu_1616_p2();
    void thread_add_ln1117_2_fu_1437_p2();
    void thread_add_ln203_1_fu_1515_p2();
    void thread_add_ln203_8_fu_898_p2();
    void thread_add_ln203_fu_1330_p2();
    void thread_add_ln28_fu_908_p2();
    void thread_add_ln41_fu_1544_p2();
    void thread_add_ln581_fu_992_p2();
    void thread_add_ln703_1_fu_1509_p2();
    void thread_add_ln703_fu_1324_p2();
    void thread_add_ln949_fu_1843_p2();
    void thread_add_ln958_fu_1890_p2();
    void thread_add_ln964_fu_1959_p2();
    void thread_add_ln9_2_fu_1359_p2();
    void thread_add_ln9_fu_1207_p2();
    void thread_and_ln581_fu_1105_p2();
    void thread_and_ln582_fu_1087_p2();
    void thread_and_ln585_1_fu_1123_p2();
    void thread_and_ln585_fu_1117_p2();
    void thread_and_ln603_fu_1141_p2();
    void thread_and_ln949_fu_1857_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_state17_pp0_stage0_iter0();
    void thread_ap_block_state18_pp0_stage0_iter1();
    void thread_ap_block_state20_pp1_stage0_iter0();
    void thread_ap_block_state21_pp1_stage0_iter1();
    void thread_ap_block_state23_pp2_stage0_iter0();
    void thread_ap_block_state24_pp2_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state17();
    void thread_ap_condition_pp1_exit_iter0_state20();
    void thread_ap_condition_pp2_exit_iter0_state23();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_phi_mux_d_0_i_phi_fu_739_p4();
    void thread_ap_phi_mux_f_0_i_phi_fu_762_p4();
    void thread_ap_phi_mux_i_0_i5_phi_fu_694_p4();
    void thread_ap_phi_mux_i_0_i_phi_fu_649_p4();
    void thread_ap_phi_mux_j_0_i10_phi_fu_717_p4();
    void thread_ap_phi_mux_j_0_i_phi_fu_672_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ashr_ln586_fu_1042_p2();
    void thread_bitcast_ln696_fu_1052_p1();
    void thread_bitcast_ln739_fu_1984_p1();
    void thread_cnn_input_Addr_A();
    void thread_cnn_input_Addr_A_orig();
    void thread_cnn_input_Clk_A();
    void thread_cnn_input_Din_A();
    void thread_cnn_input_EN_A();
    void thread_cnn_input_Rst_A();
    void thread_cnn_input_WEN_A();
    void thread_conv_1_input_V_address0();
    void thread_conv_1_input_V_ce0();
    void thread_conv_1_input_V_we0();
    void thread_conv_1_out_V_address0();
    void thread_conv_1_out_V_ce0();
    void thread_conv_1_out_V_ce1();
    void thread_conv_1_out_V_d0();
    void thread_conv_1_out_V_we0();
    void thread_conv_2_out_V_address0();
    void thread_conv_2_out_V_ce0();
    void thread_conv_2_out_V_ce1();
    void thread_conv_2_out_V_d0();
    void thread_conv_2_out_V_we0();
    void thread_d_fu_1550_p2();
    void thread_dense_1_bias_V_address0();
    void thread_dense_1_bias_V_ce0();
    void thread_dense_1_out_V_address0();
    void thread_dense_1_out_V_ce0();
    void thread_dense_1_out_V_d0();
    void thread_dense_1_out_V_we0();
    void thread_dense_1_weights_V_address0();
    void thread_dense_1_weights_V_ce0();
    void thread_dense_2_bias_V_address0();
    void thread_dense_2_bias_V_ce0();
    void thread_dense_2_out_V_address0();
    void thread_dense_2_out_V_ce0();
    void thread_dense_2_out_V_d0();
    void thread_dense_2_out_V_we0();
    void thread_dense_2_weights_V_address0();
    void thread_dense_2_weights_V_ce0();
    void thread_dense_array_V_address0();
    void thread_dense_array_V_ce0();
    void thread_dense_array_V_ce1();
    void thread_dense_array_V_d0();
    void thread_dense_array_V_we0();
    void thread_dense_array_V_we1();
    void thread_dense_out_bias_V_address0();
    void thread_dense_out_bias_V_ce0();
    void thread_dense_out_weights_V_address0();
    void thread_dense_out_weights_V_ce0();
    void thread_exp_tmp_V_fu_930_p4();
    void thread_f_fu_1633_p2();
    void thread_flat_array_V_address0();
    void thread_flat_array_V_ce0();
    void thread_flat_array_V_d0();
    void thread_flat_array_V_we0();
    void thread_grp_conv_1_fu_802_ap_start();
    void thread_grp_conv_2_fu_792_ap_start();
    void thread_grp_flat_fu_824_ap_start();
    void thread_grp_fu_1996_p0();
    void thread_grp_fu_1996_p00();
    void thread_grp_fu_1996_p1();
    void thread_grp_fu_1996_p2();
    void thread_grp_fu_1996_p20();
    void thread_grp_fu_2005_p2();
    void thread_grp_fu_2015_p1();
    void thread_grp_fu_2015_p10();
    void thread_grp_fu_2015_p2();
    void thread_grp_fu_2025_p0();
    void thread_grp_fu_2025_p00();
    void thread_grp_fu_2025_p2();
    void thread_grp_max_pool_1_fu_812_ap_start();
    void thread_grp_max_pool_2_fu_818_ap_start();
    void thread_grp_soft_max_fu_780_ap_start();
    void thread_i_1_fu_1213_p2();
    void thread_i_2_fu_1365_p2();
    void thread_i_3_fu_1694_p2();
    void thread_i_fu_840_p2();
    void thread_icmp_ln13_1_fu_1269_p2();
    void thread_icmp_ln13_2_fu_1371_p2();
    void thread_icmp_ln13_3_fu_1454_p2();
    void thread_icmp_ln13_fu_1219_p2();
    void thread_icmp_ln23_fu_834_p2();
    void thread_icmp_ln25_fu_882_p2();
    void thread_icmp_ln41_fu_1538_p2();
    void thread_icmp_ln46_1_fu_1639_p2();
    void thread_icmp_ln46_fu_1556_p2();
    void thread_icmp_ln571_fu_974_p2();
    void thread_icmp_ln581_fu_986_p2();
    void thread_icmp_ln582_fu_1016_p2();
    void thread_icmp_ln585_fu_1026_p2();
    void thread_icmp_ln603_fu_1032_p2();
    void thread_icmp_ln69_fu_1688_p2();
    void thread_icmp_ln935_fu_1705_p2();
    void thread_icmp_ln947_1_fu_1817_p2();
    void thread_icmp_ln947_fu_1785_p2();
    void thread_icmp_ln958_fu_1877_p2();
    void thread_icmp_ln9_1_fu_1353_p2();
    void thread_icmp_ln9_fu_1201_p2();
    void thread_ireg_V_fu_914_p1();
    void thread_ix_in_fu_846_p2();
    void thread_j_1_fu_888_p2();
    void thread_j_2_fu_1448_p2();
    void thread_j_fu_1263_p2();
    void thread_l_fu_1751_p3();
    void thread_lsb_index_fu_1769_p2();
    void thread_lshr_ln947_fu_1805_p2();
    void thread_lshr_ln958_fu_1895_p2();
    void thread_m_12_fu_1912_p3();
    void thread_m_13_fu_1919_p2();
    void thread_m_16_fu_1934_p1();
    void thread_m_fu_1887_p1();
    void thread_m_s_fu_1924_p4();
    void thread_man_V_1_fu_960_p2();
    void thread_man_V_2_fu_966_p3();
    void thread_max_pool_1_out_V_address0();
    void thread_max_pool_1_out_V_ce0();
    void thread_max_pool_1_out_V_d0();
    void thread_max_pool_1_out_V_we0();
    void thread_max_pool_2_out_V_address0();
    void thread_max_pool_2_out_V_ce0();
    void thread_max_pool_2_out_V_d0();
    void thread_max_pool_2_out_V_we0();
    void thread_or_ln581_fu_1129_p2();
    void thread_or_ln582_fu_1093_p2();
    void thread_or_ln603_1_fu_1169_p2();
    void thread_or_ln603_2_fu_1183_p2();
    void thread_or_ln603_fu_1155_p2();
    void thread_or_ln949_fu_1863_p2();
    void thread_or_ln_fu_1869_p3();
    void thread_p_Result_36_fu_1811_p2();
    void thread_p_Result_37_fu_1849_p3();
    void thread_p_Result_39_fu_922_p3();
    void thread_p_Result_40_fu_956_p1();
    void thread_p_Result_41_fu_1711_p3();
    void thread_p_Result_42_fu_1743_p3();
    void thread_p_Result_43_fu_1972_p5();
    void thread_p_Result_s_fu_1733_p4();
    void thread_prediction_V_address0();
    void thread_prediction_V_ce0();
    void thread_prediction_V_d0();
    void thread_prediction_V_we0();
    void thread_prediction_output_Addr_A();
    void thread_prediction_output_Addr_A_orig();
    void thread_prediction_output_Clk_A();
    void thread_prediction_output_Din_A();
    void thread_prediction_output_EN_A();
    void thread_prediction_output_Rst_A();
    void thread_prediction_output_WEN_A();
    void thread_select_ln14_1_fu_1233_p3();
    void thread_select_ln14_2_fu_1283_p3();
    void thread_select_ln14_3_fu_1377_p3();
    void thread_select_ln14_4_fu_1385_p3();
    void thread_select_ln14_5_fu_1468_p3();
    void thread_select_ln14_fu_1225_p3();
    void thread_select_ln19_1_fu_1529_p3();
    void thread_select_ln19_fu_1344_p3();
    void thread_select_ln48_1_fu_1570_p3();
    void thread_select_ln48_2_fu_1653_p3();
    void thread_select_ln48_fu_1562_p3();
    void thread_select_ln588_fu_1063_p3();
    void thread_select_ln603_1_fu_1161_p3();
    void thread_select_ln603_2_fu_1175_p3();
    void thread_select_ln603_3_fu_1189_p3();
    void thread_select_ln603_fu_1147_p3();
    void thread_select_ln964_fu_1946_p3();
    void thread_sext_ln1117_fu_1443_p1();
    void thread_sext_ln1265_1_fu_1492_p0();
    void thread_sext_ln1265_1_fu_1492_p1();
    void thread_sext_ln1265_2_fu_1677_p1();
    void thread_sext_ln1265_fu_1307_p0();
    void thread_sext_ln1265_fu_1307_p1();
    void thread_sext_ln203_fu_1197_p1();
    void thread_sext_ln581_fu_1012_p1();
    void thread_sext_ln581cast_fu_1071_p1();
    void thread_sext_ln703_2_fu_1505_p0();
    void thread_sext_ln703_2_fu_1505_p1();
    void thread_sext_ln703_fu_1320_p0();
    void thread_sext_ln703_fu_1320_p1();
    void thread_sh_amt_fu_1004_p3();
    void thread_shl_ln604_fu_1075_p2();
    void thread_shl_ln958_fu_1906_p2();
    void thread_sub_ln1117_fu_1431_p2();
    void thread_sub_ln203_fu_876_p2();
    void thread_sub_ln581_fu_998_p2();
    void thread_sub_ln944_fu_1759_p2();
    void thread_sub_ln947_fu_1795_p2();
    void thread_sub_ln958_fu_1901_p2();
    void thread_sub_ln964_fu_1954_p2();
    void thread_sum_V_1_fu_1483_p4();
    void thread_sum_V_fu_1298_p4();
    void thread_tmp_18_fu_1055_p3();
    void thread_tmp_19_fu_1336_p3();
    void thread_tmp_20_fu_1521_p3();
    void thread_tmp_22_fu_1775_p4();
    void thread_tmp_23_fu_1829_p3();
    void thread_tmp_24_fu_1938_p3();
    void thread_tmp_4_fu_852_p3();
    void thread_tmp_5_fu_864_p3();
    void thread_tmp_6_fu_1407_p3();
    void thread_tmp_7_fu_1419_p3();
    void thread_tmp_8_fu_1592_p3();
    void thread_tmp_9_fu_1604_p3();
    void thread_tmp_V_13_fu_1725_p3();
    void thread_tmp_V_fu_1719_p2();
    void thread_tmp_fu_948_p3();
    void thread_tmp_s_fu_1965_p3();
    void thread_trunc_ln556_fu_918_p1();
    void thread_trunc_ln565_fu_944_p1();
    void thread_trunc_ln583_fu_1022_p1();
    void thread_trunc_ln586_fu_1048_p1();
    void thread_trunc_ln703_2_fu_1496_p4();
    void thread_trunc_ln943_fu_1883_p1();
    void thread_trunc_ln944_fu_1765_p1();
    void thread_trunc_ln947_fu_1791_p1();
    void thread_trunc_ln_fu_1311_p4();
    void thread_w_sum_V_fu_1668_p4();
    void thread_xor_ln571_fu_1081_p2();
    void thread_xor_ln581_fu_1135_p2();
    void thread_xor_ln582_fu_1099_p2();
    void thread_xor_ln585_fu_1111_p2();
    void thread_xor_ln949_fu_1837_p2();
    void thread_zext_ln1116_8_fu_1612_p1();
    void thread_zext_ln1116_9_fu_1628_p1();
    void thread_zext_ln1116_fu_1600_p1();
    void thread_zext_ln1117_6_fu_1259_p1();
    void thread_zext_ln1117_7_fu_1415_p1();
    void thread_zext_ln1117_8_fu_1427_p1();
    void thread_zext_ln13_1_fu_1398_p1();
    void thread_zext_ln14_1_fu_1250_p1();
    void thread_zext_ln14_2_fu_1393_p1();
    void thread_zext_ln14_3_fu_1402_p1();
    void thread_zext_ln14_fu_1241_p1();
    void thread_zext_ln203_17_fu_872_p1();
    void thread_zext_ln203_18_fu_894_p1();
    void thread_zext_ln203_fu_860_p1();
    void thread_zext_ln27_fu_903_p1();
    void thread_zext_ln461_fu_940_p1();
    void thread_zext_ln47_fu_1583_p1();
    void thread_zext_ln48_1_fu_1587_p1();
    void thread_zext_ln48_fu_1578_p1();
    void thread_zext_ln586_fu_1038_p1();
    void thread_zext_ln70_fu_1700_p1();
    void thread_zext_ln947_fu_1801_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
