Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/chip_test_isim_beh.exe -prj C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/chip_test_beh.prj work.chip_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/synchronizer.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/serializer.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/Sequencer.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/i2si_mux.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/i2si_deserializer.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/i2si_bist_gen.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/I2C_Serializer.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/fifo.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/Deserializer.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/i2s_out.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/i2s_in.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/i2c.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/filter.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/chip_reg.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/chip.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/chip_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
ERROR:HDLCompiler:1654 - "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/chip_reg.v" Line 71: Instantiating <Register> from unknown module <register>
ERROR:HDLCompiler:1654 - "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/chip_reg.v" Line 1121: Instantiating <Trig_Gen> from unknown module <trig_generator>
ERROR:Simulator:778 - Static elaboration of top level Verilog design unit(s) in library work failed
