$date
	Tue Mar 29 11:18:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module causecontrolmux_TB $end
$var wire 8 ! out_TB [7:0] $end
$var reg 2 " controlSingal_TB [1:0] $end
$var reg 8 # entry0_TB [7:0] $end
$var reg 8 $ entry1_TB [7:0] $end
$var reg 8 % entry2_TB [7:0] $end
$scope module DUT $end
$var wire 2 & controlSingal [1:0] $end
$var wire 8 ' entry0 [7:0] $end
$var wire 8 ( entry1 [7:0] $end
$var wire 8 ) entry2 [7:0] $end
$var wire 8 * out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111 *
b1 )
b1111 (
b11111111 '
b0 &
b1 %
b1111 $
b11111111 #
b0 "
b11111111 !
$end
#10000000
b1111 !
b1111 *
b1 "
b1 &
#20000000
b1 !
b1 *
b10 "
b10 &
#30000000
b11111111 !
b11111111 *
b0 "
b0 &
