// Copyright (c) 2025 Syswonder
// hvisor is licensed under Mulan PSL v2.
// You can use this software according to the terms and conditions of the Mulan PSL v2.
// You may obtain a copy of Mulan PSL v2 at:
//     http://license.coscl.org.cn/MulanPSL2
// THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER
// EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY OR
// FIT FOR A PARTICULAR PURPOSE.
// See the Mulan PSL v2 for more details.
//
// Syswonder Website:
//      https://www.syswonder.org
//
// Authors:
//
use super::cpu::ArchCpu;
use crate::arch::csr::read_csr;
use crate::arch::csr::*;
use crate::arch::sbi::sbi_vs_handler;
use crate::consts::{IPI_EVENT_SEND_IPI, IPI_EVENT_UPDATE_HART_LINE};
use crate::event::check_events;
use crate::memory::{mmio_handle_access, MMIOAccess};
use crate::memory::{GuestPhysAddr, HostPhysAddr};
use crate::percpu::this_cpu_data;
use crate::platform::__board::*;
use core::arch::{asm, global_asm};
use riscv::register::stvec::TrapMode;
use riscv::register::{sie, stvec};
use riscv_decode::Instruction;
use riscv_h::register::hvip;

extern "C" {
    fn _hyp_trap_vector();
}

global_asm!(include_str!("trap.S"),
sync_exception_handler=sym sync_exception_handler,
interrupts_arch_handle=sym interrupts_arch_handle);

#[allow(non_snake_case)]
pub mod ExceptionType {
    pub const ECALL_VU: usize = 8;
    pub const ECALL_VS: usize = 10;
    pub const LOAD_GUEST_PAGE_FAULT: usize = 21;
    pub const STORE_GUEST_PAGE_FAULT: usize = 23;
}

pub const CAUSE_STRINGS: [&str; 24] = [
    "Instruction address misaligned",
    "Instruction access fault",
    "Illegal instruction",
    "Breakpoint",
    "Load address misaligned",
    "Load access fault",
    "Store/AMO address misaligned",
    "Store/AMO access fault",
    "Environment call from U-mode or VU-mode",
    "Environment call from S-mode",
    "Environment call from VS-mode",
    "Environment call from M-mode",
    "Instruction page fault",
    "Load page fault",
    "Reserved (14)",
    "Store/AMO page fault",
    "Reserved (16)",
    "Reserved (17)",
    "Reserved (18)",
    "Reserved (19)",
    "Instruction guest-page fault",
    "Load guest-page fault",
    "Virtual instruction",
    "Store/AMO guest-page fault",
];

#[allow(non_snake_case)]
pub mod InterruptType {
    pub const SSI: usize = 1;
    pub const STI: usize = 5;
    pub const SEI: usize = 9;
}

// standard ins[14:12]
pub const INS_FUNCT3_MASK: usize = 0x00007000;
// standard ins[6:0]
pub const INS_OPCODE_MASK: usize = 0x0000007f;
pub const OPCODE_LOAD: usize = 0x03;
pub const OPCODE_STORE: usize = 0x23;

// compressed ins[15:13]
pub const INS_C_FUNCT3_MASK: usize = 0xe000;
// compressed ins[1:0]
pub const INS_C_OPCODE_MASK: usize = 0x0003;
pub const INS_C_LW: usize = 0x4000; // [15:13] = 0b010, [1:0] = 0b00
pub const INS_C_SW: usize = 0xc000; // [15:13] = 0b110, [1:0] = 0b00
pub const INS_C_LD: usize = 0x6000; // [15:13] = 0b011, [1:0] = 0b00
pub const INS_C_SD: usize = 0xe000; // [15:13] = 0b111, [1:0] = 0b00

pub const INS_RS1_MASK: usize = 0x000f8000;
pub const INS_RS2_MASK: usize = 0x01f00000;
pub const INS_RD_MASK: usize = 0x00000f80;

/// Set the trap vector.
pub fn install_trap_vector() {
    use riscv::register::stvec::Stvec;
    let mut stvec = Stvec::from_bits(0);
    stvec.set_address(_hyp_trap_vector as usize);
    stvec.set_trap_mode(TrapMode::Direct);
    unsafe {
        stvec::write(stvec);
    }
}

/// Handle synchronous exceptions.
pub fn sync_exception_handler(current_cpu: &mut ArchCpu) {
    trace!("current_cpu: stack{:#x}", current_cpu.stack_top);
    let trap_code = riscv::register::scause::read().code();
    trace!("CSR_SCAUSE: {}", trap_code);

    if !riscv_h::register::hstatus::read().spv() {
        warn!("Trap Cause: {}", CAUSE_STRINGS[trap_code]);
        // Hvisor don't handle sync exception which occurs in hvisor self (HS-mode).
        // If sync exception occurs, hvisor will panic!
        panic!("exception from HS mode");
    }

    let trap_value = riscv_h::register::htval::read();
    let trap_ins = riscv_h::register::htinst::read();
    let trap_pc = riscv::register::sepc::read();
    trace!("CSR_HTVAL: {:#x}", trap_value);
    trace!("CSR_HTINST: {:#x}", trap_ins);
    trace!("CSR_SEPC: {:#x}", trap_pc);

    match trap_code {
        ExceptionType::ECALL_VS => {
            trace!("ECALL_VS");
            sbi_vs_handler(current_cpu);
            current_cpu.sepc += 4; // For ecall, skip the ecall instruction.
        }
        ExceptionType::LOAD_GUEST_PAGE_FAULT => {
            trace!("LOAD_GUEST_PAGE_FAULT");
            guest_page_fault_handler(current_cpu);
        }
        ExceptionType::STORE_GUEST_PAGE_FAULT => {
            trace!("STORE_GUEST_PAGE_FAULT");
            guest_page_fault_handler(current_cpu);
        }
        _ => {
            warn!(
                "CPU {} sync exception, sepc: {:#x}",
                current_cpu.cpuid, current_cpu.sepc
            );
            warn!("Trap Cause: {}", CAUSE_STRINGS[trap_code]);
            warn!("htval: {:#x}, htinst: {:#x}", trap_value, trap_ins);
            // Some exceptions occur, read_inst may cause load guest-page fault.
            // Because read_inst use hlvxhu to read instruction from guest memory.
            let raw_inst = read_inst(trap_pc);
            let inst = riscv_decode::decode(raw_inst);
            warn!("trap instruction: {:?}", inst);
            panic!("Unhandled sync exception");
        }
    }
}

/// Check if the instruction is compressed.
#[inline(always)]
pub fn ins_is_compressed(ins: usize) -> bool {
    // this is used for standard instruction.
    (ins & 0x3) != 3
}

/// Check if the instruction in htinst is a pseudo instruction or not.
#[inline(always)]
pub fn ins_is_preudo(ins: usize) -> bool {
    /*
     * riscv priv spec:
     * for htinst, all preudo instruction's[1:0] are 0.
     */
    (ins & 0x3) == 0
}

/// Decode instruction to mmio access information.
pub fn ins_ldst_decode(ins: usize) -> (usize, bool, bool, usize) {
    if ins_is_compressed(ins) {
        // Only instruction from memory could be a compressed instruction.
        // Here, for compressed instruction, only C.LW and C.SW are supported.
        let ins_is_clw = ins & (INS_C_OPCODE_MASK | INS_C_FUNCT3_MASK) == INS_C_LW;
        let ins_is_csw = ins & (INS_C_OPCODE_MASK | INS_C_FUNCT3_MASK) == INS_C_SW;
        let ins_is_cld = ins & (INS_C_OPCODE_MASK | INS_C_FUNCT3_MASK) == INS_C_LD;
        let ins_is_csd = ins & (INS_C_OPCODE_MASK | INS_C_FUNCT3_MASK) == INS_C_SD;
        if (ins_is_clw == false)
            && (ins_is_csw == false)
            && (ins_is_cld == false)
            && (ins_is_csd == false)
        {
            panic!(
                "trap instruction is not C.LW, C.SW, C.LD or C.SD, inst 0x{:04x}.",
                ins
            );
        }
        let size = if (ins_is_cld || ins_is_csd) { 8 } else { 4 };
        let is_write = ins_is_csw || ins_is_csd;
        // Decode register number.
        let reg = ((ins >> 2) & 0x7) + 8;
        (size, is_write, true, reg)
    } else {
        let ins_is_load = ins & INS_OPCODE_MASK == OPCODE_LOAD;
        let ins_is_store = ins & INS_OPCODE_MASK == OPCODE_STORE;
        // Here, only support standard load/store instruction.
        if (ins_is_load == false) && (ins_is_store == false) {
            panic!("trap instruction is not Load or Store, inst 0x{:08x}.", ins);
        }
        let funct3: usize = (ins & INS_FUNCT3_MASK) >> 12;
        let size = match funct3 {
            0b000 => 1, // LB/LBU
            0b001 => 2, // LH/LHU
            0b010 => 4, // LW
            0b011 => 8, // LD
            0b100 => 1, // SB
            0b101 => 2, // SH
            0b110 => 4, // SW
            0b111 => 8, // SD
            _ => {
                panic!("trap instruction's funct3 is INVALID, inst 0x{:08x}.", ins);
            }
        };
        let is_write = ins_is_store;
        let reg = if is_write {
            // For store instruction, rs2 is used as the source register.
            (INS_RS2_MASK & ins) >> 20
        } else {
            // For load instruction, rd is used as the destination register.
            (INS_RD_MASK & ins) >> 7
        };
        let sign_ext = (funct3 & 0x4) == 0;
        (size, is_write, sign_ext, reg)
    }
}

/// Handle guest page fault sync exception.
pub fn guest_page_fault_handler(current_cpu: &mut ArchCpu) {
    use riscv_h::register::{htinst, htval, stval};
    // htval: Hypervisor bad guest physical address.
    let addr: usize = (htval::read() << 2) | (stval::read() & 0x3);
    // htinst: Hypervisor trap instruction (transformed).
    let mut trap_ins = htinst::read();
    // Default instruction size is 4 bytes.
    let mut ins_size = 4;
    /*
     * According riscv spec, htinst is one of the following:
     *     1. zero;
     *     2. a transformation of the trapping instruction;
     *     3. a custom value;
     *     4. a special pseudoinstruction.
     */
    if trap_ins == 0 {
        /*
         * An implementation may at any time reduce its effort by substituting zero in place of the transformed instruction.
         * Handling this case is important to be more compatible with different hardware.
         */
        // Get trap instruction from memory.
        trap_ins = read_inst(current_cpu.sepc) as _;
        if ins_is_compressed(trap_ins as _) {
            ins_size = 2;
        } else {
            ins_size = 4;
        }
    } else if ins_is_preudo(trap_ins) {
        /*
         * If the instruction is a pseudo instruction, it will be transformed to a standard instruction.
         * The pseudo instruction will be replaced with a standard instruction.
         */
        panic!("No support for htinst pseudo instruction.");
    } else {
        /*
         * For a standard compressed instruction (16-bit size), the transformed instruction is found as follows:
         *     1. Expand the compressed instruction to its 32-bit equivalent.
         *     2. Transform the 32-bit equivalent instruction.
         *     3. Replace bit 1 with a 0.
         *
         * RISCV Spec: Bits[1:0] of a transformed standard instruction will be binary 01
         *     if the trapping instruction is compressed and 11 if not.
         */
        ins_size = match trap_ins & 0x3 {
            0x1 => 2,
            0x3 => 4,
            _ => panic!("Invalid instruction size."),
        };
        /*
         * Bit[0] == 1, and replacing bit 1 with 1 makes the value
         *     into a valid encoding of a standard instruction.
         */
        trap_ins = trap_ins | 0x2;
    }
    // Decode instruction to get size, is_write, sign_ext and register number.
    // For load, reg is rd, and for store, reg is rs2.
    let (size, is_write, sign_ext, reg) = ins_ldst_decode(trap_ins);
    // create mmio access struct.
    let mut mmio_access = MMIOAccess {
        address: addr as _,
        size: size as _,
        is_write: is_write as _,
        value: if is_write { current_cpu.x[reg] as _ } else { 0 },
    };
    match mmio_handle_access(&mut mmio_access) {
        Ok(_) => {
            if !is_write {
                current_cpu.x[reg] = if reg == 0 {
                    0
                } else {
                    // for load instruction, x[rd] will be written.
                    if sign_ext {
                        // note: this is used for 64bit system.
                        (((mmio_access.value << (64 - 8 * size)) as i64) >> (64 - 8 * size))
                            as usize
                    } else {
                        mmio_access.value
                    }
                };
            }
        }
        Err(e) => {
            panic!("mmio_handle_access: {:#x?}", e);
        }
    }
    debug!("guest page fault at {:#x}, trap_ins: {:08x}, size: {}, is_write: {}, sign_ext: {}, reg: {}", addr, trap_ins, size, is_write, sign_ext, reg);
    // Add inst size.
    current_cpu.sepc += ins_size;
}

/// Read instruction from guest memory.
fn read_inst(addr: GuestPhysAddr) -> u32 {
    let mut ins: u32;
    if addr & 0b1 != 0 {
        error!("trying to read guest unaligned instruction");
    }
    //
    //  Read 16 bits at a time to make sure the access is aligned. If the instruction is not
    //  compressed, read the following 16-bits.
    //
    ins = hlvxhu(addr) as u32;
    if (ins & 0b11) == 3 {
        ins |= (hlvxhu(addr + 2) as u32) << 16;
    }
    ins
}

/// Hypervisor Virtual-Machine Load and Store Instruction.
/// HLVX.HU emulate VS load instruction.
fn hlvxhu(addr: GuestPhysAddr) -> u64 {
    let mut value: u64;
    unsafe {
        asm!(
            ".insn r 0x73, 0x4, 0x32, {0}, {1}, x3",
            out(reg) value,
            in(reg) addr,
        );
    }
    value
}

/// Decode risc-v instruction, return (inst len, inst).
fn decode_inst(inst: u32) -> (usize, Option<Instruction>) {
    let i1 = inst as u16;
    let len = riscv_decode::instruction_length(i1);
    let inst = match len {
        2 => i1 as u32,
        4 => inst as u32,
        _ => unreachable!(),
    };
    (len, riscv_decode::decode(inst).ok())
}

/// Handle interrupts which hvisor receives.
pub fn interrupts_arch_handle(current_cpu: &mut ArchCpu) {
    trace!("interrupts_arch_handle @CPU{}", current_cpu.cpuid);
    let trap_code = unsafe { riscv::register::scause::read().code() };
    match trap_code {
        InterruptType::STI => {
            // Inject timer interrupt to VS.
            handle_timer_interrupt(current_cpu);
        }
        InterruptType::SSI => {
            // warn!("IPI receive: {}", current_cpu.cpuid);
            // Get event to handle and clear software interrupt pending bit.
            handle_software_interrupt(current_cpu);
        }
        InterruptType::SEI => {
            // Write external interrupt to vplic and then inject to VS.
            handle_external_interrupt(current_cpu);
        }
        _ => {
            panic!(
                "unhandled trap {:#x},sepc: {:#x}",
                trap_code, current_cpu.sepc
            );
        }
    }
}

/// Handle supervisor timer interrupt.
pub fn handle_timer_interrupt(current_cpu: &mut ArchCpu) {
    unsafe {
        hvip::set_vstip();
        sie::clear_stimer();
    }
}

/// Handle supervisor software interrupt.
pub fn handle_software_interrupt(current_cpu: &mut ArchCpu) {
    while check_events() {
        // Get next event to handle, it is handled in check_events function.
    }
    unsafe {
        riscv::register::sip::clear_ssoft();
    }
}

/// Handle supervisor external interrupt.
pub fn handle_external_interrupt(current_cpu: &mut ArchCpu) {
    #[cfg(feature = "plic")]
    {
        // Note: in hvisor, all external interrupts are assigned to VS.
        // 1. claim hw irq.
        let context_id = 2 * this_cpu_data().id + 1;
        let irq_id = crate::device::irqchip::plic::host_plic().claim(context_id);

        // If this irq has been claimed, it will be 0.
        if irq_id == 0 {
            return;
        }

        // 2. inject hw irq to zone.
        crate::device::irqchip::plic::inject_irq(irq_id as usize, true);
    }
    #[cfg(feature = "aia")]
    {
        // Note: no irq belongs to hvisor, so hvisor won't handle external interrupt.
        panic!("HS extensional interrupt")
    }
}
