\doxysubsubsubsection{ADC12 Clock Source}
\hypertarget{group___r_c_c_ex___a_d_c12___clock___source}{}\label{group___r_c_c_ex___a_d_c12___clock___source}\index{ADC12 Clock Source@{ADC12 Clock Source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___a_d_c12___clock___source_ga61ce09e6ffc28c58b4df8080c8ece958}{RCC\+\_\+\+ADC12\+CLKSOURCE\+\_\+\+NONE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___a_d_c12___clock___source_gaf5078ea7579aabaa750b00f36f381f77}{RCC\+\_\+\+ADC12\+CLKSOURCE\+\_\+\+PLL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20ddb3cd4d1fd5d96332afe3ae38d8f4}{RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___a_d_c12___clock___source_ga01636f75c20c23ddac3f8f36ca695421}{RCC\+\_\+\+ADC12\+CLKSOURCE\+\_\+\+SYSCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad9ad01be4f7e68ef4109afec3df8f}{RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+1}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Description détaillée}


\doxysubsubsubsubsection{Documentation des macros}
\Hypertarget{group___r_c_c_ex___a_d_c12___clock___source_ga61ce09e6ffc28c58b4df8080c8ece958}\index{ADC12 Clock Source@{ADC12 Clock Source}!RCC\_ADC12CLKSOURCE\_NONE@{RCC\_ADC12CLKSOURCE\_NONE}}
\index{RCC\_ADC12CLKSOURCE\_NONE@{RCC\_ADC12CLKSOURCE\_NONE}!ADC12 Clock Source@{ADC12 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_ADC12CLKSOURCE\_NONE}{RCC\_ADC12CLKSOURCE\_NONE}}
{\footnotesize\ttfamily \label{group___r_c_c_ex___a_d_c12___clock___source_ga61ce09e6ffc28c58b4df8080c8ece958} 
\#define RCC\+\_\+\+ADC12\+CLKSOURCE\+\_\+\+NONE~0x00000000U}

\Hypertarget{group___r_c_c_ex___a_d_c12___clock___source_gaf5078ea7579aabaa750b00f36f381f77}\index{ADC12 Clock Source@{ADC12 Clock Source}!RCC\_ADC12CLKSOURCE\_PLL@{RCC\_ADC12CLKSOURCE\_PLL}}
\index{RCC\_ADC12CLKSOURCE\_PLL@{RCC\_ADC12CLKSOURCE\_PLL}!ADC12 Clock Source@{ADC12 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_ADC12CLKSOURCE\_PLL}{RCC\_ADC12CLKSOURCE\_PLL}}
{\footnotesize\ttfamily \label{group___r_c_c_ex___a_d_c12___clock___source_gaf5078ea7579aabaa750b00f36f381f77} 
\#define RCC\+\_\+\+ADC12\+CLKSOURCE\+\_\+\+PLL~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20ddb3cd4d1fd5d96332afe3ae38d8f4}{RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+0}}}

\Hypertarget{group___r_c_c_ex___a_d_c12___clock___source_ga01636f75c20c23ddac3f8f36ca695421}\index{ADC12 Clock Source@{ADC12 Clock Source}!RCC\_ADC12CLKSOURCE\_SYSCLK@{RCC\_ADC12CLKSOURCE\_SYSCLK}}
\index{RCC\_ADC12CLKSOURCE\_SYSCLK@{RCC\_ADC12CLKSOURCE\_SYSCLK}!ADC12 Clock Source@{ADC12 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_ADC12CLKSOURCE\_SYSCLK}{RCC\_ADC12CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \label{group___r_c_c_ex___a_d_c12___clock___source_ga01636f75c20c23ddac3f8f36ca695421} 
\#define RCC\+\_\+\+ADC12\+CLKSOURCE\+\_\+\+SYSCLK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad9ad01be4f7e68ef4109afec3df8f}{RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+1}}}

