git clone --depth 1 --no-tags https://github.com/MatthewHardin/Team34-Assignment3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218900396
git clone --depth 1 --no-tags https://github.com/tjrwldnjs/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218250127
git clone --depth 1 --no-tags https://github.com/CodiWanKenobi/EE460M-Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218860065
git clone --depth 1 --no-tags https://github.com/EvangelionZero/i2c_try2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220431533
git clone --depth 1 --no-tags https://github.com/kaplanz/ece241-veridog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220308440
git clone --depth 1 --no-tags https://github.com/ufv-ciencia-da-computacao/TP02-CCF251.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220557739
git clone --depth 1 --no-tags https://github.com/AiDSl/my_quartus_library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221848542
git clone --depth 1 --no-tags https://github.com/vt-ece4530-f19/example-nios-sdram-cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221707735
git clone --depth 1 --no-tags https://github.com/jamieaobrien/Comp-Arch-Multicycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221990984
git clone --depth 1 --no-tags https://github.com/Polaris000/CS_F342.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220490274
git clone --depth 1 --no-tags https://github.com/david-xhk/mojo-16bit-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219874462
git clone --depth 1 --no-tags https://github.com/Tompson11/Commu_Expe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218954685
git clone --depth 1 --no-tags https://github.com/jay-95/Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219340197
git clone --depth 1 --no-tags https://github.com/xpbeyo/CSC258-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222563733
git clone --depth 1 --no-tags https://github.com/AndrewCrittenden/CPE480_Team42.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222530841
git clone --depth 1 --no-tags https://github.com/vt-ece4530-f19/example-nios-sdram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221111606
git clone --depth 1 --no-tags https://github.com/esbirol/EC413-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221052011
git clone --depth 1 --no-tags https://github.com/18tbr/trois_briques.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221500873
git clone --depth 1 --no-tags https://github.com/tristengeven/cohort_schmohort_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221002193
git clone --depth 1 --no-tags https://github.com/koo9ithub/practice07.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220964313
git clone --depth 1 --no-tags https://github.com/adj006/CSE_140L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223038802
git clone --depth 1 --no-tags https://github.com/danielkluzner/ece154a_lab05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223055908
git clone --depth 1 --no-tags https://github.com/kimsoobin01/Practice08.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222428094
git clone --depth 1 --no-tags https://github.com/apookash55/DDCOProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225001762
git clone --depth 1 --no-tags https://github.com/mawetpiv/OLD_8bit-CPU-forFun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225070566
git clone --depth 1 --no-tags https://github.com/coconut-piglet/Digital_Design_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218995159
git clone --depth 1 --no-tags https://github.com/wjlee0908/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219493950
git clone --depth 1 --no-tags https://github.com/prnv07/-2-2-Branch-Predictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220638001
git clone --depth 1 --no-tags https://github.com/alainlou/HelloWorld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220362175
git clone --depth 1 --no-tags https://github.com/liuweiseu/wr_cores_panoseti_Pub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220350565
git clone --depth 1 --no-tags https://github.com/apseng03/My_VCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224961093
git clone --depth 1 --no-tags https://github.com/Ojjie/DDCO-Lab-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225013025
git clone --depth 1 --no-tags https://github.com/dbwpdls22/logicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218235257
git clone --depth 1 --no-tags https://github.com/nitin10101999/Car-Parking-System-In-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219456888
git clone --depth 1 --no-tags https://github.com/marioxe301/Orga_Comp_Q5_Evaluaciones.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219875896
git clone --depth 1 --no-tags https://github.com/leandhusar/ARMv8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219904604
git clone --depth 1 --no-tags https://github.com/MrHate/SJTU-SE345.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220945933
git clone --depth 1 --no-tags https://github.com/IPINGCHOU/ALU32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221184690
git clone --depth 1 --no-tags https://github.com/AmiyaPanda001/Cruise-Control-System---Verilog-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222188660
git clone --depth 1 --no-tags https://github.com/Kantouzin/adder-subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221866948
git clone --depth 1 --no-tags https://github.com/Guru227/Booth-Multiplier-in-iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222145077
git clone --depth 1 --no-tags https://github.com/AhmedMoamen62/PipeLine-Mips-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224219561
git clone --depth 1 --no-tags https://github.com/IcaroGSiqueira/rtl_results.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224536861
git clone --depth 1 --no-tags https://github.com/cinnamon-rolling/Mastermind.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223983240
git clone --depth 1 --no-tags https://github.com/koo9ithub/practice09.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223920322
git clone --depth 1 --no-tags https://github.com/Muhammad-Feili/StackMemory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223369907
git clone --depth 1 --no-tags https://github.com/poojitha93/poojitha.murahari.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223514184
git clone --depth 1 --no-tags https://github.com/sidharth3/2Hands1Brain.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223321756
git clone --depth 1 --no-tags https://github.com/vinsnex/Sophomore_Quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224631239
git clone --depth 1 --no-tags https://github.com/hsuan197/MINESWEEPER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220588714
git clone --depth 1 --no-tags https://github.com/open-sdr/openwifi-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226045135
git clone --depth 1 --no-tags https://github.com/furrtek/SiliconRE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230430812
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/MegaCD_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225932360
git clone --depth 1 --no-tags https://github.com/niklasekstrom/flickerfixer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229408008
git clone --depth 1 --no-tags https://github.com/mattvenn/first-fpga-pcb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230930671
git clone --depth 1 --no-tags https://github.com/RomeoMe5/DDLM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230977307
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231441515
git clone --depth 1 --no-tags https://github.com/RSPwFPGAs/qemu-hdl-cosim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227226084
git clone --depth 1 --no-tags https://github.com/Mario-Hero/Async-Karin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227077729
git clone --depth 1 --no-tags https://github.com/thinkoco/de10-nano-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228397351
git clone --depth 1 --no-tags https://github.com/ahirsharan/32-Bit-Floating-Point-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231487167
git clone --depth 1 --no-tags https://github.com/vritrv/ROUTER-1X3-RTL-DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230770121
git clone --depth 1 --no-tags https://github.com/cpantel/DVGHV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228262459
git clone --depth 1 --no-tags https://github.com/UndefeatedSunny/VLSI-Interview-Questions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230787344
git clone --depth 1 --no-tags https://github.com/winsonbook/Reed-Solomon-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230063209
git clone --depth 1 --no-tags https://github.com/cloudxcc/Arduissimo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229290302
git clone --depth 1 --no-tags https://github.com/SKuRGe911/MiSTerTutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230821748
git clone --depth 1 --no-tags https://github.com/aap/fpdpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226346396
git clone --depth 1 --no-tags https://github.com/dotcypress/tang-nano-lcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230999915
git clone --depth 1 --no-tags https://github.com/damdoy/fpga_peripherals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230450945
git clone --depth 1 --no-tags https://github.com/caicaicai-ji/QSPI_FOR_SOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228602265
git clone --depth 1 --no-tags https://github.com/MrX-8B/MiSTer-Arcade-SEGASYS1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228353088
git clone --depth 1 --no-tags https://github.com/wzc810049078/ZC-RISCV-CORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228307821
git clone --depth 1 --no-tags https://github.com/tharunchitipolu/sobel-edge-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226795115
git clone --depth 1 --no-tags https://github.com/icf3/zevios.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229169337
git clone --depth 1 --no-tags https://github.com/The-OpenROAD-Project/PDNSim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228542797
git clone --depth 1 --no-tags https://github.com/nmi-leipzig/sim-x-pll.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227648855
git clone --depth 1 --no-tags https://github.com/merledu/SIngle-Cycle-RISC-V-In-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226043846
git clone --depth 1 --no-tags https://github.com/emilbiju/emil-risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229786564
git clone --depth 1 --no-tags https://github.com/jerry-D/RISC-V-SYMPL-Hybrid-Floating-Point-ISA-Compute-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230998695
git clone --depth 1 --no-tags https://github.com/aniket0511/Sigmoid-Function.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228220868
git clone --depth 1 --no-tags https://github.com/AmrElsersy/DMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227416810
git clone --depth 1 --no-tags https://github.com/FlyGoat/cpu_gs132.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228846547
git clone --depth 1 --no-tags https://github.com/twoodford/m3-realtime-control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226977236
git clone --depth 1 --no-tags https://github.com/arvkr/hardware-multiplier-architectures.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231563298
git clone --depth 1 --no-tags https://github.com/Sanskar777/QRS-peak-detection-in-ECG-signals-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225139672
git clone --depth 1 --no-tags https://github.com/zhangzek/Clock-Domain-Crossing-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231392084
git clone --depth 1 --no-tags https://github.com/wlneto/pathAnalyzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230340739
git clone --depth 1 --no-tags https://github.com/johnMamish/jfpjc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230531064
git clone --depth 1 --no-tags https://github.com/andrsmllr/tang_nano_devbrd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230008875
git clone --depth 1 --no-tags https://github.com/logiclover-jp/fpga_audio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227946250
git clone --depth 1 --no-tags https://github.com/jiachen-meng/verilog-smart-park.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229598181
git clone --depth 1 --no-tags https://github.com/WayneGong/char_display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230348391
git clone --depth 1 --no-tags https://github.com/Doon12/cortex-m0-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227801008
git clone --depth 1 --no-tags https://github.com/skiphansen/pano_blocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229973224
git clone --depth 1 --no-tags https://github.com/kutaykoylan/MIPS_Processor_in_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231799519
