// Seed: 145472712
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  inout id_4;
  inout id_3;
  output id_2;
  output id_1;
  always @(1) begin
    id_3 = 1;
    id_2 <= id_5;
    id_4 <= 1'b0;
  end
endmodule
