{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725058596814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725058596814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 30 19:56:36 2024 " "Processing started: Fri Aug 30 19:56:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725058596814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725058596814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mips32 -c ProcessUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mips32 -c ProcessUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725058596814 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725058596901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725058596901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProcessUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ProcessUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessUnit " "Found entity 1: ProcessUnit" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725058600452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725058600452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionParser.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionParser.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionParser " "Found entity 1: InstructionParser" {  } { { "InstructionParser.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/InstructionParser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725058600452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725058600452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725058600452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725058600452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registers.v 1 1 " "Found 1 design units, including 1 entities, in source file Registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725058600452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725058600452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725058600453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725058600453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mips32.v 1 1 " "Found 1 design units, including 1 entities, in source file Mips32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mips32 " "Found entity 1: Mips32" {  } { { "Mips32.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Mips32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725058600453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725058600453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU32.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU32 " "Found entity 1: ALU32" {  } { { "ALU32.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725058600453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725058600453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProgramCounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725058600453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725058600453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxInput.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxInput.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxInput " "Found entity 1: MuxInput" {  } { { "MuxInput.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/MuxInput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725058600453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725058600453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725058600454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725058600454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RtAndRdMux.v 1 1 " "Found 1 design units, including 1 entities, in source file RtAndRdMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 RtAndRdMux " "Found entity 1: RtAndRdMux" {  } { { "RtAndRdMux.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/RtAndRdMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725058600454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725058600454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignalExtend.v 1 1 " "Found 1 design units, including 1 entities, in source file SignalExtend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalExtend " "Found entity 1: SignalExtend" {  } { { "SignalExtend.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/SignalExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725058600454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725058600454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Alu32Mux.v 1 1 " "Found 1 design units, including 1 entities, in source file Alu32Mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu32Mux " "Found entity 1: Alu32Mux" {  } { { "Alu32Mux.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Alu32Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725058600454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725058600454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCMux.v 1 1 " "Found 1 design units, including 1 entities, in source file PCMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCMux " "Found entity 1: PCMux" {  } { { "PCMux.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/PCMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725058600455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725058600455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemMux.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemMux " "Found entity 1: DataMemMux" {  } { { "DataMemMux.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/DataMemMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725058600455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725058600455 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DataRead2 ProcessUnit.v(124) " "Verilog HDL Implicit Net warning at ProcessUnit.v(124): created implicit net for \"DataRead2\"" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725058600455 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(51) " "Verilog HDL Instantiation warning at ProcessUnit.v(51): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725058600455 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(57) " "Verilog HDL Instantiation warning at ProcessUnit.v(57): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725058600455 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(68) " "Verilog HDL Instantiation warning at ProcessUnit.v(68): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725058600455 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(75) " "Verilog HDL Instantiation warning at ProcessUnit.v(75): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 75 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725058600455 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(87) " "Verilog HDL Instantiation warning at ProcessUnit.v(87): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 87 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725058600455 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(92) " "Verilog HDL Instantiation warning at ProcessUnit.v(92): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 92 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725058600455 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(99) " "Verilog HDL Instantiation warning at ProcessUnit.v(99): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 99 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725058600455 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(108) " "Verilog HDL Instantiation warning at ProcessUnit.v(108): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 108 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725058600455 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(120) " "Verilog HDL Instantiation warning at ProcessUnit.v(120): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 120 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725058600455 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(129) " "Verilog HDL Instantiation warning at ProcessUnit.v(129): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 129 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725058600455 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(136) " "Verilog HDL Instantiation warning at ProcessUnit.v(136): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 136 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725058600455 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mips32.v(39) " "Verilog HDL Instantiation warning at Mips32.v(39): instance has no name" {  } { { "Mips32.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Mips32.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725058600456 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mips32.v(55) " "Verilog HDL Instantiation warning at Mips32.v(55): instance has no name" {  } { { "Mips32.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Mips32.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725058600457 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Registers " "Elaborating entity \"Registers\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725058600475 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725058601080 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725058601592 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725058601592 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2554 " "Implemented 2554 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "82 " "Implemented 82 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725058601667 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725058601667 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2408 " "Implemented 2408 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725058601667 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725058601667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725058601671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 30 19:56:41 2024 " "Processing ended: Fri Aug 30 19:56:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725058601671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725058601671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725058601671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725058601671 ""}
