Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 26 01:10:54 2020
| Host         : DESKTOP-O7TS3PR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file undertale_timing_summary_routed.rpt -pb undertale_timing_summary_routed.pb -rpx undertale_timing_summary_routed.rpx -warn_on_violation
| Design       : undertale
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: controller/page_num_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: controller/page_num_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/monster_hp_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/monster_hp_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/monster_hp_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/monster_hp_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/monster_hp_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/monster_hp_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: game_page/tap/move_enable_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/tap/tap_pos_x_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/tap/tap_pos_x_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/tap/tap_pos_x_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/tap/tap_pos_x_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/tap/tap_pos_x_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/tap/tap_pos_x_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/tap/tap_pos_x_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/tap/tap_pos_x_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/tap/tap_pos_x_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/tap/tap_pos_x_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/tap/tap_pos_x_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/tap/tap_pos_x_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: menu_page/selection_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: menu_page/selection_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/line_clk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga/pix_stb_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 139 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 6 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.280        0.000                      0                  227        0.105        0.000                      0                  227        4.500        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.280        0.000                      0                  227        0.105        0.000                      0                  227        4.500        0.000                       0                   141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 menu_page/selection_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/page_num_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 2.801ns (39.301%)  route 4.326ns (60.699%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.566     5.087    menu_page/CLK
    SLICE_X38Y48         FDRE                                         r  menu_page/selection_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  menu_page/selection_reg[0]/Q
                         net (fo=12, routed)          1.037     6.642    controller/Q[0]
    SLICE_X39Y51         LUT5 (Prop_lut5_I2_O)        0.124     6.766 f  controller/page_num[0]_i_3/O
                         net (fo=65, routed)          0.508     7.274    controller/page_num[0]_i_3_n_0
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     7.398 r  controller/i__carry_i_1/O
                         net (fo=1, routed)           0.498     7.896    controller/counter[0]
    SLICE_X44Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.476 r  controller/page_num1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.476    controller/page_num1_inferred__0/i__carry_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.590 r  controller/page_num1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.590    controller/page_num1_inferred__0/i__carry__0_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.704 r  controller/page_num1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.704    controller/page_num1_inferred__0/i__carry__1_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.818 r  controller/page_num1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.818    controller/page_num1_inferred__0/i__carry__2_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.932 r  controller/page_num1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.932    controller/page_num1_inferred__0/i__carry__3_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.046 r  controller/page_num1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.046    controller/page_num1_inferred__0/i__carry__4_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.380 f  controller/page_num1_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           0.660    10.040    controller/page_num1_inferred__0/i__carry__5_n_6
    SLICE_X45Y58         LUT4 (Prop_lut4_I1_O)        0.303    10.343 f  controller/page_num[0]_i_13/O
                         net (fo=1, routed)           0.688    11.031    controller/page_num[0]_i_13_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.155 f  controller/page_num[0]_i_7/O
                         net (fo=1, routed)           0.298    11.453    controller/page_num[0]_i_7_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.124    11.577 r  controller/page_num[0]_i_1/O
                         net (fo=2, routed)           0.637    12.214    controller/page_num[0]_i_1_n_0
    SLICE_X40Y52         FDSE                                         r  controller/page_num_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.438    14.779    controller/CLK
    SLICE_X40Y52         FDSE                                         r  controller/page_num_reg[0]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X40Y52         FDSE (Setup_fdse_C_S)       -0.429    14.494    controller/page_num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -12.214    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.650ns  (required time - arrival time)
  Source:                 menu_page/selection_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/page_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 2.925ns (40.541%)  route 4.290ns (59.459%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.566     5.087    menu_page/CLK
    SLICE_X38Y48         FDRE                                         r  menu_page/selection_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  menu_page/selection_reg[0]/Q
                         net (fo=12, routed)          1.037     6.642    controller/Q[0]
    SLICE_X39Y51         LUT5 (Prop_lut5_I2_O)        0.124     6.766 f  controller/page_num[0]_i_3/O
                         net (fo=65, routed)          0.508     7.274    controller/page_num[0]_i_3_n_0
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     7.398 r  controller/i__carry_i_1/O
                         net (fo=1, routed)           0.498     7.896    controller/counter[0]
    SLICE_X44Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.476 r  controller/page_num1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.476    controller/page_num1_inferred__0/i__carry_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.590 r  controller/page_num1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.590    controller/page_num1_inferred__0/i__carry__0_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.704 r  controller/page_num1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.704    controller/page_num1_inferred__0/i__carry__1_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.818 r  controller/page_num1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.818    controller/page_num1_inferred__0/i__carry__2_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.932 r  controller/page_num1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.932    controller/page_num1_inferred__0/i__carry__3_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.046 r  controller/page_num1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.046    controller/page_num1_inferred__0/i__carry__4_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.380 r  controller/page_num1_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           0.660    10.040    controller/page_num1_inferred__0/i__carry__5_n_6
    SLICE_X45Y58         LUT4 (Prop_lut4_I1_O)        0.303    10.343 r  controller/page_num[0]_i_13/O
                         net (fo=1, routed)           0.688    11.031    controller/page_num[0]_i_13_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.155 r  controller/page_num[0]_i_7/O
                         net (fo=1, routed)           0.298    11.453    controller/page_num[0]_i_7_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.124    11.577 f  controller/page_num[0]_i_1/O
                         net (fo=2, routed)           0.601    12.178    controller/page_num[0]_i_1_n_0
    SLICE_X40Y51         LUT3 (Prop_lut3_I2_O)        0.124    12.302 r  controller/page_num[1]_i_1/O
                         net (fo=1, routed)           0.000    12.302    controller/page_num[1]_i_1_n_0
    SLICE_X40Y51         FDRE                                         r  controller/page_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.438    14.779    controller/CLK
    SLICE_X40Y51         FDRE                                         r  controller/page_num_reg[1]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X40Y51         FDRE (Setup_fdre_C_D)        0.029    14.952    controller/page_num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -12.302    
  -------------------------------------------------------------------
                         slack                                  2.650    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 controller/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 2.447ns (41.609%)  route 3.434ns (58.391%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.566     5.087    controller/CLK
    SLICE_X37Y49         FDRE                                         r  controller/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  controller/left_reg/Q
                         net (fo=6, routed)           0.785     6.328    controller/left
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.452 r  controller/pos_x0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.452    game_page/S[0]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.002 r  game_page/pos_x0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.002    game_page/pos_x0_carry_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.116 r  game_page/pos_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.116    game_page/pos_x0_carry__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.445 r  game_page/pos_x0_carry__1/O[3]
                         net (fo=4, routed)           0.677     8.122    game_page/pos_x[11]
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.306     8.428 f  game_page/pos_x[11]_i_5/O
                         net (fo=1, routed)           0.464     8.893    game_page/pos_x[11]_i_5_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.017 f  game_page/pos_x[11]_i_4/O
                         net (fo=11, routed)          0.452     9.469    game_page/pos_x[11]_i_4_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.118     9.587 r  game_page/pos_x[11]_i_2/O
                         net (fo=9, routed)           0.481    10.068    game_page/tap/pos_x_reg[9]
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.326    10.394 r  game_page/tap/pos_x[11]_i_1/O
                         net (fo=4, routed)           0.574    10.968    game_page/tap_n_26
    SLICE_X39Y49         FDSE                                         r  game_page/pos_x_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.446    14.787    game_page/CLK
    SLICE_X39Y49         FDSE                                         r  game_page/pos_x_reg[8]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y49         FDSE (Setup_fdse_C_S)       -0.429    14.598    game_page/pos_x_reg[8]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.799ns  (required time - arrival time)
  Source:                 controller/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 2.447ns (42.942%)  route 3.251ns (57.058%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.566     5.087    controller/CLK
    SLICE_X37Y49         FDRE                                         r  controller/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  controller/left_reg/Q
                         net (fo=6, routed)           0.785     6.328    controller/left
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.452 r  controller/pos_x0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.452    game_page/S[0]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.002 r  game_page/pos_x0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.002    game_page/pos_x0_carry_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.116 r  game_page/pos_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.116    game_page/pos_x0_carry__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.445 r  game_page/pos_x0_carry__1/O[3]
                         net (fo=4, routed)           0.677     8.122    game_page/pos_x[11]
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.306     8.428 f  game_page/pos_x[11]_i_5/O
                         net (fo=1, routed)           0.464     8.893    game_page/pos_x[11]_i_5_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.017 f  game_page/pos_x[11]_i_4/O
                         net (fo=11, routed)          0.452     9.469    game_page/pos_x[11]_i_4_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.118     9.587 r  game_page/pos_x[11]_i_2/O
                         net (fo=9, routed)           0.481    10.068    game_page/tap/pos_x_reg[9]
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.326    10.394 r  game_page/tap/pos_x[11]_i_1/O
                         net (fo=4, routed)           0.392    10.786    game_page/tap_n_26
    SLICE_X40Y49         FDRE                                         r  game_page/pos_x_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.448    14.789    game_page/CLK
    SLICE_X40Y49         FDRE                                         r  game_page/pos_x_reg[10]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    14.585    game_page/pos_x_reg[10]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -10.786    
  -------------------------------------------------------------------
                         slack                                  3.799    

Slack (MET) :             3.799ns  (required time - arrival time)
  Source:                 controller/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 2.447ns (42.942%)  route 3.251ns (57.058%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.566     5.087    controller/CLK
    SLICE_X37Y49         FDRE                                         r  controller/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  controller/left_reg/Q
                         net (fo=6, routed)           0.785     6.328    controller/left
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.452 r  controller/pos_x0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.452    game_page/S[0]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.002 r  game_page/pos_x0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.002    game_page/pos_x0_carry_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.116 r  game_page/pos_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.116    game_page/pos_x0_carry__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.445 r  game_page/pos_x0_carry__1/O[3]
                         net (fo=4, routed)           0.677     8.122    game_page/pos_x[11]
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.306     8.428 f  game_page/pos_x[11]_i_5/O
                         net (fo=1, routed)           0.464     8.893    game_page/pos_x[11]_i_5_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.017 f  game_page/pos_x[11]_i_4/O
                         net (fo=11, routed)          0.452     9.469    game_page/pos_x[11]_i_4_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.118     9.587 r  game_page/pos_x[11]_i_2/O
                         net (fo=9, routed)           0.481    10.068    game_page/tap/pos_x_reg[9]
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.326    10.394 r  game_page/tap/pos_x[11]_i_1/O
                         net (fo=4, routed)           0.392    10.786    game_page/tap_n_26
    SLICE_X40Y49         FDRE                                         r  game_page/pos_x_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.448    14.789    game_page/CLK
    SLICE_X40Y49         FDRE                                         r  game_page/pos_x_reg[11]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    14.585    game_page/pos_x_reg[11]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -10.786    
  -------------------------------------------------------------------
                         slack                                  3.799    

Slack (MET) :             3.799ns  (required time - arrival time)
  Source:                 controller/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 2.447ns (42.942%)  route 3.251ns (57.058%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.566     5.087    controller/CLK
    SLICE_X37Y49         FDRE                                         r  controller/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  controller/left_reg/Q
                         net (fo=6, routed)           0.785     6.328    controller/left
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.452 r  controller/pos_x0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.452    game_page/S[0]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.002 r  game_page/pos_x0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.002    game_page/pos_x0_carry_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.116 r  game_page/pos_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.116    game_page/pos_x0_carry__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.445 r  game_page/pos_x0_carry__1/O[3]
                         net (fo=4, routed)           0.677     8.122    game_page/pos_x[11]
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.306     8.428 f  game_page/pos_x[11]_i_5/O
                         net (fo=1, routed)           0.464     8.893    game_page/pos_x[11]_i_5_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.017 f  game_page/pos_x[11]_i_4/O
                         net (fo=11, routed)          0.452     9.469    game_page/pos_x[11]_i_4_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.118     9.587 r  game_page/pos_x[11]_i_2/O
                         net (fo=9, routed)           0.481    10.068    game_page/tap/pos_x_reg[9]
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.326    10.394 r  game_page/tap/pos_x[11]_i_1/O
                         net (fo=4, routed)           0.392    10.786    game_page/tap_n_26
    SLICE_X40Y49         FDRE                                         r  game_page/pos_x_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.448    14.789    game_page/CLK
    SLICE_X40Y49         FDRE                                         r  game_page/pos_x_reg[9]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    14.585    game_page/pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -10.786    
  -------------------------------------------------------------------
                         slack                                  3.799    

Slack (MET) :             3.806ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 1.921ns (33.529%)  route 3.808ns (66.471%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.563     5.084    uart/baudrate_gen/baud_reg_1
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.090    uart/baudrate_gen/counter_reg[0]
    SLICE_X32Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.670 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.670    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.004 r  uart/baudrate_gen/counter_reg[0]_i_18/O[1]
                         net (fo=1, routed)           1.131     8.135    uart/baudrate_gen/p_0_in[6]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.303     8.438 f  uart/baudrate_gen/counter[0]_i_14/O
                         net (fo=1, routed)           0.452     8.889    uart/baudrate_gen/counter[0]_i_14_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124     9.013 r  uart/baudrate_gen/counter[0]_i_4/O
                         net (fo=2, routed)           0.618     9.631    uart/baudrate_gen/counter[0]_i_4_n_0
    SLICE_X34Y43         LUT4 (Prop_lut4_I1_O)        0.124     9.755 r  uart/baudrate_gen/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.059    10.814    uart/baudrate_gen/clear
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.443    14.784    uart/baudrate_gen/baud_reg_1
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X33Y39         FDRE (Setup_fdre_C_R)       -0.429    14.620    uart/baudrate_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.814    
  -------------------------------------------------------------------
                         slack                                  3.806    

Slack (MET) :             3.806ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 1.921ns (33.529%)  route 3.808ns (66.471%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.563     5.084    uart/baudrate_gen/baud_reg_1
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.090    uart/baudrate_gen/counter_reg[0]
    SLICE_X32Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.670 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.670    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.004 r  uart/baudrate_gen/counter_reg[0]_i_18/O[1]
                         net (fo=1, routed)           1.131     8.135    uart/baudrate_gen/p_0_in[6]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.303     8.438 f  uart/baudrate_gen/counter[0]_i_14/O
                         net (fo=1, routed)           0.452     8.889    uart/baudrate_gen/counter[0]_i_14_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124     9.013 r  uart/baudrate_gen/counter[0]_i_4/O
                         net (fo=2, routed)           0.618     9.631    uart/baudrate_gen/counter[0]_i_4_n_0
    SLICE_X34Y43         LUT4 (Prop_lut4_I1_O)        0.124     9.755 r  uart/baudrate_gen/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.059    10.814    uart/baudrate_gen/clear
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.443    14.784    uart/baudrate_gen/baud_reg_1
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[1]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X33Y39         FDRE (Setup_fdre_C_R)       -0.429    14.620    uart/baudrate_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.814    
  -------------------------------------------------------------------
                         slack                                  3.806    

Slack (MET) :             3.806ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 1.921ns (33.529%)  route 3.808ns (66.471%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.563     5.084    uart/baudrate_gen/baud_reg_1
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.090    uart/baudrate_gen/counter_reg[0]
    SLICE_X32Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.670 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.670    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.004 r  uart/baudrate_gen/counter_reg[0]_i_18/O[1]
                         net (fo=1, routed)           1.131     8.135    uart/baudrate_gen/p_0_in[6]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.303     8.438 f  uart/baudrate_gen/counter[0]_i_14/O
                         net (fo=1, routed)           0.452     8.889    uart/baudrate_gen/counter[0]_i_14_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124     9.013 r  uart/baudrate_gen/counter[0]_i_4/O
                         net (fo=2, routed)           0.618     9.631    uart/baudrate_gen/counter[0]_i_4_n_0
    SLICE_X34Y43         LUT4 (Prop_lut4_I1_O)        0.124     9.755 r  uart/baudrate_gen/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.059    10.814    uart/baudrate_gen/clear
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.443    14.784    uart/baudrate_gen/baud_reg_1
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[2]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X33Y39         FDRE (Setup_fdre_C_R)       -0.429    14.620    uart/baudrate_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.814    
  -------------------------------------------------------------------
                         slack                                  3.806    

Slack (MET) :             3.806ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 1.921ns (33.529%)  route 3.808ns (66.471%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.563     5.084    uart/baudrate_gen/baud_reg_1
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.090    uart/baudrate_gen/counter_reg[0]
    SLICE_X32Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.670 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.670    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.004 r  uart/baudrate_gen/counter_reg[0]_i_18/O[1]
                         net (fo=1, routed)           1.131     8.135    uart/baudrate_gen/p_0_in[6]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.303     8.438 f  uart/baudrate_gen/counter[0]_i_14/O
                         net (fo=1, routed)           0.452     8.889    uart/baudrate_gen/counter[0]_i_14_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124     9.013 r  uart/baudrate_gen/counter[0]_i_4/O
                         net (fo=2, routed)           0.618     9.631    uart/baudrate_gen/counter[0]_i_4_n_0
    SLICE_X34Y43         LUT4 (Prop_lut4_I1_O)        0.124     9.755 r  uart/baudrate_gen/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.059    10.814    uart/baudrate_gen/clear
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.443    14.784    uart/baudrate_gen/baud_reg_1
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X33Y39         FDRE (Setup_fdre_C_R)       -0.429    14.620    uart/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.814    
  -------------------------------------------------------------------
                         slack                                  3.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 controller/push_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/right_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.227ns (48.664%)  route 0.239ns (51.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.562     1.445    controller/CLK
    SLICE_X36Y51         FDRE                                         r  controller/push_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  controller/push_reg/Q
                         net (fo=10, routed)          0.239     1.813    uart/push
    SLICE_X36Y49         LUT5 (Prop_lut5_I1_O)        0.099     1.912 r  uart/right_i_1/O
                         net (fo=1, routed)           0.000     1.912    controller/right_reg_1
    SLICE_X36Y49         FDRE                                         r  controller/right_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.833     1.960    controller/CLK
    SLICE_X36Y49         FDRE                                         r  controller/right_reg/C
                         clock pessimism             -0.244     1.716    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.091     1.807    controller/right_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 controller/push_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/space_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.227ns (41.721%)  route 0.317ns (58.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.562     1.445    controller/CLK
    SLICE_X36Y51         FDRE                                         r  controller/push_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  controller/push_reg/Q
                         net (fo=10, routed)          0.317     1.890    uart/push
    SLICE_X37Y49         LUT6 (Prop_lut6_I2_O)        0.099     1.989 r  uart/space_i_1/O
                         net (fo=1, routed)           0.000     1.989    controller/space_reg_0
    SLICE_X37Y49         FDRE                                         r  controller/space_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.833     1.960    controller/CLK
    SLICE_X37Y49         FDRE                                         r  controller/space_reg/C
                         clock pessimism             -0.244     1.716    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     1.808    controller/space_reg
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 controller/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.688%)  route 0.120ns (39.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.561     1.444    controller/CLK
    SLICE_X45Y58         FDRE                                         r  controller/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  controller/counter_reg[31]/Q
                         net (fo=2, routed)           0.120     1.706    controller/counter_reg_n_0_[31]
    SLICE_X45Y58         LUT4 (Prop_lut4_I2_O)        0.045     1.751 r  controller/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     1.751    controller/p_0_in[31]
    SLICE_X45Y58         FDRE                                         r  controller/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    controller/CLK
    SLICE_X45Y58         FDRE                                         r  controller/counter_reg[31]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.092     1.536    controller/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 controller/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.562     1.445    controller/CLK
    SLICE_X46Y54         FDRE                                         r  controller/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  controller/counter_reg[7]/Q
                         net (fo=2, routed)           0.149     1.758    controller/counter_reg_n_0_[7]
    SLICE_X46Y54         LUT4 (Prop_lut4_I2_O)        0.045     1.803 r  controller/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.803    controller/p_0_in[7]
    SLICE_X46Y54         FDRE                                         r  controller/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.959    controller/CLK
    SLICE_X46Y54         FDRE                                         r  controller/counter_reg[7]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X46Y54         FDRE (Hold_fdre_C_D)         0.121     1.566    controller/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 controller/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.562     1.445    controller/CLK
    SLICE_X46Y55         FDRE                                         r  controller/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  controller/counter_reg[9]/Q
                         net (fo=2, routed)           0.149     1.759    controller/counter_reg_n_0_[9]
    SLICE_X46Y55         LUT4 (Prop_lut4_I2_O)        0.045     1.804 r  controller/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.804    controller/p_0_in[9]
    SLICE_X46Y55         FDRE                                         r  controller/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.959    controller/CLK
    SLICE_X46Y55         FDRE                                         r  controller/counter_reg[9]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.121     1.566    controller/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.313ns (82.368%)  route 0.067ns (17.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.567     1.450    vga/pix_stb_reg_0
    SLICE_X50Y49         FDRE                                         r  vga/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  vga/cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.681    vga/cnt[14]
    SLICE_X50Y49         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.830 r  vga/cnt_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    vga/cnt_reg[15]_i_1_n_5
    SLICE_X50Y49         FDRE                                         r  vga/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.838     1.965    vga/pix_stb_reg_0
    SLICE_X50Y49         FDRE                                         r  vga/cnt_reg[15]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.134     1.584    vga/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 controller/push_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/change_page_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.227ns (64.745%)  route 0.124ns (35.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.562     1.445    controller/CLK
    SLICE_X36Y51         FDRE                                         r  controller/push_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  controller/push_reg/Q
                         net (fo=10, routed)          0.124     1.697    uart/push
    SLICE_X36Y51         LUT6 (Prop_lut6_I2_O)        0.099     1.796 r  uart/change_page_i_1/O
                         net (fo=1, routed)           0.000     1.796    controller/change_page_reg_1
    SLICE_X36Y51         FDRE                                         r  controller/change_page_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.830     1.958    controller/CLK
    SLICE_X36Y51         FDRE                                         r  controller/change_page_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.091     1.536    controller/change_page_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 game_page/tap/counting_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/tap/counting_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.580ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.799     1.025    game_page/tap/clk_IBUF
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.070 r  game_page/tap/tap_pos_x[11]_i_9/O
                         net (fo=1, routed)           0.273     1.343    game_page_n_55
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.369 r  tap_pos_x_reg[11]_i_3/O
                         net (fo=35, routed)          0.564     1.933    game_page/tap/tap_pos_x0
    SLICE_X39Y47         FDRE                                         r  game_page/tap/counting_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  game_page/tap/counting_reg[19]/Q
                         net (fo=2, routed)           0.117     2.191    game_page/tap/counting_reg[19]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.299 r  game_page/tap/counting_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.299    game_page/tap/counting_reg[16]_i_1_n_4
    SLICE_X39Y47         FDRE                                         r  game_page/tap/counting_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.942     1.356    game_page/tap/clk_IBUF
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.056     1.412 r  game_page/tap/tap_pos_x[11]_i_9/O
                         net (fo=1, routed)           0.307     1.719    game_page_n_55
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.748 r  tap_pos_x_reg[11]_i_3/O
                         net (fo=35, routed)          0.833     2.580    game_page/tap/tap_pos_x0
    SLICE_X39Y47         FDRE                                         r  game_page/tap/counting_reg[19]/C
                         clock pessimism             -0.648     1.933    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.105     2.038    game_page/tap/counting_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 game_page/tap/counting_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/tap/counting_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.799     1.025    game_page/tap/clk_IBUF
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.070 r  game_page/tap/tap_pos_x[11]_i_9/O
                         net (fo=1, routed)           0.273     1.343    game_page_n_55
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.369 r  tap_pos_x_reg[11]_i_3/O
                         net (fo=35, routed)          0.563     1.932    game_page/tap/tap_pos_x0
    SLICE_X39Y46         FDRE                                         r  game_page/tap/counting_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     2.073 r  game_page/tap/counting_reg[15]/Q
                         net (fo=2, routed)           0.118     2.191    game_page/tap/counting_reg[15]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.299 r  game_page/tap/counting_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.299    game_page/tap/counting_reg[12]_i_1_n_4
    SLICE_X39Y46         FDRE                                         r  game_page/tap/counting_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.942     1.356    game_page/tap/clk_IBUF
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.056     1.412 r  game_page/tap/tap_pos_x[11]_i_9/O
                         net (fo=1, routed)           0.307     1.719    game_page_n_55
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.748 r  tap_pos_x_reg[11]_i_3/O
                         net (fo=35, routed)          0.832     2.579    game_page/tap/tap_pos_x0
    SLICE_X39Y46         FDRE                                         r  game_page/tap/counting_reg[15]/C
                         clock pessimism             -0.648     1.932    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.105     2.037    game_page/tap/counting_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 controller/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.561     1.444    controller/CLK
    SLICE_X45Y57         FDRE                                         r  controller/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  controller/counter_reg[25]/Q
                         net (fo=2, routed)           0.167     1.752    controller/counter_reg_n_0_[25]
    SLICE_X45Y57         LUT4 (Prop_lut4_I2_O)        0.045     1.797 r  controller/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     1.797    controller/p_0_in[25]
    SLICE_X45Y57         FDRE                                         r  controller/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    controller/CLK
    SLICE_X45Y57         FDRE                                         r  controller/counter_reg[25]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X45Y57         FDRE (Hold_fdre_C_D)         0.091     1.535    controller/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  tap_pos_x_reg[11]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y51   controller/change_page_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y55   controller/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y54   controller/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y53   controller/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y53   controller/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y54   controller/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y54   controller/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y54   controller/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   game_page/tap/counting_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   game_page/tap/counting_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   game_page/tap/counting_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   game_page/tap/counting_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   game_page/tap/counting_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   game_page/tap/counting_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   game_page/tap/counting_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   game_page/tap/counting_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   game_page/tap/counting_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   game_page/tap/counting_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   controller/change_page_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y55   controller/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y54   controller/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y53   controller/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y53   controller/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y54   controller/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   controller/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   controller/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y54   controller/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y55   controller/counter_reg[17]/C



