{"vcs1":{"timestamp_begin":1699301132.753598631, "rt":0.94, "ut":0.40, "st":0.28}}
{"vcselab":{"timestamp_begin":1699301133.789283550, "rt":0.97, "ut":0.57, "st":0.25}}
{"link":{"timestamp_begin":1699301134.824011264, "rt":0.54, "ut":0.18, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699301131.932525740}
{"VCS_COMP_START_TIME": 1699301131.932525740}
{"VCS_COMP_END_TIME": 1699301135.472622064}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 338048}}
{"stitch_vcselab": {"peak_mem": 222608}}
