0.6
2017.2
Jun 15 2017
18:41:53
/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/sources/testbench/mips_cpu_test.v,1528782821,verilog,,,,mips_cpu_test,,,../../../../prj_5.srcs/sources_1/bd/sim/ipshared/7e3a/hdl,MIPS_CPU_FULL_SIMU=,,,,
/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/sources/testbench/uart_recv_sim.v,1528782821,verilog,,,,uart_recv_sim,,,../../../../prj_5.srcs/sources_1/bd/sim/ipshared/7e3a/hdl,MIPS_CPU_FULL_SIMU=,,,,
/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.sim/sim_1/synth/timing/mips_cpu_test_time_synth.v,1529805207,verilog,,,,GPIO_Core;GPIO_Core__1;GPIO_Core__2;GPIO_Core__3;GPIO_Core__4;GPIO_Core__5;GPIO_Core__6;GPIO_Core__7;IBUF_HD203;IBUF_UNIQ_BASE_;address_decoder;address_decoder__1;address_decoder__2;address_decoder__3;address_decoder__4;address_decoder__5;address_decoder__6;address_decoder__7;address_decoder__parameterized0;alu;axi_bram_ctrl;axi_bram_ctrl_top;axi_bram_if;axi_crossbar_v2_1_14_addr_arbiter_sasd;axi_crossbar_v2_1_14_addr_arbiter_sasd__1;axi_crossbar_v2_1_14_addr_decoder;axi_crossbar_v2_1_14_addr_decoder__parameterized0;axi_crossbar_v2_1_14_axi_crossbar;axi_crossbar_v2_1_14_axi_crossbar__parameterized0;axi_crossbar_v2_1_14_crossbar_sasd;axi_crossbar_v2_1_14_crossbar_sasd__parameterized0;axi_crossbar_v2_1_14_decerr_slave;axi_crossbar_v2_1_14_decerr_slave__1;axi_crossbar_v2_1_14_splitter;axi_crossbar_v2_1_14_splitter__1;axi_crossbar_v2_1_14_splitter__parameterized0;axi_crossbar_v2_1_14_splitter__parameterized0__1;axi_gpio;axi_gpio__1;axi_gpio__2;axi_gpio__3;axi_gpio__4;axi_gpio__5;axi_gpio__6;axi_gpio__7;axi_lite_ipif;axi_lite_ipif__1;axi_lite_ipif__2;axi_lite_ipif__3;axi_lite_ipif__4;axi_lite_ipif__5;axi_lite_ipif__6;axi_lite_ipif__7;axi_lite_ipif__parameterized0;axi_register_slice_v2_1_13_axic_register_slice;axi_register_slice_v2_1_13_axic_register_slice__1;axi_uartlite;barrel_shifter;baudrate;bindec__1;blk_mem_gen_generic_cstr;blk_mem_gen_mux;blk_mem_gen_prim_width;blk_mem_gen_prim_width__parameterized0;blk_mem_gen_prim_width__parameterized1;blk_mem_gen_prim_width__parameterized10;blk_mem_gen_prim_width__parameterized11;blk_mem_gen_prim_width__parameterized12;blk_mem_gen_prim_width__parameterized13;blk_mem_gen_prim_width__parameterized14;blk_mem_gen_prim_width__parameterized2;blk_mem_gen_prim_width__parameterized3;blk_mem_gen_prim_width__parameterized4;blk_mem_gen_prim_width__parameterized5;blk_mem_gen_prim_width__parameterized6;blk_mem_gen_prim_width__parameterized7;blk_mem_gen_prim_width__parameterized8;blk_mem_gen_prim_width__parameterized9;blk_mem_gen_prim_wrapper_init;blk_mem_gen_prim_wrapper_init__parameterized0;blk_mem_gen_prim_wrapper_init__parameterized1;blk_mem_gen_prim_wrapper_init__parameterized10;blk_mem_gen_prim_wrapper_init__parameterized11;blk_mem_gen_prim_wrapper_init__parameterized12;blk_mem_gen_prim_wrapper_init__parameterized13;blk_mem_gen_prim_wrapper_init__parameterized14;blk_mem_gen_prim_wrapper_init__parameterized2;blk_mem_gen_prim_wrapper_init__parameterized3;blk_mem_gen_prim_wrapper_init__parameterized4;blk_mem_gen_prim_wrapper_init__parameterized5;blk_mem_gen_prim_wrapper_init__parameterized6;blk_mem_gen_prim_wrapper_init__parameterized7;blk_mem_gen_prim_wrapper_init__parameterized8;blk_mem_gen_prim_wrapper_init__parameterized9;blk_mem_gen_top;blk_mem_gen_v8_3_6;blk_mem_gen_v8_3_6_synth;cdc_sync;cdc_sync__1;cdc_sync__10;cdc_sync__11;cdc_sync__12;cdc_sync__13;cdc_sync__14;cdc_sync__15;cdc_sync__2;cdc_sync__3;cdc_sync__4;cdc_sync__5;cdc_sync__6;cdc_sync__7;cdc_sync__8;cdc_sync__9;cdc_sync__parameterized0;cntr_incr_decr_addn_f;cntr_incr_decr_addn_f__1;control_unit;dynshreg_f;dynshreg_f__1;dynshreg_i_f;dynshreg_i_f__parameterized0;full_axi;generic_baseblocks_v2_1_0_carry_and;generic_baseblocks_v2_1_0_carry_and__10;generic_baseblocks_v2_1_0_carry_and__13;generic_baseblocks_v2_1_0_carry_and__14;generic_baseblocks_v2_1_0_carry_and__15;generic_baseblocks_v2_1_0_carry_and__18;generic_baseblocks_v2_1_0_carry_and__19;generic_baseblocks_v2_1_0_carry_and__20;generic_baseblocks_v2_1_0_carry_and__23;generic_baseblocks_v2_1_0_carry_and__24;generic_baseblocks_v2_1_0_carry_and__25;generic_baseblocks_v2_1_0_carry_and__28;generic_baseblocks_v2_1_0_carry_and__29;generic_baseblocks_v2_1_0_carry_and__3;generic_baseblocks_v2_1_0_carry_and__30;generic_baseblocks_v2_1_0_carry_and__33;generic_baseblocks_v2_1_0_carry_and__34;generic_baseblocks_v2_1_0_carry_and__35;generic_baseblocks_v2_1_0_carry_and__38;generic_baseblocks_v2_1_0_carry_and__39;generic_baseblocks_v2_1_0_carry_and__4;generic_baseblocks_v2_1_0_carry_and__40;generic_baseblocks_v2_1_0_carry_and__44;generic_baseblocks_v2_1_0_carry_and__45;generic_baseblocks_v2_1_0_carry_and__48;generic_baseblocks_v2_1_0_carry_and__49;generic_baseblocks_v2_1_0_carry_and__5;generic_baseblocks_v2_1_0_carry_and__50;generic_baseblocks_v2_1_0_carry_and__51;generic_baseblocks_v2_1_0_carry_and__52;generic_baseblocks_v2_1_0_carry_and__55;generic_baseblocks_v2_1_0_carry_and__56;generic_baseblocks_v2_1_0_carry_and__57;generic_baseblocks_v2_1_0_carry_and__60;generic_baseblocks_v2_1_0_carry_and__61;generic_baseblocks_v2_1_0_carry_and__62;generic_baseblocks_v2_1_0_carry_and__65;generic_baseblocks_v2_1_0_carry_and__66;generic_baseblocks_v2_1_0_carry_and__67;generic_baseblocks_v2_1_0_carry_and__70;generic_baseblocks_v2_1_0_carry_and__71;generic_baseblocks_v2_1_0_carry_and__72;generic_baseblocks_v2_1_0_carry_and__75;generic_baseblocks_v2_1_0_carry_and__76;generic_baseblocks_v2_1_0_carry_and__77;generic_baseblocks_v2_1_0_carry_and__8;generic_baseblocks_v2_1_0_carry_and__80;generic_baseblocks_v2_1_0_carry_and__81;generic_baseblocks_v2_1_0_carry_and__82;generic_baseblocks_v2_1_0_carry_and__85;generic_baseblocks_v2_1_0_carry_and__86;generic_baseblocks_v2_1_0_carry_and__87;generic_baseblocks_v2_1_0_carry_and__9;generic_baseblocks_v2_1_0_comparator_static;generic_baseblocks_v2_1_0_comparator_static__1;generic_baseblocks_v2_1_0_comparator_static__parameterized0;generic_baseblocks_v2_1_0_comparator_static__parameterized0__1;generic_baseblocks_v2_1_0_comparator_static__parameterized1;generic_baseblocks_v2_1_0_comparator_static__parameterized1__1;generic_baseblocks_v2_1_0_comparator_static__parameterized2;generic_baseblocks_v2_1_0_comparator_static__parameterized2__1;generic_baseblocks_v2_1_0_comparator_static__parameterized3;generic_baseblocks_v2_1_0_comparator_static__parameterized3__1;generic_baseblocks_v2_1_0_comparator_static__parameterized4;generic_baseblocks_v2_1_0_comparator_static__parameterized4__1;generic_baseblocks_v2_1_0_comparator_static__parameterized5;generic_baseblocks_v2_1_0_comparator_static__parameterized5__1;generic_baseblocks_v2_1_0_comparator_static__parameterized6;generic_baseblocks_v2_1_0_comparator_static__parameterized6__1;generic_baseblocks_v2_1_0_comparator_static__parameterized7;generic_baseblocks_v2_1_0_comparator_static__parameterized8;generic_baseblocks_v2_1_0_mux_enc;generic_baseblocks_v2_1_0_mux_enc__1;generic_baseblocks_v2_1_0_mux_enc__2;generic_baseblocks_v2_1_0_mux_enc__3;generic_baseblocks_v2_1_0_mux_enc__4;generic_baseblocks_v2_1_0_mux_enc__parameterized0;generic_baseblocks_v2_1_0_mux_enc__parameterized0__1;generic_baseblocks_v2_1_0_mux_enc__parameterized0__2;generic_baseblocks_v2_1_0_mux_enc__parameterized0__3;generic_baseblocks_v2_1_0_mux_enc__parameterized1;generic_baseblocks_v2_1_0_mux_enc__parameterized2;generic_baseblocks_v2_1_0_mux_enc__parameterized3;generic_baseblocks_v2_1_0_mux_enc__parameterized3__1;generic_baseblocks_v2_1_0_mux_enc__parameterized3__2;generic_baseblocks_v2_1_0_mux_enc__parameterized3__3;generic_baseblocks_v2_1_0_mux_enc__parameterized3__4;generic_baseblocks_v2_1_0_mux_enc__parameterized4;generic_baseblocks_v2_1_0_mux_enc__parameterized5;glbl;m00_couplers_imp_1R6WPDP;mips_bram;mips_cpu;mips_cpu_fpga;mips_cpu_top;pselect_f;pselect_f__parameterized0;pselect_f__parameterized1;pselect_f__parameterized2;rd_chnl;reg_file;sim;sim_auto_pc_0;sim_axi4_gpio_ic_0;sim_axi_gpio_0_0;sim_axi_gpio_1_0;sim_axi_gpio_2_0;sim_axi_gpio_3_0;sim_axi_gpio_4_0;sim_axi_gpio_5_0;sim_axi_gpio_6_0;sim_axi_gpio_7_0;sim_axi_uart_0;sim_mips_axi_ic_0;sim_mips_reset_gen_0;sim_wrapper;sim_xbar_0;sim_xbar_1;slave_attachment;slave_attachment__1;slave_attachment__2;slave_attachment__3;slave_attachment__4;slave_attachment__5;slave_attachment__6;slave_attachment__7;slave_attachment__parameterized0;sng_port_arb;srl_fifo_f;srl_fifo_f__1;srl_fifo_rbu_f;srl_fifo_rbu_f__1;ua_narrow;ua_narrow__1;uartlite_core;uartlite_rx;uartlite_tx;util_vector_logic_v2_0_1_util_vector_logic;wr_chnl;wrap_brst;wrap_brst__1,,,../../../../prj_5.srcs/sources_1/bd/sim/ipshared/7e3a/hdl,MIPS_CPU_FULL_SIMU=,,,,
