$date
	Thu Sep 29 13:04:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_tb $end
$var wire 64 ! result [63:0] $end
$var reg 64 " Ain [63:0] $end
$var reg 64 # Bin [63:0] $end
$var reg 3 $ mode [2:0] $end
$scope module a1 $end
$var wire 64 % Ain [63:0] $end
$var wire 64 & Bin [63:0] $end
$var wire 3 ' mode [2:0] $end
$var reg 64 ( result [63:0] $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 )
b1110111x (
b0 '
b110011 &
b1000100 %
b0 $
b110011 #
b1000100 "
b1110111x !
$end
#10
b10001 !
b10001 (
b1000 )
b1 $
b1 '
#20
b0 !
b0 (
b1000 )
b10 $
b10 '
b1000100 #
b1000100 &
b110011 "
b110011 %
#30
b1110111 !
b1110111 (
b1000 )
b11 $
b11 '
#40
b1000 )
b100 $
b100 '
#50
b1100110 !
b1100110 (
b1000 )
b101 $
b101 '
#60
b1110111 !
b1110111 (
b1000 )
b111 $
b111 '
#70
