Start time: 17:59:40 on Nov 25,2025
qverilog struct_ex.sv 
-- Compiling module struct_ex

Top level modules:
	struct_ex
# vsim -lib work work.struct_ex -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.struct_ex(fast)
# run -all
# SHASHI MARKS='{kannada:100, english:90, hindi:85, maths:80, science:75, social:88}
# BASA MARKS='{kannada:97, english:98, hindi:92, maths:83, science:77, social:78}
# YASHA MARKS='{kannada:95, english:88, hindi:74, maths:76, science:29, social:22}
# SAI MARKS='{kannada:95, english:56, hindi:47, maths:98, science:91, social:65}
#  quit -f
# End time: 17:59:41 on Nov 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
