
stm32h750_developing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e00  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08007098  08007098  00008098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800711c  0800711c  0000811c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007124  08007124  00008124  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08007128  08007128  00008128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000010  24000000  0800712c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDescripSection 00000060  24000010  0800713c  00009010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDescripSection 00000060  24000070  0800719c  00009070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000378  240000d0  080071fc  000090d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000448  080071fc  00009448  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000090d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001dfba  00000000  00000000  000090fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a95  00000000  00000000  000270b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d0  00000000  00000000  00029b50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f89  00000000  00000000  0002af20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00038dd5  00000000  00000000  0002bea9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000188a4  00000000  00000000  00064c7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0016c3d2  00000000  00000000  0007d522  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e98f4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000056bc  00000000  00000000  001e9938  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  001eeff4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240000d0 	.word	0x240000d0
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08007080 	.word	0x08007080

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240000d4 	.word	0x240000d4
 80002d4:	08007080 	.word	0x08007080

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000608:	f000 fad4 	bl	8000bb4 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060c:	f000 ff1c 	bl	8001448 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000610:	f000 f810 	bl	8000634 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000614:	f000 fa3e 	bl	8000a94 <MX_GPIO_Init>
  MX_ETH_Init();
 8000618:	f000 f888 	bl	800072c <MX_ETH_Init>
  MX_FDCAN1_Init();
 800061c:	f000 f8d2 	bl	80007c4 <MX_FDCAN1_Init>
  MX_I2C1_Init();
 8000620:	f000 f934 	bl	800088c <MX_I2C1_Init>
  MX_QUADSPI_Init();
 8000624:	f000 f972 	bl	800090c <MX_QUADSPI_Init>
  MX_USART1_UART_Init();
 8000628:	f000 f99c 	bl	8000964 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800062c:	f000 f9e6 	bl	80009fc <MX_USART3_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000630:	bf00      	nop
 8000632:	e7fd      	b.n	8000630 <main+0x2c>

08000634 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b09c      	sub	sp, #112	@ 0x70
 8000638:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800063a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800063e:	224c      	movs	r2, #76	@ 0x4c
 8000640:	2100      	movs	r1, #0
 8000642:	4618      	mov	r0, r3
 8000644:	f006 fce2 	bl	800700c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000648:	1d3b      	adds	r3, r7, #4
 800064a:	2220      	movs	r2, #32
 800064c:	2100      	movs	r1, #0
 800064e:	4618      	mov	r0, r3
 8000650:	f006 fcdc 	bl	800700c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000654:	2002      	movs	r0, #2
 8000656:	f002 fcf7 	bl	8003048 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800065a:	2300      	movs	r3, #0
 800065c:	603b      	str	r3, [r7, #0]
 800065e:	4b31      	ldr	r3, [pc, #196]	@ (8000724 <SystemClock_Config+0xf0>)
 8000660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000662:	4a30      	ldr	r2, [pc, #192]	@ (8000724 <SystemClock_Config+0xf0>)
 8000664:	f023 0301 	bic.w	r3, r3, #1
 8000668:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800066a:	4b2e      	ldr	r3, [pc, #184]	@ (8000724 <SystemClock_Config+0xf0>)
 800066c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800066e:	f003 0301 	and.w	r3, r3, #1
 8000672:	603b      	str	r3, [r7, #0]
 8000674:	4b2c      	ldr	r3, [pc, #176]	@ (8000728 <SystemClock_Config+0xf4>)
 8000676:	699b      	ldr	r3, [r3, #24]
 8000678:	4a2b      	ldr	r2, [pc, #172]	@ (8000728 <SystemClock_Config+0xf4>)
 800067a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800067e:	6193      	str	r3, [r2, #24]
 8000680:	4b29      	ldr	r3, [pc, #164]	@ (8000728 <SystemClock_Config+0xf4>)
 8000682:	699b      	ldr	r3, [r3, #24]
 8000684:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000688:	603b      	str	r3, [r7, #0]
 800068a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800068c:	bf00      	nop
 800068e:	4b26      	ldr	r3, [pc, #152]	@ (8000728 <SystemClock_Config+0xf4>)
 8000690:	699b      	ldr	r3, [r3, #24]
 8000692:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000696:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800069a:	d1f8      	bne.n	800068e <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800069c:	2302      	movs	r3, #2
 800069e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80006a0:	2301      	movs	r3, #1
 80006a2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006a4:	2340      	movs	r3, #64	@ 0x40
 80006a6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006a8:	2302      	movs	r3, #2
 80006aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006ac:	2300      	movs	r3, #0
 80006ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006b0:	2304      	movs	r3, #4
 80006b2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 50;
 80006b4:	2332      	movs	r3, #50	@ 0x32
 80006b6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80006b8:	2302      	movs	r3, #2
 80006ba:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80006bc:	2308      	movs	r3, #8
 80006be:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006c0:	2302      	movs	r3, #2
 80006c2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80006c4:	230c      	movs	r3, #12
 80006c6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80006c8:	2300      	movs	r3, #0
 80006ca:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80006cc:	2300      	movs	r3, #0
 80006ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006d4:	4618      	mov	r0, r3
 80006d6:	f002 fdab 	bl	8003230 <HAL_RCC_OscConfig>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80006e0:	f000 fa94 	bl	8000c0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e4:	233f      	movs	r3, #63	@ 0x3f
 80006e6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e8:	2303      	movs	r3, #3
 80006ea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80006f0:	2308      	movs	r3, #8
 80006f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80006f4:	2340      	movs	r3, #64	@ 0x40
 80006f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80006f8:	2340      	movs	r3, #64	@ 0x40
 80006fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80006fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000700:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000702:	2340      	movs	r3, #64	@ 0x40
 8000704:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	2102      	movs	r1, #2
 800070a:	4618      	mov	r0, r3
 800070c:	f003 f9ea 	bl	8003ae4 <HAL_RCC_ClockConfig>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8000716:	f000 fa79 	bl	8000c0c <Error_Handler>
  }
}
 800071a:	bf00      	nop
 800071c:	3770      	adds	r7, #112	@ 0x70
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	58000400 	.word	0x58000400
 8000728:	58024800 	.word	0x58024800

0800072c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000730:	4b1e      	ldr	r3, [pc, #120]	@ (80007ac <MX_ETH_Init+0x80>)
 8000732:	4a1f      	ldr	r2, [pc, #124]	@ (80007b0 <MX_ETH_Init+0x84>)
 8000734:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000736:	4b1f      	ldr	r3, [pc, #124]	@ (80007b4 <MX_ETH_Init+0x88>)
 8000738:	2200      	movs	r2, #0
 800073a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 800073c:	4b1d      	ldr	r3, [pc, #116]	@ (80007b4 <MX_ETH_Init+0x88>)
 800073e:	2280      	movs	r2, #128	@ 0x80
 8000740:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000742:	4b1c      	ldr	r3, [pc, #112]	@ (80007b4 <MX_ETH_Init+0x88>)
 8000744:	22e1      	movs	r2, #225	@ 0xe1
 8000746:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000748:	4b1a      	ldr	r3, [pc, #104]	@ (80007b4 <MX_ETH_Init+0x88>)
 800074a:	2200      	movs	r2, #0
 800074c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800074e:	4b19      	ldr	r3, [pc, #100]	@ (80007b4 <MX_ETH_Init+0x88>)
 8000750:	2200      	movs	r2, #0
 8000752:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000754:	4b17      	ldr	r3, [pc, #92]	@ (80007b4 <MX_ETH_Init+0x88>)
 8000756:	2200      	movs	r2, #0
 8000758:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800075a:	4b14      	ldr	r3, [pc, #80]	@ (80007ac <MX_ETH_Init+0x80>)
 800075c:	4a15      	ldr	r2, [pc, #84]	@ (80007b4 <MX_ETH_Init+0x88>)
 800075e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000760:	4b12      	ldr	r3, [pc, #72]	@ (80007ac <MX_ETH_Init+0x80>)
 8000762:	2201      	movs	r2, #1
 8000764:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000766:	4b11      	ldr	r3, [pc, #68]	@ (80007ac <MX_ETH_Init+0x80>)
 8000768:	4a13      	ldr	r2, [pc, #76]	@ (80007b8 <MX_ETH_Init+0x8c>)
 800076a:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800076c:	4b0f      	ldr	r3, [pc, #60]	@ (80007ac <MX_ETH_Init+0x80>)
 800076e:	4a13      	ldr	r2, [pc, #76]	@ (80007bc <MX_ETH_Init+0x90>)
 8000770:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8000772:	4b0e      	ldr	r3, [pc, #56]	@ (80007ac <MX_ETH_Init+0x80>)
 8000774:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8000778:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800077a:	480c      	ldr	r0, [pc, #48]	@ (80007ac <MX_ETH_Init+0x80>)
 800077c:	f001 f89e 	bl	80018bc <HAL_ETH_Init>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 8000786:	f000 fa41 	bl	8000c0c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800078a:	2238      	movs	r2, #56	@ 0x38
 800078c:	2100      	movs	r1, #0
 800078e:	480c      	ldr	r0, [pc, #48]	@ (80007c0 <MX_ETH_Init+0x94>)
 8000790:	f006 fc3c 	bl	800700c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000794:	4b0a      	ldr	r3, [pc, #40]	@ (80007c0 <MX_ETH_Init+0x94>)
 8000796:	2221      	movs	r2, #33	@ 0x21
 8000798:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800079a:	4b09      	ldr	r3, [pc, #36]	@ (80007c0 <MX_ETH_Init+0x94>)
 800079c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80007a0:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80007a2:	4b07      	ldr	r3, [pc, #28]	@ (80007c0 <MX_ETH_Init+0x94>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80007a8:	bf00      	nop
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	24000124 	.word	0x24000124
 80007b0:	40028000 	.word	0x40028000
 80007b4:	2400043c 	.word	0x2400043c
 80007b8:	24000070 	.word	0x24000070
 80007bc:	24000010 	.word	0x24000010
 80007c0:	240000ec 	.word	0x240000ec

080007c4 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80007c8:	4b2e      	ldr	r3, [pc, #184]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 80007ca:	4a2f      	ldr	r2, [pc, #188]	@ (8000888 <MX_FDCAN1_Init+0xc4>)
 80007cc:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80007ce:	4b2d      	ldr	r3, [pc, #180]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80007d4:	4b2b      	ldr	r3, [pc, #172]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80007da:	4b2a      	ldr	r3, [pc, #168]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 80007dc:	2200      	movs	r2, #0
 80007de:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80007e0:	4b28      	ldr	r3, [pc, #160]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80007e6:	4b27      	ldr	r3, [pc, #156]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 80007ec:	4b25      	ldr	r3, [pc, #148]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 80007ee:	2210      	movs	r2, #16
 80007f0:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80007f2:	4b24      	ldr	r3, [pc, #144]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 80007f4:	2201      	movs	r2, #1
 80007f6:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 80007f8:	4b22      	ldr	r3, [pc, #136]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 80007fa:	2201      	movs	r2, #1
 80007fc:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 80007fe:	4b21      	ldr	r3, [pc, #132]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 8000800:	2201      	movs	r2, #1
 8000802:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000804:	4b1f      	ldr	r3, [pc, #124]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 8000806:	2201      	movs	r2, #1
 8000808:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800080a:	4b1e      	ldr	r3, [pc, #120]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 800080c:	2201      	movs	r2, #1
 800080e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000810:	4b1c      	ldr	r3, [pc, #112]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 8000812:	2201      	movs	r2, #1
 8000814:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000816:	4b1b      	ldr	r3, [pc, #108]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 8000818:	2201      	movs	r2, #1
 800081a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 800081c:	4b19      	ldr	r3, [pc, #100]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 800081e:	2200      	movs	r2, #0
 8000820:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8000822:	4b18      	ldr	r3, [pc, #96]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 8000824:	2200      	movs	r2, #0
 8000826:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000828:	4b16      	ldr	r3, [pc, #88]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 800082a:	2200      	movs	r2, #0
 800082c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 800082e:	4b15      	ldr	r3, [pc, #84]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 8000830:	2200      	movs	r2, #0
 8000832:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000834:	4b13      	ldr	r3, [pc, #76]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 8000836:	2204      	movs	r2, #4
 8000838:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 800083a:	4b12      	ldr	r3, [pc, #72]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 800083c:	2200      	movs	r2, #0
 800083e:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000840:	4b10      	ldr	r3, [pc, #64]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 8000842:	2204      	movs	r2, #4
 8000844:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000846:	4b0f      	ldr	r3, [pc, #60]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 8000848:	2200      	movs	r2, #0
 800084a:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800084c:	4b0d      	ldr	r3, [pc, #52]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 800084e:	2204      	movs	r2, #4
 8000850:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000852:	4b0c      	ldr	r3, [pc, #48]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 8000854:	2200      	movs	r2, #0
 8000856:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000858:	4b0a      	ldr	r3, [pc, #40]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 800085a:	2200      	movs	r2, #0
 800085c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 32;
 800085e:	4b09      	ldr	r3, [pc, #36]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 8000860:	2220      	movs	r2, #32
 8000862:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000864:	4b07      	ldr	r3, [pc, #28]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 8000866:	2200      	movs	r2, #0
 8000868:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800086a:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 800086c:	2204      	movs	r2, #4
 800086e:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000870:	4804      	ldr	r0, [pc, #16]	@ (8000884 <MX_FDCAN1_Init+0xc0>)
 8000872:	f001 fd87 	bl	8002384 <HAL_FDCAN_Init>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 800087c:	f000 f9c6 	bl	8000c0c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000880:	bf00      	nop
 8000882:	bd80      	pop	{r7, pc}
 8000884:	240001d4 	.word	0x240001d4
 8000888:	4000a000 	.word	0x4000a000

0800088c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000890:	4b1b      	ldr	r3, [pc, #108]	@ (8000900 <MX_I2C1_Init+0x74>)
 8000892:	4a1c      	ldr	r2, [pc, #112]	@ (8000904 <MX_I2C1_Init+0x78>)
 8000894:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10C0ECFF;
 8000896:	4b1a      	ldr	r3, [pc, #104]	@ (8000900 <MX_I2C1_Init+0x74>)
 8000898:	4a1b      	ldr	r2, [pc, #108]	@ (8000908 <MX_I2C1_Init+0x7c>)
 800089a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800089c:	4b18      	ldr	r3, [pc, #96]	@ (8000900 <MX_I2C1_Init+0x74>)
 800089e:	2200      	movs	r2, #0
 80008a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008a2:	4b17      	ldr	r3, [pc, #92]	@ (8000900 <MX_I2C1_Init+0x74>)
 80008a4:	2201      	movs	r2, #1
 80008a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008a8:	4b15      	ldr	r3, [pc, #84]	@ (8000900 <MX_I2C1_Init+0x74>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80008ae:	4b14      	ldr	r3, [pc, #80]	@ (8000900 <MX_I2C1_Init+0x74>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008b4:	4b12      	ldr	r3, [pc, #72]	@ (8000900 <MX_I2C1_Init+0x74>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008ba:	4b11      	ldr	r3, [pc, #68]	@ (8000900 <MX_I2C1_Init+0x74>)
 80008bc:	2200      	movs	r2, #0
 80008be:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000900 <MX_I2C1_Init+0x74>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008c6:	480e      	ldr	r0, [pc, #56]	@ (8000900 <MX_I2C1_Init+0x74>)
 80008c8:	f002 fa8a 	bl	8002de0 <HAL_I2C_Init>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80008d2:	f000 f99b 	bl	8000c0c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008d6:	2100      	movs	r1, #0
 80008d8:	4809      	ldr	r0, [pc, #36]	@ (8000900 <MX_I2C1_Init+0x74>)
 80008da:	f002 fb1d 	bl	8002f18 <HAL_I2CEx_ConfigAnalogFilter>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80008e4:	f000 f992 	bl	8000c0c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80008e8:	2100      	movs	r1, #0
 80008ea:	4805      	ldr	r0, [pc, #20]	@ (8000900 <MX_I2C1_Init+0x74>)
 80008ec:	f002 fb5f 	bl	8002fae <HAL_I2CEx_ConfigDigitalFilter>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80008f6:	f000 f989 	bl	8000c0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008fa:	bf00      	nop
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	24000274 	.word	0x24000274
 8000904:	40005400 	.word	0x40005400
 8000908:	10c0ecff 	.word	0x10c0ecff

0800090c <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000910:	4b12      	ldr	r3, [pc, #72]	@ (800095c <MX_QUADSPI_Init+0x50>)
 8000912:	4a13      	ldr	r2, [pc, #76]	@ (8000960 <MX_QUADSPI_Init+0x54>)
 8000914:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8000916:	4b11      	ldr	r3, [pc, #68]	@ (800095c <MX_QUADSPI_Init+0x50>)
 8000918:	22ff      	movs	r2, #255	@ 0xff
 800091a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 800091c:	4b0f      	ldr	r3, [pc, #60]	@ (800095c <MX_QUADSPI_Init+0x50>)
 800091e:	2201      	movs	r2, #1
 8000920:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8000922:	4b0e      	ldr	r3, [pc, #56]	@ (800095c <MX_QUADSPI_Init+0x50>)
 8000924:	2200      	movs	r2, #0
 8000926:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8000928:	4b0c      	ldr	r3, [pc, #48]	@ (800095c <MX_QUADSPI_Init+0x50>)
 800092a:	2201      	movs	r2, #1
 800092c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800092e:	4b0b      	ldr	r3, [pc, #44]	@ (800095c <MX_QUADSPI_Init+0x50>)
 8000930:	2200      	movs	r2, #0
 8000932:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000934:	4b09      	ldr	r3, [pc, #36]	@ (800095c <MX_QUADSPI_Init+0x50>)
 8000936:	2200      	movs	r2, #0
 8000938:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_2;
 800093a:	4b08      	ldr	r3, [pc, #32]	@ (800095c <MX_QUADSPI_Init+0x50>)
 800093c:	2280      	movs	r2, #128	@ 0x80
 800093e:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000940:	4b06      	ldr	r3, [pc, #24]	@ (800095c <MX_QUADSPI_Init+0x50>)
 8000942:	2200      	movs	r2, #0
 8000944:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000946:	4805      	ldr	r0, [pc, #20]	@ (800095c <MX_QUADSPI_Init+0x50>)
 8000948:	f002 fbb8 	bl	80030bc <HAL_QSPI_Init>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8000952:	f000 f95b 	bl	8000c0c <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000956:	bf00      	nop
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	240002c8 	.word	0x240002c8
 8000960:	52005000 	.word	0x52005000

08000964 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000968:	4b22      	ldr	r3, [pc, #136]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 800096a:	4a23      	ldr	r2, [pc, #140]	@ (80009f8 <MX_USART1_UART_Init+0x94>)
 800096c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800096e:	4b21      	ldr	r3, [pc, #132]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 8000970:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000974:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000976:	4b1f      	ldr	r3, [pc, #124]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 8000978:	2200      	movs	r2, #0
 800097a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800097c:	4b1d      	ldr	r3, [pc, #116]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 800097e:	2200      	movs	r2, #0
 8000980:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000982:	4b1c      	ldr	r3, [pc, #112]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 8000984:	2200      	movs	r2, #0
 8000986:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000988:	4b1a      	ldr	r3, [pc, #104]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 800098a:	220c      	movs	r2, #12
 800098c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800098e:	4b19      	ldr	r3, [pc, #100]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 8000990:	2200      	movs	r2, #0
 8000992:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000994:	4b17      	ldr	r3, [pc, #92]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 8000996:	2200      	movs	r2, #0
 8000998:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800099a:	4b16      	ldr	r3, [pc, #88]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 800099c:	2200      	movs	r2, #0
 800099e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009a0:	4b14      	ldr	r3, [pc, #80]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009a6:	4b13      	ldr	r3, [pc, #76]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009ac:	4811      	ldr	r0, [pc, #68]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 80009ae:	f005 fa51 	bl	8005e54 <HAL_UART_Init>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80009b8:	f000 f928 	bl	8000c0c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009bc:	2100      	movs	r1, #0
 80009be:	480d      	ldr	r0, [pc, #52]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 80009c0:	f006 fa59 	bl	8006e76 <HAL_UARTEx_SetTxFifoThreshold>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80009ca:	f000 f91f 	bl	8000c0c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009ce:	2100      	movs	r1, #0
 80009d0:	4808      	ldr	r0, [pc, #32]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 80009d2:	f006 fa8e 	bl	8006ef2 <HAL_UARTEx_SetRxFifoThreshold>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80009dc:	f000 f916 	bl	8000c0c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80009e0:	4804      	ldr	r0, [pc, #16]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 80009e2:	f006 fa0f 	bl	8006e04 <HAL_UARTEx_DisableFifoMode>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80009ec:	f000 f90e 	bl	8000c0c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009f0:	bf00      	nop
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	24000314 	.word	0x24000314
 80009f8:	40011000 	.word	0x40011000

080009fc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a00:	4b22      	ldr	r3, [pc, #136]	@ (8000a8c <MX_USART3_UART_Init+0x90>)
 8000a02:	4a23      	ldr	r2, [pc, #140]	@ (8000a90 <MX_USART3_UART_Init+0x94>)
 8000a04:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a06:	4b21      	ldr	r3, [pc, #132]	@ (8000a8c <MX_USART3_UART_Init+0x90>)
 8000a08:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a0c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a0e:	4b1f      	ldr	r3, [pc, #124]	@ (8000a8c <MX_USART3_UART_Init+0x90>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a14:	4b1d      	ldr	r3, [pc, #116]	@ (8000a8c <MX_USART3_UART_Init+0x90>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a1a:	4b1c      	ldr	r3, [pc, #112]	@ (8000a8c <MX_USART3_UART_Init+0x90>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a20:	4b1a      	ldr	r3, [pc, #104]	@ (8000a8c <MX_USART3_UART_Init+0x90>)
 8000a22:	220c      	movs	r2, #12
 8000a24:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a26:	4b19      	ldr	r3, [pc, #100]	@ (8000a8c <MX_USART3_UART_Init+0x90>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a2c:	4b17      	ldr	r3, [pc, #92]	@ (8000a8c <MX_USART3_UART_Init+0x90>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a32:	4b16      	ldr	r3, [pc, #88]	@ (8000a8c <MX_USART3_UART_Init+0x90>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a38:	4b14      	ldr	r3, [pc, #80]	@ (8000a8c <MX_USART3_UART_Init+0x90>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a3e:	4b13      	ldr	r3, [pc, #76]	@ (8000a8c <MX_USART3_UART_Init+0x90>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a44:	4811      	ldr	r0, [pc, #68]	@ (8000a8c <MX_USART3_UART_Init+0x90>)
 8000a46:	f005 fa05 	bl	8005e54 <HAL_UART_Init>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d001      	beq.n	8000a54 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000a50:	f000 f8dc 	bl	8000c0c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a54:	2100      	movs	r1, #0
 8000a56:	480d      	ldr	r0, [pc, #52]	@ (8000a8c <MX_USART3_UART_Init+0x90>)
 8000a58:	f006 fa0d 	bl	8006e76 <HAL_UARTEx_SetTxFifoThreshold>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000a62:	f000 f8d3 	bl	8000c0c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a66:	2100      	movs	r1, #0
 8000a68:	4808      	ldr	r0, [pc, #32]	@ (8000a8c <MX_USART3_UART_Init+0x90>)
 8000a6a:	f006 fa42 	bl	8006ef2 <HAL_UARTEx_SetRxFifoThreshold>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000a74:	f000 f8ca 	bl	8000c0c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000a78:	4804      	ldr	r0, [pc, #16]	@ (8000a8c <MX_USART3_UART_Init+0x90>)
 8000a7a:	f006 f9c3 	bl	8006e04 <HAL_UARTEx_DisableFifoMode>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d001      	beq.n	8000a88 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000a84:	f000 f8c2 	bl	8000c0c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a88:	bf00      	nop
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	240003a8 	.word	0x240003a8
 8000a90:	40004800 	.word	0x40004800

08000a94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b08c      	sub	sp, #48	@ 0x30
 8000a98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a9a:	f107 031c 	add.w	r3, r7, #28
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	601a      	str	r2, [r3, #0]
 8000aa2:	605a      	str	r2, [r3, #4]
 8000aa4:	609a      	str	r2, [r3, #8]
 8000aa6:	60da      	str	r2, [r3, #12]
 8000aa8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000aaa:	4b3f      	ldr	r3, [pc, #252]	@ (8000ba8 <MX_GPIO_Init+0x114>)
 8000aac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ab0:	4a3d      	ldr	r2, [pc, #244]	@ (8000ba8 <MX_GPIO_Init+0x114>)
 8000ab2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ab6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000aba:	4b3b      	ldr	r3, [pc, #236]	@ (8000ba8 <MX_GPIO_Init+0x114>)
 8000abc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ac0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ac4:	61bb      	str	r3, [r7, #24]
 8000ac6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ac8:	4b37      	ldr	r3, [pc, #220]	@ (8000ba8 <MX_GPIO_Init+0x114>)
 8000aca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ace:	4a36      	ldr	r2, [pc, #216]	@ (8000ba8 <MX_GPIO_Init+0x114>)
 8000ad0:	f043 0304 	orr.w	r3, r3, #4
 8000ad4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ad8:	4b33      	ldr	r3, [pc, #204]	@ (8000ba8 <MX_GPIO_Init+0x114>)
 8000ada:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ade:	f003 0304 	and.w	r3, r3, #4
 8000ae2:	617b      	str	r3, [r7, #20]
 8000ae4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae6:	4b30      	ldr	r3, [pc, #192]	@ (8000ba8 <MX_GPIO_Init+0x114>)
 8000ae8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aec:	4a2e      	ldr	r2, [pc, #184]	@ (8000ba8 <MX_GPIO_Init+0x114>)
 8000aee:	f043 0301 	orr.w	r3, r3, #1
 8000af2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000af6:	4b2c      	ldr	r3, [pc, #176]	@ (8000ba8 <MX_GPIO_Init+0x114>)
 8000af8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000afc:	f003 0301 	and.w	r3, r3, #1
 8000b00:	613b      	str	r3, [r7, #16]
 8000b02:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b04:	4b28      	ldr	r3, [pc, #160]	@ (8000ba8 <MX_GPIO_Init+0x114>)
 8000b06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b0a:	4a27      	ldr	r2, [pc, #156]	@ (8000ba8 <MX_GPIO_Init+0x114>)
 8000b0c:	f043 0302 	orr.w	r3, r3, #2
 8000b10:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b14:	4b24      	ldr	r3, [pc, #144]	@ (8000ba8 <MX_GPIO_Init+0x114>)
 8000b16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b1a:	f003 0302 	and.w	r3, r3, #2
 8000b1e:	60fb      	str	r3, [r7, #12]
 8000b20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b22:	4b21      	ldr	r3, [pc, #132]	@ (8000ba8 <MX_GPIO_Init+0x114>)
 8000b24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b28:	4a1f      	ldr	r2, [pc, #124]	@ (8000ba8 <MX_GPIO_Init+0x114>)
 8000b2a:	f043 0310 	orr.w	r3, r3, #16
 8000b2e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b32:	4b1d      	ldr	r3, [pc, #116]	@ (8000ba8 <MX_GPIO_Init+0x114>)
 8000b34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b38:	f003 0310 	and.w	r3, r3, #16
 8000b3c:	60bb      	str	r3, [r7, #8]
 8000b3e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b40:	4b19      	ldr	r3, [pc, #100]	@ (8000ba8 <MX_GPIO_Init+0x114>)
 8000b42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b46:	4a18      	ldr	r2, [pc, #96]	@ (8000ba8 <MX_GPIO_Init+0x114>)
 8000b48:	f043 0308 	orr.w	r3, r3, #8
 8000b4c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b50:	4b15      	ldr	r3, [pc, #84]	@ (8000ba8 <MX_GPIO_Init+0x114>)
 8000b52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b56:	f003 0308 	and.w	r3, r3, #8
 8000b5a:	607b      	str	r3, [r7, #4]
 8000b5c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000b5e:	2200      	movs	r2, #0
 8000b60:	2108      	movs	r1, #8
 8000b62:	4812      	ldr	r0, [pc, #72]	@ (8000bac <MX_GPIO_Init+0x118>)
 8000b64:	f002 f922 	bl	8002dac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000b68:	2308      	movs	r3, #8
 8000b6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b70:	2300      	movs	r3, #0
 8000b72:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b74:	2300      	movs	r3, #0
 8000b76:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000b78:	f107 031c 	add.w	r3, r7, #28
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	480b      	ldr	r0, [pc, #44]	@ (8000bac <MX_GPIO_Init+0x118>)
 8000b80:	f001 ff64 	bl	8002a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DE_Pin */
  GPIO_InitStruct.Pin = RS485_DE_Pin;
 8000b84:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000b88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(RS485_DE_GPIO_Port, &GPIO_InitStruct);
 8000b92:	f107 031c 	add.w	r3, r7, #28
 8000b96:	4619      	mov	r1, r3
 8000b98:	4805      	ldr	r0, [pc, #20]	@ (8000bb0 <MX_GPIO_Init+0x11c>)
 8000b9a:	f001 ff57 	bl	8002a4c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b9e:	bf00      	nop
 8000ba0:	3730      	adds	r7, #48	@ 0x30
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	58024400 	.word	0x58024400
 8000bac:	58020000 	.word	0x58020000
 8000bb0:	58021000 	.word	0x58021000

08000bb4 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b084      	sub	sp, #16
 8000bb8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000bba:	463b      	mov	r3, r7
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	601a      	str	r2, [r3, #0]
 8000bc0:	605a      	str	r2, [r3, #4]
 8000bc2:	609a      	str	r2, [r3, #8]
 8000bc4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000bc6:	f000 fe01 	bl	80017cc <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000bd6:	231f      	movs	r3, #31
 8000bd8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000bda:	2387      	movs	r3, #135	@ 0x87
 8000bdc:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000bde:	2300      	movs	r3, #0
 8000be0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000be2:	2300      	movs	r3, #0
 8000be4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000be6:	2301      	movs	r3, #1
 8000be8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000bea:	2301      	movs	r3, #1
 8000bec:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000bf6:	463b      	mov	r3, r7
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f000 fe1f 	bl	800183c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000bfe:	2004      	movs	r0, #4
 8000c00:	f000 fdfc 	bl	80017fc <HAL_MPU_Enable>

}
 8000c04:	bf00      	nop
 8000c06:	3710      	adds	r7, #16
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}

08000c0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c10:	b672      	cpsid	i
}
 8000c12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c14:	bf00      	nop
 8000c16:	e7fd      	b.n	8000c14 <Error_Handler+0x8>

08000c18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000c48 <HAL_MspInit+0x30>)
 8000c20:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c24:	4a08      	ldr	r2, [pc, #32]	@ (8000c48 <HAL_MspInit+0x30>)
 8000c26:	f043 0302 	orr.w	r3, r3, #2
 8000c2a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000c2e:	4b06      	ldr	r3, [pc, #24]	@ (8000c48 <HAL_MspInit+0x30>)
 8000c30:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c34:	f003 0302 	and.w	r3, r3, #2
 8000c38:	607b      	str	r3, [r7, #4]
 8000c3a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c3c:	bf00      	nop
 8000c3e:	370c      	adds	r7, #12
 8000c40:	46bd      	mov	sp, r7
 8000c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c46:	4770      	bx	lr
 8000c48:	58024400 	.word	0x58024400

08000c4c <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b08e      	sub	sp, #56	@ 0x38
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c58:	2200      	movs	r2, #0
 8000c5a:	601a      	str	r2, [r3, #0]
 8000c5c:	605a      	str	r2, [r3, #4]
 8000c5e:	609a      	str	r2, [r3, #8]
 8000c60:	60da      	str	r2, [r3, #12]
 8000c62:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a4d      	ldr	r2, [pc, #308]	@ (8000da0 <HAL_ETH_MspInit+0x154>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	f040 8093 	bne.w	8000d96 <HAL_ETH_MspInit+0x14a>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000c70:	4b4c      	ldr	r3, [pc, #304]	@ (8000da4 <HAL_ETH_MspInit+0x158>)
 8000c72:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000c76:	4a4b      	ldr	r2, [pc, #300]	@ (8000da4 <HAL_ETH_MspInit+0x158>)
 8000c78:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000c7c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000c80:	4b48      	ldr	r3, [pc, #288]	@ (8000da4 <HAL_ETH_MspInit+0x158>)
 8000c82:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000c86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c8a:	623b      	str	r3, [r7, #32]
 8000c8c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000c8e:	4b45      	ldr	r3, [pc, #276]	@ (8000da4 <HAL_ETH_MspInit+0x158>)
 8000c90:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000c94:	4a43      	ldr	r2, [pc, #268]	@ (8000da4 <HAL_ETH_MspInit+0x158>)
 8000c96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c9a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000c9e:	4b41      	ldr	r3, [pc, #260]	@ (8000da4 <HAL_ETH_MspInit+0x158>)
 8000ca0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000ca4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ca8:	61fb      	str	r3, [r7, #28]
 8000caa:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000cac:	4b3d      	ldr	r3, [pc, #244]	@ (8000da4 <HAL_ETH_MspInit+0x158>)
 8000cae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000cb2:	4a3c      	ldr	r2, [pc, #240]	@ (8000da4 <HAL_ETH_MspInit+0x158>)
 8000cb4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cb8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000cbc:	4b39      	ldr	r3, [pc, #228]	@ (8000da4 <HAL_ETH_MspInit+0x158>)
 8000cbe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cc6:	61bb      	str	r3, [r7, #24]
 8000cc8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cca:	4b36      	ldr	r3, [pc, #216]	@ (8000da4 <HAL_ETH_MspInit+0x158>)
 8000ccc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cd0:	4a34      	ldr	r2, [pc, #208]	@ (8000da4 <HAL_ETH_MspInit+0x158>)
 8000cd2:	f043 0304 	orr.w	r3, r3, #4
 8000cd6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cda:	4b32      	ldr	r3, [pc, #200]	@ (8000da4 <HAL_ETH_MspInit+0x158>)
 8000cdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ce0:	f003 0304 	and.w	r3, r3, #4
 8000ce4:	617b      	str	r3, [r7, #20]
 8000ce6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ce8:	4b2e      	ldr	r3, [pc, #184]	@ (8000da4 <HAL_ETH_MspInit+0x158>)
 8000cea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cee:	4a2d      	ldr	r2, [pc, #180]	@ (8000da4 <HAL_ETH_MspInit+0x158>)
 8000cf0:	f043 0301 	orr.w	r3, r3, #1
 8000cf4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cf8:	4b2a      	ldr	r3, [pc, #168]	@ (8000da4 <HAL_ETH_MspInit+0x158>)
 8000cfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cfe:	f003 0301 	and.w	r3, r3, #1
 8000d02:	613b      	str	r3, [r7, #16]
 8000d04:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d06:	4b27      	ldr	r3, [pc, #156]	@ (8000da4 <HAL_ETH_MspInit+0x158>)
 8000d08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d0c:	4a25      	ldr	r2, [pc, #148]	@ (8000da4 <HAL_ETH_MspInit+0x158>)
 8000d0e:	f043 0302 	orr.w	r3, r3, #2
 8000d12:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d16:	4b23      	ldr	r3, [pc, #140]	@ (8000da4 <HAL_ETH_MspInit+0x158>)
 8000d18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d1c:	f003 0302 	and.w	r3, r3, #2
 8000d20:	60fb      	str	r3, [r7, #12]
 8000d22:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000d24:	2332      	movs	r3, #50	@ 0x32
 8000d26:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d30:	2302      	movs	r3, #2
 8000d32:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d34:	230b      	movs	r3, #11
 8000d36:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	481a      	ldr	r0, [pc, #104]	@ (8000da8 <HAL_ETH_MspInit+0x15c>)
 8000d40:	f001 fe84 	bl	8002a4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000d44:	2386      	movs	r3, #134	@ 0x86
 8000d46:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d48:	2302      	movs	r3, #2
 8000d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d50:	2302      	movs	r3, #2
 8000d52:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d54:	230b      	movs	r3, #11
 8000d56:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	4813      	ldr	r0, [pc, #76]	@ (8000dac <HAL_ETH_MspInit+0x160>)
 8000d60:	f001 fe74 	bl	8002a4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8000d64:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8000d68:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d6a:	2302      	movs	r3, #2
 8000d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d72:	2302      	movs	r3, #2
 8000d74:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d76:	230b      	movs	r3, #11
 8000d78:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d7e:	4619      	mov	r1, r3
 8000d80:	480b      	ldr	r0, [pc, #44]	@ (8000db0 <HAL_ETH_MspInit+0x164>)
 8000d82:	f001 fe63 	bl	8002a4c <HAL_GPIO_Init>

    /* ETH interrupt Init */
    HAL_NVIC_SetPriority(ETH_IRQn, 0, 0);
 8000d86:	2200      	movs	r2, #0
 8000d88:	2100      	movs	r1, #0
 8000d8a:	203d      	movs	r0, #61	@ 0x3d
 8000d8c:	f000 fce9 	bl	8001762 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8000d90:	203d      	movs	r0, #61	@ 0x3d
 8000d92:	f000 fd00 	bl	8001796 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8000d96:	bf00      	nop
 8000d98:	3738      	adds	r7, #56	@ 0x38
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	40028000 	.word	0x40028000
 8000da4:	58024400 	.word	0x58024400
 8000da8:	58020800 	.word	0x58020800
 8000dac:	58020000 	.word	0x58020000
 8000db0:	58020400 	.word	0x58020400

08000db4 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b0ba      	sub	sp, #232	@ 0xe8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dbc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	605a      	str	r2, [r3, #4]
 8000dc6:	609a      	str	r2, [r3, #8]
 8000dc8:	60da      	str	r2, [r3, #12]
 8000dca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000dcc:	f107 0310 	add.w	r3, r7, #16
 8000dd0:	22c0      	movs	r2, #192	@ 0xc0
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f006 f919 	bl	800700c <memset>
  if(hfdcan->Instance==FDCAN1)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	4a27      	ldr	r2, [pc, #156]	@ (8000e7c <HAL_FDCAN_MspInit+0xc8>)
 8000de0:	4293      	cmp	r3, r2
 8000de2:	d146      	bne.n	8000e72 <HAL_FDCAN_MspInit+0xbe>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000de4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000de8:	f04f 0300 	mov.w	r3, #0
 8000dec:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000df0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000df4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000df8:	f107 0310 	add.w	r3, r7, #16
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f003 f9fd 	bl	80041fc <HAL_RCCEx_PeriphCLKConfig>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000e08:	f7ff ff00 	bl	8000c0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000e0c:	4b1c      	ldr	r3, [pc, #112]	@ (8000e80 <HAL_FDCAN_MspInit+0xcc>)
 8000e0e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000e12:	4a1b      	ldr	r2, [pc, #108]	@ (8000e80 <HAL_FDCAN_MspInit+0xcc>)
 8000e14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e18:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000e1c:	4b18      	ldr	r3, [pc, #96]	@ (8000e80 <HAL_FDCAN_MspInit+0xcc>)
 8000e1e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000e22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e2a:	4b15      	ldr	r3, [pc, #84]	@ (8000e80 <HAL_FDCAN_MspInit+0xcc>)
 8000e2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e30:	4a13      	ldr	r2, [pc, #76]	@ (8000e80 <HAL_FDCAN_MspInit+0xcc>)
 8000e32:	f043 0308 	orr.w	r3, r3, #8
 8000e36:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e3a:	4b11      	ldr	r3, [pc, #68]	@ (8000e80 <HAL_FDCAN_MspInit+0xcc>)
 8000e3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e40:	f003 0308 	and.w	r3, r3, #8
 8000e44:	60bb      	str	r3, [r7, #8]
 8000e46:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000e48:	2303      	movs	r3, #3
 8000e4a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4e:	2302      	movs	r3, #2
 8000e50:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e54:	2300      	movs	r3, #0
 8000e56:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000e60:	2309      	movs	r3, #9
 8000e62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e66:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	4805      	ldr	r0, [pc, #20]	@ (8000e84 <HAL_FDCAN_MspInit+0xd0>)
 8000e6e:	f001 fded 	bl	8002a4c <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8000e72:	bf00      	nop
 8000e74:	37e8      	adds	r7, #232	@ 0xe8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	4000a000 	.word	0x4000a000
 8000e80:	58024400 	.word	0x58024400
 8000e84:	58020c00 	.word	0x58020c00

08000e88 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b0ba      	sub	sp, #232	@ 0xe8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e90:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e94:	2200      	movs	r2, #0
 8000e96:	601a      	str	r2, [r3, #0]
 8000e98:	605a      	str	r2, [r3, #4]
 8000e9a:	609a      	str	r2, [r3, #8]
 8000e9c:	60da      	str	r2, [r3, #12]
 8000e9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ea0:	f107 0310 	add.w	r3, r7, #16
 8000ea4:	22c0      	movs	r2, #192	@ 0xc0
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f006 f8af 	bl	800700c <memset>
  if(hi2c->Instance==I2C1)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4a27      	ldr	r2, [pc, #156]	@ (8000f50 <HAL_I2C_MspInit+0xc8>)
 8000eb4:	4293      	cmp	r3, r2
 8000eb6:	d146      	bne.n	8000f46 <HAL_I2C_MspInit+0xbe>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000eb8:	f04f 0208 	mov.w	r2, #8
 8000ebc:	f04f 0300 	mov.w	r3, #0
 8000ec0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000eca:	f107 0310 	add.w	r3, r7, #16
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f003 f994 	bl	80041fc <HAL_RCCEx_PeriphCLKConfig>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8000eda:	f7ff fe97 	bl	8000c0c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ede:	4b1d      	ldr	r3, [pc, #116]	@ (8000f54 <HAL_I2C_MspInit+0xcc>)
 8000ee0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ee4:	4a1b      	ldr	r2, [pc, #108]	@ (8000f54 <HAL_I2C_MspInit+0xcc>)
 8000ee6:	f043 0302 	orr.w	r3, r3, #2
 8000eea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000eee:	4b19      	ldr	r3, [pc, #100]	@ (8000f54 <HAL_I2C_MspInit+0xcc>)
 8000ef0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ef4:	f003 0302 	and.w	r3, r3, #2
 8000ef8:	60fb      	str	r3, [r7, #12]
 8000efa:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000efc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f00:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f04:	2312      	movs	r3, #18
 8000f06:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f10:	2300      	movs	r3, #0
 8000f12:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f16:	2304      	movs	r3, #4
 8000f18:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f1c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000f20:	4619      	mov	r1, r3
 8000f22:	480d      	ldr	r0, [pc, #52]	@ (8000f58 <HAL_I2C_MspInit+0xd0>)
 8000f24:	f001 fd92 	bl	8002a4c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f28:	4b0a      	ldr	r3, [pc, #40]	@ (8000f54 <HAL_I2C_MspInit+0xcc>)
 8000f2a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f2e:	4a09      	ldr	r2, [pc, #36]	@ (8000f54 <HAL_I2C_MspInit+0xcc>)
 8000f30:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f34:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000f38:	4b06      	ldr	r3, [pc, #24]	@ (8000f54 <HAL_I2C_MspInit+0xcc>)
 8000f3a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f3e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f42:	60bb      	str	r3, [r7, #8]
 8000f44:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000f46:	bf00      	nop
 8000f48:	37e8      	adds	r7, #232	@ 0xe8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	40005400 	.word	0x40005400
 8000f54:	58024400 	.word	0x58024400
 8000f58:	58020400 	.word	0x58020400

08000f5c <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b0bc      	sub	sp, #240	@ 0xf0
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f64:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000f68:	2200      	movs	r2, #0
 8000f6a:	601a      	str	r2, [r3, #0]
 8000f6c:	605a      	str	r2, [r3, #4]
 8000f6e:	609a      	str	r2, [r3, #8]
 8000f70:	60da      	str	r2, [r3, #12]
 8000f72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f74:	f107 0318 	add.w	r3, r7, #24
 8000f78:	22c0      	movs	r2, #192	@ 0xc0
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f006 f845 	bl	800700c <memset>
  if(hqspi->Instance==QUADSPI)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4a4b      	ldr	r2, [pc, #300]	@ (80010b4 <HAL_QSPI_MspInit+0x158>)
 8000f88:	4293      	cmp	r3, r2
 8000f8a:	f040 808f 	bne.w	80010ac <HAL_QSPI_MspInit+0x150>

    /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8000f8e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000f92:	f04f 0300 	mov.w	r3, #0
 8000f96:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f9e:	f107 0318 	add.w	r3, r7, #24
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f003 f92a 	bl	80041fc <HAL_RCCEx_PeriphCLKConfig>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 8000fae:	f7ff fe2d 	bl	8000c0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8000fb2:	4b41      	ldr	r3, [pc, #260]	@ (80010b8 <HAL_QSPI_MspInit+0x15c>)
 8000fb4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000fb8:	4a3f      	ldr	r2, [pc, #252]	@ (80010b8 <HAL_QSPI_MspInit+0x15c>)
 8000fba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fbe:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8000fc2:	4b3d      	ldr	r3, [pc, #244]	@ (80010b8 <HAL_QSPI_MspInit+0x15c>)
 8000fc4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000fc8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fcc:	617b      	str	r3, [r7, #20]
 8000fce:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fd0:	4b39      	ldr	r3, [pc, #228]	@ (80010b8 <HAL_QSPI_MspInit+0x15c>)
 8000fd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fd6:	4a38      	ldr	r2, [pc, #224]	@ (80010b8 <HAL_QSPI_MspInit+0x15c>)
 8000fd8:	f043 0302 	orr.w	r3, r3, #2
 8000fdc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fe0:	4b35      	ldr	r3, [pc, #212]	@ (80010b8 <HAL_QSPI_MspInit+0x15c>)
 8000fe2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fe6:	f003 0302 	and.w	r3, r3, #2
 8000fea:	613b      	str	r3, [r7, #16]
 8000fec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fee:	4b32      	ldr	r3, [pc, #200]	@ (80010b8 <HAL_QSPI_MspInit+0x15c>)
 8000ff0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ff4:	4a30      	ldr	r2, [pc, #192]	@ (80010b8 <HAL_QSPI_MspInit+0x15c>)
 8000ff6:	f043 0310 	orr.w	r3, r3, #16
 8000ffa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ffe:	4b2e      	ldr	r3, [pc, #184]	@ (80010b8 <HAL_QSPI_MspInit+0x15c>)
 8001000:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001004:	f003 0310 	and.w	r3, r3, #16
 8001008:	60fb      	str	r3, [r7, #12]
 800100a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800100c:	4b2a      	ldr	r3, [pc, #168]	@ (80010b8 <HAL_QSPI_MspInit+0x15c>)
 800100e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001012:	4a29      	ldr	r2, [pc, #164]	@ (80010b8 <HAL_QSPI_MspInit+0x15c>)
 8001014:	f043 0304 	orr.w	r3, r3, #4
 8001018:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800101c:	4b26      	ldr	r3, [pc, #152]	@ (80010b8 <HAL_QSPI_MspInit+0x15c>)
 800101e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001022:	f003 0304 	and.w	r3, r3, #4
 8001026:	60bb      	str	r3, [r7, #8]
 8001028:	68bb      	ldr	r3, [r7, #8]
    PE8     ------> QUADSPI_BK2_IO1
    PE9     ------> QUADSPI_BK2_IO2
    PE10     ------> QUADSPI_BK2_IO3
    PC11     ------> QUADSPI_BK2_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800102a:	2304      	movs	r3, #4
 800102c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001030:	2302      	movs	r3, #2
 8001032:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001036:	2300      	movs	r3, #0
 8001038:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800103c:	2300      	movs	r3, #0
 800103e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001042:	2309      	movs	r3, #9
 8001044:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001048:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800104c:	4619      	mov	r1, r3
 800104e:	481b      	ldr	r0, [pc, #108]	@ (80010bc <HAL_QSPI_MspInit+0x160>)
 8001050:	f001 fcfc 	bl	8002a4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001054:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8001058:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105c:	2302      	movs	r3, #2
 800105e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	2300      	movs	r3, #0
 8001064:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001068:	2300      	movs	r3, #0
 800106a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800106e:	230a      	movs	r3, #10
 8001070:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001074:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001078:	4619      	mov	r1, r3
 800107a:	4811      	ldr	r0, [pc, #68]	@ (80010c0 <HAL_QSPI_MspInit+0x164>)
 800107c:	f001 fce6 	bl	8002a4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001080:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001084:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001088:	2302      	movs	r3, #2
 800108a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108e:	2300      	movs	r3, #0
 8001090:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001094:	2300      	movs	r3, #0
 8001096:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800109a:	2309      	movs	r3, #9
 800109c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010a0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80010a4:	4619      	mov	r1, r3
 80010a6:	4807      	ldr	r0, [pc, #28]	@ (80010c4 <HAL_QSPI_MspInit+0x168>)
 80010a8:	f001 fcd0 	bl	8002a4c <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 80010ac:	bf00      	nop
 80010ae:	37f0      	adds	r7, #240	@ 0xf0
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	52005000 	.word	0x52005000
 80010b8:	58024400 	.word	0x58024400
 80010bc:	58020400 	.word	0x58020400
 80010c0:	58021000 	.word	0x58021000
 80010c4:	58020800 	.word	0x58020800

080010c8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b0bc      	sub	sp, #240	@ 0xf0
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	605a      	str	r2, [r3, #4]
 80010da:	609a      	str	r2, [r3, #8]
 80010dc:	60da      	str	r2, [r3, #12]
 80010de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010e0:	f107 0318 	add.w	r3, r7, #24
 80010e4:	22c0      	movs	r2, #192	@ 0xc0
 80010e6:	2100      	movs	r1, #0
 80010e8:	4618      	mov	r0, r3
 80010ea:	f005 ff8f 	bl	800700c <memset>
  if(huart->Instance==USART1)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4a4d      	ldr	r2, [pc, #308]	@ (8001228 <HAL_UART_MspInit+0x160>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d147      	bne.n	8001188 <HAL_UART_MspInit+0xc0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80010f8:	f04f 0201 	mov.w	r2, #1
 80010fc:	f04f 0300 	mov.w	r3, #0
 8001100:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8001104:	2300      	movs	r3, #0
 8001106:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800110a:	f107 0318 	add.w	r3, r7, #24
 800110e:	4618      	mov	r0, r3
 8001110:	f003 f874 	bl	80041fc <HAL_RCCEx_PeriphCLKConfig>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800111a:	f7ff fd77 	bl	8000c0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800111e:	4b43      	ldr	r3, [pc, #268]	@ (800122c <HAL_UART_MspInit+0x164>)
 8001120:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001124:	4a41      	ldr	r2, [pc, #260]	@ (800122c <HAL_UART_MspInit+0x164>)
 8001126:	f043 0310 	orr.w	r3, r3, #16
 800112a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800112e:	4b3f      	ldr	r3, [pc, #252]	@ (800122c <HAL_UART_MspInit+0x164>)
 8001130:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001134:	f003 0310 	and.w	r3, r3, #16
 8001138:	617b      	str	r3, [r7, #20]
 800113a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800113c:	4b3b      	ldr	r3, [pc, #236]	@ (800122c <HAL_UART_MspInit+0x164>)
 800113e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001142:	4a3a      	ldr	r2, [pc, #232]	@ (800122c <HAL_UART_MspInit+0x164>)
 8001144:	f043 0301 	orr.w	r3, r3, #1
 8001148:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800114c:	4b37      	ldr	r3, [pc, #220]	@ (800122c <HAL_UART_MspInit+0x164>)
 800114e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001152:	f003 0301 	and.w	r3, r3, #1
 8001156:	613b      	str	r3, [r7, #16]
 8001158:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800115a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800115e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001162:	2302      	movs	r3, #2
 8001164:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001168:	2300      	movs	r3, #0
 800116a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800116e:	2300      	movs	r3, #0
 8001170:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001174:	2307      	movs	r3, #7
 8001176:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800117e:	4619      	mov	r1, r3
 8001180:	482b      	ldr	r0, [pc, #172]	@ (8001230 <HAL_UART_MspInit+0x168>)
 8001182:	f001 fc63 	bl	8002a4c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001186:	e04b      	b.n	8001220 <HAL_UART_MspInit+0x158>
  else if(huart->Instance==USART3)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a29      	ldr	r2, [pc, #164]	@ (8001234 <HAL_UART_MspInit+0x16c>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d146      	bne.n	8001220 <HAL_UART_MspInit+0x158>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001192:	f04f 0202 	mov.w	r2, #2
 8001196:	f04f 0300 	mov.w	r3, #0
 800119a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800119e:	2300      	movs	r3, #0
 80011a0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011a4:	f107 0318 	add.w	r3, r7, #24
 80011a8:	4618      	mov	r0, r3
 80011aa:	f003 f827 	bl	80041fc <HAL_RCCEx_PeriphCLKConfig>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 80011b4:	f7ff fd2a 	bl	8000c0c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80011b8:	4b1c      	ldr	r3, [pc, #112]	@ (800122c <HAL_UART_MspInit+0x164>)
 80011ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011be:	4a1b      	ldr	r2, [pc, #108]	@ (800122c <HAL_UART_MspInit+0x164>)
 80011c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011c4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80011c8:	4b18      	ldr	r3, [pc, #96]	@ (800122c <HAL_UART_MspInit+0x164>)
 80011ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80011d2:	60fb      	str	r3, [r7, #12]
 80011d4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80011d6:	4b15      	ldr	r3, [pc, #84]	@ (800122c <HAL_UART_MspInit+0x164>)
 80011d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011dc:	4a13      	ldr	r2, [pc, #76]	@ (800122c <HAL_UART_MspInit+0x164>)
 80011de:	f043 0308 	orr.w	r3, r3, #8
 80011e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011e6:	4b11      	ldr	r3, [pc, #68]	@ (800122c <HAL_UART_MspInit+0x164>)
 80011e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011ec:	f003 0308 	and.w	r3, r3, #8
 80011f0:	60bb      	str	r3, [r7, #8]
 80011f2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80011f4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80011f8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fc:	2302      	movs	r3, #2
 80011fe:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001202:	2300      	movs	r3, #0
 8001204:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001208:	2300      	movs	r3, #0
 800120a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800120e:	2307      	movs	r3, #7
 8001210:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001214:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001218:	4619      	mov	r1, r3
 800121a:	4807      	ldr	r0, [pc, #28]	@ (8001238 <HAL_UART_MspInit+0x170>)
 800121c:	f001 fc16 	bl	8002a4c <HAL_GPIO_Init>
}
 8001220:	bf00      	nop
 8001222:	37f0      	adds	r7, #240	@ 0xf0
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	40011000 	.word	0x40011000
 800122c:	58024400 	.word	0x58024400
 8001230:	58020000 	.word	0x58020000
 8001234:	40004800 	.word	0x40004800
 8001238:	58020c00 	.word	0x58020c00

0800123c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001240:	bf00      	nop
 8001242:	e7fd      	b.n	8001240 <NMI_Handler+0x4>

08001244 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001248:	bf00      	nop
 800124a:	e7fd      	b.n	8001248 <HardFault_Handler+0x4>

0800124c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001250:	bf00      	nop
 8001252:	e7fd      	b.n	8001250 <MemManage_Handler+0x4>

08001254 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001258:	bf00      	nop
 800125a:	e7fd      	b.n	8001258 <BusFault_Handler+0x4>

0800125c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001260:	bf00      	nop
 8001262:	e7fd      	b.n	8001260 <UsageFault_Handler+0x4>

08001264 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001268:	bf00      	nop
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr

08001272 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001272:	b480      	push	{r7}
 8001274:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001276:	bf00      	nop
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr

08001280 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001284:	bf00      	nop
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr

0800128e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800128e:	b580      	push	{r7, lr}
 8001290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001292:	f000 f94b 	bl	800152c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001296:	bf00      	nop
 8001298:	bd80      	pop	{r7, pc}
	...

0800129c <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80012a0:	4802      	ldr	r0, [pc, #8]	@ (80012ac <ETH_IRQHandler+0x10>)
 80012a2:	f000 fc09 	bl	8001ab8 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	24000124 	.word	0x24000124

080012b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80012b4:	4b37      	ldr	r3, [pc, #220]	@ (8001394 <SystemInit+0xe4>)
 80012b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012ba:	4a36      	ldr	r2, [pc, #216]	@ (8001394 <SystemInit+0xe4>)
 80012bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80012c4:	4b34      	ldr	r3, [pc, #208]	@ (8001398 <SystemInit+0xe8>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f003 030f 	and.w	r3, r3, #15
 80012cc:	2b06      	cmp	r3, #6
 80012ce:	d807      	bhi.n	80012e0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80012d0:	4b31      	ldr	r3, [pc, #196]	@ (8001398 <SystemInit+0xe8>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f023 030f 	bic.w	r3, r3, #15
 80012d8:	4a2f      	ldr	r2, [pc, #188]	@ (8001398 <SystemInit+0xe8>)
 80012da:	f043 0307 	orr.w	r3, r3, #7
 80012de:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80012e0:	4b2e      	ldr	r3, [pc, #184]	@ (800139c <SystemInit+0xec>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a2d      	ldr	r2, [pc, #180]	@ (800139c <SystemInit+0xec>)
 80012e6:	f043 0301 	orr.w	r3, r3, #1
 80012ea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80012ec:	4b2b      	ldr	r3, [pc, #172]	@ (800139c <SystemInit+0xec>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80012f2:	4b2a      	ldr	r3, [pc, #168]	@ (800139c <SystemInit+0xec>)
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	4929      	ldr	r1, [pc, #164]	@ (800139c <SystemInit+0xec>)
 80012f8:	4b29      	ldr	r3, [pc, #164]	@ (80013a0 <SystemInit+0xf0>)
 80012fa:	4013      	ands	r3, r2
 80012fc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80012fe:	4b26      	ldr	r3, [pc, #152]	@ (8001398 <SystemInit+0xe8>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f003 0308 	and.w	r3, r3, #8
 8001306:	2b00      	cmp	r3, #0
 8001308:	d007      	beq.n	800131a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800130a:	4b23      	ldr	r3, [pc, #140]	@ (8001398 <SystemInit+0xe8>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f023 030f 	bic.w	r3, r3, #15
 8001312:	4a21      	ldr	r2, [pc, #132]	@ (8001398 <SystemInit+0xe8>)
 8001314:	f043 0307 	orr.w	r3, r3, #7
 8001318:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800131a:	4b20      	ldr	r3, [pc, #128]	@ (800139c <SystemInit+0xec>)
 800131c:	2200      	movs	r2, #0
 800131e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001320:	4b1e      	ldr	r3, [pc, #120]	@ (800139c <SystemInit+0xec>)
 8001322:	2200      	movs	r2, #0
 8001324:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001326:	4b1d      	ldr	r3, [pc, #116]	@ (800139c <SystemInit+0xec>)
 8001328:	2200      	movs	r2, #0
 800132a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800132c:	4b1b      	ldr	r3, [pc, #108]	@ (800139c <SystemInit+0xec>)
 800132e:	4a1d      	ldr	r2, [pc, #116]	@ (80013a4 <SystemInit+0xf4>)
 8001330:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001332:	4b1a      	ldr	r3, [pc, #104]	@ (800139c <SystemInit+0xec>)
 8001334:	4a1c      	ldr	r2, [pc, #112]	@ (80013a8 <SystemInit+0xf8>)
 8001336:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001338:	4b18      	ldr	r3, [pc, #96]	@ (800139c <SystemInit+0xec>)
 800133a:	4a1c      	ldr	r2, [pc, #112]	@ (80013ac <SystemInit+0xfc>)
 800133c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800133e:	4b17      	ldr	r3, [pc, #92]	@ (800139c <SystemInit+0xec>)
 8001340:	2200      	movs	r2, #0
 8001342:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001344:	4b15      	ldr	r3, [pc, #84]	@ (800139c <SystemInit+0xec>)
 8001346:	4a19      	ldr	r2, [pc, #100]	@ (80013ac <SystemInit+0xfc>)
 8001348:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800134a:	4b14      	ldr	r3, [pc, #80]	@ (800139c <SystemInit+0xec>)
 800134c:	2200      	movs	r2, #0
 800134e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001350:	4b12      	ldr	r3, [pc, #72]	@ (800139c <SystemInit+0xec>)
 8001352:	4a16      	ldr	r2, [pc, #88]	@ (80013ac <SystemInit+0xfc>)
 8001354:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001356:	4b11      	ldr	r3, [pc, #68]	@ (800139c <SystemInit+0xec>)
 8001358:	2200      	movs	r2, #0
 800135a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800135c:	4b0f      	ldr	r3, [pc, #60]	@ (800139c <SystemInit+0xec>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a0e      	ldr	r2, [pc, #56]	@ (800139c <SystemInit+0xec>)
 8001362:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001366:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001368:	4b0c      	ldr	r3, [pc, #48]	@ (800139c <SystemInit+0xec>)
 800136a:	2200      	movs	r2, #0
 800136c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800136e:	4b10      	ldr	r3, [pc, #64]	@ (80013b0 <SystemInit+0x100>)
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	4b10      	ldr	r3, [pc, #64]	@ (80013b4 <SystemInit+0x104>)
 8001374:	4013      	ands	r3, r2
 8001376:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800137a:	d202      	bcs.n	8001382 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800137c:	4b0e      	ldr	r3, [pc, #56]	@ (80013b8 <SystemInit+0x108>)
 800137e:	2201      	movs	r2, #1
 8001380:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001382:	4b0e      	ldr	r3, [pc, #56]	@ (80013bc <SystemInit+0x10c>)
 8001384:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001388:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800138a:	bf00      	nop
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr
 8001394:	e000ed00 	.word	0xe000ed00
 8001398:	52002000 	.word	0x52002000
 800139c:	58024400 	.word	0x58024400
 80013a0:	eaf6ed7f 	.word	0xeaf6ed7f
 80013a4:	02020200 	.word	0x02020200
 80013a8:	01ff0000 	.word	0x01ff0000
 80013ac:	01010280 	.word	0x01010280
 80013b0:	5c001000 	.word	0x5c001000
 80013b4:	ffff0000 	.word	0xffff0000
 80013b8:	51008108 	.word	0x51008108
 80013bc:	52004000 	.word	0x52004000

080013c0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80013c4:	4b09      	ldr	r3, [pc, #36]	@ (80013ec <ExitRun0Mode+0x2c>)
 80013c6:	68db      	ldr	r3, [r3, #12]
 80013c8:	4a08      	ldr	r2, [pc, #32]	@ (80013ec <ExitRun0Mode+0x2c>)
 80013ca:	f043 0302 	orr.w	r3, r3, #2
 80013ce:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80013d0:	bf00      	nop
 80013d2:	4b06      	ldr	r3, [pc, #24]	@ (80013ec <ExitRun0Mode+0x2c>)
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d0f9      	beq.n	80013d2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80013de:	bf00      	nop
 80013e0:	bf00      	nop
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	58024800 	.word	0x58024800

080013f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80013f0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800142c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80013f4:	f7ff ffe4 	bl	80013c0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80013f8:	f7ff ff5a 	bl	80012b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013fc:	480c      	ldr	r0, [pc, #48]	@ (8001430 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013fe:	490d      	ldr	r1, [pc, #52]	@ (8001434 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001400:	4a0d      	ldr	r2, [pc, #52]	@ (8001438 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001402:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001404:	e002      	b.n	800140c <LoopCopyDataInit>

08001406 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001406:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001408:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800140a:	3304      	adds	r3, #4

0800140c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800140c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800140e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001410:	d3f9      	bcc.n	8001406 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001412:	4a0a      	ldr	r2, [pc, #40]	@ (800143c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001414:	4c0a      	ldr	r4, [pc, #40]	@ (8001440 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001416:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001418:	e001      	b.n	800141e <LoopFillZerobss>

0800141a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800141a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800141c:	3204      	adds	r2, #4

0800141e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800141e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001420:	d3fb      	bcc.n	800141a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001422:	f005 fdfb 	bl	800701c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001426:	f7ff f8ed 	bl	8000604 <main>
  bx  lr
 800142a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800142c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001430:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001434:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8001438:	0800712c 	.word	0x0800712c
  ldr r2, =_sbss
 800143c:	240000d0 	.word	0x240000d0
  ldr r4, =_ebss
 8001440:	24000448 	.word	0x24000448

08001444 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001444:	e7fe      	b.n	8001444 <ADC3_IRQHandler>
	...

08001448 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800144e:	2003      	movs	r0, #3
 8001450:	f000 f97c 	bl	800174c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001454:	f002 fcfc 	bl	8003e50 <HAL_RCC_GetSysClockFreq>
 8001458:	4602      	mov	r2, r0
 800145a:	4b15      	ldr	r3, [pc, #84]	@ (80014b0 <HAL_Init+0x68>)
 800145c:	699b      	ldr	r3, [r3, #24]
 800145e:	0a1b      	lsrs	r3, r3, #8
 8001460:	f003 030f 	and.w	r3, r3, #15
 8001464:	4913      	ldr	r1, [pc, #76]	@ (80014b4 <HAL_Init+0x6c>)
 8001466:	5ccb      	ldrb	r3, [r1, r3]
 8001468:	f003 031f 	and.w	r3, r3, #31
 800146c:	fa22 f303 	lsr.w	r3, r2, r3
 8001470:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001472:	4b0f      	ldr	r3, [pc, #60]	@ (80014b0 <HAL_Init+0x68>)
 8001474:	699b      	ldr	r3, [r3, #24]
 8001476:	f003 030f 	and.w	r3, r3, #15
 800147a:	4a0e      	ldr	r2, [pc, #56]	@ (80014b4 <HAL_Init+0x6c>)
 800147c:	5cd3      	ldrb	r3, [r2, r3]
 800147e:	f003 031f 	and.w	r3, r3, #31
 8001482:	687a      	ldr	r2, [r7, #4]
 8001484:	fa22 f303 	lsr.w	r3, r2, r3
 8001488:	4a0b      	ldr	r2, [pc, #44]	@ (80014b8 <HAL_Init+0x70>)
 800148a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800148c:	4a0b      	ldr	r2, [pc, #44]	@ (80014bc <HAL_Init+0x74>)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001492:	200f      	movs	r0, #15
 8001494:	f000 f814 	bl	80014c0 <HAL_InitTick>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	e002      	b.n	80014a8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80014a2:	f7ff fbb9 	bl	8000c18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014a6:	2300      	movs	r3, #0
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3708      	adds	r7, #8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	58024400 	.word	0x58024400
 80014b4:	080070e4 	.word	0x080070e4
 80014b8:	24000004 	.word	0x24000004
 80014bc:	24000000 	.word	0x24000000

080014c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80014c8:	4b15      	ldr	r3, [pc, #84]	@ (8001520 <HAL_InitTick+0x60>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d101      	bne.n	80014d4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80014d0:	2301      	movs	r3, #1
 80014d2:	e021      	b.n	8001518 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80014d4:	4b13      	ldr	r3, [pc, #76]	@ (8001524 <HAL_InitTick+0x64>)
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	4b11      	ldr	r3, [pc, #68]	@ (8001520 <HAL_InitTick+0x60>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	4619      	mov	r1, r3
 80014de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80014e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80014ea:	4618      	mov	r0, r3
 80014ec:	f000 f961 	bl	80017b2 <HAL_SYSTICK_Config>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80014f6:	2301      	movs	r3, #1
 80014f8:	e00e      	b.n	8001518 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2b0f      	cmp	r3, #15
 80014fe:	d80a      	bhi.n	8001516 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001500:	2200      	movs	r2, #0
 8001502:	6879      	ldr	r1, [r7, #4]
 8001504:	f04f 30ff 	mov.w	r0, #4294967295
 8001508:	f000 f92b 	bl	8001762 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800150c:	4a06      	ldr	r2, [pc, #24]	@ (8001528 <HAL_InitTick+0x68>)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001512:	2300      	movs	r3, #0
 8001514:	e000      	b.n	8001518 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001516:	2301      	movs	r3, #1
}
 8001518:	4618      	mov	r0, r3
 800151a:	3708      	adds	r7, #8
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	2400000c 	.word	0x2400000c
 8001524:	24000000 	.word	0x24000000
 8001528:	24000008 	.word	0x24000008

0800152c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001530:	4b06      	ldr	r3, [pc, #24]	@ (800154c <HAL_IncTick+0x20>)
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	461a      	mov	r2, r3
 8001536:	4b06      	ldr	r3, [pc, #24]	@ (8001550 <HAL_IncTick+0x24>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4413      	add	r3, r2
 800153c:	4a04      	ldr	r2, [pc, #16]	@ (8001550 <HAL_IncTick+0x24>)
 800153e:	6013      	str	r3, [r2, #0]
}
 8001540:	bf00      	nop
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	2400000c 	.word	0x2400000c
 8001550:	24000444 	.word	0x24000444

08001554 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
  return uwTick;
 8001558:	4b03      	ldr	r3, [pc, #12]	@ (8001568 <HAL_GetTick+0x14>)
 800155a:	681b      	ldr	r3, [r3, #0]
}
 800155c:	4618      	mov	r0, r3
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	24000444 	.word	0x24000444

0800156c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001570:	4b03      	ldr	r3, [pc, #12]	@ (8001580 <HAL_GetREVID+0x14>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	0c1b      	lsrs	r3, r3, #16
}
 8001576:	4618      	mov	r0, r3
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr
 8001580:	5c001000 	.word	0x5c001000

08001584 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 800158c:	4b06      	ldr	r3, [pc, #24]	@ (80015a8 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8001594:	4904      	ldr	r1, [pc, #16]	@ (80015a8 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	4313      	orrs	r3, r2
 800159a:	604b      	str	r3, [r1, #4]
}
 800159c:	bf00      	nop
 800159e:	370c      	adds	r7, #12
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr
 80015a8:	58000400 	.word	0x58000400

080015ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b085      	sub	sp, #20
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	f003 0307 	and.w	r3, r3, #7
 80015ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015bc:	4b0b      	ldr	r3, [pc, #44]	@ (80015ec <__NVIC_SetPriorityGrouping+0x40>)
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015c2:	68ba      	ldr	r2, [r7, #8]
 80015c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015c8:	4013      	ands	r3, r2
 80015ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80015d4:	4b06      	ldr	r3, [pc, #24]	@ (80015f0 <__NVIC_SetPriorityGrouping+0x44>)
 80015d6:	4313      	orrs	r3, r2
 80015d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015da:	4a04      	ldr	r2, [pc, #16]	@ (80015ec <__NVIC_SetPriorityGrouping+0x40>)
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	60d3      	str	r3, [r2, #12]
}
 80015e0:	bf00      	nop
 80015e2:	3714      	adds	r7, #20
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr
 80015ec:	e000ed00 	.word	0xe000ed00
 80015f0:	05fa0000 	.word	0x05fa0000

080015f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015f8:	4b04      	ldr	r3, [pc, #16]	@ (800160c <__NVIC_GetPriorityGrouping+0x18>)
 80015fa:	68db      	ldr	r3, [r3, #12]
 80015fc:	0a1b      	lsrs	r3, r3, #8
 80015fe:	f003 0307 	and.w	r3, r3, #7
}
 8001602:	4618      	mov	r0, r3
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr
 800160c:	e000ed00 	.word	0xe000ed00

08001610 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800161a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800161e:	2b00      	cmp	r3, #0
 8001620:	db0b      	blt.n	800163a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001622:	88fb      	ldrh	r3, [r7, #6]
 8001624:	f003 021f 	and.w	r2, r3, #31
 8001628:	4907      	ldr	r1, [pc, #28]	@ (8001648 <__NVIC_EnableIRQ+0x38>)
 800162a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800162e:	095b      	lsrs	r3, r3, #5
 8001630:	2001      	movs	r0, #1
 8001632:	fa00 f202 	lsl.w	r2, r0, r2
 8001636:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800163a:	bf00      	nop
 800163c:	370c      	adds	r7, #12
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr
 8001646:	bf00      	nop
 8001648:	e000e100 	.word	0xe000e100

0800164c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800164c:	b480      	push	{r7}
 800164e:	b083      	sub	sp, #12
 8001650:	af00      	add	r7, sp, #0
 8001652:	4603      	mov	r3, r0
 8001654:	6039      	str	r1, [r7, #0]
 8001656:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001658:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800165c:	2b00      	cmp	r3, #0
 800165e:	db0a      	blt.n	8001676 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	b2da      	uxtb	r2, r3
 8001664:	490c      	ldr	r1, [pc, #48]	@ (8001698 <__NVIC_SetPriority+0x4c>)
 8001666:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800166a:	0112      	lsls	r2, r2, #4
 800166c:	b2d2      	uxtb	r2, r2
 800166e:	440b      	add	r3, r1
 8001670:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001674:	e00a      	b.n	800168c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	b2da      	uxtb	r2, r3
 800167a:	4908      	ldr	r1, [pc, #32]	@ (800169c <__NVIC_SetPriority+0x50>)
 800167c:	88fb      	ldrh	r3, [r7, #6]
 800167e:	f003 030f 	and.w	r3, r3, #15
 8001682:	3b04      	subs	r3, #4
 8001684:	0112      	lsls	r2, r2, #4
 8001686:	b2d2      	uxtb	r2, r2
 8001688:	440b      	add	r3, r1
 800168a:	761a      	strb	r2, [r3, #24]
}
 800168c:	bf00      	nop
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr
 8001698:	e000e100 	.word	0xe000e100
 800169c:	e000ed00 	.word	0xe000ed00

080016a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b089      	sub	sp, #36	@ 0x24
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	60f8      	str	r0, [r7, #12]
 80016a8:	60b9      	str	r1, [r7, #8]
 80016aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	f003 0307 	and.w	r3, r3, #7
 80016b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016b4:	69fb      	ldr	r3, [r7, #28]
 80016b6:	f1c3 0307 	rsb	r3, r3, #7
 80016ba:	2b04      	cmp	r3, #4
 80016bc:	bf28      	it	cs
 80016be:	2304      	movcs	r3, #4
 80016c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016c2:	69fb      	ldr	r3, [r7, #28]
 80016c4:	3304      	adds	r3, #4
 80016c6:	2b06      	cmp	r3, #6
 80016c8:	d902      	bls.n	80016d0 <NVIC_EncodePriority+0x30>
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	3b03      	subs	r3, #3
 80016ce:	e000      	b.n	80016d2 <NVIC_EncodePriority+0x32>
 80016d0:	2300      	movs	r3, #0
 80016d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016d4:	f04f 32ff 	mov.w	r2, #4294967295
 80016d8:	69bb      	ldr	r3, [r7, #24]
 80016da:	fa02 f303 	lsl.w	r3, r2, r3
 80016de:	43da      	mvns	r2, r3
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	401a      	ands	r2, r3
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016e8:	f04f 31ff 	mov.w	r1, #4294967295
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	fa01 f303 	lsl.w	r3, r1, r3
 80016f2:	43d9      	mvns	r1, r3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016f8:	4313      	orrs	r3, r2
         );
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3724      	adds	r7, #36	@ 0x24
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
	...

08001708 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	3b01      	subs	r3, #1
 8001714:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001718:	d301      	bcc.n	800171e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800171a:	2301      	movs	r3, #1
 800171c:	e00f      	b.n	800173e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800171e:	4a0a      	ldr	r2, [pc, #40]	@ (8001748 <SysTick_Config+0x40>)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	3b01      	subs	r3, #1
 8001724:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001726:	210f      	movs	r1, #15
 8001728:	f04f 30ff 	mov.w	r0, #4294967295
 800172c:	f7ff ff8e 	bl	800164c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001730:	4b05      	ldr	r3, [pc, #20]	@ (8001748 <SysTick_Config+0x40>)
 8001732:	2200      	movs	r2, #0
 8001734:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001736:	4b04      	ldr	r3, [pc, #16]	@ (8001748 <SysTick_Config+0x40>)
 8001738:	2207      	movs	r2, #7
 800173a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800173c:	2300      	movs	r3, #0
}
 800173e:	4618      	mov	r0, r3
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	e000e010 	.word	0xe000e010

0800174c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f7ff ff29 	bl	80015ac <__NVIC_SetPriorityGrouping>
}
 800175a:	bf00      	nop
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}

08001762 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001762:	b580      	push	{r7, lr}
 8001764:	b086      	sub	sp, #24
 8001766:	af00      	add	r7, sp, #0
 8001768:	4603      	mov	r3, r0
 800176a:	60b9      	str	r1, [r7, #8]
 800176c:	607a      	str	r2, [r7, #4]
 800176e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001770:	f7ff ff40 	bl	80015f4 <__NVIC_GetPriorityGrouping>
 8001774:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	68b9      	ldr	r1, [r7, #8]
 800177a:	6978      	ldr	r0, [r7, #20]
 800177c:	f7ff ff90 	bl	80016a0 <NVIC_EncodePriority>
 8001780:	4602      	mov	r2, r0
 8001782:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001786:	4611      	mov	r1, r2
 8001788:	4618      	mov	r0, r3
 800178a:	f7ff ff5f 	bl	800164c <__NVIC_SetPriority>
}
 800178e:	bf00      	nop
 8001790:	3718      	adds	r7, #24
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}

08001796 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001796:	b580      	push	{r7, lr}
 8001798:	b082      	sub	sp, #8
 800179a:	af00      	add	r7, sp, #0
 800179c:	4603      	mov	r3, r0
 800179e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017a0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7ff ff33 	bl	8001610 <__NVIC_EnableIRQ>
}
 80017aa:	bf00      	nop
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}

080017b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b082      	sub	sp, #8
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017ba:	6878      	ldr	r0, [r7, #4]
 80017bc:	f7ff ffa4 	bl	8001708 <SysTick_Config>
 80017c0:	4603      	mov	r3, r0
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
	...

080017cc <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80017d0:	f3bf 8f5f 	dmb	sy
}
 80017d4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80017d6:	4b07      	ldr	r3, [pc, #28]	@ (80017f4 <HAL_MPU_Disable+0x28>)
 80017d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017da:	4a06      	ldr	r2, [pc, #24]	@ (80017f4 <HAL_MPU_Disable+0x28>)
 80017dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017e0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80017e2:	4b05      	ldr	r3, [pc, #20]	@ (80017f8 <HAL_MPU_Disable+0x2c>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	605a      	str	r2, [r3, #4]
}
 80017e8:	bf00      	nop
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	e000ed00 	.word	0xe000ed00
 80017f8:	e000ed90 	.word	0xe000ed90

080017fc <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001804:	4a0b      	ldr	r2, [pc, #44]	@ (8001834 <HAL_MPU_Enable+0x38>)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	f043 0301 	orr.w	r3, r3, #1
 800180c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800180e:	4b0a      	ldr	r3, [pc, #40]	@ (8001838 <HAL_MPU_Enable+0x3c>)
 8001810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001812:	4a09      	ldr	r2, [pc, #36]	@ (8001838 <HAL_MPU_Enable+0x3c>)
 8001814:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001818:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800181a:	f3bf 8f4f 	dsb	sy
}
 800181e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001820:	f3bf 8f6f 	isb	sy
}
 8001824:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001826:	bf00      	nop
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	e000ed90 	.word	0xe000ed90
 8001838:	e000ed00 	.word	0xe000ed00

0800183c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	785a      	ldrb	r2, [r3, #1]
 8001848:	4b1b      	ldr	r3, [pc, #108]	@ (80018b8 <HAL_MPU_ConfigRegion+0x7c>)
 800184a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800184c:	4b1a      	ldr	r3, [pc, #104]	@ (80018b8 <HAL_MPU_ConfigRegion+0x7c>)
 800184e:	691b      	ldr	r3, [r3, #16]
 8001850:	4a19      	ldr	r2, [pc, #100]	@ (80018b8 <HAL_MPU_ConfigRegion+0x7c>)
 8001852:	f023 0301 	bic.w	r3, r3, #1
 8001856:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001858:	4a17      	ldr	r2, [pc, #92]	@ (80018b8 <HAL_MPU_ConfigRegion+0x7c>)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	7b1b      	ldrb	r3, [r3, #12]
 8001864:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	7adb      	ldrb	r3, [r3, #11]
 800186a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800186c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	7a9b      	ldrb	r3, [r3, #10]
 8001872:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001874:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	7b5b      	ldrb	r3, [r3, #13]
 800187a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800187c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	7b9b      	ldrb	r3, [r3, #14]
 8001882:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001884:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	7bdb      	ldrb	r3, [r3, #15]
 800188a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800188c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	7a5b      	ldrb	r3, [r3, #9]
 8001892:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001894:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	7a1b      	ldrb	r3, [r3, #8]
 800189a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800189c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800189e:	687a      	ldr	r2, [r7, #4]
 80018a0:	7812      	ldrb	r2, [r2, #0]
 80018a2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80018a4:	4a04      	ldr	r2, [pc, #16]	@ (80018b8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80018a6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80018a8:	6113      	str	r3, [r2, #16]
}
 80018aa:	bf00      	nop
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	e000ed90 	.word	0xe000ed90

080018bc <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b084      	sub	sp, #16
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d101      	bne.n	80018ce <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80018ca:	2301      	movs	r3, #1
 80018cc:	e0e3      	b.n	8001a96 <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d106      	bne.n	80018e6 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2220      	movs	r2, #32
 80018dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	f7ff f9b3 	bl	8000c4c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018e6:	4b6e      	ldr	r3, [pc, #440]	@ (8001aa0 <HAL_ETH_Init+0x1e4>)
 80018e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80018ec:	4a6c      	ldr	r2, [pc, #432]	@ (8001aa0 <HAL_ETH_Init+0x1e4>)
 80018ee:	f043 0302 	orr.w	r3, r3, #2
 80018f2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80018f6:	4b6a      	ldr	r3, [pc, #424]	@ (8001aa0 <HAL_ETH_Init+0x1e4>)
 80018f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80018fc:	f003 0302 	and.w	r3, r3, #2
 8001900:	60bb      	str	r3, [r7, #8]
 8001902:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	7a1b      	ldrb	r3, [r3, #8]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d103      	bne.n	8001914 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 800190c:	2000      	movs	r0, #0
 800190e:	f7ff fe39 	bl	8001584 <HAL_SYSCFG_ETHInterfaceSelect>
 8001912:	e003      	b.n	800191c <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8001914:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8001918:	f7ff fe34 	bl	8001584 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 800191c:	4b61      	ldr	r3, [pc, #388]	@ (8001aa4 <HAL_ETH_Init+0x1e8>)
 800191e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	6812      	ldr	r2, [r2, #0]
 800192e:	f043 0301 	orr.w	r3, r3, #1
 8001932:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001936:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001938:	f7ff fe0c 	bl	8001554 <HAL_GetTick>
 800193c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800193e:	e011      	b.n	8001964 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001940:	f7ff fe08 	bl	8001554 <HAL_GetTick>
 8001944:	4602      	mov	r2, r0
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800194e:	d909      	bls.n	8001964 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2204      	movs	r2, #4
 8001954:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	22e0      	movs	r2, #224	@ 0xe0
 800195c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	e098      	b.n	8001a96 <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f003 0301 	and.w	r3, r3, #1
 8001972:	2b00      	cmp	r3, #0
 8001974:	d1e4      	bne.n	8001940 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f000 f9ce 	bl	8001d18 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 800197c:	f002 fbe2 	bl	8004144 <HAL_RCC_GetHCLKFreq>
 8001980:	4603      	mov	r3, r0
 8001982:	4a49      	ldr	r2, [pc, #292]	@ (8001aa8 <HAL_ETH_Init+0x1ec>)
 8001984:	fba2 2303 	umull	r2, r3, r2, r3
 8001988:	0c9a      	lsrs	r2, r3, #18
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	3a01      	subs	r2, #1
 8001990:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001994:	6878      	ldr	r0, [r7, #4]
 8001996:	f000 fbb1 	bl	80020fc <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80019a2:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80019a6:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 80019aa:	687a      	ldr	r2, [r7, #4]
 80019ac:	6812      	ldr	r2, [r2, #0]
 80019ae:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80019b2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80019b6:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	695b      	ldr	r3, [r3, #20]
 80019be:	f003 0303 	and.w	r3, r3, #3
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d009      	beq.n	80019da <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2201      	movs	r2, #1
 80019ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	22e0      	movs	r2, #224	@ 0xe0
 80019d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	e05d      	b.n	8001a96 <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80019e2:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 80019e6:	4b31      	ldr	r3, [pc, #196]	@ (8001aac <HAL_ETH_Init+0x1f0>)
 80019e8:	4013      	ands	r3, r2
 80019ea:	687a      	ldr	r2, [r7, #4]
 80019ec:	6952      	ldr	r2, [r2, #20]
 80019ee:	0051      	lsls	r1, r2, #1
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	6812      	ldr	r2, [r2, #0]
 80019f4:	430b      	orrs	r3, r1
 80019f6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80019fa:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80019fe:	6878      	ldr	r0, [r7, #4]
 8001a00:	f000 fc19 	bl	8002236 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	f000 fc5f 	bl	80022c8 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	3305      	adds	r3, #5
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	021a      	lsls	r2, r3, #8
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	3304      	adds	r3, #4
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	430a      	orrs	r2, r1
 8001a24:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	3303      	adds	r3, #3
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	061a      	lsls	r2, r3, #24
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	3302      	adds	r3, #2
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	041b      	lsls	r3, r3, #16
 8001a3c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	3301      	adds	r3, #1
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001a48:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001a56:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001a58:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	4b11      	ldr	r3, [pc, #68]	@ (8001ab0 <HAL_ETH_Init+0x1f4>)
 8001a6a:	430b      	orrs	r3, r1
 8001a6c:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	4b0d      	ldr	r3, [pc, #52]	@ (8001ab4 <HAL_ETH_Init+0x1f8>)
 8001a7e:	430b      	orrs	r3, r1
 8001a80:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2200      	movs	r2, #0
 8001a88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2210      	movs	r2, #16
 8001a90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001a94:	2300      	movs	r3, #0
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3710      	adds	r7, #16
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	58024400 	.word	0x58024400
 8001aa4:	58000400 	.word	0x58000400
 8001aa8:	431bde83 	.word	0x431bde83
 8001aac:	ffff8001 	.word	0xffff8001
 8001ab0:	0c020060 	.word	0x0c020060
 8001ab4:	0c20c000 	.word	0x0c20c000

08001ab8 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b086      	sub	sp, #24
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8001ac8:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ad2:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8001ad6:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMACIER);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ae0:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8001ae4:	60fb      	str	r3, [r7, #12]
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 8001ae6:	4b6d      	ldr	r3, [pc, #436]	@ (8001c9c <HAL_ETH_IRQHandler+0x1e4>)
 8001ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aea:	60bb      	str	r3, [r7, #8]
#if defined(DUAL_CORE)
  uint32_t exti_d2_flag = READ_REG(EXTI_D2->PR3);
#endif /* DUAL_CORE */

  /* Packet received */
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d010      	beq.n	8001b18 <HAL_ETH_IRQHandler+0x60>
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d00b      	beq.n	8001b18 <HAL_ETH_IRQHandler+0x60>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b08:	461a      	mov	r2, r3
 8001b0a:	f248 0340 	movw	r3, #32832	@ 0x8040
 8001b0e:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f000 f8ce 	bl	8001cb4 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMACSR_TI) != 0U) && ((dma_itsource & ETH_DMACIER_TIE) != 0U))
 8001b18:	693b      	ldr	r3, [r7, #16]
 8001b1a:	f003 0301 	and.w	r3, r3, #1
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d010      	beq.n	8001b44 <HAL_ETH_IRQHandler+0x8c>
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	f003 0301 	and.w	r3, r3, #1
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d00b      	beq.n	8001b44 <HAL_ETH_IRQHandler+0x8c>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b34:	461a      	mov	r2, r3
 8001b36:	f248 0301 	movw	r3, #32769	@ 0x8001
 8001b3a:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	f000 f8ae 	bl	8001ca0 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMACSR_AIS) != 0U) && ((dma_itsource & ETH_DMACIER_AIE) != 0U))
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d047      	beq.n	8001bde <HAL_ETH_IRQHandler+0x126>
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d042      	beq.n	8001bde <HAL_ETH_IRQHandler+0x126>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b5e:	f043 0208 	orr.w	r2, r3, #8
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d01e      	beq.n	8001bb0 <HAL_ETH_IRQHandler+0xf8>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b7a:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8001b7e:	f241 1302 	movw	r3, #4354	@ 0x1102
 8001b82:	4013      	ands	r3, r2
 8001b84:	687a      	ldr	r2, [r7, #4]
 8001b86:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b92:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8001b96:	687a      	ldr	r2, [r7, #4]
 8001b98:	6812      	ldr	r2, [r2, #0]
 8001b9a:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001b9e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001ba2:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	22e0      	movs	r2, #224	@ 0xe0
 8001baa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8001bae:	e013      	b.n	8001bd8 <HAL_ETH_IRQHandler+0x120>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bb8:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8001bbc:	f403 42cd 	and.w	r2, r3, #26240	@ 0x6680
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                                                             ETH_DMACSR_RBU | ETH_DMACSR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bce:	461a      	mov	r2, r3
 8001bd0:	f44f 43cd 	mov.w	r3, #26240	@ 0x6680
 8001bd4:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8001bd8:	6878      	ldr	r0, [r7, #4]
 8001bda:	f000 f875 	bl	8001cc8 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH MAC Error IT */
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d104      	bne.n	8001bf2 <HAL_ETH_IRQHandler+0x13a>
      ((mac_flag & ETH_MACIER_TXSTSIE) == ETH_MACIER_TXSTSIE))
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d019      	beq.n	8001c26 <HAL_ETH_IRQHandler+0x16e>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bf8:	f043 0210 	orr.w	r2, r3, #16
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    heth->gState = HAL_ETH_STATE_ERROR;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	22e0      	movs	r2, #224	@ 0xe0
 8001c14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f000 f855 	bl	8001cc8 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    heth->MACErrorCode = (uint32_t)(0x0U);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2200      	movs	r2, #0
 8001c22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }

  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	f003 0310 	and.w	r3, r3, #16
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d00f      	beq.n	8001c50 <HAL_ETH_IRQHandler+0x198>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001c38:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8001c42:	6878      	ldr	r0, [r7, #4]
 8001c44:	f000 f84a 	bl	8001cdc <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }

  /* ETH EEE IT */
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	f003 0320 	and.w	r3, r3, #32
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d00f      	beq.n	8001c7a <HAL_ETH_IRQHandler+0x1c2>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8001c62:	f003 020f 	and.w	r2, r3, #15
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 8001c6c:	6878      	ldr	r0, [r7, #4]
 8001c6e:	f000 f83f 	bl	8001cf0 <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2200      	movs	r2, #0
 8001c76:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    }
  }
#else /* DUAL_CORE not defined */
  /* check ETH WAKEUP exti flag */
  if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d006      	beq.n	8001c92 <HAL_ETH_IRQHandler+0x1da>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8001c84:	4b05      	ldr	r3, [pc, #20]	@ (8001c9c <HAL_ETH_IRQHandler+0x1e4>)
 8001c86:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001c8a:	629a      	str	r2, [r3, #40]	@ 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8001c8c:	6878      	ldr	r0, [r7, #4]
 8001c8e:	f000 f839 	bl	8001d04 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
#endif /* DUAL_CORE */
}
 8001c92:	bf00      	nop
 8001c94:	3718      	adds	r7, #24
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	58000080 	.word	0x58000080

08001ca0 <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8001ca8:	bf00      	nop
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <HAL_ETH_RxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_RxCpltCallback could be implemented in the user file
  */
}
 8001cbc:	bf00      	nop
 8001cbe:	370c      	adds	r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr

08001cc8 <HAL_ETH_ErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */
}
 8001cd0:	bf00      	nop
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8001ce4:	bf00      	nop
 8001ce6:	370c      	adds	r7, #12
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr

08001cf0 <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b083      	sub	sp, #12
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 8001cf8:	bf00      	nop
 8001cfa:	370c      	adds	r7, #12
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr

08001d04 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8001d0c:	bf00      	nop
 8001d0e:	370c      	adds	r7, #12
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr

08001d18 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001d28:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001d30:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001d32:	f002 fa07 	bl	8004144 <HAL_RCC_GetHCLKFreq>
 8001d36:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	4a1a      	ldr	r2, [pc, #104]	@ (8001da4 <HAL_ETH_SetMDIOClockRange+0x8c>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d804      	bhi.n	8001d4a <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d46:	60fb      	str	r3, [r7, #12]
 8001d48:	e022      	b.n	8001d90 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	4a16      	ldr	r2, [pc, #88]	@ (8001da8 <HAL_ETH_SetMDIOClockRange+0x90>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d204      	bcs.n	8001d5c <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001d58:	60fb      	str	r3, [r7, #12]
 8001d5a:	e019      	b.n	8001d90 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	4a13      	ldr	r2, [pc, #76]	@ (8001dac <HAL_ETH_SetMDIOClockRange+0x94>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d915      	bls.n	8001d90 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	4a12      	ldr	r2, [pc, #72]	@ (8001db0 <HAL_ETH_SetMDIOClockRange+0x98>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d804      	bhi.n	8001d76 <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d72:	60fb      	str	r3, [r7, #12]
 8001d74:	e00c      	b.n	8001d90 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 8001d76:	68bb      	ldr	r3, [r7, #8]
 8001d78:	4a0e      	ldr	r2, [pc, #56]	@ (8001db4 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d804      	bhi.n	8001d88 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d84:	60fb      	str	r3, [r7, #12]
 8001d86:	e003      	b.n	8001d90 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8001d8e:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	68fa      	ldr	r2, [r7, #12]
 8001d96:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 8001d9a:	bf00      	nop
 8001d9c:	3710      	adds	r7, #16
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	02160ebf 	.word	0x02160ebf
 8001da8:	03938700 	.word	0x03938700
 8001dac:	05f5e0ff 	.word	0x05f5e0ff
 8001db0:	08f0d17f 	.word	0x08f0d17f
 8001db4:	0ee6b27f 	.word	0x0ee6b27f

08001db8 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b085      	sub	sp, #20
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8001dca:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	791b      	ldrb	r3, [r3, #4]
 8001dd0:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8001dd2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	7b1b      	ldrb	r3, [r3, #12]
 8001dd8:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8001dda:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	7b5b      	ldrb	r3, [r3, #13]
 8001de0:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001de2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	7b9b      	ldrb	r3, [r3, #14]
 8001de8:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8001dea:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	7bdb      	ldrb	r3, [r3, #15]
 8001df0:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001df2:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001df4:	683a      	ldr	r2, [r7, #0]
 8001df6:	7c12      	ldrb	r2, [r2, #16]
 8001df8:	2a00      	cmp	r2, #0
 8001dfa:	d102      	bne.n	8001e02 <ETH_SetMACConfig+0x4a>
 8001dfc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001e00:	e000      	b.n	8001e04 <ETH_SetMACConfig+0x4c>
 8001e02:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001e04:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001e06:	683a      	ldr	r2, [r7, #0]
 8001e08:	7c52      	ldrb	r2, [r2, #17]
 8001e0a:	2a00      	cmp	r2, #0
 8001e0c:	d102      	bne.n	8001e14 <ETH_SetMACConfig+0x5c>
 8001e0e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001e12:	e000      	b.n	8001e16 <ETH_SetMACConfig+0x5e>
 8001e14:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001e16:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	7c9b      	ldrb	r3, [r3, #18]
 8001e1c:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001e1e:	431a      	orrs	r2, r3
               macconf->Speed |
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8001e24:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8001e2a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	7f1b      	ldrb	r3, [r3, #28]
 8001e30:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8001e32:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	7f5b      	ldrb	r3, [r3, #29]
 8001e38:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8001e3a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8001e3c:	683a      	ldr	r2, [r7, #0]
 8001e3e:	7f92      	ldrb	r2, [r2, #30]
 8001e40:	2a00      	cmp	r2, #0
 8001e42:	d102      	bne.n	8001e4a <ETH_SetMACConfig+0x92>
 8001e44:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e48:	e000      	b.n	8001e4c <ETH_SetMACConfig+0x94>
 8001e4a:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8001e4c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	7fdb      	ldrb	r3, [r3, #31]
 8001e52:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8001e54:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8001e56:	683a      	ldr	r2, [r7, #0]
 8001e58:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001e5c:	2a00      	cmp	r2, #0
 8001e5e:	d102      	bne.n	8001e66 <ETH_SetMACConfig+0xae>
 8001e60:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e64:	e000      	b.n	8001e68 <ETH_SetMACConfig+0xb0>
 8001e66:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8001e68:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8001e6e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001e76:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8001e78:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	4b56      	ldr	r3, [pc, #344]	@ (8001fe4 <ETH_SetMACConfig+0x22c>)
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	687a      	ldr	r2, [r7, #4]
 8001e8e:	6812      	ldr	r2, [r2, #0]
 8001e90:	68f9      	ldr	r1, [r7, #12]
 8001e92:	430b      	orrs	r3, r1
 8001e94:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e9a:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001ea2:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001ea4:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001eac:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8001eae:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8001eb6:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001eb8:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8001eba:	683a      	ldr	r2, [r7, #0]
 8001ebc:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8001ec0:	2a00      	cmp	r2, #0
 8001ec2:	d102      	bne.n	8001eca <ETH_SetMACConfig+0x112>
 8001ec4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001ec8:	e000      	b.n	8001ecc <ETH_SetMACConfig+0x114>
 8001eca:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8001ecc:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	685a      	ldr	r2, [r3, #4]
 8001edc:	4b42      	ldr	r3, [pc, #264]	@ (8001fe8 <ETH_SetMACConfig+0x230>)
 8001ede:	4013      	ands	r3, r2
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	6812      	ldr	r2, [r2, #0]
 8001ee4:	68f9      	ldr	r1, [r7, #12]
 8001ee6:	430b      	orrs	r3, r1
 8001ee8:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001ef0:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	68da      	ldr	r2, [r3, #12]
 8001f00:	4b3a      	ldr	r3, [pc, #232]	@ (8001fec <ETH_SetMACConfig+0x234>)
 8001f02:	4013      	ands	r3, r2
 8001f04:	687a      	ldr	r2, [r7, #4]
 8001f06:	6812      	ldr	r2, [r2, #0]
 8001f08:	68f9      	ldr	r1, [r7, #12]
 8001f0a:	430b      	orrs	r3, r1
 8001f0c:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001f14:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001f1a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8001f1c:	683a      	ldr	r2, [r7, #0]
 8001f1e:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8001f22:	2a00      	cmp	r2, #0
 8001f24:	d101      	bne.n	8001f2a <ETH_SetMACConfig+0x172>
 8001f26:	2280      	movs	r2, #128	@ 0x80
 8001f28:	e000      	b.n	8001f2c <ETH_SetMACConfig+0x174>
 8001f2a:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8001f2c:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f32:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001f34:	4313      	orrs	r3, r2
 8001f36:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001f3e:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 8001f42:	4013      	ands	r3, r2
 8001f44:	687a      	ldr	r2, [r7, #4]
 8001f46:	6812      	ldr	r2, [r2, #0]
 8001f48:	68f9      	ldr	r1, [r7, #12]
 8001f4a:	430b      	orrs	r3, r1
 8001f4c:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8001f54:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8001f5c:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f6a:	f023 0103 	bic.w	r1, r3, #3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	68fa      	ldr	r2, [r7, #12]
 8001f74:	430a      	orrs	r2, r1
 8001f76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8001f82:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	430a      	orrs	r2, r1
 8001f90:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001f98:	683a      	ldr	r2, [r7, #0]
 8001f9a:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 8001f9e:	2a00      	cmp	r2, #0
 8001fa0:	d101      	bne.n	8001fa6 <ETH_SetMACConfig+0x1ee>
 8001fa2:	2240      	movs	r2, #64	@ 0x40
 8001fa4:	e000      	b.n	8001fa8 <ETH_SetMACConfig+0x1f0>
 8001fa6:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8001fa8:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8001fb0:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001fb2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8001fba:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8001fc8:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	68fa      	ldr	r2, [r7, #12]
 8001fd2:	430a      	orrs	r2, r1
 8001fd4:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 8001fd8:	bf00      	nop
 8001fda:	3714      	adds	r7, #20
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr
 8001fe4:	00048083 	.word	0x00048083
 8001fe8:	c0f88000 	.word	0xc0f88000
 8001fec:	fffffef0 	.word	0xfffffef0

08001ff0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b085      	sub	sp, #20
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	4b38      	ldr	r3, [pc, #224]	@ (80020e8 <ETH_SetDMAConfig+0xf8>)
 8002006:	4013      	ands	r3, r2
 8002008:	683a      	ldr	r2, [r7, #0]
 800200a:	6811      	ldr	r1, [r2, #0]
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	6812      	ldr	r2, [r2, #0]
 8002010:	430b      	orrs	r3, r1
 8002012:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002016:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	791b      	ldrb	r3, [r3, #4]
 800201c:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002022:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	7b1b      	ldrb	r3, [r3, #12]
 8002028:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800202a:	4313      	orrs	r3, r2
 800202c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002036:	685a      	ldr	r2, [r3, #4]
 8002038:	4b2c      	ldr	r3, [pc, #176]	@ (80020ec <ETH_SetDMAConfig+0xfc>)
 800203a:	4013      	ands	r3, r2
 800203c:	687a      	ldr	r2, [r7, #4]
 800203e:	6812      	ldr	r2, [r2, #0]
 8002040:	68f9      	ldr	r1, [r7, #12]
 8002042:	430b      	orrs	r3, r1
 8002044:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002048:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	7b5b      	ldrb	r3, [r3, #13]
 800204e:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8002054:	4313      	orrs	r3, r2
 8002056:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002060:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8002064:	4b22      	ldr	r3, [pc, #136]	@ (80020f0 <ETH_SetDMAConfig+0x100>)
 8002066:	4013      	ands	r3, r2
 8002068:	687a      	ldr	r2, [r7, #4]
 800206a:	6812      	ldr	r2, [r2, #0]
 800206c:	68f9      	ldr	r1, [r7, #12]
 800206e:	430b      	orrs	r3, r1
 8002070:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002074:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	7d1b      	ldrb	r3, [r3, #20]
 8002080:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8002082:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	7f5b      	ldrb	r3, [r3, #29]
 8002088:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 800208a:	4313      	orrs	r3, r2
 800208c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002096:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 800209a:	4b16      	ldr	r3, [pc, #88]	@ (80020f4 <ETH_SetDMAConfig+0x104>)
 800209c:	4013      	ands	r3, r2
 800209e:	687a      	ldr	r2, [r7, #4]
 80020a0:	6812      	ldr	r2, [r2, #0]
 80020a2:	68f9      	ldr	r1, [r7, #12]
 80020a4:	430b      	orrs	r3, r1
 80020a6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80020aa:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	7f1b      	ldrb	r3, [r3, #28]
 80020b2:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80020b8:	4313      	orrs	r3, r2
 80020ba:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80020c4:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 80020c8:	4b0b      	ldr	r3, [pc, #44]	@ (80020f8 <ETH_SetDMAConfig+0x108>)
 80020ca:	4013      	ands	r3, r2
 80020cc:	687a      	ldr	r2, [r7, #4]
 80020ce:	6812      	ldr	r2, [r2, #0]
 80020d0:	68f9      	ldr	r1, [r7, #12]
 80020d2:	430b      	orrs	r3, r1
 80020d4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80020d8:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 80020dc:	bf00      	nop
 80020de:	3714      	adds	r7, #20
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr
 80020e8:	ffff87fd 	.word	0xffff87fd
 80020ec:	ffff2ffe 	.word	0xffff2ffe
 80020f0:	fffec000 	.word	0xfffec000
 80020f4:	ffc0efef 	.word	0xffc0efef
 80020f8:	7fc0ffff 	.word	0x7fc0ffff

080020fc <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b0a4      	sub	sp, #144	@ 0x90
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8002104:	2301      	movs	r3, #1
 8002106:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800210a:	2300      	movs	r3, #0
 800210c:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 800210e:	2300      	movs	r3, #0
 8002110:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002114:	2300      	movs	r3, #0
 8002116:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 800211a:	2301      	movs	r3, #1
 800211c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8002120:	2301      	movs	r3, #1
 8002122:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8002126:	2301      	movs	r3, #1
 8002128:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 800212c:	2300      	movs	r3, #0
 800212e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8002132:	2301      	movs	r3, #1
 8002134:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002138:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800213c:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 800213e:	2300      	movs	r3, #0
 8002140:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8002144:	2300      	movs	r3, #0
 8002146:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8002148:	2300      	movs	r3, #0
 800214a:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 800214e:	2300      	movs	r3, #0
 8002150:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8002154:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8002158:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 800215a:	2300      	movs	r3, #0
 800215c:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8002160:	2300      	movs	r3, #0
 8002162:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 8002164:	2301      	movs	r3, #1
 8002166:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 800216a:	2300      	movs	r3, #0
 800216c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8002170:	2300      	movs	r3, #0
 8002172:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8002176:	2300      	movs	r3, #0
 8002178:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 800217a:	2300      	movs	r3, #0
 800217c:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 800217e:	2300      	movs	r3, #0
 8002180:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8002182:	2300      	movs	r3, #0
 8002184:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002188:	2300      	movs	r3, #0
 800218a:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 800218e:	2301      	movs	r3, #1
 8002190:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8002194:	2320      	movs	r3, #32
 8002196:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 800219a:	2301      	movs	r3, #1
 800219c:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 80021a0:	2300      	movs	r3, #0
 80021a2:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80021a6:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 80021aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 80021ac:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80021b0:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 80021b2:	2300      	movs	r3, #0
 80021b4:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 80021b8:	2302      	movs	r3, #2
 80021ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 80021be:	2300      	movs	r3, #0
 80021c0:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80021c4:	2300      	movs	r3, #0
 80021c6:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 80021ca:	2300      	movs	r3, #0
 80021cc:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 80021d0:	2301      	movs	r3, #1
 80021d2:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 80021d6:	2300      	movs	r3, #0
 80021d8:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 80021da:	2301      	movs	r3, #1
 80021dc:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80021e0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80021e4:	4619      	mov	r1, r3
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f7ff fde6 	bl	8001db8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80021ec:	2301      	movs	r3, #1
 80021ee:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80021f0:	2301      	movs	r3, #1
 80021f2:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 80021f4:	2300      	movs	r3, #0
 80021f6:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 80021f8:	2300      	movs	r3, #0
 80021fa:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 80021fe:	2300      	movs	r3, #0
 8002200:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8002202:	2300      	movs	r3, #0
 8002204:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002206:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800220a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 800220c:	2300      	movs	r3, #0
 800220e:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002210:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002214:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8002216:	2300      	movs	r3, #0
 8002218:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 800221c:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8002220:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002222:	f107 0308 	add.w	r3, r7, #8
 8002226:	4619      	mov	r1, r3
 8002228:	6878      	ldr	r0, [r7, #4]
 800222a:	f7ff fee1 	bl	8001ff0 <ETH_SetDMAConfig>
}
 800222e:	bf00      	nop
 8002230:	3790      	adds	r7, #144	@ 0x90
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}

08002236 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002236:	b480      	push	{r7}
 8002238:	b085      	sub	sp, #20
 800223a:	af00      	add	r7, sp, #0
 800223c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800223e:	2300      	movs	r3, #0
 8002240:	60fb      	str	r3, [r7, #12]
 8002242:	e01d      	b.n	8002280 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	68d9      	ldr	r1, [r3, #12]
 8002248:	68fa      	ldr	r2, [r7, #12]
 800224a:	4613      	mov	r3, r2
 800224c:	005b      	lsls	r3, r3, #1
 800224e:	4413      	add	r3, r2
 8002250:	00db      	lsls	r3, r3, #3
 8002252:	440b      	add	r3, r1
 8002254:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	2200      	movs	r2, #0
 800225a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	2200      	movs	r2, #0
 8002260:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	2200      	movs	r2, #0
 8002266:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	2200      	movs	r2, #0
 800226c:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800226e:	68b9      	ldr	r1, [r7, #8]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	68fa      	ldr	r2, [r7, #12]
 8002274:	3206      	adds	r2, #6
 8002276:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	3301      	adds	r3, #1
 800227e:	60fb      	str	r3, [r7, #12]
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	2b03      	cmp	r3, #3
 8002284:	d9de      	bls.n	8002244 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2200      	movs	r2, #0
 800228a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002294:	461a      	mov	r2, r3
 8002296:	2303      	movs	r3, #3
 8002298:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	68da      	ldr	r2, [r3, #12]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80022a8:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	68da      	ldr	r2, [r3, #12]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80022b8:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 80022bc:	bf00      	nop
 80022be:	3714      	adds	r7, #20
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b085      	sub	sp, #20
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80022d0:	2300      	movs	r3, #0
 80022d2:	60fb      	str	r3, [r7, #12]
 80022d4:	e023      	b.n	800231e <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6919      	ldr	r1, [r3, #16]
 80022da:	68fa      	ldr	r2, [r7, #12]
 80022dc:	4613      	mov	r3, r2
 80022de:	005b      	lsls	r3, r3, #1
 80022e0:	4413      	add	r3, r2
 80022e2:	00db      	lsls	r3, r3, #3
 80022e4:	440b      	add	r3, r1
 80022e6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	2200      	movs	r2, #0
 80022ec:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	2200      	movs	r2, #0
 80022f2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	2200      	movs	r2, #0
 80022f8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	2200      	movs	r2, #0
 80022fe:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	2200      	movs	r2, #0
 8002304:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	2200      	movs	r2, #0
 800230a:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800230c:	68b9      	ldr	r1, [r7, #8]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	68fa      	ldr	r2, [r7, #12]
 8002312:	3212      	adds	r2, #18
 8002314:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	3301      	adds	r3, #1
 800231c:	60fb      	str	r3, [r7, #12]
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2b03      	cmp	r3, #3
 8002322:	d9d8      	bls.n	80022d6 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2200      	movs	r2, #0
 8002328:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2200      	movs	r2, #0
 800233a:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2200      	movs	r2, #0
 8002340:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800234a:	461a      	mov	r2, r3
 800234c:	2303      	movs	r3, #3
 800234e:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	691a      	ldr	r2, [r3, #16]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800235e:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	691b      	ldr	r3, [r3, #16]
 8002366:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002372:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 8002376:	bf00      	nop
 8002378:	3714      	adds	r7, #20
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr
	...

08002384 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b098      	sub	sp, #96	@ 0x60
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 800238c:	4a84      	ldr	r2, [pc, #528]	@ (80025a0 <HAL_FDCAN_Init+0x21c>)
 800238e:	f107 030c 	add.w	r3, r7, #12
 8002392:	4611      	mov	r1, r2
 8002394:	224c      	movs	r2, #76	@ 0x4c
 8002396:	4618      	mov	r0, r3
 8002398:	f004 fe64 	bl	8007064 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d101      	bne.n	80023a6 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e1c6      	b.n	8002734 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a7e      	ldr	r2, [pc, #504]	@ (80025a4 <HAL_FDCAN_Init+0x220>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d106      	bne.n	80023be <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80023b8:	461a      	mov	r2, r3
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d106      	bne.n	80023d8 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f7fe fcee 	bl	8000db4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	699a      	ldr	r2, [r3, #24]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f022 0210 	bic.w	r2, r2, #16
 80023e6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80023e8:	f7ff f8b4 	bl	8001554 <HAL_GetTick>
 80023ec:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80023ee:	e014      	b.n	800241a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80023f0:	f7ff f8b0 	bl	8001554 <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	2b0a      	cmp	r3, #10
 80023fc:	d90d      	bls.n	800241a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002404:	f043 0201 	orr.w	r2, r3, #1
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2203      	movs	r2, #3
 8002412:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e18c      	b.n	8002734 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	699b      	ldr	r3, [r3, #24]
 8002420:	f003 0308 	and.w	r3, r3, #8
 8002424:	2b08      	cmp	r3, #8
 8002426:	d0e3      	beq.n	80023f0 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	699a      	ldr	r2, [r3, #24]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f042 0201 	orr.w	r2, r2, #1
 8002436:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002438:	f7ff f88c 	bl	8001554 <HAL_GetTick>
 800243c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800243e:	e014      	b.n	800246a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002440:	f7ff f888 	bl	8001554 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	2b0a      	cmp	r3, #10
 800244c:	d90d      	bls.n	800246a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002454:	f043 0201 	orr.w	r2, r3, #1
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2203      	movs	r2, #3
 8002462:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	e164      	b.n	8002734 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	699b      	ldr	r3, [r3, #24]
 8002470:	f003 0301 	and.w	r3, r3, #1
 8002474:	2b00      	cmp	r3, #0
 8002476:	d0e3      	beq.n	8002440 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	699a      	ldr	r2, [r3, #24]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f042 0202 	orr.w	r2, r2, #2
 8002486:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	7c1b      	ldrb	r3, [r3, #16]
 800248c:	2b01      	cmp	r3, #1
 800248e:	d108      	bne.n	80024a2 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	699a      	ldr	r2, [r3, #24]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800249e:	619a      	str	r2, [r3, #24]
 80024a0:	e007      	b.n	80024b2 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	699a      	ldr	r2, [r3, #24]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80024b0:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	7c5b      	ldrb	r3, [r3, #17]
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d108      	bne.n	80024cc <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	699a      	ldr	r2, [r3, #24]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80024c8:	619a      	str	r2, [r3, #24]
 80024ca:	e007      	b.n	80024dc <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	699a      	ldr	r2, [r3, #24]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80024da:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	7c9b      	ldrb	r3, [r3, #18]
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d108      	bne.n	80024f6 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	699a      	ldr	r2, [r3, #24]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80024f2:	619a      	str	r2, [r3, #24]
 80024f4:	e007      	b.n	8002506 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	699a      	ldr	r2, [r3, #24]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002504:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	699b      	ldr	r3, [r3, #24]
 800250c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	689a      	ldr	r2, [r3, #8]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	430a      	orrs	r2, r1
 800251a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	699a      	ldr	r2, [r3, #24]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800252a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	691a      	ldr	r2, [r3, #16]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f022 0210 	bic.w	r2, r2, #16
 800253a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	2b01      	cmp	r3, #1
 8002542:	d108      	bne.n	8002556 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	699a      	ldr	r2, [r3, #24]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f042 0204 	orr.w	r2, r2, #4
 8002552:	619a      	str	r2, [r3, #24]
 8002554:	e030      	b.n	80025b8 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d02c      	beq.n	80025b8 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	2b02      	cmp	r3, #2
 8002564:	d020      	beq.n	80025a8 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	699a      	ldr	r2, [r3, #24]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002574:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	691a      	ldr	r2, [r3, #16]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f042 0210 	orr.w	r2, r2, #16
 8002584:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	68db      	ldr	r3, [r3, #12]
 800258a:	2b03      	cmp	r3, #3
 800258c:	d114      	bne.n	80025b8 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	699a      	ldr	r2, [r3, #24]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f042 0220 	orr.w	r2, r2, #32
 800259c:	619a      	str	r2, [r3, #24]
 800259e:	e00b      	b.n	80025b8 <HAL_FDCAN_Init+0x234>
 80025a0:	08007098 	.word	0x08007098
 80025a4:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	699a      	ldr	r2, [r3, #24]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f042 0220 	orr.w	r2, r2, #32
 80025b6:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	699b      	ldr	r3, [r3, #24]
 80025bc:	3b01      	subs	r3, #1
 80025be:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	69db      	ldr	r3, [r3, #28]
 80025c4:	3b01      	subs	r3, #1
 80025c6:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80025c8:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6a1b      	ldr	r3, [r3, #32]
 80025ce:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80025d0:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	695b      	ldr	r3, [r3, #20]
 80025d8:	3b01      	subs	r3, #1
 80025da:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80025e0:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80025e2:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80025ec:	d115      	bne.n	800261a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025f2:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025f8:	3b01      	subs	r3, #1
 80025fa:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80025fc:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002602:	3b01      	subs	r3, #1
 8002604:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002606:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800260e:	3b01      	subs	r3, #1
 8002610:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002616:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002618:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800261e:	2b00      	cmp	r3, #0
 8002620:	d00a      	beq.n	8002638 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	430a      	orrs	r2, r1
 8002634:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002640:	4413      	add	r3, r2
 8002642:	2b00      	cmp	r3, #0
 8002644:	d011      	beq.n	800266a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800264e:	f023 0107 	bic.w	r1, r3, #7
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	3360      	adds	r3, #96	@ 0x60
 800265a:	443b      	add	r3, r7
 800265c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	430a      	orrs	r2, r1
 8002666:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800266e:	2b00      	cmp	r3, #0
 8002670:	d011      	beq.n	8002696 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800267a:	f023 0107 	bic.w	r1, r3, #7
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	3360      	adds	r3, #96	@ 0x60
 8002686:	443b      	add	r3, r7
 8002688:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	430a      	orrs	r2, r1
 8002692:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800269a:	2b00      	cmp	r3, #0
 800269c:	d012      	beq.n	80026c4 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80026a6:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	3360      	adds	r3, #96	@ 0x60
 80026b2:	443b      	add	r3, r7
 80026b4:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80026b8:	011a      	lsls	r2, r3, #4
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	430a      	orrs	r2, r1
 80026c0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d012      	beq.n	80026f2 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80026d4:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	3360      	adds	r3, #96	@ 0x60
 80026e0:	443b      	add	r3, r7
 80026e2:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80026e6:	021a      	lsls	r2, r3, #8
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	430a      	orrs	r2, r1
 80026ee:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a11      	ldr	r2, [pc, #68]	@ (800273c <HAL_FDCAN_Init+0x3b8>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d107      	bne.n	800270c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	689a      	ldr	r2, [r3, #8]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f022 0203 	bic.w	r2, r2, #3
 800270a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2200      	movs	r2, #0
 8002710:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2200      	movs	r2, #0
 8002718:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2201      	movs	r2, #1
 8002720:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	f000 f80b 	bl	8002740 <FDCAN_CalcultateRamBlockAddresses>
 800272a:	4603      	mov	r3, r0
 800272c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8002730:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8002734:	4618      	mov	r0, r3
 8002736:	3760      	adds	r7, #96	@ 0x60
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}
 800273c:	4000a000 	.word	0x4000a000

08002740 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002740:	b480      	push	{r7}
 8002742:	b085      	sub	sp, #20
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800274c:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8002756:	4ba7      	ldr	r3, [pc, #668]	@ (80029f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002758:	4013      	ands	r3, r2
 800275a:	68ba      	ldr	r2, [r7, #8]
 800275c:	0091      	lsls	r1, r2, #2
 800275e:	687a      	ldr	r2, [r7, #4]
 8002760:	6812      	ldr	r2, [r2, #0]
 8002762:	430b      	orrs	r3, r1
 8002764:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002770:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002778:	041a      	lsls	r2, r3, #16
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	430a      	orrs	r2, r1
 8002780:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002788:	68ba      	ldr	r2, [r7, #8]
 800278a:	4413      	add	r3, r2
 800278c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002796:	4b97      	ldr	r3, [pc, #604]	@ (80029f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002798:	4013      	ands	r3, r2
 800279a:	68ba      	ldr	r2, [r7, #8]
 800279c:	0091      	lsls	r1, r2, #2
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	6812      	ldr	r2, [r2, #0]
 80027a2:	430b      	orrs	r3, r1
 80027a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027b0:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027b8:	041a      	lsls	r2, r3, #16
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	430a      	orrs	r2, r1
 80027c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	68ba      	ldr	r2, [r7, #8]
 80027cc:	4413      	add	r3, r2
 80027ce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80027d8:	4b86      	ldr	r3, [pc, #536]	@ (80029f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80027da:	4013      	ands	r3, r2
 80027dc:	68ba      	ldr	r2, [r7, #8]
 80027de:	0091      	lsls	r1, r2, #2
 80027e0:	687a      	ldr	r2, [r7, #4]
 80027e2:	6812      	ldr	r2, [r2, #0]
 80027e4:	430b      	orrs	r3, r1
 80027e6:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80027f2:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fa:	041a      	lsls	r2, r3, #16
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	430a      	orrs	r2, r1
 8002802:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800280a:	687a      	ldr	r2, [r7, #4]
 800280c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800280e:	fb02 f303 	mul.w	r3, r2, r3
 8002812:	68ba      	ldr	r2, [r7, #8]
 8002814:	4413      	add	r3, r2
 8002816:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002820:	4b74      	ldr	r3, [pc, #464]	@ (80029f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002822:	4013      	ands	r3, r2
 8002824:	68ba      	ldr	r2, [r7, #8]
 8002826:	0091      	lsls	r1, r2, #2
 8002828:	687a      	ldr	r2, [r7, #4]
 800282a:	6812      	ldr	r2, [r2, #0]
 800282c:	430b      	orrs	r3, r1
 800282e:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800283a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002842:	041a      	lsls	r2, r3, #16
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	430a      	orrs	r2, r1
 800284a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002856:	fb02 f303 	mul.w	r3, r2, r3
 800285a:	68ba      	ldr	r2, [r7, #8]
 800285c:	4413      	add	r3, r2
 800285e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8002868:	4b62      	ldr	r3, [pc, #392]	@ (80029f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800286a:	4013      	ands	r3, r2
 800286c:	68ba      	ldr	r2, [r7, #8]
 800286e:	0091      	lsls	r1, r2, #2
 8002870:	687a      	ldr	r2, [r7, #4]
 8002872:	6812      	ldr	r2, [r2, #0]
 8002874:	430b      	orrs	r3, r1
 8002876:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800287e:	687a      	ldr	r2, [r7, #4]
 8002880:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002882:	fb02 f303 	mul.w	r3, r2, r3
 8002886:	68ba      	ldr	r2, [r7, #8]
 8002888:	4413      	add	r3, r2
 800288a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8002894:	4b57      	ldr	r3, [pc, #348]	@ (80029f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002896:	4013      	ands	r3, r2
 8002898:	68ba      	ldr	r2, [r7, #8]
 800289a:	0091      	lsls	r1, r2, #2
 800289c:	687a      	ldr	r2, [r7, #4]
 800289e:	6812      	ldr	r2, [r2, #0]
 80028a0:	430b      	orrs	r3, r1
 80028a2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028ae:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028b6:	041a      	lsls	r2, r3, #16
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	430a      	orrs	r2, r1
 80028be:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028c6:	005b      	lsls	r3, r3, #1
 80028c8:	68ba      	ldr	r2, [r7, #8]
 80028ca:	4413      	add	r3, r2
 80028cc:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80028d6:	4b47      	ldr	r3, [pc, #284]	@ (80029f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80028d8:	4013      	ands	r3, r2
 80028da:	68ba      	ldr	r2, [r7, #8]
 80028dc:	0091      	lsls	r1, r2, #2
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	6812      	ldr	r2, [r2, #0]
 80028e2:	430b      	orrs	r3, r1
 80028e4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80028f0:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028f8:	041a      	lsls	r2, r3, #16
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	430a      	orrs	r2, r1
 8002900:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800290c:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002914:	061a      	lsls	r2, r3, #24
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	430a      	orrs	r2, r1
 800291c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002924:	4b34      	ldr	r3, [pc, #208]	@ (80029f8 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8002926:	4413      	add	r3, r2
 8002928:	009a      	lsls	r2, r3, #2
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	441a      	add	r2, r3
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002946:	00db      	lsls	r3, r3, #3
 8002948:	441a      	add	r2, r3
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002956:	6879      	ldr	r1, [r7, #4]
 8002958:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800295a:	fb01 f303 	mul.w	r3, r1, r3
 800295e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8002960:	441a      	add	r2, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800296e:	6879      	ldr	r1, [r7, #4]
 8002970:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8002972:	fb01 f303 	mul.w	r3, r1, r3
 8002976:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002978:	441a      	add	r2, r3
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002986:	6879      	ldr	r1, [r7, #4]
 8002988:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800298a:	fb01 f303 	mul.w	r3, r1, r3
 800298e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8002990:	441a      	add	r2, r3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029a2:	00db      	lsls	r3, r3, #3
 80029a4:	441a      	add	r2, r3
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029b6:	6879      	ldr	r1, [r7, #4]
 80029b8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80029ba:	fb01 f303 	mul.w	r3, r1, r3
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	441a      	add	r2, r3
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029d2:	6879      	ldr	r1, [r7, #4]
 80029d4:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80029d6:	fb01 f303 	mul.w	r3, r1, r3
 80029da:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80029dc:	441a      	add	r2, r3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029ea:	4a04      	ldr	r2, [pc, #16]	@ (80029fc <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d915      	bls.n	8002a1c <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80029f0:	e006      	b.n	8002a00 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80029f2:	bf00      	nop
 80029f4:	ffff0003 	.word	0xffff0003
 80029f8:	10002b00 	.word	0x10002b00
 80029fc:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002a06:	f043 0220 	orr.w	r2, r3, #32
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2203      	movs	r2, #3
 8002a14:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e010      	b.n	8002a3e <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a20:	60fb      	str	r3, [r7, #12]
 8002a22:	e005      	b.n	8002a30 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2200      	movs	r2, #0
 8002a28:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	3304      	adds	r3, #4
 8002a2e:	60fb      	str	r3, [r7, #12]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a36:	68fa      	ldr	r2, [r7, #12]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d3f3      	bcc.n	8002a24 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8002a3c:	2300      	movs	r3, #0
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3714      	adds	r7, #20
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop

08002a4c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b089      	sub	sp, #36	@ 0x24
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
 8002a54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002a56:	2300      	movs	r3, #0
 8002a58:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002a5a:	4b89      	ldr	r3, [pc, #548]	@ (8002c80 <HAL_GPIO_Init+0x234>)
 8002a5c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002a5e:	e194      	b.n	8002d8a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	2101      	movs	r1, #1
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	fa01 f303 	lsl.w	r3, r1, r3
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	f000 8186 	beq.w	8002d84 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f003 0303 	and.w	r3, r3, #3
 8002a80:	2b01      	cmp	r3, #1
 8002a82:	d005      	beq.n	8002a90 <HAL_GPIO_Init+0x44>
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f003 0303 	and.w	r3, r3, #3
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d130      	bne.n	8002af2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	005b      	lsls	r3, r3, #1
 8002a9a:	2203      	movs	r2, #3
 8002a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa0:	43db      	mvns	r3, r3
 8002aa2:	69ba      	ldr	r2, [r7, #24]
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	68da      	ldr	r2, [r3, #12]
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	005b      	lsls	r3, r3, #1
 8002ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab4:	69ba      	ldr	r2, [r7, #24]
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	69ba      	ldr	r2, [r7, #24]
 8002abe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	69fb      	ldr	r3, [r7, #28]
 8002aca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ace:	43db      	mvns	r3, r3
 8002ad0:	69ba      	ldr	r2, [r7, #24]
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	091b      	lsrs	r3, r3, #4
 8002adc:	f003 0201 	and.w	r2, r3, #1
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae6:	69ba      	ldr	r2, [r7, #24]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	69ba      	ldr	r2, [r7, #24]
 8002af0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f003 0303 	and.w	r3, r3, #3
 8002afa:	2b03      	cmp	r3, #3
 8002afc:	d017      	beq.n	8002b2e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	005b      	lsls	r3, r3, #1
 8002b08:	2203      	movs	r2, #3
 8002b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0e:	43db      	mvns	r3, r3
 8002b10:	69ba      	ldr	r2, [r7, #24]
 8002b12:	4013      	ands	r3, r2
 8002b14:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	689a      	ldr	r2, [r3, #8]
 8002b1a:	69fb      	ldr	r3, [r7, #28]
 8002b1c:	005b      	lsls	r3, r3, #1
 8002b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b22:	69ba      	ldr	r2, [r7, #24]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	69ba      	ldr	r2, [r7, #24]
 8002b2c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	f003 0303 	and.w	r3, r3, #3
 8002b36:	2b02      	cmp	r3, #2
 8002b38:	d123      	bne.n	8002b82 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	08da      	lsrs	r2, r3, #3
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	3208      	adds	r2, #8
 8002b42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002b48:	69fb      	ldr	r3, [r7, #28]
 8002b4a:	f003 0307 	and.w	r3, r3, #7
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	220f      	movs	r2, #15
 8002b52:	fa02 f303 	lsl.w	r3, r2, r3
 8002b56:	43db      	mvns	r3, r3
 8002b58:	69ba      	ldr	r2, [r7, #24]
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	691a      	ldr	r2, [r3, #16]
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	f003 0307 	and.w	r3, r3, #7
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6e:	69ba      	ldr	r2, [r7, #24]
 8002b70:	4313      	orrs	r3, r2
 8002b72:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	08da      	lsrs	r2, r3, #3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	3208      	adds	r2, #8
 8002b7c:	69b9      	ldr	r1, [r7, #24]
 8002b7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	005b      	lsls	r3, r3, #1
 8002b8c:	2203      	movs	r2, #3
 8002b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b92:	43db      	mvns	r3, r3
 8002b94:	69ba      	ldr	r2, [r7, #24]
 8002b96:	4013      	ands	r3, r2
 8002b98:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f003 0203 	and.w	r2, r3, #3
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	005b      	lsls	r3, r3, #1
 8002ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8002baa:	69ba      	ldr	r2, [r7, #24]
 8002bac:	4313      	orrs	r3, r2
 8002bae:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	69ba      	ldr	r2, [r7, #24]
 8002bb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	f000 80e0 	beq.w	8002d84 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bc4:	4b2f      	ldr	r3, [pc, #188]	@ (8002c84 <HAL_GPIO_Init+0x238>)
 8002bc6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002bca:	4a2e      	ldr	r2, [pc, #184]	@ (8002c84 <HAL_GPIO_Init+0x238>)
 8002bcc:	f043 0302 	orr.w	r3, r3, #2
 8002bd0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002bd4:	4b2b      	ldr	r3, [pc, #172]	@ (8002c84 <HAL_GPIO_Init+0x238>)
 8002bd6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002bda:	f003 0302 	and.w	r3, r3, #2
 8002bde:	60fb      	str	r3, [r7, #12]
 8002be0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002be2:	4a29      	ldr	r2, [pc, #164]	@ (8002c88 <HAL_GPIO_Init+0x23c>)
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	089b      	lsrs	r3, r3, #2
 8002be8:	3302      	adds	r3, #2
 8002bea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	f003 0303 	and.w	r3, r3, #3
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	220f      	movs	r2, #15
 8002bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfe:	43db      	mvns	r3, r3
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	4013      	ands	r3, r2
 8002c04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	4a20      	ldr	r2, [pc, #128]	@ (8002c8c <HAL_GPIO_Init+0x240>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d052      	beq.n	8002cb4 <HAL_GPIO_Init+0x268>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	4a1f      	ldr	r2, [pc, #124]	@ (8002c90 <HAL_GPIO_Init+0x244>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d031      	beq.n	8002c7a <HAL_GPIO_Init+0x22e>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4a1e      	ldr	r2, [pc, #120]	@ (8002c94 <HAL_GPIO_Init+0x248>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d02b      	beq.n	8002c76 <HAL_GPIO_Init+0x22a>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4a1d      	ldr	r2, [pc, #116]	@ (8002c98 <HAL_GPIO_Init+0x24c>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d025      	beq.n	8002c72 <HAL_GPIO_Init+0x226>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4a1c      	ldr	r2, [pc, #112]	@ (8002c9c <HAL_GPIO_Init+0x250>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d01f      	beq.n	8002c6e <HAL_GPIO_Init+0x222>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	4a1b      	ldr	r2, [pc, #108]	@ (8002ca0 <HAL_GPIO_Init+0x254>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d019      	beq.n	8002c6a <HAL_GPIO_Init+0x21e>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4a1a      	ldr	r2, [pc, #104]	@ (8002ca4 <HAL_GPIO_Init+0x258>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d013      	beq.n	8002c66 <HAL_GPIO_Init+0x21a>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a19      	ldr	r2, [pc, #100]	@ (8002ca8 <HAL_GPIO_Init+0x25c>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d00d      	beq.n	8002c62 <HAL_GPIO_Init+0x216>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a18      	ldr	r2, [pc, #96]	@ (8002cac <HAL_GPIO_Init+0x260>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d007      	beq.n	8002c5e <HAL_GPIO_Init+0x212>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4a17      	ldr	r2, [pc, #92]	@ (8002cb0 <HAL_GPIO_Init+0x264>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d101      	bne.n	8002c5a <HAL_GPIO_Init+0x20e>
 8002c56:	2309      	movs	r3, #9
 8002c58:	e02d      	b.n	8002cb6 <HAL_GPIO_Init+0x26a>
 8002c5a:	230a      	movs	r3, #10
 8002c5c:	e02b      	b.n	8002cb6 <HAL_GPIO_Init+0x26a>
 8002c5e:	2308      	movs	r3, #8
 8002c60:	e029      	b.n	8002cb6 <HAL_GPIO_Init+0x26a>
 8002c62:	2307      	movs	r3, #7
 8002c64:	e027      	b.n	8002cb6 <HAL_GPIO_Init+0x26a>
 8002c66:	2306      	movs	r3, #6
 8002c68:	e025      	b.n	8002cb6 <HAL_GPIO_Init+0x26a>
 8002c6a:	2305      	movs	r3, #5
 8002c6c:	e023      	b.n	8002cb6 <HAL_GPIO_Init+0x26a>
 8002c6e:	2304      	movs	r3, #4
 8002c70:	e021      	b.n	8002cb6 <HAL_GPIO_Init+0x26a>
 8002c72:	2303      	movs	r3, #3
 8002c74:	e01f      	b.n	8002cb6 <HAL_GPIO_Init+0x26a>
 8002c76:	2302      	movs	r3, #2
 8002c78:	e01d      	b.n	8002cb6 <HAL_GPIO_Init+0x26a>
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e01b      	b.n	8002cb6 <HAL_GPIO_Init+0x26a>
 8002c7e:	bf00      	nop
 8002c80:	58000080 	.word	0x58000080
 8002c84:	58024400 	.word	0x58024400
 8002c88:	58000400 	.word	0x58000400
 8002c8c:	58020000 	.word	0x58020000
 8002c90:	58020400 	.word	0x58020400
 8002c94:	58020800 	.word	0x58020800
 8002c98:	58020c00 	.word	0x58020c00
 8002c9c:	58021000 	.word	0x58021000
 8002ca0:	58021400 	.word	0x58021400
 8002ca4:	58021800 	.word	0x58021800
 8002ca8:	58021c00 	.word	0x58021c00
 8002cac:	58022000 	.word	0x58022000
 8002cb0:	58022400 	.word	0x58022400
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	69fa      	ldr	r2, [r7, #28]
 8002cb8:	f002 0203 	and.w	r2, r2, #3
 8002cbc:	0092      	lsls	r2, r2, #2
 8002cbe:	4093      	lsls	r3, r2
 8002cc0:	69ba      	ldr	r2, [r7, #24]
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002cc6:	4938      	ldr	r1, [pc, #224]	@ (8002da8 <HAL_GPIO_Init+0x35c>)
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	089b      	lsrs	r3, r3, #2
 8002ccc:	3302      	adds	r3, #2
 8002cce:	69ba      	ldr	r2, [r7, #24]
 8002cd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002cd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	43db      	mvns	r3, r3
 8002ce0:	69ba      	ldr	r2, [r7, #24]
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d003      	beq.n	8002cfa <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002cf2:	69ba      	ldr	r2, [r7, #24]
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002cfa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002cfe:	69bb      	ldr	r3, [r7, #24]
 8002d00:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002d02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	43db      	mvns	r3, r3
 8002d0e:	69ba      	ldr	r2, [r7, #24]
 8002d10:	4013      	ands	r3, r2
 8002d12:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d003      	beq.n	8002d28 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002d20:	69ba      	ldr	r2, [r7, #24]
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002d28:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d2c:	69bb      	ldr	r3, [r7, #24]
 8002d2e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	43db      	mvns	r3, r3
 8002d3a:	69ba      	ldr	r2, [r7, #24]
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d003      	beq.n	8002d54 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002d4c:	69ba      	ldr	r2, [r7, #24]
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	4313      	orrs	r3, r2
 8002d52:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	69ba      	ldr	r2, [r7, #24]
 8002d58:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	43db      	mvns	r3, r3
 8002d64:	69ba      	ldr	r2, [r7, #24]
 8002d66:	4013      	ands	r3, r2
 8002d68:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d003      	beq.n	8002d7e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002d76:	69ba      	ldr	r2, [r7, #24]
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	69ba      	ldr	r2, [r7, #24]
 8002d82:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	3301      	adds	r3, #1
 8002d88:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	fa22 f303 	lsr.w	r3, r2, r3
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	f47f ae63 	bne.w	8002a60 <HAL_GPIO_Init+0x14>
  }
}
 8002d9a:	bf00      	nop
 8002d9c:	bf00      	nop
 8002d9e:	3724      	adds	r7, #36	@ 0x24
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr
 8002da8:	58000400 	.word	0x58000400

08002dac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	460b      	mov	r3, r1
 8002db6:	807b      	strh	r3, [r7, #2]
 8002db8:	4613      	mov	r3, r2
 8002dba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002dbc:	787b      	ldrb	r3, [r7, #1]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d003      	beq.n	8002dca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dc2:	887a      	ldrh	r2, [r7, #2]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002dc8:	e003      	b.n	8002dd2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002dca:	887b      	ldrh	r3, [r7, #2]
 8002dcc:	041a      	lsls	r2, r3, #16
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	619a      	str	r2, [r3, #24]
}
 8002dd2:	bf00      	nop
 8002dd4:	370c      	adds	r7, #12
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
	...

08002de0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b082      	sub	sp, #8
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d101      	bne.n	8002df2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e08b      	b.n	8002f0a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d106      	bne.n	8002e0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2200      	movs	r2, #0
 8002e02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f7fe f83e 	bl	8000e88 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2224      	movs	r2, #36	@ 0x24
 8002e10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f022 0201 	bic.w	r2, r2, #1
 8002e22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	685a      	ldr	r2, [r3, #4]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002e30:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	689a      	ldr	r2, [r3, #8]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e40:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d107      	bne.n	8002e5a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	689a      	ldr	r2, [r3, #8]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e56:	609a      	str	r2, [r3, #8]
 8002e58:	e006      	b.n	8002e68 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	689a      	ldr	r2, [r3, #8]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002e66:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d108      	bne.n	8002e82 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	685a      	ldr	r2, [r3, #4]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e7e:	605a      	str	r2, [r3, #4]
 8002e80:	e007      	b.n	8002e92 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	685a      	ldr	r2, [r3, #4]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e90:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	6859      	ldr	r1, [r3, #4]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	4b1d      	ldr	r3, [pc, #116]	@ (8002f14 <HAL_I2C_Init+0x134>)
 8002e9e:	430b      	orrs	r3, r1
 8002ea0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	68da      	ldr	r2, [r3, #12]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002eb0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	691a      	ldr	r2, [r3, #16]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	695b      	ldr	r3, [r3, #20]
 8002eba:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	699b      	ldr	r3, [r3, #24]
 8002ec2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	430a      	orrs	r2, r1
 8002eca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	69d9      	ldr	r1, [r3, #28]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6a1a      	ldr	r2, [r3, #32]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f042 0201 	orr.w	r2, r2, #1
 8002eea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2220      	movs	r2, #32
 8002ef6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2200      	movs	r2, #0
 8002efe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2200      	movs	r2, #0
 8002f04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002f08:	2300      	movs	r3, #0
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	3708      	adds	r7, #8
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	02008000 	.word	0x02008000

08002f18 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	2b20      	cmp	r3, #32
 8002f2c:	d138      	bne.n	8002fa0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d101      	bne.n	8002f3c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f38:	2302      	movs	r3, #2
 8002f3a:	e032      	b.n	8002fa2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2201      	movs	r2, #1
 8002f40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2224      	movs	r2, #36	@ 0x24
 8002f48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f022 0201 	bic.w	r2, r2, #1
 8002f5a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002f6a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	6819      	ldr	r1, [r3, #0]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	683a      	ldr	r2, [r7, #0]
 8002f78:	430a      	orrs	r2, r1
 8002f7a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f042 0201 	orr.w	r2, r2, #1
 8002f8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2220      	movs	r2, #32
 8002f90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2200      	movs	r2, #0
 8002f98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	e000      	b.n	8002fa2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002fa0:	2302      	movs	r3, #2
  }
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	370c      	adds	r7, #12
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr

08002fae <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002fae:	b480      	push	{r7}
 8002fb0:	b085      	sub	sp, #20
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
 8002fb6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	2b20      	cmp	r3, #32
 8002fc2:	d139      	bne.n	8003038 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d101      	bne.n	8002fd2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002fce:	2302      	movs	r3, #2
 8002fd0:	e033      	b.n	800303a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2224      	movs	r2, #36	@ 0x24
 8002fde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f022 0201 	bic.w	r2, r2, #1
 8002ff0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003000:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	021b      	lsls	r3, r3, #8
 8003006:	68fa      	ldr	r2, [r7, #12]
 8003008:	4313      	orrs	r3, r2
 800300a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	68fa      	ldr	r2, [r7, #12]
 8003012:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f042 0201 	orr.w	r2, r2, #1
 8003022:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2220      	movs	r2, #32
 8003028:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2200      	movs	r2, #0
 8003030:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003034:	2300      	movs	r3, #0
 8003036:	e000      	b.n	800303a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003038:	2302      	movs	r3, #2
  }
}
 800303a:	4618      	mov	r0, r3
 800303c:	3714      	adds	r7, #20
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr
	...

08003048 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003050:	4b19      	ldr	r3, [pc, #100]	@ (80030b8 <HAL_PWREx_ConfigSupply+0x70>)
 8003052:	68db      	ldr	r3, [r3, #12]
 8003054:	f003 0304 	and.w	r3, r3, #4
 8003058:	2b04      	cmp	r3, #4
 800305a:	d00a      	beq.n	8003072 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800305c:	4b16      	ldr	r3, [pc, #88]	@ (80030b8 <HAL_PWREx_ConfigSupply+0x70>)
 800305e:	68db      	ldr	r3, [r3, #12]
 8003060:	f003 0307 	and.w	r3, r3, #7
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	429a      	cmp	r2, r3
 8003068:	d001      	beq.n	800306e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e01f      	b.n	80030ae <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800306e:	2300      	movs	r3, #0
 8003070:	e01d      	b.n	80030ae <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003072:	4b11      	ldr	r3, [pc, #68]	@ (80030b8 <HAL_PWREx_ConfigSupply+0x70>)
 8003074:	68db      	ldr	r3, [r3, #12]
 8003076:	f023 0207 	bic.w	r2, r3, #7
 800307a:	490f      	ldr	r1, [pc, #60]	@ (80030b8 <HAL_PWREx_ConfigSupply+0x70>)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	4313      	orrs	r3, r2
 8003080:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003082:	f7fe fa67 	bl	8001554 <HAL_GetTick>
 8003086:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003088:	e009      	b.n	800309e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800308a:	f7fe fa63 	bl	8001554 <HAL_GetTick>
 800308e:	4602      	mov	r2, r0
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003098:	d901      	bls.n	800309e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e007      	b.n	80030ae <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800309e:	4b06      	ldr	r3, [pc, #24]	@ (80030b8 <HAL_PWREx_ConfigSupply+0x70>)
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030aa:	d1ee      	bne.n	800308a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80030ac:	2300      	movs	r3, #0
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3710      	adds	r7, #16
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	58024800 	.word	0x58024800

080030bc <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b086      	sub	sp, #24
 80030c0:	af02      	add	r7, sp, #8
 80030c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80030c4:	f7fe fa46 	bl	8001554 <HAL_GetTick>
 80030c8:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d101      	bne.n	80030d4 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e05f      	b.n	8003194 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d107      	bne.n	80030f0 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80030e0:	6878      	ldr	r0, [r7, #4]
 80030e2:	f7fd ff3b 	bl	8000f5c <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80030e6:	f241 3188 	movw	r1, #5000	@ 0x1388
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f000 f85a 	bl	80031a4 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	3b01      	subs	r3, #1
 8003100:	021a      	lsls	r2, r3, #8
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	430a      	orrs	r2, r1
 8003108:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800310e:	9300      	str	r3, [sp, #0]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2200      	movs	r2, #0
 8003114:	2120      	movs	r1, #32
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f000 f852 	bl	80031c0 <QSPI_WaitFlagStateUntilTimeout>
 800311c:	4603      	mov	r3, r0
 800311e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003120:	7afb      	ldrb	r3, [r7, #11]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d135      	bne.n	8003192 <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	4b1b      	ldr	r3, [pc, #108]	@ (800319c <HAL_QSPI_Init+0xe0>)
 800312e:	4013      	ands	r3, r2
 8003130:	687a      	ldr	r2, [r7, #4]
 8003132:	6852      	ldr	r2, [r2, #4]
 8003134:	0611      	lsls	r1, r2, #24
 8003136:	687a      	ldr	r2, [r7, #4]
 8003138:	68d2      	ldr	r2, [r2, #12]
 800313a:	4311      	orrs	r1, r2
 800313c:	687a      	ldr	r2, [r7, #4]
 800313e:	69d2      	ldr	r2, [r2, #28]
 8003140:	4311      	orrs	r1, r2
 8003142:	687a      	ldr	r2, [r7, #4]
 8003144:	6a12      	ldr	r2, [r2, #32]
 8003146:	4311      	orrs	r1, r2
 8003148:	687a      	ldr	r2, [r7, #4]
 800314a:	6812      	ldr	r2, [r2, #0]
 800314c:	430b      	orrs	r3, r1
 800314e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	685a      	ldr	r2, [r3, #4]
 8003156:	4b12      	ldr	r3, [pc, #72]	@ (80031a0 <HAL_QSPI_Init+0xe4>)
 8003158:	4013      	ands	r3, r2
 800315a:	687a      	ldr	r2, [r7, #4]
 800315c:	6912      	ldr	r2, [r2, #16]
 800315e:	0411      	lsls	r1, r2, #16
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	6952      	ldr	r2, [r2, #20]
 8003164:	4311      	orrs	r1, r2
 8003166:	687a      	ldr	r2, [r7, #4]
 8003168:	6992      	ldr	r2, [r2, #24]
 800316a:	4311      	orrs	r1, r2
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	6812      	ldr	r2, [r2, #0]
 8003170:	430b      	orrs	r3, r1
 8003172:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f042 0201 	orr.w	r2, r2, #1
 8003182:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2200      	movs	r2, #0
 8003188:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2201      	movs	r2, #1
 800318e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8003192:	7afb      	ldrb	r3, [r7, #11]
}
 8003194:	4618      	mov	r0, r3
 8003196:	3710      	adds	r7, #16
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	00ffff2f 	.word	0x00ffff2f
 80031a0:	ffe0f8fe 	.word	0xffe0f8fe

080031a4 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
 80031ac:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	683a      	ldr	r2, [r7, #0]
 80031b2:	649a      	str	r2, [r3, #72]	@ 0x48
}
 80031b4:	bf00      	nop
 80031b6:	370c      	adds	r7, #12
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr

080031c0 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b084      	sub	sp, #16
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	60f8      	str	r0, [r7, #12]
 80031c8:	60b9      	str	r1, [r7, #8]
 80031ca:	603b      	str	r3, [r7, #0]
 80031cc:	4613      	mov	r3, r2
 80031ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80031d0:	e01a      	b.n	8003208 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031d2:	69bb      	ldr	r3, [r7, #24]
 80031d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031d8:	d016      	beq.n	8003208 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031da:	f7fe f9bb 	bl	8001554 <HAL_GetTick>
 80031de:	4602      	mov	r2, r0
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	1ad3      	subs	r3, r2, r3
 80031e4:	69ba      	ldr	r2, [r7, #24]
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d302      	bcc.n	80031f0 <QSPI_WaitFlagStateUntilTimeout+0x30>
 80031ea:	69bb      	ldr	r3, [r7, #24]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d10b      	bne.n	8003208 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2204      	movs	r2, #4
 80031f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031fc:	f043 0201 	orr.w	r2, r3, #1
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	e00e      	b.n	8003226 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	689a      	ldr	r2, [r3, #8]
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	4013      	ands	r3, r2
 8003212:	2b00      	cmp	r3, #0
 8003214:	bf14      	ite	ne
 8003216:	2301      	movne	r3, #1
 8003218:	2300      	moveq	r3, #0
 800321a:	b2db      	uxtb	r3, r3
 800321c:	461a      	mov	r2, r3
 800321e:	79fb      	ldrb	r3, [r7, #7]
 8003220:	429a      	cmp	r2, r3
 8003222:	d1d6      	bne.n	80031d2 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3710      	adds	r7, #16
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
	...

08003230 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b08c      	sub	sp, #48	@ 0x30
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d102      	bne.n	8003244 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	f000 bc48 	b.w	8003ad4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 0301 	and.w	r3, r3, #1
 800324c:	2b00      	cmp	r3, #0
 800324e:	f000 8088 	beq.w	8003362 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003252:	4b99      	ldr	r3, [pc, #612]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 8003254:	691b      	ldr	r3, [r3, #16]
 8003256:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800325a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800325c:	4b96      	ldr	r3, [pc, #600]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 800325e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003260:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003264:	2b10      	cmp	r3, #16
 8003266:	d007      	beq.n	8003278 <HAL_RCC_OscConfig+0x48>
 8003268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800326a:	2b18      	cmp	r3, #24
 800326c:	d111      	bne.n	8003292 <HAL_RCC_OscConfig+0x62>
 800326e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003270:	f003 0303 	and.w	r3, r3, #3
 8003274:	2b02      	cmp	r3, #2
 8003276:	d10c      	bne.n	8003292 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003278:	4b8f      	ldr	r3, [pc, #572]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d06d      	beq.n	8003360 <HAL_RCC_OscConfig+0x130>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d169      	bne.n	8003360 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	f000 bc21 	b.w	8003ad4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800329a:	d106      	bne.n	80032aa <HAL_RCC_OscConfig+0x7a>
 800329c:	4b86      	ldr	r3, [pc, #536]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a85      	ldr	r2, [pc, #532]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 80032a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032a6:	6013      	str	r3, [r2, #0]
 80032a8:	e02e      	b.n	8003308 <HAL_RCC_OscConfig+0xd8>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d10c      	bne.n	80032cc <HAL_RCC_OscConfig+0x9c>
 80032b2:	4b81      	ldr	r3, [pc, #516]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a80      	ldr	r2, [pc, #512]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 80032b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032bc:	6013      	str	r3, [r2, #0]
 80032be:	4b7e      	ldr	r3, [pc, #504]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a7d      	ldr	r2, [pc, #500]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 80032c4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032c8:	6013      	str	r3, [r2, #0]
 80032ca:	e01d      	b.n	8003308 <HAL_RCC_OscConfig+0xd8>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032d4:	d10c      	bne.n	80032f0 <HAL_RCC_OscConfig+0xc0>
 80032d6:	4b78      	ldr	r3, [pc, #480]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a77      	ldr	r2, [pc, #476]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 80032dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032e0:	6013      	str	r3, [r2, #0]
 80032e2:	4b75      	ldr	r3, [pc, #468]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a74      	ldr	r2, [pc, #464]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 80032e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032ec:	6013      	str	r3, [r2, #0]
 80032ee:	e00b      	b.n	8003308 <HAL_RCC_OscConfig+0xd8>
 80032f0:	4b71      	ldr	r3, [pc, #452]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a70      	ldr	r2, [pc, #448]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 80032f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032fa:	6013      	str	r3, [r2, #0]
 80032fc:	4b6e      	ldr	r3, [pc, #440]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a6d      	ldr	r2, [pc, #436]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 8003302:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003306:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d013      	beq.n	8003338 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003310:	f7fe f920 	bl	8001554 <HAL_GetTick>
 8003314:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003316:	e008      	b.n	800332a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003318:	f7fe f91c 	bl	8001554 <HAL_GetTick>
 800331c:	4602      	mov	r2, r0
 800331e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	2b64      	cmp	r3, #100	@ 0x64
 8003324:	d901      	bls.n	800332a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003326:	2303      	movs	r3, #3
 8003328:	e3d4      	b.n	8003ad4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800332a:	4b63      	ldr	r3, [pc, #396]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003332:	2b00      	cmp	r3, #0
 8003334:	d0f0      	beq.n	8003318 <HAL_RCC_OscConfig+0xe8>
 8003336:	e014      	b.n	8003362 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003338:	f7fe f90c 	bl	8001554 <HAL_GetTick>
 800333c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800333e:	e008      	b.n	8003352 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003340:	f7fe f908 	bl	8001554 <HAL_GetTick>
 8003344:	4602      	mov	r2, r0
 8003346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	2b64      	cmp	r3, #100	@ 0x64
 800334c:	d901      	bls.n	8003352 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800334e:	2303      	movs	r3, #3
 8003350:	e3c0      	b.n	8003ad4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003352:	4b59      	ldr	r3, [pc, #356]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d1f0      	bne.n	8003340 <HAL_RCC_OscConfig+0x110>
 800335e:	e000      	b.n	8003362 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003360:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0302 	and.w	r3, r3, #2
 800336a:	2b00      	cmp	r3, #0
 800336c:	f000 80ca 	beq.w	8003504 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003370:	4b51      	ldr	r3, [pc, #324]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 8003372:	691b      	ldr	r3, [r3, #16]
 8003374:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003378:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800337a:	4b4f      	ldr	r3, [pc, #316]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 800337c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800337e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003380:	6a3b      	ldr	r3, [r7, #32]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d007      	beq.n	8003396 <HAL_RCC_OscConfig+0x166>
 8003386:	6a3b      	ldr	r3, [r7, #32]
 8003388:	2b18      	cmp	r3, #24
 800338a:	d156      	bne.n	800343a <HAL_RCC_OscConfig+0x20a>
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	f003 0303 	and.w	r3, r3, #3
 8003392:	2b00      	cmp	r3, #0
 8003394:	d151      	bne.n	800343a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003396:	4b48      	ldr	r3, [pc, #288]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 0304 	and.w	r3, r3, #4
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d005      	beq.n	80033ae <HAL_RCC_OscConfig+0x17e>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d101      	bne.n	80033ae <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	e392      	b.n	8003ad4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80033ae:	4b42      	ldr	r3, [pc, #264]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f023 0219 	bic.w	r2, r3, #25
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	68db      	ldr	r3, [r3, #12]
 80033ba:	493f      	ldr	r1, [pc, #252]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 80033bc:	4313      	orrs	r3, r2
 80033be:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033c0:	f7fe f8c8 	bl	8001554 <HAL_GetTick>
 80033c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80033c6:	e008      	b.n	80033da <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033c8:	f7fe f8c4 	bl	8001554 <HAL_GetTick>
 80033cc:	4602      	mov	r2, r0
 80033ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	d901      	bls.n	80033da <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e37c      	b.n	8003ad4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80033da:	4b37      	ldr	r3, [pc, #220]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0304 	and.w	r3, r3, #4
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d0f0      	beq.n	80033c8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033e6:	f7fe f8c1 	bl	800156c <HAL_GetREVID>
 80033ea:	4603      	mov	r3, r0
 80033ec:	f241 0203 	movw	r2, #4099	@ 0x1003
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d817      	bhi.n	8003424 <HAL_RCC_OscConfig+0x1f4>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	691b      	ldr	r3, [r3, #16]
 80033f8:	2b40      	cmp	r3, #64	@ 0x40
 80033fa:	d108      	bne.n	800340e <HAL_RCC_OscConfig+0x1de>
 80033fc:	4b2e      	ldr	r3, [pc, #184]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003404:	4a2c      	ldr	r2, [pc, #176]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 8003406:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800340a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800340c:	e07a      	b.n	8003504 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800340e:	4b2a      	ldr	r3, [pc, #168]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	031b      	lsls	r3, r3, #12
 800341c:	4926      	ldr	r1, [pc, #152]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 800341e:	4313      	orrs	r3, r2
 8003420:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003422:	e06f      	b.n	8003504 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003424:	4b24      	ldr	r3, [pc, #144]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	691b      	ldr	r3, [r3, #16]
 8003430:	061b      	lsls	r3, r3, #24
 8003432:	4921      	ldr	r1, [pc, #132]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 8003434:	4313      	orrs	r3, r2
 8003436:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003438:	e064      	b.n	8003504 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	68db      	ldr	r3, [r3, #12]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d047      	beq.n	80034d2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003442:	4b1d      	ldr	r3, [pc, #116]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f023 0219 	bic.w	r2, r3, #25
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	68db      	ldr	r3, [r3, #12]
 800344e:	491a      	ldr	r1, [pc, #104]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 8003450:	4313      	orrs	r3, r2
 8003452:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003454:	f7fe f87e 	bl	8001554 <HAL_GetTick>
 8003458:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800345a:	e008      	b.n	800346e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800345c:	f7fe f87a 	bl	8001554 <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	2b02      	cmp	r3, #2
 8003468:	d901      	bls.n	800346e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800346a:	2303      	movs	r3, #3
 800346c:	e332      	b.n	8003ad4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800346e:	4b12      	ldr	r3, [pc, #72]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 0304 	and.w	r3, r3, #4
 8003476:	2b00      	cmp	r3, #0
 8003478:	d0f0      	beq.n	800345c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800347a:	f7fe f877 	bl	800156c <HAL_GetREVID>
 800347e:	4603      	mov	r3, r0
 8003480:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003484:	4293      	cmp	r3, r2
 8003486:	d819      	bhi.n	80034bc <HAL_RCC_OscConfig+0x28c>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	691b      	ldr	r3, [r3, #16]
 800348c:	2b40      	cmp	r3, #64	@ 0x40
 800348e:	d108      	bne.n	80034a2 <HAL_RCC_OscConfig+0x272>
 8003490:	4b09      	ldr	r3, [pc, #36]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003498:	4a07      	ldr	r2, [pc, #28]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 800349a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800349e:	6053      	str	r3, [r2, #4]
 80034a0:	e030      	b.n	8003504 <HAL_RCC_OscConfig+0x2d4>
 80034a2:	4b05      	ldr	r3, [pc, #20]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	691b      	ldr	r3, [r3, #16]
 80034ae:	031b      	lsls	r3, r3, #12
 80034b0:	4901      	ldr	r1, [pc, #4]	@ (80034b8 <HAL_RCC_OscConfig+0x288>)
 80034b2:	4313      	orrs	r3, r2
 80034b4:	604b      	str	r3, [r1, #4]
 80034b6:	e025      	b.n	8003504 <HAL_RCC_OscConfig+0x2d4>
 80034b8:	58024400 	.word	0x58024400
 80034bc:	4b9a      	ldr	r3, [pc, #616]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	691b      	ldr	r3, [r3, #16]
 80034c8:	061b      	lsls	r3, r3, #24
 80034ca:	4997      	ldr	r1, [pc, #604]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 80034cc:	4313      	orrs	r3, r2
 80034ce:	604b      	str	r3, [r1, #4]
 80034d0:	e018      	b.n	8003504 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034d2:	4b95      	ldr	r3, [pc, #596]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a94      	ldr	r2, [pc, #592]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 80034d8:	f023 0301 	bic.w	r3, r3, #1
 80034dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034de:	f7fe f839 	bl	8001554 <HAL_GetTick>
 80034e2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80034e4:	e008      	b.n	80034f8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034e6:	f7fe f835 	bl	8001554 <HAL_GetTick>
 80034ea:	4602      	mov	r2, r0
 80034ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ee:	1ad3      	subs	r3, r2, r3
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d901      	bls.n	80034f8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80034f4:	2303      	movs	r3, #3
 80034f6:	e2ed      	b.n	8003ad4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80034f8:	4b8b      	ldr	r3, [pc, #556]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0304 	and.w	r3, r3, #4
 8003500:	2b00      	cmp	r3, #0
 8003502:	d1f0      	bne.n	80034e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f003 0310 	and.w	r3, r3, #16
 800350c:	2b00      	cmp	r3, #0
 800350e:	f000 80a9 	beq.w	8003664 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003512:	4b85      	ldr	r3, [pc, #532]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 8003514:	691b      	ldr	r3, [r3, #16]
 8003516:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800351a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800351c:	4b82      	ldr	r3, [pc, #520]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 800351e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003520:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003522:	69bb      	ldr	r3, [r7, #24]
 8003524:	2b08      	cmp	r3, #8
 8003526:	d007      	beq.n	8003538 <HAL_RCC_OscConfig+0x308>
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	2b18      	cmp	r3, #24
 800352c:	d13a      	bne.n	80035a4 <HAL_RCC_OscConfig+0x374>
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	f003 0303 	and.w	r3, r3, #3
 8003534:	2b01      	cmp	r3, #1
 8003536:	d135      	bne.n	80035a4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003538:	4b7b      	ldr	r3, [pc, #492]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003540:	2b00      	cmp	r3, #0
 8003542:	d005      	beq.n	8003550 <HAL_RCC_OscConfig+0x320>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	69db      	ldr	r3, [r3, #28]
 8003548:	2b80      	cmp	r3, #128	@ 0x80
 800354a:	d001      	beq.n	8003550 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	e2c1      	b.n	8003ad4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003550:	f7fe f80c 	bl	800156c <HAL_GetREVID>
 8003554:	4603      	mov	r3, r0
 8003556:	f241 0203 	movw	r2, #4099	@ 0x1003
 800355a:	4293      	cmp	r3, r2
 800355c:	d817      	bhi.n	800358e <HAL_RCC_OscConfig+0x35e>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a1b      	ldr	r3, [r3, #32]
 8003562:	2b20      	cmp	r3, #32
 8003564:	d108      	bne.n	8003578 <HAL_RCC_OscConfig+0x348>
 8003566:	4b70      	ldr	r3, [pc, #448]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800356e:	4a6e      	ldr	r2, [pc, #440]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 8003570:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003574:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003576:	e075      	b.n	8003664 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003578:	4b6b      	ldr	r3, [pc, #428]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a1b      	ldr	r3, [r3, #32]
 8003584:	069b      	lsls	r3, r3, #26
 8003586:	4968      	ldr	r1, [pc, #416]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 8003588:	4313      	orrs	r3, r2
 800358a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800358c:	e06a      	b.n	8003664 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800358e:	4b66      	ldr	r3, [pc, #408]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 8003590:	68db      	ldr	r3, [r3, #12]
 8003592:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6a1b      	ldr	r3, [r3, #32]
 800359a:	061b      	lsls	r3, r3, #24
 800359c:	4962      	ldr	r1, [pc, #392]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 800359e:	4313      	orrs	r3, r2
 80035a0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80035a2:	e05f      	b.n	8003664 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	69db      	ldr	r3, [r3, #28]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d042      	beq.n	8003632 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80035ac:	4b5e      	ldr	r3, [pc, #376]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a5d      	ldr	r2, [pc, #372]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 80035b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035b8:	f7fd ffcc 	bl	8001554 <HAL_GetTick>
 80035bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80035be:	e008      	b.n	80035d2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80035c0:	f7fd ffc8 	bl	8001554 <HAL_GetTick>
 80035c4:	4602      	mov	r2, r0
 80035c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d901      	bls.n	80035d2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	e280      	b.n	8003ad4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80035d2:	4b55      	ldr	r3, [pc, #340]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d0f0      	beq.n	80035c0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80035de:	f7fd ffc5 	bl	800156c <HAL_GetREVID>
 80035e2:	4603      	mov	r3, r0
 80035e4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d817      	bhi.n	800361c <HAL_RCC_OscConfig+0x3ec>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6a1b      	ldr	r3, [r3, #32]
 80035f0:	2b20      	cmp	r3, #32
 80035f2:	d108      	bne.n	8003606 <HAL_RCC_OscConfig+0x3d6>
 80035f4:	4b4c      	ldr	r3, [pc, #304]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80035fc:	4a4a      	ldr	r2, [pc, #296]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 80035fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003602:	6053      	str	r3, [r2, #4]
 8003604:	e02e      	b.n	8003664 <HAL_RCC_OscConfig+0x434>
 8003606:	4b48      	ldr	r3, [pc, #288]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6a1b      	ldr	r3, [r3, #32]
 8003612:	069b      	lsls	r3, r3, #26
 8003614:	4944      	ldr	r1, [pc, #272]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 8003616:	4313      	orrs	r3, r2
 8003618:	604b      	str	r3, [r1, #4]
 800361a:	e023      	b.n	8003664 <HAL_RCC_OscConfig+0x434>
 800361c:	4b42      	ldr	r3, [pc, #264]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6a1b      	ldr	r3, [r3, #32]
 8003628:	061b      	lsls	r3, r3, #24
 800362a:	493f      	ldr	r1, [pc, #252]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 800362c:	4313      	orrs	r3, r2
 800362e:	60cb      	str	r3, [r1, #12]
 8003630:	e018      	b.n	8003664 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003632:	4b3d      	ldr	r3, [pc, #244]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a3c      	ldr	r2, [pc, #240]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 8003638:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800363c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800363e:	f7fd ff89 	bl	8001554 <HAL_GetTick>
 8003642:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003644:	e008      	b.n	8003658 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003646:	f7fd ff85 	bl	8001554 <HAL_GetTick>
 800364a:	4602      	mov	r2, r0
 800364c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800364e:	1ad3      	subs	r3, r2, r3
 8003650:	2b02      	cmp	r3, #2
 8003652:	d901      	bls.n	8003658 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003654:	2303      	movs	r3, #3
 8003656:	e23d      	b.n	8003ad4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003658:	4b33      	ldr	r3, [pc, #204]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003660:	2b00      	cmp	r3, #0
 8003662:	d1f0      	bne.n	8003646 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0308 	and.w	r3, r3, #8
 800366c:	2b00      	cmp	r3, #0
 800366e:	d036      	beq.n	80036de <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	695b      	ldr	r3, [r3, #20]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d019      	beq.n	80036ac <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003678:	4b2b      	ldr	r3, [pc, #172]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 800367a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800367c:	4a2a      	ldr	r2, [pc, #168]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 800367e:	f043 0301 	orr.w	r3, r3, #1
 8003682:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003684:	f7fd ff66 	bl	8001554 <HAL_GetTick>
 8003688:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800368a:	e008      	b.n	800369e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800368c:	f7fd ff62 	bl	8001554 <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	2b02      	cmp	r3, #2
 8003698:	d901      	bls.n	800369e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e21a      	b.n	8003ad4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800369e:	4b22      	ldr	r3, [pc, #136]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 80036a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036a2:	f003 0302 	and.w	r3, r3, #2
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d0f0      	beq.n	800368c <HAL_RCC_OscConfig+0x45c>
 80036aa:	e018      	b.n	80036de <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036ac:	4b1e      	ldr	r3, [pc, #120]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 80036ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036b0:	4a1d      	ldr	r2, [pc, #116]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 80036b2:	f023 0301 	bic.w	r3, r3, #1
 80036b6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036b8:	f7fd ff4c 	bl	8001554 <HAL_GetTick>
 80036bc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80036be:	e008      	b.n	80036d2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036c0:	f7fd ff48 	bl	8001554 <HAL_GetTick>
 80036c4:	4602      	mov	r2, r0
 80036c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d901      	bls.n	80036d2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	e200      	b.n	8003ad4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80036d2:	4b15      	ldr	r3, [pc, #84]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 80036d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036d6:	f003 0302 	and.w	r3, r3, #2
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d1f0      	bne.n	80036c0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0320 	and.w	r3, r3, #32
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d039      	beq.n	800375e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	699b      	ldr	r3, [r3, #24]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d01c      	beq.n	800372c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80036f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a0c      	ldr	r2, [pc, #48]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 80036f8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80036fc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80036fe:	f7fd ff29 	bl	8001554 <HAL_GetTick>
 8003702:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003704:	e008      	b.n	8003718 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003706:	f7fd ff25 	bl	8001554 <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	2b02      	cmp	r3, #2
 8003712:	d901      	bls.n	8003718 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003714:	2303      	movs	r3, #3
 8003716:	e1dd      	b.n	8003ad4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003718:	4b03      	ldr	r3, [pc, #12]	@ (8003728 <HAL_RCC_OscConfig+0x4f8>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003720:	2b00      	cmp	r3, #0
 8003722:	d0f0      	beq.n	8003706 <HAL_RCC_OscConfig+0x4d6>
 8003724:	e01b      	b.n	800375e <HAL_RCC_OscConfig+0x52e>
 8003726:	bf00      	nop
 8003728:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800372c:	4b9b      	ldr	r3, [pc, #620]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a9a      	ldr	r2, [pc, #616]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 8003732:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003736:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003738:	f7fd ff0c 	bl	8001554 <HAL_GetTick>
 800373c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800373e:	e008      	b.n	8003752 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003740:	f7fd ff08 	bl	8001554 <HAL_GetTick>
 8003744:	4602      	mov	r2, r0
 8003746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003748:	1ad3      	subs	r3, r2, r3
 800374a:	2b02      	cmp	r3, #2
 800374c:	d901      	bls.n	8003752 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800374e:	2303      	movs	r3, #3
 8003750:	e1c0      	b.n	8003ad4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003752:	4b92      	ldr	r3, [pc, #584]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d1f0      	bne.n	8003740 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0304 	and.w	r3, r3, #4
 8003766:	2b00      	cmp	r3, #0
 8003768:	f000 8081 	beq.w	800386e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800376c:	4b8c      	ldr	r3, [pc, #560]	@ (80039a0 <HAL_RCC_OscConfig+0x770>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a8b      	ldr	r2, [pc, #556]	@ (80039a0 <HAL_RCC_OscConfig+0x770>)
 8003772:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003776:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003778:	f7fd feec 	bl	8001554 <HAL_GetTick>
 800377c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800377e:	e008      	b.n	8003792 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003780:	f7fd fee8 	bl	8001554 <HAL_GetTick>
 8003784:	4602      	mov	r2, r0
 8003786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	2b64      	cmp	r3, #100	@ 0x64
 800378c:	d901      	bls.n	8003792 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800378e:	2303      	movs	r3, #3
 8003790:	e1a0      	b.n	8003ad4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003792:	4b83      	ldr	r3, [pc, #524]	@ (80039a0 <HAL_RCC_OscConfig+0x770>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800379a:	2b00      	cmp	r3, #0
 800379c:	d0f0      	beq.n	8003780 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	2b01      	cmp	r3, #1
 80037a4:	d106      	bne.n	80037b4 <HAL_RCC_OscConfig+0x584>
 80037a6:	4b7d      	ldr	r3, [pc, #500]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 80037a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037aa:	4a7c      	ldr	r2, [pc, #496]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 80037ac:	f043 0301 	orr.w	r3, r3, #1
 80037b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80037b2:	e02d      	b.n	8003810 <HAL_RCC_OscConfig+0x5e0>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d10c      	bne.n	80037d6 <HAL_RCC_OscConfig+0x5a6>
 80037bc:	4b77      	ldr	r3, [pc, #476]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 80037be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037c0:	4a76      	ldr	r2, [pc, #472]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 80037c2:	f023 0301 	bic.w	r3, r3, #1
 80037c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80037c8:	4b74      	ldr	r3, [pc, #464]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 80037ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037cc:	4a73      	ldr	r2, [pc, #460]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 80037ce:	f023 0304 	bic.w	r3, r3, #4
 80037d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80037d4:	e01c      	b.n	8003810 <HAL_RCC_OscConfig+0x5e0>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	2b05      	cmp	r3, #5
 80037dc:	d10c      	bne.n	80037f8 <HAL_RCC_OscConfig+0x5c8>
 80037de:	4b6f      	ldr	r3, [pc, #444]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 80037e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037e2:	4a6e      	ldr	r2, [pc, #440]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 80037e4:	f043 0304 	orr.w	r3, r3, #4
 80037e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80037ea:	4b6c      	ldr	r3, [pc, #432]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 80037ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ee:	4a6b      	ldr	r2, [pc, #428]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 80037f0:	f043 0301 	orr.w	r3, r3, #1
 80037f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80037f6:	e00b      	b.n	8003810 <HAL_RCC_OscConfig+0x5e0>
 80037f8:	4b68      	ldr	r3, [pc, #416]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 80037fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037fc:	4a67      	ldr	r2, [pc, #412]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 80037fe:	f023 0301 	bic.w	r3, r3, #1
 8003802:	6713      	str	r3, [r2, #112]	@ 0x70
 8003804:	4b65      	ldr	r3, [pc, #404]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 8003806:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003808:	4a64      	ldr	r2, [pc, #400]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 800380a:	f023 0304 	bic.w	r3, r3, #4
 800380e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d015      	beq.n	8003844 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003818:	f7fd fe9c 	bl	8001554 <HAL_GetTick>
 800381c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800381e:	e00a      	b.n	8003836 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003820:	f7fd fe98 	bl	8001554 <HAL_GetTick>
 8003824:	4602      	mov	r2, r0
 8003826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003828:	1ad3      	subs	r3, r2, r3
 800382a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800382e:	4293      	cmp	r3, r2
 8003830:	d901      	bls.n	8003836 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e14e      	b.n	8003ad4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003836:	4b59      	ldr	r3, [pc, #356]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 8003838:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800383a:	f003 0302 	and.w	r3, r3, #2
 800383e:	2b00      	cmp	r3, #0
 8003840:	d0ee      	beq.n	8003820 <HAL_RCC_OscConfig+0x5f0>
 8003842:	e014      	b.n	800386e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003844:	f7fd fe86 	bl	8001554 <HAL_GetTick>
 8003848:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800384a:	e00a      	b.n	8003862 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800384c:	f7fd fe82 	bl	8001554 <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	f241 3288 	movw	r2, #5000	@ 0x1388
 800385a:	4293      	cmp	r3, r2
 800385c:	d901      	bls.n	8003862 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e138      	b.n	8003ad4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003862:	4b4e      	ldr	r3, [pc, #312]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 8003864:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003866:	f003 0302 	and.w	r3, r3, #2
 800386a:	2b00      	cmp	r3, #0
 800386c:	d1ee      	bne.n	800384c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003872:	2b00      	cmp	r3, #0
 8003874:	f000 812d 	beq.w	8003ad2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003878:	4b48      	ldr	r3, [pc, #288]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 800387a:	691b      	ldr	r3, [r3, #16]
 800387c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003880:	2b18      	cmp	r3, #24
 8003882:	f000 80bd 	beq.w	8003a00 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800388a:	2b02      	cmp	r3, #2
 800388c:	f040 809e 	bne.w	80039cc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003890:	4b42      	ldr	r3, [pc, #264]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a41      	ldr	r2, [pc, #260]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 8003896:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800389a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800389c:	f7fd fe5a 	bl	8001554 <HAL_GetTick>
 80038a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80038a2:	e008      	b.n	80038b6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038a4:	f7fd fe56 	bl	8001554 <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d901      	bls.n	80038b6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	e10e      	b.n	8003ad4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80038b6:	4b39      	ldr	r3, [pc, #228]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d1f0      	bne.n	80038a4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038c2:	4b36      	ldr	r3, [pc, #216]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 80038c4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80038c6:	4b37      	ldr	r3, [pc, #220]	@ (80039a4 <HAL_RCC_OscConfig+0x774>)
 80038c8:	4013      	ands	r3, r2
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80038ce:	687a      	ldr	r2, [r7, #4]
 80038d0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80038d2:	0112      	lsls	r2, r2, #4
 80038d4:	430a      	orrs	r2, r1
 80038d6:	4931      	ldr	r1, [pc, #196]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 80038d8:	4313      	orrs	r3, r2
 80038da:	628b      	str	r3, [r1, #40]	@ 0x28
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038e0:	3b01      	subs	r3, #1
 80038e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038ea:	3b01      	subs	r3, #1
 80038ec:	025b      	lsls	r3, r3, #9
 80038ee:	b29b      	uxth	r3, r3
 80038f0:	431a      	orrs	r2, r3
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038f6:	3b01      	subs	r3, #1
 80038f8:	041b      	lsls	r3, r3, #16
 80038fa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80038fe:	431a      	orrs	r2, r3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003904:	3b01      	subs	r3, #1
 8003906:	061b      	lsls	r3, r3, #24
 8003908:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800390c:	4923      	ldr	r1, [pc, #140]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 800390e:	4313      	orrs	r3, r2
 8003910:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003912:	4b22      	ldr	r3, [pc, #136]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 8003914:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003916:	4a21      	ldr	r2, [pc, #132]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 8003918:	f023 0301 	bic.w	r3, r3, #1
 800391c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800391e:	4b1f      	ldr	r3, [pc, #124]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 8003920:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003922:	4b21      	ldr	r3, [pc, #132]	@ (80039a8 <HAL_RCC_OscConfig+0x778>)
 8003924:	4013      	ands	r3, r2
 8003926:	687a      	ldr	r2, [r7, #4]
 8003928:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800392a:	00d2      	lsls	r2, r2, #3
 800392c:	491b      	ldr	r1, [pc, #108]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 800392e:	4313      	orrs	r3, r2
 8003930:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003932:	4b1a      	ldr	r3, [pc, #104]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 8003934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003936:	f023 020c 	bic.w	r2, r3, #12
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393e:	4917      	ldr	r1, [pc, #92]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 8003940:	4313      	orrs	r3, r2
 8003942:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003944:	4b15      	ldr	r3, [pc, #84]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 8003946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003948:	f023 0202 	bic.w	r2, r3, #2
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003950:	4912      	ldr	r1, [pc, #72]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 8003952:	4313      	orrs	r3, r2
 8003954:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003956:	4b11      	ldr	r3, [pc, #68]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 8003958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800395a:	4a10      	ldr	r2, [pc, #64]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 800395c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003960:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003962:	4b0e      	ldr	r3, [pc, #56]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 8003964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003966:	4a0d      	ldr	r2, [pc, #52]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 8003968:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800396c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800396e:	4b0b      	ldr	r3, [pc, #44]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 8003970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003972:	4a0a      	ldr	r2, [pc, #40]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 8003974:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003978:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800397a:	4b08      	ldr	r3, [pc, #32]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 800397c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800397e:	4a07      	ldr	r2, [pc, #28]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 8003980:	f043 0301 	orr.w	r3, r3, #1
 8003984:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003986:	4b05      	ldr	r3, [pc, #20]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a04      	ldr	r2, [pc, #16]	@ (800399c <HAL_RCC_OscConfig+0x76c>)
 800398c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003990:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003992:	f7fd fddf 	bl	8001554 <HAL_GetTick>
 8003996:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003998:	e011      	b.n	80039be <HAL_RCC_OscConfig+0x78e>
 800399a:	bf00      	nop
 800399c:	58024400 	.word	0x58024400
 80039a0:	58024800 	.word	0x58024800
 80039a4:	fffffc0c 	.word	0xfffffc0c
 80039a8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039ac:	f7fd fdd2 	bl	8001554 <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d901      	bls.n	80039be <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80039ba:	2303      	movs	r3, #3
 80039bc:	e08a      	b.n	8003ad4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80039be:	4b47      	ldr	r3, [pc, #284]	@ (8003adc <HAL_RCC_OscConfig+0x8ac>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d0f0      	beq.n	80039ac <HAL_RCC_OscConfig+0x77c>
 80039ca:	e082      	b.n	8003ad2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039cc:	4b43      	ldr	r3, [pc, #268]	@ (8003adc <HAL_RCC_OscConfig+0x8ac>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a42      	ldr	r2, [pc, #264]	@ (8003adc <HAL_RCC_OscConfig+0x8ac>)
 80039d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039d8:	f7fd fdbc 	bl	8001554 <HAL_GetTick>
 80039dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80039de:	e008      	b.n	80039f2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039e0:	f7fd fdb8 	bl	8001554 <HAL_GetTick>
 80039e4:	4602      	mov	r2, r0
 80039e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e8:	1ad3      	subs	r3, r2, r3
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d901      	bls.n	80039f2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e070      	b.n	8003ad4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80039f2:	4b3a      	ldr	r3, [pc, #232]	@ (8003adc <HAL_RCC_OscConfig+0x8ac>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d1f0      	bne.n	80039e0 <HAL_RCC_OscConfig+0x7b0>
 80039fe:	e068      	b.n	8003ad2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003a00:	4b36      	ldr	r3, [pc, #216]	@ (8003adc <HAL_RCC_OscConfig+0x8ac>)
 8003a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a04:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003a06:	4b35      	ldr	r3, [pc, #212]	@ (8003adc <HAL_RCC_OscConfig+0x8ac>)
 8003a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a0a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d031      	beq.n	8003a78 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	f003 0203 	and.w	r2, r3, #3
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d12a      	bne.n	8003a78 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	091b      	lsrs	r3, r3, #4
 8003a26:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d122      	bne.n	8003a78 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a3c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003a3e:	429a      	cmp	r2, r3
 8003a40:	d11a      	bne.n	8003a78 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	0a5b      	lsrs	r3, r3, #9
 8003a46:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a4e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003a50:	429a      	cmp	r2, r3
 8003a52:	d111      	bne.n	8003a78 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	0c1b      	lsrs	r3, r3, #16
 8003a58:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a60:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003a62:	429a      	cmp	r2, r3
 8003a64:	d108      	bne.n	8003a78 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	0e1b      	lsrs	r3, r3, #24
 8003a6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a72:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d001      	beq.n	8003a7c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e02b      	b.n	8003ad4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003a7c:	4b17      	ldr	r3, [pc, #92]	@ (8003adc <HAL_RCC_OscConfig+0x8ac>)
 8003a7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a80:	08db      	lsrs	r3, r3, #3
 8003a82:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003a86:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a8c:	693a      	ldr	r2, [r7, #16]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d01f      	beq.n	8003ad2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003a92:	4b12      	ldr	r3, [pc, #72]	@ (8003adc <HAL_RCC_OscConfig+0x8ac>)
 8003a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a96:	4a11      	ldr	r2, [pc, #68]	@ (8003adc <HAL_RCC_OscConfig+0x8ac>)
 8003a98:	f023 0301 	bic.w	r3, r3, #1
 8003a9c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003a9e:	f7fd fd59 	bl	8001554 <HAL_GetTick>
 8003aa2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003aa4:	bf00      	nop
 8003aa6:	f7fd fd55 	bl	8001554 <HAL_GetTick>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d0f9      	beq.n	8003aa6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8003adc <HAL_RCC_OscConfig+0x8ac>)
 8003ab4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003ab6:	4b0a      	ldr	r3, [pc, #40]	@ (8003ae0 <HAL_RCC_OscConfig+0x8b0>)
 8003ab8:	4013      	ands	r3, r2
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003abe:	00d2      	lsls	r2, r2, #3
 8003ac0:	4906      	ldr	r1, [pc, #24]	@ (8003adc <HAL_RCC_OscConfig+0x8ac>)
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003ac6:	4b05      	ldr	r3, [pc, #20]	@ (8003adc <HAL_RCC_OscConfig+0x8ac>)
 8003ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aca:	4a04      	ldr	r2, [pc, #16]	@ (8003adc <HAL_RCC_OscConfig+0x8ac>)
 8003acc:	f043 0301 	orr.w	r3, r3, #1
 8003ad0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003ad2:	2300      	movs	r3, #0
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	3730      	adds	r7, #48	@ 0x30
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}
 8003adc:	58024400 	.word	0x58024400
 8003ae0:	ffff0007 	.word	0xffff0007

08003ae4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b086      	sub	sp, #24
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d101      	bne.n	8003af8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	e19c      	b.n	8003e32 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003af8:	4b8a      	ldr	r3, [pc, #552]	@ (8003d24 <HAL_RCC_ClockConfig+0x240>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 030f 	and.w	r3, r3, #15
 8003b00:	683a      	ldr	r2, [r7, #0]
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d910      	bls.n	8003b28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b06:	4b87      	ldr	r3, [pc, #540]	@ (8003d24 <HAL_RCC_ClockConfig+0x240>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f023 020f 	bic.w	r2, r3, #15
 8003b0e:	4985      	ldr	r1, [pc, #532]	@ (8003d24 <HAL_RCC_ClockConfig+0x240>)
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	4313      	orrs	r3, r2
 8003b14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b16:	4b83      	ldr	r3, [pc, #524]	@ (8003d24 <HAL_RCC_ClockConfig+0x240>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 030f 	and.w	r3, r3, #15
 8003b1e:	683a      	ldr	r2, [r7, #0]
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d001      	beq.n	8003b28 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003b24:	2301      	movs	r3, #1
 8003b26:	e184      	b.n	8003e32 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0304 	and.w	r3, r3, #4
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d010      	beq.n	8003b56 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	691a      	ldr	r2, [r3, #16]
 8003b38:	4b7b      	ldr	r3, [pc, #492]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003b3a:	699b      	ldr	r3, [r3, #24]
 8003b3c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d908      	bls.n	8003b56 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003b44:	4b78      	ldr	r3, [pc, #480]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003b46:	699b      	ldr	r3, [r3, #24]
 8003b48:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	691b      	ldr	r3, [r3, #16]
 8003b50:	4975      	ldr	r1, [pc, #468]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003b52:	4313      	orrs	r3, r2
 8003b54:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0308 	and.w	r3, r3, #8
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d010      	beq.n	8003b84 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	695a      	ldr	r2, [r3, #20]
 8003b66:	4b70      	ldr	r3, [pc, #448]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003b68:	69db      	ldr	r3, [r3, #28]
 8003b6a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003b6e:	429a      	cmp	r2, r3
 8003b70:	d908      	bls.n	8003b84 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003b72:	4b6d      	ldr	r3, [pc, #436]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003b74:	69db      	ldr	r3, [r3, #28]
 8003b76:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	695b      	ldr	r3, [r3, #20]
 8003b7e:	496a      	ldr	r1, [pc, #424]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003b80:	4313      	orrs	r3, r2
 8003b82:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0310 	and.w	r3, r3, #16
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d010      	beq.n	8003bb2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	699a      	ldr	r2, [r3, #24]
 8003b94:	4b64      	ldr	r3, [pc, #400]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003b96:	69db      	ldr	r3, [r3, #28]
 8003b98:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d908      	bls.n	8003bb2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003ba0:	4b61      	ldr	r3, [pc, #388]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003ba2:	69db      	ldr	r3, [r3, #28]
 8003ba4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	699b      	ldr	r3, [r3, #24]
 8003bac:	495e      	ldr	r1, [pc, #376]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 0320 	and.w	r3, r3, #32
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d010      	beq.n	8003be0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	69da      	ldr	r2, [r3, #28]
 8003bc2:	4b59      	ldr	r3, [pc, #356]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003bc4:	6a1b      	ldr	r3, [r3, #32]
 8003bc6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d908      	bls.n	8003be0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003bce:	4b56      	ldr	r3, [pc, #344]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003bd0:	6a1b      	ldr	r3, [r3, #32]
 8003bd2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	69db      	ldr	r3, [r3, #28]
 8003bda:	4953      	ldr	r1, [pc, #332]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f003 0302 	and.w	r3, r3, #2
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d010      	beq.n	8003c0e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	68da      	ldr	r2, [r3, #12]
 8003bf0:	4b4d      	ldr	r3, [pc, #308]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003bf2:	699b      	ldr	r3, [r3, #24]
 8003bf4:	f003 030f 	and.w	r3, r3, #15
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d908      	bls.n	8003c0e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bfc:	4b4a      	ldr	r3, [pc, #296]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003bfe:	699b      	ldr	r3, [r3, #24]
 8003c00:	f023 020f 	bic.w	r2, r3, #15
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	4947      	ldr	r1, [pc, #284]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0301 	and.w	r3, r3, #1
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d055      	beq.n	8003cc6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003c1a:	4b43      	ldr	r3, [pc, #268]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003c1c:	699b      	ldr	r3, [r3, #24]
 8003c1e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	4940      	ldr	r1, [pc, #256]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	d107      	bne.n	8003c44 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003c34:	4b3c      	ldr	r3, [pc, #240]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d121      	bne.n	8003c84 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e0f6      	b.n	8003e32 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	2b03      	cmp	r3, #3
 8003c4a:	d107      	bne.n	8003c5c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003c4c:	4b36      	ldr	r3, [pc, #216]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d115      	bne.n	8003c84 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e0ea      	b.n	8003e32 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d107      	bne.n	8003c74 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003c64:	4b30      	ldr	r3, [pc, #192]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d109      	bne.n	8003c84 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e0de      	b.n	8003e32 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c74:	4b2c      	ldr	r3, [pc, #176]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 0304 	and.w	r3, r3, #4
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d101      	bne.n	8003c84 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	e0d6      	b.n	8003e32 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003c84:	4b28      	ldr	r3, [pc, #160]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003c86:	691b      	ldr	r3, [r3, #16]
 8003c88:	f023 0207 	bic.w	r2, r3, #7
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	4925      	ldr	r1, [pc, #148]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003c92:	4313      	orrs	r3, r2
 8003c94:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c96:	f7fd fc5d 	bl	8001554 <HAL_GetTick>
 8003c9a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c9c:	e00a      	b.n	8003cb4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c9e:	f7fd fc59 	bl	8001554 <HAL_GetTick>
 8003ca2:	4602      	mov	r2, r0
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	1ad3      	subs	r3, r2, r3
 8003ca8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d901      	bls.n	8003cb4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	e0be      	b.n	8003e32 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cb4:	4b1c      	ldr	r3, [pc, #112]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003cb6:	691b      	ldr	r3, [r3, #16]
 8003cb8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	00db      	lsls	r3, r3, #3
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	d1eb      	bne.n	8003c9e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 0302 	and.w	r3, r3, #2
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d010      	beq.n	8003cf4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	68da      	ldr	r2, [r3, #12]
 8003cd6:	4b14      	ldr	r3, [pc, #80]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003cd8:	699b      	ldr	r3, [r3, #24]
 8003cda:	f003 030f 	and.w	r3, r3, #15
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	d208      	bcs.n	8003cf4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ce2:	4b11      	ldr	r3, [pc, #68]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	f023 020f 	bic.w	r2, r3, #15
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	68db      	ldr	r3, [r3, #12]
 8003cee:	490e      	ldr	r1, [pc, #56]	@ (8003d28 <HAL_RCC_ClockConfig+0x244>)
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cf4:	4b0b      	ldr	r3, [pc, #44]	@ (8003d24 <HAL_RCC_ClockConfig+0x240>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 030f 	and.w	r3, r3, #15
 8003cfc:	683a      	ldr	r2, [r7, #0]
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d214      	bcs.n	8003d2c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d02:	4b08      	ldr	r3, [pc, #32]	@ (8003d24 <HAL_RCC_ClockConfig+0x240>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f023 020f 	bic.w	r2, r3, #15
 8003d0a:	4906      	ldr	r1, [pc, #24]	@ (8003d24 <HAL_RCC_ClockConfig+0x240>)
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d12:	4b04      	ldr	r3, [pc, #16]	@ (8003d24 <HAL_RCC_ClockConfig+0x240>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 030f 	and.w	r3, r3, #15
 8003d1a:	683a      	ldr	r2, [r7, #0]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d005      	beq.n	8003d2c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e086      	b.n	8003e32 <HAL_RCC_ClockConfig+0x34e>
 8003d24:	52002000 	.word	0x52002000
 8003d28:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f003 0304 	and.w	r3, r3, #4
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d010      	beq.n	8003d5a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	691a      	ldr	r2, [r3, #16]
 8003d3c:	4b3f      	ldr	r3, [pc, #252]	@ (8003e3c <HAL_RCC_ClockConfig+0x358>)
 8003d3e:	699b      	ldr	r3, [r3, #24]
 8003d40:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d208      	bcs.n	8003d5a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003d48:	4b3c      	ldr	r3, [pc, #240]	@ (8003e3c <HAL_RCC_ClockConfig+0x358>)
 8003d4a:	699b      	ldr	r3, [r3, #24]
 8003d4c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	691b      	ldr	r3, [r3, #16]
 8003d54:	4939      	ldr	r1, [pc, #228]	@ (8003e3c <HAL_RCC_ClockConfig+0x358>)
 8003d56:	4313      	orrs	r3, r2
 8003d58:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 0308 	and.w	r3, r3, #8
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d010      	beq.n	8003d88 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	695a      	ldr	r2, [r3, #20]
 8003d6a:	4b34      	ldr	r3, [pc, #208]	@ (8003e3c <HAL_RCC_ClockConfig+0x358>)
 8003d6c:	69db      	ldr	r3, [r3, #28]
 8003d6e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d208      	bcs.n	8003d88 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003d76:	4b31      	ldr	r3, [pc, #196]	@ (8003e3c <HAL_RCC_ClockConfig+0x358>)
 8003d78:	69db      	ldr	r3, [r3, #28]
 8003d7a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	695b      	ldr	r3, [r3, #20]
 8003d82:	492e      	ldr	r1, [pc, #184]	@ (8003e3c <HAL_RCC_ClockConfig+0x358>)
 8003d84:	4313      	orrs	r3, r2
 8003d86:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 0310 	and.w	r3, r3, #16
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d010      	beq.n	8003db6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	699a      	ldr	r2, [r3, #24]
 8003d98:	4b28      	ldr	r3, [pc, #160]	@ (8003e3c <HAL_RCC_ClockConfig+0x358>)
 8003d9a:	69db      	ldr	r3, [r3, #28]
 8003d9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d208      	bcs.n	8003db6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003da4:	4b25      	ldr	r3, [pc, #148]	@ (8003e3c <HAL_RCC_ClockConfig+0x358>)
 8003da6:	69db      	ldr	r3, [r3, #28]
 8003da8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	699b      	ldr	r3, [r3, #24]
 8003db0:	4922      	ldr	r1, [pc, #136]	@ (8003e3c <HAL_RCC_ClockConfig+0x358>)
 8003db2:	4313      	orrs	r3, r2
 8003db4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 0320 	and.w	r3, r3, #32
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d010      	beq.n	8003de4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	69da      	ldr	r2, [r3, #28]
 8003dc6:	4b1d      	ldr	r3, [pc, #116]	@ (8003e3c <HAL_RCC_ClockConfig+0x358>)
 8003dc8:	6a1b      	ldr	r3, [r3, #32]
 8003dca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003dce:	429a      	cmp	r2, r3
 8003dd0:	d208      	bcs.n	8003de4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003dd2:	4b1a      	ldr	r3, [pc, #104]	@ (8003e3c <HAL_RCC_ClockConfig+0x358>)
 8003dd4:	6a1b      	ldr	r3, [r3, #32]
 8003dd6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	69db      	ldr	r3, [r3, #28]
 8003dde:	4917      	ldr	r1, [pc, #92]	@ (8003e3c <HAL_RCC_ClockConfig+0x358>)
 8003de0:	4313      	orrs	r3, r2
 8003de2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003de4:	f000 f834 	bl	8003e50 <HAL_RCC_GetSysClockFreq>
 8003de8:	4602      	mov	r2, r0
 8003dea:	4b14      	ldr	r3, [pc, #80]	@ (8003e3c <HAL_RCC_ClockConfig+0x358>)
 8003dec:	699b      	ldr	r3, [r3, #24]
 8003dee:	0a1b      	lsrs	r3, r3, #8
 8003df0:	f003 030f 	and.w	r3, r3, #15
 8003df4:	4912      	ldr	r1, [pc, #72]	@ (8003e40 <HAL_RCC_ClockConfig+0x35c>)
 8003df6:	5ccb      	ldrb	r3, [r1, r3]
 8003df8:	f003 031f 	and.w	r3, r3, #31
 8003dfc:	fa22 f303 	lsr.w	r3, r2, r3
 8003e00:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003e02:	4b0e      	ldr	r3, [pc, #56]	@ (8003e3c <HAL_RCC_ClockConfig+0x358>)
 8003e04:	699b      	ldr	r3, [r3, #24]
 8003e06:	f003 030f 	and.w	r3, r3, #15
 8003e0a:	4a0d      	ldr	r2, [pc, #52]	@ (8003e40 <HAL_RCC_ClockConfig+0x35c>)
 8003e0c:	5cd3      	ldrb	r3, [r2, r3]
 8003e0e:	f003 031f 	and.w	r3, r3, #31
 8003e12:	693a      	ldr	r2, [r7, #16]
 8003e14:	fa22 f303 	lsr.w	r3, r2, r3
 8003e18:	4a0a      	ldr	r2, [pc, #40]	@ (8003e44 <HAL_RCC_ClockConfig+0x360>)
 8003e1a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003e1c:	4a0a      	ldr	r2, [pc, #40]	@ (8003e48 <HAL_RCC_ClockConfig+0x364>)
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003e22:	4b0a      	ldr	r3, [pc, #40]	@ (8003e4c <HAL_RCC_ClockConfig+0x368>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4618      	mov	r0, r3
 8003e28:	f7fd fb4a 	bl	80014c0 <HAL_InitTick>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	3718      	adds	r7, #24
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}
 8003e3a:	bf00      	nop
 8003e3c:	58024400 	.word	0x58024400
 8003e40:	080070e4 	.word	0x080070e4
 8003e44:	24000004 	.word	0x24000004
 8003e48:	24000000 	.word	0x24000000
 8003e4c:	24000008 	.word	0x24000008

08003e50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b089      	sub	sp, #36	@ 0x24
 8003e54:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e56:	4bb3      	ldr	r3, [pc, #716]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e58:	691b      	ldr	r3, [r3, #16]
 8003e5a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003e5e:	2b18      	cmp	r3, #24
 8003e60:	f200 8155 	bhi.w	800410e <HAL_RCC_GetSysClockFreq+0x2be>
 8003e64:	a201      	add	r2, pc, #4	@ (adr r2, 8003e6c <HAL_RCC_GetSysClockFreq+0x1c>)
 8003e66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e6a:	bf00      	nop
 8003e6c:	08003ed1 	.word	0x08003ed1
 8003e70:	0800410f 	.word	0x0800410f
 8003e74:	0800410f 	.word	0x0800410f
 8003e78:	0800410f 	.word	0x0800410f
 8003e7c:	0800410f 	.word	0x0800410f
 8003e80:	0800410f 	.word	0x0800410f
 8003e84:	0800410f 	.word	0x0800410f
 8003e88:	0800410f 	.word	0x0800410f
 8003e8c:	08003ef7 	.word	0x08003ef7
 8003e90:	0800410f 	.word	0x0800410f
 8003e94:	0800410f 	.word	0x0800410f
 8003e98:	0800410f 	.word	0x0800410f
 8003e9c:	0800410f 	.word	0x0800410f
 8003ea0:	0800410f 	.word	0x0800410f
 8003ea4:	0800410f 	.word	0x0800410f
 8003ea8:	0800410f 	.word	0x0800410f
 8003eac:	08003efd 	.word	0x08003efd
 8003eb0:	0800410f 	.word	0x0800410f
 8003eb4:	0800410f 	.word	0x0800410f
 8003eb8:	0800410f 	.word	0x0800410f
 8003ebc:	0800410f 	.word	0x0800410f
 8003ec0:	0800410f 	.word	0x0800410f
 8003ec4:	0800410f 	.word	0x0800410f
 8003ec8:	0800410f 	.word	0x0800410f
 8003ecc:	08003f03 	.word	0x08003f03
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003ed0:	4b94      	ldr	r3, [pc, #592]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0320 	and.w	r3, r3, #32
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d009      	beq.n	8003ef0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003edc:	4b91      	ldr	r3, [pc, #580]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	08db      	lsrs	r3, r3, #3
 8003ee2:	f003 0303 	and.w	r3, r3, #3
 8003ee6:	4a90      	ldr	r2, [pc, #576]	@ (8004128 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003ee8:	fa22 f303 	lsr.w	r3, r2, r3
 8003eec:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003eee:	e111      	b.n	8004114 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003ef0:	4b8d      	ldr	r3, [pc, #564]	@ (8004128 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003ef2:	61bb      	str	r3, [r7, #24]
      break;
 8003ef4:	e10e      	b.n	8004114 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003ef6:	4b8d      	ldr	r3, [pc, #564]	@ (800412c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003ef8:	61bb      	str	r3, [r7, #24]
      break;
 8003efa:	e10b      	b.n	8004114 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003efc:	4b8c      	ldr	r3, [pc, #560]	@ (8004130 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003efe:	61bb      	str	r3, [r7, #24]
      break;
 8003f00:	e108      	b.n	8004114 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003f02:	4b88      	ldr	r3, [pc, #544]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f06:	f003 0303 	and.w	r3, r3, #3
 8003f0a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003f0c:	4b85      	ldr	r3, [pc, #532]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f10:	091b      	lsrs	r3, r3, #4
 8003f12:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f16:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003f18:	4b82      	ldr	r3, [pc, #520]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f1c:	f003 0301 	and.w	r3, r3, #1
 8003f20:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003f22:	4b80      	ldr	r3, [pc, #512]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f26:	08db      	lsrs	r3, r3, #3
 8003f28:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003f2c:	68fa      	ldr	r2, [r7, #12]
 8003f2e:	fb02 f303 	mul.w	r3, r2, r3
 8003f32:	ee07 3a90 	vmov	s15, r3
 8003f36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f3a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	f000 80e1 	beq.w	8004108 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	2b02      	cmp	r3, #2
 8003f4a:	f000 8083 	beq.w	8004054 <HAL_RCC_GetSysClockFreq+0x204>
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	2b02      	cmp	r3, #2
 8003f52:	f200 80a1 	bhi.w	8004098 <HAL_RCC_GetSysClockFreq+0x248>
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d003      	beq.n	8003f64 <HAL_RCC_GetSysClockFreq+0x114>
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d056      	beq.n	8004010 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003f62:	e099      	b.n	8004098 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f64:	4b6f      	ldr	r3, [pc, #444]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 0320 	and.w	r3, r3, #32
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d02d      	beq.n	8003fcc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003f70:	4b6c      	ldr	r3, [pc, #432]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	08db      	lsrs	r3, r3, #3
 8003f76:	f003 0303 	and.w	r3, r3, #3
 8003f7a:	4a6b      	ldr	r2, [pc, #428]	@ (8004128 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003f7c:	fa22 f303 	lsr.w	r3, r2, r3
 8003f80:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	ee07 3a90 	vmov	s15, r3
 8003f88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	ee07 3a90 	vmov	s15, r3
 8003f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f9a:	4b62      	ldr	r3, [pc, #392]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fa2:	ee07 3a90 	vmov	s15, r3
 8003fa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003faa:	ed97 6a02 	vldr	s12, [r7, #8]
 8003fae:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004134 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003fb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fc6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003fca:	e087      	b.n	80040dc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	ee07 3a90 	vmov	s15, r3
 8003fd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fd6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004138 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003fda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fde:	4b51      	ldr	r3, [pc, #324]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fe2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fe6:	ee07 3a90 	vmov	s15, r3
 8003fea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fee:	ed97 6a02 	vldr	s12, [r7, #8]
 8003ff2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004134 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003ff6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ffa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ffe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004002:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004006:	ee67 7a27 	vmul.f32	s15, s14, s15
 800400a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800400e:	e065      	b.n	80040dc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	ee07 3a90 	vmov	s15, r3
 8004016:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800401a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800413c <HAL_RCC_GetSysClockFreq+0x2ec>
 800401e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004022:	4b40      	ldr	r3, [pc, #256]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004026:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800402a:	ee07 3a90 	vmov	s15, r3
 800402e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004032:	ed97 6a02 	vldr	s12, [r7, #8]
 8004036:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004134 <HAL_RCC_GetSysClockFreq+0x2e4>
 800403a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800403e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004042:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004046:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800404a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800404e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004052:	e043      	b.n	80040dc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	ee07 3a90 	vmov	s15, r3
 800405a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800405e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004140 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004062:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004066:	4b2f      	ldr	r3, [pc, #188]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800406a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800406e:	ee07 3a90 	vmov	s15, r3
 8004072:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004076:	ed97 6a02 	vldr	s12, [r7, #8]
 800407a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004134 <HAL_RCC_GetSysClockFreq+0x2e4>
 800407e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004082:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004086:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800408a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800408e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004092:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004096:	e021      	b.n	80040dc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	ee07 3a90 	vmov	s15, r3
 800409e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040a2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800413c <HAL_RCC_GetSysClockFreq+0x2ec>
 80040a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040aa:	4b1e      	ldr	r3, [pc, #120]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040b2:	ee07 3a90 	vmov	s15, r3
 80040b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80040be:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004134 <HAL_RCC_GetSysClockFreq+0x2e4>
 80040c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80040c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040d6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80040da:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80040dc:	4b11      	ldr	r3, [pc, #68]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040e0:	0a5b      	lsrs	r3, r3, #9
 80040e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040e6:	3301      	adds	r3, #1
 80040e8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	ee07 3a90 	vmov	s15, r3
 80040f0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80040f4:	edd7 6a07 	vldr	s13, [r7, #28]
 80040f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80040fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004100:	ee17 3a90 	vmov	r3, s15
 8004104:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004106:	e005      	b.n	8004114 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004108:	2300      	movs	r3, #0
 800410a:	61bb      	str	r3, [r7, #24]
      break;
 800410c:	e002      	b.n	8004114 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800410e:	4b07      	ldr	r3, [pc, #28]	@ (800412c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004110:	61bb      	str	r3, [r7, #24]
      break;
 8004112:	bf00      	nop
  }

  return sysclockfreq;
 8004114:	69bb      	ldr	r3, [r7, #24]
}
 8004116:	4618      	mov	r0, r3
 8004118:	3724      	adds	r7, #36	@ 0x24
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
 8004122:	bf00      	nop
 8004124:	58024400 	.word	0x58024400
 8004128:	03d09000 	.word	0x03d09000
 800412c:	003d0900 	.word	0x003d0900
 8004130:	017d7840 	.word	0x017d7840
 8004134:	46000000 	.word	0x46000000
 8004138:	4c742400 	.word	0x4c742400
 800413c:	4a742400 	.word	0x4a742400
 8004140:	4bbebc20 	.word	0x4bbebc20

08004144 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b082      	sub	sp, #8
 8004148:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800414a:	f7ff fe81 	bl	8003e50 <HAL_RCC_GetSysClockFreq>
 800414e:	4602      	mov	r2, r0
 8004150:	4b10      	ldr	r3, [pc, #64]	@ (8004194 <HAL_RCC_GetHCLKFreq+0x50>)
 8004152:	699b      	ldr	r3, [r3, #24]
 8004154:	0a1b      	lsrs	r3, r3, #8
 8004156:	f003 030f 	and.w	r3, r3, #15
 800415a:	490f      	ldr	r1, [pc, #60]	@ (8004198 <HAL_RCC_GetHCLKFreq+0x54>)
 800415c:	5ccb      	ldrb	r3, [r1, r3]
 800415e:	f003 031f 	and.w	r3, r3, #31
 8004162:	fa22 f303 	lsr.w	r3, r2, r3
 8004166:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004168:	4b0a      	ldr	r3, [pc, #40]	@ (8004194 <HAL_RCC_GetHCLKFreq+0x50>)
 800416a:	699b      	ldr	r3, [r3, #24]
 800416c:	f003 030f 	and.w	r3, r3, #15
 8004170:	4a09      	ldr	r2, [pc, #36]	@ (8004198 <HAL_RCC_GetHCLKFreq+0x54>)
 8004172:	5cd3      	ldrb	r3, [r2, r3]
 8004174:	f003 031f 	and.w	r3, r3, #31
 8004178:	687a      	ldr	r2, [r7, #4]
 800417a:	fa22 f303 	lsr.w	r3, r2, r3
 800417e:	4a07      	ldr	r2, [pc, #28]	@ (800419c <HAL_RCC_GetHCLKFreq+0x58>)
 8004180:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004182:	4a07      	ldr	r2, [pc, #28]	@ (80041a0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004188:	4b04      	ldr	r3, [pc, #16]	@ (800419c <HAL_RCC_GetHCLKFreq+0x58>)
 800418a:	681b      	ldr	r3, [r3, #0]
}
 800418c:	4618      	mov	r0, r3
 800418e:	3708      	adds	r7, #8
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}
 8004194:	58024400 	.word	0x58024400
 8004198:	080070e4 	.word	0x080070e4
 800419c:	24000004 	.word	0x24000004
 80041a0:	24000000 	.word	0x24000000

080041a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80041a8:	f7ff ffcc 	bl	8004144 <HAL_RCC_GetHCLKFreq>
 80041ac:	4602      	mov	r2, r0
 80041ae:	4b06      	ldr	r3, [pc, #24]	@ (80041c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041b0:	69db      	ldr	r3, [r3, #28]
 80041b2:	091b      	lsrs	r3, r3, #4
 80041b4:	f003 0307 	and.w	r3, r3, #7
 80041b8:	4904      	ldr	r1, [pc, #16]	@ (80041cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80041ba:	5ccb      	ldrb	r3, [r1, r3]
 80041bc:	f003 031f 	and.w	r3, r3, #31
 80041c0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	58024400 	.word	0x58024400
 80041cc:	080070e4 	.word	0x080070e4

080041d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80041d4:	f7ff ffb6 	bl	8004144 <HAL_RCC_GetHCLKFreq>
 80041d8:	4602      	mov	r2, r0
 80041da:	4b06      	ldr	r3, [pc, #24]	@ (80041f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041dc:	69db      	ldr	r3, [r3, #28]
 80041de:	0a1b      	lsrs	r3, r3, #8
 80041e0:	f003 0307 	and.w	r3, r3, #7
 80041e4:	4904      	ldr	r1, [pc, #16]	@ (80041f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80041e6:	5ccb      	ldrb	r3, [r1, r3]
 80041e8:	f003 031f 	and.w	r3, r3, #31
 80041ec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	58024400 	.word	0x58024400
 80041f8:	080070e4 	.word	0x080070e4

080041fc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004200:	b0ca      	sub	sp, #296	@ 0x128
 8004202:	af00      	add	r7, sp, #0
 8004204:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004208:	2300      	movs	r3, #0
 800420a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800420e:	2300      	movs	r3, #0
 8004210:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004214:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800421c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004220:	2500      	movs	r5, #0
 8004222:	ea54 0305 	orrs.w	r3, r4, r5
 8004226:	d049      	beq.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004228:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800422c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800422e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004232:	d02f      	beq.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004234:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004238:	d828      	bhi.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800423a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800423e:	d01a      	beq.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004240:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004244:	d822      	bhi.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004246:	2b00      	cmp	r3, #0
 8004248:	d003      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800424a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800424e:	d007      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004250:	e01c      	b.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004252:	4bb8      	ldr	r3, [pc, #736]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004256:	4ab7      	ldr	r2, [pc, #732]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004258:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800425c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800425e:	e01a      	b.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004260:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004264:	3308      	adds	r3, #8
 8004266:	2102      	movs	r1, #2
 8004268:	4618      	mov	r0, r3
 800426a:	f001 fc8f 	bl	8005b8c <RCCEx_PLL2_Config>
 800426e:	4603      	mov	r3, r0
 8004270:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004274:	e00f      	b.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004276:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800427a:	3328      	adds	r3, #40	@ 0x28
 800427c:	2102      	movs	r1, #2
 800427e:	4618      	mov	r0, r3
 8004280:	f001 fd36 	bl	8005cf0 <RCCEx_PLL3_Config>
 8004284:	4603      	mov	r3, r0
 8004286:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800428a:	e004      	b.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004292:	e000      	b.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004294:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004296:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800429a:	2b00      	cmp	r3, #0
 800429c:	d10a      	bne.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800429e:	4ba5      	ldr	r3, [pc, #660]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042a2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80042a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042ac:	4aa1      	ldr	r2, [pc, #644]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042ae:	430b      	orrs	r3, r1
 80042b0:	6513      	str	r3, [r2, #80]	@ 0x50
 80042b2:	e003      	b.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80042bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042c4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80042c8:	f04f 0900 	mov.w	r9, #0
 80042cc:	ea58 0309 	orrs.w	r3, r8, r9
 80042d0:	d047      	beq.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80042d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042d8:	2b04      	cmp	r3, #4
 80042da:	d82a      	bhi.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80042dc:	a201      	add	r2, pc, #4	@ (adr r2, 80042e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80042de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042e2:	bf00      	nop
 80042e4:	080042f9 	.word	0x080042f9
 80042e8:	08004307 	.word	0x08004307
 80042ec:	0800431d 	.word	0x0800431d
 80042f0:	0800433b 	.word	0x0800433b
 80042f4:	0800433b 	.word	0x0800433b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042f8:	4b8e      	ldr	r3, [pc, #568]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042fc:	4a8d      	ldr	r2, [pc, #564]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004302:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004304:	e01a      	b.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004306:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800430a:	3308      	adds	r3, #8
 800430c:	2100      	movs	r1, #0
 800430e:	4618      	mov	r0, r3
 8004310:	f001 fc3c 	bl	8005b8c <RCCEx_PLL2_Config>
 8004314:	4603      	mov	r3, r0
 8004316:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800431a:	e00f      	b.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800431c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004320:	3328      	adds	r3, #40	@ 0x28
 8004322:	2100      	movs	r1, #0
 8004324:	4618      	mov	r0, r3
 8004326:	f001 fce3 	bl	8005cf0 <RCCEx_PLL3_Config>
 800432a:	4603      	mov	r3, r0
 800432c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004330:	e004      	b.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004338:	e000      	b.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800433a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800433c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004340:	2b00      	cmp	r3, #0
 8004342:	d10a      	bne.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004344:	4b7b      	ldr	r3, [pc, #492]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004346:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004348:	f023 0107 	bic.w	r1, r3, #7
 800434c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004350:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004352:	4a78      	ldr	r2, [pc, #480]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004354:	430b      	orrs	r3, r1
 8004356:	6513      	str	r3, [r2, #80]	@ 0x50
 8004358:	e003      	b.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800435a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800435e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004362:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800436a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800436e:	f04f 0b00 	mov.w	fp, #0
 8004372:	ea5a 030b 	orrs.w	r3, sl, fp
 8004376:	d04c      	beq.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004378:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800437c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800437e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004382:	d030      	beq.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004384:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004388:	d829      	bhi.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800438a:	2bc0      	cmp	r3, #192	@ 0xc0
 800438c:	d02d      	beq.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800438e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004390:	d825      	bhi.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004392:	2b80      	cmp	r3, #128	@ 0x80
 8004394:	d018      	beq.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004396:	2b80      	cmp	r3, #128	@ 0x80
 8004398:	d821      	bhi.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800439a:	2b00      	cmp	r3, #0
 800439c:	d002      	beq.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800439e:	2b40      	cmp	r3, #64	@ 0x40
 80043a0:	d007      	beq.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80043a2:	e01c      	b.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043a4:	4b63      	ldr	r3, [pc, #396]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a8:	4a62      	ldr	r2, [pc, #392]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80043b0:	e01c      	b.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80043b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b6:	3308      	adds	r3, #8
 80043b8:	2100      	movs	r1, #0
 80043ba:	4618      	mov	r0, r3
 80043bc:	f001 fbe6 	bl	8005b8c <RCCEx_PLL2_Config>
 80043c0:	4603      	mov	r3, r0
 80043c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80043c6:	e011      	b.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80043c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043cc:	3328      	adds	r3, #40	@ 0x28
 80043ce:	2100      	movs	r1, #0
 80043d0:	4618      	mov	r0, r3
 80043d2:	f001 fc8d 	bl	8005cf0 <RCCEx_PLL3_Config>
 80043d6:	4603      	mov	r3, r0
 80043d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80043dc:	e006      	b.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043e4:	e002      	b.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80043e6:	bf00      	nop
 80043e8:	e000      	b.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80043ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d10a      	bne.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80043f4:	4b4f      	ldr	r3, [pc, #316]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043f8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80043fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004400:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004402:	4a4c      	ldr	r2, [pc, #304]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004404:	430b      	orrs	r3, r1
 8004406:	6513      	str	r3, [r2, #80]	@ 0x50
 8004408:	e003      	b.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800440a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800440e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800441a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800441e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004422:	2300      	movs	r3, #0
 8004424:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004428:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800442c:	460b      	mov	r3, r1
 800442e:	4313      	orrs	r3, r2
 8004430:	d053      	beq.n	80044da <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004432:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004436:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800443a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800443e:	d035      	beq.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004440:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004444:	d82e      	bhi.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004446:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800444a:	d031      	beq.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800444c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004450:	d828      	bhi.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004452:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004456:	d01a      	beq.n	800448e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004458:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800445c:	d822      	bhi.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800445e:	2b00      	cmp	r3, #0
 8004460:	d003      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004462:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004466:	d007      	beq.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004468:	e01c      	b.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800446a:	4b32      	ldr	r3, [pc, #200]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800446c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800446e:	4a31      	ldr	r2, [pc, #196]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004470:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004474:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004476:	e01c      	b.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004478:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800447c:	3308      	adds	r3, #8
 800447e:	2100      	movs	r1, #0
 8004480:	4618      	mov	r0, r3
 8004482:	f001 fb83 	bl	8005b8c <RCCEx_PLL2_Config>
 8004486:	4603      	mov	r3, r0
 8004488:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800448c:	e011      	b.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800448e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004492:	3328      	adds	r3, #40	@ 0x28
 8004494:	2100      	movs	r1, #0
 8004496:	4618      	mov	r0, r3
 8004498:	f001 fc2a 	bl	8005cf0 <RCCEx_PLL3_Config>
 800449c:	4603      	mov	r3, r0
 800449e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80044a2:	e006      	b.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044aa:	e002      	b.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80044ac:	bf00      	nop
 80044ae:	e000      	b.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80044b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d10b      	bne.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80044ba:	4b1e      	ldr	r3, [pc, #120]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044be:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80044c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044c6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80044ca:	4a1a      	ldr	r2, [pc, #104]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044cc:	430b      	orrs	r3, r1
 80044ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80044d0:	e003      	b.n	80044da <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80044da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044e2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80044e6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80044ea:	2300      	movs	r3, #0
 80044ec:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80044f0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80044f4:	460b      	mov	r3, r1
 80044f6:	4313      	orrs	r3, r2
 80044f8:	d056      	beq.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80044fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044fe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004502:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004506:	d038      	beq.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004508:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800450c:	d831      	bhi.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800450e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004512:	d034      	beq.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004514:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004518:	d82b      	bhi.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800451a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800451e:	d01d      	beq.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004520:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004524:	d825      	bhi.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004526:	2b00      	cmp	r3, #0
 8004528:	d006      	beq.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800452a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800452e:	d00a      	beq.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004530:	e01f      	b.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004532:	bf00      	nop
 8004534:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004538:	4ba2      	ldr	r3, [pc, #648]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800453a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800453c:	4aa1      	ldr	r2, [pc, #644]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800453e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004542:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004544:	e01c      	b.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004546:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800454a:	3308      	adds	r3, #8
 800454c:	2100      	movs	r1, #0
 800454e:	4618      	mov	r0, r3
 8004550:	f001 fb1c 	bl	8005b8c <RCCEx_PLL2_Config>
 8004554:	4603      	mov	r3, r0
 8004556:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800455a:	e011      	b.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800455c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004560:	3328      	adds	r3, #40	@ 0x28
 8004562:	2100      	movs	r1, #0
 8004564:	4618      	mov	r0, r3
 8004566:	f001 fbc3 	bl	8005cf0 <RCCEx_PLL3_Config>
 800456a:	4603      	mov	r3, r0
 800456c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004570:	e006      	b.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004578:	e002      	b.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800457a:	bf00      	nop
 800457c:	e000      	b.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800457e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004580:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004584:	2b00      	cmp	r3, #0
 8004586:	d10b      	bne.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004588:	4b8e      	ldr	r3, [pc, #568]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800458a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800458c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004594:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004598:	4a8a      	ldr	r2, [pc, #552]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800459a:	430b      	orrs	r3, r1
 800459c:	6593      	str	r3, [r2, #88]	@ 0x58
 800459e:	e003      	b.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80045a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80045b4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80045b8:	2300      	movs	r3, #0
 80045ba:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80045be:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80045c2:	460b      	mov	r3, r1
 80045c4:	4313      	orrs	r3, r2
 80045c6:	d03a      	beq.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80045c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ce:	2b30      	cmp	r3, #48	@ 0x30
 80045d0:	d01f      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80045d2:	2b30      	cmp	r3, #48	@ 0x30
 80045d4:	d819      	bhi.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80045d6:	2b20      	cmp	r3, #32
 80045d8:	d00c      	beq.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80045da:	2b20      	cmp	r3, #32
 80045dc:	d815      	bhi.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d019      	beq.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80045e2:	2b10      	cmp	r3, #16
 80045e4:	d111      	bne.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045e6:	4b77      	ldr	r3, [pc, #476]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ea:	4a76      	ldr	r2, [pc, #472]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80045f2:	e011      	b.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80045f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045f8:	3308      	adds	r3, #8
 80045fa:	2102      	movs	r1, #2
 80045fc:	4618      	mov	r0, r3
 80045fe:	f001 fac5 	bl	8005b8c <RCCEx_PLL2_Config>
 8004602:	4603      	mov	r3, r0
 8004604:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004608:	e006      	b.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004610:	e002      	b.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004612:	bf00      	nop
 8004614:	e000      	b.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004616:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004618:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800461c:	2b00      	cmp	r3, #0
 800461e:	d10a      	bne.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004620:	4b68      	ldr	r3, [pc, #416]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004622:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004624:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004628:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800462c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800462e:	4a65      	ldr	r2, [pc, #404]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004630:	430b      	orrs	r3, r1
 8004632:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004634:	e003      	b.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004636:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800463a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800463e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004646:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800464a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800464e:	2300      	movs	r3, #0
 8004650:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004654:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004658:	460b      	mov	r3, r1
 800465a:	4313      	orrs	r3, r2
 800465c:	d051      	beq.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800465e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004662:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004664:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004668:	d035      	beq.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800466a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800466e:	d82e      	bhi.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004670:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004674:	d031      	beq.n	80046da <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004676:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800467a:	d828      	bhi.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800467c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004680:	d01a      	beq.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004682:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004686:	d822      	bhi.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004688:	2b00      	cmp	r3, #0
 800468a:	d003      	beq.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800468c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004690:	d007      	beq.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004692:	e01c      	b.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004694:	4b4b      	ldr	r3, [pc, #300]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004698:	4a4a      	ldr	r2, [pc, #296]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800469a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800469e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80046a0:	e01c      	b.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80046a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a6:	3308      	adds	r3, #8
 80046a8:	2100      	movs	r1, #0
 80046aa:	4618      	mov	r0, r3
 80046ac:	f001 fa6e 	bl	8005b8c <RCCEx_PLL2_Config>
 80046b0:	4603      	mov	r3, r0
 80046b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80046b6:	e011      	b.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80046b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046bc:	3328      	adds	r3, #40	@ 0x28
 80046be:	2100      	movs	r1, #0
 80046c0:	4618      	mov	r0, r3
 80046c2:	f001 fb15 	bl	8005cf0 <RCCEx_PLL3_Config>
 80046c6:	4603      	mov	r3, r0
 80046c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80046cc:	e006      	b.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046d4:	e002      	b.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80046d6:	bf00      	nop
 80046d8:	e000      	b.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80046da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d10a      	bne.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80046e4:	4b37      	ldr	r3, [pc, #220]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046e8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80046ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046f2:	4a34      	ldr	r2, [pc, #208]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046f4:	430b      	orrs	r3, r1
 80046f6:	6513      	str	r3, [r2, #80]	@ 0x50
 80046f8:	e003      	b.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004702:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800470a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800470e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004712:	2300      	movs	r3, #0
 8004714:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004718:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800471c:	460b      	mov	r3, r1
 800471e:	4313      	orrs	r3, r2
 8004720:	d056      	beq.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004722:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004726:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004728:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800472c:	d033      	beq.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800472e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004732:	d82c      	bhi.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004734:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004738:	d02f      	beq.n	800479a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800473a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800473e:	d826      	bhi.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004740:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004744:	d02b      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004746:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800474a:	d820      	bhi.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800474c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004750:	d012      	beq.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004752:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004756:	d81a      	bhi.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004758:	2b00      	cmp	r3, #0
 800475a:	d022      	beq.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800475c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004760:	d115      	bne.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004762:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004766:	3308      	adds	r3, #8
 8004768:	2101      	movs	r1, #1
 800476a:	4618      	mov	r0, r3
 800476c:	f001 fa0e 	bl	8005b8c <RCCEx_PLL2_Config>
 8004770:	4603      	mov	r3, r0
 8004772:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004776:	e015      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004778:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800477c:	3328      	adds	r3, #40	@ 0x28
 800477e:	2101      	movs	r1, #1
 8004780:	4618      	mov	r0, r3
 8004782:	f001 fab5 	bl	8005cf0 <RCCEx_PLL3_Config>
 8004786:	4603      	mov	r3, r0
 8004788:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800478c:	e00a      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004794:	e006      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004796:	bf00      	nop
 8004798:	e004      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800479a:	bf00      	nop
 800479c:	e002      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800479e:	bf00      	nop
 80047a0:	e000      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80047a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d10d      	bne.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80047ac:	4b05      	ldr	r3, [pc, #20]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047b0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80047b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047ba:	4a02      	ldr	r2, [pc, #8]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047bc:	430b      	orrs	r3, r1
 80047be:	6513      	str	r3, [r2, #80]	@ 0x50
 80047c0:	e006      	b.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80047c2:	bf00      	nop
 80047c4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80047d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80047dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80047e0:	2300      	movs	r3, #0
 80047e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80047e6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80047ea:	460b      	mov	r3, r1
 80047ec:	4313      	orrs	r3, r2
 80047ee:	d055      	beq.n	800489c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80047f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047f4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80047f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80047fc:	d033      	beq.n	8004866 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80047fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004802:	d82c      	bhi.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004804:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004808:	d02f      	beq.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800480a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800480e:	d826      	bhi.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004810:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004814:	d02b      	beq.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8004816:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800481a:	d820      	bhi.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800481c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004820:	d012      	beq.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004822:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004826:	d81a      	bhi.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004828:	2b00      	cmp	r3, #0
 800482a:	d022      	beq.n	8004872 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800482c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004830:	d115      	bne.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004832:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004836:	3308      	adds	r3, #8
 8004838:	2101      	movs	r1, #1
 800483a:	4618      	mov	r0, r3
 800483c:	f001 f9a6 	bl	8005b8c <RCCEx_PLL2_Config>
 8004840:	4603      	mov	r3, r0
 8004842:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004846:	e015      	b.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004848:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800484c:	3328      	adds	r3, #40	@ 0x28
 800484e:	2101      	movs	r1, #1
 8004850:	4618      	mov	r0, r3
 8004852:	f001 fa4d 	bl	8005cf0 <RCCEx_PLL3_Config>
 8004856:	4603      	mov	r3, r0
 8004858:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800485c:	e00a      	b.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004864:	e006      	b.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004866:	bf00      	nop
 8004868:	e004      	b.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800486a:	bf00      	nop
 800486c:	e002      	b.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800486e:	bf00      	nop
 8004870:	e000      	b.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004872:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004874:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004878:	2b00      	cmp	r3, #0
 800487a:	d10b      	bne.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800487c:	4ba3      	ldr	r3, [pc, #652]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800487e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004880:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004884:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004888:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800488c:	4a9f      	ldr	r2, [pc, #636]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800488e:	430b      	orrs	r3, r1
 8004890:	6593      	str	r3, [r2, #88]	@ 0x58
 8004892:	e003      	b.n	800489c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004894:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004898:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800489c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048a4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80048a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80048ac:	2300      	movs	r3, #0
 80048ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80048b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80048b6:	460b      	mov	r3, r1
 80048b8:	4313      	orrs	r3, r2
 80048ba:	d037      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80048bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80048c6:	d00e      	beq.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80048c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80048cc:	d816      	bhi.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x700>
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d018      	beq.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80048d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80048d6:	d111      	bne.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048d8:	4b8c      	ldr	r3, [pc, #560]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80048da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048dc:	4a8b      	ldr	r2, [pc, #556]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80048de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80048e4:	e00f      	b.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80048e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ea:	3308      	adds	r3, #8
 80048ec:	2101      	movs	r1, #1
 80048ee:	4618      	mov	r0, r3
 80048f0:	f001 f94c 	bl	8005b8c <RCCEx_PLL2_Config>
 80048f4:	4603      	mov	r3, r0
 80048f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80048fa:	e004      	b.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004902:	e000      	b.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004904:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004906:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800490a:	2b00      	cmp	r3, #0
 800490c:	d10a      	bne.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800490e:	4b7f      	ldr	r3, [pc, #508]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004910:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004912:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004916:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800491a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800491c:	4a7b      	ldr	r2, [pc, #492]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800491e:	430b      	orrs	r3, r1
 8004920:	6513      	str	r3, [r2, #80]	@ 0x50
 8004922:	e003      	b.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004924:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004928:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800492c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004934:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004938:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800493c:	2300      	movs	r3, #0
 800493e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004942:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004946:	460b      	mov	r3, r1
 8004948:	4313      	orrs	r3, r2
 800494a:	d039      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800494c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004950:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004952:	2b03      	cmp	r3, #3
 8004954:	d81c      	bhi.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004956:	a201      	add	r2, pc, #4	@ (adr r2, 800495c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800495c:	08004999 	.word	0x08004999
 8004960:	0800496d 	.word	0x0800496d
 8004964:	0800497b 	.word	0x0800497b
 8004968:	08004999 	.word	0x08004999
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800496c:	4b67      	ldr	r3, [pc, #412]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800496e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004970:	4a66      	ldr	r2, [pc, #408]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004972:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004976:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004978:	e00f      	b.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800497a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800497e:	3308      	adds	r3, #8
 8004980:	2102      	movs	r1, #2
 8004982:	4618      	mov	r0, r3
 8004984:	f001 f902 	bl	8005b8c <RCCEx_PLL2_Config>
 8004988:	4603      	mov	r3, r0
 800498a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800498e:	e004      	b.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004996:	e000      	b.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004998:	bf00      	nop
    }

    if (ret == HAL_OK)
 800499a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d10a      	bne.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80049a2:	4b5a      	ldr	r3, [pc, #360]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049a6:	f023 0103 	bic.w	r1, r3, #3
 80049aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049b0:	4a56      	ldr	r2, [pc, #344]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049b2:	430b      	orrs	r3, r1
 80049b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80049b6:	e003      	b.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80049c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80049cc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80049d0:	2300      	movs	r3, #0
 80049d2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80049d6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80049da:	460b      	mov	r3, r1
 80049dc:	4313      	orrs	r3, r2
 80049de:	f000 809f 	beq.w	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80049e2:	4b4b      	ldr	r3, [pc, #300]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a4a      	ldr	r2, [pc, #296]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80049e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049ec:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80049ee:	f7fc fdb1 	bl	8001554 <HAL_GetTick>
 80049f2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80049f6:	e00b      	b.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049f8:	f7fc fdac 	bl	8001554 <HAL_GetTick>
 80049fc:	4602      	mov	r2, r0
 80049fe:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004a02:	1ad3      	subs	r3, r2, r3
 8004a04:	2b64      	cmp	r3, #100	@ 0x64
 8004a06:	d903      	bls.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004a08:	2303      	movs	r3, #3
 8004a0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a0e:	e005      	b.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a10:	4b3f      	ldr	r3, [pc, #252]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d0ed      	beq.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004a1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d179      	bne.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004a24:	4b39      	ldr	r3, [pc, #228]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a26:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004a28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a2c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004a30:	4053      	eors	r3, r2
 8004a32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d015      	beq.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004a3a:	4b34      	ldr	r3, [pc, #208]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a42:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004a46:	4b31      	ldr	r3, [pc, #196]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a4a:	4a30      	ldr	r2, [pc, #192]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a50:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004a52:	4b2e      	ldr	r3, [pc, #184]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a56:	4a2d      	ldr	r2, [pc, #180]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a5c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004a5e:	4a2b      	ldr	r2, [pc, #172]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a60:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004a64:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a6a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004a6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a72:	d118      	bne.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a74:	f7fc fd6e 	bl	8001554 <HAL_GetTick>
 8004a78:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004a7c:	e00d      	b.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a7e:	f7fc fd69 	bl	8001554 <HAL_GetTick>
 8004a82:	4602      	mov	r2, r0
 8004a84:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004a88:	1ad2      	subs	r2, r2, r3
 8004a8a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d903      	bls.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004a92:	2303      	movs	r3, #3
 8004a94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004a98:	e005      	b.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004a9a:	4b1c      	ldr	r3, [pc, #112]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a9e:	f003 0302 	and.w	r3, r3, #2
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d0eb      	beq.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004aa6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d129      	bne.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004aae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ab2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004ab6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004aba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004abe:	d10e      	bne.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004ac0:	4b12      	ldr	r3, [pc, #72]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ac2:	691b      	ldr	r3, [r3, #16]
 8004ac4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004ac8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004acc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004ad0:	091a      	lsrs	r2, r3, #4
 8004ad2:	4b10      	ldr	r3, [pc, #64]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	4a0d      	ldr	r2, [pc, #52]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ad8:	430b      	orrs	r3, r1
 8004ada:	6113      	str	r3, [r2, #16]
 8004adc:	e005      	b.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004ade:	4b0b      	ldr	r3, [pc, #44]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	4a0a      	ldr	r2, [pc, #40]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ae4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004ae8:	6113      	str	r3, [r2, #16]
 8004aea:	4b08      	ldr	r3, [pc, #32]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004aec:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004aee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004af2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004af6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004afa:	4a04      	ldr	r2, [pc, #16]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004afc:	430b      	orrs	r3, r1
 8004afe:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b00:	e00e      	b.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004b02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004b0a:	e009      	b.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004b0c:	58024400 	.word	0x58024400
 8004b10:	58024800 	.word	0x58024800
 8004b14:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004b20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b28:	f002 0301 	and.w	r3, r2, #1
 8004b2c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004b30:	2300      	movs	r3, #0
 8004b32:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004b36:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004b3a:	460b      	mov	r3, r1
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	f000 8089 	beq.w	8004c54 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004b42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b46:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b48:	2b28      	cmp	r3, #40	@ 0x28
 8004b4a:	d86b      	bhi.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004b4c:	a201      	add	r2, pc, #4	@ (adr r2, 8004b54 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b52:	bf00      	nop
 8004b54:	08004c2d 	.word	0x08004c2d
 8004b58:	08004c25 	.word	0x08004c25
 8004b5c:	08004c25 	.word	0x08004c25
 8004b60:	08004c25 	.word	0x08004c25
 8004b64:	08004c25 	.word	0x08004c25
 8004b68:	08004c25 	.word	0x08004c25
 8004b6c:	08004c25 	.word	0x08004c25
 8004b70:	08004c25 	.word	0x08004c25
 8004b74:	08004bf9 	.word	0x08004bf9
 8004b78:	08004c25 	.word	0x08004c25
 8004b7c:	08004c25 	.word	0x08004c25
 8004b80:	08004c25 	.word	0x08004c25
 8004b84:	08004c25 	.word	0x08004c25
 8004b88:	08004c25 	.word	0x08004c25
 8004b8c:	08004c25 	.word	0x08004c25
 8004b90:	08004c25 	.word	0x08004c25
 8004b94:	08004c0f 	.word	0x08004c0f
 8004b98:	08004c25 	.word	0x08004c25
 8004b9c:	08004c25 	.word	0x08004c25
 8004ba0:	08004c25 	.word	0x08004c25
 8004ba4:	08004c25 	.word	0x08004c25
 8004ba8:	08004c25 	.word	0x08004c25
 8004bac:	08004c25 	.word	0x08004c25
 8004bb0:	08004c25 	.word	0x08004c25
 8004bb4:	08004c2d 	.word	0x08004c2d
 8004bb8:	08004c25 	.word	0x08004c25
 8004bbc:	08004c25 	.word	0x08004c25
 8004bc0:	08004c25 	.word	0x08004c25
 8004bc4:	08004c25 	.word	0x08004c25
 8004bc8:	08004c25 	.word	0x08004c25
 8004bcc:	08004c25 	.word	0x08004c25
 8004bd0:	08004c25 	.word	0x08004c25
 8004bd4:	08004c2d 	.word	0x08004c2d
 8004bd8:	08004c25 	.word	0x08004c25
 8004bdc:	08004c25 	.word	0x08004c25
 8004be0:	08004c25 	.word	0x08004c25
 8004be4:	08004c25 	.word	0x08004c25
 8004be8:	08004c25 	.word	0x08004c25
 8004bec:	08004c25 	.word	0x08004c25
 8004bf0:	08004c25 	.word	0x08004c25
 8004bf4:	08004c2d 	.word	0x08004c2d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004bf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bfc:	3308      	adds	r3, #8
 8004bfe:	2101      	movs	r1, #1
 8004c00:	4618      	mov	r0, r3
 8004c02:	f000 ffc3 	bl	8005b8c <RCCEx_PLL2_Config>
 8004c06:	4603      	mov	r3, r0
 8004c08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004c0c:	e00f      	b.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004c0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c12:	3328      	adds	r3, #40	@ 0x28
 8004c14:	2101      	movs	r1, #1
 8004c16:	4618      	mov	r0, r3
 8004c18:	f001 f86a 	bl	8005cf0 <RCCEx_PLL3_Config>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004c22:	e004      	b.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c2a:	e000      	b.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004c2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d10a      	bne.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004c36:	4bbf      	ldr	r3, [pc, #764]	@ (8004f34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c3a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004c3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c42:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c44:	4abb      	ldr	r2, [pc, #748]	@ (8004f34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004c46:	430b      	orrs	r3, r1
 8004c48:	6553      	str	r3, [r2, #84]	@ 0x54
 8004c4a:	e003      	b.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004c54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c5c:	f002 0302 	and.w	r3, r2, #2
 8004c60:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004c64:	2300      	movs	r3, #0
 8004c66:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004c6a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004c6e:	460b      	mov	r3, r1
 8004c70:	4313      	orrs	r3, r2
 8004c72:	d041      	beq.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004c74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c7a:	2b05      	cmp	r3, #5
 8004c7c:	d824      	bhi.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004c7e:	a201      	add	r2, pc, #4	@ (adr r2, 8004c84 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c84:	08004cd1 	.word	0x08004cd1
 8004c88:	08004c9d 	.word	0x08004c9d
 8004c8c:	08004cb3 	.word	0x08004cb3
 8004c90:	08004cd1 	.word	0x08004cd1
 8004c94:	08004cd1 	.word	0x08004cd1
 8004c98:	08004cd1 	.word	0x08004cd1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004c9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ca0:	3308      	adds	r3, #8
 8004ca2:	2101      	movs	r1, #1
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f000 ff71 	bl	8005b8c <RCCEx_PLL2_Config>
 8004caa:	4603      	mov	r3, r0
 8004cac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004cb0:	e00f      	b.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004cb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cb6:	3328      	adds	r3, #40	@ 0x28
 8004cb8:	2101      	movs	r1, #1
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f001 f818 	bl	8005cf0 <RCCEx_PLL3_Config>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004cc6:	e004      	b.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004cce:	e000      	b.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004cd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d10a      	bne.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004cda:	4b96      	ldr	r3, [pc, #600]	@ (8004f34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004cdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cde:	f023 0107 	bic.w	r1, r3, #7
 8004ce2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ce6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004ce8:	4a92      	ldr	r2, [pc, #584]	@ (8004f34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004cea:	430b      	orrs	r3, r1
 8004cec:	6553      	str	r3, [r2, #84]	@ 0x54
 8004cee:	e003      	b.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cf0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cf4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004cf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d00:	f002 0304 	and.w	r3, r2, #4
 8004d04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004d08:	2300      	movs	r3, #0
 8004d0a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004d0e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004d12:	460b      	mov	r3, r1
 8004d14:	4313      	orrs	r3, r2
 8004d16:	d044      	beq.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004d18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d20:	2b05      	cmp	r3, #5
 8004d22:	d825      	bhi.n	8004d70 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004d24:	a201      	add	r2, pc, #4	@ (adr r2, 8004d2c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004d26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d2a:	bf00      	nop
 8004d2c:	08004d79 	.word	0x08004d79
 8004d30:	08004d45 	.word	0x08004d45
 8004d34:	08004d5b 	.word	0x08004d5b
 8004d38:	08004d79 	.word	0x08004d79
 8004d3c:	08004d79 	.word	0x08004d79
 8004d40:	08004d79 	.word	0x08004d79
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004d44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d48:	3308      	adds	r3, #8
 8004d4a:	2101      	movs	r1, #1
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f000 ff1d 	bl	8005b8c <RCCEx_PLL2_Config>
 8004d52:	4603      	mov	r3, r0
 8004d54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004d58:	e00f      	b.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d5e:	3328      	adds	r3, #40	@ 0x28
 8004d60:	2101      	movs	r1, #1
 8004d62:	4618      	mov	r0, r3
 8004d64:	f000 ffc4 	bl	8005cf0 <RCCEx_PLL3_Config>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004d6e:	e004      	b.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d70:	2301      	movs	r3, #1
 8004d72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d76:	e000      	b.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004d78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d10b      	bne.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d82:	4b6c      	ldr	r3, [pc, #432]	@ (8004f34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d86:	f023 0107 	bic.w	r1, r3, #7
 8004d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d92:	4a68      	ldr	r2, [pc, #416]	@ (8004f34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d94:	430b      	orrs	r3, r1
 8004d96:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d98:	e003      	b.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004daa:	f002 0320 	and.w	r3, r2, #32
 8004dae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004db2:	2300      	movs	r3, #0
 8004db4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004db8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004dbc:	460b      	mov	r3, r1
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	d055      	beq.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004dce:	d033      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004dd0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004dd4:	d82c      	bhi.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004dd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dda:	d02f      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004ddc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004de0:	d826      	bhi.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004de2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004de6:	d02b      	beq.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004de8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004dec:	d820      	bhi.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004dee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004df2:	d012      	beq.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004df4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004df8:	d81a      	bhi.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d022      	beq.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004dfe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e02:	d115      	bne.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e08:	3308      	adds	r3, #8
 8004e0a:	2100      	movs	r1, #0
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f000 febd 	bl	8005b8c <RCCEx_PLL2_Config>
 8004e12:	4603      	mov	r3, r0
 8004e14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004e18:	e015      	b.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004e1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e1e:	3328      	adds	r3, #40	@ 0x28
 8004e20:	2102      	movs	r1, #2
 8004e22:	4618      	mov	r0, r3
 8004e24:	f000 ff64 	bl	8005cf0 <RCCEx_PLL3_Config>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004e2e:	e00a      	b.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e36:	e006      	b.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004e38:	bf00      	nop
 8004e3a:	e004      	b.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004e3c:	bf00      	nop
 8004e3e:	e002      	b.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004e40:	bf00      	nop
 8004e42:	e000      	b.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004e44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d10b      	bne.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004e4e:	4b39      	ldr	r3, [pc, #228]	@ (8004f34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e52:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e5e:	4a35      	ldr	r2, [pc, #212]	@ (8004f34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e60:	430b      	orrs	r3, r1
 8004e62:	6553      	str	r3, [r2, #84]	@ 0x54
 8004e64:	e003      	b.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e6a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004e6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e76:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004e7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004e7e:	2300      	movs	r3, #0
 8004e80:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004e84:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004e88:	460b      	mov	r3, r1
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	d058      	beq.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004e8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e92:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e96:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004e9a:	d033      	beq.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004e9c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004ea0:	d82c      	bhi.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004ea2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ea6:	d02f      	beq.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004ea8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004eac:	d826      	bhi.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004eae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004eb2:	d02b      	beq.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004eb4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004eb8:	d820      	bhi.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004eba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ebe:	d012      	beq.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004ec0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ec4:	d81a      	bhi.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d022      	beq.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004eca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ece:	d115      	bne.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004ed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ed4:	3308      	adds	r3, #8
 8004ed6:	2100      	movs	r1, #0
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f000 fe57 	bl	8005b8c <RCCEx_PLL2_Config>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004ee4:	e015      	b.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004ee6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eea:	3328      	adds	r3, #40	@ 0x28
 8004eec:	2102      	movs	r1, #2
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f000 fefe 	bl	8005cf0 <RCCEx_PLL3_Config>
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004efa:	e00a      	b.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004efc:	2301      	movs	r3, #1
 8004efe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f02:	e006      	b.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004f04:	bf00      	nop
 8004f06:	e004      	b.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004f08:	bf00      	nop
 8004f0a:	e002      	b.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004f0c:	bf00      	nop
 8004f0e:	e000      	b.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004f10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d10e      	bne.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004f1a:	4b06      	ldr	r3, [pc, #24]	@ (8004f34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f1e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f26:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f2a:	4a02      	ldr	r2, [pc, #8]	@ (8004f34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f2c:	430b      	orrs	r3, r1
 8004f2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f30:	e006      	b.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004f32:	bf00      	nop
 8004f34:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004f40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f48:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004f4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004f50:	2300      	movs	r3, #0
 8004f52:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004f56:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004f5a:	460b      	mov	r3, r1
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	d055      	beq.n	800500c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004f60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f64:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004f68:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004f6c:	d033      	beq.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004f6e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004f72:	d82c      	bhi.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004f74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f78:	d02f      	beq.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004f7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f7e:	d826      	bhi.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004f80:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004f84:	d02b      	beq.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004f86:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004f8a:	d820      	bhi.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004f8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f90:	d012      	beq.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004f92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f96:	d81a      	bhi.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d022      	beq.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004f9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fa0:	d115      	bne.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fa6:	3308      	adds	r3, #8
 8004fa8:	2100      	movs	r1, #0
 8004faa:	4618      	mov	r0, r3
 8004fac:	f000 fdee 	bl	8005b8c <RCCEx_PLL2_Config>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004fb6:	e015      	b.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004fb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fbc:	3328      	adds	r3, #40	@ 0x28
 8004fbe:	2102      	movs	r1, #2
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f000 fe95 	bl	8005cf0 <RCCEx_PLL3_Config>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004fcc:	e00a      	b.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004fd4:	e006      	b.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004fd6:	bf00      	nop
 8004fd8:	e004      	b.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004fda:	bf00      	nop
 8004fdc:	e002      	b.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004fde:	bf00      	nop
 8004fe0:	e000      	b.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004fe2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fe4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d10b      	bne.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004fec:	4ba1      	ldr	r3, [pc, #644]	@ (8005274 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004fee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ff0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ff8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004ffc:	4a9d      	ldr	r2, [pc, #628]	@ (8005274 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ffe:	430b      	orrs	r3, r1
 8005000:	6593      	str	r3, [r2, #88]	@ 0x58
 8005002:	e003      	b.n	800500c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005004:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005008:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800500c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005014:	f002 0308 	and.w	r3, r2, #8
 8005018:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800501c:	2300      	movs	r3, #0
 800501e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005022:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005026:	460b      	mov	r3, r1
 8005028:	4313      	orrs	r3, r2
 800502a:	d01e      	beq.n	800506a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800502c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005030:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005034:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005038:	d10c      	bne.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800503a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800503e:	3328      	adds	r3, #40	@ 0x28
 8005040:	2102      	movs	r1, #2
 8005042:	4618      	mov	r0, r3
 8005044:	f000 fe54 	bl	8005cf0 <RCCEx_PLL3_Config>
 8005048:	4603      	mov	r3, r0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d002      	beq.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005054:	4b87      	ldr	r3, [pc, #540]	@ (8005274 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005056:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005058:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800505c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005060:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005064:	4a83      	ldr	r2, [pc, #524]	@ (8005274 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005066:	430b      	orrs	r3, r1
 8005068:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800506a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800506e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005072:	f002 0310 	and.w	r3, r2, #16
 8005076:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800507a:	2300      	movs	r3, #0
 800507c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005080:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005084:	460b      	mov	r3, r1
 8005086:	4313      	orrs	r3, r2
 8005088:	d01e      	beq.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800508a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800508e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005092:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005096:	d10c      	bne.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005098:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800509c:	3328      	adds	r3, #40	@ 0x28
 800509e:	2102      	movs	r1, #2
 80050a0:	4618      	mov	r0, r3
 80050a2:	f000 fe25 	bl	8005cf0 <RCCEx_PLL3_Config>
 80050a6:	4603      	mov	r3, r0
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d002      	beq.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80050b2:	4b70      	ldr	r3, [pc, #448]	@ (8005274 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050b6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80050ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80050c2:	4a6c      	ldr	r2, [pc, #432]	@ (8005274 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050c4:	430b      	orrs	r3, r1
 80050c6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80050c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80050d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80050d8:	2300      	movs	r3, #0
 80050da:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80050de:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80050e2:	460b      	mov	r3, r1
 80050e4:	4313      	orrs	r3, r2
 80050e6:	d03e      	beq.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80050e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80050f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80050f4:	d022      	beq.n	800513c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80050f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80050fa:	d81b      	bhi.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d003      	beq.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005100:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005104:	d00b      	beq.n	800511e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005106:	e015      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005108:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800510c:	3308      	adds	r3, #8
 800510e:	2100      	movs	r1, #0
 8005110:	4618      	mov	r0, r3
 8005112:	f000 fd3b 	bl	8005b8c <RCCEx_PLL2_Config>
 8005116:	4603      	mov	r3, r0
 8005118:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800511c:	e00f      	b.n	800513e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800511e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005122:	3328      	adds	r3, #40	@ 0x28
 8005124:	2102      	movs	r1, #2
 8005126:	4618      	mov	r0, r3
 8005128:	f000 fde2 	bl	8005cf0 <RCCEx_PLL3_Config>
 800512c:	4603      	mov	r3, r0
 800512e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005132:	e004      	b.n	800513e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800513a:	e000      	b.n	800513e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800513c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800513e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005142:	2b00      	cmp	r3, #0
 8005144:	d10b      	bne.n	800515e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005146:	4b4b      	ldr	r3, [pc, #300]	@ (8005274 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800514a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800514e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005152:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005156:	4a47      	ldr	r2, [pc, #284]	@ (8005274 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005158:	430b      	orrs	r3, r1
 800515a:	6593      	str	r3, [r2, #88]	@ 0x58
 800515c:	e003      	b.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800515e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005162:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005166:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800516a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800516e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005172:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005174:	2300      	movs	r3, #0
 8005176:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005178:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800517c:	460b      	mov	r3, r1
 800517e:	4313      	orrs	r3, r2
 8005180:	d03b      	beq.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005182:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005186:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800518a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800518e:	d01f      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005190:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005194:	d818      	bhi.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005196:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800519a:	d003      	beq.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800519c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80051a0:	d007      	beq.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80051a2:	e011      	b.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051a4:	4b33      	ldr	r3, [pc, #204]	@ (8005274 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051a8:	4a32      	ldr	r2, [pc, #200]	@ (8005274 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80051b0:	e00f      	b.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80051b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051b6:	3328      	adds	r3, #40	@ 0x28
 80051b8:	2101      	movs	r1, #1
 80051ba:	4618      	mov	r0, r3
 80051bc:	f000 fd98 	bl	8005cf0 <RCCEx_PLL3_Config>
 80051c0:	4603      	mov	r3, r0
 80051c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80051c6:	e004      	b.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051ce:	e000      	b.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80051d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d10b      	bne.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80051da:	4b26      	ldr	r3, [pc, #152]	@ (8005274 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051de:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80051e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ea:	4a22      	ldr	r2, [pc, #136]	@ (8005274 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051ec:	430b      	orrs	r3, r1
 80051ee:	6553      	str	r3, [r2, #84]	@ 0x54
 80051f0:	e003      	b.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80051fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005202:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005206:	673b      	str	r3, [r7, #112]	@ 0x70
 8005208:	2300      	movs	r3, #0
 800520a:	677b      	str	r3, [r7, #116]	@ 0x74
 800520c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005210:	460b      	mov	r3, r1
 8005212:	4313      	orrs	r3, r2
 8005214:	d034      	beq.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005216:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800521a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800521c:	2b00      	cmp	r3, #0
 800521e:	d003      	beq.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005220:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005224:	d007      	beq.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005226:	e011      	b.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005228:	4b12      	ldr	r3, [pc, #72]	@ (8005274 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800522a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800522c:	4a11      	ldr	r2, [pc, #68]	@ (8005274 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800522e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005232:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005234:	e00e      	b.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005236:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800523a:	3308      	adds	r3, #8
 800523c:	2102      	movs	r1, #2
 800523e:	4618      	mov	r0, r3
 8005240:	f000 fca4 	bl	8005b8c <RCCEx_PLL2_Config>
 8005244:	4603      	mov	r3, r0
 8005246:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800524a:	e003      	b.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005252:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005254:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005258:	2b00      	cmp	r3, #0
 800525a:	d10d      	bne.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800525c:	4b05      	ldr	r3, [pc, #20]	@ (8005274 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800525e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005260:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005264:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005268:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800526a:	4a02      	ldr	r2, [pc, #8]	@ (8005274 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800526c:	430b      	orrs	r3, r1
 800526e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005270:	e006      	b.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005272:	bf00      	nop
 8005274:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005278:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800527c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005280:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005288:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800528c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800528e:	2300      	movs	r3, #0
 8005290:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005292:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005296:	460b      	mov	r3, r1
 8005298:	4313      	orrs	r3, r2
 800529a:	d00c      	beq.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800529c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052a0:	3328      	adds	r3, #40	@ 0x28
 80052a2:	2102      	movs	r1, #2
 80052a4:	4618      	mov	r0, r3
 80052a6:	f000 fd23 	bl	8005cf0 <RCCEx_PLL3_Config>
 80052aa:	4603      	mov	r3, r0
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d002      	beq.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80052b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052be:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80052c2:	663b      	str	r3, [r7, #96]	@ 0x60
 80052c4:	2300      	movs	r3, #0
 80052c6:	667b      	str	r3, [r7, #100]	@ 0x64
 80052c8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80052cc:	460b      	mov	r3, r1
 80052ce:	4313      	orrs	r3, r2
 80052d0:	d038      	beq.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80052d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052de:	d018      	beq.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80052e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052e4:	d811      	bhi.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80052e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052ea:	d014      	beq.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80052ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052f0:	d80b      	bhi.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d011      	beq.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80052f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052fa:	d106      	bne.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052fc:	4bc3      	ldr	r3, [pc, #780]	@ (800560c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005300:	4ac2      	ldr	r2, [pc, #776]	@ (800560c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005302:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005306:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005308:	e008      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005310:	e004      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005312:	bf00      	nop
 8005314:	e002      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005316:	bf00      	nop
 8005318:	e000      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800531a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800531c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005320:	2b00      	cmp	r3, #0
 8005322:	d10b      	bne.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005324:	4bb9      	ldr	r3, [pc, #740]	@ (800560c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005326:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005328:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800532c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005330:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005334:	4ab5      	ldr	r2, [pc, #724]	@ (800560c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005336:	430b      	orrs	r3, r1
 8005338:	6553      	str	r3, [r2, #84]	@ 0x54
 800533a:	e003      	b.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800533c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005340:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005344:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800534c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005350:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005352:	2300      	movs	r3, #0
 8005354:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005356:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800535a:	460b      	mov	r3, r1
 800535c:	4313      	orrs	r3, r2
 800535e:	d009      	beq.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005360:	4baa      	ldr	r3, [pc, #680]	@ (800560c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005362:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005364:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005368:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800536c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800536e:	4aa7      	ldr	r2, [pc, #668]	@ (800560c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005370:	430b      	orrs	r3, r1
 8005372:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005374:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800537c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005380:	653b      	str	r3, [r7, #80]	@ 0x50
 8005382:	2300      	movs	r3, #0
 8005384:	657b      	str	r3, [r7, #84]	@ 0x54
 8005386:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800538a:	460b      	mov	r3, r1
 800538c:	4313      	orrs	r3, r2
 800538e:	d00a      	beq.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005390:	4b9e      	ldr	r3, [pc, #632]	@ (800560c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005392:	691b      	ldr	r3, [r3, #16]
 8005394:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005398:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800539c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80053a0:	4a9a      	ldr	r2, [pc, #616]	@ (800560c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053a2:	430b      	orrs	r3, r1
 80053a4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80053a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ae:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80053b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80053b4:	2300      	movs	r3, #0
 80053b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053b8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80053bc:	460b      	mov	r3, r1
 80053be:	4313      	orrs	r3, r2
 80053c0:	d009      	beq.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80053c2:	4b92      	ldr	r3, [pc, #584]	@ (800560c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053c6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80053ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80053d0:	4a8e      	ldr	r2, [pc, #568]	@ (800560c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053d2:	430b      	orrs	r3, r1
 80053d4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80053d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053de:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80053e2:	643b      	str	r3, [r7, #64]	@ 0x40
 80053e4:	2300      	movs	r3, #0
 80053e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80053e8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80053ec:	460b      	mov	r3, r1
 80053ee:	4313      	orrs	r3, r2
 80053f0:	d00e      	beq.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80053f2:	4b86      	ldr	r3, [pc, #536]	@ (800560c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053f4:	691b      	ldr	r3, [r3, #16]
 80053f6:	4a85      	ldr	r2, [pc, #532]	@ (800560c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053f8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80053fc:	6113      	str	r3, [r2, #16]
 80053fe:	4b83      	ldr	r3, [pc, #524]	@ (800560c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005400:	6919      	ldr	r1, [r3, #16]
 8005402:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005406:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800540a:	4a80      	ldr	r2, [pc, #512]	@ (800560c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800540c:	430b      	orrs	r3, r1
 800540e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005410:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005418:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800541c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800541e:	2300      	movs	r3, #0
 8005420:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005422:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005426:	460b      	mov	r3, r1
 8005428:	4313      	orrs	r3, r2
 800542a:	d009      	beq.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800542c:	4b77      	ldr	r3, [pc, #476]	@ (800560c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800542e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005430:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005434:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005438:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800543a:	4a74      	ldr	r2, [pc, #464]	@ (800560c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800543c:	430b      	orrs	r3, r1
 800543e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005448:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800544c:	633b      	str	r3, [r7, #48]	@ 0x30
 800544e:	2300      	movs	r3, #0
 8005450:	637b      	str	r3, [r7, #52]	@ 0x34
 8005452:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005456:	460b      	mov	r3, r1
 8005458:	4313      	orrs	r3, r2
 800545a:	d00a      	beq.n	8005472 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800545c:	4b6b      	ldr	r3, [pc, #428]	@ (800560c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800545e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005460:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005464:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005468:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800546c:	4a67      	ldr	r2, [pc, #412]	@ (800560c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800546e:	430b      	orrs	r3, r1
 8005470:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005472:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800547a:	2100      	movs	r1, #0
 800547c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800547e:	f003 0301 	and.w	r3, r3, #1
 8005482:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005484:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005488:	460b      	mov	r3, r1
 800548a:	4313      	orrs	r3, r2
 800548c:	d011      	beq.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800548e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005492:	3308      	adds	r3, #8
 8005494:	2100      	movs	r1, #0
 8005496:	4618      	mov	r0, r3
 8005498:	f000 fb78 	bl	8005b8c <RCCEx_PLL2_Config>
 800549c:	4603      	mov	r3, r0
 800549e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80054a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d003      	beq.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80054b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ba:	2100      	movs	r1, #0
 80054bc:	6239      	str	r1, [r7, #32]
 80054be:	f003 0302 	and.w	r3, r3, #2
 80054c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80054c4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80054c8:	460b      	mov	r3, r1
 80054ca:	4313      	orrs	r3, r2
 80054cc:	d011      	beq.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80054ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054d2:	3308      	adds	r3, #8
 80054d4:	2101      	movs	r1, #1
 80054d6:	4618      	mov	r0, r3
 80054d8:	f000 fb58 	bl	8005b8c <RCCEx_PLL2_Config>
 80054dc:	4603      	mov	r3, r0
 80054de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80054e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d003      	beq.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80054f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054fa:	2100      	movs	r1, #0
 80054fc:	61b9      	str	r1, [r7, #24]
 80054fe:	f003 0304 	and.w	r3, r3, #4
 8005502:	61fb      	str	r3, [r7, #28]
 8005504:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005508:	460b      	mov	r3, r1
 800550a:	4313      	orrs	r3, r2
 800550c:	d011      	beq.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800550e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005512:	3308      	adds	r3, #8
 8005514:	2102      	movs	r1, #2
 8005516:	4618      	mov	r0, r3
 8005518:	f000 fb38 	bl	8005b8c <RCCEx_PLL2_Config>
 800551c:	4603      	mov	r3, r0
 800551e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005522:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005526:	2b00      	cmp	r3, #0
 8005528:	d003      	beq.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800552a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800552e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005532:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800553a:	2100      	movs	r1, #0
 800553c:	6139      	str	r1, [r7, #16]
 800553e:	f003 0308 	and.w	r3, r3, #8
 8005542:	617b      	str	r3, [r7, #20]
 8005544:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005548:	460b      	mov	r3, r1
 800554a:	4313      	orrs	r3, r2
 800554c:	d011      	beq.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800554e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005552:	3328      	adds	r3, #40	@ 0x28
 8005554:	2100      	movs	r1, #0
 8005556:	4618      	mov	r0, r3
 8005558:	f000 fbca 	bl	8005cf0 <RCCEx_PLL3_Config>
 800555c:	4603      	mov	r3, r0
 800555e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005562:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005566:	2b00      	cmp	r3, #0
 8005568:	d003      	beq.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800556a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800556e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800557a:	2100      	movs	r1, #0
 800557c:	60b9      	str	r1, [r7, #8]
 800557e:	f003 0310 	and.w	r3, r3, #16
 8005582:	60fb      	str	r3, [r7, #12]
 8005584:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005588:	460b      	mov	r3, r1
 800558a:	4313      	orrs	r3, r2
 800558c:	d011      	beq.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800558e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005592:	3328      	adds	r3, #40	@ 0x28
 8005594:	2101      	movs	r1, #1
 8005596:	4618      	mov	r0, r3
 8005598:	f000 fbaa 	bl	8005cf0 <RCCEx_PLL3_Config>
 800559c:	4603      	mov	r3, r0
 800559e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80055a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d003      	beq.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80055b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ba:	2100      	movs	r1, #0
 80055bc:	6039      	str	r1, [r7, #0]
 80055be:	f003 0320 	and.w	r3, r3, #32
 80055c2:	607b      	str	r3, [r7, #4]
 80055c4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80055c8:	460b      	mov	r3, r1
 80055ca:	4313      	orrs	r3, r2
 80055cc:	d011      	beq.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80055ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055d2:	3328      	adds	r3, #40	@ 0x28
 80055d4:	2102      	movs	r1, #2
 80055d6:	4618      	mov	r0, r3
 80055d8:	f000 fb8a 	bl	8005cf0 <RCCEx_PLL3_Config>
 80055dc:	4603      	mov	r3, r0
 80055de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80055e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d003      	beq.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80055f2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d101      	bne.n	80055fe <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80055fa:	2300      	movs	r3, #0
 80055fc:	e000      	b.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
}
 8005600:	4618      	mov	r0, r3
 8005602:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005606:	46bd      	mov	sp, r7
 8005608:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800560c:	58024400 	.word	0x58024400

08005610 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005614:	f7fe fd96 	bl	8004144 <HAL_RCC_GetHCLKFreq>
 8005618:	4602      	mov	r2, r0
 800561a:	4b06      	ldr	r3, [pc, #24]	@ (8005634 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800561c:	6a1b      	ldr	r3, [r3, #32]
 800561e:	091b      	lsrs	r3, r3, #4
 8005620:	f003 0307 	and.w	r3, r3, #7
 8005624:	4904      	ldr	r1, [pc, #16]	@ (8005638 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005626:	5ccb      	ldrb	r3, [r1, r3]
 8005628:	f003 031f 	and.w	r3, r3, #31
 800562c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005630:	4618      	mov	r0, r3
 8005632:	bd80      	pop	{r7, pc}
 8005634:	58024400 	.word	0x58024400
 8005638:	080070e4 	.word	0x080070e4

0800563c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800563c:	b480      	push	{r7}
 800563e:	b089      	sub	sp, #36	@ 0x24
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005644:	4ba1      	ldr	r3, [pc, #644]	@ (80058cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005648:	f003 0303 	and.w	r3, r3, #3
 800564c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800564e:	4b9f      	ldr	r3, [pc, #636]	@ (80058cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005650:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005652:	0b1b      	lsrs	r3, r3, #12
 8005654:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005658:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800565a:	4b9c      	ldr	r3, [pc, #624]	@ (80058cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800565c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800565e:	091b      	lsrs	r3, r3, #4
 8005660:	f003 0301 	and.w	r3, r3, #1
 8005664:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005666:	4b99      	ldr	r3, [pc, #612]	@ (80058cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005668:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800566a:	08db      	lsrs	r3, r3, #3
 800566c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005670:	693a      	ldr	r2, [r7, #16]
 8005672:	fb02 f303 	mul.w	r3, r2, r3
 8005676:	ee07 3a90 	vmov	s15, r3
 800567a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800567e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	2b00      	cmp	r3, #0
 8005686:	f000 8111 	beq.w	80058ac <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800568a:	69bb      	ldr	r3, [r7, #24]
 800568c:	2b02      	cmp	r3, #2
 800568e:	f000 8083 	beq.w	8005798 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	2b02      	cmp	r3, #2
 8005696:	f200 80a1 	bhi.w	80057dc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800569a:	69bb      	ldr	r3, [r7, #24]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d003      	beq.n	80056a8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80056a0:	69bb      	ldr	r3, [r7, #24]
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d056      	beq.n	8005754 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80056a6:	e099      	b.n	80057dc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80056a8:	4b88      	ldr	r3, [pc, #544]	@ (80058cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f003 0320 	and.w	r3, r3, #32
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d02d      	beq.n	8005710 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80056b4:	4b85      	ldr	r3, [pc, #532]	@ (80058cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	08db      	lsrs	r3, r3, #3
 80056ba:	f003 0303 	and.w	r3, r3, #3
 80056be:	4a84      	ldr	r2, [pc, #528]	@ (80058d0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80056c0:	fa22 f303 	lsr.w	r3, r2, r3
 80056c4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	ee07 3a90 	vmov	s15, r3
 80056cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	ee07 3a90 	vmov	s15, r3
 80056d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056de:	4b7b      	ldr	r3, [pc, #492]	@ (80058cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80056e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056e6:	ee07 3a90 	vmov	s15, r3
 80056ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80056f2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80058d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80056f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005702:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005706:	ee67 7a27 	vmul.f32	s15, s14, s15
 800570a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800570e:	e087      	b.n	8005820 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	ee07 3a90 	vmov	s15, r3
 8005716:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800571a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80058d8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800571e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005722:	4b6a      	ldr	r3, [pc, #424]	@ (80058cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005726:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800572a:	ee07 3a90 	vmov	s15, r3
 800572e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005732:	ed97 6a03 	vldr	s12, [r7, #12]
 8005736:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80058d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800573a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800573e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005742:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005746:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800574a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800574e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005752:	e065      	b.n	8005820 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	ee07 3a90 	vmov	s15, r3
 800575a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800575e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80058dc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005762:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005766:	4b59      	ldr	r3, [pc, #356]	@ (80058cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005768:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800576a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800576e:	ee07 3a90 	vmov	s15, r3
 8005772:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005776:	ed97 6a03 	vldr	s12, [r7, #12]
 800577a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80058d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800577e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005782:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005786:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800578a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800578e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005792:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005796:	e043      	b.n	8005820 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	ee07 3a90 	vmov	s15, r3
 800579e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057a2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80058e0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80057a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057aa:	4b48      	ldr	r3, [pc, #288]	@ (80058cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057b2:	ee07 3a90 	vmov	s15, r3
 80057b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80057be:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80058d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80057c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80057ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80057da:	e021      	b.n	8005820 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	ee07 3a90 	vmov	s15, r3
 80057e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057e6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80058dc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80057ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057ee:	4b37      	ldr	r3, [pc, #220]	@ (80058cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057f6:	ee07 3a90 	vmov	s15, r3
 80057fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8005802:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80058d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005806:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800580a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800580e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005812:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005816:	ee67 7a27 	vmul.f32	s15, s14, s15
 800581a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800581e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005820:	4b2a      	ldr	r3, [pc, #168]	@ (80058cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005824:	0a5b      	lsrs	r3, r3, #9
 8005826:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800582a:	ee07 3a90 	vmov	s15, r3
 800582e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005832:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005836:	ee37 7a87 	vadd.f32	s14, s15, s14
 800583a:	edd7 6a07 	vldr	s13, [r7, #28]
 800583e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005842:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005846:	ee17 2a90 	vmov	r2, s15
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800584e:	4b1f      	ldr	r3, [pc, #124]	@ (80058cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005850:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005852:	0c1b      	lsrs	r3, r3, #16
 8005854:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005858:	ee07 3a90 	vmov	s15, r3
 800585c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005860:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005864:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005868:	edd7 6a07 	vldr	s13, [r7, #28]
 800586c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005870:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005874:	ee17 2a90 	vmov	r2, s15
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800587c:	4b13      	ldr	r3, [pc, #76]	@ (80058cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800587e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005880:	0e1b      	lsrs	r3, r3, #24
 8005882:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005886:	ee07 3a90 	vmov	s15, r3
 800588a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800588e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005892:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005896:	edd7 6a07 	vldr	s13, [r7, #28]
 800589a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800589e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058a2:	ee17 2a90 	vmov	r2, s15
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80058aa:	e008      	b.n	80058be <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2200      	movs	r2, #0
 80058b0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2200      	movs	r2, #0
 80058bc:	609a      	str	r2, [r3, #8]
}
 80058be:	bf00      	nop
 80058c0:	3724      	adds	r7, #36	@ 0x24
 80058c2:	46bd      	mov	sp, r7
 80058c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c8:	4770      	bx	lr
 80058ca:	bf00      	nop
 80058cc:	58024400 	.word	0x58024400
 80058d0:	03d09000 	.word	0x03d09000
 80058d4:	46000000 	.word	0x46000000
 80058d8:	4c742400 	.word	0x4c742400
 80058dc:	4a742400 	.word	0x4a742400
 80058e0:	4bbebc20 	.word	0x4bbebc20

080058e4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b089      	sub	sp, #36	@ 0x24
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80058ec:	4ba1      	ldr	r3, [pc, #644]	@ (8005b74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80058ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058f0:	f003 0303 	and.w	r3, r3, #3
 80058f4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80058f6:	4b9f      	ldr	r3, [pc, #636]	@ (8005b74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80058f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058fa:	0d1b      	lsrs	r3, r3, #20
 80058fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005900:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005902:	4b9c      	ldr	r3, [pc, #624]	@ (8005b74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005906:	0a1b      	lsrs	r3, r3, #8
 8005908:	f003 0301 	and.w	r3, r3, #1
 800590c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800590e:	4b99      	ldr	r3, [pc, #612]	@ (8005b74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005912:	08db      	lsrs	r3, r3, #3
 8005914:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005918:	693a      	ldr	r2, [r7, #16]
 800591a:	fb02 f303 	mul.w	r3, r2, r3
 800591e:	ee07 3a90 	vmov	s15, r3
 8005922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005926:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	2b00      	cmp	r3, #0
 800592e:	f000 8111 	beq.w	8005b54 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005932:	69bb      	ldr	r3, [r7, #24]
 8005934:	2b02      	cmp	r3, #2
 8005936:	f000 8083 	beq.w	8005a40 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800593a:	69bb      	ldr	r3, [r7, #24]
 800593c:	2b02      	cmp	r3, #2
 800593e:	f200 80a1 	bhi.w	8005a84 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005942:	69bb      	ldr	r3, [r7, #24]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d003      	beq.n	8005950 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005948:	69bb      	ldr	r3, [r7, #24]
 800594a:	2b01      	cmp	r3, #1
 800594c:	d056      	beq.n	80059fc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800594e:	e099      	b.n	8005a84 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005950:	4b88      	ldr	r3, [pc, #544]	@ (8005b74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f003 0320 	and.w	r3, r3, #32
 8005958:	2b00      	cmp	r3, #0
 800595a:	d02d      	beq.n	80059b8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800595c:	4b85      	ldr	r3, [pc, #532]	@ (8005b74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	08db      	lsrs	r3, r3, #3
 8005962:	f003 0303 	and.w	r3, r3, #3
 8005966:	4a84      	ldr	r2, [pc, #528]	@ (8005b78 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005968:	fa22 f303 	lsr.w	r3, r2, r3
 800596c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	ee07 3a90 	vmov	s15, r3
 8005974:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	ee07 3a90 	vmov	s15, r3
 800597e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005982:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005986:	4b7b      	ldr	r3, [pc, #492]	@ (8005b74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800598a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800598e:	ee07 3a90 	vmov	s15, r3
 8005992:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005996:	ed97 6a03 	vldr	s12, [r7, #12]
 800599a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800599e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80059a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80059a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80059aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80059ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059b2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80059b6:	e087      	b.n	8005ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	ee07 3a90 	vmov	s15, r3
 80059be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059c2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005b80 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80059c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059ca:	4b6a      	ldr	r3, [pc, #424]	@ (8005b74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80059cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059d2:	ee07 3a90 	vmov	s15, r3
 80059d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059da:	ed97 6a03 	vldr	s12, [r7, #12]
 80059de:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80059e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80059e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80059ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80059ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80059f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80059fa:	e065      	b.n	8005ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	ee07 3a90 	vmov	s15, r3
 8005a02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a06:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005b84 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005a0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a0e:	4b59      	ldr	r3, [pc, #356]	@ (8005b74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a16:	ee07 3a90 	vmov	s15, r3
 8005a1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a22:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005a26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005a3e:	e043      	b.n	8005ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	ee07 3a90 	vmov	s15, r3
 8005a46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a4a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005b88 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005a4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a52:	4b48      	ldr	r3, [pc, #288]	@ (8005b74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a5a:	ee07 3a90 	vmov	s15, r3
 8005a5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a62:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a66:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005a6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005a82:	e021      	b.n	8005ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	ee07 3a90 	vmov	s15, r3
 8005a8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a8e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005b84 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005a92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a96:	4b37      	ldr	r3, [pc, #220]	@ (8005b74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a9e:	ee07 3a90 	vmov	s15, r3
 8005aa2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005aa6:	ed97 6a03 	vldr	s12, [r7, #12]
 8005aaa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005aae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ab2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ab6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005aba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005abe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ac2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005ac6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005ac8:	4b2a      	ldr	r3, [pc, #168]	@ (8005b74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005acc:	0a5b      	lsrs	r3, r3, #9
 8005ace:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ad2:	ee07 3a90 	vmov	s15, r3
 8005ad6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ada:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005ade:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005ae2:	edd7 6a07 	vldr	s13, [r7, #28]
 8005ae6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005aea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005aee:	ee17 2a90 	vmov	r2, s15
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005af6:	4b1f      	ldr	r3, [pc, #124]	@ (8005b74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005afa:	0c1b      	lsrs	r3, r3, #16
 8005afc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b00:	ee07 3a90 	vmov	s15, r3
 8005b04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b08:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005b0c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005b10:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b1c:	ee17 2a90 	vmov	r2, s15
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005b24:	4b13      	ldr	r3, [pc, #76]	@ (8005b74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b28:	0e1b      	lsrs	r3, r3, #24
 8005b2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b2e:	ee07 3a90 	vmov	s15, r3
 8005b32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b36:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005b3a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005b3e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b4a:	ee17 2a90 	vmov	r2, s15
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005b52:	e008      	b.n	8005b66 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2200      	movs	r2, #0
 8005b58:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2200      	movs	r2, #0
 8005b64:	609a      	str	r2, [r3, #8]
}
 8005b66:	bf00      	nop
 8005b68:	3724      	adds	r7, #36	@ 0x24
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr
 8005b72:	bf00      	nop
 8005b74:	58024400 	.word	0x58024400
 8005b78:	03d09000 	.word	0x03d09000
 8005b7c:	46000000 	.word	0x46000000
 8005b80:	4c742400 	.word	0x4c742400
 8005b84:	4a742400 	.word	0x4a742400
 8005b88:	4bbebc20 	.word	0x4bbebc20

08005b8c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b084      	sub	sp, #16
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
 8005b94:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005b96:	2300      	movs	r3, #0
 8005b98:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b9a:	4b53      	ldr	r3, [pc, #332]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005b9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b9e:	f003 0303 	and.w	r3, r3, #3
 8005ba2:	2b03      	cmp	r3, #3
 8005ba4:	d101      	bne.n	8005baa <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e099      	b.n	8005cde <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005baa:	4b4f      	ldr	r3, [pc, #316]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a4e      	ldr	r2, [pc, #312]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005bb0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005bb4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005bb6:	f7fb fccd 	bl	8001554 <HAL_GetTick>
 8005bba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005bbc:	e008      	b.n	8005bd0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005bbe:	f7fb fcc9 	bl	8001554 <HAL_GetTick>
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	1ad3      	subs	r3, r2, r3
 8005bc8:	2b02      	cmp	r3, #2
 8005bca:	d901      	bls.n	8005bd0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005bcc:	2303      	movs	r3, #3
 8005bce:	e086      	b.n	8005cde <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005bd0:	4b45      	ldr	r3, [pc, #276]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d1f0      	bne.n	8005bbe <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005bdc:	4b42      	ldr	r3, [pc, #264]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005be0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	031b      	lsls	r3, r3, #12
 8005bea:	493f      	ldr	r1, [pc, #252]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005bec:	4313      	orrs	r3, r2
 8005bee:	628b      	str	r3, [r1, #40]	@ 0x28
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	3b01      	subs	r3, #1
 8005bf6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	689b      	ldr	r3, [r3, #8]
 8005bfe:	3b01      	subs	r3, #1
 8005c00:	025b      	lsls	r3, r3, #9
 8005c02:	b29b      	uxth	r3, r3
 8005c04:	431a      	orrs	r2, r3
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	68db      	ldr	r3, [r3, #12]
 8005c0a:	3b01      	subs	r3, #1
 8005c0c:	041b      	lsls	r3, r3, #16
 8005c0e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005c12:	431a      	orrs	r2, r3
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	691b      	ldr	r3, [r3, #16]
 8005c18:	3b01      	subs	r3, #1
 8005c1a:	061b      	lsls	r3, r3, #24
 8005c1c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005c20:	4931      	ldr	r1, [pc, #196]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005c22:	4313      	orrs	r3, r2
 8005c24:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005c26:	4b30      	ldr	r3, [pc, #192]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c2a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	695b      	ldr	r3, [r3, #20]
 8005c32:	492d      	ldr	r1, [pc, #180]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005c34:	4313      	orrs	r3, r2
 8005c36:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005c38:	4b2b      	ldr	r3, [pc, #172]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c3c:	f023 0220 	bic.w	r2, r3, #32
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	699b      	ldr	r3, [r3, #24]
 8005c44:	4928      	ldr	r1, [pc, #160]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005c46:	4313      	orrs	r3, r2
 8005c48:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005c4a:	4b27      	ldr	r3, [pc, #156]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c4e:	4a26      	ldr	r2, [pc, #152]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005c50:	f023 0310 	bic.w	r3, r3, #16
 8005c54:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005c56:	4b24      	ldr	r3, [pc, #144]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005c58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c5a:	4b24      	ldr	r3, [pc, #144]	@ (8005cec <RCCEx_PLL2_Config+0x160>)
 8005c5c:	4013      	ands	r3, r2
 8005c5e:	687a      	ldr	r2, [r7, #4]
 8005c60:	69d2      	ldr	r2, [r2, #28]
 8005c62:	00d2      	lsls	r2, r2, #3
 8005c64:	4920      	ldr	r1, [pc, #128]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005c66:	4313      	orrs	r3, r2
 8005c68:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005c6a:	4b1f      	ldr	r3, [pc, #124]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c6e:	4a1e      	ldr	r2, [pc, #120]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005c70:	f043 0310 	orr.w	r3, r3, #16
 8005c74:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d106      	bne.n	8005c8a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005c7c:	4b1a      	ldr	r3, [pc, #104]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c80:	4a19      	ldr	r2, [pc, #100]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005c82:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005c86:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005c88:	e00f      	b.n	8005caa <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d106      	bne.n	8005c9e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005c90:	4b15      	ldr	r3, [pc, #84]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c94:	4a14      	ldr	r2, [pc, #80]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005c96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c9a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005c9c:	e005      	b.n	8005caa <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005c9e:	4b12      	ldr	r3, [pc, #72]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ca2:	4a11      	ldr	r2, [pc, #68]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005ca4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005ca8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005caa:	4b0f      	ldr	r3, [pc, #60]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4a0e      	ldr	r2, [pc, #56]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005cb0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005cb4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cb6:	f7fb fc4d 	bl	8001554 <HAL_GetTick>
 8005cba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005cbc:	e008      	b.n	8005cd0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005cbe:	f7fb fc49 	bl	8001554 <HAL_GetTick>
 8005cc2:	4602      	mov	r2, r0
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	1ad3      	subs	r3, r2, r3
 8005cc8:	2b02      	cmp	r3, #2
 8005cca:	d901      	bls.n	8005cd0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005ccc:	2303      	movs	r3, #3
 8005cce:	e006      	b.n	8005cde <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005cd0:	4b05      	ldr	r3, [pc, #20]	@ (8005ce8 <RCCEx_PLL2_Config+0x15c>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d0f0      	beq.n	8005cbe <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005cdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	3710      	adds	r7, #16
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}
 8005ce6:	bf00      	nop
 8005ce8:	58024400 	.word	0x58024400
 8005cec:	ffff0007 	.word	0xffff0007

08005cf0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b084      	sub	sp, #16
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
 8005cf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005cfe:	4b53      	ldr	r3, [pc, #332]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d02:	f003 0303 	and.w	r3, r3, #3
 8005d06:	2b03      	cmp	r3, #3
 8005d08:	d101      	bne.n	8005d0e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e099      	b.n	8005e42 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005d0e:	4b4f      	ldr	r3, [pc, #316]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a4e      	ldr	r2, [pc, #312]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005d14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d18:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d1a:	f7fb fc1b 	bl	8001554 <HAL_GetTick>
 8005d1e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005d20:	e008      	b.n	8005d34 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005d22:	f7fb fc17 	bl	8001554 <HAL_GetTick>
 8005d26:	4602      	mov	r2, r0
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	1ad3      	subs	r3, r2, r3
 8005d2c:	2b02      	cmp	r3, #2
 8005d2e:	d901      	bls.n	8005d34 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005d30:	2303      	movs	r3, #3
 8005d32:	e086      	b.n	8005e42 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005d34:	4b45      	ldr	r3, [pc, #276]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d1f0      	bne.n	8005d22 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005d40:	4b42      	ldr	r3, [pc, #264]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005d42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d44:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	051b      	lsls	r3, r3, #20
 8005d4e:	493f      	ldr	r1, [pc, #252]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005d50:	4313      	orrs	r3, r2
 8005d52:	628b      	str	r3, [r1, #40]	@ 0x28
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	3b01      	subs	r3, #1
 8005d5a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	3b01      	subs	r3, #1
 8005d64:	025b      	lsls	r3, r3, #9
 8005d66:	b29b      	uxth	r3, r3
 8005d68:	431a      	orrs	r2, r3
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	68db      	ldr	r3, [r3, #12]
 8005d6e:	3b01      	subs	r3, #1
 8005d70:	041b      	lsls	r3, r3, #16
 8005d72:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005d76:	431a      	orrs	r2, r3
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	691b      	ldr	r3, [r3, #16]
 8005d7c:	3b01      	subs	r3, #1
 8005d7e:	061b      	lsls	r3, r3, #24
 8005d80:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005d84:	4931      	ldr	r1, [pc, #196]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005d86:	4313      	orrs	r3, r2
 8005d88:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005d8a:	4b30      	ldr	r3, [pc, #192]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d8e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	695b      	ldr	r3, [r3, #20]
 8005d96:	492d      	ldr	r1, [pc, #180]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005d9c:	4b2b      	ldr	r3, [pc, #172]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	699b      	ldr	r3, [r3, #24]
 8005da8:	4928      	ldr	r1, [pc, #160]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005daa:	4313      	orrs	r3, r2
 8005dac:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005dae:	4b27      	ldr	r3, [pc, #156]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005db2:	4a26      	ldr	r2, [pc, #152]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005db4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005db8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005dba:	4b24      	ldr	r3, [pc, #144]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005dbc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005dbe:	4b24      	ldr	r3, [pc, #144]	@ (8005e50 <RCCEx_PLL3_Config+0x160>)
 8005dc0:	4013      	ands	r3, r2
 8005dc2:	687a      	ldr	r2, [r7, #4]
 8005dc4:	69d2      	ldr	r2, [r2, #28]
 8005dc6:	00d2      	lsls	r2, r2, #3
 8005dc8:	4920      	ldr	r1, [pc, #128]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005dce:	4b1f      	ldr	r3, [pc, #124]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dd2:	4a1e      	ldr	r2, [pc, #120]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005dd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005dd8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d106      	bne.n	8005dee <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005de0:	4b1a      	ldr	r3, [pc, #104]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005de4:	4a19      	ldr	r2, [pc, #100]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005de6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005dea:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005dec:	e00f      	b.n	8005e0e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d106      	bne.n	8005e02 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005df4:	4b15      	ldr	r3, [pc, #84]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005df8:	4a14      	ldr	r2, [pc, #80]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005dfa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005dfe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005e00:	e005      	b.n	8005e0e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005e02:	4b12      	ldr	r3, [pc, #72]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005e04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e06:	4a11      	ldr	r2, [pc, #68]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005e08:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e0c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005e0e:	4b0f      	ldr	r3, [pc, #60]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a0e      	ldr	r2, [pc, #56]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005e14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e18:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e1a:	f7fb fb9b 	bl	8001554 <HAL_GetTick>
 8005e1e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005e20:	e008      	b.n	8005e34 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005e22:	f7fb fb97 	bl	8001554 <HAL_GetTick>
 8005e26:	4602      	mov	r2, r0
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	1ad3      	subs	r3, r2, r3
 8005e2c:	2b02      	cmp	r3, #2
 8005e2e:	d901      	bls.n	8005e34 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005e30:	2303      	movs	r3, #3
 8005e32:	e006      	b.n	8005e42 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005e34:	4b05      	ldr	r3, [pc, #20]	@ (8005e4c <RCCEx_PLL3_Config+0x15c>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d0f0      	beq.n	8005e22 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005e40:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	3710      	adds	r7, #16
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}
 8005e4a:	bf00      	nop
 8005e4c:	58024400 	.word	0x58024400
 8005e50:	ffff0007 	.word	0xffff0007

08005e54 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b082      	sub	sp, #8
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d101      	bne.n	8005e66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	e042      	b.n	8005eec <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d106      	bne.n	8005e7e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e78:	6878      	ldr	r0, [r7, #4]
 8005e7a:	f7fb f925 	bl	80010c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2224      	movs	r2, #36	@ 0x24
 8005e82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f022 0201 	bic.w	r2, r2, #1
 8005e94:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d002      	beq.n	8005ea4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f000 fd90 	bl	80069c4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f000 f825 	bl	8005ef4 <UART_SetConfig>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d101      	bne.n	8005eb4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	e01b      	b.n	8005eec <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	685a      	ldr	r2, [r3, #4]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005ec2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	689a      	ldr	r2, [r3, #8]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005ed2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f042 0201 	orr.w	r2, r2, #1
 8005ee2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f000 fe0f 	bl	8006b08 <UART_CheckIdleState>
 8005eea:	4603      	mov	r3, r0
}
 8005eec:	4618      	mov	r0, r3
 8005eee:	3708      	adds	r7, #8
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	bd80      	pop	{r7, pc}

08005ef4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ef4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ef8:	b092      	sub	sp, #72	@ 0x48
 8005efa:	af00      	add	r7, sp, #0
 8005efc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005efe:	2300      	movs	r3, #0
 8005f00:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	689a      	ldr	r2, [r3, #8]
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	691b      	ldr	r3, [r3, #16]
 8005f0c:	431a      	orrs	r2, r3
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	695b      	ldr	r3, [r3, #20]
 8005f12:	431a      	orrs	r2, r3
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	69db      	ldr	r3, [r3, #28]
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	4bbe      	ldr	r3, [pc, #760]	@ (800621c <UART_SetConfig+0x328>)
 8005f24:	4013      	ands	r3, r2
 8005f26:	697a      	ldr	r2, [r7, #20]
 8005f28:	6812      	ldr	r2, [r2, #0]
 8005f2a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005f2c:	430b      	orrs	r3, r1
 8005f2e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	68da      	ldr	r2, [r3, #12]
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	430a      	orrs	r2, r1
 8005f44:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	699b      	ldr	r3, [r3, #24]
 8005f4a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005f4c:	697b      	ldr	r3, [r7, #20]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4ab3      	ldr	r2, [pc, #716]	@ (8006220 <UART_SetConfig+0x32c>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d004      	beq.n	8005f60 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	6a1b      	ldr	r3, [r3, #32]
 8005f5a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	689a      	ldr	r2, [r3, #8]
 8005f66:	4baf      	ldr	r3, [pc, #700]	@ (8006224 <UART_SetConfig+0x330>)
 8005f68:	4013      	ands	r3, r2
 8005f6a:	697a      	ldr	r2, [r7, #20]
 8005f6c:	6812      	ldr	r2, [r2, #0]
 8005f6e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005f70:	430b      	orrs	r3, r1
 8005f72:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f7a:	f023 010f 	bic.w	r1, r3, #15
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	430a      	orrs	r2, r1
 8005f88:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4aa6      	ldr	r2, [pc, #664]	@ (8006228 <UART_SetConfig+0x334>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d177      	bne.n	8006084 <UART_SetConfig+0x190>
 8005f94:	4ba5      	ldr	r3, [pc, #660]	@ (800622c <UART_SetConfig+0x338>)
 8005f96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f98:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005f9c:	2b28      	cmp	r3, #40	@ 0x28
 8005f9e:	d86d      	bhi.n	800607c <UART_SetConfig+0x188>
 8005fa0:	a201      	add	r2, pc, #4	@ (adr r2, 8005fa8 <UART_SetConfig+0xb4>)
 8005fa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fa6:	bf00      	nop
 8005fa8:	0800604d 	.word	0x0800604d
 8005fac:	0800607d 	.word	0x0800607d
 8005fb0:	0800607d 	.word	0x0800607d
 8005fb4:	0800607d 	.word	0x0800607d
 8005fb8:	0800607d 	.word	0x0800607d
 8005fbc:	0800607d 	.word	0x0800607d
 8005fc0:	0800607d 	.word	0x0800607d
 8005fc4:	0800607d 	.word	0x0800607d
 8005fc8:	08006055 	.word	0x08006055
 8005fcc:	0800607d 	.word	0x0800607d
 8005fd0:	0800607d 	.word	0x0800607d
 8005fd4:	0800607d 	.word	0x0800607d
 8005fd8:	0800607d 	.word	0x0800607d
 8005fdc:	0800607d 	.word	0x0800607d
 8005fe0:	0800607d 	.word	0x0800607d
 8005fe4:	0800607d 	.word	0x0800607d
 8005fe8:	0800605d 	.word	0x0800605d
 8005fec:	0800607d 	.word	0x0800607d
 8005ff0:	0800607d 	.word	0x0800607d
 8005ff4:	0800607d 	.word	0x0800607d
 8005ff8:	0800607d 	.word	0x0800607d
 8005ffc:	0800607d 	.word	0x0800607d
 8006000:	0800607d 	.word	0x0800607d
 8006004:	0800607d 	.word	0x0800607d
 8006008:	08006065 	.word	0x08006065
 800600c:	0800607d 	.word	0x0800607d
 8006010:	0800607d 	.word	0x0800607d
 8006014:	0800607d 	.word	0x0800607d
 8006018:	0800607d 	.word	0x0800607d
 800601c:	0800607d 	.word	0x0800607d
 8006020:	0800607d 	.word	0x0800607d
 8006024:	0800607d 	.word	0x0800607d
 8006028:	0800606d 	.word	0x0800606d
 800602c:	0800607d 	.word	0x0800607d
 8006030:	0800607d 	.word	0x0800607d
 8006034:	0800607d 	.word	0x0800607d
 8006038:	0800607d 	.word	0x0800607d
 800603c:	0800607d 	.word	0x0800607d
 8006040:	0800607d 	.word	0x0800607d
 8006044:	0800607d 	.word	0x0800607d
 8006048:	08006075 	.word	0x08006075
 800604c:	2301      	movs	r3, #1
 800604e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006052:	e222      	b.n	800649a <UART_SetConfig+0x5a6>
 8006054:	2304      	movs	r3, #4
 8006056:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800605a:	e21e      	b.n	800649a <UART_SetConfig+0x5a6>
 800605c:	2308      	movs	r3, #8
 800605e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006062:	e21a      	b.n	800649a <UART_SetConfig+0x5a6>
 8006064:	2310      	movs	r3, #16
 8006066:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800606a:	e216      	b.n	800649a <UART_SetConfig+0x5a6>
 800606c:	2320      	movs	r3, #32
 800606e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006072:	e212      	b.n	800649a <UART_SetConfig+0x5a6>
 8006074:	2340      	movs	r3, #64	@ 0x40
 8006076:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800607a:	e20e      	b.n	800649a <UART_SetConfig+0x5a6>
 800607c:	2380      	movs	r3, #128	@ 0x80
 800607e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006082:	e20a      	b.n	800649a <UART_SetConfig+0x5a6>
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a69      	ldr	r2, [pc, #420]	@ (8006230 <UART_SetConfig+0x33c>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d130      	bne.n	80060f0 <UART_SetConfig+0x1fc>
 800608e:	4b67      	ldr	r3, [pc, #412]	@ (800622c <UART_SetConfig+0x338>)
 8006090:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006092:	f003 0307 	and.w	r3, r3, #7
 8006096:	2b05      	cmp	r3, #5
 8006098:	d826      	bhi.n	80060e8 <UART_SetConfig+0x1f4>
 800609a:	a201      	add	r2, pc, #4	@ (adr r2, 80060a0 <UART_SetConfig+0x1ac>)
 800609c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060a0:	080060b9 	.word	0x080060b9
 80060a4:	080060c1 	.word	0x080060c1
 80060a8:	080060c9 	.word	0x080060c9
 80060ac:	080060d1 	.word	0x080060d1
 80060b0:	080060d9 	.word	0x080060d9
 80060b4:	080060e1 	.word	0x080060e1
 80060b8:	2300      	movs	r3, #0
 80060ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060be:	e1ec      	b.n	800649a <UART_SetConfig+0x5a6>
 80060c0:	2304      	movs	r3, #4
 80060c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060c6:	e1e8      	b.n	800649a <UART_SetConfig+0x5a6>
 80060c8:	2308      	movs	r3, #8
 80060ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060ce:	e1e4      	b.n	800649a <UART_SetConfig+0x5a6>
 80060d0:	2310      	movs	r3, #16
 80060d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060d6:	e1e0      	b.n	800649a <UART_SetConfig+0x5a6>
 80060d8:	2320      	movs	r3, #32
 80060da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060de:	e1dc      	b.n	800649a <UART_SetConfig+0x5a6>
 80060e0:	2340      	movs	r3, #64	@ 0x40
 80060e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060e6:	e1d8      	b.n	800649a <UART_SetConfig+0x5a6>
 80060e8:	2380      	movs	r3, #128	@ 0x80
 80060ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060ee:	e1d4      	b.n	800649a <UART_SetConfig+0x5a6>
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4a4f      	ldr	r2, [pc, #316]	@ (8006234 <UART_SetConfig+0x340>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d130      	bne.n	800615c <UART_SetConfig+0x268>
 80060fa:	4b4c      	ldr	r3, [pc, #304]	@ (800622c <UART_SetConfig+0x338>)
 80060fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060fe:	f003 0307 	and.w	r3, r3, #7
 8006102:	2b05      	cmp	r3, #5
 8006104:	d826      	bhi.n	8006154 <UART_SetConfig+0x260>
 8006106:	a201      	add	r2, pc, #4	@ (adr r2, 800610c <UART_SetConfig+0x218>)
 8006108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800610c:	08006125 	.word	0x08006125
 8006110:	0800612d 	.word	0x0800612d
 8006114:	08006135 	.word	0x08006135
 8006118:	0800613d 	.word	0x0800613d
 800611c:	08006145 	.word	0x08006145
 8006120:	0800614d 	.word	0x0800614d
 8006124:	2300      	movs	r3, #0
 8006126:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800612a:	e1b6      	b.n	800649a <UART_SetConfig+0x5a6>
 800612c:	2304      	movs	r3, #4
 800612e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006132:	e1b2      	b.n	800649a <UART_SetConfig+0x5a6>
 8006134:	2308      	movs	r3, #8
 8006136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800613a:	e1ae      	b.n	800649a <UART_SetConfig+0x5a6>
 800613c:	2310      	movs	r3, #16
 800613e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006142:	e1aa      	b.n	800649a <UART_SetConfig+0x5a6>
 8006144:	2320      	movs	r3, #32
 8006146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800614a:	e1a6      	b.n	800649a <UART_SetConfig+0x5a6>
 800614c:	2340      	movs	r3, #64	@ 0x40
 800614e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006152:	e1a2      	b.n	800649a <UART_SetConfig+0x5a6>
 8006154:	2380      	movs	r3, #128	@ 0x80
 8006156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800615a:	e19e      	b.n	800649a <UART_SetConfig+0x5a6>
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a35      	ldr	r2, [pc, #212]	@ (8006238 <UART_SetConfig+0x344>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d130      	bne.n	80061c8 <UART_SetConfig+0x2d4>
 8006166:	4b31      	ldr	r3, [pc, #196]	@ (800622c <UART_SetConfig+0x338>)
 8006168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800616a:	f003 0307 	and.w	r3, r3, #7
 800616e:	2b05      	cmp	r3, #5
 8006170:	d826      	bhi.n	80061c0 <UART_SetConfig+0x2cc>
 8006172:	a201      	add	r2, pc, #4	@ (adr r2, 8006178 <UART_SetConfig+0x284>)
 8006174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006178:	08006191 	.word	0x08006191
 800617c:	08006199 	.word	0x08006199
 8006180:	080061a1 	.word	0x080061a1
 8006184:	080061a9 	.word	0x080061a9
 8006188:	080061b1 	.word	0x080061b1
 800618c:	080061b9 	.word	0x080061b9
 8006190:	2300      	movs	r3, #0
 8006192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006196:	e180      	b.n	800649a <UART_SetConfig+0x5a6>
 8006198:	2304      	movs	r3, #4
 800619a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800619e:	e17c      	b.n	800649a <UART_SetConfig+0x5a6>
 80061a0:	2308      	movs	r3, #8
 80061a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061a6:	e178      	b.n	800649a <UART_SetConfig+0x5a6>
 80061a8:	2310      	movs	r3, #16
 80061aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061ae:	e174      	b.n	800649a <UART_SetConfig+0x5a6>
 80061b0:	2320      	movs	r3, #32
 80061b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061b6:	e170      	b.n	800649a <UART_SetConfig+0x5a6>
 80061b8:	2340      	movs	r3, #64	@ 0x40
 80061ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061be:	e16c      	b.n	800649a <UART_SetConfig+0x5a6>
 80061c0:	2380      	movs	r3, #128	@ 0x80
 80061c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061c6:	e168      	b.n	800649a <UART_SetConfig+0x5a6>
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4a1b      	ldr	r2, [pc, #108]	@ (800623c <UART_SetConfig+0x348>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d142      	bne.n	8006258 <UART_SetConfig+0x364>
 80061d2:	4b16      	ldr	r3, [pc, #88]	@ (800622c <UART_SetConfig+0x338>)
 80061d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061d6:	f003 0307 	and.w	r3, r3, #7
 80061da:	2b05      	cmp	r3, #5
 80061dc:	d838      	bhi.n	8006250 <UART_SetConfig+0x35c>
 80061de:	a201      	add	r2, pc, #4	@ (adr r2, 80061e4 <UART_SetConfig+0x2f0>)
 80061e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061e4:	080061fd 	.word	0x080061fd
 80061e8:	08006205 	.word	0x08006205
 80061ec:	0800620d 	.word	0x0800620d
 80061f0:	08006215 	.word	0x08006215
 80061f4:	08006241 	.word	0x08006241
 80061f8:	08006249 	.word	0x08006249
 80061fc:	2300      	movs	r3, #0
 80061fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006202:	e14a      	b.n	800649a <UART_SetConfig+0x5a6>
 8006204:	2304      	movs	r3, #4
 8006206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800620a:	e146      	b.n	800649a <UART_SetConfig+0x5a6>
 800620c:	2308      	movs	r3, #8
 800620e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006212:	e142      	b.n	800649a <UART_SetConfig+0x5a6>
 8006214:	2310      	movs	r3, #16
 8006216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800621a:	e13e      	b.n	800649a <UART_SetConfig+0x5a6>
 800621c:	cfff69f3 	.word	0xcfff69f3
 8006220:	58000c00 	.word	0x58000c00
 8006224:	11fff4ff 	.word	0x11fff4ff
 8006228:	40011000 	.word	0x40011000
 800622c:	58024400 	.word	0x58024400
 8006230:	40004400 	.word	0x40004400
 8006234:	40004800 	.word	0x40004800
 8006238:	40004c00 	.word	0x40004c00
 800623c:	40005000 	.word	0x40005000
 8006240:	2320      	movs	r3, #32
 8006242:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006246:	e128      	b.n	800649a <UART_SetConfig+0x5a6>
 8006248:	2340      	movs	r3, #64	@ 0x40
 800624a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800624e:	e124      	b.n	800649a <UART_SetConfig+0x5a6>
 8006250:	2380      	movs	r3, #128	@ 0x80
 8006252:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006256:	e120      	b.n	800649a <UART_SetConfig+0x5a6>
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4acb      	ldr	r2, [pc, #812]	@ (800658c <UART_SetConfig+0x698>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d176      	bne.n	8006350 <UART_SetConfig+0x45c>
 8006262:	4bcb      	ldr	r3, [pc, #812]	@ (8006590 <UART_SetConfig+0x69c>)
 8006264:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006266:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800626a:	2b28      	cmp	r3, #40	@ 0x28
 800626c:	d86c      	bhi.n	8006348 <UART_SetConfig+0x454>
 800626e:	a201      	add	r2, pc, #4	@ (adr r2, 8006274 <UART_SetConfig+0x380>)
 8006270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006274:	08006319 	.word	0x08006319
 8006278:	08006349 	.word	0x08006349
 800627c:	08006349 	.word	0x08006349
 8006280:	08006349 	.word	0x08006349
 8006284:	08006349 	.word	0x08006349
 8006288:	08006349 	.word	0x08006349
 800628c:	08006349 	.word	0x08006349
 8006290:	08006349 	.word	0x08006349
 8006294:	08006321 	.word	0x08006321
 8006298:	08006349 	.word	0x08006349
 800629c:	08006349 	.word	0x08006349
 80062a0:	08006349 	.word	0x08006349
 80062a4:	08006349 	.word	0x08006349
 80062a8:	08006349 	.word	0x08006349
 80062ac:	08006349 	.word	0x08006349
 80062b0:	08006349 	.word	0x08006349
 80062b4:	08006329 	.word	0x08006329
 80062b8:	08006349 	.word	0x08006349
 80062bc:	08006349 	.word	0x08006349
 80062c0:	08006349 	.word	0x08006349
 80062c4:	08006349 	.word	0x08006349
 80062c8:	08006349 	.word	0x08006349
 80062cc:	08006349 	.word	0x08006349
 80062d0:	08006349 	.word	0x08006349
 80062d4:	08006331 	.word	0x08006331
 80062d8:	08006349 	.word	0x08006349
 80062dc:	08006349 	.word	0x08006349
 80062e0:	08006349 	.word	0x08006349
 80062e4:	08006349 	.word	0x08006349
 80062e8:	08006349 	.word	0x08006349
 80062ec:	08006349 	.word	0x08006349
 80062f0:	08006349 	.word	0x08006349
 80062f4:	08006339 	.word	0x08006339
 80062f8:	08006349 	.word	0x08006349
 80062fc:	08006349 	.word	0x08006349
 8006300:	08006349 	.word	0x08006349
 8006304:	08006349 	.word	0x08006349
 8006308:	08006349 	.word	0x08006349
 800630c:	08006349 	.word	0x08006349
 8006310:	08006349 	.word	0x08006349
 8006314:	08006341 	.word	0x08006341
 8006318:	2301      	movs	r3, #1
 800631a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800631e:	e0bc      	b.n	800649a <UART_SetConfig+0x5a6>
 8006320:	2304      	movs	r3, #4
 8006322:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006326:	e0b8      	b.n	800649a <UART_SetConfig+0x5a6>
 8006328:	2308      	movs	r3, #8
 800632a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800632e:	e0b4      	b.n	800649a <UART_SetConfig+0x5a6>
 8006330:	2310      	movs	r3, #16
 8006332:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006336:	e0b0      	b.n	800649a <UART_SetConfig+0x5a6>
 8006338:	2320      	movs	r3, #32
 800633a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800633e:	e0ac      	b.n	800649a <UART_SetConfig+0x5a6>
 8006340:	2340      	movs	r3, #64	@ 0x40
 8006342:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006346:	e0a8      	b.n	800649a <UART_SetConfig+0x5a6>
 8006348:	2380      	movs	r3, #128	@ 0x80
 800634a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800634e:	e0a4      	b.n	800649a <UART_SetConfig+0x5a6>
 8006350:	697b      	ldr	r3, [r7, #20]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a8f      	ldr	r2, [pc, #572]	@ (8006594 <UART_SetConfig+0x6a0>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d130      	bne.n	80063bc <UART_SetConfig+0x4c8>
 800635a:	4b8d      	ldr	r3, [pc, #564]	@ (8006590 <UART_SetConfig+0x69c>)
 800635c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800635e:	f003 0307 	and.w	r3, r3, #7
 8006362:	2b05      	cmp	r3, #5
 8006364:	d826      	bhi.n	80063b4 <UART_SetConfig+0x4c0>
 8006366:	a201      	add	r2, pc, #4	@ (adr r2, 800636c <UART_SetConfig+0x478>)
 8006368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800636c:	08006385 	.word	0x08006385
 8006370:	0800638d 	.word	0x0800638d
 8006374:	08006395 	.word	0x08006395
 8006378:	0800639d 	.word	0x0800639d
 800637c:	080063a5 	.word	0x080063a5
 8006380:	080063ad 	.word	0x080063ad
 8006384:	2300      	movs	r3, #0
 8006386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800638a:	e086      	b.n	800649a <UART_SetConfig+0x5a6>
 800638c:	2304      	movs	r3, #4
 800638e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006392:	e082      	b.n	800649a <UART_SetConfig+0x5a6>
 8006394:	2308      	movs	r3, #8
 8006396:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800639a:	e07e      	b.n	800649a <UART_SetConfig+0x5a6>
 800639c:	2310      	movs	r3, #16
 800639e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063a2:	e07a      	b.n	800649a <UART_SetConfig+0x5a6>
 80063a4:	2320      	movs	r3, #32
 80063a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063aa:	e076      	b.n	800649a <UART_SetConfig+0x5a6>
 80063ac:	2340      	movs	r3, #64	@ 0x40
 80063ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063b2:	e072      	b.n	800649a <UART_SetConfig+0x5a6>
 80063b4:	2380      	movs	r3, #128	@ 0x80
 80063b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063ba:	e06e      	b.n	800649a <UART_SetConfig+0x5a6>
 80063bc:	697b      	ldr	r3, [r7, #20]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a75      	ldr	r2, [pc, #468]	@ (8006598 <UART_SetConfig+0x6a4>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d130      	bne.n	8006428 <UART_SetConfig+0x534>
 80063c6:	4b72      	ldr	r3, [pc, #456]	@ (8006590 <UART_SetConfig+0x69c>)
 80063c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063ca:	f003 0307 	and.w	r3, r3, #7
 80063ce:	2b05      	cmp	r3, #5
 80063d0:	d826      	bhi.n	8006420 <UART_SetConfig+0x52c>
 80063d2:	a201      	add	r2, pc, #4	@ (adr r2, 80063d8 <UART_SetConfig+0x4e4>)
 80063d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063d8:	080063f1 	.word	0x080063f1
 80063dc:	080063f9 	.word	0x080063f9
 80063e0:	08006401 	.word	0x08006401
 80063e4:	08006409 	.word	0x08006409
 80063e8:	08006411 	.word	0x08006411
 80063ec:	08006419 	.word	0x08006419
 80063f0:	2300      	movs	r3, #0
 80063f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063f6:	e050      	b.n	800649a <UART_SetConfig+0x5a6>
 80063f8:	2304      	movs	r3, #4
 80063fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063fe:	e04c      	b.n	800649a <UART_SetConfig+0x5a6>
 8006400:	2308      	movs	r3, #8
 8006402:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006406:	e048      	b.n	800649a <UART_SetConfig+0x5a6>
 8006408:	2310      	movs	r3, #16
 800640a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800640e:	e044      	b.n	800649a <UART_SetConfig+0x5a6>
 8006410:	2320      	movs	r3, #32
 8006412:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006416:	e040      	b.n	800649a <UART_SetConfig+0x5a6>
 8006418:	2340      	movs	r3, #64	@ 0x40
 800641a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800641e:	e03c      	b.n	800649a <UART_SetConfig+0x5a6>
 8006420:	2380      	movs	r3, #128	@ 0x80
 8006422:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006426:	e038      	b.n	800649a <UART_SetConfig+0x5a6>
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a5b      	ldr	r2, [pc, #364]	@ (800659c <UART_SetConfig+0x6a8>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d130      	bne.n	8006494 <UART_SetConfig+0x5a0>
 8006432:	4b57      	ldr	r3, [pc, #348]	@ (8006590 <UART_SetConfig+0x69c>)
 8006434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006436:	f003 0307 	and.w	r3, r3, #7
 800643a:	2b05      	cmp	r3, #5
 800643c:	d826      	bhi.n	800648c <UART_SetConfig+0x598>
 800643e:	a201      	add	r2, pc, #4	@ (adr r2, 8006444 <UART_SetConfig+0x550>)
 8006440:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006444:	0800645d 	.word	0x0800645d
 8006448:	08006465 	.word	0x08006465
 800644c:	0800646d 	.word	0x0800646d
 8006450:	08006475 	.word	0x08006475
 8006454:	0800647d 	.word	0x0800647d
 8006458:	08006485 	.word	0x08006485
 800645c:	2302      	movs	r3, #2
 800645e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006462:	e01a      	b.n	800649a <UART_SetConfig+0x5a6>
 8006464:	2304      	movs	r3, #4
 8006466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800646a:	e016      	b.n	800649a <UART_SetConfig+0x5a6>
 800646c:	2308      	movs	r3, #8
 800646e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006472:	e012      	b.n	800649a <UART_SetConfig+0x5a6>
 8006474:	2310      	movs	r3, #16
 8006476:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800647a:	e00e      	b.n	800649a <UART_SetConfig+0x5a6>
 800647c:	2320      	movs	r3, #32
 800647e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006482:	e00a      	b.n	800649a <UART_SetConfig+0x5a6>
 8006484:	2340      	movs	r3, #64	@ 0x40
 8006486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800648a:	e006      	b.n	800649a <UART_SetConfig+0x5a6>
 800648c:	2380      	movs	r3, #128	@ 0x80
 800648e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006492:	e002      	b.n	800649a <UART_SetConfig+0x5a6>
 8006494:	2380      	movs	r3, #128	@ 0x80
 8006496:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a3f      	ldr	r2, [pc, #252]	@ (800659c <UART_SetConfig+0x6a8>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	f040 80f8 	bne.w	8006696 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80064a6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80064aa:	2b20      	cmp	r3, #32
 80064ac:	dc46      	bgt.n	800653c <UART_SetConfig+0x648>
 80064ae:	2b02      	cmp	r3, #2
 80064b0:	f2c0 8082 	blt.w	80065b8 <UART_SetConfig+0x6c4>
 80064b4:	3b02      	subs	r3, #2
 80064b6:	2b1e      	cmp	r3, #30
 80064b8:	d87e      	bhi.n	80065b8 <UART_SetConfig+0x6c4>
 80064ba:	a201      	add	r2, pc, #4	@ (adr r2, 80064c0 <UART_SetConfig+0x5cc>)
 80064bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064c0:	08006543 	.word	0x08006543
 80064c4:	080065b9 	.word	0x080065b9
 80064c8:	0800654b 	.word	0x0800654b
 80064cc:	080065b9 	.word	0x080065b9
 80064d0:	080065b9 	.word	0x080065b9
 80064d4:	080065b9 	.word	0x080065b9
 80064d8:	0800655b 	.word	0x0800655b
 80064dc:	080065b9 	.word	0x080065b9
 80064e0:	080065b9 	.word	0x080065b9
 80064e4:	080065b9 	.word	0x080065b9
 80064e8:	080065b9 	.word	0x080065b9
 80064ec:	080065b9 	.word	0x080065b9
 80064f0:	080065b9 	.word	0x080065b9
 80064f4:	080065b9 	.word	0x080065b9
 80064f8:	0800656b 	.word	0x0800656b
 80064fc:	080065b9 	.word	0x080065b9
 8006500:	080065b9 	.word	0x080065b9
 8006504:	080065b9 	.word	0x080065b9
 8006508:	080065b9 	.word	0x080065b9
 800650c:	080065b9 	.word	0x080065b9
 8006510:	080065b9 	.word	0x080065b9
 8006514:	080065b9 	.word	0x080065b9
 8006518:	080065b9 	.word	0x080065b9
 800651c:	080065b9 	.word	0x080065b9
 8006520:	080065b9 	.word	0x080065b9
 8006524:	080065b9 	.word	0x080065b9
 8006528:	080065b9 	.word	0x080065b9
 800652c:	080065b9 	.word	0x080065b9
 8006530:	080065b9 	.word	0x080065b9
 8006534:	080065b9 	.word	0x080065b9
 8006538:	080065ab 	.word	0x080065ab
 800653c:	2b40      	cmp	r3, #64	@ 0x40
 800653e:	d037      	beq.n	80065b0 <UART_SetConfig+0x6bc>
 8006540:	e03a      	b.n	80065b8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006542:	f7ff f865 	bl	8005610 <HAL_RCCEx_GetD3PCLK1Freq>
 8006546:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006548:	e03c      	b.n	80065c4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800654a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800654e:	4618      	mov	r0, r3
 8006550:	f7ff f874 	bl	800563c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006554:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006556:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006558:	e034      	b.n	80065c4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800655a:	f107 0318 	add.w	r3, r7, #24
 800655e:	4618      	mov	r0, r3
 8006560:	f7ff f9c0 	bl	80058e4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006564:	69fb      	ldr	r3, [r7, #28]
 8006566:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006568:	e02c      	b.n	80065c4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800656a:	4b09      	ldr	r3, [pc, #36]	@ (8006590 <UART_SetConfig+0x69c>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f003 0320 	and.w	r3, r3, #32
 8006572:	2b00      	cmp	r3, #0
 8006574:	d016      	beq.n	80065a4 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006576:	4b06      	ldr	r3, [pc, #24]	@ (8006590 <UART_SetConfig+0x69c>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	08db      	lsrs	r3, r3, #3
 800657c:	f003 0303 	and.w	r3, r3, #3
 8006580:	4a07      	ldr	r2, [pc, #28]	@ (80065a0 <UART_SetConfig+0x6ac>)
 8006582:	fa22 f303 	lsr.w	r3, r2, r3
 8006586:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006588:	e01c      	b.n	80065c4 <UART_SetConfig+0x6d0>
 800658a:	bf00      	nop
 800658c:	40011400 	.word	0x40011400
 8006590:	58024400 	.word	0x58024400
 8006594:	40007800 	.word	0x40007800
 8006598:	40007c00 	.word	0x40007c00
 800659c:	58000c00 	.word	0x58000c00
 80065a0:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80065a4:	4b9d      	ldr	r3, [pc, #628]	@ (800681c <UART_SetConfig+0x928>)
 80065a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065a8:	e00c      	b.n	80065c4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80065aa:	4b9d      	ldr	r3, [pc, #628]	@ (8006820 <UART_SetConfig+0x92c>)
 80065ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065ae:	e009      	b.n	80065c4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80065b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065b6:	e005      	b.n	80065c4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80065b8:	2300      	movs	r3, #0
 80065ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80065bc:	2301      	movs	r3, #1
 80065be:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80065c2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80065c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	f000 81de 	beq.w	8006988 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065d0:	4a94      	ldr	r2, [pc, #592]	@ (8006824 <UART_SetConfig+0x930>)
 80065d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80065d6:	461a      	mov	r2, r3
 80065d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065da:	fbb3 f3f2 	udiv	r3, r3, r2
 80065de:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80065e0:	697b      	ldr	r3, [r7, #20]
 80065e2:	685a      	ldr	r2, [r3, #4]
 80065e4:	4613      	mov	r3, r2
 80065e6:	005b      	lsls	r3, r3, #1
 80065e8:	4413      	add	r3, r2
 80065ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d305      	bcc.n	80065fc <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80065f0:	697b      	ldr	r3, [r7, #20]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80065f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d903      	bls.n	8006604 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80065fc:	2301      	movs	r3, #1
 80065fe:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006602:	e1c1      	b.n	8006988 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006604:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006606:	2200      	movs	r2, #0
 8006608:	60bb      	str	r3, [r7, #8]
 800660a:	60fa      	str	r2, [r7, #12]
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006610:	4a84      	ldr	r2, [pc, #528]	@ (8006824 <UART_SetConfig+0x930>)
 8006612:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006616:	b29b      	uxth	r3, r3
 8006618:	2200      	movs	r2, #0
 800661a:	603b      	str	r3, [r7, #0]
 800661c:	607a      	str	r2, [r7, #4]
 800661e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006622:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006626:	f7f9 fe57 	bl	80002d8 <__aeabi_uldivmod>
 800662a:	4602      	mov	r2, r0
 800662c:	460b      	mov	r3, r1
 800662e:	4610      	mov	r0, r2
 8006630:	4619      	mov	r1, r3
 8006632:	f04f 0200 	mov.w	r2, #0
 8006636:	f04f 0300 	mov.w	r3, #0
 800663a:	020b      	lsls	r3, r1, #8
 800663c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006640:	0202      	lsls	r2, r0, #8
 8006642:	6979      	ldr	r1, [r7, #20]
 8006644:	6849      	ldr	r1, [r1, #4]
 8006646:	0849      	lsrs	r1, r1, #1
 8006648:	2000      	movs	r0, #0
 800664a:	460c      	mov	r4, r1
 800664c:	4605      	mov	r5, r0
 800664e:	eb12 0804 	adds.w	r8, r2, r4
 8006652:	eb43 0905 	adc.w	r9, r3, r5
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	2200      	movs	r2, #0
 800665c:	469a      	mov	sl, r3
 800665e:	4693      	mov	fp, r2
 8006660:	4652      	mov	r2, sl
 8006662:	465b      	mov	r3, fp
 8006664:	4640      	mov	r0, r8
 8006666:	4649      	mov	r1, r9
 8006668:	f7f9 fe36 	bl	80002d8 <__aeabi_uldivmod>
 800666c:	4602      	mov	r2, r0
 800666e:	460b      	mov	r3, r1
 8006670:	4613      	mov	r3, r2
 8006672:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006676:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800667a:	d308      	bcc.n	800668e <UART_SetConfig+0x79a>
 800667c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800667e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006682:	d204      	bcs.n	800668e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800668a:	60da      	str	r2, [r3, #12]
 800668c:	e17c      	b.n	8006988 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800668e:	2301      	movs	r3, #1
 8006690:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006694:	e178      	b.n	8006988 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	69db      	ldr	r3, [r3, #28]
 800669a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800669e:	f040 80c5 	bne.w	800682c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80066a2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80066a6:	2b20      	cmp	r3, #32
 80066a8:	dc48      	bgt.n	800673c <UART_SetConfig+0x848>
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	db7b      	blt.n	80067a6 <UART_SetConfig+0x8b2>
 80066ae:	2b20      	cmp	r3, #32
 80066b0:	d879      	bhi.n	80067a6 <UART_SetConfig+0x8b2>
 80066b2:	a201      	add	r2, pc, #4	@ (adr r2, 80066b8 <UART_SetConfig+0x7c4>)
 80066b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066b8:	08006743 	.word	0x08006743
 80066bc:	0800674b 	.word	0x0800674b
 80066c0:	080067a7 	.word	0x080067a7
 80066c4:	080067a7 	.word	0x080067a7
 80066c8:	08006753 	.word	0x08006753
 80066cc:	080067a7 	.word	0x080067a7
 80066d0:	080067a7 	.word	0x080067a7
 80066d4:	080067a7 	.word	0x080067a7
 80066d8:	08006763 	.word	0x08006763
 80066dc:	080067a7 	.word	0x080067a7
 80066e0:	080067a7 	.word	0x080067a7
 80066e4:	080067a7 	.word	0x080067a7
 80066e8:	080067a7 	.word	0x080067a7
 80066ec:	080067a7 	.word	0x080067a7
 80066f0:	080067a7 	.word	0x080067a7
 80066f4:	080067a7 	.word	0x080067a7
 80066f8:	08006773 	.word	0x08006773
 80066fc:	080067a7 	.word	0x080067a7
 8006700:	080067a7 	.word	0x080067a7
 8006704:	080067a7 	.word	0x080067a7
 8006708:	080067a7 	.word	0x080067a7
 800670c:	080067a7 	.word	0x080067a7
 8006710:	080067a7 	.word	0x080067a7
 8006714:	080067a7 	.word	0x080067a7
 8006718:	080067a7 	.word	0x080067a7
 800671c:	080067a7 	.word	0x080067a7
 8006720:	080067a7 	.word	0x080067a7
 8006724:	080067a7 	.word	0x080067a7
 8006728:	080067a7 	.word	0x080067a7
 800672c:	080067a7 	.word	0x080067a7
 8006730:	080067a7 	.word	0x080067a7
 8006734:	080067a7 	.word	0x080067a7
 8006738:	08006799 	.word	0x08006799
 800673c:	2b40      	cmp	r3, #64	@ 0x40
 800673e:	d02e      	beq.n	800679e <UART_SetConfig+0x8aa>
 8006740:	e031      	b.n	80067a6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006742:	f7fd fd2f 	bl	80041a4 <HAL_RCC_GetPCLK1Freq>
 8006746:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006748:	e033      	b.n	80067b2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800674a:	f7fd fd41 	bl	80041d0 <HAL_RCC_GetPCLK2Freq>
 800674e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006750:	e02f      	b.n	80067b2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006752:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006756:	4618      	mov	r0, r3
 8006758:	f7fe ff70 	bl	800563c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800675c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800675e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006760:	e027      	b.n	80067b2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006762:	f107 0318 	add.w	r3, r7, #24
 8006766:	4618      	mov	r0, r3
 8006768:	f7ff f8bc 	bl	80058e4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800676c:	69fb      	ldr	r3, [r7, #28]
 800676e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006770:	e01f      	b.n	80067b2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006772:	4b2d      	ldr	r3, [pc, #180]	@ (8006828 <UART_SetConfig+0x934>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f003 0320 	and.w	r3, r3, #32
 800677a:	2b00      	cmp	r3, #0
 800677c:	d009      	beq.n	8006792 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800677e:	4b2a      	ldr	r3, [pc, #168]	@ (8006828 <UART_SetConfig+0x934>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	08db      	lsrs	r3, r3, #3
 8006784:	f003 0303 	and.w	r3, r3, #3
 8006788:	4a24      	ldr	r2, [pc, #144]	@ (800681c <UART_SetConfig+0x928>)
 800678a:	fa22 f303 	lsr.w	r3, r2, r3
 800678e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006790:	e00f      	b.n	80067b2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8006792:	4b22      	ldr	r3, [pc, #136]	@ (800681c <UART_SetConfig+0x928>)
 8006794:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006796:	e00c      	b.n	80067b2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006798:	4b21      	ldr	r3, [pc, #132]	@ (8006820 <UART_SetConfig+0x92c>)
 800679a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800679c:	e009      	b.n	80067b2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800679e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80067a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067a4:	e005      	b.n	80067b2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80067a6:	2300      	movs	r3, #0
 80067a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80067aa:	2301      	movs	r3, #1
 80067ac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80067b0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80067b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	f000 80e7 	beq.w	8006988 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067be:	4a19      	ldr	r2, [pc, #100]	@ (8006824 <UART_SetConfig+0x930>)
 80067c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80067c4:	461a      	mov	r2, r3
 80067c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80067cc:	005a      	lsls	r2, r3, #1
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	085b      	lsrs	r3, r3, #1
 80067d4:	441a      	add	r2, r3
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	685b      	ldr	r3, [r3, #4]
 80067da:	fbb2 f3f3 	udiv	r3, r2, r3
 80067de:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80067e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067e2:	2b0f      	cmp	r3, #15
 80067e4:	d916      	bls.n	8006814 <UART_SetConfig+0x920>
 80067e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80067ec:	d212      	bcs.n	8006814 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80067ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067f0:	b29b      	uxth	r3, r3
 80067f2:	f023 030f 	bic.w	r3, r3, #15
 80067f6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80067f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067fa:	085b      	lsrs	r3, r3, #1
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	f003 0307 	and.w	r3, r3, #7
 8006802:	b29a      	uxth	r2, r3
 8006804:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006806:	4313      	orrs	r3, r2
 8006808:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006810:	60da      	str	r2, [r3, #12]
 8006812:	e0b9      	b.n	8006988 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006814:	2301      	movs	r3, #1
 8006816:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800681a:	e0b5      	b.n	8006988 <UART_SetConfig+0xa94>
 800681c:	03d09000 	.word	0x03d09000
 8006820:	003d0900 	.word	0x003d0900
 8006824:	080070f4 	.word	0x080070f4
 8006828:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800682c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006830:	2b20      	cmp	r3, #32
 8006832:	dc49      	bgt.n	80068c8 <UART_SetConfig+0x9d4>
 8006834:	2b00      	cmp	r3, #0
 8006836:	db7c      	blt.n	8006932 <UART_SetConfig+0xa3e>
 8006838:	2b20      	cmp	r3, #32
 800683a:	d87a      	bhi.n	8006932 <UART_SetConfig+0xa3e>
 800683c:	a201      	add	r2, pc, #4	@ (adr r2, 8006844 <UART_SetConfig+0x950>)
 800683e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006842:	bf00      	nop
 8006844:	080068cf 	.word	0x080068cf
 8006848:	080068d7 	.word	0x080068d7
 800684c:	08006933 	.word	0x08006933
 8006850:	08006933 	.word	0x08006933
 8006854:	080068df 	.word	0x080068df
 8006858:	08006933 	.word	0x08006933
 800685c:	08006933 	.word	0x08006933
 8006860:	08006933 	.word	0x08006933
 8006864:	080068ef 	.word	0x080068ef
 8006868:	08006933 	.word	0x08006933
 800686c:	08006933 	.word	0x08006933
 8006870:	08006933 	.word	0x08006933
 8006874:	08006933 	.word	0x08006933
 8006878:	08006933 	.word	0x08006933
 800687c:	08006933 	.word	0x08006933
 8006880:	08006933 	.word	0x08006933
 8006884:	080068ff 	.word	0x080068ff
 8006888:	08006933 	.word	0x08006933
 800688c:	08006933 	.word	0x08006933
 8006890:	08006933 	.word	0x08006933
 8006894:	08006933 	.word	0x08006933
 8006898:	08006933 	.word	0x08006933
 800689c:	08006933 	.word	0x08006933
 80068a0:	08006933 	.word	0x08006933
 80068a4:	08006933 	.word	0x08006933
 80068a8:	08006933 	.word	0x08006933
 80068ac:	08006933 	.word	0x08006933
 80068b0:	08006933 	.word	0x08006933
 80068b4:	08006933 	.word	0x08006933
 80068b8:	08006933 	.word	0x08006933
 80068bc:	08006933 	.word	0x08006933
 80068c0:	08006933 	.word	0x08006933
 80068c4:	08006925 	.word	0x08006925
 80068c8:	2b40      	cmp	r3, #64	@ 0x40
 80068ca:	d02e      	beq.n	800692a <UART_SetConfig+0xa36>
 80068cc:	e031      	b.n	8006932 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80068ce:	f7fd fc69 	bl	80041a4 <HAL_RCC_GetPCLK1Freq>
 80068d2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80068d4:	e033      	b.n	800693e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80068d6:	f7fd fc7b 	bl	80041d0 <HAL_RCC_GetPCLK2Freq>
 80068da:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80068dc:	e02f      	b.n	800693e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80068de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80068e2:	4618      	mov	r0, r3
 80068e4:	f7fe feaa 	bl	800563c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80068e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068ec:	e027      	b.n	800693e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80068ee:	f107 0318 	add.w	r3, r7, #24
 80068f2:	4618      	mov	r0, r3
 80068f4:	f7fe fff6 	bl	80058e4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80068f8:	69fb      	ldr	r3, [r7, #28]
 80068fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068fc:	e01f      	b.n	800693e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80068fe:	4b2d      	ldr	r3, [pc, #180]	@ (80069b4 <UART_SetConfig+0xac0>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f003 0320 	and.w	r3, r3, #32
 8006906:	2b00      	cmp	r3, #0
 8006908:	d009      	beq.n	800691e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800690a:	4b2a      	ldr	r3, [pc, #168]	@ (80069b4 <UART_SetConfig+0xac0>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	08db      	lsrs	r3, r3, #3
 8006910:	f003 0303 	and.w	r3, r3, #3
 8006914:	4a28      	ldr	r2, [pc, #160]	@ (80069b8 <UART_SetConfig+0xac4>)
 8006916:	fa22 f303 	lsr.w	r3, r2, r3
 800691a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800691c:	e00f      	b.n	800693e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800691e:	4b26      	ldr	r3, [pc, #152]	@ (80069b8 <UART_SetConfig+0xac4>)
 8006920:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006922:	e00c      	b.n	800693e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006924:	4b25      	ldr	r3, [pc, #148]	@ (80069bc <UART_SetConfig+0xac8>)
 8006926:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006928:	e009      	b.n	800693e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800692a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800692e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006930:	e005      	b.n	800693e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8006932:	2300      	movs	r3, #0
 8006934:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006936:	2301      	movs	r3, #1
 8006938:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800693c:	bf00      	nop
    }

    if (pclk != 0U)
 800693e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006940:	2b00      	cmp	r3, #0
 8006942:	d021      	beq.n	8006988 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006944:	697b      	ldr	r3, [r7, #20]
 8006946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006948:	4a1d      	ldr	r2, [pc, #116]	@ (80069c0 <UART_SetConfig+0xacc>)
 800694a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800694e:	461a      	mov	r2, r3
 8006950:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006952:	fbb3 f2f2 	udiv	r2, r3, r2
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	085b      	lsrs	r3, r3, #1
 800695c:	441a      	add	r2, r3
 800695e:	697b      	ldr	r3, [r7, #20]
 8006960:	685b      	ldr	r3, [r3, #4]
 8006962:	fbb2 f3f3 	udiv	r3, r2, r3
 8006966:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800696a:	2b0f      	cmp	r3, #15
 800696c:	d909      	bls.n	8006982 <UART_SetConfig+0xa8e>
 800696e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006970:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006974:	d205      	bcs.n	8006982 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006978:	b29a      	uxth	r2, r3
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	60da      	str	r2, [r3, #12]
 8006980:	e002      	b.n	8006988 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006982:	2301      	movs	r3, #1
 8006984:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	2201      	movs	r2, #1
 800698c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	2201      	movs	r2, #1
 8006994:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	2200      	movs	r2, #0
 800699c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	2200      	movs	r2, #0
 80069a2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80069a4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	3748      	adds	r7, #72	@ 0x48
 80069ac:	46bd      	mov	sp, r7
 80069ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80069b2:	bf00      	nop
 80069b4:	58024400 	.word	0x58024400
 80069b8:	03d09000 	.word	0x03d09000
 80069bc:	003d0900 	.word	0x003d0900
 80069c0:	080070f4 	.word	0x080070f4

080069c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b083      	sub	sp, #12
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069d0:	f003 0308 	and.w	r3, r3, #8
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d00a      	beq.n	80069ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	685b      	ldr	r3, [r3, #4]
 80069de:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	430a      	orrs	r2, r1
 80069ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069f2:	f003 0301 	and.w	r3, r3, #1
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d00a      	beq.n	8006a10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	685b      	ldr	r3, [r3, #4]
 8006a00:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	430a      	orrs	r2, r1
 8006a0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a14:	f003 0302 	and.w	r3, r3, #2
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d00a      	beq.n	8006a32 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	430a      	orrs	r2, r1
 8006a30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a36:	f003 0304 	and.w	r3, r3, #4
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d00a      	beq.n	8006a54 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	430a      	orrs	r2, r1
 8006a52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a58:	f003 0310 	and.w	r3, r3, #16
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d00a      	beq.n	8006a76 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	689b      	ldr	r3, [r3, #8]
 8006a66:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	430a      	orrs	r2, r1
 8006a74:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a7a:	f003 0320 	and.w	r3, r3, #32
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d00a      	beq.n	8006a98 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	689b      	ldr	r3, [r3, #8]
 8006a88:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	430a      	orrs	r2, r1
 8006a96:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d01a      	beq.n	8006ada <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	430a      	orrs	r2, r1
 8006ab8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006abe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ac2:	d10a      	bne.n	8006ada <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	430a      	orrs	r2, r1
 8006ad8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ade:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d00a      	beq.n	8006afc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	430a      	orrs	r2, r1
 8006afa:	605a      	str	r2, [r3, #4]
  }
}
 8006afc:	bf00      	nop
 8006afe:	370c      	adds	r7, #12
 8006b00:	46bd      	mov	sp, r7
 8006b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b06:	4770      	bx	lr

08006b08 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b098      	sub	sp, #96	@ 0x60
 8006b0c:	af02      	add	r7, sp, #8
 8006b0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2200      	movs	r2, #0
 8006b14:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b18:	f7fa fd1c 	bl	8001554 <HAL_GetTick>
 8006b1c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f003 0308 	and.w	r3, r3, #8
 8006b28:	2b08      	cmp	r3, #8
 8006b2a:	d12f      	bne.n	8006b8c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b2c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006b30:	9300      	str	r3, [sp, #0]
 8006b32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006b34:	2200      	movs	r2, #0
 8006b36:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f000 f88e 	bl	8006c5c <UART_WaitOnFlagUntilTimeout>
 8006b40:	4603      	mov	r3, r0
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d022      	beq.n	8006b8c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b4e:	e853 3f00 	ldrex	r3, [r3]
 8006b52:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b5a:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	461a      	mov	r2, r3
 8006b62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b64:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b66:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b68:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b6c:	e841 2300 	strex	r3, r2, [r1]
 8006b70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d1e6      	bne.n	8006b46 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2220      	movs	r2, #32
 8006b7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2200      	movs	r2, #0
 8006b84:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b88:	2303      	movs	r3, #3
 8006b8a:	e063      	b.n	8006c54 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f003 0304 	and.w	r3, r3, #4
 8006b96:	2b04      	cmp	r3, #4
 8006b98:	d149      	bne.n	8006c2e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b9a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006b9e:	9300      	str	r3, [sp, #0]
 8006ba0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006ba8:	6878      	ldr	r0, [r7, #4]
 8006baa:	f000 f857 	bl	8006c5c <UART_WaitOnFlagUntilTimeout>
 8006bae:	4603      	mov	r3, r0
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d03c      	beq.n	8006c2e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bbc:	e853 3f00 	ldrex	r3, [r3]
 8006bc0:	623b      	str	r3, [r7, #32]
   return(result);
 8006bc2:	6a3b      	ldr	r3, [r7, #32]
 8006bc4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006bc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	461a      	mov	r2, r3
 8006bd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006bd2:	633b      	str	r3, [r7, #48]	@ 0x30
 8006bd4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006bd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bda:	e841 2300 	strex	r3, r2, [r1]
 8006bde:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006be0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d1e6      	bne.n	8006bb4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	3308      	adds	r3, #8
 8006bec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bee:	693b      	ldr	r3, [r7, #16]
 8006bf0:	e853 3f00 	ldrex	r3, [r3]
 8006bf4:	60fb      	str	r3, [r7, #12]
   return(result);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	f023 0301 	bic.w	r3, r3, #1
 8006bfc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	3308      	adds	r3, #8
 8006c04:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c06:	61fa      	str	r2, [r7, #28]
 8006c08:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c0a:	69b9      	ldr	r1, [r7, #24]
 8006c0c:	69fa      	ldr	r2, [r7, #28]
 8006c0e:	e841 2300 	strex	r3, r2, [r1]
 8006c12:	617b      	str	r3, [r7, #20]
   return(result);
 8006c14:	697b      	ldr	r3, [r7, #20]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d1e5      	bne.n	8006be6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2220      	movs	r2, #32
 8006c1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2200      	movs	r2, #0
 8006c26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c2a:	2303      	movs	r3, #3
 8006c2c:	e012      	b.n	8006c54 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2220      	movs	r2, #32
 8006c32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2220      	movs	r2, #32
 8006c3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2200      	movs	r2, #0
 8006c42:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2200      	movs	r2, #0
 8006c48:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006c52:	2300      	movs	r3, #0
}
 8006c54:	4618      	mov	r0, r3
 8006c56:	3758      	adds	r7, #88	@ 0x58
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bd80      	pop	{r7, pc}

08006c5c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b084      	sub	sp, #16
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	60f8      	str	r0, [r7, #12]
 8006c64:	60b9      	str	r1, [r7, #8]
 8006c66:	603b      	str	r3, [r7, #0]
 8006c68:	4613      	mov	r3, r2
 8006c6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c6c:	e04f      	b.n	8006d0e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c6e:	69bb      	ldr	r3, [r7, #24]
 8006c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c74:	d04b      	beq.n	8006d0e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c76:	f7fa fc6d 	bl	8001554 <HAL_GetTick>
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	1ad3      	subs	r3, r2, r3
 8006c80:	69ba      	ldr	r2, [r7, #24]
 8006c82:	429a      	cmp	r2, r3
 8006c84:	d302      	bcc.n	8006c8c <UART_WaitOnFlagUntilTimeout+0x30>
 8006c86:	69bb      	ldr	r3, [r7, #24]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d101      	bne.n	8006c90 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006c8c:	2303      	movs	r3, #3
 8006c8e:	e04e      	b.n	8006d2e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f003 0304 	and.w	r3, r3, #4
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d037      	beq.n	8006d0e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	2b80      	cmp	r3, #128	@ 0x80
 8006ca2:	d034      	beq.n	8006d0e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	2b40      	cmp	r3, #64	@ 0x40
 8006ca8:	d031      	beq.n	8006d0e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	69db      	ldr	r3, [r3, #28]
 8006cb0:	f003 0308 	and.w	r3, r3, #8
 8006cb4:	2b08      	cmp	r3, #8
 8006cb6:	d110      	bne.n	8006cda <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	2208      	movs	r2, #8
 8006cbe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006cc0:	68f8      	ldr	r0, [r7, #12]
 8006cc2:	f000 f839 	bl	8006d38 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2208      	movs	r2, #8
 8006cca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	e029      	b.n	8006d2e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	69db      	ldr	r3, [r3, #28]
 8006ce0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ce4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ce8:	d111      	bne.n	8006d0e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006cf2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006cf4:	68f8      	ldr	r0, [r7, #12]
 8006cf6:	f000 f81f 	bl	8006d38 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	2220      	movs	r2, #32
 8006cfe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2200      	movs	r2, #0
 8006d06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006d0a:	2303      	movs	r3, #3
 8006d0c:	e00f      	b.n	8006d2e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	69da      	ldr	r2, [r3, #28]
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	4013      	ands	r3, r2
 8006d18:	68ba      	ldr	r2, [r7, #8]
 8006d1a:	429a      	cmp	r2, r3
 8006d1c:	bf0c      	ite	eq
 8006d1e:	2301      	moveq	r3, #1
 8006d20:	2300      	movne	r3, #0
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	461a      	mov	r2, r3
 8006d26:	79fb      	ldrb	r3, [r7, #7]
 8006d28:	429a      	cmp	r2, r3
 8006d2a:	d0a0      	beq.n	8006c6e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d2c:	2300      	movs	r3, #0
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3710      	adds	r7, #16
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}
	...

08006d38 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b095      	sub	sp, #84	@ 0x54
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d48:	e853 3f00 	ldrex	r3, [r3]
 8006d4c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d50:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d54:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	461a      	mov	r2, r3
 8006d5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d5e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d60:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d62:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006d64:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006d66:	e841 2300 	strex	r3, r2, [r1]
 8006d6a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006d6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d1e6      	bne.n	8006d40 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	3308      	adds	r3, #8
 8006d78:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d7a:	6a3b      	ldr	r3, [r7, #32]
 8006d7c:	e853 3f00 	ldrex	r3, [r3]
 8006d80:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d82:	69fa      	ldr	r2, [r7, #28]
 8006d84:	4b1e      	ldr	r3, [pc, #120]	@ (8006e00 <UART_EndRxTransfer+0xc8>)
 8006d86:	4013      	ands	r3, r2
 8006d88:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	3308      	adds	r3, #8
 8006d90:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d92:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d94:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d96:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d9a:	e841 2300 	strex	r3, r2, [r1]
 8006d9e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d1e5      	bne.n	8006d72 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006daa:	2b01      	cmp	r3, #1
 8006dac:	d118      	bne.n	8006de0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	e853 3f00 	ldrex	r3, [r3]
 8006dba:	60bb      	str	r3, [r7, #8]
   return(result);
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	f023 0310 	bic.w	r3, r3, #16
 8006dc2:	647b      	str	r3, [r7, #68]	@ 0x44
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	461a      	mov	r2, r3
 8006dca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006dcc:	61bb      	str	r3, [r7, #24]
 8006dce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd0:	6979      	ldr	r1, [r7, #20]
 8006dd2:	69ba      	ldr	r2, [r7, #24]
 8006dd4:	e841 2300 	strex	r3, r2, [r1]
 8006dd8:	613b      	str	r3, [r7, #16]
   return(result);
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d1e6      	bne.n	8006dae <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2220      	movs	r2, #32
 8006de4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2200      	movs	r2, #0
 8006dec:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2200      	movs	r2, #0
 8006df2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006df4:	bf00      	nop
 8006df6:	3754      	adds	r7, #84	@ 0x54
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfe:	4770      	bx	lr
 8006e00:	effffffe 	.word	0xeffffffe

08006e04 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b085      	sub	sp, #20
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006e12:	2b01      	cmp	r3, #1
 8006e14:	d101      	bne.n	8006e1a <HAL_UARTEx_DisableFifoMode+0x16>
 8006e16:	2302      	movs	r3, #2
 8006e18:	e027      	b.n	8006e6a <HAL_UARTEx_DisableFifoMode+0x66>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2201      	movs	r2, #1
 8006e1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2224      	movs	r2, #36	@ 0x24
 8006e26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	681a      	ldr	r2, [r3, #0]
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f022 0201 	bic.w	r2, r2, #1
 8006e40:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006e48:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	68fa      	ldr	r2, [r7, #12]
 8006e56:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2220      	movs	r2, #32
 8006e5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006e68:	2300      	movs	r3, #0
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3714      	adds	r7, #20
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e74:	4770      	bx	lr

08006e76 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006e76:	b580      	push	{r7, lr}
 8006e78:	b084      	sub	sp, #16
 8006e7a:	af00      	add	r7, sp, #0
 8006e7c:	6078      	str	r0, [r7, #4]
 8006e7e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006e86:	2b01      	cmp	r3, #1
 8006e88:	d101      	bne.n	8006e8e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006e8a:	2302      	movs	r3, #2
 8006e8c:	e02d      	b.n	8006eea <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2201      	movs	r2, #1
 8006e92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2224      	movs	r2, #36	@ 0x24
 8006e9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	681a      	ldr	r2, [r3, #0]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f022 0201 	bic.w	r2, r2, #1
 8006eb4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	689b      	ldr	r3, [r3, #8]
 8006ebc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	683a      	ldr	r2, [r7, #0]
 8006ec6:	430a      	orrs	r2, r1
 8006ec8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006eca:	6878      	ldr	r0, [r7, #4]
 8006ecc:	f000 f850 	bl	8006f70 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	68fa      	ldr	r2, [r7, #12]
 8006ed6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2220      	movs	r2, #32
 8006edc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006ee8:	2300      	movs	r3, #0
}
 8006eea:	4618      	mov	r0, r3
 8006eec:	3710      	adds	r7, #16
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	bd80      	pop	{r7, pc}

08006ef2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006ef2:	b580      	push	{r7, lr}
 8006ef4:	b084      	sub	sp, #16
 8006ef6:	af00      	add	r7, sp, #0
 8006ef8:	6078      	str	r0, [r7, #4]
 8006efa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006f02:	2b01      	cmp	r3, #1
 8006f04:	d101      	bne.n	8006f0a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006f06:	2302      	movs	r3, #2
 8006f08:	e02d      	b.n	8006f66 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2201      	movs	r2, #1
 8006f0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2224      	movs	r2, #36	@ 0x24
 8006f16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f022 0201 	bic.w	r2, r2, #1
 8006f30:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	683a      	ldr	r2, [r7, #0]
 8006f42:	430a      	orrs	r2, r1
 8006f44:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f000 f812 	bl	8006f70 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	68fa      	ldr	r2, [r7, #12]
 8006f52:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2220      	movs	r2, #32
 8006f58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006f64:	2300      	movs	r3, #0
}
 8006f66:	4618      	mov	r0, r3
 8006f68:	3710      	adds	r7, #16
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	bd80      	pop	{r7, pc}
	...

08006f70 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006f70:	b480      	push	{r7}
 8006f72:	b085      	sub	sp, #20
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d108      	bne.n	8006f92 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2201      	movs	r2, #1
 8006f84:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2201      	movs	r2, #1
 8006f8c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006f90:	e031      	b.n	8006ff6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006f92:	2310      	movs	r3, #16
 8006f94:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006f96:	2310      	movs	r3, #16
 8006f98:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	689b      	ldr	r3, [r3, #8]
 8006fa0:	0e5b      	lsrs	r3, r3, #25
 8006fa2:	b2db      	uxtb	r3, r3
 8006fa4:	f003 0307 	and.w	r3, r3, #7
 8006fa8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	689b      	ldr	r3, [r3, #8]
 8006fb0:	0f5b      	lsrs	r3, r3, #29
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	f003 0307 	and.w	r3, r3, #7
 8006fb8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006fba:	7bbb      	ldrb	r3, [r7, #14]
 8006fbc:	7b3a      	ldrb	r2, [r7, #12]
 8006fbe:	4911      	ldr	r1, [pc, #68]	@ (8007004 <UARTEx_SetNbDataToProcess+0x94>)
 8006fc0:	5c8a      	ldrb	r2, [r1, r2]
 8006fc2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006fc6:	7b3a      	ldrb	r2, [r7, #12]
 8006fc8:	490f      	ldr	r1, [pc, #60]	@ (8007008 <UARTEx_SetNbDataToProcess+0x98>)
 8006fca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006fcc:	fb93 f3f2 	sdiv	r3, r3, r2
 8006fd0:	b29a      	uxth	r2, r3
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006fd8:	7bfb      	ldrb	r3, [r7, #15]
 8006fda:	7b7a      	ldrb	r2, [r7, #13]
 8006fdc:	4909      	ldr	r1, [pc, #36]	@ (8007004 <UARTEx_SetNbDataToProcess+0x94>)
 8006fde:	5c8a      	ldrb	r2, [r1, r2]
 8006fe0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006fe4:	7b7a      	ldrb	r2, [r7, #13]
 8006fe6:	4908      	ldr	r1, [pc, #32]	@ (8007008 <UARTEx_SetNbDataToProcess+0x98>)
 8006fe8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006fea:	fb93 f3f2 	sdiv	r3, r3, r2
 8006fee:	b29a      	uxth	r2, r3
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006ff6:	bf00      	nop
 8006ff8:	3714      	adds	r7, #20
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007000:	4770      	bx	lr
 8007002:	bf00      	nop
 8007004:	0800710c 	.word	0x0800710c
 8007008:	08007114 	.word	0x08007114

0800700c <memset>:
 800700c:	4402      	add	r2, r0
 800700e:	4603      	mov	r3, r0
 8007010:	4293      	cmp	r3, r2
 8007012:	d100      	bne.n	8007016 <memset+0xa>
 8007014:	4770      	bx	lr
 8007016:	f803 1b01 	strb.w	r1, [r3], #1
 800701a:	e7f9      	b.n	8007010 <memset+0x4>

0800701c <__libc_init_array>:
 800701c:	b570      	push	{r4, r5, r6, lr}
 800701e:	4d0d      	ldr	r5, [pc, #52]	@ (8007054 <__libc_init_array+0x38>)
 8007020:	4c0d      	ldr	r4, [pc, #52]	@ (8007058 <__libc_init_array+0x3c>)
 8007022:	1b64      	subs	r4, r4, r5
 8007024:	10a4      	asrs	r4, r4, #2
 8007026:	2600      	movs	r6, #0
 8007028:	42a6      	cmp	r6, r4
 800702a:	d109      	bne.n	8007040 <__libc_init_array+0x24>
 800702c:	4d0b      	ldr	r5, [pc, #44]	@ (800705c <__libc_init_array+0x40>)
 800702e:	4c0c      	ldr	r4, [pc, #48]	@ (8007060 <__libc_init_array+0x44>)
 8007030:	f000 f826 	bl	8007080 <_init>
 8007034:	1b64      	subs	r4, r4, r5
 8007036:	10a4      	asrs	r4, r4, #2
 8007038:	2600      	movs	r6, #0
 800703a:	42a6      	cmp	r6, r4
 800703c:	d105      	bne.n	800704a <__libc_init_array+0x2e>
 800703e:	bd70      	pop	{r4, r5, r6, pc}
 8007040:	f855 3b04 	ldr.w	r3, [r5], #4
 8007044:	4798      	blx	r3
 8007046:	3601      	adds	r6, #1
 8007048:	e7ee      	b.n	8007028 <__libc_init_array+0xc>
 800704a:	f855 3b04 	ldr.w	r3, [r5], #4
 800704e:	4798      	blx	r3
 8007050:	3601      	adds	r6, #1
 8007052:	e7f2      	b.n	800703a <__libc_init_array+0x1e>
 8007054:	08007124 	.word	0x08007124
 8007058:	08007124 	.word	0x08007124
 800705c:	08007124 	.word	0x08007124
 8007060:	08007128 	.word	0x08007128

08007064 <memcpy>:
 8007064:	440a      	add	r2, r1
 8007066:	4291      	cmp	r1, r2
 8007068:	f100 33ff 	add.w	r3, r0, #4294967295
 800706c:	d100      	bne.n	8007070 <memcpy+0xc>
 800706e:	4770      	bx	lr
 8007070:	b510      	push	{r4, lr}
 8007072:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007076:	f803 4f01 	strb.w	r4, [r3, #1]!
 800707a:	4291      	cmp	r1, r2
 800707c:	d1f9      	bne.n	8007072 <memcpy+0xe>
 800707e:	bd10      	pop	{r4, pc}

08007080 <_init>:
 8007080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007082:	bf00      	nop
 8007084:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007086:	bc08      	pop	{r3}
 8007088:	469e      	mov	lr, r3
 800708a:	4770      	bx	lr

0800708c <_fini>:
 800708c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800708e:	bf00      	nop
 8007090:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007092:	bc08      	pop	{r3}
 8007094:	469e      	mov	lr, r3
 8007096:	4770      	bx	lr
