// Seed: 2948890472
module module_0 (
    input tri  id_0,
    input wand id_1
);
  always id_3 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1
    , id_5,
    input tri id_2,
    output tri0 id_3
);
  module_0 modCall_1 (
      id_0,
      id_2
  );
endmodule
macromodule module_2 (
    input supply1 id_0,
    output uwire id_1,
    output tri1 id_2,
    input wor id_3,
    input tri id_4,
    input tri0 id_5,
    input uwire id_6,
    output wor id_7,
    input wire id_8,
    input supply1 id_9,
    input wor id_10,
    output wor id_11,
    input supply1 id_12,
    input tri0 id_13
);
  assign id_11 = id_5;
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_6
  );
  assign modCall_1.type_1 = 0;
  wire id_16;
endmodule
