
STM32_F4_MIC_FFT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004764  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00015508  08004928  08004928  00014928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08019e30  08019e30  000301b4  2**0
                  CONTENTS
  4 .ARM          00000008  08019e30  08019e30  00029e30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08019e38  08019e38  000301b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08019e38  08019e38  00029e38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08019e3c  08019e3c  00029e3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001b4  20000000  08019e40  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000031ac  200001b4  08019ff4  000301b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003360  08019ff4  00033360  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b56a  00000000  00000000  000301e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003006  00000000  00000000  0004b74e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001008  00000000  00000000  0004e758  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f90  00000000  00000000  0004f760  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023a2d  00000000  00000000  000506f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001470f  00000000  00000000  0007411d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e137b  00000000  00000000  0008882c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c9  00000000  00000000  00169ba7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004360  00000000  00000000  00169c70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00002a2c  00000000  00000000  0016dfd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	200001b4 	.word	0x200001b4
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08004910 	.word	0x08004910

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	200001b8 	.word	0x200001b8
 8000200:	08004910 	.word	0x08004910

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b974 	b.w	8000504 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	4604      	mov	r4, r0
 800023c:	468e      	mov	lr, r1
 800023e:	2b00      	cmp	r3, #0
 8000240:	d14d      	bne.n	80002de <__udivmoddi4+0xaa>
 8000242:	428a      	cmp	r2, r1
 8000244:	4694      	mov	ip, r2
 8000246:	d969      	bls.n	800031c <__udivmoddi4+0xe8>
 8000248:	fab2 f282 	clz	r2, r2
 800024c:	b152      	cbz	r2, 8000264 <__udivmoddi4+0x30>
 800024e:	fa01 f302 	lsl.w	r3, r1, r2
 8000252:	f1c2 0120 	rsb	r1, r2, #32
 8000256:	fa20 f101 	lsr.w	r1, r0, r1
 800025a:	fa0c fc02 	lsl.w	ip, ip, r2
 800025e:	ea41 0e03 	orr.w	lr, r1, r3
 8000262:	4094      	lsls	r4, r2
 8000264:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000268:	0c21      	lsrs	r1, r4, #16
 800026a:	fbbe f6f8 	udiv	r6, lr, r8
 800026e:	fa1f f78c 	uxth.w	r7, ip
 8000272:	fb08 e316 	mls	r3, r8, r6, lr
 8000276:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800027a:	fb06 f107 	mul.w	r1, r6, r7
 800027e:	4299      	cmp	r1, r3
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x64>
 8000282:	eb1c 0303 	adds.w	r3, ip, r3
 8000286:	f106 30ff 	add.w	r0, r6, #4294967295
 800028a:	f080 811f 	bcs.w	80004cc <__udivmoddi4+0x298>
 800028e:	4299      	cmp	r1, r3
 8000290:	f240 811c 	bls.w	80004cc <__udivmoddi4+0x298>
 8000294:	3e02      	subs	r6, #2
 8000296:	4463      	add	r3, ip
 8000298:	1a5b      	subs	r3, r3, r1
 800029a:	b2a4      	uxth	r4, r4
 800029c:	fbb3 f0f8 	udiv	r0, r3, r8
 80002a0:	fb08 3310 	mls	r3, r8, r0, r3
 80002a4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a8:	fb00 f707 	mul.w	r7, r0, r7
 80002ac:	42a7      	cmp	r7, r4
 80002ae:	d90a      	bls.n	80002c6 <__udivmoddi4+0x92>
 80002b0:	eb1c 0404 	adds.w	r4, ip, r4
 80002b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80002b8:	f080 810a 	bcs.w	80004d0 <__udivmoddi4+0x29c>
 80002bc:	42a7      	cmp	r7, r4
 80002be:	f240 8107 	bls.w	80004d0 <__udivmoddi4+0x29c>
 80002c2:	4464      	add	r4, ip
 80002c4:	3802      	subs	r0, #2
 80002c6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002ca:	1be4      	subs	r4, r4, r7
 80002cc:	2600      	movs	r6, #0
 80002ce:	b11d      	cbz	r5, 80002d8 <__udivmoddi4+0xa4>
 80002d0:	40d4      	lsrs	r4, r2
 80002d2:	2300      	movs	r3, #0
 80002d4:	e9c5 4300 	strd	r4, r3, [r5]
 80002d8:	4631      	mov	r1, r6
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d909      	bls.n	80002f6 <__udivmoddi4+0xc2>
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	f000 80ef 	beq.w	80004c6 <__udivmoddi4+0x292>
 80002e8:	2600      	movs	r6, #0
 80002ea:	e9c5 0100 	strd	r0, r1, [r5]
 80002ee:	4630      	mov	r0, r6
 80002f0:	4631      	mov	r1, r6
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	fab3 f683 	clz	r6, r3
 80002fa:	2e00      	cmp	r6, #0
 80002fc:	d14a      	bne.n	8000394 <__udivmoddi4+0x160>
 80002fe:	428b      	cmp	r3, r1
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xd4>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 80f9 	bhi.w	80004fa <__udivmoddi4+0x2c6>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb61 0303 	sbc.w	r3, r1, r3
 800030e:	2001      	movs	r0, #1
 8000310:	469e      	mov	lr, r3
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e0      	beq.n	80002d8 <__udivmoddi4+0xa4>
 8000316:	e9c5 4e00 	strd	r4, lr, [r5]
 800031a:	e7dd      	b.n	80002d8 <__udivmoddi4+0xa4>
 800031c:	b902      	cbnz	r2, 8000320 <__udivmoddi4+0xec>
 800031e:	deff      	udf	#255	; 0xff
 8000320:	fab2 f282 	clz	r2, r2
 8000324:	2a00      	cmp	r2, #0
 8000326:	f040 8092 	bne.w	800044e <__udivmoddi4+0x21a>
 800032a:	eba1 010c 	sub.w	r1, r1, ip
 800032e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000332:	fa1f fe8c 	uxth.w	lr, ip
 8000336:	2601      	movs	r6, #1
 8000338:	0c20      	lsrs	r0, r4, #16
 800033a:	fbb1 f3f7 	udiv	r3, r1, r7
 800033e:	fb07 1113 	mls	r1, r7, r3, r1
 8000342:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000346:	fb0e f003 	mul.w	r0, lr, r3
 800034a:	4288      	cmp	r0, r1
 800034c:	d908      	bls.n	8000360 <__udivmoddi4+0x12c>
 800034e:	eb1c 0101 	adds.w	r1, ip, r1
 8000352:	f103 38ff 	add.w	r8, r3, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x12a>
 8000358:	4288      	cmp	r0, r1
 800035a:	f200 80cb 	bhi.w	80004f4 <__udivmoddi4+0x2c0>
 800035e:	4643      	mov	r3, r8
 8000360:	1a09      	subs	r1, r1, r0
 8000362:	b2a4      	uxth	r4, r4
 8000364:	fbb1 f0f7 	udiv	r0, r1, r7
 8000368:	fb07 1110 	mls	r1, r7, r0, r1
 800036c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000370:	fb0e fe00 	mul.w	lr, lr, r0
 8000374:	45a6      	cmp	lr, r4
 8000376:	d908      	bls.n	800038a <__udivmoddi4+0x156>
 8000378:	eb1c 0404 	adds.w	r4, ip, r4
 800037c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000380:	d202      	bcs.n	8000388 <__udivmoddi4+0x154>
 8000382:	45a6      	cmp	lr, r4
 8000384:	f200 80bb 	bhi.w	80004fe <__udivmoddi4+0x2ca>
 8000388:	4608      	mov	r0, r1
 800038a:	eba4 040e 	sub.w	r4, r4, lr
 800038e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000392:	e79c      	b.n	80002ce <__udivmoddi4+0x9a>
 8000394:	f1c6 0720 	rsb	r7, r6, #32
 8000398:	40b3      	lsls	r3, r6
 800039a:	fa22 fc07 	lsr.w	ip, r2, r7
 800039e:	ea4c 0c03 	orr.w	ip, ip, r3
 80003a2:	fa20 f407 	lsr.w	r4, r0, r7
 80003a6:	fa01 f306 	lsl.w	r3, r1, r6
 80003aa:	431c      	orrs	r4, r3
 80003ac:	40f9      	lsrs	r1, r7
 80003ae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003b2:	fa00 f306 	lsl.w	r3, r0, r6
 80003b6:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ba:	0c20      	lsrs	r0, r4, #16
 80003bc:	fa1f fe8c 	uxth.w	lr, ip
 80003c0:	fb09 1118 	mls	r1, r9, r8, r1
 80003c4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c8:	fb08 f00e 	mul.w	r0, r8, lr
 80003cc:	4288      	cmp	r0, r1
 80003ce:	fa02 f206 	lsl.w	r2, r2, r6
 80003d2:	d90b      	bls.n	80003ec <__udivmoddi4+0x1b8>
 80003d4:	eb1c 0101 	adds.w	r1, ip, r1
 80003d8:	f108 3aff 	add.w	sl, r8, #4294967295
 80003dc:	f080 8088 	bcs.w	80004f0 <__udivmoddi4+0x2bc>
 80003e0:	4288      	cmp	r0, r1
 80003e2:	f240 8085 	bls.w	80004f0 <__udivmoddi4+0x2bc>
 80003e6:	f1a8 0802 	sub.w	r8, r8, #2
 80003ea:	4461      	add	r1, ip
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f9 	udiv	r0, r1, r9
 80003f4:	fb09 1110 	mls	r1, r9, r0, r1
 80003f8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003fc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000400:	458e      	cmp	lr, r1
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1e2>
 8000404:	eb1c 0101 	adds.w	r1, ip, r1
 8000408:	f100 34ff 	add.w	r4, r0, #4294967295
 800040c:	d26c      	bcs.n	80004e8 <__udivmoddi4+0x2b4>
 800040e:	458e      	cmp	lr, r1
 8000410:	d96a      	bls.n	80004e8 <__udivmoddi4+0x2b4>
 8000412:	3802      	subs	r0, #2
 8000414:	4461      	add	r1, ip
 8000416:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800041a:	fba0 9402 	umull	r9, r4, r0, r2
 800041e:	eba1 010e 	sub.w	r1, r1, lr
 8000422:	42a1      	cmp	r1, r4
 8000424:	46c8      	mov	r8, r9
 8000426:	46a6      	mov	lr, r4
 8000428:	d356      	bcc.n	80004d8 <__udivmoddi4+0x2a4>
 800042a:	d053      	beq.n	80004d4 <__udivmoddi4+0x2a0>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x212>
 800042e:	ebb3 0208 	subs.w	r2, r3, r8
 8000432:	eb61 010e 	sbc.w	r1, r1, lr
 8000436:	fa01 f707 	lsl.w	r7, r1, r7
 800043a:	fa22 f306 	lsr.w	r3, r2, r6
 800043e:	40f1      	lsrs	r1, r6
 8000440:	431f      	orrs	r7, r3
 8000442:	e9c5 7100 	strd	r7, r1, [r5]
 8000446:	2600      	movs	r6, #0
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	f1c2 0320 	rsb	r3, r2, #32
 8000452:	40d8      	lsrs	r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa21 f303 	lsr.w	r3, r1, r3
 800045c:	4091      	lsls	r1, r2
 800045e:	4301      	orrs	r1, r0
 8000460:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000464:	fa1f fe8c 	uxth.w	lr, ip
 8000468:	fbb3 f0f7 	udiv	r0, r3, r7
 800046c:	fb07 3610 	mls	r6, r7, r0, r3
 8000470:	0c0b      	lsrs	r3, r1, #16
 8000472:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000476:	fb00 f60e 	mul.w	r6, r0, lr
 800047a:	429e      	cmp	r6, r3
 800047c:	fa04 f402 	lsl.w	r4, r4, r2
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x260>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 38ff 	add.w	r8, r0, #4294967295
 800048a:	d22f      	bcs.n	80004ec <__udivmoddi4+0x2b8>
 800048c:	429e      	cmp	r6, r3
 800048e:	d92d      	bls.n	80004ec <__udivmoddi4+0x2b8>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1b9b      	subs	r3, r3, r6
 8000496:	b289      	uxth	r1, r1
 8000498:	fbb3 f6f7 	udiv	r6, r3, r7
 800049c:	fb07 3316 	mls	r3, r7, r6, r3
 80004a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a4:	fb06 f30e 	mul.w	r3, r6, lr
 80004a8:	428b      	cmp	r3, r1
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x28a>
 80004ac:	eb1c 0101 	adds.w	r1, ip, r1
 80004b0:	f106 38ff 	add.w	r8, r6, #4294967295
 80004b4:	d216      	bcs.n	80004e4 <__udivmoddi4+0x2b0>
 80004b6:	428b      	cmp	r3, r1
 80004b8:	d914      	bls.n	80004e4 <__udivmoddi4+0x2b0>
 80004ba:	3e02      	subs	r6, #2
 80004bc:	4461      	add	r1, ip
 80004be:	1ac9      	subs	r1, r1, r3
 80004c0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004c4:	e738      	b.n	8000338 <__udivmoddi4+0x104>
 80004c6:	462e      	mov	r6, r5
 80004c8:	4628      	mov	r0, r5
 80004ca:	e705      	b.n	80002d8 <__udivmoddi4+0xa4>
 80004cc:	4606      	mov	r6, r0
 80004ce:	e6e3      	b.n	8000298 <__udivmoddi4+0x64>
 80004d0:	4618      	mov	r0, r3
 80004d2:	e6f8      	b.n	80002c6 <__udivmoddi4+0x92>
 80004d4:	454b      	cmp	r3, r9
 80004d6:	d2a9      	bcs.n	800042c <__udivmoddi4+0x1f8>
 80004d8:	ebb9 0802 	subs.w	r8, r9, r2
 80004dc:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004e0:	3801      	subs	r0, #1
 80004e2:	e7a3      	b.n	800042c <__udivmoddi4+0x1f8>
 80004e4:	4646      	mov	r6, r8
 80004e6:	e7ea      	b.n	80004be <__udivmoddi4+0x28a>
 80004e8:	4620      	mov	r0, r4
 80004ea:	e794      	b.n	8000416 <__udivmoddi4+0x1e2>
 80004ec:	4640      	mov	r0, r8
 80004ee:	e7d1      	b.n	8000494 <__udivmoddi4+0x260>
 80004f0:	46d0      	mov	r8, sl
 80004f2:	e77b      	b.n	80003ec <__udivmoddi4+0x1b8>
 80004f4:	3b02      	subs	r3, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	e732      	b.n	8000360 <__udivmoddi4+0x12c>
 80004fa:	4630      	mov	r0, r6
 80004fc:	e709      	b.n	8000312 <__udivmoddi4+0xde>
 80004fe:	4464      	add	r4, ip
 8000500:	3802      	subs	r0, #2
 8000502:	e742      	b.n	800038a <__udivmoddi4+0x156>

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	f5ad 4dc0 	sub.w	sp, sp, #24576	; 0x6000
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000512:	f000 fe1f 	bl	8001154 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000516:	f000 f8ad 	bl	8000674 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800051a:	f000 fa17 	bl	800094c <MX_GPIO_Init>
  MX_ADC1_Init();
 800051e:	f000 f917 	bl	8000750 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000522:	f000 f9e9 	bl	80008f8 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000526:	f000 f965 	bl	80007f4 <MX_SPI2_Init>
  MX_TIM2_Init();
 800052a:	f000 f999 	bl	8000860 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  max_init();
 800052e:	f000 fc17 	bl	8000d60 <max_init>
  uint32_t configtime = HAL_GetTick();
 8000532:	f000 fe75 	bl	8001220 <HAL_GetTick>
 8000536:	f507 43c0 	add.w	r3, r7, #24576	; 0x6000
 800053a:	6018      	str	r0, [r3, #0]
  uint32_t g_ADCValueARRAY[BUFFER_SIZE];
  int g_MeasurementNumber;

  if (HAL_ADC_Start(&hadc1) != HAL_OK)
 800053c:	4846      	ldr	r0, [pc, #280]	; (8000658 <main+0x150>)
 800053e:	f000 fee3 	bl	8001308 <HAL_ADC_Start>
 8000542:	4603      	mov	r3, r0
 8000544:	2b00      	cmp	r3, #0
 8000546:	d001      	beq.n	800054c <main+0x44>
  {
    Error_Handler();
 8000548:	f000 fbb8 	bl	8000cbc <Error_Handler>
  }

  for (i = 1; i < 9; i++)
 800054c:	4b43      	ldr	r3, [pc, #268]	; (800065c <main+0x154>)
 800054e:	2201      	movs	r2, #1
 8000550:	601a      	str	r2, [r3, #0]
 8000552:	e00f      	b.n	8000574 <main+0x6c>
  {
    write_max(i, display_matrix[i - 1]);
 8000554:	4b41      	ldr	r3, [pc, #260]	; (800065c <main+0x154>)
 8000556:	681a      	ldr	r2, [r3, #0]
 8000558:	4b40      	ldr	r3, [pc, #256]	; (800065c <main+0x154>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	3b01      	subs	r3, #1
 800055e:	4940      	ldr	r1, [pc, #256]	; (8000660 <main+0x158>)
 8000560:	5ccb      	ldrb	r3, [r1, r3]
 8000562:	4619      	mov	r1, r3
 8000564:	4610      	mov	r0, r2
 8000566:	f000 fbdb 	bl	8000d20 <write_max>
  for (i = 1; i < 9; i++)
 800056a:	4b3c      	ldr	r3, [pc, #240]	; (800065c <main+0x154>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	3301      	adds	r3, #1
 8000570:	4a3a      	ldr	r2, [pc, #232]	; (800065c <main+0x154>)
 8000572:	6013      	str	r3, [r2, #0]
 8000574:	4b39      	ldr	r3, [pc, #228]	; (800065c <main+0x154>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	2b08      	cmp	r3, #8
 800057a:	ddeb      	ble.n	8000554 <main+0x4c>
  }
  write_string("WELCOME");
 800057c:	4839      	ldr	r0, [pc, #228]	; (8000664 <main+0x15c>)
 800057e:	f000 fc07 	bl	8000d90 <write_string>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000582:	2120      	movs	r1, #32
 8000584:	4838      	ldr	r0, [pc, #224]	; (8000668 <main+0x160>)
 8000586:	f001 fcea 	bl	8001f5e <HAL_GPIO_TogglePin>
  while (1)
  {
    configtime = HAL_GetTick();
 800058a:	f000 fe49 	bl	8001220 <HAL_GetTick>
 800058e:	f507 43c0 	add.w	r3, r7, #24576	; 0x6000
 8000592:	6018      	str	r0, [r3, #0]
    if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK)
 8000594:	f04f 31ff 	mov.w	r1, #4294967295
 8000598:	482f      	ldr	r0, [pc, #188]	; (8000658 <main+0x150>)
 800059a:	f000 ff87 	bl	80014ac <HAL_ADC_PollForConversion>
 800059e:	4603      	mov	r3, r0
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d151      	bne.n	8000648 <main+0x140>
    {
      for (i = 0; i < BUFFER_SIZE; i++)
 80005a4:	4b2d      	ldr	r3, [pc, #180]	; (800065c <main+0x154>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	601a      	str	r2, [r3, #0]
 80005aa:	e023      	b.n	80005f4 <main+0xec>
      {
        Adc_input[i] = HAL_ADC_GetValue(&hadc1); // 0-4095
 80005ac:	482a      	ldr	r0, [pc, #168]	; (8000658 <main+0x150>)
 80005ae:	f001 f808 	bl	80015c2 <HAL_ADC_GetValue>
 80005b2:	ee07 0a90 	vmov	s15, r0
 80005b6:	4b29      	ldr	r3, [pc, #164]	; (800065c <main+0x154>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80005be:	4a2b      	ldr	r2, [pc, #172]	; (800066c <main+0x164>)
 80005c0:	009b      	lsls	r3, r3, #2
 80005c2:	4413      	add	r3, r2
 80005c4:	edc3 7a00 	vstr	s15, [r3]
        g_ADCValue = Adc_input[i];
 80005c8:	4b24      	ldr	r3, [pc, #144]	; (800065c <main+0x154>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4a27      	ldr	r2, [pc, #156]	; (800066c <main+0x164>)
 80005ce:	009b      	lsls	r3, r3, #2
 80005d0:	4413      	add	r3, r2
 80005d2:	edd3 7a00 	vldr	s15, [r3]
 80005d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80005da:	ee17 2a90 	vmov	r2, s15
 80005de:	4b24      	ldr	r3, [pc, #144]	; (8000670 <main+0x168>)
 80005e0:	601a      	str	r2, [r3, #0]
        delay_us(500);
 80005e2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005e6:	f000 fb4f 	bl	8000c88 <delay_us>
      for (i = 0; i < BUFFER_SIZE; i++)
 80005ea:	4b1c      	ldr	r3, [pc, #112]	; (800065c <main+0x154>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	3301      	adds	r3, #1
 80005f0:	4a1a      	ldr	r2, [pc, #104]	; (800065c <main+0x154>)
 80005f2:	6013      	str	r3, [r2, #0]
 80005f4:	4b19      	ldr	r3, [pc, #100]	; (800065c <main+0x154>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80005fc:	dbd6      	blt.n	80005ac <main+0xa4>

      }

      configtime = HAL_GetTick() - configtime;
 80005fe:	f000 fe0f 	bl	8001220 <HAL_GetTick>
 8000602:	4602      	mov	r2, r0
 8000604:	f507 43c0 	add.w	r3, r7, #24576	; 0x6000
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	1ad3      	subs	r3, r2, r3
 800060c:	f507 42c0 	add.w	r2, r7, #24576	; 0x6000
 8000610:	6013      	str	r3, [r2, #0]
      g_ADCValue = HAL_ADC_GetValue(&hadc1); // 4096-0 returns
 8000612:	4811      	ldr	r0, [pc, #68]	; (8000658 <main+0x150>)
 8000614:	f000 ffd5 	bl	80015c2 <HAL_ADC_GetValue>
 8000618:	4603      	mov	r3, r0
 800061a:	4a15      	ldr	r2, [pc, #84]	; (8000670 <main+0x168>)
 800061c:	6013      	str	r3, [r2, #0]
      fft();
 800061e:	f000 fa03 	bl	8000a28 <fft>
      FFT_output_shrinker();
 8000622:	f000 fa43 	bl	8000aac <FFT_output_shrinker>
      displayfft();
 8000626:	f000 fa8d 	bl	8000b44 <displayfft>
      g_MeasurementNumber++;
 800062a:	f507 43c0 	add.w	r3, r7, #24576	; 0x6000
 800062e:	f103 0304 	add.w	r3, r3, #4
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	3301      	adds	r3, #1
 8000636:	f507 42c0 	add.w	r2, r7, #24576	; 0x6000
 800063a:	f102 0204 	add.w	r2, r2, #4
 800063e:	6013      	str	r3, [r2, #0]
      delay_us(5000);
 8000640:	f241 3088 	movw	r0, #5000	; 0x1388
 8000644:	f000 fb20 	bl	8000c88 <delay_us>
    //	{
    //		write_max(i + 1, 0x00);
    //	}
    // write_string("ABCD");

    HAL_Delay(10);
 8000648:	200a      	movs	r0, #10
 800064a:	f000 fdf5 	bl	8001238 <HAL_Delay>
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800064e:	2120      	movs	r1, #32
 8000650:	4805      	ldr	r0, [pc, #20]	; (8000668 <main+0x160>)
 8000652:	f001 fc84 	bl	8001f5e <HAL_GPIO_TogglePin>
    configtime = HAL_GetTick();
 8000656:	e798      	b.n	800058a <main+0x82>
 8000658:	200001d0 	.word	0x200001d0
 800065c:	20003358 	.word	0x20003358
 8000660:	20000000 	.word	0x20000000
 8000664:	08004928 	.word	0x08004928
 8000668:	40020000 	.word	0x40020000
 800066c:	200002fc 	.word	0x200002fc
 8000670:	20003354 	.word	0x20003354

08000674 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b094      	sub	sp, #80	; 0x50
 8000678:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067a:	f107 031c 	add.w	r3, r7, #28
 800067e:	2234      	movs	r2, #52	; 0x34
 8000680:	2100      	movs	r1, #0
 8000682:	4618      	mov	r0, r3
 8000684:	f004 f91a 	bl	80048bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000688:	f107 0308 	add.w	r3, r7, #8
 800068c:	2200      	movs	r2, #0
 800068e:	601a      	str	r2, [r3, #0]
 8000690:	605a      	str	r2, [r3, #4]
 8000692:	609a      	str	r2, [r3, #8]
 8000694:	60da      	str	r2, [r3, #12]
 8000696:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000698:	2300      	movs	r3, #0
 800069a:	607b      	str	r3, [r7, #4]
 800069c:	4b2a      	ldr	r3, [pc, #168]	; (8000748 <SystemClock_Config+0xd4>)
 800069e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006a0:	4a29      	ldr	r2, [pc, #164]	; (8000748 <SystemClock_Config+0xd4>)
 80006a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006a6:	6413      	str	r3, [r2, #64]	; 0x40
 80006a8:	4b27      	ldr	r3, [pc, #156]	; (8000748 <SystemClock_Config+0xd4>)
 80006aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006b0:	607b      	str	r3, [r7, #4]
 80006b2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006b4:	2300      	movs	r3, #0
 80006b6:	603b      	str	r3, [r7, #0]
 80006b8:	4b24      	ldr	r3, [pc, #144]	; (800074c <SystemClock_Config+0xd8>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80006c0:	4a22      	ldr	r2, [pc, #136]	; (800074c <SystemClock_Config+0xd8>)
 80006c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006c6:	6013      	str	r3, [r2, #0]
 80006c8:	4b20      	ldr	r3, [pc, #128]	; (800074c <SystemClock_Config+0xd8>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006d0:	603b      	str	r3, [r7, #0]
 80006d2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006d4:	2301      	movs	r3, #1
 80006d6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006dc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006de:	2302      	movs	r3, #2
 80006e0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006e2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006e6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006e8:	2304      	movs	r3, #4
 80006ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 100;
 80006ec:	2364      	movs	r3, #100	; 0x64
 80006ee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006f0:	2302      	movs	r3, #2
 80006f2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006f4:	2302      	movs	r3, #2
 80006f6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006f8:	2302      	movs	r3, #2
 80006fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006fc:	f107 031c 	add.w	r3, r7, #28
 8000700:	4618      	mov	r0, r3
 8000702:	f001 ff91 	bl	8002628 <HAL_RCC_OscConfig>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800070c:	f000 fad6 	bl	8000cbc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000710:	230f      	movs	r3, #15
 8000712:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000714:	2302      	movs	r3, #2
 8000716:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000718:	2300      	movs	r3, #0
 800071a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800071c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000720:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000722:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000726:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000728:	f107 0308 	add.w	r3, r7, #8
 800072c:	2103      	movs	r1, #3
 800072e:	4618      	mov	r0, r3
 8000730:	f001 fc30 	bl	8001f94 <HAL_RCC_ClockConfig>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800073a:	f000 fabf 	bl	8000cbc <Error_Handler>
  }
}
 800073e:	bf00      	nop
 8000740:	3750      	adds	r7, #80	; 0x50
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40023800 	.word	0x40023800
 800074c:	40007000 	.word	0x40007000

08000750 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000756:	463b      	mov	r3, r7
 8000758:	2200      	movs	r2, #0
 800075a:	601a      	str	r2, [r3, #0]
 800075c:	605a      	str	r2, [r3, #4]
 800075e:	609a      	str	r2, [r3, #8]
 8000760:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000762:	4b21      	ldr	r3, [pc, #132]	; (80007e8 <MX_ADC1_Init+0x98>)
 8000764:	4a21      	ldr	r2, [pc, #132]	; (80007ec <MX_ADC1_Init+0x9c>)
 8000766:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000768:	4b1f      	ldr	r3, [pc, #124]	; (80007e8 <MX_ADC1_Init+0x98>)
 800076a:	2200      	movs	r2, #0
 800076c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800076e:	4b1e      	ldr	r3, [pc, #120]	; (80007e8 <MX_ADC1_Init+0x98>)
 8000770:	2200      	movs	r2, #0
 8000772:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000774:	4b1c      	ldr	r3, [pc, #112]	; (80007e8 <MX_ADC1_Init+0x98>)
 8000776:	2200      	movs	r2, #0
 8000778:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800077a:	4b1b      	ldr	r3, [pc, #108]	; (80007e8 <MX_ADC1_Init+0x98>)
 800077c:	2201      	movs	r2, #1
 800077e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000780:	4b19      	ldr	r3, [pc, #100]	; (80007e8 <MX_ADC1_Init+0x98>)
 8000782:	2200      	movs	r2, #0
 8000784:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000788:	4b17      	ldr	r3, [pc, #92]	; (80007e8 <MX_ADC1_Init+0x98>)
 800078a:	2200      	movs	r2, #0
 800078c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800078e:	4b16      	ldr	r3, [pc, #88]	; (80007e8 <MX_ADC1_Init+0x98>)
 8000790:	4a17      	ldr	r2, [pc, #92]	; (80007f0 <MX_ADC1_Init+0xa0>)
 8000792:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000794:	4b14      	ldr	r3, [pc, #80]	; (80007e8 <MX_ADC1_Init+0x98>)
 8000796:	2200      	movs	r2, #0
 8000798:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800079a:	4b13      	ldr	r3, [pc, #76]	; (80007e8 <MX_ADC1_Init+0x98>)
 800079c:	2201      	movs	r2, #1
 800079e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007a0:	4b11      	ldr	r3, [pc, #68]	; (80007e8 <MX_ADC1_Init+0x98>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80007a8:	4b0f      	ldr	r3, [pc, #60]	; (80007e8 <MX_ADC1_Init+0x98>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007ae:	480e      	ldr	r0, [pc, #56]	; (80007e8 <MX_ADC1_Init+0x98>)
 80007b0:	f000 fd66 	bl	8001280 <HAL_ADC_Init>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d001      	beq.n	80007be <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80007ba:	f000 fa7f 	bl	8000cbc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80007be:	2300      	movs	r3, #0
 80007c0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80007c2:	2301      	movs	r3, #1
 80007c4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 80007c6:	2302      	movs	r3, #2
 80007c8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007ca:	463b      	mov	r3, r7
 80007cc:	4619      	mov	r1, r3
 80007ce:	4806      	ldr	r0, [pc, #24]	; (80007e8 <MX_ADC1_Init+0x98>)
 80007d0:	f000 ff04 	bl	80015dc <HAL_ADC_ConfigChannel>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80007da:	f000 fa6f 	bl	8000cbc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007de:	bf00      	nop
 80007e0:	3710      	adds	r7, #16
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	200001d0 	.word	0x200001d0
 80007ec:	40012000 	.word	0x40012000
 80007f0:	0f000001 	.word	0x0f000001

080007f4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80007f8:	4b17      	ldr	r3, [pc, #92]	; (8000858 <MX_SPI2_Init+0x64>)
 80007fa:	4a18      	ldr	r2, [pc, #96]	; (800085c <MX_SPI2_Init+0x68>)
 80007fc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80007fe:	4b16      	ldr	r3, [pc, #88]	; (8000858 <MX_SPI2_Init+0x64>)
 8000800:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000804:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000806:	4b14      	ldr	r3, [pc, #80]	; (8000858 <MX_SPI2_Init+0x64>)
 8000808:	2200      	movs	r2, #0
 800080a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800080c:	4b12      	ldr	r3, [pc, #72]	; (8000858 <MX_SPI2_Init+0x64>)
 800080e:	2200      	movs	r2, #0
 8000810:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000812:	4b11      	ldr	r3, [pc, #68]	; (8000858 <MX_SPI2_Init+0x64>)
 8000814:	2200      	movs	r2, #0
 8000816:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000818:	4b0f      	ldr	r3, [pc, #60]	; (8000858 <MX_SPI2_Init+0x64>)
 800081a:	2200      	movs	r2, #0
 800081c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800081e:	4b0e      	ldr	r3, [pc, #56]	; (8000858 <MX_SPI2_Init+0x64>)
 8000820:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000824:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000826:	4b0c      	ldr	r3, [pc, #48]	; (8000858 <MX_SPI2_Init+0x64>)
 8000828:	2210      	movs	r2, #16
 800082a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800082c:	4b0a      	ldr	r3, [pc, #40]	; (8000858 <MX_SPI2_Init+0x64>)
 800082e:	2200      	movs	r2, #0
 8000830:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000832:	4b09      	ldr	r3, [pc, #36]	; (8000858 <MX_SPI2_Init+0x64>)
 8000834:	2200      	movs	r2, #0
 8000836:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000838:	4b07      	ldr	r3, [pc, #28]	; (8000858 <MX_SPI2_Init+0x64>)
 800083a:	2200      	movs	r2, #0
 800083c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800083e:	4b06      	ldr	r3, [pc, #24]	; (8000858 <MX_SPI2_Init+0x64>)
 8000840:	220a      	movs	r2, #10
 8000842:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000844:	4804      	ldr	r0, [pc, #16]	; (8000858 <MX_SPI2_Init+0x64>)
 8000846:	f002 f98d 	bl	8002b64 <HAL_SPI_Init>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000850:	f000 fa34 	bl	8000cbc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000854:	bf00      	nop
 8000856:	bd80      	pop	{r7, pc}
 8000858:	20000218 	.word	0x20000218
 800085c:	40003800 	.word	0x40003800

08000860 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b086      	sub	sp, #24
 8000864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000866:	f107 0308 	add.w	r3, r7, #8
 800086a:	2200      	movs	r2, #0
 800086c:	601a      	str	r2, [r3, #0]
 800086e:	605a      	str	r2, [r3, #4]
 8000870:	609a      	str	r2, [r3, #8]
 8000872:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000874:	463b      	mov	r3, r7
 8000876:	2200      	movs	r2, #0
 8000878:	601a      	str	r2, [r3, #0]
 800087a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800087c:	4b1d      	ldr	r3, [pc, #116]	; (80008f4 <MX_TIM2_Init+0x94>)
 800087e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000882:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000884:	4b1b      	ldr	r3, [pc, #108]	; (80008f4 <MX_TIM2_Init+0x94>)
 8000886:	2200      	movs	r2, #0
 8000888:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800088a:	4b1a      	ldr	r3, [pc, #104]	; (80008f4 <MX_TIM2_Init+0x94>)
 800088c:	2200      	movs	r2, #0
 800088e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000890:	4b18      	ldr	r3, [pc, #96]	; (80008f4 <MX_TIM2_Init+0x94>)
 8000892:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000896:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000898:	4b16      	ldr	r3, [pc, #88]	; (80008f4 <MX_TIM2_Init+0x94>)
 800089a:	2200      	movs	r2, #0
 800089c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800089e:	4b15      	ldr	r3, [pc, #84]	; (80008f4 <MX_TIM2_Init+0x94>)
 80008a0:	2280      	movs	r2, #128	; 0x80
 80008a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008a4:	4813      	ldr	r0, [pc, #76]	; (80008f4 <MX_TIM2_Init+0x94>)
 80008a6:	f002 f9e6 	bl	8002c76 <HAL_TIM_Base_Init>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80008b0:	f000 fa04 	bl	8000cbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008b8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80008ba:	f107 0308 	add.w	r3, r7, #8
 80008be:	4619      	mov	r1, r3
 80008c0:	480c      	ldr	r0, [pc, #48]	; (80008f4 <MX_TIM2_Init+0x94>)
 80008c2:	f002 fa8f 	bl	8002de4 <HAL_TIM_ConfigClockSource>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d001      	beq.n	80008d0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80008cc:	f000 f9f6 	bl	8000cbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008d0:	2300      	movs	r3, #0
 80008d2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008d4:	2300      	movs	r3, #0
 80008d6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008d8:	463b      	mov	r3, r7
 80008da:	4619      	mov	r1, r3
 80008dc:	4805      	ldr	r0, [pc, #20]	; (80008f4 <MX_TIM2_Init+0x94>)
 80008de:	f002 fc83 	bl	80031e8 <HAL_TIMEx_MasterConfigSynchronization>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80008e8:	f000 f9e8 	bl	8000cbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80008ec:	bf00      	nop
 80008ee:	3718      	adds	r7, #24
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	20000270 	.word	0x20000270

080008f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008fc:	4b11      	ldr	r3, [pc, #68]	; (8000944 <MX_USART2_UART_Init+0x4c>)
 80008fe:	4a12      	ldr	r2, [pc, #72]	; (8000948 <MX_USART2_UART_Init+0x50>)
 8000900:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000902:	4b10      	ldr	r3, [pc, #64]	; (8000944 <MX_USART2_UART_Init+0x4c>)
 8000904:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000908:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800090a:	4b0e      	ldr	r3, [pc, #56]	; (8000944 <MX_USART2_UART_Init+0x4c>)
 800090c:	2200      	movs	r2, #0
 800090e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000910:	4b0c      	ldr	r3, [pc, #48]	; (8000944 <MX_USART2_UART_Init+0x4c>)
 8000912:	2200      	movs	r2, #0
 8000914:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000916:	4b0b      	ldr	r3, [pc, #44]	; (8000944 <MX_USART2_UART_Init+0x4c>)
 8000918:	2200      	movs	r2, #0
 800091a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800091c:	4b09      	ldr	r3, [pc, #36]	; (8000944 <MX_USART2_UART_Init+0x4c>)
 800091e:	220c      	movs	r2, #12
 8000920:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000922:	4b08      	ldr	r3, [pc, #32]	; (8000944 <MX_USART2_UART_Init+0x4c>)
 8000924:	2200      	movs	r2, #0
 8000926:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000928:	4b06      	ldr	r3, [pc, #24]	; (8000944 <MX_USART2_UART_Init+0x4c>)
 800092a:	2200      	movs	r2, #0
 800092c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800092e:	4805      	ldr	r0, [pc, #20]	; (8000944 <MX_USART2_UART_Init+0x4c>)
 8000930:	f002 fcd6 	bl	80032e0 <HAL_UART_Init>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800093a:	f000 f9bf 	bl	8000cbc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800093e:	bf00      	nop
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	200002b8 	.word	0x200002b8
 8000948:	40004400 	.word	0x40004400

0800094c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b08a      	sub	sp, #40	; 0x28
 8000950:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000952:	f107 0314 	add.w	r3, r7, #20
 8000956:	2200      	movs	r2, #0
 8000958:	601a      	str	r2, [r3, #0]
 800095a:	605a      	str	r2, [r3, #4]
 800095c:	609a      	str	r2, [r3, #8]
 800095e:	60da      	str	r2, [r3, #12]
 8000960:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000962:	2300      	movs	r3, #0
 8000964:	613b      	str	r3, [r7, #16]
 8000966:	4b2d      	ldr	r3, [pc, #180]	; (8000a1c <MX_GPIO_Init+0xd0>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096a:	4a2c      	ldr	r2, [pc, #176]	; (8000a1c <MX_GPIO_Init+0xd0>)
 800096c:	f043 0304 	orr.w	r3, r3, #4
 8000970:	6313      	str	r3, [r2, #48]	; 0x30
 8000972:	4b2a      	ldr	r3, [pc, #168]	; (8000a1c <MX_GPIO_Init+0xd0>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000976:	f003 0304 	and.w	r3, r3, #4
 800097a:	613b      	str	r3, [r7, #16]
 800097c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800097e:	2300      	movs	r3, #0
 8000980:	60fb      	str	r3, [r7, #12]
 8000982:	4b26      	ldr	r3, [pc, #152]	; (8000a1c <MX_GPIO_Init+0xd0>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000986:	4a25      	ldr	r2, [pc, #148]	; (8000a1c <MX_GPIO_Init+0xd0>)
 8000988:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800098c:	6313      	str	r3, [r2, #48]	; 0x30
 800098e:	4b23      	ldr	r3, [pc, #140]	; (8000a1c <MX_GPIO_Init+0xd0>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000992:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000996:	60fb      	str	r3, [r7, #12]
 8000998:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	60bb      	str	r3, [r7, #8]
 800099e:	4b1f      	ldr	r3, [pc, #124]	; (8000a1c <MX_GPIO_Init+0xd0>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a2:	4a1e      	ldr	r2, [pc, #120]	; (8000a1c <MX_GPIO_Init+0xd0>)
 80009a4:	f043 0301 	orr.w	r3, r3, #1
 80009a8:	6313      	str	r3, [r2, #48]	; 0x30
 80009aa:	4b1c      	ldr	r3, [pc, #112]	; (8000a1c <MX_GPIO_Init+0xd0>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ae:	f003 0301 	and.w	r3, r3, #1
 80009b2:	60bb      	str	r3, [r7, #8]
 80009b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	607b      	str	r3, [r7, #4]
 80009ba:	4b18      	ldr	r3, [pc, #96]	; (8000a1c <MX_GPIO_Init+0xd0>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	4a17      	ldr	r2, [pc, #92]	; (8000a1c <MX_GPIO_Init+0xd0>)
 80009c0:	f043 0302 	orr.w	r3, r3, #2
 80009c4:	6313      	str	r3, [r2, #48]	; 0x30
 80009c6:	4b15      	ldr	r3, [pc, #84]	; (8000a1c <MX_GPIO_Init+0xd0>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ca:	f003 0302 	and.w	r3, r3, #2
 80009ce:	607b      	str	r3, [r7, #4]
 80009d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, clock_Pin|LD2_Pin|cs_Pin|DATA_Pin, GPIO_PIN_RESET);
 80009d2:	2200      	movs	r2, #0
 80009d4:	21f0      	movs	r1, #240	; 0xf0
 80009d6:	4812      	ldr	r0, [pc, #72]	; (8000a20 <MX_GPIO_Init+0xd4>)
 80009d8:	f001 faa8 	bl	8001f2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009e2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80009e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e8:	2300      	movs	r3, #0
 80009ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009ec:	f107 0314 	add.w	r3, r7, #20
 80009f0:	4619      	mov	r1, r3
 80009f2:	480c      	ldr	r0, [pc, #48]	; (8000a24 <MX_GPIO_Init+0xd8>)
 80009f4:	f001 f906 	bl	8001c04 <HAL_GPIO_Init>

  /*Configure GPIO pins : clock_Pin LD2_Pin cs_Pin DATA_Pin */
  GPIO_InitStruct.Pin = clock_Pin|LD2_Pin|cs_Pin|DATA_Pin;
 80009f8:	23f0      	movs	r3, #240	; 0xf0
 80009fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009fc:	2301      	movs	r3, #1
 80009fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a00:	2300      	movs	r3, #0
 8000a02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a04:	2300      	movs	r3, #0
 8000a06:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a08:	f107 0314 	add.w	r3, r7, #20
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	4804      	ldr	r0, [pc, #16]	; (8000a20 <MX_GPIO_Init+0xd4>)
 8000a10:	f001 f8f8 	bl	8001c04 <HAL_GPIO_Init>

}
 8000a14:	bf00      	nop
 8000a16:	3728      	adds	r7, #40	; 0x28
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	40023800 	.word	0x40023800
 8000a20:	40020000 	.word	0x40020000
 8000a24:	40020800 	.word	0x40020800

08000a28 <fft>:

/* USER CODE BEGIN 4 */
void fft(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
  arm_status status;
  status = ARM_MATH_SUCCESS;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	71fb      	strb	r3, [r7, #7]
  status = arm_cfft_init_f32(&varInstCfftF32, fftSize);
 8000a32:	4b16      	ldr	r3, [pc, #88]	; (8000a8c <fft+0x64>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	b29b      	uxth	r3, r3
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4815      	ldr	r0, [pc, #84]	; (8000a90 <fft+0x68>)
 8000a3c:	f002 ff12 	bl	8003864 <arm_cfft_init_f32>
 8000a40:	4603      	mov	r3, r0
 8000a42:	71fb      	strb	r3, [r7, #7]
  /* Process the data through the CFFT/CIFFT module */
  arm_cfft_f32(&varInstCfftF32, Adc_input, ifftFlag, doBitReverse);
 8000a44:	4b13      	ldr	r3, [pc, #76]	; (8000a94 <fft+0x6c>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	b2da      	uxtb	r2, r3
 8000a4a:	4b13      	ldr	r3, [pc, #76]	; (8000a98 <fft+0x70>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	b2db      	uxtb	r3, r3
 8000a50:	4912      	ldr	r1, [pc, #72]	; (8000a9c <fft+0x74>)
 8000a52:	480f      	ldr	r0, [pc, #60]	; (8000a90 <fft+0x68>)
 8000a54:	f003 fa80 	bl	8003f58 <arm_cfft_f32>
  /* Process the data through the Complex Magnitude Module for
  calculating the magnitude at each bin */
  arm_cmplx_mag_f32(Adc_input, FFT_output, fftSize);
 8000a58:	4b0c      	ldr	r3, [pc, #48]	; (8000a8c <fft+0x64>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	461a      	mov	r2, r3
 8000a5e:	4910      	ldr	r1, [pc, #64]	; (8000aa0 <fft+0x78>)
 8000a60:	480e      	ldr	r0, [pc, #56]	; (8000a9c <fft+0x74>)
 8000a62:	f003 fb11 	bl	8004088 <arm_cmplx_mag_f32>
  FFT_output[0] = FFT_output[1];
 8000a66:	4b0e      	ldr	r3, [pc, #56]	; (8000aa0 <fft+0x78>)
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	4a0d      	ldr	r2, [pc, #52]	; (8000aa0 <fft+0x78>)
 8000a6c:	6013      	str	r3, [r2, #0]

  /* Calculates maxValue and returns corresponding BIN value */

  status = (testIndex != refIndex) ? ARM_MATH_TEST_FAILURE : ARM_MATH_SUCCESS;
 8000a6e:	4b0d      	ldr	r3, [pc, #52]	; (8000aa4 <fft+0x7c>)
 8000a70:	681a      	ldr	r2, [r3, #0]
 8000a72:	4b0d      	ldr	r3, [pc, #52]	; (8000aa8 <fft+0x80>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	429a      	cmp	r2, r3
 8000a78:	d002      	beq.n	8000a80 <fft+0x58>
 8000a7a:	f06f 0305 	mvn.w	r3, #5
 8000a7e:	e000      	b.n	8000a82 <fft+0x5a>
 8000a80:	2300      	movs	r3, #0
 8000a82:	71fb      	strb	r3, [r7, #7]
}
 8000a84:	bf00      	nop
 8000a86:	3708      	adds	r7, #8
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	20000008 	.word	0x20000008
 8000a90:	20003340 	.word	0x20003340
 8000a94:	2000333c 	.word	0x2000333c
 8000a98:	2000000c 	.word	0x2000000c
 8000a9c:	200002fc 	.word	0x200002fc
 8000aa0:	200022fc 	.word	0x200022fc
 8000aa4:	20003350 	.word	0x20003350
 8000aa8:	20000010 	.word	0x20000010

08000aac <FFT_output_shrinker>:

void FFT_output_shrinker()
{
 8000aac:	b480      	push	{r7}
 8000aae:	b087      	sub	sp, #28
 8000ab0:	af00      	add	r7, sp, #0
  int count = 0;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	617b      	str	r3, [r7, #20]
  float32_t temp_average = 0.0;
 8000ab6:	f04f 0300 	mov.w	r3, #0
 8000aba:	613b      	str	r3, [r7, #16]
  for (int j = 0; j < 8; j++)
 8000abc:	2300      	movs	r3, #0
 8000abe:	60fb      	str	r3, [r7, #12]
 8000ac0:	e030      	b.n	8000b24 <FFT_output_shrinker+0x78>
  {
    for (int i = count, k = 0; k < (BUFFER_SIZE/4) / 8 / 2; i++, k++)
 8000ac2:	697b      	ldr	r3, [r7, #20]
 8000ac4:	60bb      	str	r3, [r7, #8]
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	607b      	str	r3, [r7, #4]
 8000aca:	e011      	b.n	8000af0 <FFT_output_shrinker+0x44>
    {
      temp_average = temp_average + FFT_output[i];
 8000acc:	4a1a      	ldr	r2, [pc, #104]	; (8000b38 <FFT_output_shrinker+0x8c>)
 8000ace:	68bb      	ldr	r3, [r7, #8]
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	4413      	add	r3, r2
 8000ad4:	edd3 7a00 	vldr	s15, [r3]
 8000ad8:	ed97 7a04 	vldr	s14, [r7, #16]
 8000adc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ae0:	edc7 7a04 	vstr	s15, [r7, #16]
    for (int i = count, k = 0; k < (BUFFER_SIZE/4) / 8 / 2; i++, k++)
 8000ae4:	68bb      	ldr	r3, [r7, #8]
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	60bb      	str	r3, [r7, #8]
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	3301      	adds	r3, #1
 8000aee:	607b      	str	r3, [r7, #4]
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	2b1f      	cmp	r3, #31
 8000af4:	ddea      	ble.n	8000acc <FFT_output_shrinker+0x20>
    }
    temp_average = temp_average / ((BUFFER_SIZE/4) / 8 / 2);
 8000af6:	ed97 7a04 	vldr	s14, [r7, #16]
 8000afa:	eddf 6a10 	vldr	s13, [pc, #64]	; 8000b3c <FFT_output_shrinker+0x90>
 8000afe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b02:	edc7 7a04 	vstr	s15, [r7, #16]
    smol_FFT_out[j] = temp_average;
 8000b06:	4a0e      	ldr	r2, [pc, #56]	; (8000b40 <FFT_output_shrinker+0x94>)
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	009b      	lsls	r3, r3, #2
 8000b0c:	4413      	add	r3, r2
 8000b0e:	693a      	ldr	r2, [r7, #16]
 8000b10:	601a      	str	r2, [r3, #0]
    temp_average = 0.0;
 8000b12:	f04f 0300 	mov.w	r3, #0
 8000b16:	613b      	str	r3, [r7, #16]
    count = count + ((BUFFER_SIZE/4) / 8 / 2);
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	3320      	adds	r3, #32
 8000b1c:	617b      	str	r3, [r7, #20]
  for (int j = 0; j < 8; j++)
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	3301      	adds	r3, #1
 8000b22:	60fb      	str	r3, [r7, #12]
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	2b07      	cmp	r3, #7
 8000b28:	ddcb      	ble.n	8000ac2 <FFT_output_shrinker+0x16>
  }
}
 8000b2a:	bf00      	nop
 8000b2c:	bf00      	nop
 8000b2e:	371c      	adds	r7, #28
 8000b30:	46bd      	mov	sp, r7
 8000b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b36:	4770      	bx	lr
 8000b38:	200022fc 	.word	0x200022fc
 8000b3c:	42000000 	.word	0x42000000
 8000b40:	200032fc 	.word	0x200032fc

08000b44 <displayfft>:

void displayfft()
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b086      	sub	sp, #24
 8000b48:	af00      	add	r7, sp, #0
  float32_t max_in_smol_fft = smol_FFT_out[0];
 8000b4a:	4b2f      	ldr	r3, [pc, #188]	; (8000c08 <displayfft+0xc4>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	617b      	str	r3, [r7, #20]
  for (int j = 0; j < 8; j++)
 8000b50:	2300      	movs	r3, #0
 8000b52:	613b      	str	r3, [r7, #16]
 8000b54:	e015      	b.n	8000b82 <displayfft+0x3e>
  {
    if (smol_FFT_out[j] > max_in_smol_fft)
 8000b56:	4a2c      	ldr	r2, [pc, #176]	; (8000c08 <displayfft+0xc4>)
 8000b58:	693b      	ldr	r3, [r7, #16]
 8000b5a:	009b      	lsls	r3, r3, #2
 8000b5c:	4413      	add	r3, r2
 8000b5e:	edd3 7a00 	vldr	s15, [r3]
 8000b62:	ed97 7a05 	vldr	s14, [r7, #20]
 8000b66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b6e:	d505      	bpl.n	8000b7c <displayfft+0x38>
      max_in_smol_fft = smol_FFT_out[j];
 8000b70:	4a25      	ldr	r2, [pc, #148]	; (8000c08 <displayfft+0xc4>)
 8000b72:	693b      	ldr	r3, [r7, #16]
 8000b74:	009b      	lsls	r3, r3, #2
 8000b76:	4413      	add	r3, r2
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	617b      	str	r3, [r7, #20]
  for (int j = 0; j < 8; j++)
 8000b7c:	693b      	ldr	r3, [r7, #16]
 8000b7e:	3301      	adds	r3, #1
 8000b80:	613b      	str	r3, [r7, #16]
 8000b82:	693b      	ldr	r3, [r7, #16]
 8000b84:	2b07      	cmp	r3, #7
 8000b86:	dde6      	ble.n	8000b56 <displayfft+0x12>
  }
  int OldRange = ((int)max_in_smol_fft + 1 - 0);
 8000b88:	edd7 7a05 	vldr	s15, [r7, #20]
 8000b8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000b90:	ee17 3a90 	vmov	r3, s15
 8000b94:	3301      	adds	r3, #1
 8000b96:	607b      	str	r3, [r7, #4]
  int NewRange = (8 - 0);
 8000b98:	2308      	movs	r3, #8
 8000b9a:	603b      	str	r3, [r7, #0]
  

  for (int j = 0; j < 8; j++)
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	60fb      	str	r3, [r7, #12]
 8000ba0:	e016      	b.n	8000bd0 <displayfft+0x8c>
  {
    smol_FFT_out_in_8_range[j] = (((int)smol_FFT_out[j] - 0) * NewRange) / OldRange + 0;
 8000ba2:	4a19      	ldr	r2, [pc, #100]	; (8000c08 <displayfft+0xc4>)
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	009b      	lsls	r3, r3, #2
 8000ba8:	4413      	add	r3, r2
 8000baa:	edd3 7a00 	vldr	s15, [r3]
 8000bae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000bb2:	ee17 2a90 	vmov	r2, s15
 8000bb6:	683b      	ldr	r3, [r7, #0]
 8000bb8:	fb03 f202 	mul.w	r2, r3, r2
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	fb92 f2f3 	sdiv	r2, r2, r3
 8000bc2:	4912      	ldr	r1, [pc, #72]	; (8000c0c <displayfft+0xc8>)
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int j = 0; j < 8; j++)
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	3301      	adds	r3, #1
 8000bce:	60fb      	str	r3, [r7, #12]
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	2b07      	cmp	r3, #7
 8000bd4:	dde5      	ble.n	8000ba2 <displayfft+0x5e>
      
  //   // }
  //   display_column_filler(i);
  // }

  for (int i = 1; i < 9; i++)
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	60bb      	str	r3, [r7, #8]
 8000bda:	e00c      	b.n	8000bf6 <displayfft+0xb2>
  {
    //write_max(i, (uint8_t)display_matrix[i - 1]);
    write_max(i, display_column_filler(i-1));
 8000bdc:	68bb      	ldr	r3, [r7, #8]
 8000bde:	3b01      	subs	r3, #1
 8000be0:	4618      	mov	r0, r3
 8000be2:	f000 f815 	bl	8000c10 <display_column_filler>
 8000be6:	4603      	mov	r3, r0
 8000be8:	4619      	mov	r1, r3
 8000bea:	68b8      	ldr	r0, [r7, #8]
 8000bec:	f000 f898 	bl	8000d20 <write_max>
  for (int i = 1; i < 9; i++)
 8000bf0:	68bb      	ldr	r3, [r7, #8]
 8000bf2:	3301      	adds	r3, #1
 8000bf4:	60bb      	str	r3, [r7, #8]
 8000bf6:	68bb      	ldr	r3, [r7, #8]
 8000bf8:	2b08      	cmp	r3, #8
 8000bfa:	ddef      	ble.n	8000bdc <displayfft+0x98>
  //			       write_max (i,disp1ay[(*str - 55)][i-1]);
  //			   }
  //		*str++;
  //		HAL_Delay (500);
  //	}
}
 8000bfc:	bf00      	nop
 8000bfe:	bf00      	nop
 8000c00:	3718      	adds	r7, #24
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	200032fc 	.word	0x200032fc
 8000c0c:	2000331c 	.word	0x2000331c

08000c10 <display_column_filler>:

uint8_t display_column_filler(int i){
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 switch(smol_FFT_out_in_8_range[i]){
 8000c18:	4a1a      	ldr	r2, [pc, #104]	; (8000c84 <display_column_filler+0x74>)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c20:	2b08      	cmp	r3, #8
 8000c22:	d827      	bhi.n	8000c74 <display_column_filler+0x64>
 8000c24:	a201      	add	r2, pc, #4	; (adr r2, 8000c2c <display_column_filler+0x1c>)
 8000c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c2a:	bf00      	nop
 8000c2c:	08000c51 	.word	0x08000c51
 8000c30:	08000c55 	.word	0x08000c55
 8000c34:	08000c59 	.word	0x08000c59
 8000c38:	08000c5d 	.word	0x08000c5d
 8000c3c:	08000c61 	.word	0x08000c61
 8000c40:	08000c65 	.word	0x08000c65
 8000c44:	08000c69 	.word	0x08000c69
 8000c48:	08000c6d 	.word	0x08000c6d
 8000c4c:	08000c71 	.word	0x08000c71
        case 0:
            return 0x0;
 8000c50:	2300      	movs	r3, #0
 8000c52:	e010      	b.n	8000c76 <display_column_filler+0x66>
            break;

        case 1:
            return 0x1;
 8000c54:	2301      	movs	r3, #1
 8000c56:	e00e      	b.n	8000c76 <display_column_filler+0x66>
            break;

        case 2:
            return 0x3;
 8000c58:	2303      	movs	r3, #3
 8000c5a:	e00c      	b.n	8000c76 <display_column_filler+0x66>
            break;

        case 3:
            return 0x7;
 8000c5c:	2307      	movs	r3, #7
 8000c5e:	e00a      	b.n	8000c76 <display_column_filler+0x66>
            break;

        case 4:
            return 0xF;
 8000c60:	230f      	movs	r3, #15
 8000c62:	e008      	b.n	8000c76 <display_column_filler+0x66>
            break;

        case 5:
            return 0x1F;
 8000c64:	231f      	movs	r3, #31
 8000c66:	e006      	b.n	8000c76 <display_column_filler+0x66>
            break;

        case 6:
             return 0x3F;
 8000c68:	233f      	movs	r3, #63	; 0x3f
 8000c6a:	e004      	b.n	8000c76 <display_column_filler+0x66>
            break;

        case 7:
            return 0x7F;
 8000c6c:	237f      	movs	r3, #127	; 0x7f
 8000c6e:	e002      	b.n	8000c76 <display_column_filler+0x66>
            break;    

        case 8:
            return 0xFF;
 8000c70:	23ff      	movs	r3, #255	; 0xff
 8000c72:	e000      	b.n	8000c76 <display_column_filler+0x66>
            break;
    }
    return 0x0;
 8000c74:	2300      	movs	r3, #0
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	370c      	adds	r7, #12
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	2000331c 	.word	0x2000331c

08000c88 <delay_us>:
void delay_us (uint16_t us)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim2,0);  // set the counter value a 0
 8000c92:	4b09      	ldr	r3, [pc, #36]	; (8000cb8 <delay_us+0x30>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	2200      	movs	r2, #0
 8000c98:	625a      	str	r2, [r3, #36]	; 0x24
  HAL_TIM_Base_Start(&htim2);
 8000c9a:	4807      	ldr	r0, [pc, #28]	; (8000cb8 <delay_us+0x30>)
 8000c9c:	f002 f83a 	bl	8002d14 <HAL_TIM_Base_Start>
	while (__HAL_TIM_GET_COUNTER(&htim2) < us);  // wait for the counter to reach the us input in the parameter
 8000ca0:	bf00      	nop
 8000ca2:	4b05      	ldr	r3, [pc, #20]	; (8000cb8 <delay_us+0x30>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ca8:	88fb      	ldrh	r3, [r7, #6]
 8000caa:	429a      	cmp	r2, r3
 8000cac:	d3f9      	bcc.n	8000ca2 <delay_us+0x1a>
}
 8000cae:	bf00      	nop
 8000cb0:	bf00      	nop
 8000cb2:	3708      	adds	r7, #8
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	20000270 	.word	0x20000270

08000cbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cc0:	b672      	cpsid	i
}
 8000cc2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cc4:	e7fe      	b.n	8000cc4 <Error_Handler+0x8>
	...

08000cc8 <write_byte>:
{0x41,0x22,0x14,0x8,0x8,0x8,0x8,0x8},//Y
{0x0,0x7F,0x2,0x4,0x8,0x10,0x20,0x7F},//Z
};

void write_byte (uint8_t byte)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b084      	sub	sp, #16
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	4603      	mov	r3, r0
 8000cd0:	71fb      	strb	r3, [r7, #7]
	for (int i =0; i<8; i++)
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	60fb      	str	r3, [r7, #12]
 8000cd6:	e018      	b.n	8000d0a <write_byte+0x42>
	{
		HAL_GPIO_WritePin (GPIOA, GPIO_PIN_4, 0);  // pull the clock pin low
 8000cd8:	2200      	movs	r2, #0
 8000cda:	2110      	movs	r1, #16
 8000cdc:	480f      	ldr	r0, [pc, #60]	; (8000d1c <write_byte+0x54>)
 8000cde:	f001 f925 	bl	8001f2c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin (GPIOA, GPIO_PIN_7, byte&0x80);  // write the MSB bit to the data pin
 8000ce2:	79fb      	ldrb	r3, [r7, #7]
 8000ce4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	461a      	mov	r2, r3
 8000cec:	2180      	movs	r1, #128	; 0x80
 8000cee:	480b      	ldr	r0, [pc, #44]	; (8000d1c <write_byte+0x54>)
 8000cf0:	f001 f91c 	bl	8001f2c <HAL_GPIO_WritePin>
		byte = byte<<1;  // shift left
 8000cf4:	79fb      	ldrb	r3, [r7, #7]
 8000cf6:	005b      	lsls	r3, r3, #1
 8000cf8:	71fb      	strb	r3, [r7, #7]
		HAL_GPIO_WritePin (GPIOA, GPIO_PIN_4, 1);  // pull the clock pin HIGH
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	2110      	movs	r1, #16
 8000cfe:	4807      	ldr	r0, [pc, #28]	; (8000d1c <write_byte+0x54>)
 8000d00:	f001 f914 	bl	8001f2c <HAL_GPIO_WritePin>
	for (int i =0; i<8; i++)
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	3301      	adds	r3, #1
 8000d08:	60fb      	str	r3, [r7, #12]
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	2b07      	cmp	r3, #7
 8000d0e:	dde3      	ble.n	8000cd8 <write_byte+0x10>
	}
}
 8000d10:	bf00      	nop
 8000d12:	bf00      	nop
 8000d14:	3710      	adds	r7, #16
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	40020000 	.word	0x40020000

08000d20 <write_max>:

void write_max (uint8_t address, uint8_t data)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	4603      	mov	r3, r0
 8000d28:	460a      	mov	r2, r1
 8000d2a:	71fb      	strb	r3, [r7, #7]
 8000d2c:	4613      	mov	r3, r2
 8000d2e:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_6, 0);  // pull the CS pin LOW
 8000d30:	2200      	movs	r2, #0
 8000d32:	2140      	movs	r1, #64	; 0x40
 8000d34:	4809      	ldr	r0, [pc, #36]	; (8000d5c <write_max+0x3c>)
 8000d36:	f001 f8f9 	bl	8001f2c <HAL_GPIO_WritePin>
	write_byte (address);
 8000d3a:	79fb      	ldrb	r3, [r7, #7]
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f7ff ffc3 	bl	8000cc8 <write_byte>
	write_byte (data); 
 8000d42:	79bb      	ldrb	r3, [r7, #6]
 8000d44:	4618      	mov	r0, r3
 8000d46:	f7ff ffbf 	bl	8000cc8 <write_byte>
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_6, 1);  // pull the CS pin HIGH
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	2140      	movs	r1, #64	; 0x40
 8000d4e:	4803      	ldr	r0, [pc, #12]	; (8000d5c <write_max+0x3c>)
 8000d50:	f001 f8ec 	bl	8001f2c <HAL_GPIO_WritePin>
}
 8000d54:	bf00      	nop
 8000d56:	3708      	adds	r7, #8
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	40020000 	.word	0x40020000

08000d60 <max_init>:

void max_init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
 write_max(0x09, 0x00);       //  no decoding
 8000d64:	2100      	movs	r1, #0
 8000d66:	2009      	movs	r0, #9
 8000d68:	f7ff ffda 	bl	8000d20 <write_max>
 write_max(0x0a, 0x03);       //  brightness intensity
 8000d6c:	2103      	movs	r1, #3
 8000d6e:	200a      	movs	r0, #10
 8000d70:	f7ff ffd6 	bl	8000d20 <write_max>
 write_max(0x0b, 0x07);       //  scan limit = 8 LEDs
 8000d74:	2107      	movs	r1, #7
 8000d76:	200b      	movs	r0, #11
 8000d78:	f7ff ffd2 	bl	8000d20 <write_max>
 write_max(0x0c, 0x01);       //  power down =0,normal mode = 1
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	200c      	movs	r0, #12
 8000d80:	f7ff ffce 	bl	8000d20 <write_max>
 write_max(0x0f, 0x00);       //  no test display
 8000d84:	2100      	movs	r1, #0
 8000d86:	200f      	movs	r0, #15
 8000d88:	f7ff ffca 	bl	8000d20 <write_max>
}
 8000d8c:	bf00      	nop
 8000d8e:	bd80      	pop	{r7, pc}

08000d90 <write_string>:

void write_string (char *str)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
	while (*str)
 8000d98:	e01f      	b.n	8000dda <write_string+0x4a>
	{
		for(int i=1;i<9;i++)
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	60fb      	str	r3, [r7, #12]
 8000d9e:	e012      	b.n	8000dc6 <write_string+0x36>
			   {
			       write_max (i,disp1ay[(*str - 55)][i-1]);
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	b2d8      	uxtb	r0, r3
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	f1a3 0237 	sub.w	r2, r3, #55	; 0x37
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	3b01      	subs	r3, #1
 8000db0:	490e      	ldr	r1, [pc, #56]	; (8000dec <write_string+0x5c>)
 8000db2:	00d2      	lsls	r2, r2, #3
 8000db4:	440a      	add	r2, r1
 8000db6:	4413      	add	r3, r2
 8000db8:	781b      	ldrb	r3, [r3, #0]
 8000dba:	4619      	mov	r1, r3
 8000dbc:	f7ff ffb0 	bl	8000d20 <write_max>
		for(int i=1;i<9;i++)
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	3301      	adds	r3, #1
 8000dc4:	60fb      	str	r3, [r7, #12]
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	2b08      	cmp	r3, #8
 8000dca:	dde9      	ble.n	8000da0 <write_string+0x10>
			   }
		*str++;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	3301      	adds	r3, #1
 8000dd0:	607b      	str	r3, [r7, #4]
		HAL_Delay (500);
 8000dd2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000dd6:	f000 fa2f 	bl	8001238 <HAL_Delay>
	while (*str)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d1db      	bne.n	8000d9a <write_string+0xa>
	}
}
 8000de2:	bf00      	nop
 8000de4:	bf00      	nop
 8000de6:	3710      	adds	r7, #16
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	20000014 	.word	0x20000014

08000df0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000df6:	2300      	movs	r3, #0
 8000df8:	607b      	str	r3, [r7, #4]
 8000dfa:	4b10      	ldr	r3, [pc, #64]	; (8000e3c <HAL_MspInit+0x4c>)
 8000dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dfe:	4a0f      	ldr	r2, [pc, #60]	; (8000e3c <HAL_MspInit+0x4c>)
 8000e00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e04:	6453      	str	r3, [r2, #68]	; 0x44
 8000e06:	4b0d      	ldr	r3, [pc, #52]	; (8000e3c <HAL_MspInit+0x4c>)
 8000e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e0e:	607b      	str	r3, [r7, #4]
 8000e10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e12:	2300      	movs	r3, #0
 8000e14:	603b      	str	r3, [r7, #0]
 8000e16:	4b09      	ldr	r3, [pc, #36]	; (8000e3c <HAL_MspInit+0x4c>)
 8000e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e1a:	4a08      	ldr	r2, [pc, #32]	; (8000e3c <HAL_MspInit+0x4c>)
 8000e1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e20:	6413      	str	r3, [r2, #64]	; 0x40
 8000e22:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <HAL_MspInit+0x4c>)
 8000e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e2a:	603b      	str	r3, [r7, #0]
 8000e2c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000e2e:	2007      	movs	r0, #7
 8000e30:	f000 feb4 	bl	8001b9c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e34:	bf00      	nop
 8000e36:	3708      	adds	r7, #8
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	40023800 	.word	0x40023800

08000e40 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b08a      	sub	sp, #40	; 0x28
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e48:	f107 0314 	add.w	r3, r7, #20
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	601a      	str	r2, [r3, #0]
 8000e50:	605a      	str	r2, [r3, #4]
 8000e52:	609a      	str	r2, [r3, #8]
 8000e54:	60da      	str	r2, [r3, #12]
 8000e56:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4a17      	ldr	r2, [pc, #92]	; (8000ebc <HAL_ADC_MspInit+0x7c>)
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d127      	bne.n	8000eb2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e62:	2300      	movs	r3, #0
 8000e64:	613b      	str	r3, [r7, #16]
 8000e66:	4b16      	ldr	r3, [pc, #88]	; (8000ec0 <HAL_ADC_MspInit+0x80>)
 8000e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e6a:	4a15      	ldr	r2, [pc, #84]	; (8000ec0 <HAL_ADC_MspInit+0x80>)
 8000e6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e70:	6453      	str	r3, [r2, #68]	; 0x44
 8000e72:	4b13      	ldr	r3, [pc, #76]	; (8000ec0 <HAL_ADC_MspInit+0x80>)
 8000e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e7a:	613b      	str	r3, [r7, #16]
 8000e7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e7e:	2300      	movs	r3, #0
 8000e80:	60fb      	str	r3, [r7, #12]
 8000e82:	4b0f      	ldr	r3, [pc, #60]	; (8000ec0 <HAL_ADC_MspInit+0x80>)
 8000e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e86:	4a0e      	ldr	r2, [pc, #56]	; (8000ec0 <HAL_ADC_MspInit+0x80>)
 8000e88:	f043 0301 	orr.w	r3, r3, #1
 8000e8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e8e:	4b0c      	ldr	r3, [pc, #48]	; (8000ec0 <HAL_ADC_MspInit+0x80>)
 8000e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e92:	f003 0301 	and.w	r3, r3, #1
 8000e96:	60fb      	str	r3, [r7, #12]
 8000e98:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = MIC_IN_Pin;
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e9e:	2303      	movs	r3, #3
 8000ea0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MIC_IN_GPIO_Port, &GPIO_InitStruct);
 8000ea6:	f107 0314 	add.w	r3, r7, #20
 8000eaa:	4619      	mov	r1, r3
 8000eac:	4805      	ldr	r0, [pc, #20]	; (8000ec4 <HAL_ADC_MspInit+0x84>)
 8000eae:	f000 fea9 	bl	8001c04 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000eb2:	bf00      	nop
 8000eb4:	3728      	adds	r7, #40	; 0x28
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	40012000 	.word	0x40012000
 8000ec0:	40023800 	.word	0x40023800
 8000ec4:	40020000 	.word	0x40020000

08000ec8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b08a      	sub	sp, #40	; 0x28
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed0:	f107 0314 	add.w	r3, r7, #20
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
 8000ed8:	605a      	str	r2, [r3, #4]
 8000eda:	609a      	str	r2, [r3, #8]
 8000edc:	60da      	str	r2, [r3, #12]
 8000ede:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a30      	ldr	r2, [pc, #192]	; (8000fa8 <HAL_SPI_MspInit+0xe0>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d15a      	bne.n	8000fa0 <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000eea:	2300      	movs	r3, #0
 8000eec:	613b      	str	r3, [r7, #16]
 8000eee:	4b2f      	ldr	r3, [pc, #188]	; (8000fac <HAL_SPI_MspInit+0xe4>)
 8000ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef2:	4a2e      	ldr	r2, [pc, #184]	; (8000fac <HAL_SPI_MspInit+0xe4>)
 8000ef4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ef8:	6413      	str	r3, [r2, #64]	; 0x40
 8000efa:	4b2c      	ldr	r3, [pc, #176]	; (8000fac <HAL_SPI_MspInit+0xe4>)
 8000efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000efe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f02:	613b      	str	r3, [r7, #16]
 8000f04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f06:	2300      	movs	r3, #0
 8000f08:	60fb      	str	r3, [r7, #12]
 8000f0a:	4b28      	ldr	r3, [pc, #160]	; (8000fac <HAL_SPI_MspInit+0xe4>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0e:	4a27      	ldr	r2, [pc, #156]	; (8000fac <HAL_SPI_MspInit+0xe4>)
 8000f10:	f043 0304 	orr.w	r3, r3, #4
 8000f14:	6313      	str	r3, [r2, #48]	; 0x30
 8000f16:	4b25      	ldr	r3, [pc, #148]	; (8000fac <HAL_SPI_MspInit+0xe4>)
 8000f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1a:	f003 0304 	and.w	r3, r3, #4
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f22:	2300      	movs	r3, #0
 8000f24:	60bb      	str	r3, [r7, #8]
 8000f26:	4b21      	ldr	r3, [pc, #132]	; (8000fac <HAL_SPI_MspInit+0xe4>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2a:	4a20      	ldr	r2, [pc, #128]	; (8000fac <HAL_SPI_MspInit+0xe4>)
 8000f2c:	f043 0302 	orr.w	r3, r3, #2
 8000f30:	6313      	str	r3, [r2, #48]	; 0x30
 8000f32:	4b1e      	ldr	r3, [pc, #120]	; (8000fac <HAL_SPI_MspInit+0xe4>)
 8000f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f36:	f003 0302 	and.w	r3, r3, #2
 8000f3a:	60bb      	str	r3, [r7, #8]
 8000f3c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000f3e:	2302      	movs	r3, #2
 8000f40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f42:	2302      	movs	r3, #2
 8000f44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	2300      	movs	r3, #0
 8000f48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8000f4e:	2307      	movs	r3, #7
 8000f50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f52:	f107 0314 	add.w	r3, r7, #20
 8000f56:	4619      	mov	r1, r3
 8000f58:	4815      	ldr	r0, [pc, #84]	; (8000fb0 <HAL_SPI_MspInit+0xe8>)
 8000f5a:	f000 fe53 	bl	8001c04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f5e:	2304      	movs	r3, #4
 8000f60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f62:	2302      	movs	r3, #2
 8000f64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f66:	2300      	movs	r3, #0
 8000f68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f6a:	2303      	movs	r3, #3
 8000f6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f6e:	2305      	movs	r3, #5
 8000f70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f72:	f107 0314 	add.w	r3, r7, #20
 8000f76:	4619      	mov	r1, r3
 8000f78:	480d      	ldr	r0, [pc, #52]	; (8000fb0 <HAL_SPI_MspInit+0xe8>)
 8000f7a:	f000 fe43 	bl	8001c04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f84:	2302      	movs	r3, #2
 8000f86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f8c:	2303      	movs	r3, #3
 8000f8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f90:	2305      	movs	r3, #5
 8000f92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f94:	f107 0314 	add.w	r3, r7, #20
 8000f98:	4619      	mov	r1, r3
 8000f9a:	4806      	ldr	r0, [pc, #24]	; (8000fb4 <HAL_SPI_MspInit+0xec>)
 8000f9c:	f000 fe32 	bl	8001c04 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000fa0:	bf00      	nop
 8000fa2:	3728      	adds	r7, #40	; 0x28
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40003800 	.word	0x40003800
 8000fac:	40023800 	.word	0x40023800
 8000fb0:	40020800 	.word	0x40020800
 8000fb4:	40020400 	.word	0x40020400

08000fb8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b085      	sub	sp, #20
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000fc8:	d10d      	bne.n	8000fe6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	60fb      	str	r3, [r7, #12]
 8000fce:	4b09      	ldr	r3, [pc, #36]	; (8000ff4 <HAL_TIM_Base_MspInit+0x3c>)
 8000fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd2:	4a08      	ldr	r2, [pc, #32]	; (8000ff4 <HAL_TIM_Base_MspInit+0x3c>)
 8000fd4:	f043 0301 	orr.w	r3, r3, #1
 8000fd8:	6413      	str	r3, [r2, #64]	; 0x40
 8000fda:	4b06      	ldr	r3, [pc, #24]	; (8000ff4 <HAL_TIM_Base_MspInit+0x3c>)
 8000fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fde:	f003 0301 	and.w	r3, r3, #1
 8000fe2:	60fb      	str	r3, [r7, #12]
 8000fe4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000fe6:	bf00      	nop
 8000fe8:	3714      	adds	r7, #20
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	40023800 	.word	0x40023800

08000ff8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08a      	sub	sp, #40	; 0x28
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001000:	f107 0314 	add.w	r3, r7, #20
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	605a      	str	r2, [r3, #4]
 800100a:	609a      	str	r2, [r3, #8]
 800100c:	60da      	str	r2, [r3, #12]
 800100e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a19      	ldr	r2, [pc, #100]	; (800107c <HAL_UART_MspInit+0x84>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d12b      	bne.n	8001072 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	613b      	str	r3, [r7, #16]
 800101e:	4b18      	ldr	r3, [pc, #96]	; (8001080 <HAL_UART_MspInit+0x88>)
 8001020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001022:	4a17      	ldr	r2, [pc, #92]	; (8001080 <HAL_UART_MspInit+0x88>)
 8001024:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001028:	6413      	str	r3, [r2, #64]	; 0x40
 800102a:	4b15      	ldr	r3, [pc, #84]	; (8001080 <HAL_UART_MspInit+0x88>)
 800102c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800102e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001032:	613b      	str	r3, [r7, #16]
 8001034:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001036:	2300      	movs	r3, #0
 8001038:	60fb      	str	r3, [r7, #12]
 800103a:	4b11      	ldr	r3, [pc, #68]	; (8001080 <HAL_UART_MspInit+0x88>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103e:	4a10      	ldr	r2, [pc, #64]	; (8001080 <HAL_UART_MspInit+0x88>)
 8001040:	f043 0301 	orr.w	r3, r3, #1
 8001044:	6313      	str	r3, [r2, #48]	; 0x30
 8001046:	4b0e      	ldr	r3, [pc, #56]	; (8001080 <HAL_UART_MspInit+0x88>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104a:	f003 0301 	and.w	r3, r3, #1
 800104e:	60fb      	str	r3, [r7, #12]
 8001050:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001052:	230c      	movs	r3, #12
 8001054:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001056:	2302      	movs	r3, #2
 8001058:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105a:	2300      	movs	r3, #0
 800105c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800105e:	2303      	movs	r3, #3
 8001060:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001062:	2307      	movs	r3, #7
 8001064:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001066:	f107 0314 	add.w	r3, r7, #20
 800106a:	4619      	mov	r1, r3
 800106c:	4805      	ldr	r0, [pc, #20]	; (8001084 <HAL_UART_MspInit+0x8c>)
 800106e:	f000 fdc9 	bl	8001c04 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001072:	bf00      	nop
 8001074:	3728      	adds	r7, #40	; 0x28
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	40004400 	.word	0x40004400
 8001080:	40023800 	.word	0x40023800
 8001084:	40020000 	.word	0x40020000

08001088 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800108c:	e7fe      	b.n	800108c <NMI_Handler+0x4>

0800108e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800108e:	b480      	push	{r7}
 8001090:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001092:	e7fe      	b.n	8001092 <HardFault_Handler+0x4>

08001094 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001098:	e7fe      	b.n	8001098 <MemManage_Handler+0x4>

0800109a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800109a:	b480      	push	{r7}
 800109c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800109e:	e7fe      	b.n	800109e <BusFault_Handler+0x4>

080010a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010a4:	e7fe      	b.n	80010a4 <UsageFault_Handler+0x4>

080010a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010a6:	b480      	push	{r7}
 80010a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010aa:	bf00      	nop
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr

080010b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010b8:	bf00      	nop
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr

080010c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010c2:	b480      	push	{r7}
 80010c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010c6:	bf00      	nop
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr

080010d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010d4:	f000 f890 	bl	80011f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010d8:	bf00      	nop
 80010da:	bd80      	pop	{r7, pc}

080010dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010e0:	4b06      	ldr	r3, [pc, #24]	; (80010fc <SystemInit+0x20>)
 80010e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010e6:	4a05      	ldr	r2, [pc, #20]	; (80010fc <SystemInit+0x20>)
 80010e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010f0:	bf00      	nop
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop
 80010fc:	e000ed00 	.word	0xe000ed00

08001100 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001100:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001138 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001104:	480d      	ldr	r0, [pc, #52]	; (800113c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001106:	490e      	ldr	r1, [pc, #56]	; (8001140 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001108:	4a0e      	ldr	r2, [pc, #56]	; (8001144 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800110a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800110c:	e002      	b.n	8001114 <LoopCopyDataInit>

0800110e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800110e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001110:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001112:	3304      	adds	r3, #4

08001114 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001114:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001116:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001118:	d3f9      	bcc.n	800110e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800111a:	4a0b      	ldr	r2, [pc, #44]	; (8001148 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800111c:	4c0b      	ldr	r4, [pc, #44]	; (800114c <LoopFillZerobss+0x26>)
  movs r3, #0
 800111e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001120:	e001      	b.n	8001126 <LoopFillZerobss>

08001122 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001122:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001124:	3204      	adds	r2, #4

08001126 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001126:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001128:	d3fb      	bcc.n	8001122 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800112a:	f7ff ffd7 	bl	80010dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800112e:	f003 fba1 	bl	8004874 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001132:	f7ff f9e9 	bl	8000508 <main>
  bx  lr    
 8001136:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001138:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800113c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001140:	200001b4 	.word	0x200001b4
  ldr r2, =_sidata
 8001144:	08019e40 	.word	0x08019e40
  ldr r2, =_sbss
 8001148:	200001b4 	.word	0x200001b4
  ldr r4, =_ebss
 800114c:	20003360 	.word	0x20003360

08001150 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001150:	e7fe      	b.n	8001150 <ADC_IRQHandler>
	...

08001154 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001158:	4b0e      	ldr	r3, [pc, #56]	; (8001194 <HAL_Init+0x40>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a0d      	ldr	r2, [pc, #52]	; (8001194 <HAL_Init+0x40>)
 800115e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001162:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001164:	4b0b      	ldr	r3, [pc, #44]	; (8001194 <HAL_Init+0x40>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a0a      	ldr	r2, [pc, #40]	; (8001194 <HAL_Init+0x40>)
 800116a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800116e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001170:	4b08      	ldr	r3, [pc, #32]	; (8001194 <HAL_Init+0x40>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a07      	ldr	r2, [pc, #28]	; (8001194 <HAL_Init+0x40>)
 8001176:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800117a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800117c:	2003      	movs	r0, #3
 800117e:	f000 fd0d 	bl	8001b9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001182:	2000      	movs	r0, #0
 8001184:	f000 f808 	bl	8001198 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001188:	f7ff fe32 	bl	8000df0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800118c:	2300      	movs	r3, #0
}
 800118e:	4618      	mov	r0, r3
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40023c00 	.word	0x40023c00

08001198 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011a0:	4b12      	ldr	r3, [pc, #72]	; (80011ec <HAL_InitTick+0x54>)
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	4b12      	ldr	r3, [pc, #72]	; (80011f0 <HAL_InitTick+0x58>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	4619      	mov	r1, r3
 80011aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80011b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80011b6:	4618      	mov	r0, r3
 80011b8:	f000 fd17 	bl	8001bea <HAL_SYSTICK_Config>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011c2:	2301      	movs	r3, #1
 80011c4:	e00e      	b.n	80011e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	2b0f      	cmp	r3, #15
 80011ca:	d80a      	bhi.n	80011e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011cc:	2200      	movs	r2, #0
 80011ce:	6879      	ldr	r1, [r7, #4]
 80011d0:	f04f 30ff 	mov.w	r0, #4294967295
 80011d4:	f000 fced 	bl	8001bb2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011d8:	4a06      	ldr	r2, [pc, #24]	; (80011f4 <HAL_InitTick+0x5c>)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011de:	2300      	movs	r3, #0
 80011e0:	e000      	b.n	80011e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	20000144 	.word	0x20000144
 80011f0:	2000014c 	.word	0x2000014c
 80011f4:	20000148 	.word	0x20000148

080011f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011fc:	4b06      	ldr	r3, [pc, #24]	; (8001218 <HAL_IncTick+0x20>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	461a      	mov	r2, r3
 8001202:	4b06      	ldr	r3, [pc, #24]	; (800121c <HAL_IncTick+0x24>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4413      	add	r3, r2
 8001208:	4a04      	ldr	r2, [pc, #16]	; (800121c <HAL_IncTick+0x24>)
 800120a:	6013      	str	r3, [r2, #0]
}
 800120c:	bf00      	nop
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	2000014c 	.word	0x2000014c
 800121c:	2000335c 	.word	0x2000335c

08001220 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  return uwTick;
 8001224:	4b03      	ldr	r3, [pc, #12]	; (8001234 <HAL_GetTick+0x14>)
 8001226:	681b      	ldr	r3, [r3, #0]
}
 8001228:	4618      	mov	r0, r3
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	2000335c 	.word	0x2000335c

08001238 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001240:	f7ff ffee 	bl	8001220 <HAL_GetTick>
 8001244:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001250:	d005      	beq.n	800125e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001252:	4b0a      	ldr	r3, [pc, #40]	; (800127c <HAL_Delay+0x44>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	461a      	mov	r2, r3
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	4413      	add	r3, r2
 800125c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800125e:	bf00      	nop
 8001260:	f7ff ffde 	bl	8001220 <HAL_GetTick>
 8001264:	4602      	mov	r2, r0
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	68fa      	ldr	r2, [r7, #12]
 800126c:	429a      	cmp	r2, r3
 800126e:	d8f7      	bhi.n	8001260 <HAL_Delay+0x28>
  {
  }
}
 8001270:	bf00      	nop
 8001272:	bf00      	nop
 8001274:	3710      	adds	r7, #16
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	2000014c 	.word	0x2000014c

08001280 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b084      	sub	sp, #16
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001288:	2300      	movs	r3, #0
 800128a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d101      	bne.n	8001296 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
 8001294:	e033      	b.n	80012fe <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800129a:	2b00      	cmp	r3, #0
 800129c:	d109      	bne.n	80012b2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800129e:	6878      	ldr	r0, [r7, #4]
 80012a0:	f7ff fdce 	bl	8000e40 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2200      	movs	r2, #0
 80012a8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	2200      	movs	r2, #0
 80012ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b6:	f003 0310 	and.w	r3, r3, #16
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d118      	bne.n	80012f0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80012c6:	f023 0302 	bic.w	r3, r3, #2
 80012ca:	f043 0202 	orr.w	r2, r3, #2
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f000 fab4 	bl	8001840 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2200      	movs	r2, #0
 80012dc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e2:	f023 0303 	bic.w	r3, r3, #3
 80012e6:	f043 0201 	orr.w	r2, r3, #1
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	641a      	str	r2, [r3, #64]	; 0x40
 80012ee:	e001      	b.n	80012f4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80012f0:	2301      	movs	r3, #1
 80012f2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2200      	movs	r2, #0
 80012f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80012fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3710      	adds	r7, #16
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
	...

08001308 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001308:	b480      	push	{r7}
 800130a:	b085      	sub	sp, #20
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001310:	2300      	movs	r3, #0
 8001312:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800131a:	2b01      	cmp	r3, #1
 800131c:	d101      	bne.n	8001322 <HAL_ADC_Start+0x1a>
 800131e:	2302      	movs	r3, #2
 8001320:	e0b2      	b.n	8001488 <HAL_ADC_Start+0x180>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	2201      	movs	r2, #1
 8001326:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	689b      	ldr	r3, [r3, #8]
 8001330:	f003 0301 	and.w	r3, r3, #1
 8001334:	2b01      	cmp	r3, #1
 8001336:	d018      	beq.n	800136a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	689a      	ldr	r2, [r3, #8]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f042 0201 	orr.w	r2, r2, #1
 8001346:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001348:	4b52      	ldr	r3, [pc, #328]	; (8001494 <HAL_ADC_Start+0x18c>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a52      	ldr	r2, [pc, #328]	; (8001498 <HAL_ADC_Start+0x190>)
 800134e:	fba2 2303 	umull	r2, r3, r2, r3
 8001352:	0c9a      	lsrs	r2, r3, #18
 8001354:	4613      	mov	r3, r2
 8001356:	005b      	lsls	r3, r3, #1
 8001358:	4413      	add	r3, r2
 800135a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800135c:	e002      	b.n	8001364 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	3b01      	subs	r3, #1
 8001362:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001364:	68bb      	ldr	r3, [r7, #8]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d1f9      	bne.n	800135e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	689b      	ldr	r3, [r3, #8]
 8001370:	f003 0301 	and.w	r3, r3, #1
 8001374:	2b01      	cmp	r3, #1
 8001376:	d17a      	bne.n	800146e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800137c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001380:	f023 0301 	bic.w	r3, r3, #1
 8001384:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001396:	2b00      	cmp	r3, #0
 8001398:	d007      	beq.n	80013aa <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800139e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80013a2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80013b6:	d106      	bne.n	80013c6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013bc:	f023 0206 	bic.w	r2, r3, #6
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	645a      	str	r2, [r3, #68]	; 0x44
 80013c4:	e002      	b.n	80013cc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2200      	movs	r2, #0
 80013ca:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2200      	movs	r2, #0
 80013d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013d4:	4b31      	ldr	r3, [pc, #196]	; (800149c <HAL_ADC_Start+0x194>)
 80013d6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80013e0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	f003 031f 	and.w	r3, r3, #31
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d12a      	bne.n	8001444 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4a2b      	ldr	r2, [pc, #172]	; (80014a0 <HAL_ADC_Start+0x198>)
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d015      	beq.n	8001424 <HAL_ADC_Start+0x11c>
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a29      	ldr	r2, [pc, #164]	; (80014a4 <HAL_ADC_Start+0x19c>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d105      	bne.n	800140e <HAL_ADC_Start+0x106>
 8001402:	4b26      	ldr	r3, [pc, #152]	; (800149c <HAL_ADC_Start+0x194>)
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	f003 031f 	and.w	r3, r3, #31
 800140a:	2b00      	cmp	r3, #0
 800140c:	d00a      	beq.n	8001424 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a25      	ldr	r2, [pc, #148]	; (80014a8 <HAL_ADC_Start+0x1a0>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d136      	bne.n	8001486 <HAL_ADC_Start+0x17e>
 8001418:	4b20      	ldr	r3, [pc, #128]	; (800149c <HAL_ADC_Start+0x194>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f003 0310 	and.w	r3, r3, #16
 8001420:	2b00      	cmp	r3, #0
 8001422:	d130      	bne.n	8001486 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800142e:	2b00      	cmp	r3, #0
 8001430:	d129      	bne.n	8001486 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	689a      	ldr	r2, [r3, #8]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001440:	609a      	str	r2, [r3, #8]
 8001442:	e020      	b.n	8001486 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a15      	ldr	r2, [pc, #84]	; (80014a0 <HAL_ADC_Start+0x198>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d11b      	bne.n	8001486 <HAL_ADC_Start+0x17e>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	689b      	ldr	r3, [r3, #8]
 8001454:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001458:	2b00      	cmp	r3, #0
 800145a:	d114      	bne.n	8001486 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	689a      	ldr	r2, [r3, #8]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800146a:	609a      	str	r2, [r3, #8]
 800146c:	e00b      	b.n	8001486 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001472:	f043 0210 	orr.w	r2, r3, #16
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800147e:	f043 0201 	orr.w	r2, r3, #1
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001486:	2300      	movs	r3, #0
}
 8001488:	4618      	mov	r0, r3
 800148a:	3714      	adds	r7, #20
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr
 8001494:	20000144 	.word	0x20000144
 8001498:	431bde83 	.word	0x431bde83
 800149c:	40012300 	.word	0x40012300
 80014a0:	40012000 	.word	0x40012000
 80014a4:	40012100 	.word	0x40012100
 80014a8:	40012200 	.word	0x40012200

080014ac <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b084      	sub	sp, #16
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
 80014b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80014b6:	2300      	movs	r3, #0
 80014b8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	689b      	ldr	r3, [r3, #8]
 80014c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014c8:	d113      	bne.n	80014f2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80014d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80014d8:	d10b      	bne.n	80014f2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014de:	f043 0220 	orr.w	r2, r3, #32
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2200      	movs	r2, #0
 80014ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	e063      	b.n	80015ba <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80014f2:	f7ff fe95 	bl	8001220 <HAL_GetTick>
 80014f6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80014f8:	e021      	b.n	800153e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001500:	d01d      	beq.n	800153e <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d007      	beq.n	8001518 <HAL_ADC_PollForConversion+0x6c>
 8001508:	f7ff fe8a 	bl	8001220 <HAL_GetTick>
 800150c:	4602      	mov	r2, r0
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	683a      	ldr	r2, [r7, #0]
 8001514:	429a      	cmp	r2, r3
 8001516:	d212      	bcs.n	800153e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0302 	and.w	r3, r3, #2
 8001522:	2b02      	cmp	r3, #2
 8001524:	d00b      	beq.n	800153e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800152a:	f043 0204 	orr.w	r2, r3, #4
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2200      	movs	r2, #0
 8001536:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800153a:	2303      	movs	r3, #3
 800153c:	e03d      	b.n	80015ba <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f003 0302 	and.w	r3, r3, #2
 8001548:	2b02      	cmp	r3, #2
 800154a:	d1d6      	bne.n	80014fa <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f06f 0212 	mvn.w	r2, #18
 8001554:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800155a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	689b      	ldr	r3, [r3, #8]
 8001568:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800156c:	2b00      	cmp	r3, #0
 800156e:	d123      	bne.n	80015b8 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001574:	2b00      	cmp	r3, #0
 8001576:	d11f      	bne.n	80015b8 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800157e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001582:	2b00      	cmp	r3, #0
 8001584:	d006      	beq.n	8001594 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001590:	2b00      	cmp	r3, #0
 8001592:	d111      	bne.n	80015b8 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001598:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d105      	bne.n	80015b8 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b0:	f043 0201 	orr.w	r2, r3, #1
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80015b8:	2300      	movs	r3, #0
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3710      	adds	r7, #16
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}

080015c2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80015c2:	b480      	push	{r7}
 80015c4:	b083      	sub	sp, #12
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80015dc:	b480      	push	{r7}
 80015de:	b085      	sub	sp, #20
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
 80015e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80015e6:	2300      	movs	r3, #0
 80015e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d101      	bne.n	80015f8 <HAL_ADC_ConfigChannel+0x1c>
 80015f4:	2302      	movs	r3, #2
 80015f6:	e113      	b.n	8001820 <HAL_ADC_ConfigChannel+0x244>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2201      	movs	r2, #1
 80015fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2b09      	cmp	r3, #9
 8001606:	d925      	bls.n	8001654 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	68d9      	ldr	r1, [r3, #12]
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	b29b      	uxth	r3, r3
 8001614:	461a      	mov	r2, r3
 8001616:	4613      	mov	r3, r2
 8001618:	005b      	lsls	r3, r3, #1
 800161a:	4413      	add	r3, r2
 800161c:	3b1e      	subs	r3, #30
 800161e:	2207      	movs	r2, #7
 8001620:	fa02 f303 	lsl.w	r3, r2, r3
 8001624:	43da      	mvns	r2, r3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	400a      	ands	r2, r1
 800162c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	68d9      	ldr	r1, [r3, #12]
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	689a      	ldr	r2, [r3, #8]
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	b29b      	uxth	r3, r3
 800163e:	4618      	mov	r0, r3
 8001640:	4603      	mov	r3, r0
 8001642:	005b      	lsls	r3, r3, #1
 8001644:	4403      	add	r3, r0
 8001646:	3b1e      	subs	r3, #30
 8001648:	409a      	lsls	r2, r3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	430a      	orrs	r2, r1
 8001650:	60da      	str	r2, [r3, #12]
 8001652:	e022      	b.n	800169a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	6919      	ldr	r1, [r3, #16]
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	b29b      	uxth	r3, r3
 8001660:	461a      	mov	r2, r3
 8001662:	4613      	mov	r3, r2
 8001664:	005b      	lsls	r3, r3, #1
 8001666:	4413      	add	r3, r2
 8001668:	2207      	movs	r2, #7
 800166a:	fa02 f303 	lsl.w	r3, r2, r3
 800166e:	43da      	mvns	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	400a      	ands	r2, r1
 8001676:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	6919      	ldr	r1, [r3, #16]
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	689a      	ldr	r2, [r3, #8]
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	b29b      	uxth	r3, r3
 8001688:	4618      	mov	r0, r3
 800168a:	4603      	mov	r3, r0
 800168c:	005b      	lsls	r3, r3, #1
 800168e:	4403      	add	r3, r0
 8001690:	409a      	lsls	r2, r3
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	430a      	orrs	r2, r1
 8001698:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	2b06      	cmp	r3, #6
 80016a0:	d824      	bhi.n	80016ec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	685a      	ldr	r2, [r3, #4]
 80016ac:	4613      	mov	r3, r2
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	4413      	add	r3, r2
 80016b2:	3b05      	subs	r3, #5
 80016b4:	221f      	movs	r2, #31
 80016b6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ba:	43da      	mvns	r2, r3
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	400a      	ands	r2, r1
 80016c2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	b29b      	uxth	r3, r3
 80016d0:	4618      	mov	r0, r3
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	685a      	ldr	r2, [r3, #4]
 80016d6:	4613      	mov	r3, r2
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	4413      	add	r3, r2
 80016dc:	3b05      	subs	r3, #5
 80016de:	fa00 f203 	lsl.w	r2, r0, r3
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	430a      	orrs	r2, r1
 80016e8:	635a      	str	r2, [r3, #52]	; 0x34
 80016ea:	e04c      	b.n	8001786 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	2b0c      	cmp	r3, #12
 80016f2:	d824      	bhi.n	800173e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	685a      	ldr	r2, [r3, #4]
 80016fe:	4613      	mov	r3, r2
 8001700:	009b      	lsls	r3, r3, #2
 8001702:	4413      	add	r3, r2
 8001704:	3b23      	subs	r3, #35	; 0x23
 8001706:	221f      	movs	r2, #31
 8001708:	fa02 f303 	lsl.w	r3, r2, r3
 800170c:	43da      	mvns	r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	400a      	ands	r2, r1
 8001714:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	b29b      	uxth	r3, r3
 8001722:	4618      	mov	r0, r3
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	685a      	ldr	r2, [r3, #4]
 8001728:	4613      	mov	r3, r2
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	4413      	add	r3, r2
 800172e:	3b23      	subs	r3, #35	; 0x23
 8001730:	fa00 f203 	lsl.w	r2, r0, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	430a      	orrs	r2, r1
 800173a:	631a      	str	r2, [r3, #48]	; 0x30
 800173c:	e023      	b.n	8001786 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	685a      	ldr	r2, [r3, #4]
 8001748:	4613      	mov	r3, r2
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	4413      	add	r3, r2
 800174e:	3b41      	subs	r3, #65	; 0x41
 8001750:	221f      	movs	r2, #31
 8001752:	fa02 f303 	lsl.w	r3, r2, r3
 8001756:	43da      	mvns	r2, r3
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	400a      	ands	r2, r1
 800175e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	b29b      	uxth	r3, r3
 800176c:	4618      	mov	r0, r3
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	685a      	ldr	r2, [r3, #4]
 8001772:	4613      	mov	r3, r2
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	4413      	add	r3, r2
 8001778:	3b41      	subs	r3, #65	; 0x41
 800177a:	fa00 f203 	lsl.w	r2, r0, r3
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	430a      	orrs	r2, r1
 8001784:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001786:	4b29      	ldr	r3, [pc, #164]	; (800182c <HAL_ADC_ConfigChannel+0x250>)
 8001788:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a28      	ldr	r2, [pc, #160]	; (8001830 <HAL_ADC_ConfigChannel+0x254>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d10f      	bne.n	80017b4 <HAL_ADC_ConfigChannel+0x1d8>
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	2b12      	cmp	r3, #18
 800179a:	d10b      	bne.n	80017b4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a1d      	ldr	r2, [pc, #116]	; (8001830 <HAL_ADC_ConfigChannel+0x254>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d12b      	bne.n	8001816 <HAL_ADC_ConfigChannel+0x23a>
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a1c      	ldr	r2, [pc, #112]	; (8001834 <HAL_ADC_ConfigChannel+0x258>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d003      	beq.n	80017d0 <HAL_ADC_ConfigChannel+0x1f4>
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	2b11      	cmp	r3, #17
 80017ce:	d122      	bne.n	8001816 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a11      	ldr	r2, [pc, #68]	; (8001834 <HAL_ADC_ConfigChannel+0x258>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d111      	bne.n	8001816 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80017f2:	4b11      	ldr	r3, [pc, #68]	; (8001838 <HAL_ADC_ConfigChannel+0x25c>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a11      	ldr	r2, [pc, #68]	; (800183c <HAL_ADC_ConfigChannel+0x260>)
 80017f8:	fba2 2303 	umull	r2, r3, r2, r3
 80017fc:	0c9a      	lsrs	r2, r3, #18
 80017fe:	4613      	mov	r3, r2
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	4413      	add	r3, r2
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001808:	e002      	b.n	8001810 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	3b01      	subs	r3, #1
 800180e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d1f9      	bne.n	800180a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2200      	movs	r2, #0
 800181a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800181e:	2300      	movs	r3, #0
}
 8001820:	4618      	mov	r0, r3
 8001822:	3714      	adds	r7, #20
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr
 800182c:	40012300 	.word	0x40012300
 8001830:	40012000 	.word	0x40012000
 8001834:	10000012 	.word	0x10000012
 8001838:	20000144 	.word	0x20000144
 800183c:	431bde83 	.word	0x431bde83

08001840 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001840:	b480      	push	{r7}
 8001842:	b085      	sub	sp, #20
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001848:	4b79      	ldr	r3, [pc, #484]	; (8001a30 <ADC_Init+0x1f0>)
 800184a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	685a      	ldr	r2, [r3, #4]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	431a      	orrs	r2, r3
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	685a      	ldr	r2, [r3, #4]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001874:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	6859      	ldr	r1, [r3, #4]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	691b      	ldr	r3, [r3, #16]
 8001880:	021a      	lsls	r2, r3, #8
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	430a      	orrs	r2, r1
 8001888:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	685a      	ldr	r2, [r3, #4]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001898:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	6859      	ldr	r1, [r3, #4]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	689a      	ldr	r2, [r3, #8]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	430a      	orrs	r2, r1
 80018aa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	689a      	ldr	r2, [r3, #8]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80018ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	6899      	ldr	r1, [r3, #8]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	68da      	ldr	r2, [r3, #12]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	430a      	orrs	r2, r1
 80018cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018d2:	4a58      	ldr	r2, [pc, #352]	; (8001a34 <ADC_Init+0x1f4>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d022      	beq.n	800191e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	689a      	ldr	r2, [r3, #8]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80018e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	6899      	ldr	r1, [r3, #8]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	430a      	orrs	r2, r1
 80018f8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	689a      	ldr	r2, [r3, #8]
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001908:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	6899      	ldr	r1, [r3, #8]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	430a      	orrs	r2, r1
 800191a:	609a      	str	r2, [r3, #8]
 800191c:	e00f      	b.n	800193e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	689a      	ldr	r2, [r3, #8]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800192c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	689a      	ldr	r2, [r3, #8]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800193c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	689a      	ldr	r2, [r3, #8]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f022 0202 	bic.w	r2, r2, #2
 800194c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	6899      	ldr	r1, [r3, #8]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	7e1b      	ldrb	r3, [r3, #24]
 8001958:	005a      	lsls	r2, r3, #1
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	430a      	orrs	r2, r1
 8001960:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d01b      	beq.n	80019a4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	685a      	ldr	r2, [r3, #4]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800197a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	685a      	ldr	r2, [r3, #4]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800198a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	6859      	ldr	r1, [r3, #4]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001996:	3b01      	subs	r3, #1
 8001998:	035a      	lsls	r2, r3, #13
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	430a      	orrs	r2, r1
 80019a0:	605a      	str	r2, [r3, #4]
 80019a2:	e007      	b.n	80019b4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	685a      	ldr	r2, [r3, #4]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80019b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80019c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	69db      	ldr	r3, [r3, #28]
 80019ce:	3b01      	subs	r3, #1
 80019d0:	051a      	lsls	r2, r3, #20
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	430a      	orrs	r2, r1
 80019d8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	689a      	ldr	r2, [r3, #8]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80019e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	6899      	ldr	r1, [r3, #8]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80019f6:	025a      	lsls	r2, r3, #9
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	430a      	orrs	r2, r1
 80019fe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	689a      	ldr	r2, [r3, #8]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001a0e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	6899      	ldr	r1, [r3, #8]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	695b      	ldr	r3, [r3, #20]
 8001a1a:	029a      	lsls	r2, r3, #10
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	430a      	orrs	r2, r1
 8001a22:	609a      	str	r2, [r3, #8]
}
 8001a24:	bf00      	nop
 8001a26:	3714      	adds	r7, #20
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr
 8001a30:	40012300 	.word	0x40012300
 8001a34:	0f000001 	.word	0x0f000001

08001a38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b085      	sub	sp, #20
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	f003 0307 	and.w	r3, r3, #7
 8001a46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a48:	4b0c      	ldr	r3, [pc, #48]	; (8001a7c <__NVIC_SetPriorityGrouping+0x44>)
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a4e:	68ba      	ldr	r2, [r7, #8]
 8001a50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a54:	4013      	ands	r3, r2
 8001a56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a6a:	4a04      	ldr	r2, [pc, #16]	; (8001a7c <__NVIC_SetPriorityGrouping+0x44>)
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	60d3      	str	r3, [r2, #12]
}
 8001a70:	bf00      	nop
 8001a72:	3714      	adds	r7, #20
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr
 8001a7c:	e000ed00 	.word	0xe000ed00

08001a80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a84:	4b04      	ldr	r3, [pc, #16]	; (8001a98 <__NVIC_GetPriorityGrouping+0x18>)
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	0a1b      	lsrs	r3, r3, #8
 8001a8a:	f003 0307 	and.w	r3, r3, #7
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr
 8001a98:	e000ed00 	.word	0xe000ed00

08001a9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	6039      	str	r1, [r7, #0]
 8001aa6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	db0a      	blt.n	8001ac6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	b2da      	uxtb	r2, r3
 8001ab4:	490c      	ldr	r1, [pc, #48]	; (8001ae8 <__NVIC_SetPriority+0x4c>)
 8001ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aba:	0112      	lsls	r2, r2, #4
 8001abc:	b2d2      	uxtb	r2, r2
 8001abe:	440b      	add	r3, r1
 8001ac0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ac4:	e00a      	b.n	8001adc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	b2da      	uxtb	r2, r3
 8001aca:	4908      	ldr	r1, [pc, #32]	; (8001aec <__NVIC_SetPriority+0x50>)
 8001acc:	79fb      	ldrb	r3, [r7, #7]
 8001ace:	f003 030f 	and.w	r3, r3, #15
 8001ad2:	3b04      	subs	r3, #4
 8001ad4:	0112      	lsls	r2, r2, #4
 8001ad6:	b2d2      	uxtb	r2, r2
 8001ad8:	440b      	add	r3, r1
 8001ada:	761a      	strb	r2, [r3, #24]
}
 8001adc:	bf00      	nop
 8001ade:	370c      	adds	r7, #12
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr
 8001ae8:	e000e100 	.word	0xe000e100
 8001aec:	e000ed00 	.word	0xe000ed00

08001af0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b089      	sub	sp, #36	; 0x24
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	60f8      	str	r0, [r7, #12]
 8001af8:	60b9      	str	r1, [r7, #8]
 8001afa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f003 0307 	and.w	r3, r3, #7
 8001b02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b04:	69fb      	ldr	r3, [r7, #28]
 8001b06:	f1c3 0307 	rsb	r3, r3, #7
 8001b0a:	2b04      	cmp	r3, #4
 8001b0c:	bf28      	it	cs
 8001b0e:	2304      	movcs	r3, #4
 8001b10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	3304      	adds	r3, #4
 8001b16:	2b06      	cmp	r3, #6
 8001b18:	d902      	bls.n	8001b20 <NVIC_EncodePriority+0x30>
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	3b03      	subs	r3, #3
 8001b1e:	e000      	b.n	8001b22 <NVIC_EncodePriority+0x32>
 8001b20:	2300      	movs	r3, #0
 8001b22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b24:	f04f 32ff 	mov.w	r2, #4294967295
 8001b28:	69bb      	ldr	r3, [r7, #24]
 8001b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2e:	43da      	mvns	r2, r3
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	401a      	ands	r2, r3
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b38:	f04f 31ff 	mov.w	r1, #4294967295
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b42:	43d9      	mvns	r1, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b48:	4313      	orrs	r3, r2
         );
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3724      	adds	r7, #36	; 0x24
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr
	...

08001b58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	3b01      	subs	r3, #1
 8001b64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b68:	d301      	bcc.n	8001b6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e00f      	b.n	8001b8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b6e:	4a0a      	ldr	r2, [pc, #40]	; (8001b98 <SysTick_Config+0x40>)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	3b01      	subs	r3, #1
 8001b74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b76:	210f      	movs	r1, #15
 8001b78:	f04f 30ff 	mov.w	r0, #4294967295
 8001b7c:	f7ff ff8e 	bl	8001a9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b80:	4b05      	ldr	r3, [pc, #20]	; (8001b98 <SysTick_Config+0x40>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b86:	4b04      	ldr	r3, [pc, #16]	; (8001b98 <SysTick_Config+0x40>)
 8001b88:	2207      	movs	r2, #7
 8001b8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b8c:	2300      	movs	r3, #0
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	e000e010 	.word	0xe000e010

08001b9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f7ff ff47 	bl	8001a38 <__NVIC_SetPriorityGrouping>
}
 8001baa:	bf00      	nop
 8001bac:	3708      	adds	r7, #8
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}

08001bb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b086      	sub	sp, #24
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	4603      	mov	r3, r0
 8001bba:	60b9      	str	r1, [r7, #8]
 8001bbc:	607a      	str	r2, [r7, #4]
 8001bbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bc4:	f7ff ff5c 	bl	8001a80 <__NVIC_GetPriorityGrouping>
 8001bc8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bca:	687a      	ldr	r2, [r7, #4]
 8001bcc:	68b9      	ldr	r1, [r7, #8]
 8001bce:	6978      	ldr	r0, [r7, #20]
 8001bd0:	f7ff ff8e 	bl	8001af0 <NVIC_EncodePriority>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bda:	4611      	mov	r1, r2
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7ff ff5d 	bl	8001a9c <__NVIC_SetPriority>
}
 8001be2:	bf00      	nop
 8001be4:	3718      	adds	r7, #24
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}

08001bea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bea:	b580      	push	{r7, lr}
 8001bec:	b082      	sub	sp, #8
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f7ff ffb0 	bl	8001b58 <SysTick_Config>
 8001bf8:	4603      	mov	r3, r0
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
	...

08001c04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b089      	sub	sp, #36	; 0x24
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c12:	2300      	movs	r3, #0
 8001c14:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c16:	2300      	movs	r3, #0
 8001c18:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	61fb      	str	r3, [r7, #28]
 8001c1e:	e165      	b.n	8001eec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c20:	2201      	movs	r2, #1
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	fa02 f303 	lsl.w	r3, r2, r3
 8001c28:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	697a      	ldr	r2, [r7, #20]
 8001c30:	4013      	ands	r3, r2
 8001c32:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c34:	693a      	ldr	r2, [r7, #16]
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	f040 8154 	bne.w	8001ee6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f003 0303 	and.w	r3, r3, #3
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d005      	beq.n	8001c56 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c52:	2b02      	cmp	r3, #2
 8001c54:	d130      	bne.n	8001cb8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c5c:	69fb      	ldr	r3, [r7, #28]
 8001c5e:	005b      	lsls	r3, r3, #1
 8001c60:	2203      	movs	r2, #3
 8001c62:	fa02 f303 	lsl.w	r3, r2, r3
 8001c66:	43db      	mvns	r3, r3
 8001c68:	69ba      	ldr	r2, [r7, #24]
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	68da      	ldr	r2, [r3, #12]
 8001c72:	69fb      	ldr	r3, [r7, #28]
 8001c74:	005b      	lsls	r3, r3, #1
 8001c76:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7a:	69ba      	ldr	r2, [r7, #24]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	69ba      	ldr	r2, [r7, #24]
 8001c84:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	69fb      	ldr	r3, [r7, #28]
 8001c90:	fa02 f303 	lsl.w	r3, r2, r3
 8001c94:	43db      	mvns	r3, r3
 8001c96:	69ba      	ldr	r2, [r7, #24]
 8001c98:	4013      	ands	r3, r2
 8001c9a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	091b      	lsrs	r3, r3, #4
 8001ca2:	f003 0201 	and.w	r2, r3, #1
 8001ca6:	69fb      	ldr	r3, [r7, #28]
 8001ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cac:	69ba      	ldr	r2, [r7, #24]
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	69ba      	ldr	r2, [r7, #24]
 8001cb6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f003 0303 	and.w	r3, r3, #3
 8001cc0:	2b03      	cmp	r3, #3
 8001cc2:	d017      	beq.n	8001cf4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	2203      	movs	r2, #3
 8001cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd4:	43db      	mvns	r3, r3
 8001cd6:	69ba      	ldr	r2, [r7, #24]
 8001cd8:	4013      	ands	r3, r2
 8001cda:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	689a      	ldr	r2, [r3, #8]
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	005b      	lsls	r3, r3, #1
 8001ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce8:	69ba      	ldr	r2, [r7, #24]
 8001cea:	4313      	orrs	r3, r2
 8001cec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	69ba      	ldr	r2, [r7, #24]
 8001cf2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f003 0303 	and.w	r3, r3, #3
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d123      	bne.n	8001d48 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	08da      	lsrs	r2, r3, #3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	3208      	adds	r2, #8
 8001d08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d0e:	69fb      	ldr	r3, [r7, #28]
 8001d10:	f003 0307 	and.w	r3, r3, #7
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	220f      	movs	r2, #15
 8001d18:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1c:	43db      	mvns	r3, r3
 8001d1e:	69ba      	ldr	r2, [r7, #24]
 8001d20:	4013      	ands	r3, r2
 8001d22:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	691a      	ldr	r2, [r3, #16]
 8001d28:	69fb      	ldr	r3, [r7, #28]
 8001d2a:	f003 0307 	and.w	r3, r3, #7
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	fa02 f303 	lsl.w	r3, r2, r3
 8001d34:	69ba      	ldr	r2, [r7, #24]
 8001d36:	4313      	orrs	r3, r2
 8001d38:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d3a:	69fb      	ldr	r3, [r7, #28]
 8001d3c:	08da      	lsrs	r2, r3, #3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	3208      	adds	r2, #8
 8001d42:	69b9      	ldr	r1, [r7, #24]
 8001d44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	005b      	lsls	r3, r3, #1
 8001d52:	2203      	movs	r2, #3
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	43db      	mvns	r3, r3
 8001d5a:	69ba      	ldr	r2, [r7, #24]
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	f003 0203 	and.w	r2, r3, #3
 8001d68:	69fb      	ldr	r3, [r7, #28]
 8001d6a:	005b      	lsls	r3, r3, #1
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	69ba      	ldr	r2, [r7, #24]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	69ba      	ldr	r2, [r7, #24]
 8001d7a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	f000 80ae 	beq.w	8001ee6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	60fb      	str	r3, [r7, #12]
 8001d8e:	4b5d      	ldr	r3, [pc, #372]	; (8001f04 <HAL_GPIO_Init+0x300>)
 8001d90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d92:	4a5c      	ldr	r2, [pc, #368]	; (8001f04 <HAL_GPIO_Init+0x300>)
 8001d94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d98:	6453      	str	r3, [r2, #68]	; 0x44
 8001d9a:	4b5a      	ldr	r3, [pc, #360]	; (8001f04 <HAL_GPIO_Init+0x300>)
 8001d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001da2:	60fb      	str	r3, [r7, #12]
 8001da4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001da6:	4a58      	ldr	r2, [pc, #352]	; (8001f08 <HAL_GPIO_Init+0x304>)
 8001da8:	69fb      	ldr	r3, [r7, #28]
 8001daa:	089b      	lsrs	r3, r3, #2
 8001dac:	3302      	adds	r3, #2
 8001dae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001db2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001db4:	69fb      	ldr	r3, [r7, #28]
 8001db6:	f003 0303 	and.w	r3, r3, #3
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	220f      	movs	r2, #15
 8001dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc2:	43db      	mvns	r3, r3
 8001dc4:	69ba      	ldr	r2, [r7, #24]
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	4a4f      	ldr	r2, [pc, #316]	; (8001f0c <HAL_GPIO_Init+0x308>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d025      	beq.n	8001e1e <HAL_GPIO_Init+0x21a>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4a4e      	ldr	r2, [pc, #312]	; (8001f10 <HAL_GPIO_Init+0x30c>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d01f      	beq.n	8001e1a <HAL_GPIO_Init+0x216>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4a4d      	ldr	r2, [pc, #308]	; (8001f14 <HAL_GPIO_Init+0x310>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d019      	beq.n	8001e16 <HAL_GPIO_Init+0x212>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	4a4c      	ldr	r2, [pc, #304]	; (8001f18 <HAL_GPIO_Init+0x314>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d013      	beq.n	8001e12 <HAL_GPIO_Init+0x20e>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	4a4b      	ldr	r2, [pc, #300]	; (8001f1c <HAL_GPIO_Init+0x318>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d00d      	beq.n	8001e0e <HAL_GPIO_Init+0x20a>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	4a4a      	ldr	r2, [pc, #296]	; (8001f20 <HAL_GPIO_Init+0x31c>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d007      	beq.n	8001e0a <HAL_GPIO_Init+0x206>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4a49      	ldr	r2, [pc, #292]	; (8001f24 <HAL_GPIO_Init+0x320>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d101      	bne.n	8001e06 <HAL_GPIO_Init+0x202>
 8001e02:	2306      	movs	r3, #6
 8001e04:	e00c      	b.n	8001e20 <HAL_GPIO_Init+0x21c>
 8001e06:	2307      	movs	r3, #7
 8001e08:	e00a      	b.n	8001e20 <HAL_GPIO_Init+0x21c>
 8001e0a:	2305      	movs	r3, #5
 8001e0c:	e008      	b.n	8001e20 <HAL_GPIO_Init+0x21c>
 8001e0e:	2304      	movs	r3, #4
 8001e10:	e006      	b.n	8001e20 <HAL_GPIO_Init+0x21c>
 8001e12:	2303      	movs	r3, #3
 8001e14:	e004      	b.n	8001e20 <HAL_GPIO_Init+0x21c>
 8001e16:	2302      	movs	r3, #2
 8001e18:	e002      	b.n	8001e20 <HAL_GPIO_Init+0x21c>
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e000      	b.n	8001e20 <HAL_GPIO_Init+0x21c>
 8001e1e:	2300      	movs	r3, #0
 8001e20:	69fa      	ldr	r2, [r7, #28]
 8001e22:	f002 0203 	and.w	r2, r2, #3
 8001e26:	0092      	lsls	r2, r2, #2
 8001e28:	4093      	lsls	r3, r2
 8001e2a:	69ba      	ldr	r2, [r7, #24]
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e30:	4935      	ldr	r1, [pc, #212]	; (8001f08 <HAL_GPIO_Init+0x304>)
 8001e32:	69fb      	ldr	r3, [r7, #28]
 8001e34:	089b      	lsrs	r3, r3, #2
 8001e36:	3302      	adds	r3, #2
 8001e38:	69ba      	ldr	r2, [r7, #24]
 8001e3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e3e:	4b3a      	ldr	r3, [pc, #232]	; (8001f28 <HAL_GPIO_Init+0x324>)
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	43db      	mvns	r3, r3
 8001e48:	69ba      	ldr	r2, [r7, #24]
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d003      	beq.n	8001e62 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001e5a:	69ba      	ldr	r2, [r7, #24]
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e62:	4a31      	ldr	r2, [pc, #196]	; (8001f28 <HAL_GPIO_Init+0x324>)
 8001e64:	69bb      	ldr	r3, [r7, #24]
 8001e66:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e68:	4b2f      	ldr	r3, [pc, #188]	; (8001f28 <HAL_GPIO_Init+0x324>)
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	43db      	mvns	r3, r3
 8001e72:	69ba      	ldr	r2, [r7, #24]
 8001e74:	4013      	ands	r3, r2
 8001e76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d003      	beq.n	8001e8c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001e84:	69ba      	ldr	r2, [r7, #24]
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e8c:	4a26      	ldr	r2, [pc, #152]	; (8001f28 <HAL_GPIO_Init+0x324>)
 8001e8e:	69bb      	ldr	r3, [r7, #24]
 8001e90:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e92:	4b25      	ldr	r3, [pc, #148]	; (8001f28 <HAL_GPIO_Init+0x324>)
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	43db      	mvns	r3, r3
 8001e9c:	69ba      	ldr	r2, [r7, #24]
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d003      	beq.n	8001eb6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001eae:	69ba      	ldr	r2, [r7, #24]
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001eb6:	4a1c      	ldr	r2, [pc, #112]	; (8001f28 <HAL_GPIO_Init+0x324>)
 8001eb8:	69bb      	ldr	r3, [r7, #24]
 8001eba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ebc:	4b1a      	ldr	r3, [pc, #104]	; (8001f28 <HAL_GPIO_Init+0x324>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	43db      	mvns	r3, r3
 8001ec6:	69ba      	ldr	r2, [r7, #24]
 8001ec8:	4013      	ands	r3, r2
 8001eca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d003      	beq.n	8001ee0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001ed8:	69ba      	ldr	r2, [r7, #24]
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ee0:	4a11      	ldr	r2, [pc, #68]	; (8001f28 <HAL_GPIO_Init+0x324>)
 8001ee2:	69bb      	ldr	r3, [r7, #24]
 8001ee4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ee6:	69fb      	ldr	r3, [r7, #28]
 8001ee8:	3301      	adds	r3, #1
 8001eea:	61fb      	str	r3, [r7, #28]
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	2b0f      	cmp	r3, #15
 8001ef0:	f67f ae96 	bls.w	8001c20 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ef4:	bf00      	nop
 8001ef6:	bf00      	nop
 8001ef8:	3724      	adds	r7, #36	; 0x24
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	40023800 	.word	0x40023800
 8001f08:	40013800 	.word	0x40013800
 8001f0c:	40020000 	.word	0x40020000
 8001f10:	40020400 	.word	0x40020400
 8001f14:	40020800 	.word	0x40020800
 8001f18:	40020c00 	.word	0x40020c00
 8001f1c:	40021000 	.word	0x40021000
 8001f20:	40021400 	.word	0x40021400
 8001f24:	40021800 	.word	0x40021800
 8001f28:	40013c00 	.word	0x40013c00

08001f2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
 8001f34:	460b      	mov	r3, r1
 8001f36:	807b      	strh	r3, [r7, #2]
 8001f38:	4613      	mov	r3, r2
 8001f3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f3c:	787b      	ldrb	r3, [r7, #1]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d003      	beq.n	8001f4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f42:	887a      	ldrh	r2, [r7, #2]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f48:	e003      	b.n	8001f52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f4a:	887b      	ldrh	r3, [r7, #2]
 8001f4c:	041a      	lsls	r2, r3, #16
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	619a      	str	r2, [r3, #24]
}
 8001f52:	bf00      	nop
 8001f54:	370c      	adds	r7, #12
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr

08001f5e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	b085      	sub	sp, #20
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
 8001f66:	460b      	mov	r3, r1
 8001f68:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	695b      	ldr	r3, [r3, #20]
 8001f6e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f70:	887a      	ldrh	r2, [r7, #2]
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	4013      	ands	r3, r2
 8001f76:	041a      	lsls	r2, r3, #16
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	43d9      	mvns	r1, r3
 8001f7c:	887b      	ldrh	r3, [r7, #2]
 8001f7e:	400b      	ands	r3, r1
 8001f80:	431a      	orrs	r2, r3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	619a      	str	r2, [r3, #24]
}
 8001f86:	bf00      	nop
 8001f88:	3714      	adds	r7, #20
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
	...

08001f94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d101      	bne.n	8001fa8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e0cc      	b.n	8002142 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001fa8:	4b68      	ldr	r3, [pc, #416]	; (800214c <HAL_RCC_ClockConfig+0x1b8>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 030f 	and.w	r3, r3, #15
 8001fb0:	683a      	ldr	r2, [r7, #0]
 8001fb2:	429a      	cmp	r2, r3
 8001fb4:	d90c      	bls.n	8001fd0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fb6:	4b65      	ldr	r3, [pc, #404]	; (800214c <HAL_RCC_ClockConfig+0x1b8>)
 8001fb8:	683a      	ldr	r2, [r7, #0]
 8001fba:	b2d2      	uxtb	r2, r2
 8001fbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fbe:	4b63      	ldr	r3, [pc, #396]	; (800214c <HAL_RCC_ClockConfig+0x1b8>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 030f 	and.w	r3, r3, #15
 8001fc6:	683a      	ldr	r2, [r7, #0]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d001      	beq.n	8001fd0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e0b8      	b.n	8002142 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0302 	and.w	r3, r3, #2
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d020      	beq.n	800201e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f003 0304 	and.w	r3, r3, #4
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d005      	beq.n	8001ff4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001fe8:	4b59      	ldr	r3, [pc, #356]	; (8002150 <HAL_RCC_ClockConfig+0x1bc>)
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	4a58      	ldr	r2, [pc, #352]	; (8002150 <HAL_RCC_ClockConfig+0x1bc>)
 8001fee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001ff2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f003 0308 	and.w	r3, r3, #8
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d005      	beq.n	800200c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002000:	4b53      	ldr	r3, [pc, #332]	; (8002150 <HAL_RCC_ClockConfig+0x1bc>)
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	4a52      	ldr	r2, [pc, #328]	; (8002150 <HAL_RCC_ClockConfig+0x1bc>)
 8002006:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800200a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800200c:	4b50      	ldr	r3, [pc, #320]	; (8002150 <HAL_RCC_ClockConfig+0x1bc>)
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	494d      	ldr	r1, [pc, #308]	; (8002150 <HAL_RCC_ClockConfig+0x1bc>)
 800201a:	4313      	orrs	r3, r2
 800201c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0301 	and.w	r3, r3, #1
 8002026:	2b00      	cmp	r3, #0
 8002028:	d044      	beq.n	80020b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	2b01      	cmp	r3, #1
 8002030:	d107      	bne.n	8002042 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002032:	4b47      	ldr	r3, [pc, #284]	; (8002150 <HAL_RCC_ClockConfig+0x1bc>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800203a:	2b00      	cmp	r3, #0
 800203c:	d119      	bne.n	8002072 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	e07f      	b.n	8002142 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	2b02      	cmp	r3, #2
 8002048:	d003      	beq.n	8002052 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800204e:	2b03      	cmp	r3, #3
 8002050:	d107      	bne.n	8002062 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002052:	4b3f      	ldr	r3, [pc, #252]	; (8002150 <HAL_RCC_ClockConfig+0x1bc>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800205a:	2b00      	cmp	r3, #0
 800205c:	d109      	bne.n	8002072 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e06f      	b.n	8002142 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002062:	4b3b      	ldr	r3, [pc, #236]	; (8002150 <HAL_RCC_ClockConfig+0x1bc>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 0302 	and.w	r3, r3, #2
 800206a:	2b00      	cmp	r3, #0
 800206c:	d101      	bne.n	8002072 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	e067      	b.n	8002142 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002072:	4b37      	ldr	r3, [pc, #220]	; (8002150 <HAL_RCC_ClockConfig+0x1bc>)
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	f023 0203 	bic.w	r2, r3, #3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	4934      	ldr	r1, [pc, #208]	; (8002150 <HAL_RCC_ClockConfig+0x1bc>)
 8002080:	4313      	orrs	r3, r2
 8002082:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002084:	f7ff f8cc 	bl	8001220 <HAL_GetTick>
 8002088:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800208a:	e00a      	b.n	80020a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800208c:	f7ff f8c8 	bl	8001220 <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	f241 3288 	movw	r2, #5000	; 0x1388
 800209a:	4293      	cmp	r3, r2
 800209c:	d901      	bls.n	80020a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800209e:	2303      	movs	r3, #3
 80020a0:	e04f      	b.n	8002142 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020a2:	4b2b      	ldr	r3, [pc, #172]	; (8002150 <HAL_RCC_ClockConfig+0x1bc>)
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	f003 020c 	and.w	r2, r3, #12
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d1eb      	bne.n	800208c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020b4:	4b25      	ldr	r3, [pc, #148]	; (800214c <HAL_RCC_ClockConfig+0x1b8>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 030f 	and.w	r3, r3, #15
 80020bc:	683a      	ldr	r2, [r7, #0]
 80020be:	429a      	cmp	r2, r3
 80020c0:	d20c      	bcs.n	80020dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020c2:	4b22      	ldr	r3, [pc, #136]	; (800214c <HAL_RCC_ClockConfig+0x1b8>)
 80020c4:	683a      	ldr	r2, [r7, #0]
 80020c6:	b2d2      	uxtb	r2, r2
 80020c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020ca:	4b20      	ldr	r3, [pc, #128]	; (800214c <HAL_RCC_ClockConfig+0x1b8>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 030f 	and.w	r3, r3, #15
 80020d2:	683a      	ldr	r2, [r7, #0]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d001      	beq.n	80020dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80020d8:	2301      	movs	r3, #1
 80020da:	e032      	b.n	8002142 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 0304 	and.w	r3, r3, #4
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d008      	beq.n	80020fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020e8:	4b19      	ldr	r3, [pc, #100]	; (8002150 <HAL_RCC_ClockConfig+0x1bc>)
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	4916      	ldr	r1, [pc, #88]	; (8002150 <HAL_RCC_ClockConfig+0x1bc>)
 80020f6:	4313      	orrs	r3, r2
 80020f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 0308 	and.w	r3, r3, #8
 8002102:	2b00      	cmp	r3, #0
 8002104:	d009      	beq.n	800211a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002106:	4b12      	ldr	r3, [pc, #72]	; (8002150 <HAL_RCC_ClockConfig+0x1bc>)
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	691b      	ldr	r3, [r3, #16]
 8002112:	00db      	lsls	r3, r3, #3
 8002114:	490e      	ldr	r1, [pc, #56]	; (8002150 <HAL_RCC_ClockConfig+0x1bc>)
 8002116:	4313      	orrs	r3, r2
 8002118:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800211a:	f000 f855 	bl	80021c8 <HAL_RCC_GetSysClockFreq>
 800211e:	4602      	mov	r2, r0
 8002120:	4b0b      	ldr	r3, [pc, #44]	; (8002150 <HAL_RCC_ClockConfig+0x1bc>)
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	091b      	lsrs	r3, r3, #4
 8002126:	f003 030f 	and.w	r3, r3, #15
 800212a:	490a      	ldr	r1, [pc, #40]	; (8002154 <HAL_RCC_ClockConfig+0x1c0>)
 800212c:	5ccb      	ldrb	r3, [r1, r3]
 800212e:	fa22 f303 	lsr.w	r3, r2, r3
 8002132:	4a09      	ldr	r2, [pc, #36]	; (8002158 <HAL_RCC_ClockConfig+0x1c4>)
 8002134:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002136:	4b09      	ldr	r3, [pc, #36]	; (800215c <HAL_RCC_ClockConfig+0x1c8>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4618      	mov	r0, r3
 800213c:	f7ff f82c 	bl	8001198 <HAL_InitTick>

  return HAL_OK;
 8002140:	2300      	movs	r3, #0
}
 8002142:	4618      	mov	r0, r3
 8002144:	3710      	adds	r7, #16
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	40023c00 	.word	0x40023c00
 8002150:	40023800 	.word	0x40023800
 8002154:	08004930 	.word	0x08004930
 8002158:	20000144 	.word	0x20000144
 800215c:	20000148 	.word	0x20000148

08002160 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002164:	4b03      	ldr	r3, [pc, #12]	; (8002174 <HAL_RCC_GetHCLKFreq+0x14>)
 8002166:	681b      	ldr	r3, [r3, #0]
}
 8002168:	4618      	mov	r0, r3
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop
 8002174:	20000144 	.word	0x20000144

08002178 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800217c:	f7ff fff0 	bl	8002160 <HAL_RCC_GetHCLKFreq>
 8002180:	4602      	mov	r2, r0
 8002182:	4b05      	ldr	r3, [pc, #20]	; (8002198 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	0a9b      	lsrs	r3, r3, #10
 8002188:	f003 0307 	and.w	r3, r3, #7
 800218c:	4903      	ldr	r1, [pc, #12]	; (800219c <HAL_RCC_GetPCLK1Freq+0x24>)
 800218e:	5ccb      	ldrb	r3, [r1, r3]
 8002190:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002194:	4618      	mov	r0, r3
 8002196:	bd80      	pop	{r7, pc}
 8002198:	40023800 	.word	0x40023800
 800219c:	08004940 	.word	0x08004940

080021a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80021a4:	f7ff ffdc 	bl	8002160 <HAL_RCC_GetHCLKFreq>
 80021a8:	4602      	mov	r2, r0
 80021aa:	4b05      	ldr	r3, [pc, #20]	; (80021c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	0b5b      	lsrs	r3, r3, #13
 80021b0:	f003 0307 	and.w	r3, r3, #7
 80021b4:	4903      	ldr	r1, [pc, #12]	; (80021c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80021b6:	5ccb      	ldrb	r3, [r1, r3]
 80021b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021bc:	4618      	mov	r0, r3
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	40023800 	.word	0x40023800
 80021c4:	08004940 	.word	0x08004940

080021c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021cc:	b0ae      	sub	sp, #184	; 0xb8
 80021ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80021d0:	2300      	movs	r3, #0
 80021d2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80021d6:	2300      	movs	r3, #0
 80021d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80021dc:	2300      	movs	r3, #0
 80021de:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80021e2:	2300      	movs	r3, #0
 80021e4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80021e8:	2300      	movs	r3, #0
 80021ea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021ee:	4bcb      	ldr	r3, [pc, #812]	; (800251c <HAL_RCC_GetSysClockFreq+0x354>)
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	f003 030c 	and.w	r3, r3, #12
 80021f6:	2b0c      	cmp	r3, #12
 80021f8:	f200 8206 	bhi.w	8002608 <HAL_RCC_GetSysClockFreq+0x440>
 80021fc:	a201      	add	r2, pc, #4	; (adr r2, 8002204 <HAL_RCC_GetSysClockFreq+0x3c>)
 80021fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002202:	bf00      	nop
 8002204:	08002239 	.word	0x08002239
 8002208:	08002609 	.word	0x08002609
 800220c:	08002609 	.word	0x08002609
 8002210:	08002609 	.word	0x08002609
 8002214:	08002241 	.word	0x08002241
 8002218:	08002609 	.word	0x08002609
 800221c:	08002609 	.word	0x08002609
 8002220:	08002609 	.word	0x08002609
 8002224:	08002249 	.word	0x08002249
 8002228:	08002609 	.word	0x08002609
 800222c:	08002609 	.word	0x08002609
 8002230:	08002609 	.word	0x08002609
 8002234:	08002439 	.word	0x08002439
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002238:	4bb9      	ldr	r3, [pc, #740]	; (8002520 <HAL_RCC_GetSysClockFreq+0x358>)
 800223a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 800223e:	e1e7      	b.n	8002610 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002240:	4bb8      	ldr	r3, [pc, #736]	; (8002524 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002242:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002246:	e1e3      	b.n	8002610 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002248:	4bb4      	ldr	r3, [pc, #720]	; (800251c <HAL_RCC_GetSysClockFreq+0x354>)
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002250:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002254:	4bb1      	ldr	r3, [pc, #708]	; (800251c <HAL_RCC_GetSysClockFreq+0x354>)
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d071      	beq.n	8002344 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002260:	4bae      	ldr	r3, [pc, #696]	; (800251c <HAL_RCC_GetSysClockFreq+0x354>)
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	099b      	lsrs	r3, r3, #6
 8002266:	2200      	movs	r2, #0
 8002268:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800226c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002270:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002274:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002278:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800227c:	2300      	movs	r3, #0
 800227e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002282:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002286:	4622      	mov	r2, r4
 8002288:	462b      	mov	r3, r5
 800228a:	f04f 0000 	mov.w	r0, #0
 800228e:	f04f 0100 	mov.w	r1, #0
 8002292:	0159      	lsls	r1, r3, #5
 8002294:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002298:	0150      	lsls	r0, r2, #5
 800229a:	4602      	mov	r2, r0
 800229c:	460b      	mov	r3, r1
 800229e:	4621      	mov	r1, r4
 80022a0:	1a51      	subs	r1, r2, r1
 80022a2:	6439      	str	r1, [r7, #64]	; 0x40
 80022a4:	4629      	mov	r1, r5
 80022a6:	eb63 0301 	sbc.w	r3, r3, r1
 80022aa:	647b      	str	r3, [r7, #68]	; 0x44
 80022ac:	f04f 0200 	mov.w	r2, #0
 80022b0:	f04f 0300 	mov.w	r3, #0
 80022b4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80022b8:	4649      	mov	r1, r9
 80022ba:	018b      	lsls	r3, r1, #6
 80022bc:	4641      	mov	r1, r8
 80022be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80022c2:	4641      	mov	r1, r8
 80022c4:	018a      	lsls	r2, r1, #6
 80022c6:	4641      	mov	r1, r8
 80022c8:	1a51      	subs	r1, r2, r1
 80022ca:	63b9      	str	r1, [r7, #56]	; 0x38
 80022cc:	4649      	mov	r1, r9
 80022ce:	eb63 0301 	sbc.w	r3, r3, r1
 80022d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80022d4:	f04f 0200 	mov.w	r2, #0
 80022d8:	f04f 0300 	mov.w	r3, #0
 80022dc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80022e0:	4649      	mov	r1, r9
 80022e2:	00cb      	lsls	r3, r1, #3
 80022e4:	4641      	mov	r1, r8
 80022e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80022ea:	4641      	mov	r1, r8
 80022ec:	00ca      	lsls	r2, r1, #3
 80022ee:	4610      	mov	r0, r2
 80022f0:	4619      	mov	r1, r3
 80022f2:	4603      	mov	r3, r0
 80022f4:	4622      	mov	r2, r4
 80022f6:	189b      	adds	r3, r3, r2
 80022f8:	633b      	str	r3, [r7, #48]	; 0x30
 80022fa:	462b      	mov	r3, r5
 80022fc:	460a      	mov	r2, r1
 80022fe:	eb42 0303 	adc.w	r3, r2, r3
 8002302:	637b      	str	r3, [r7, #52]	; 0x34
 8002304:	f04f 0200 	mov.w	r2, #0
 8002308:	f04f 0300 	mov.w	r3, #0
 800230c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002310:	4629      	mov	r1, r5
 8002312:	024b      	lsls	r3, r1, #9
 8002314:	4621      	mov	r1, r4
 8002316:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800231a:	4621      	mov	r1, r4
 800231c:	024a      	lsls	r2, r1, #9
 800231e:	4610      	mov	r0, r2
 8002320:	4619      	mov	r1, r3
 8002322:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002326:	2200      	movs	r2, #0
 8002328:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800232c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002330:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002334:	f7fd ff66 	bl	8000204 <__aeabi_uldivmod>
 8002338:	4602      	mov	r2, r0
 800233a:	460b      	mov	r3, r1
 800233c:	4613      	mov	r3, r2
 800233e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002342:	e067      	b.n	8002414 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002344:	4b75      	ldr	r3, [pc, #468]	; (800251c <HAL_RCC_GetSysClockFreq+0x354>)
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	099b      	lsrs	r3, r3, #6
 800234a:	2200      	movs	r2, #0
 800234c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002350:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8002354:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002358:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800235c:	67bb      	str	r3, [r7, #120]	; 0x78
 800235e:	2300      	movs	r3, #0
 8002360:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002362:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8002366:	4622      	mov	r2, r4
 8002368:	462b      	mov	r3, r5
 800236a:	f04f 0000 	mov.w	r0, #0
 800236e:	f04f 0100 	mov.w	r1, #0
 8002372:	0159      	lsls	r1, r3, #5
 8002374:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002378:	0150      	lsls	r0, r2, #5
 800237a:	4602      	mov	r2, r0
 800237c:	460b      	mov	r3, r1
 800237e:	4621      	mov	r1, r4
 8002380:	1a51      	subs	r1, r2, r1
 8002382:	62b9      	str	r1, [r7, #40]	; 0x28
 8002384:	4629      	mov	r1, r5
 8002386:	eb63 0301 	sbc.w	r3, r3, r1
 800238a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800238c:	f04f 0200 	mov.w	r2, #0
 8002390:	f04f 0300 	mov.w	r3, #0
 8002394:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002398:	4649      	mov	r1, r9
 800239a:	018b      	lsls	r3, r1, #6
 800239c:	4641      	mov	r1, r8
 800239e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80023a2:	4641      	mov	r1, r8
 80023a4:	018a      	lsls	r2, r1, #6
 80023a6:	4641      	mov	r1, r8
 80023a8:	ebb2 0a01 	subs.w	sl, r2, r1
 80023ac:	4649      	mov	r1, r9
 80023ae:	eb63 0b01 	sbc.w	fp, r3, r1
 80023b2:	f04f 0200 	mov.w	r2, #0
 80023b6:	f04f 0300 	mov.w	r3, #0
 80023ba:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80023be:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80023c2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80023c6:	4692      	mov	sl, r2
 80023c8:	469b      	mov	fp, r3
 80023ca:	4623      	mov	r3, r4
 80023cc:	eb1a 0303 	adds.w	r3, sl, r3
 80023d0:	623b      	str	r3, [r7, #32]
 80023d2:	462b      	mov	r3, r5
 80023d4:	eb4b 0303 	adc.w	r3, fp, r3
 80023d8:	627b      	str	r3, [r7, #36]	; 0x24
 80023da:	f04f 0200 	mov.w	r2, #0
 80023de:	f04f 0300 	mov.w	r3, #0
 80023e2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80023e6:	4629      	mov	r1, r5
 80023e8:	028b      	lsls	r3, r1, #10
 80023ea:	4621      	mov	r1, r4
 80023ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80023f0:	4621      	mov	r1, r4
 80023f2:	028a      	lsls	r2, r1, #10
 80023f4:	4610      	mov	r0, r2
 80023f6:	4619      	mov	r1, r3
 80023f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80023fc:	2200      	movs	r2, #0
 80023fe:	673b      	str	r3, [r7, #112]	; 0x70
 8002400:	677a      	str	r2, [r7, #116]	; 0x74
 8002402:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8002406:	f7fd fefd 	bl	8000204 <__aeabi_uldivmod>
 800240a:	4602      	mov	r2, r0
 800240c:	460b      	mov	r3, r1
 800240e:	4613      	mov	r3, r2
 8002410:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002414:	4b41      	ldr	r3, [pc, #260]	; (800251c <HAL_RCC_GetSysClockFreq+0x354>)
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	0c1b      	lsrs	r3, r3, #16
 800241a:	f003 0303 	and.w	r3, r3, #3
 800241e:	3301      	adds	r3, #1
 8002420:	005b      	lsls	r3, r3, #1
 8002422:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8002426:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800242a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800242e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002432:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002436:	e0eb      	b.n	8002610 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002438:	4b38      	ldr	r3, [pc, #224]	; (800251c <HAL_RCC_GetSysClockFreq+0x354>)
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002440:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002444:	4b35      	ldr	r3, [pc, #212]	; (800251c <HAL_RCC_GetSysClockFreq+0x354>)
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800244c:	2b00      	cmp	r3, #0
 800244e:	d06b      	beq.n	8002528 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002450:	4b32      	ldr	r3, [pc, #200]	; (800251c <HAL_RCC_GetSysClockFreq+0x354>)
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	099b      	lsrs	r3, r3, #6
 8002456:	2200      	movs	r2, #0
 8002458:	66bb      	str	r3, [r7, #104]	; 0x68
 800245a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800245c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800245e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002462:	663b      	str	r3, [r7, #96]	; 0x60
 8002464:	2300      	movs	r3, #0
 8002466:	667b      	str	r3, [r7, #100]	; 0x64
 8002468:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800246c:	4622      	mov	r2, r4
 800246e:	462b      	mov	r3, r5
 8002470:	f04f 0000 	mov.w	r0, #0
 8002474:	f04f 0100 	mov.w	r1, #0
 8002478:	0159      	lsls	r1, r3, #5
 800247a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800247e:	0150      	lsls	r0, r2, #5
 8002480:	4602      	mov	r2, r0
 8002482:	460b      	mov	r3, r1
 8002484:	4621      	mov	r1, r4
 8002486:	1a51      	subs	r1, r2, r1
 8002488:	61b9      	str	r1, [r7, #24]
 800248a:	4629      	mov	r1, r5
 800248c:	eb63 0301 	sbc.w	r3, r3, r1
 8002490:	61fb      	str	r3, [r7, #28]
 8002492:	f04f 0200 	mov.w	r2, #0
 8002496:	f04f 0300 	mov.w	r3, #0
 800249a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800249e:	4659      	mov	r1, fp
 80024a0:	018b      	lsls	r3, r1, #6
 80024a2:	4651      	mov	r1, sl
 80024a4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80024a8:	4651      	mov	r1, sl
 80024aa:	018a      	lsls	r2, r1, #6
 80024ac:	4651      	mov	r1, sl
 80024ae:	ebb2 0801 	subs.w	r8, r2, r1
 80024b2:	4659      	mov	r1, fp
 80024b4:	eb63 0901 	sbc.w	r9, r3, r1
 80024b8:	f04f 0200 	mov.w	r2, #0
 80024bc:	f04f 0300 	mov.w	r3, #0
 80024c0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80024c4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80024c8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80024cc:	4690      	mov	r8, r2
 80024ce:	4699      	mov	r9, r3
 80024d0:	4623      	mov	r3, r4
 80024d2:	eb18 0303 	adds.w	r3, r8, r3
 80024d6:	613b      	str	r3, [r7, #16]
 80024d8:	462b      	mov	r3, r5
 80024da:	eb49 0303 	adc.w	r3, r9, r3
 80024de:	617b      	str	r3, [r7, #20]
 80024e0:	f04f 0200 	mov.w	r2, #0
 80024e4:	f04f 0300 	mov.w	r3, #0
 80024e8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80024ec:	4629      	mov	r1, r5
 80024ee:	024b      	lsls	r3, r1, #9
 80024f0:	4621      	mov	r1, r4
 80024f2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80024f6:	4621      	mov	r1, r4
 80024f8:	024a      	lsls	r2, r1, #9
 80024fa:	4610      	mov	r0, r2
 80024fc:	4619      	mov	r1, r3
 80024fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002502:	2200      	movs	r2, #0
 8002504:	65bb      	str	r3, [r7, #88]	; 0x58
 8002506:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002508:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800250c:	f7fd fe7a 	bl	8000204 <__aeabi_uldivmod>
 8002510:	4602      	mov	r2, r0
 8002512:	460b      	mov	r3, r1
 8002514:	4613      	mov	r3, r2
 8002516:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800251a:	e065      	b.n	80025e8 <HAL_RCC_GetSysClockFreq+0x420>
 800251c:	40023800 	.word	0x40023800
 8002520:	00f42400 	.word	0x00f42400
 8002524:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002528:	4b3d      	ldr	r3, [pc, #244]	; (8002620 <HAL_RCC_GetSysClockFreq+0x458>)
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	099b      	lsrs	r3, r3, #6
 800252e:	2200      	movs	r2, #0
 8002530:	4618      	mov	r0, r3
 8002532:	4611      	mov	r1, r2
 8002534:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002538:	653b      	str	r3, [r7, #80]	; 0x50
 800253a:	2300      	movs	r3, #0
 800253c:	657b      	str	r3, [r7, #84]	; 0x54
 800253e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8002542:	4642      	mov	r2, r8
 8002544:	464b      	mov	r3, r9
 8002546:	f04f 0000 	mov.w	r0, #0
 800254a:	f04f 0100 	mov.w	r1, #0
 800254e:	0159      	lsls	r1, r3, #5
 8002550:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002554:	0150      	lsls	r0, r2, #5
 8002556:	4602      	mov	r2, r0
 8002558:	460b      	mov	r3, r1
 800255a:	4641      	mov	r1, r8
 800255c:	1a51      	subs	r1, r2, r1
 800255e:	60b9      	str	r1, [r7, #8]
 8002560:	4649      	mov	r1, r9
 8002562:	eb63 0301 	sbc.w	r3, r3, r1
 8002566:	60fb      	str	r3, [r7, #12]
 8002568:	f04f 0200 	mov.w	r2, #0
 800256c:	f04f 0300 	mov.w	r3, #0
 8002570:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002574:	4659      	mov	r1, fp
 8002576:	018b      	lsls	r3, r1, #6
 8002578:	4651      	mov	r1, sl
 800257a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800257e:	4651      	mov	r1, sl
 8002580:	018a      	lsls	r2, r1, #6
 8002582:	4651      	mov	r1, sl
 8002584:	1a54      	subs	r4, r2, r1
 8002586:	4659      	mov	r1, fp
 8002588:	eb63 0501 	sbc.w	r5, r3, r1
 800258c:	f04f 0200 	mov.w	r2, #0
 8002590:	f04f 0300 	mov.w	r3, #0
 8002594:	00eb      	lsls	r3, r5, #3
 8002596:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800259a:	00e2      	lsls	r2, r4, #3
 800259c:	4614      	mov	r4, r2
 800259e:	461d      	mov	r5, r3
 80025a0:	4643      	mov	r3, r8
 80025a2:	18e3      	adds	r3, r4, r3
 80025a4:	603b      	str	r3, [r7, #0]
 80025a6:	464b      	mov	r3, r9
 80025a8:	eb45 0303 	adc.w	r3, r5, r3
 80025ac:	607b      	str	r3, [r7, #4]
 80025ae:	f04f 0200 	mov.w	r2, #0
 80025b2:	f04f 0300 	mov.w	r3, #0
 80025b6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80025ba:	4629      	mov	r1, r5
 80025bc:	028b      	lsls	r3, r1, #10
 80025be:	4621      	mov	r1, r4
 80025c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80025c4:	4621      	mov	r1, r4
 80025c6:	028a      	lsls	r2, r1, #10
 80025c8:	4610      	mov	r0, r2
 80025ca:	4619      	mov	r1, r3
 80025cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80025d0:	2200      	movs	r2, #0
 80025d2:	64bb      	str	r3, [r7, #72]	; 0x48
 80025d4:	64fa      	str	r2, [r7, #76]	; 0x4c
 80025d6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80025da:	f7fd fe13 	bl	8000204 <__aeabi_uldivmod>
 80025de:	4602      	mov	r2, r0
 80025e0:	460b      	mov	r3, r1
 80025e2:	4613      	mov	r3, r2
 80025e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80025e8:	4b0d      	ldr	r3, [pc, #52]	; (8002620 <HAL_RCC_GetSysClockFreq+0x458>)
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	0f1b      	lsrs	r3, r3, #28
 80025ee:	f003 0307 	and.w	r3, r3, #7
 80025f2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80025f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80025fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80025fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002602:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002606:	e003      	b.n	8002610 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002608:	4b06      	ldr	r3, [pc, #24]	; (8002624 <HAL_RCC_GetSysClockFreq+0x45c>)
 800260a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800260e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002610:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8002614:	4618      	mov	r0, r3
 8002616:	37b8      	adds	r7, #184	; 0xb8
 8002618:	46bd      	mov	sp, r7
 800261a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800261e:	bf00      	nop
 8002620:	40023800 	.word	0x40023800
 8002624:	00f42400 	.word	0x00f42400

08002628 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b086      	sub	sp, #24
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d101      	bne.n	800263a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e28d      	b.n	8002b56 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 0301 	and.w	r3, r3, #1
 8002642:	2b00      	cmp	r3, #0
 8002644:	f000 8083 	beq.w	800274e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002648:	4b94      	ldr	r3, [pc, #592]	; (800289c <HAL_RCC_OscConfig+0x274>)
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	f003 030c 	and.w	r3, r3, #12
 8002650:	2b04      	cmp	r3, #4
 8002652:	d019      	beq.n	8002688 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002654:	4b91      	ldr	r3, [pc, #580]	; (800289c <HAL_RCC_OscConfig+0x274>)
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800265c:	2b08      	cmp	r3, #8
 800265e:	d106      	bne.n	800266e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002660:	4b8e      	ldr	r3, [pc, #568]	; (800289c <HAL_RCC_OscConfig+0x274>)
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002668:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800266c:	d00c      	beq.n	8002688 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800266e:	4b8b      	ldr	r3, [pc, #556]	; (800289c <HAL_RCC_OscConfig+0x274>)
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002676:	2b0c      	cmp	r3, #12
 8002678:	d112      	bne.n	80026a0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800267a:	4b88      	ldr	r3, [pc, #544]	; (800289c <HAL_RCC_OscConfig+0x274>)
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002682:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002686:	d10b      	bne.n	80026a0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002688:	4b84      	ldr	r3, [pc, #528]	; (800289c <HAL_RCC_OscConfig+0x274>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002690:	2b00      	cmp	r3, #0
 8002692:	d05b      	beq.n	800274c <HAL_RCC_OscConfig+0x124>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d157      	bne.n	800274c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e25a      	b.n	8002b56 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026a8:	d106      	bne.n	80026b8 <HAL_RCC_OscConfig+0x90>
 80026aa:	4b7c      	ldr	r3, [pc, #496]	; (800289c <HAL_RCC_OscConfig+0x274>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a7b      	ldr	r2, [pc, #492]	; (800289c <HAL_RCC_OscConfig+0x274>)
 80026b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026b4:	6013      	str	r3, [r2, #0]
 80026b6:	e01d      	b.n	80026f4 <HAL_RCC_OscConfig+0xcc>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026c0:	d10c      	bne.n	80026dc <HAL_RCC_OscConfig+0xb4>
 80026c2:	4b76      	ldr	r3, [pc, #472]	; (800289c <HAL_RCC_OscConfig+0x274>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a75      	ldr	r2, [pc, #468]	; (800289c <HAL_RCC_OscConfig+0x274>)
 80026c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026cc:	6013      	str	r3, [r2, #0]
 80026ce:	4b73      	ldr	r3, [pc, #460]	; (800289c <HAL_RCC_OscConfig+0x274>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a72      	ldr	r2, [pc, #456]	; (800289c <HAL_RCC_OscConfig+0x274>)
 80026d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026d8:	6013      	str	r3, [r2, #0]
 80026da:	e00b      	b.n	80026f4 <HAL_RCC_OscConfig+0xcc>
 80026dc:	4b6f      	ldr	r3, [pc, #444]	; (800289c <HAL_RCC_OscConfig+0x274>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a6e      	ldr	r2, [pc, #440]	; (800289c <HAL_RCC_OscConfig+0x274>)
 80026e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026e6:	6013      	str	r3, [r2, #0]
 80026e8:	4b6c      	ldr	r3, [pc, #432]	; (800289c <HAL_RCC_OscConfig+0x274>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a6b      	ldr	r2, [pc, #428]	; (800289c <HAL_RCC_OscConfig+0x274>)
 80026ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d013      	beq.n	8002724 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026fc:	f7fe fd90 	bl	8001220 <HAL_GetTick>
 8002700:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002702:	e008      	b.n	8002716 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002704:	f7fe fd8c 	bl	8001220 <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	2b64      	cmp	r3, #100	; 0x64
 8002710:	d901      	bls.n	8002716 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	e21f      	b.n	8002b56 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002716:	4b61      	ldr	r3, [pc, #388]	; (800289c <HAL_RCC_OscConfig+0x274>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d0f0      	beq.n	8002704 <HAL_RCC_OscConfig+0xdc>
 8002722:	e014      	b.n	800274e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002724:	f7fe fd7c 	bl	8001220 <HAL_GetTick>
 8002728:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800272a:	e008      	b.n	800273e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800272c:	f7fe fd78 	bl	8001220 <HAL_GetTick>
 8002730:	4602      	mov	r2, r0
 8002732:	693b      	ldr	r3, [r7, #16]
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	2b64      	cmp	r3, #100	; 0x64
 8002738:	d901      	bls.n	800273e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e20b      	b.n	8002b56 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800273e:	4b57      	ldr	r3, [pc, #348]	; (800289c <HAL_RCC_OscConfig+0x274>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d1f0      	bne.n	800272c <HAL_RCC_OscConfig+0x104>
 800274a:	e000      	b.n	800274e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800274c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f003 0302 	and.w	r3, r3, #2
 8002756:	2b00      	cmp	r3, #0
 8002758:	d06f      	beq.n	800283a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800275a:	4b50      	ldr	r3, [pc, #320]	; (800289c <HAL_RCC_OscConfig+0x274>)
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	f003 030c 	and.w	r3, r3, #12
 8002762:	2b00      	cmp	r3, #0
 8002764:	d017      	beq.n	8002796 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002766:	4b4d      	ldr	r3, [pc, #308]	; (800289c <HAL_RCC_OscConfig+0x274>)
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800276e:	2b08      	cmp	r3, #8
 8002770:	d105      	bne.n	800277e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002772:	4b4a      	ldr	r3, [pc, #296]	; (800289c <HAL_RCC_OscConfig+0x274>)
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800277a:	2b00      	cmp	r3, #0
 800277c:	d00b      	beq.n	8002796 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800277e:	4b47      	ldr	r3, [pc, #284]	; (800289c <HAL_RCC_OscConfig+0x274>)
 8002780:	689b      	ldr	r3, [r3, #8]
 8002782:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002786:	2b0c      	cmp	r3, #12
 8002788:	d11c      	bne.n	80027c4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800278a:	4b44      	ldr	r3, [pc, #272]	; (800289c <HAL_RCC_OscConfig+0x274>)
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d116      	bne.n	80027c4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002796:	4b41      	ldr	r3, [pc, #260]	; (800289c <HAL_RCC_OscConfig+0x274>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d005      	beq.n	80027ae <HAL_RCC_OscConfig+0x186>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	68db      	ldr	r3, [r3, #12]
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d001      	beq.n	80027ae <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e1d3      	b.n	8002b56 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ae:	4b3b      	ldr	r3, [pc, #236]	; (800289c <HAL_RCC_OscConfig+0x274>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	691b      	ldr	r3, [r3, #16]
 80027ba:	00db      	lsls	r3, r3, #3
 80027bc:	4937      	ldr	r1, [pc, #220]	; (800289c <HAL_RCC_OscConfig+0x274>)
 80027be:	4313      	orrs	r3, r2
 80027c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027c2:	e03a      	b.n	800283a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	68db      	ldr	r3, [r3, #12]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d020      	beq.n	800280e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027cc:	4b34      	ldr	r3, [pc, #208]	; (80028a0 <HAL_RCC_OscConfig+0x278>)
 80027ce:	2201      	movs	r2, #1
 80027d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d2:	f7fe fd25 	bl	8001220 <HAL_GetTick>
 80027d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027d8:	e008      	b.n	80027ec <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027da:	f7fe fd21 	bl	8001220 <HAL_GetTick>
 80027de:	4602      	mov	r2, r0
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	1ad3      	subs	r3, r2, r3
 80027e4:	2b02      	cmp	r3, #2
 80027e6:	d901      	bls.n	80027ec <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80027e8:	2303      	movs	r3, #3
 80027ea:	e1b4      	b.n	8002b56 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027ec:	4b2b      	ldr	r3, [pc, #172]	; (800289c <HAL_RCC_OscConfig+0x274>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0302 	and.w	r3, r3, #2
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d0f0      	beq.n	80027da <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027f8:	4b28      	ldr	r3, [pc, #160]	; (800289c <HAL_RCC_OscConfig+0x274>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	691b      	ldr	r3, [r3, #16]
 8002804:	00db      	lsls	r3, r3, #3
 8002806:	4925      	ldr	r1, [pc, #148]	; (800289c <HAL_RCC_OscConfig+0x274>)
 8002808:	4313      	orrs	r3, r2
 800280a:	600b      	str	r3, [r1, #0]
 800280c:	e015      	b.n	800283a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800280e:	4b24      	ldr	r3, [pc, #144]	; (80028a0 <HAL_RCC_OscConfig+0x278>)
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002814:	f7fe fd04 	bl	8001220 <HAL_GetTick>
 8002818:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800281a:	e008      	b.n	800282e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800281c:	f7fe fd00 	bl	8001220 <HAL_GetTick>
 8002820:	4602      	mov	r2, r0
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	2b02      	cmp	r3, #2
 8002828:	d901      	bls.n	800282e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e193      	b.n	8002b56 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800282e:	4b1b      	ldr	r3, [pc, #108]	; (800289c <HAL_RCC_OscConfig+0x274>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 0302 	and.w	r3, r3, #2
 8002836:	2b00      	cmp	r3, #0
 8002838:	d1f0      	bne.n	800281c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 0308 	and.w	r3, r3, #8
 8002842:	2b00      	cmp	r3, #0
 8002844:	d036      	beq.n	80028b4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	695b      	ldr	r3, [r3, #20]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d016      	beq.n	800287c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800284e:	4b15      	ldr	r3, [pc, #84]	; (80028a4 <HAL_RCC_OscConfig+0x27c>)
 8002850:	2201      	movs	r2, #1
 8002852:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002854:	f7fe fce4 	bl	8001220 <HAL_GetTick>
 8002858:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800285a:	e008      	b.n	800286e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800285c:	f7fe fce0 	bl	8001220 <HAL_GetTick>
 8002860:	4602      	mov	r2, r0
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	2b02      	cmp	r3, #2
 8002868:	d901      	bls.n	800286e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800286a:	2303      	movs	r3, #3
 800286c:	e173      	b.n	8002b56 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800286e:	4b0b      	ldr	r3, [pc, #44]	; (800289c <HAL_RCC_OscConfig+0x274>)
 8002870:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002872:	f003 0302 	and.w	r3, r3, #2
 8002876:	2b00      	cmp	r3, #0
 8002878:	d0f0      	beq.n	800285c <HAL_RCC_OscConfig+0x234>
 800287a:	e01b      	b.n	80028b4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800287c:	4b09      	ldr	r3, [pc, #36]	; (80028a4 <HAL_RCC_OscConfig+0x27c>)
 800287e:	2200      	movs	r2, #0
 8002880:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002882:	f7fe fccd 	bl	8001220 <HAL_GetTick>
 8002886:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002888:	e00e      	b.n	80028a8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800288a:	f7fe fcc9 	bl	8001220 <HAL_GetTick>
 800288e:	4602      	mov	r2, r0
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	2b02      	cmp	r3, #2
 8002896:	d907      	bls.n	80028a8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	e15c      	b.n	8002b56 <HAL_RCC_OscConfig+0x52e>
 800289c:	40023800 	.word	0x40023800
 80028a0:	42470000 	.word	0x42470000
 80028a4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028a8:	4b8a      	ldr	r3, [pc, #552]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 80028aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028ac:	f003 0302 	and.w	r3, r3, #2
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d1ea      	bne.n	800288a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 0304 	and.w	r3, r3, #4
 80028bc:	2b00      	cmp	r3, #0
 80028be:	f000 8097 	beq.w	80029f0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028c2:	2300      	movs	r3, #0
 80028c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028c6:	4b83      	ldr	r3, [pc, #524]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 80028c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d10f      	bne.n	80028f2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028d2:	2300      	movs	r3, #0
 80028d4:	60bb      	str	r3, [r7, #8]
 80028d6:	4b7f      	ldr	r3, [pc, #508]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 80028d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028da:	4a7e      	ldr	r2, [pc, #504]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 80028dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028e0:	6413      	str	r3, [r2, #64]	; 0x40
 80028e2:	4b7c      	ldr	r3, [pc, #496]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 80028e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ea:	60bb      	str	r3, [r7, #8]
 80028ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028ee:	2301      	movs	r3, #1
 80028f0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028f2:	4b79      	ldr	r3, [pc, #484]	; (8002ad8 <HAL_RCC_OscConfig+0x4b0>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d118      	bne.n	8002930 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028fe:	4b76      	ldr	r3, [pc, #472]	; (8002ad8 <HAL_RCC_OscConfig+0x4b0>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a75      	ldr	r2, [pc, #468]	; (8002ad8 <HAL_RCC_OscConfig+0x4b0>)
 8002904:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002908:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800290a:	f7fe fc89 	bl	8001220 <HAL_GetTick>
 800290e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002910:	e008      	b.n	8002924 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002912:	f7fe fc85 	bl	8001220 <HAL_GetTick>
 8002916:	4602      	mov	r2, r0
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	2b02      	cmp	r3, #2
 800291e:	d901      	bls.n	8002924 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002920:	2303      	movs	r3, #3
 8002922:	e118      	b.n	8002b56 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002924:	4b6c      	ldr	r3, [pc, #432]	; (8002ad8 <HAL_RCC_OscConfig+0x4b0>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800292c:	2b00      	cmp	r3, #0
 800292e:	d0f0      	beq.n	8002912 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	2b01      	cmp	r3, #1
 8002936:	d106      	bne.n	8002946 <HAL_RCC_OscConfig+0x31e>
 8002938:	4b66      	ldr	r3, [pc, #408]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 800293a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800293c:	4a65      	ldr	r2, [pc, #404]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 800293e:	f043 0301 	orr.w	r3, r3, #1
 8002942:	6713      	str	r3, [r2, #112]	; 0x70
 8002944:	e01c      	b.n	8002980 <HAL_RCC_OscConfig+0x358>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	2b05      	cmp	r3, #5
 800294c:	d10c      	bne.n	8002968 <HAL_RCC_OscConfig+0x340>
 800294e:	4b61      	ldr	r3, [pc, #388]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 8002950:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002952:	4a60      	ldr	r2, [pc, #384]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 8002954:	f043 0304 	orr.w	r3, r3, #4
 8002958:	6713      	str	r3, [r2, #112]	; 0x70
 800295a:	4b5e      	ldr	r3, [pc, #376]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 800295c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800295e:	4a5d      	ldr	r2, [pc, #372]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 8002960:	f043 0301 	orr.w	r3, r3, #1
 8002964:	6713      	str	r3, [r2, #112]	; 0x70
 8002966:	e00b      	b.n	8002980 <HAL_RCC_OscConfig+0x358>
 8002968:	4b5a      	ldr	r3, [pc, #360]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 800296a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800296c:	4a59      	ldr	r2, [pc, #356]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 800296e:	f023 0301 	bic.w	r3, r3, #1
 8002972:	6713      	str	r3, [r2, #112]	; 0x70
 8002974:	4b57      	ldr	r3, [pc, #348]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 8002976:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002978:	4a56      	ldr	r2, [pc, #344]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 800297a:	f023 0304 	bic.w	r3, r3, #4
 800297e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d015      	beq.n	80029b4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002988:	f7fe fc4a 	bl	8001220 <HAL_GetTick>
 800298c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800298e:	e00a      	b.n	80029a6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002990:	f7fe fc46 	bl	8001220 <HAL_GetTick>
 8002994:	4602      	mov	r2, r0
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	1ad3      	subs	r3, r2, r3
 800299a:	f241 3288 	movw	r2, #5000	; 0x1388
 800299e:	4293      	cmp	r3, r2
 80029a0:	d901      	bls.n	80029a6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80029a2:	2303      	movs	r3, #3
 80029a4:	e0d7      	b.n	8002b56 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029a6:	4b4b      	ldr	r3, [pc, #300]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 80029a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029aa:	f003 0302 	and.w	r3, r3, #2
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d0ee      	beq.n	8002990 <HAL_RCC_OscConfig+0x368>
 80029b2:	e014      	b.n	80029de <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029b4:	f7fe fc34 	bl	8001220 <HAL_GetTick>
 80029b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029ba:	e00a      	b.n	80029d2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029bc:	f7fe fc30 	bl	8001220 <HAL_GetTick>
 80029c0:	4602      	mov	r2, r0
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d901      	bls.n	80029d2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80029ce:	2303      	movs	r3, #3
 80029d0:	e0c1      	b.n	8002b56 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029d2:	4b40      	ldr	r3, [pc, #256]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 80029d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029d6:	f003 0302 	and.w	r3, r3, #2
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d1ee      	bne.n	80029bc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80029de:	7dfb      	ldrb	r3, [r7, #23]
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d105      	bne.n	80029f0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029e4:	4b3b      	ldr	r3, [pc, #236]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 80029e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e8:	4a3a      	ldr	r2, [pc, #232]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 80029ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029ee:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	699b      	ldr	r3, [r3, #24]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	f000 80ad 	beq.w	8002b54 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029fa:	4b36      	ldr	r3, [pc, #216]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	f003 030c 	and.w	r3, r3, #12
 8002a02:	2b08      	cmp	r3, #8
 8002a04:	d060      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	699b      	ldr	r3, [r3, #24]
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d145      	bne.n	8002a9a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a0e:	4b33      	ldr	r3, [pc, #204]	; (8002adc <HAL_RCC_OscConfig+0x4b4>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a14:	f7fe fc04 	bl	8001220 <HAL_GetTick>
 8002a18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a1a:	e008      	b.n	8002a2e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a1c:	f7fe fc00 	bl	8001220 <HAL_GetTick>
 8002a20:	4602      	mov	r2, r0
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d901      	bls.n	8002a2e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	e093      	b.n	8002b56 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a2e:	4b29      	ldr	r3, [pc, #164]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d1f0      	bne.n	8002a1c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	69da      	ldr	r2, [r3, #28]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6a1b      	ldr	r3, [r3, #32]
 8002a42:	431a      	orrs	r2, r3
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a48:	019b      	lsls	r3, r3, #6
 8002a4a:	431a      	orrs	r2, r3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a50:	085b      	lsrs	r3, r3, #1
 8002a52:	3b01      	subs	r3, #1
 8002a54:	041b      	lsls	r3, r3, #16
 8002a56:	431a      	orrs	r2, r3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a5c:	061b      	lsls	r3, r3, #24
 8002a5e:	431a      	orrs	r2, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a64:	071b      	lsls	r3, r3, #28
 8002a66:	491b      	ldr	r1, [pc, #108]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a6c:	4b1b      	ldr	r3, [pc, #108]	; (8002adc <HAL_RCC_OscConfig+0x4b4>)
 8002a6e:	2201      	movs	r2, #1
 8002a70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a72:	f7fe fbd5 	bl	8001220 <HAL_GetTick>
 8002a76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a78:	e008      	b.n	8002a8c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a7a:	f7fe fbd1 	bl	8001220 <HAL_GetTick>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	2b02      	cmp	r3, #2
 8002a86:	d901      	bls.n	8002a8c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002a88:	2303      	movs	r3, #3
 8002a8a:	e064      	b.n	8002b56 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a8c:	4b11      	ldr	r3, [pc, #68]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d0f0      	beq.n	8002a7a <HAL_RCC_OscConfig+0x452>
 8002a98:	e05c      	b.n	8002b54 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a9a:	4b10      	ldr	r3, [pc, #64]	; (8002adc <HAL_RCC_OscConfig+0x4b4>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aa0:	f7fe fbbe 	bl	8001220 <HAL_GetTick>
 8002aa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002aa6:	e008      	b.n	8002aba <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002aa8:	f7fe fbba 	bl	8001220 <HAL_GetTick>
 8002aac:	4602      	mov	r2, r0
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	d901      	bls.n	8002aba <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	e04d      	b.n	8002b56 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002aba:	4b06      	ldr	r3, [pc, #24]	; (8002ad4 <HAL_RCC_OscConfig+0x4ac>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d1f0      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x480>
 8002ac6:	e045      	b.n	8002b54 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	699b      	ldr	r3, [r3, #24]
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d107      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e040      	b.n	8002b56 <HAL_RCC_OscConfig+0x52e>
 8002ad4:	40023800 	.word	0x40023800
 8002ad8:	40007000 	.word	0x40007000
 8002adc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002ae0:	4b1f      	ldr	r3, [pc, #124]	; (8002b60 <HAL_RCC_OscConfig+0x538>)
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	699b      	ldr	r3, [r3, #24]
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	d030      	beq.n	8002b50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d129      	bne.n	8002b50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d122      	bne.n	8002b50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b0a:	68fa      	ldr	r2, [r7, #12]
 8002b0c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002b10:	4013      	ands	r3, r2
 8002b12:	687a      	ldr	r2, [r7, #4]
 8002b14:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002b16:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d119      	bne.n	8002b50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b26:	085b      	lsrs	r3, r3, #1
 8002b28:	3b01      	subs	r3, #1
 8002b2a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d10f      	bne.n	8002b50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b3a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d107      	bne.n	8002b50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b4a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d001      	beq.n	8002b54 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e000      	b.n	8002b56 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3718      	adds	r7, #24
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	40023800 	.word	0x40023800

08002b64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d101      	bne.n	8002b76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e07b      	b.n	8002c6e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d108      	bne.n	8002b90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002b86:	d009      	beq.n	8002b9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	61da      	str	r2, [r3, #28]
 8002b8e:	e005      	b.n	8002b9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2200      	movs	r2, #0
 8002b94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d106      	bne.n	8002bbc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	f7fe f986 	bl	8000ec8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2202      	movs	r2, #2
 8002bc0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002bd2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002be4:	431a      	orrs	r2, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	68db      	ldr	r3, [r3, #12]
 8002bea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002bee:	431a      	orrs	r2, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	691b      	ldr	r3, [r3, #16]
 8002bf4:	f003 0302 	and.w	r3, r3, #2
 8002bf8:	431a      	orrs	r2, r3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	695b      	ldr	r3, [r3, #20]
 8002bfe:	f003 0301 	and.w	r3, r3, #1
 8002c02:	431a      	orrs	r2, r3
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	699b      	ldr	r3, [r3, #24]
 8002c08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c0c:	431a      	orrs	r2, r3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	69db      	ldr	r3, [r3, #28]
 8002c12:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002c16:	431a      	orrs	r2, r3
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6a1b      	ldr	r3, [r3, #32]
 8002c1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c20:	ea42 0103 	orr.w	r1, r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c28:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	430a      	orrs	r2, r1
 8002c32:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	699b      	ldr	r3, [r3, #24]
 8002c38:	0c1b      	lsrs	r3, r3, #16
 8002c3a:	f003 0104 	and.w	r1, r3, #4
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c42:	f003 0210 	and.w	r2, r3, #16
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	430a      	orrs	r2, r1
 8002c4c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	69da      	ldr	r2, [r3, #28]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c5c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2201      	movs	r2, #1
 8002c68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002c6c:	2300      	movs	r3, #0
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3708      	adds	r7, #8
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}

08002c76 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c76:	b580      	push	{r7, lr}
 8002c78:	b082      	sub	sp, #8
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d101      	bne.n	8002c88 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e041      	b.n	8002d0c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d106      	bne.n	8002ca2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f7fe f98b 	bl	8000fb8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2202      	movs	r2, #2
 8002ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	3304      	adds	r3, #4
 8002cb2:	4619      	mov	r1, r3
 8002cb4:	4610      	mov	r0, r2
 8002cb6:	f000 f95d 	bl	8002f74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2201      	movs	r2, #1
 8002cce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2201      	movs	r2, #1
 8002cde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2201      	movs	r2, #1
 8002cee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2201      	movs	r2, #1
 8002d06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002d0a:	2300      	movs	r3, #0
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3708      	adds	r7, #8
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b085      	sub	sp, #20
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d001      	beq.n	8002d2c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e046      	b.n	8002dba <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2202      	movs	r2, #2
 8002d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a23      	ldr	r2, [pc, #140]	; (8002dc8 <HAL_TIM_Base_Start+0xb4>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d022      	beq.n	8002d84 <HAL_TIM_Base_Start+0x70>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d46:	d01d      	beq.n	8002d84 <HAL_TIM_Base_Start+0x70>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a1f      	ldr	r2, [pc, #124]	; (8002dcc <HAL_TIM_Base_Start+0xb8>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d018      	beq.n	8002d84 <HAL_TIM_Base_Start+0x70>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a1e      	ldr	r2, [pc, #120]	; (8002dd0 <HAL_TIM_Base_Start+0xbc>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d013      	beq.n	8002d84 <HAL_TIM_Base_Start+0x70>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a1c      	ldr	r2, [pc, #112]	; (8002dd4 <HAL_TIM_Base_Start+0xc0>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d00e      	beq.n	8002d84 <HAL_TIM_Base_Start+0x70>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a1b      	ldr	r2, [pc, #108]	; (8002dd8 <HAL_TIM_Base_Start+0xc4>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d009      	beq.n	8002d84 <HAL_TIM_Base_Start+0x70>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a19      	ldr	r2, [pc, #100]	; (8002ddc <HAL_TIM_Base_Start+0xc8>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d004      	beq.n	8002d84 <HAL_TIM_Base_Start+0x70>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a18      	ldr	r2, [pc, #96]	; (8002de0 <HAL_TIM_Base_Start+0xcc>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d111      	bne.n	8002da8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	f003 0307 	and.w	r3, r3, #7
 8002d8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2b06      	cmp	r3, #6
 8002d94:	d010      	beq.n	8002db8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f042 0201 	orr.w	r2, r2, #1
 8002da4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002da6:	e007      	b.n	8002db8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f042 0201 	orr.w	r2, r2, #1
 8002db6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002db8:	2300      	movs	r3, #0
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3714      	adds	r7, #20
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop
 8002dc8:	40010000 	.word	0x40010000
 8002dcc:	40000400 	.word	0x40000400
 8002dd0:	40000800 	.word	0x40000800
 8002dd4:	40000c00 	.word	0x40000c00
 8002dd8:	40010400 	.word	0x40010400
 8002ddc:	40014000 	.word	0x40014000
 8002de0:	40001800 	.word	0x40001800

08002de4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002dee:	2300      	movs	r3, #0
 8002df0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d101      	bne.n	8002e00 <HAL_TIM_ConfigClockSource+0x1c>
 8002dfc:	2302      	movs	r3, #2
 8002dfe:	e0b4      	b.n	8002f6a <HAL_TIM_ConfigClockSource+0x186>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2201      	movs	r2, #1
 8002e04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2202      	movs	r2, #2
 8002e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002e1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e26:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	68ba      	ldr	r2, [r7, #8]
 8002e2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e38:	d03e      	beq.n	8002eb8 <HAL_TIM_ConfigClockSource+0xd4>
 8002e3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e3e:	f200 8087 	bhi.w	8002f50 <HAL_TIM_ConfigClockSource+0x16c>
 8002e42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e46:	f000 8086 	beq.w	8002f56 <HAL_TIM_ConfigClockSource+0x172>
 8002e4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e4e:	d87f      	bhi.n	8002f50 <HAL_TIM_ConfigClockSource+0x16c>
 8002e50:	2b70      	cmp	r3, #112	; 0x70
 8002e52:	d01a      	beq.n	8002e8a <HAL_TIM_ConfigClockSource+0xa6>
 8002e54:	2b70      	cmp	r3, #112	; 0x70
 8002e56:	d87b      	bhi.n	8002f50 <HAL_TIM_ConfigClockSource+0x16c>
 8002e58:	2b60      	cmp	r3, #96	; 0x60
 8002e5a:	d050      	beq.n	8002efe <HAL_TIM_ConfigClockSource+0x11a>
 8002e5c:	2b60      	cmp	r3, #96	; 0x60
 8002e5e:	d877      	bhi.n	8002f50 <HAL_TIM_ConfigClockSource+0x16c>
 8002e60:	2b50      	cmp	r3, #80	; 0x50
 8002e62:	d03c      	beq.n	8002ede <HAL_TIM_ConfigClockSource+0xfa>
 8002e64:	2b50      	cmp	r3, #80	; 0x50
 8002e66:	d873      	bhi.n	8002f50 <HAL_TIM_ConfigClockSource+0x16c>
 8002e68:	2b40      	cmp	r3, #64	; 0x40
 8002e6a:	d058      	beq.n	8002f1e <HAL_TIM_ConfigClockSource+0x13a>
 8002e6c:	2b40      	cmp	r3, #64	; 0x40
 8002e6e:	d86f      	bhi.n	8002f50 <HAL_TIM_ConfigClockSource+0x16c>
 8002e70:	2b30      	cmp	r3, #48	; 0x30
 8002e72:	d064      	beq.n	8002f3e <HAL_TIM_ConfigClockSource+0x15a>
 8002e74:	2b30      	cmp	r3, #48	; 0x30
 8002e76:	d86b      	bhi.n	8002f50 <HAL_TIM_ConfigClockSource+0x16c>
 8002e78:	2b20      	cmp	r3, #32
 8002e7a:	d060      	beq.n	8002f3e <HAL_TIM_ConfigClockSource+0x15a>
 8002e7c:	2b20      	cmp	r3, #32
 8002e7e:	d867      	bhi.n	8002f50 <HAL_TIM_ConfigClockSource+0x16c>
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d05c      	beq.n	8002f3e <HAL_TIM_ConfigClockSource+0x15a>
 8002e84:	2b10      	cmp	r3, #16
 8002e86:	d05a      	beq.n	8002f3e <HAL_TIM_ConfigClockSource+0x15a>
 8002e88:	e062      	b.n	8002f50 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6818      	ldr	r0, [r3, #0]
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	6899      	ldr	r1, [r3, #8]
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	685a      	ldr	r2, [r3, #4]
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	68db      	ldr	r3, [r3, #12]
 8002e9a:	f000 f985 	bl	80031a8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002eac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	68ba      	ldr	r2, [r7, #8]
 8002eb4:	609a      	str	r2, [r3, #8]
      break;
 8002eb6:	e04f      	b.n	8002f58 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6818      	ldr	r0, [r3, #0]
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	6899      	ldr	r1, [r3, #8]
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	685a      	ldr	r2, [r3, #4]
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	f000 f96e 	bl	80031a8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	689a      	ldr	r2, [r3, #8]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002eda:	609a      	str	r2, [r3, #8]
      break;
 8002edc:	e03c      	b.n	8002f58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6818      	ldr	r0, [r3, #0]
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	6859      	ldr	r1, [r3, #4]
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	68db      	ldr	r3, [r3, #12]
 8002eea:	461a      	mov	r2, r3
 8002eec:	f000 f8e2 	bl	80030b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	2150      	movs	r1, #80	; 0x50
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f000 f93b 	bl	8003172 <TIM_ITRx_SetConfig>
      break;
 8002efc:	e02c      	b.n	8002f58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6818      	ldr	r0, [r3, #0]
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	6859      	ldr	r1, [r3, #4]
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	f000 f901 	bl	8003112 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2160      	movs	r1, #96	; 0x60
 8002f16:	4618      	mov	r0, r3
 8002f18:	f000 f92b 	bl	8003172 <TIM_ITRx_SetConfig>
      break;
 8002f1c:	e01c      	b.n	8002f58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6818      	ldr	r0, [r3, #0]
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	6859      	ldr	r1, [r3, #4]
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	68db      	ldr	r3, [r3, #12]
 8002f2a:	461a      	mov	r2, r3
 8002f2c:	f000 f8c2 	bl	80030b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	2140      	movs	r1, #64	; 0x40
 8002f36:	4618      	mov	r0, r3
 8002f38:	f000 f91b 	bl	8003172 <TIM_ITRx_SetConfig>
      break;
 8002f3c:	e00c      	b.n	8002f58 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4619      	mov	r1, r3
 8002f48:	4610      	mov	r0, r2
 8002f4a:	f000 f912 	bl	8003172 <TIM_ITRx_SetConfig>
      break;
 8002f4e:	e003      	b.n	8002f58 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	73fb      	strb	r3, [r7, #15]
      break;
 8002f54:	e000      	b.n	8002f58 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002f56:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2200      	movs	r2, #0
 8002f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3710      	adds	r7, #16
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
	...

08002f74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b085      	sub	sp, #20
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	4a40      	ldr	r2, [pc, #256]	; (8003088 <TIM_Base_SetConfig+0x114>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d013      	beq.n	8002fb4 <TIM_Base_SetConfig+0x40>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f92:	d00f      	beq.n	8002fb4 <TIM_Base_SetConfig+0x40>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	4a3d      	ldr	r2, [pc, #244]	; (800308c <TIM_Base_SetConfig+0x118>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d00b      	beq.n	8002fb4 <TIM_Base_SetConfig+0x40>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	4a3c      	ldr	r2, [pc, #240]	; (8003090 <TIM_Base_SetConfig+0x11c>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d007      	beq.n	8002fb4 <TIM_Base_SetConfig+0x40>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	4a3b      	ldr	r2, [pc, #236]	; (8003094 <TIM_Base_SetConfig+0x120>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d003      	beq.n	8002fb4 <TIM_Base_SetConfig+0x40>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	4a3a      	ldr	r2, [pc, #232]	; (8003098 <TIM_Base_SetConfig+0x124>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d108      	bne.n	8002fc6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	68fa      	ldr	r2, [r7, #12]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a2f      	ldr	r2, [pc, #188]	; (8003088 <TIM_Base_SetConfig+0x114>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d02b      	beq.n	8003026 <TIM_Base_SetConfig+0xb2>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fd4:	d027      	beq.n	8003026 <TIM_Base_SetConfig+0xb2>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	4a2c      	ldr	r2, [pc, #176]	; (800308c <TIM_Base_SetConfig+0x118>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d023      	beq.n	8003026 <TIM_Base_SetConfig+0xb2>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a2b      	ldr	r2, [pc, #172]	; (8003090 <TIM_Base_SetConfig+0x11c>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d01f      	beq.n	8003026 <TIM_Base_SetConfig+0xb2>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	4a2a      	ldr	r2, [pc, #168]	; (8003094 <TIM_Base_SetConfig+0x120>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d01b      	beq.n	8003026 <TIM_Base_SetConfig+0xb2>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	4a29      	ldr	r2, [pc, #164]	; (8003098 <TIM_Base_SetConfig+0x124>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d017      	beq.n	8003026 <TIM_Base_SetConfig+0xb2>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	4a28      	ldr	r2, [pc, #160]	; (800309c <TIM_Base_SetConfig+0x128>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d013      	beq.n	8003026 <TIM_Base_SetConfig+0xb2>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4a27      	ldr	r2, [pc, #156]	; (80030a0 <TIM_Base_SetConfig+0x12c>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d00f      	beq.n	8003026 <TIM_Base_SetConfig+0xb2>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4a26      	ldr	r2, [pc, #152]	; (80030a4 <TIM_Base_SetConfig+0x130>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d00b      	beq.n	8003026 <TIM_Base_SetConfig+0xb2>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a25      	ldr	r2, [pc, #148]	; (80030a8 <TIM_Base_SetConfig+0x134>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d007      	beq.n	8003026 <TIM_Base_SetConfig+0xb2>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a24      	ldr	r2, [pc, #144]	; (80030ac <TIM_Base_SetConfig+0x138>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d003      	beq.n	8003026 <TIM_Base_SetConfig+0xb2>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a23      	ldr	r2, [pc, #140]	; (80030b0 <TIM_Base_SetConfig+0x13c>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d108      	bne.n	8003038 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800302c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	68db      	ldr	r3, [r3, #12]
 8003032:	68fa      	ldr	r2, [r7, #12]
 8003034:	4313      	orrs	r3, r2
 8003036:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	695b      	ldr	r3, [r3, #20]
 8003042:	4313      	orrs	r3, r2
 8003044:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	68fa      	ldr	r2, [r7, #12]
 800304a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	689a      	ldr	r2, [r3, #8]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	4a0a      	ldr	r2, [pc, #40]	; (8003088 <TIM_Base_SetConfig+0x114>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d003      	beq.n	800306c <TIM_Base_SetConfig+0xf8>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	4a0c      	ldr	r2, [pc, #48]	; (8003098 <TIM_Base_SetConfig+0x124>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d103      	bne.n	8003074 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	691a      	ldr	r2, [r3, #16]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	615a      	str	r2, [r3, #20]
}
 800307a:	bf00      	nop
 800307c:	3714      	adds	r7, #20
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr
 8003086:	bf00      	nop
 8003088:	40010000 	.word	0x40010000
 800308c:	40000400 	.word	0x40000400
 8003090:	40000800 	.word	0x40000800
 8003094:	40000c00 	.word	0x40000c00
 8003098:	40010400 	.word	0x40010400
 800309c:	40014000 	.word	0x40014000
 80030a0:	40014400 	.word	0x40014400
 80030a4:	40014800 	.word	0x40014800
 80030a8:	40001800 	.word	0x40001800
 80030ac:	40001c00 	.word	0x40001c00
 80030b0:	40002000 	.word	0x40002000

080030b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b087      	sub	sp, #28
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	60f8      	str	r0, [r7, #12]
 80030bc:	60b9      	str	r1, [r7, #8]
 80030be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	6a1b      	ldr	r3, [r3, #32]
 80030c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	6a1b      	ldr	r3, [r3, #32]
 80030ca:	f023 0201 	bic.w	r2, r3, #1
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	699b      	ldr	r3, [r3, #24]
 80030d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80030de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	011b      	lsls	r3, r3, #4
 80030e4:	693a      	ldr	r2, [r7, #16]
 80030e6:	4313      	orrs	r3, r2
 80030e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	f023 030a 	bic.w	r3, r3, #10
 80030f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80030f2:	697a      	ldr	r2, [r7, #20]
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	693a      	ldr	r2, [r7, #16]
 80030fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	697a      	ldr	r2, [r7, #20]
 8003104:	621a      	str	r2, [r3, #32]
}
 8003106:	bf00      	nop
 8003108:	371c      	adds	r7, #28
 800310a:	46bd      	mov	sp, r7
 800310c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003110:	4770      	bx	lr

08003112 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003112:	b480      	push	{r7}
 8003114:	b087      	sub	sp, #28
 8003116:	af00      	add	r7, sp, #0
 8003118:	60f8      	str	r0, [r7, #12]
 800311a:	60b9      	str	r1, [r7, #8]
 800311c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6a1b      	ldr	r3, [r3, #32]
 8003122:	f023 0210 	bic.w	r2, r3, #16
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	699b      	ldr	r3, [r3, #24]
 800312e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	6a1b      	ldr	r3, [r3, #32]
 8003134:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800313c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	031b      	lsls	r3, r3, #12
 8003142:	697a      	ldr	r2, [r7, #20]
 8003144:	4313      	orrs	r3, r2
 8003146:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800314e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	011b      	lsls	r3, r3, #4
 8003154:	693a      	ldr	r2, [r7, #16]
 8003156:	4313      	orrs	r3, r2
 8003158:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	697a      	ldr	r2, [r7, #20]
 800315e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	693a      	ldr	r2, [r7, #16]
 8003164:	621a      	str	r2, [r3, #32]
}
 8003166:	bf00      	nop
 8003168:	371c      	adds	r7, #28
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr

08003172 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003172:	b480      	push	{r7}
 8003174:	b085      	sub	sp, #20
 8003176:	af00      	add	r7, sp, #0
 8003178:	6078      	str	r0, [r7, #4]
 800317a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003188:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800318a:	683a      	ldr	r2, [r7, #0]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	4313      	orrs	r3, r2
 8003190:	f043 0307 	orr.w	r3, r3, #7
 8003194:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	68fa      	ldr	r2, [r7, #12]
 800319a:	609a      	str	r2, [r3, #8]
}
 800319c:	bf00      	nop
 800319e:	3714      	adds	r7, #20
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr

080031a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b087      	sub	sp, #28
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	60f8      	str	r0, [r7, #12]
 80031b0:	60b9      	str	r1, [r7, #8]
 80031b2:	607a      	str	r2, [r7, #4]
 80031b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80031c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	021a      	lsls	r2, r3, #8
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	431a      	orrs	r2, r3
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	4313      	orrs	r3, r2
 80031d0:	697a      	ldr	r2, [r7, #20]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	697a      	ldr	r2, [r7, #20]
 80031da:	609a      	str	r2, [r3, #8]
}
 80031dc:	bf00      	nop
 80031de:	371c      	adds	r7, #28
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr

080031e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b085      	sub	sp, #20
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d101      	bne.n	8003200 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80031fc:	2302      	movs	r3, #2
 80031fe:	e05a      	b.n	80032b6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2201      	movs	r2, #1
 8003204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2202      	movs	r2, #2
 800320c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003226:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	68fa      	ldr	r2, [r7, #12]
 800322e:	4313      	orrs	r3, r2
 8003230:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	68fa      	ldr	r2, [r7, #12]
 8003238:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a21      	ldr	r2, [pc, #132]	; (80032c4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d022      	beq.n	800328a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800324c:	d01d      	beq.n	800328a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a1d      	ldr	r2, [pc, #116]	; (80032c8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d018      	beq.n	800328a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a1b      	ldr	r2, [pc, #108]	; (80032cc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d013      	beq.n	800328a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a1a      	ldr	r2, [pc, #104]	; (80032d0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d00e      	beq.n	800328a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a18      	ldr	r2, [pc, #96]	; (80032d4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d009      	beq.n	800328a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a17      	ldr	r2, [pc, #92]	; (80032d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d004      	beq.n	800328a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a15      	ldr	r2, [pc, #84]	; (80032dc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d10c      	bne.n	80032a4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003290:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	68ba      	ldr	r2, [r7, #8]
 8003298:	4313      	orrs	r3, r2
 800329a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	68ba      	ldr	r2, [r7, #8]
 80032a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2201      	movs	r2, #1
 80032a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80032b4:	2300      	movs	r3, #0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3714      	adds	r7, #20
 80032ba:	46bd      	mov	sp, r7
 80032bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c0:	4770      	bx	lr
 80032c2:	bf00      	nop
 80032c4:	40010000 	.word	0x40010000
 80032c8:	40000400 	.word	0x40000400
 80032cc:	40000800 	.word	0x40000800
 80032d0:	40000c00 	.word	0x40000c00
 80032d4:	40010400 	.word	0x40010400
 80032d8:	40014000 	.word	0x40014000
 80032dc:	40001800 	.word	0x40001800

080032e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d101      	bne.n	80032f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e03f      	b.n	8003372 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d106      	bne.n	800330c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2200      	movs	r2, #0
 8003302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f7fd fe76 	bl	8000ff8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2224      	movs	r2, #36	; 0x24
 8003310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	68da      	ldr	r2, [r3, #12]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003322:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003324:	6878      	ldr	r0, [r7, #4]
 8003326:	f000 f829 	bl	800337c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	691a      	ldr	r2, [r3, #16]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003338:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	695a      	ldr	r2, [r3, #20]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003348:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	68da      	ldr	r2, [r3, #12]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003358:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2220      	movs	r2, #32
 8003364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2220      	movs	r2, #32
 800336c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003370:	2300      	movs	r3, #0
}
 8003372:	4618      	mov	r0, r3
 8003374:	3708      	adds	r7, #8
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
	...

0800337c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800337c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003380:	b0c0      	sub	sp, #256	; 0x100
 8003382:	af00      	add	r7, sp, #0
 8003384:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003388:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	691b      	ldr	r3, [r3, #16]
 8003390:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003398:	68d9      	ldr	r1, [r3, #12]
 800339a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	ea40 0301 	orr.w	r3, r0, r1
 80033a4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80033a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033aa:	689a      	ldr	r2, [r3, #8]
 80033ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	431a      	orrs	r2, r3
 80033b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033b8:	695b      	ldr	r3, [r3, #20]
 80033ba:	431a      	orrs	r2, r3
 80033bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033c0:	69db      	ldr	r3, [r3, #28]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80033c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80033d4:	f021 010c 	bic.w	r1, r1, #12
 80033d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80033e2:	430b      	orrs	r3, r1
 80033e4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80033e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	695b      	ldr	r3, [r3, #20]
 80033ee:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80033f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033f6:	6999      	ldr	r1, [r3, #24]
 80033f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	ea40 0301 	orr.w	r3, r0, r1
 8003402:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	4b8f      	ldr	r3, [pc, #572]	; (8003648 <UART_SetConfig+0x2cc>)
 800340c:	429a      	cmp	r2, r3
 800340e:	d005      	beq.n	800341c <UART_SetConfig+0xa0>
 8003410:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	4b8d      	ldr	r3, [pc, #564]	; (800364c <UART_SetConfig+0x2d0>)
 8003418:	429a      	cmp	r2, r3
 800341a:	d104      	bne.n	8003426 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800341c:	f7fe fec0 	bl	80021a0 <HAL_RCC_GetPCLK2Freq>
 8003420:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003424:	e003      	b.n	800342e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003426:	f7fe fea7 	bl	8002178 <HAL_RCC_GetPCLK1Freq>
 800342a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800342e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003432:	69db      	ldr	r3, [r3, #28]
 8003434:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003438:	f040 810c 	bne.w	8003654 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800343c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003440:	2200      	movs	r2, #0
 8003442:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003446:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800344a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800344e:	4622      	mov	r2, r4
 8003450:	462b      	mov	r3, r5
 8003452:	1891      	adds	r1, r2, r2
 8003454:	65b9      	str	r1, [r7, #88]	; 0x58
 8003456:	415b      	adcs	r3, r3
 8003458:	65fb      	str	r3, [r7, #92]	; 0x5c
 800345a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800345e:	4621      	mov	r1, r4
 8003460:	eb12 0801 	adds.w	r8, r2, r1
 8003464:	4629      	mov	r1, r5
 8003466:	eb43 0901 	adc.w	r9, r3, r1
 800346a:	f04f 0200 	mov.w	r2, #0
 800346e:	f04f 0300 	mov.w	r3, #0
 8003472:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003476:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800347a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800347e:	4690      	mov	r8, r2
 8003480:	4699      	mov	r9, r3
 8003482:	4623      	mov	r3, r4
 8003484:	eb18 0303 	adds.w	r3, r8, r3
 8003488:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800348c:	462b      	mov	r3, r5
 800348e:	eb49 0303 	adc.w	r3, r9, r3
 8003492:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003496:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80034a2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80034a6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80034aa:	460b      	mov	r3, r1
 80034ac:	18db      	adds	r3, r3, r3
 80034ae:	653b      	str	r3, [r7, #80]	; 0x50
 80034b0:	4613      	mov	r3, r2
 80034b2:	eb42 0303 	adc.w	r3, r2, r3
 80034b6:	657b      	str	r3, [r7, #84]	; 0x54
 80034b8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80034bc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80034c0:	f7fc fea0 	bl	8000204 <__aeabi_uldivmod>
 80034c4:	4602      	mov	r2, r0
 80034c6:	460b      	mov	r3, r1
 80034c8:	4b61      	ldr	r3, [pc, #388]	; (8003650 <UART_SetConfig+0x2d4>)
 80034ca:	fba3 2302 	umull	r2, r3, r3, r2
 80034ce:	095b      	lsrs	r3, r3, #5
 80034d0:	011c      	lsls	r4, r3, #4
 80034d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80034d6:	2200      	movs	r2, #0
 80034d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80034dc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80034e0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80034e4:	4642      	mov	r2, r8
 80034e6:	464b      	mov	r3, r9
 80034e8:	1891      	adds	r1, r2, r2
 80034ea:	64b9      	str	r1, [r7, #72]	; 0x48
 80034ec:	415b      	adcs	r3, r3
 80034ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80034f0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80034f4:	4641      	mov	r1, r8
 80034f6:	eb12 0a01 	adds.w	sl, r2, r1
 80034fa:	4649      	mov	r1, r9
 80034fc:	eb43 0b01 	adc.w	fp, r3, r1
 8003500:	f04f 0200 	mov.w	r2, #0
 8003504:	f04f 0300 	mov.w	r3, #0
 8003508:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800350c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003510:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003514:	4692      	mov	sl, r2
 8003516:	469b      	mov	fp, r3
 8003518:	4643      	mov	r3, r8
 800351a:	eb1a 0303 	adds.w	r3, sl, r3
 800351e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003522:	464b      	mov	r3, r9
 8003524:	eb4b 0303 	adc.w	r3, fp, r3
 8003528:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800352c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	2200      	movs	r2, #0
 8003534:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003538:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800353c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003540:	460b      	mov	r3, r1
 8003542:	18db      	adds	r3, r3, r3
 8003544:	643b      	str	r3, [r7, #64]	; 0x40
 8003546:	4613      	mov	r3, r2
 8003548:	eb42 0303 	adc.w	r3, r2, r3
 800354c:	647b      	str	r3, [r7, #68]	; 0x44
 800354e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003552:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003556:	f7fc fe55 	bl	8000204 <__aeabi_uldivmod>
 800355a:	4602      	mov	r2, r0
 800355c:	460b      	mov	r3, r1
 800355e:	4611      	mov	r1, r2
 8003560:	4b3b      	ldr	r3, [pc, #236]	; (8003650 <UART_SetConfig+0x2d4>)
 8003562:	fba3 2301 	umull	r2, r3, r3, r1
 8003566:	095b      	lsrs	r3, r3, #5
 8003568:	2264      	movs	r2, #100	; 0x64
 800356a:	fb02 f303 	mul.w	r3, r2, r3
 800356e:	1acb      	subs	r3, r1, r3
 8003570:	00db      	lsls	r3, r3, #3
 8003572:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003576:	4b36      	ldr	r3, [pc, #216]	; (8003650 <UART_SetConfig+0x2d4>)
 8003578:	fba3 2302 	umull	r2, r3, r3, r2
 800357c:	095b      	lsrs	r3, r3, #5
 800357e:	005b      	lsls	r3, r3, #1
 8003580:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003584:	441c      	add	r4, r3
 8003586:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800358a:	2200      	movs	r2, #0
 800358c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003590:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003594:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003598:	4642      	mov	r2, r8
 800359a:	464b      	mov	r3, r9
 800359c:	1891      	adds	r1, r2, r2
 800359e:	63b9      	str	r1, [r7, #56]	; 0x38
 80035a0:	415b      	adcs	r3, r3
 80035a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80035a4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80035a8:	4641      	mov	r1, r8
 80035aa:	1851      	adds	r1, r2, r1
 80035ac:	6339      	str	r1, [r7, #48]	; 0x30
 80035ae:	4649      	mov	r1, r9
 80035b0:	414b      	adcs	r3, r1
 80035b2:	637b      	str	r3, [r7, #52]	; 0x34
 80035b4:	f04f 0200 	mov.w	r2, #0
 80035b8:	f04f 0300 	mov.w	r3, #0
 80035bc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80035c0:	4659      	mov	r1, fp
 80035c2:	00cb      	lsls	r3, r1, #3
 80035c4:	4651      	mov	r1, sl
 80035c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80035ca:	4651      	mov	r1, sl
 80035cc:	00ca      	lsls	r2, r1, #3
 80035ce:	4610      	mov	r0, r2
 80035d0:	4619      	mov	r1, r3
 80035d2:	4603      	mov	r3, r0
 80035d4:	4642      	mov	r2, r8
 80035d6:	189b      	adds	r3, r3, r2
 80035d8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80035dc:	464b      	mov	r3, r9
 80035de:	460a      	mov	r2, r1
 80035e0:	eb42 0303 	adc.w	r3, r2, r3
 80035e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80035e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80035f4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80035f8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80035fc:	460b      	mov	r3, r1
 80035fe:	18db      	adds	r3, r3, r3
 8003600:	62bb      	str	r3, [r7, #40]	; 0x28
 8003602:	4613      	mov	r3, r2
 8003604:	eb42 0303 	adc.w	r3, r2, r3
 8003608:	62fb      	str	r3, [r7, #44]	; 0x2c
 800360a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800360e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003612:	f7fc fdf7 	bl	8000204 <__aeabi_uldivmod>
 8003616:	4602      	mov	r2, r0
 8003618:	460b      	mov	r3, r1
 800361a:	4b0d      	ldr	r3, [pc, #52]	; (8003650 <UART_SetConfig+0x2d4>)
 800361c:	fba3 1302 	umull	r1, r3, r3, r2
 8003620:	095b      	lsrs	r3, r3, #5
 8003622:	2164      	movs	r1, #100	; 0x64
 8003624:	fb01 f303 	mul.w	r3, r1, r3
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	00db      	lsls	r3, r3, #3
 800362c:	3332      	adds	r3, #50	; 0x32
 800362e:	4a08      	ldr	r2, [pc, #32]	; (8003650 <UART_SetConfig+0x2d4>)
 8003630:	fba2 2303 	umull	r2, r3, r2, r3
 8003634:	095b      	lsrs	r3, r3, #5
 8003636:	f003 0207 	and.w	r2, r3, #7
 800363a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4422      	add	r2, r4
 8003642:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003644:	e105      	b.n	8003852 <UART_SetConfig+0x4d6>
 8003646:	bf00      	nop
 8003648:	40011000 	.word	0x40011000
 800364c:	40011400 	.word	0x40011400
 8003650:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003654:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003658:	2200      	movs	r2, #0
 800365a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800365e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003662:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003666:	4642      	mov	r2, r8
 8003668:	464b      	mov	r3, r9
 800366a:	1891      	adds	r1, r2, r2
 800366c:	6239      	str	r1, [r7, #32]
 800366e:	415b      	adcs	r3, r3
 8003670:	627b      	str	r3, [r7, #36]	; 0x24
 8003672:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003676:	4641      	mov	r1, r8
 8003678:	1854      	adds	r4, r2, r1
 800367a:	4649      	mov	r1, r9
 800367c:	eb43 0501 	adc.w	r5, r3, r1
 8003680:	f04f 0200 	mov.w	r2, #0
 8003684:	f04f 0300 	mov.w	r3, #0
 8003688:	00eb      	lsls	r3, r5, #3
 800368a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800368e:	00e2      	lsls	r2, r4, #3
 8003690:	4614      	mov	r4, r2
 8003692:	461d      	mov	r5, r3
 8003694:	4643      	mov	r3, r8
 8003696:	18e3      	adds	r3, r4, r3
 8003698:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800369c:	464b      	mov	r3, r9
 800369e:	eb45 0303 	adc.w	r3, r5, r3
 80036a2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80036a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	2200      	movs	r2, #0
 80036ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80036b2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80036b6:	f04f 0200 	mov.w	r2, #0
 80036ba:	f04f 0300 	mov.w	r3, #0
 80036be:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80036c2:	4629      	mov	r1, r5
 80036c4:	008b      	lsls	r3, r1, #2
 80036c6:	4621      	mov	r1, r4
 80036c8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80036cc:	4621      	mov	r1, r4
 80036ce:	008a      	lsls	r2, r1, #2
 80036d0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80036d4:	f7fc fd96 	bl	8000204 <__aeabi_uldivmod>
 80036d8:	4602      	mov	r2, r0
 80036da:	460b      	mov	r3, r1
 80036dc:	4b60      	ldr	r3, [pc, #384]	; (8003860 <UART_SetConfig+0x4e4>)
 80036de:	fba3 2302 	umull	r2, r3, r3, r2
 80036e2:	095b      	lsrs	r3, r3, #5
 80036e4:	011c      	lsls	r4, r3, #4
 80036e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80036ea:	2200      	movs	r2, #0
 80036ec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80036f0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80036f4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80036f8:	4642      	mov	r2, r8
 80036fa:	464b      	mov	r3, r9
 80036fc:	1891      	adds	r1, r2, r2
 80036fe:	61b9      	str	r1, [r7, #24]
 8003700:	415b      	adcs	r3, r3
 8003702:	61fb      	str	r3, [r7, #28]
 8003704:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003708:	4641      	mov	r1, r8
 800370a:	1851      	adds	r1, r2, r1
 800370c:	6139      	str	r1, [r7, #16]
 800370e:	4649      	mov	r1, r9
 8003710:	414b      	adcs	r3, r1
 8003712:	617b      	str	r3, [r7, #20]
 8003714:	f04f 0200 	mov.w	r2, #0
 8003718:	f04f 0300 	mov.w	r3, #0
 800371c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003720:	4659      	mov	r1, fp
 8003722:	00cb      	lsls	r3, r1, #3
 8003724:	4651      	mov	r1, sl
 8003726:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800372a:	4651      	mov	r1, sl
 800372c:	00ca      	lsls	r2, r1, #3
 800372e:	4610      	mov	r0, r2
 8003730:	4619      	mov	r1, r3
 8003732:	4603      	mov	r3, r0
 8003734:	4642      	mov	r2, r8
 8003736:	189b      	adds	r3, r3, r2
 8003738:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800373c:	464b      	mov	r3, r9
 800373e:	460a      	mov	r2, r1
 8003740:	eb42 0303 	adc.w	r3, r2, r3
 8003744:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003748:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	67bb      	str	r3, [r7, #120]	; 0x78
 8003752:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003754:	f04f 0200 	mov.w	r2, #0
 8003758:	f04f 0300 	mov.w	r3, #0
 800375c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003760:	4649      	mov	r1, r9
 8003762:	008b      	lsls	r3, r1, #2
 8003764:	4641      	mov	r1, r8
 8003766:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800376a:	4641      	mov	r1, r8
 800376c:	008a      	lsls	r2, r1, #2
 800376e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003772:	f7fc fd47 	bl	8000204 <__aeabi_uldivmod>
 8003776:	4602      	mov	r2, r0
 8003778:	460b      	mov	r3, r1
 800377a:	4b39      	ldr	r3, [pc, #228]	; (8003860 <UART_SetConfig+0x4e4>)
 800377c:	fba3 1302 	umull	r1, r3, r3, r2
 8003780:	095b      	lsrs	r3, r3, #5
 8003782:	2164      	movs	r1, #100	; 0x64
 8003784:	fb01 f303 	mul.w	r3, r1, r3
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	011b      	lsls	r3, r3, #4
 800378c:	3332      	adds	r3, #50	; 0x32
 800378e:	4a34      	ldr	r2, [pc, #208]	; (8003860 <UART_SetConfig+0x4e4>)
 8003790:	fba2 2303 	umull	r2, r3, r2, r3
 8003794:	095b      	lsrs	r3, r3, #5
 8003796:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800379a:	441c      	add	r4, r3
 800379c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80037a0:	2200      	movs	r2, #0
 80037a2:	673b      	str	r3, [r7, #112]	; 0x70
 80037a4:	677a      	str	r2, [r7, #116]	; 0x74
 80037a6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80037aa:	4642      	mov	r2, r8
 80037ac:	464b      	mov	r3, r9
 80037ae:	1891      	adds	r1, r2, r2
 80037b0:	60b9      	str	r1, [r7, #8]
 80037b2:	415b      	adcs	r3, r3
 80037b4:	60fb      	str	r3, [r7, #12]
 80037b6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80037ba:	4641      	mov	r1, r8
 80037bc:	1851      	adds	r1, r2, r1
 80037be:	6039      	str	r1, [r7, #0]
 80037c0:	4649      	mov	r1, r9
 80037c2:	414b      	adcs	r3, r1
 80037c4:	607b      	str	r3, [r7, #4]
 80037c6:	f04f 0200 	mov.w	r2, #0
 80037ca:	f04f 0300 	mov.w	r3, #0
 80037ce:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80037d2:	4659      	mov	r1, fp
 80037d4:	00cb      	lsls	r3, r1, #3
 80037d6:	4651      	mov	r1, sl
 80037d8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037dc:	4651      	mov	r1, sl
 80037de:	00ca      	lsls	r2, r1, #3
 80037e0:	4610      	mov	r0, r2
 80037e2:	4619      	mov	r1, r3
 80037e4:	4603      	mov	r3, r0
 80037e6:	4642      	mov	r2, r8
 80037e8:	189b      	adds	r3, r3, r2
 80037ea:	66bb      	str	r3, [r7, #104]	; 0x68
 80037ec:	464b      	mov	r3, r9
 80037ee:	460a      	mov	r2, r1
 80037f0:	eb42 0303 	adc.w	r3, r2, r3
 80037f4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80037f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	663b      	str	r3, [r7, #96]	; 0x60
 8003800:	667a      	str	r2, [r7, #100]	; 0x64
 8003802:	f04f 0200 	mov.w	r2, #0
 8003806:	f04f 0300 	mov.w	r3, #0
 800380a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800380e:	4649      	mov	r1, r9
 8003810:	008b      	lsls	r3, r1, #2
 8003812:	4641      	mov	r1, r8
 8003814:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003818:	4641      	mov	r1, r8
 800381a:	008a      	lsls	r2, r1, #2
 800381c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003820:	f7fc fcf0 	bl	8000204 <__aeabi_uldivmod>
 8003824:	4602      	mov	r2, r0
 8003826:	460b      	mov	r3, r1
 8003828:	4b0d      	ldr	r3, [pc, #52]	; (8003860 <UART_SetConfig+0x4e4>)
 800382a:	fba3 1302 	umull	r1, r3, r3, r2
 800382e:	095b      	lsrs	r3, r3, #5
 8003830:	2164      	movs	r1, #100	; 0x64
 8003832:	fb01 f303 	mul.w	r3, r1, r3
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	011b      	lsls	r3, r3, #4
 800383a:	3332      	adds	r3, #50	; 0x32
 800383c:	4a08      	ldr	r2, [pc, #32]	; (8003860 <UART_SetConfig+0x4e4>)
 800383e:	fba2 2303 	umull	r2, r3, r2, r3
 8003842:	095b      	lsrs	r3, r3, #5
 8003844:	f003 020f 	and.w	r2, r3, #15
 8003848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4422      	add	r2, r4
 8003850:	609a      	str	r2, [r3, #8]
}
 8003852:	bf00      	nop
 8003854:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003858:	46bd      	mov	sp, r7
 800385a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800385e:	bf00      	nop
 8003860:	51eb851f 	.word	0x51eb851f

08003864 <arm_cfft_init_f32>:
 8003864:	4603      	mov	r3, r0
 8003866:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800386a:	f04f 0000 	mov.w	r0, #0
 800386e:	b410      	push	{r4}
 8003870:	8019      	strh	r1, [r3, #0]
 8003872:	6058      	str	r0, [r3, #4]
 8003874:	d033      	beq.n	80038de <arm_cfft_init_f32+0x7a>
 8003876:	d918      	bls.n	80038aa <arm_cfft_init_f32+0x46>
 8003878:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800387c:	d027      	beq.n	80038ce <arm_cfft_init_f32+0x6a>
 800387e:	d90c      	bls.n	800389a <arm_cfft_init_f32+0x36>
 8003880:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8003884:	d11e      	bne.n	80038c4 <arm_cfft_init_f32+0x60>
 8003886:	4a17      	ldr	r2, [pc, #92]	; (80038e4 <arm_cfft_init_f32+0x80>)
 8003888:	8994      	ldrh	r4, [r2, #12]
 800388a:	819c      	strh	r4, [r3, #12]
 800388c:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 8003890:	e9c3 2101 	strd	r2, r1, [r3, #4]
 8003894:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003898:	4770      	bx	lr
 800389a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800389e:	d018      	beq.n	80038d2 <arm_cfft_init_f32+0x6e>
 80038a0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80038a4:	d10e      	bne.n	80038c4 <arm_cfft_init_f32+0x60>
 80038a6:	4a10      	ldr	r2, [pc, #64]	; (80038e8 <arm_cfft_init_f32+0x84>)
 80038a8:	e7ee      	b.n	8003888 <arm_cfft_init_f32+0x24>
 80038aa:	2940      	cmp	r1, #64	; 0x40
 80038ac:	d013      	beq.n	80038d6 <arm_cfft_init_f32+0x72>
 80038ae:	d903      	bls.n	80038b8 <arm_cfft_init_f32+0x54>
 80038b0:	2980      	cmp	r1, #128	; 0x80
 80038b2:	d107      	bne.n	80038c4 <arm_cfft_init_f32+0x60>
 80038b4:	4a0d      	ldr	r2, [pc, #52]	; (80038ec <arm_cfft_init_f32+0x88>)
 80038b6:	e7e7      	b.n	8003888 <arm_cfft_init_f32+0x24>
 80038b8:	2910      	cmp	r1, #16
 80038ba:	d00e      	beq.n	80038da <arm_cfft_init_f32+0x76>
 80038bc:	2920      	cmp	r1, #32
 80038be:	d101      	bne.n	80038c4 <arm_cfft_init_f32+0x60>
 80038c0:	4a0b      	ldr	r2, [pc, #44]	; (80038f0 <arm_cfft_init_f32+0x8c>)
 80038c2:	e7e1      	b.n	8003888 <arm_cfft_init_f32+0x24>
 80038c4:	f04f 30ff 	mov.w	r0, #4294967295
 80038c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80038cc:	4770      	bx	lr
 80038ce:	4a09      	ldr	r2, [pc, #36]	; (80038f4 <arm_cfft_init_f32+0x90>)
 80038d0:	e7da      	b.n	8003888 <arm_cfft_init_f32+0x24>
 80038d2:	4a09      	ldr	r2, [pc, #36]	; (80038f8 <arm_cfft_init_f32+0x94>)
 80038d4:	e7d8      	b.n	8003888 <arm_cfft_init_f32+0x24>
 80038d6:	4a09      	ldr	r2, [pc, #36]	; (80038fc <arm_cfft_init_f32+0x98>)
 80038d8:	e7d6      	b.n	8003888 <arm_cfft_init_f32+0x24>
 80038da:	4a09      	ldr	r2, [pc, #36]	; (8003900 <arm_cfft_init_f32+0x9c>)
 80038dc:	e7d4      	b.n	8003888 <arm_cfft_init_f32+0x24>
 80038de:	4a09      	ldr	r2, [pc, #36]	; (8003904 <arm_cfft_init_f32+0xa0>)
 80038e0:	e7d2      	b.n	8003888 <arm_cfft_init_f32+0x24>
 80038e2:	bf00      	nop
 80038e4:	080049a8 	.word	0x080049a8
 80038e8:	08004948 	.word	0x08004948
 80038ec:	08004958 	.word	0x08004958
 80038f0:	08004998 	.word	0x08004998
 80038f4:	08004978 	.word	0x08004978
 80038f8:	080049b8 	.word	0x080049b8
 80038fc:	080049c8 	.word	0x080049c8
 8003900:	08004968 	.word	0x08004968
 8003904:	08004988 	.word	0x08004988

08003908 <arm_cfft_radix8by2_f32>:
 8003908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800390c:	ed2d 8b08 	vpush	{d8-d11}
 8003910:	f8b0 c000 	ldrh.w	ip, [r0]
 8003914:	6842      	ldr	r2, [r0, #4]
 8003916:	4607      	mov	r7, r0
 8003918:	4608      	mov	r0, r1
 800391a:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800391e:	ea4f 015c 	mov.w	r1, ip, lsr #1
 8003922:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8003926:	b082      	sub	sp, #8
 8003928:	f000 80b0 	beq.w	8003a8c <arm_cfft_radix8by2_f32+0x184>
 800392c:	008c      	lsls	r4, r1, #2
 800392e:	3410      	adds	r4, #16
 8003930:	f100 0310 	add.w	r3, r0, #16
 8003934:	1906      	adds	r6, r0, r4
 8003936:	3210      	adds	r2, #16
 8003938:	4444      	add	r4, r8
 800393a:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800393e:	f108 0510 	add.w	r5, r8, #16
 8003942:	ed15 2a04 	vldr	s4, [r5, #-16]
 8003946:	ed55 2a03 	vldr	s5, [r5, #-12]
 800394a:	ed54 4a04 	vldr	s9, [r4, #-16]
 800394e:	ed14 4a03 	vldr	s8, [r4, #-12]
 8003952:	ed14 6a02 	vldr	s12, [r4, #-8]
 8003956:	ed54 5a01 	vldr	s11, [r4, #-4]
 800395a:	ed53 3a04 	vldr	s7, [r3, #-16]
 800395e:	ed15 0a02 	vldr	s0, [r5, #-8]
 8003962:	ed55 0a01 	vldr	s1, [r5, #-4]
 8003966:	ed56 6a04 	vldr	s13, [r6, #-16]
 800396a:	ed16 3a03 	vldr	s6, [r6, #-12]
 800396e:	ed13 7a03 	vldr	s14, [r3, #-12]
 8003972:	ed13 5a02 	vldr	s10, [r3, #-8]
 8003976:	ed53 7a01 	vldr	s15, [r3, #-4]
 800397a:	ed16 1a02 	vldr	s2, [r6, #-8]
 800397e:	ed56 1a01 	vldr	s3, [r6, #-4]
 8003982:	ee73 ba82 	vadd.f32	s23, s7, s4
 8003986:	ee37 ba22 	vadd.f32	s22, s14, s5
 800398a:	ee76 9aa4 	vadd.f32	s19, s13, s9
 800398e:	ee33 9a04 	vadd.f32	s18, s6, s8
 8003992:	ee31 8aa5 	vadd.f32	s16, s3, s11
 8003996:	ee75 aa00 	vadd.f32	s21, s10, s0
 800399a:	ee37 aaa0 	vadd.f32	s20, s15, s1
 800399e:	ee71 8a06 	vadd.f32	s17, s2, s12
 80039a2:	ed43 ba04 	vstr	s23, [r3, #-16]
 80039a6:	ed03 ba03 	vstr	s22, [r3, #-12]
 80039aa:	ed43 aa02 	vstr	s21, [r3, #-8]
 80039ae:	ed03 aa01 	vstr	s20, [r3, #-4]
 80039b2:	ed06 8a01 	vstr	s16, [r6, #-4]
 80039b6:	ed46 9a04 	vstr	s19, [r6, #-16]
 80039ba:	ed06 9a03 	vstr	s18, [r6, #-12]
 80039be:	ed46 8a02 	vstr	s17, [r6, #-8]
 80039c2:	ee37 7a62 	vsub.f32	s14, s14, s5
 80039c6:	ee74 4ae6 	vsub.f32	s9, s9, s13
 80039ca:	ee34 4a43 	vsub.f32	s8, s8, s6
 80039ce:	ed52 6a03 	vldr	s13, [r2, #-12]
 80039d2:	ed12 3a04 	vldr	s6, [r2, #-16]
 80039d6:	ee73 3ac2 	vsub.f32	s7, s7, s4
 80039da:	ee27 8a26 	vmul.f32	s16, s14, s13
 80039de:	ee64 2aa6 	vmul.f32	s5, s9, s13
 80039e2:	ee23 2a83 	vmul.f32	s4, s7, s6
 80039e6:	ee64 4a83 	vmul.f32	s9, s9, s6
 80039ea:	ee63 3aa6 	vmul.f32	s7, s7, s13
 80039ee:	ee27 7a03 	vmul.f32	s14, s14, s6
 80039f2:	ee64 6a26 	vmul.f32	s13, s8, s13
 80039f6:	ee24 4a03 	vmul.f32	s8, s8, s6
 80039fa:	ee37 7a63 	vsub.f32	s14, s14, s7
 80039fe:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8003a02:	ee32 4ac4 	vsub.f32	s8, s5, s8
 8003a06:	ee32 3a08 	vadd.f32	s6, s4, s16
 8003a0a:	ed05 7a03 	vstr	s14, [r5, #-12]
 8003a0e:	ed05 3a04 	vstr	s6, [r5, #-16]
 8003a12:	ed04 4a04 	vstr	s8, [r4, #-16]
 8003a16:	ed44 6a03 	vstr	s13, [r4, #-12]
 8003a1a:	ed12 7a01 	vldr	s14, [r2, #-4]
 8003a1e:	ee76 6a41 	vsub.f32	s13, s12, s2
 8003a22:	ee35 5a40 	vsub.f32	s10, s10, s0
 8003a26:	ee35 6ae1 	vsub.f32	s12, s11, s3
 8003a2a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8003a2e:	ed52 5a02 	vldr	s11, [r2, #-8]
 8003a32:	ee67 3a87 	vmul.f32	s7, s15, s14
 8003a36:	ee66 4a87 	vmul.f32	s9, s13, s14
 8003a3a:	ee25 4a25 	vmul.f32	s8, s10, s11
 8003a3e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8003a42:	ee25 5a07 	vmul.f32	s10, s10, s14
 8003a46:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8003a4a:	ee26 7a07 	vmul.f32	s14, s12, s14
 8003a4e:	ee26 6a25 	vmul.f32	s12, s12, s11
 8003a52:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8003a56:	ee74 5a23 	vadd.f32	s11, s8, s7
 8003a5a:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8003a5e:	ee37 7a26 	vadd.f32	s14, s14, s13
 8003a62:	3310      	adds	r3, #16
 8003a64:	4563      	cmp	r3, ip
 8003a66:	ed45 5a02 	vstr	s11, [r5, #-8]
 8003a6a:	f106 0610 	add.w	r6, r6, #16
 8003a6e:	ed45 7a01 	vstr	s15, [r5, #-4]
 8003a72:	f102 0210 	add.w	r2, r2, #16
 8003a76:	ed04 6a02 	vstr	s12, [r4, #-8]
 8003a7a:	ed04 7a01 	vstr	s14, [r4, #-4]
 8003a7e:	f105 0510 	add.w	r5, r5, #16
 8003a82:	f104 0410 	add.w	r4, r4, #16
 8003a86:	f47f af5c 	bne.w	8003942 <arm_cfft_radix8by2_f32+0x3a>
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	b289      	uxth	r1, r1
 8003a8e:	2302      	movs	r3, #2
 8003a90:	9101      	str	r1, [sp, #4]
 8003a92:	f000 fc1d 	bl	80042d0 <arm_radix8_butterfly_f32>
 8003a96:	9901      	ldr	r1, [sp, #4]
 8003a98:	687a      	ldr	r2, [r7, #4]
 8003a9a:	4640      	mov	r0, r8
 8003a9c:	2302      	movs	r3, #2
 8003a9e:	b002      	add	sp, #8
 8003aa0:	ecbd 8b08 	vpop	{d8-d11}
 8003aa4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003aa8:	f000 bc12 	b.w	80042d0 <arm_radix8_butterfly_f32>

08003aac <arm_cfft_radix8by4_f32>:
 8003aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ab0:	ed2d 8b0a 	vpush	{d8-d12}
 8003ab4:	8803      	ldrh	r3, [r0, #0]
 8003ab6:	6842      	ldr	r2, [r0, #4]
 8003ab8:	b08d      	sub	sp, #52	; 0x34
 8003aba:	085b      	lsrs	r3, r3, #1
 8003abc:	900a      	str	r0, [sp, #40]	; 0x28
 8003abe:	4608      	mov	r0, r1
 8003ac0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8003ac4:	edd1 5a00 	vldr	s11, [r1]
 8003ac8:	edd0 7a00 	vldr	s15, [r0]
 8003acc:	edd1 3a01 	vldr	s7, [r1, #4]
 8003ad0:	ed90 5a01 	vldr	s10, [r0, #4]
 8003ad4:	9108      	str	r1, [sp, #32]
 8003ad6:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 8003ada:	ed96 7a00 	vldr	s14, [r6]
 8003ade:	ed96 4a01 	vldr	s8, [r6, #4]
 8003ae2:	9607      	str	r6, [sp, #28]
 8003ae4:	ee37 6aa5 	vadd.f32	s12, s15, s11
 8003ae8:	eb01 0883 	add.w	r8, r1, r3, lsl #2
 8003aec:	edd8 4a00 	vldr	s9, [r8]
 8003af0:	ed98 3a01 	vldr	s6, [r8, #4]
 8003af4:	ee77 6a06 	vadd.f32	s13, s14, s12
 8003af8:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8003afc:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8003b00:	4604      	mov	r4, r0
 8003b02:	edc0 6a00 	vstr	s13, [r0]
 8003b06:	edd6 5a01 	vldr	s11, [r6, #4]
 8003b0a:	edd8 2a01 	vldr	s5, [r8, #4]
 8003b0e:	ee75 6a23 	vadd.f32	s13, s10, s7
 8003b12:	ee35 5a63 	vsub.f32	s10, s10, s7
 8003b16:	ee36 6a47 	vsub.f32	s12, s12, s14
 8003b1a:	ee74 3a27 	vadd.f32	s7, s8, s15
 8003b1e:	ee76 5aa5 	vadd.f32	s11, s13, s11
 8003b22:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8003b26:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8003b2a:	3408      	adds	r4, #8
 8003b2c:	ee35 4a47 	vsub.f32	s8, s10, s14
 8003b30:	460d      	mov	r5, r1
 8003b32:	ee37 7a05 	vadd.f32	s14, s14, s10
 8003b36:	4637      	mov	r7, r6
 8003b38:	9402      	str	r4, [sp, #8]
 8003b3a:	3708      	adds	r7, #8
 8003b3c:	460c      	mov	r4, r1
 8003b3e:	3508      	adds	r5, #8
 8003b40:	0859      	lsrs	r1, r3, #1
 8003b42:	9109      	str	r1, [sp, #36]	; 0x24
 8003b44:	9706      	str	r7, [sp, #24]
 8003b46:	9505      	str	r5, [sp, #20]
 8003b48:	f102 0708 	add.w	r7, r2, #8
 8003b4c:	ee36 6a64 	vsub.f32	s12, s12, s9
 8003b50:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8003b54:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8003b58:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8003b5c:	ee77 7a83 	vadd.f32	s15, s15, s6
 8003b60:	ee34 5a24 	vadd.f32	s10, s8, s9
 8003b64:	ee37 7a64 	vsub.f32	s14, s14, s9
 8003b68:	3902      	subs	r1, #2
 8003b6a:	4645      	mov	r5, r8
 8003b6c:	9701      	str	r7, [sp, #4]
 8003b6e:	f102 0c18 	add.w	ip, r2, #24
 8003b72:	f102 0710 	add.w	r7, r2, #16
 8003b76:	3508      	adds	r5, #8
 8003b78:	0849      	lsrs	r1, r1, #1
 8003b7a:	edc0 5a01 	vstr	s11, [r0, #4]
 8003b7e:	9703      	str	r7, [sp, #12]
 8003b80:	edc6 3a00 	vstr	s7, [r6]
 8003b84:	ed86 5a01 	vstr	s10, [r6, #4]
 8003b88:	f8cd c000 	str.w	ip, [sp]
 8003b8c:	ed84 6a00 	vstr	s12, [r4]
 8003b90:	edc4 6a01 	vstr	s13, [r4, #4]
 8003b94:	9504      	str	r5, [sp, #16]
 8003b96:	edc8 7a00 	vstr	s15, [r8]
 8003b9a:	ed88 7a01 	vstr	s14, [r8, #4]
 8003b9e:	910b      	str	r1, [sp, #44]	; 0x2c
 8003ba0:	f000 8138 	beq.w	8003e14 <arm_cfft_radix8by4_f32+0x368>
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	3b0c      	subs	r3, #12
 8003ba8:	f1a6 0c0c 	sub.w	ip, r6, #12
 8003bac:	f106 0510 	add.w	r5, r6, #16
 8003bb0:	4626      	mov	r6, r4
 8003bb2:	46bb      	mov	fp, r7
 8003bb4:	f102 0a20 	add.w	sl, r2, #32
 8003bb8:	f102 0930 	add.w	r9, r2, #48	; 0x30
 8003bbc:	f106 0710 	add.w	r7, r6, #16
 8003bc0:	4443      	add	r3, r8
 8003bc2:	f100 0e10 	add.w	lr, r0, #16
 8003bc6:	3c0c      	subs	r4, #12
 8003bc8:	f1a8 060c 	sub.w	r6, r8, #12
 8003bcc:	f108 0210 	add.w	r2, r8, #16
 8003bd0:	ed1e 5a02 	vldr	s10, [lr, #-8]
 8003bd4:	ed57 5a02 	vldr	s11, [r7, #-8]
 8003bd8:	ed55 7a02 	vldr	s15, [r5, #-8]
 8003bdc:	ed52 1a02 	vldr	s3, [r2, #-8]
 8003be0:	ed57 6a01 	vldr	s13, [r7, #-4]
 8003be4:	ed1e 0a01 	vldr	s0, [lr, #-4]
 8003be8:	ed12 1a01 	vldr	s2, [r2, #-4]
 8003bec:	ed15 8a01 	vldr	s16, [r5, #-4]
 8003bf0:	ee35 4a25 	vadd.f32	s8, s10, s11
 8003bf4:	ee30 6a26 	vadd.f32	s12, s0, s13
 8003bf8:	ee37 7a84 	vadd.f32	s14, s15, s8
 8003bfc:	ee30 0a66 	vsub.f32	s0, s0, s13
 8003c00:	ee37 7a21 	vadd.f32	s14, s14, s3
 8003c04:	ee75 5a65 	vsub.f32	s11, s10, s11
 8003c08:	ed0e 7a02 	vstr	s14, [lr, #-8]
 8003c0c:	ed15 7a01 	vldr	s14, [r5, #-4]
 8003c10:	ed52 6a01 	vldr	s13, [r2, #-4]
 8003c14:	ee36 7a07 	vadd.f32	s14, s12, s14
 8003c18:	ee78 aa25 	vadd.f32	s21, s16, s11
 8003c1c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8003c20:	ee70 3a67 	vsub.f32	s7, s0, s15
 8003c24:	ed0e 7a01 	vstr	s14, [lr, #-4]
 8003c28:	ed96 7a02 	vldr	s14, [r6, #8]
 8003c2c:	ed9c 2a02 	vldr	s4, [ip, #8]
 8003c30:	ed94 ba02 	vldr	s22, [r4, #8]
 8003c34:	edd3 9a02 	vldr	s19, [r3, #8]
 8003c38:	edd6 2a01 	vldr	s5, [r6, #4]
 8003c3c:	ed9c 9a01 	vldr	s18, [ip, #4]
 8003c40:	ed93 5a01 	vldr	s10, [r3, #4]
 8003c44:	edd4 0a01 	vldr	s1, [r4, #4]
 8003c48:	ee72 6a07 	vadd.f32	s13, s4, s14
 8003c4c:	ee32 2a47 	vsub.f32	s4, s4, s14
 8003c50:	ee7b 8a26 	vadd.f32	s17, s22, s13
 8003c54:	ee79 4a22 	vadd.f32	s9, s18, s5
 8003c58:	ee38 7aa9 	vadd.f32	s14, s17, s19
 8003c5c:	ee79 2a62 	vsub.f32	s5, s18, s5
 8003c60:	ed8c 7a02 	vstr	s14, [ip, #8]
 8003c64:	ed94 7a01 	vldr	s14, [r4, #4]
 8003c68:	edd3 8a01 	vldr	s17, [r3, #4]
 8003c6c:	ee34 7a87 	vadd.f32	s14, s9, s14
 8003c70:	ee3b 3a69 	vsub.f32	s6, s22, s19
 8003c74:	ee37 7a28 	vadd.f32	s14, s14, s17
 8003c78:	ee32 9a60 	vsub.f32	s18, s4, s1
 8003c7c:	ed8c 7a01 	vstr	s14, [ip, #4]
 8003c80:	ed1b 7a01 	vldr	s14, [fp, #-4]
 8003c84:	ed1b aa02 	vldr	s20, [fp, #-8]
 8003c88:	ee73 8a22 	vadd.f32	s17, s6, s5
 8003c8c:	ee39 9a05 	vadd.f32	s18, s18, s10
 8003c90:	ee7a aac1 	vsub.f32	s21, s21, s2
 8003c94:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8003c98:	ee2a ca8a 	vmul.f32	s24, s21, s20
 8003c9c:	ee69 ba07 	vmul.f32	s23, s18, s14
 8003ca0:	ee6a aa87 	vmul.f32	s21, s21, s14
 8003ca4:	ee29 9a0a 	vmul.f32	s18, s18, s20
 8003ca8:	ee63 ca87 	vmul.f32	s25, s7, s14
 8003cac:	ee63 3a8a 	vmul.f32	s7, s7, s20
 8003cb0:	ee28 aa8a 	vmul.f32	s20, s17, s20
 8003cb4:	ee68 8a87 	vmul.f32	s17, s17, s14
 8003cb8:	ee73 3aea 	vsub.f32	s7, s7, s21
 8003cbc:	ee78 8a89 	vadd.f32	s17, s17, s18
 8003cc0:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 8003cc4:	ee3b aaca 	vsub.f32	s20, s23, s20
 8003cc8:	ee34 4a67 	vsub.f32	s8, s8, s15
 8003ccc:	ee76 6acb 	vsub.f32	s13, s13, s22
 8003cd0:	ee36 6a48 	vsub.f32	s12, s12, s16
 8003cd4:	ee74 4ae0 	vsub.f32	s9, s9, s1
 8003cd8:	ed05 7a02 	vstr	s14, [r5, #-8]
 8003cdc:	ed45 3a01 	vstr	s7, [r5, #-4]
 8003ce0:	edc4 8a01 	vstr	s17, [r4, #4]
 8003ce4:	ed84 aa02 	vstr	s20, [r4, #8]
 8003ce8:	ed5a 3a04 	vldr	s7, [sl, #-16]
 8003cec:	ee36 7ae9 	vsub.f32	s14, s13, s19
 8003cf0:	ee74 4ac5 	vsub.f32	s9, s9, s10
 8003cf4:	ed5a 6a03 	vldr	s13, [sl, #-12]
 8003cf8:	ee34 4a61 	vsub.f32	s8, s8, s3
 8003cfc:	ee36 6a41 	vsub.f32	s12, s12, s2
 8003d00:	ee67 8a63 	vnmul.f32	s17, s14, s7
 8003d04:	ee66 9a26 	vmul.f32	s19, s12, s13
 8003d08:	ee24 9a23 	vmul.f32	s18, s8, s7
 8003d0c:	ee26 6a23 	vmul.f32	s12, s12, s7
 8003d10:	ee24 4a26 	vmul.f32	s8, s8, s13
 8003d14:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003d18:	ee64 6aa6 	vmul.f32	s13, s9, s13
 8003d1c:	ee64 4aa3 	vmul.f32	s9, s9, s7
 8003d20:	ee36 6a44 	vsub.f32	s12, s12, s8
 8003d24:	ee37 7a64 	vsub.f32	s14, s14, s9
 8003d28:	ee38 4ae6 	vsub.f32	s8, s17, s13
 8003d2c:	ee79 3a29 	vadd.f32	s7, s18, s19
 8003d30:	ee75 6a60 	vsub.f32	s13, s10, s1
 8003d34:	ee75 5ac8 	vsub.f32	s11, s11, s16
 8003d38:	ee77 7a80 	vadd.f32	s15, s15, s0
 8003d3c:	ed47 3a02 	vstr	s7, [r7, #-8]
 8003d40:	ed07 6a01 	vstr	s12, [r7, #-4]
 8003d44:	ed86 7a01 	vstr	s14, [r6, #4]
 8003d48:	ed86 4a02 	vstr	s8, [r6, #8]
 8003d4c:	ee35 6a81 	vadd.f32	s12, s11, s2
 8003d50:	ee36 7ac2 	vsub.f32	s14, s13, s4
 8003d54:	ed59 5a06 	vldr	s11, [r9, #-24]	; 0xffffffe8
 8003d58:	ed59 6a05 	vldr	s13, [r9, #-20]	; 0xffffffec
 8003d5c:	ee33 3a62 	vsub.f32	s6, s6, s5
 8003d60:	ee77 7ae1 	vsub.f32	s15, s15, s3
 8003d64:	ee67 2a26 	vmul.f32	s5, s14, s13
 8003d68:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8003d6c:	ee26 5a25 	vmul.f32	s10, s12, s11
 8003d70:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8003d74:	ee26 6a26 	vmul.f32	s12, s12, s13
 8003d78:	ee27 7a25 	vmul.f32	s14, s14, s11
 8003d7c:	ee63 6a26 	vmul.f32	s13, s6, s13
 8003d80:	ee23 3a25 	vmul.f32	s6, s6, s11
 8003d84:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8003d88:	ee75 5a24 	vadd.f32	s11, s10, s9
 8003d8c:	ee32 3ac3 	vsub.f32	s6, s5, s6
 8003d90:	ee36 7a87 	vadd.f32	s14, s13, s14
 8003d94:	3901      	subs	r1, #1
 8003d96:	ed42 5a02 	vstr	s11, [r2, #-8]
 8003d9a:	ed42 7a01 	vstr	s15, [r2, #-4]
 8003d9e:	f10e 0e08 	add.w	lr, lr, #8
 8003da2:	ed83 3a02 	vstr	s6, [r3, #8]
 8003da6:	ed83 7a01 	vstr	s14, [r3, #4]
 8003daa:	f1ac 0c08 	sub.w	ip, ip, #8
 8003dae:	f10b 0b08 	add.w	fp, fp, #8
 8003db2:	f105 0508 	add.w	r5, r5, #8
 8003db6:	f1a4 0408 	sub.w	r4, r4, #8
 8003dba:	f10a 0a10 	add.w	sl, sl, #16
 8003dbe:	f107 0708 	add.w	r7, r7, #8
 8003dc2:	f1a6 0608 	sub.w	r6, r6, #8
 8003dc6:	f109 0918 	add.w	r9, r9, #24
 8003dca:	f102 0208 	add.w	r2, r2, #8
 8003dce:	f1a3 0308 	sub.w	r3, r3, #8
 8003dd2:	f47f aefd 	bne.w	8003bd0 <arm_cfft_radix8by4_f32+0x124>
 8003dd6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003dd8:	9902      	ldr	r1, [sp, #8]
 8003dda:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8003dde:	9102      	str	r1, [sp, #8]
 8003de0:	9901      	ldr	r1, [sp, #4]
 8003de2:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8003de6:	9101      	str	r1, [sp, #4]
 8003de8:	9906      	ldr	r1, [sp, #24]
 8003dea:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8003dee:	9106      	str	r1, [sp, #24]
 8003df0:	9903      	ldr	r1, [sp, #12]
 8003df2:	eb01 1102 	add.w	r1, r1, r2, lsl #4
 8003df6:	9103      	str	r1, [sp, #12]
 8003df8:	9905      	ldr	r1, [sp, #20]
 8003dfa:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8003dfe:	9105      	str	r1, [sp, #20]
 8003e00:	9904      	ldr	r1, [sp, #16]
 8003e02:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8003e06:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8003e0a:	9204      	str	r2, [sp, #16]
 8003e0c:	9a00      	ldr	r2, [sp, #0]
 8003e0e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003e12:	9300      	str	r3, [sp, #0]
 8003e14:	9902      	ldr	r1, [sp, #8]
 8003e16:	9d05      	ldr	r5, [sp, #20]
 8003e18:	ed91 4a00 	vldr	s8, [r1]
 8003e1c:	edd5 6a00 	vldr	s13, [r5]
 8003e20:	9b06      	ldr	r3, [sp, #24]
 8003e22:	9c04      	ldr	r4, [sp, #16]
 8003e24:	edd3 7a00 	vldr	s15, [r3]
 8003e28:	ed94 3a00 	vldr	s6, [r4]
 8003e2c:	edd5 4a01 	vldr	s9, [r5, #4]
 8003e30:	edd1 3a01 	vldr	s7, [r1, #4]
 8003e34:	ed94 2a01 	vldr	s4, [r4, #4]
 8003e38:	ed93 7a01 	vldr	s14, [r3, #4]
 8003e3c:	9a01      	ldr	r2, [sp, #4]
 8003e3e:	ee34 6a26 	vadd.f32	s12, s8, s13
 8003e42:	ee73 5aa4 	vadd.f32	s11, s7, s9
 8003e46:	ee37 5a86 	vadd.f32	s10, s15, s12
 8003e4a:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8003e4e:	ee35 5a03 	vadd.f32	s10, s10, s6
 8003e52:	ee74 6a66 	vsub.f32	s13, s8, s13
 8003e56:	ed81 5a00 	vstr	s10, [r1]
 8003e5a:	ed93 5a01 	vldr	s10, [r3, #4]
 8003e5e:	edd4 4a01 	vldr	s9, [r4, #4]
 8003e62:	ee35 5a85 	vadd.f32	s10, s11, s10
 8003e66:	ee37 4a26 	vadd.f32	s8, s14, s13
 8003e6a:	ee35 5a24 	vadd.f32	s10, s10, s9
 8003e6e:	ee73 4ae7 	vsub.f32	s9, s7, s15
 8003e72:	ed81 5a01 	vstr	s10, [r1, #4]
 8003e76:	edd2 1a00 	vldr	s3, [r2]
 8003e7a:	edd2 2a01 	vldr	s5, [r2, #4]
 8003e7e:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 8003e82:	ee34 5a83 	vadd.f32	s10, s9, s6
 8003e86:	ee34 4a42 	vsub.f32	s8, s8, s4
 8003e8a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8003e8e:	ee64 4a21 	vmul.f32	s9, s8, s3
 8003e92:	ee24 4a22 	vmul.f32	s8, s8, s5
 8003e96:	ee65 2a22 	vmul.f32	s5, s10, s5
 8003e9a:	ee25 5a21 	vmul.f32	s10, s10, s3
 8003e9e:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8003ea2:	ee35 5a44 	vsub.f32	s10, s10, s8
 8003ea6:	edc3 2a00 	vstr	s5, [r3]
 8003eaa:	ed83 5a01 	vstr	s10, [r3, #4]
 8003eae:	ee75 5ac7 	vsub.f32	s11, s11, s14
 8003eb2:	9b03      	ldr	r3, [sp, #12]
 8003eb4:	ee36 6a43 	vsub.f32	s12, s12, s6
 8003eb8:	ed93 4a01 	vldr	s8, [r3, #4]
 8003ebc:	ed93 5a00 	vldr	s10, [r3]
 8003ec0:	9b00      	ldr	r3, [sp, #0]
 8003ec2:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8003ec6:	ee66 4a05 	vmul.f32	s9, s12, s10
 8003eca:	ee25 5a85 	vmul.f32	s10, s11, s10
 8003ece:	ee26 6a04 	vmul.f32	s12, s12, s8
 8003ed2:	ee65 5a84 	vmul.f32	s11, s11, s8
 8003ed6:	ee35 6a46 	vsub.f32	s12, s10, s12
 8003eda:	ee74 5aa5 	vadd.f32	s11, s9, s11
 8003ede:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8003ee2:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8003ee6:	ed85 6a01 	vstr	s12, [r5, #4]
 8003eea:	edc5 5a00 	vstr	s11, [r5]
 8003eee:	edd3 5a01 	vldr	s11, [r3, #4]
 8003ef2:	edd3 6a00 	vldr	s13, [r3]
 8003ef6:	ee37 7a02 	vadd.f32	s14, s14, s4
 8003efa:	ee77 7ac3 	vsub.f32	s15, s15, s6
 8003efe:	ee27 6a26 	vmul.f32	s12, s14, s13
 8003f02:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8003f06:	ee27 7a25 	vmul.f32	s14, s14, s11
 8003f0a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8003f0e:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8003f12:	ee76 7a27 	vadd.f32	s15, s12, s15
 8003f16:	ed84 7a01 	vstr	s14, [r4, #4]
 8003f1a:	edc4 7a00 	vstr	s15, [r4]
 8003f1e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003f20:	9100      	str	r1, [sp, #0]
 8003f22:	6862      	ldr	r2, [r4, #4]
 8003f24:	2304      	movs	r3, #4
 8003f26:	f000 f9d3 	bl	80042d0 <arm_radix8_butterfly_f32>
 8003f2a:	9807      	ldr	r0, [sp, #28]
 8003f2c:	9900      	ldr	r1, [sp, #0]
 8003f2e:	6862      	ldr	r2, [r4, #4]
 8003f30:	2304      	movs	r3, #4
 8003f32:	f000 f9cd 	bl	80042d0 <arm_radix8_butterfly_f32>
 8003f36:	9808      	ldr	r0, [sp, #32]
 8003f38:	9900      	ldr	r1, [sp, #0]
 8003f3a:	6862      	ldr	r2, [r4, #4]
 8003f3c:	2304      	movs	r3, #4
 8003f3e:	f000 f9c7 	bl	80042d0 <arm_radix8_butterfly_f32>
 8003f42:	9900      	ldr	r1, [sp, #0]
 8003f44:	6862      	ldr	r2, [r4, #4]
 8003f46:	4640      	mov	r0, r8
 8003f48:	2304      	movs	r3, #4
 8003f4a:	b00d      	add	sp, #52	; 0x34
 8003f4c:	ecbd 8b0a 	vpop	{d8-d12}
 8003f50:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f54:	f000 b9bc 	b.w	80042d0 <arm_radix8_butterfly_f32>

08003f58 <arm_cfft_f32>:
 8003f58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f5c:	2a01      	cmp	r2, #1
 8003f5e:	8805      	ldrh	r5, [r0, #0]
 8003f60:	4607      	mov	r7, r0
 8003f62:	4690      	mov	r8, r2
 8003f64:	460c      	mov	r4, r1
 8003f66:	4699      	mov	r9, r3
 8003f68:	d05c      	beq.n	8004024 <arm_cfft_f32+0xcc>
 8003f6a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8003f6e:	d054      	beq.n	800401a <arm_cfft_f32+0xc2>
 8003f70:	d810      	bhi.n	8003f94 <arm_cfft_f32+0x3c>
 8003f72:	2d40      	cmp	r5, #64	; 0x40
 8003f74:	d015      	beq.n	8003fa2 <arm_cfft_f32+0x4a>
 8003f76:	d94c      	bls.n	8004012 <arm_cfft_f32+0xba>
 8003f78:	2d80      	cmp	r5, #128	; 0x80
 8003f7a:	d103      	bne.n	8003f84 <arm_cfft_f32+0x2c>
 8003f7c:	4621      	mov	r1, r4
 8003f7e:	4638      	mov	r0, r7
 8003f80:	f7ff fcc2 	bl	8003908 <arm_cfft_radix8by2_f32>
 8003f84:	f1b9 0f00 	cmp.w	r9, #0
 8003f88:	d114      	bne.n	8003fb4 <arm_cfft_f32+0x5c>
 8003f8a:	f1b8 0f01 	cmp.w	r8, #1
 8003f8e:	d019      	beq.n	8003fc4 <arm_cfft_f32+0x6c>
 8003f90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f94:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8003f98:	d03f      	beq.n	800401a <arm_cfft_f32+0xc2>
 8003f9a:	d933      	bls.n	8004004 <arm_cfft_f32+0xac>
 8003f9c:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8003fa0:	d1f0      	bne.n	8003f84 <arm_cfft_f32+0x2c>
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	4629      	mov	r1, r5
 8003fa8:	4620      	mov	r0, r4
 8003faa:	f000 f991 	bl	80042d0 <arm_radix8_butterfly_f32>
 8003fae:	f1b9 0f00 	cmp.w	r9, #0
 8003fb2:	d0ea      	beq.n	8003f8a <arm_cfft_f32+0x32>
 8003fb4:	68ba      	ldr	r2, [r7, #8]
 8003fb6:	89b9      	ldrh	r1, [r7, #12]
 8003fb8:	4620      	mov	r0, r4
 8003fba:	f000 f845 	bl	8004048 <arm_bitreversal_32>
 8003fbe:	f1b8 0f01 	cmp.w	r8, #1
 8003fc2:	d1e5      	bne.n	8003f90 <arm_cfft_f32+0x38>
 8003fc4:	ee07 5a90 	vmov	s15, r5
 8003fc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fcc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003fd0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003fd4:	2d00      	cmp	r5, #0
 8003fd6:	d0db      	beq.n	8003f90 <arm_cfft_f32+0x38>
 8003fd8:	f104 0108 	add.w	r1, r4, #8
 8003fdc:	2300      	movs	r3, #0
 8003fde:	3301      	adds	r3, #1
 8003fe0:	429d      	cmp	r5, r3
 8003fe2:	f101 0108 	add.w	r1, r1, #8
 8003fe6:	ed11 7a04 	vldr	s14, [r1, #-16]
 8003fea:	ed51 7a03 	vldr	s15, [r1, #-12]
 8003fee:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003ff2:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8003ff6:	ed01 7a04 	vstr	s14, [r1, #-16]
 8003ffa:	ed41 7a03 	vstr	s15, [r1, #-12]
 8003ffe:	d1ee      	bne.n	8003fde <arm_cfft_f32+0x86>
 8004000:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004004:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8004008:	d0cb      	beq.n	8003fa2 <arm_cfft_f32+0x4a>
 800400a:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800400e:	d0b5      	beq.n	8003f7c <arm_cfft_f32+0x24>
 8004010:	e7b8      	b.n	8003f84 <arm_cfft_f32+0x2c>
 8004012:	2d10      	cmp	r5, #16
 8004014:	d0b2      	beq.n	8003f7c <arm_cfft_f32+0x24>
 8004016:	2d20      	cmp	r5, #32
 8004018:	d1b4      	bne.n	8003f84 <arm_cfft_f32+0x2c>
 800401a:	4621      	mov	r1, r4
 800401c:	4638      	mov	r0, r7
 800401e:	f7ff fd45 	bl	8003aac <arm_cfft_radix8by4_f32>
 8004022:	e7af      	b.n	8003f84 <arm_cfft_f32+0x2c>
 8004024:	b16d      	cbz	r5, 8004042 <arm_cfft_f32+0xea>
 8004026:	310c      	adds	r1, #12
 8004028:	2600      	movs	r6, #0
 800402a:	ed51 7a02 	vldr	s15, [r1, #-8]
 800402e:	3601      	adds	r6, #1
 8004030:	eef1 7a67 	vneg.f32	s15, s15
 8004034:	42b5      	cmp	r5, r6
 8004036:	ed41 7a02 	vstr	s15, [r1, #-8]
 800403a:	f101 0108 	add.w	r1, r1, #8
 800403e:	d1f4      	bne.n	800402a <arm_cfft_f32+0xd2>
 8004040:	e793      	b.n	8003f6a <arm_cfft_f32+0x12>
 8004042:	2b00      	cmp	r3, #0
 8004044:	d0a4      	beq.n	8003f90 <arm_cfft_f32+0x38>
 8004046:	e7b5      	b.n	8003fb4 <arm_cfft_f32+0x5c>

08004048 <arm_bitreversal_32>:
 8004048:	b1e9      	cbz	r1, 8004086 <arm_bitreversal_32+0x3e>
 800404a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800404c:	2500      	movs	r5, #0
 800404e:	f102 0e02 	add.w	lr, r2, #2
 8004052:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 8004056:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800405a:	08a4      	lsrs	r4, r4, #2
 800405c:	089b      	lsrs	r3, r3, #2
 800405e:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 8004062:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 8004066:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800406a:	00a6      	lsls	r6, r4, #2
 800406c:	009b      	lsls	r3, r3, #2
 800406e:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 8004072:	3304      	adds	r3, #4
 8004074:	1d34      	adds	r4, r6, #4
 8004076:	3502      	adds	r5, #2
 8004078:	58c6      	ldr	r6, [r0, r3]
 800407a:	5907      	ldr	r7, [r0, r4]
 800407c:	50c7      	str	r7, [r0, r3]
 800407e:	428d      	cmp	r5, r1
 8004080:	5106      	str	r6, [r0, r4]
 8004082:	d3e6      	bcc.n	8004052 <arm_bitreversal_32+0xa>
 8004084:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004086:	4770      	bx	lr

08004088 <arm_cmplx_mag_f32>:
 8004088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800408c:	ed2d 8b02 	vpush	{d8}
 8004090:	0897      	lsrs	r7, r2, #2
 8004092:	b084      	sub	sp, #16
 8004094:	d077      	beq.n	8004186 <arm_cmplx_mag_f32+0xfe>
 8004096:	f04f 0800 	mov.w	r8, #0
 800409a:	f100 0420 	add.w	r4, r0, #32
 800409e:	f101 0510 	add.w	r5, r1, #16
 80040a2:	463e      	mov	r6, r7
 80040a4:	ed14 0a08 	vldr	s0, [r4, #-32]	; 0xffffffe0
 80040a8:	ed54 7a07 	vldr	s15, [r4, #-28]	; 0xffffffe4
 80040ac:	ee20 0a00 	vmul.f32	s0, s0, s0
 80040b0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80040b4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80040b8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80040bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040c0:	f2c0 80c5 	blt.w	800424e <arm_cmplx_mag_f32+0x1c6>
 80040c4:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80040c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040cc:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80040d0:	f100 80cb 	bmi.w	800426a <arm_cmplx_mag_f32+0x1e2>
 80040d4:	ed05 8a04 	vstr	s16, [r5, #-16]
 80040d8:	ed14 0a06 	vldr	s0, [r4, #-24]	; 0xffffffe8
 80040dc:	ed54 7a05 	vldr	s15, [r4, #-20]	; 0xffffffec
 80040e0:	ee20 0a00 	vmul.f32	s0, s0, s0
 80040e4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80040e8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80040ec:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80040f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040f4:	f2c0 80a8 	blt.w	8004248 <arm_cmplx_mag_f32+0x1c0>
 80040f8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80040fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004100:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8004104:	f100 80a8 	bmi.w	8004258 <arm_cmplx_mag_f32+0x1d0>
 8004108:	ed05 8a03 	vstr	s16, [r5, #-12]
 800410c:	ed14 0a04 	vldr	s0, [r4, #-16]
 8004110:	ed54 7a03 	vldr	s15, [r4, #-12]
 8004114:	ee20 0a00 	vmul.f32	s0, s0, s0
 8004118:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800411c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8004120:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8004124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004128:	f2c0 808b 	blt.w	8004242 <arm_cmplx_mag_f32+0x1ba>
 800412c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8004130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004134:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8004138:	f100 80a9 	bmi.w	800428e <arm_cmplx_mag_f32+0x206>
 800413c:	ed05 8a02 	vstr	s16, [r5, #-8]
 8004140:	ed14 0a02 	vldr	s0, [r4, #-8]
 8004144:	ed54 7a01 	vldr	s15, [r4, #-4]
 8004148:	ee20 0a00 	vmul.f32	s0, s0, s0
 800414c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004150:	ee30 0a27 	vadd.f32	s0, s0, s15
 8004154:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8004158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800415c:	db6e      	blt.n	800423c <arm_cmplx_mag_f32+0x1b4>
 800415e:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8004162:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004166:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800416a:	f100 8087 	bmi.w	800427c <arm_cmplx_mag_f32+0x1f4>
 800416e:	ed05 8a01 	vstr	s16, [r5, #-4]
 8004172:	3e01      	subs	r6, #1
 8004174:	f104 0420 	add.w	r4, r4, #32
 8004178:	f105 0510 	add.w	r5, r5, #16
 800417c:	d192      	bne.n	80040a4 <arm_cmplx_mag_f32+0x1c>
 800417e:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 8004182:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 8004186:	f012 0203 	ands.w	r2, r2, #3
 800418a:	d052      	beq.n	8004232 <arm_cmplx_mag_f32+0x1aa>
 800418c:	ed90 0a00 	vldr	s0, [r0]
 8004190:	edd0 7a01 	vldr	s15, [r0, #4]
 8004194:	ee20 0a00 	vmul.f32	s0, s0, s0
 8004198:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800419c:	2300      	movs	r3, #0
 800419e:	ee37 0a80 	vadd.f32	s0, s15, s0
 80041a2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80041a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041aa:	bfb8      	it	lt
 80041ac:	600b      	strlt	r3, [r1, #0]
 80041ae:	db08      	blt.n	80041c2 <arm_cmplx_mag_f32+0x13a>
 80041b0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80041b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041b8:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80041bc:	d479      	bmi.n	80042b2 <arm_cmplx_mag_f32+0x22a>
 80041be:	ed81 8a00 	vstr	s16, [r1]
 80041c2:	3a01      	subs	r2, #1
 80041c4:	d035      	beq.n	8004232 <arm_cmplx_mag_f32+0x1aa>
 80041c6:	ed90 0a02 	vldr	s0, [r0, #8]
 80041ca:	edd0 7a03 	vldr	s15, [r0, #12]
 80041ce:	ee20 0a00 	vmul.f32	s0, s0, s0
 80041d2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80041d6:	2300      	movs	r3, #0
 80041d8:	ee37 0a80 	vadd.f32	s0, s15, s0
 80041dc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80041e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041e4:	bfb8      	it	lt
 80041e6:	604b      	strlt	r3, [r1, #4]
 80041e8:	db08      	blt.n	80041fc <arm_cmplx_mag_f32+0x174>
 80041ea:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80041ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041f2:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80041f6:	d453      	bmi.n	80042a0 <arm_cmplx_mag_f32+0x218>
 80041f8:	ed81 8a01 	vstr	s16, [r1, #4]
 80041fc:	2a01      	cmp	r2, #1
 80041fe:	d018      	beq.n	8004232 <arm_cmplx_mag_f32+0x1aa>
 8004200:	ed90 0a04 	vldr	s0, [r0, #16]
 8004204:	edd0 7a05 	vldr	s15, [r0, #20]
 8004208:	ee20 0a00 	vmul.f32	s0, s0, s0
 800420c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004210:	2300      	movs	r3, #0
 8004212:	ee30 0a27 	vadd.f32	s0, s0, s15
 8004216:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800421a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800421e:	db19      	blt.n	8004254 <arm_cmplx_mag_f32+0x1cc>
 8004220:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8004224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004228:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800422c:	d44a      	bmi.n	80042c4 <arm_cmplx_mag_f32+0x23c>
 800422e:	ed81 8a02 	vstr	s16, [r1, #8]
 8004232:	b004      	add	sp, #16
 8004234:	ecbd 8b02 	vpop	{d8}
 8004238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800423c:	f845 8c04 	str.w	r8, [r5, #-4]
 8004240:	e797      	b.n	8004172 <arm_cmplx_mag_f32+0xea>
 8004242:	f845 8c08 	str.w	r8, [r5, #-8]
 8004246:	e77b      	b.n	8004140 <arm_cmplx_mag_f32+0xb8>
 8004248:	f845 8c0c 	str.w	r8, [r5, #-12]
 800424c:	e75e      	b.n	800410c <arm_cmplx_mag_f32+0x84>
 800424e:	f845 8c10 	str.w	r8, [r5, #-16]
 8004252:	e741      	b.n	80040d8 <arm_cmplx_mag_f32+0x50>
 8004254:	608b      	str	r3, [r1, #8]
 8004256:	e7ec      	b.n	8004232 <arm_cmplx_mag_f32+0x1aa>
 8004258:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800425c:	9001      	str	r0, [sp, #4]
 800425e:	f000 fb35 	bl	80048cc <sqrtf>
 8004262:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8004266:	9801      	ldr	r0, [sp, #4]
 8004268:	e74e      	b.n	8004108 <arm_cmplx_mag_f32+0x80>
 800426a:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800426e:	9001      	str	r0, [sp, #4]
 8004270:	f000 fb2c 	bl	80048cc <sqrtf>
 8004274:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8004278:	9801      	ldr	r0, [sp, #4]
 800427a:	e72b      	b.n	80040d4 <arm_cmplx_mag_f32+0x4c>
 800427c:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8004280:	9001      	str	r0, [sp, #4]
 8004282:	f000 fb23 	bl	80048cc <sqrtf>
 8004286:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800428a:	9801      	ldr	r0, [sp, #4]
 800428c:	e76f      	b.n	800416e <arm_cmplx_mag_f32+0xe6>
 800428e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8004292:	9001      	str	r0, [sp, #4]
 8004294:	f000 fb1a 	bl	80048cc <sqrtf>
 8004298:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800429c:	9801      	ldr	r0, [sp, #4]
 800429e:	e74d      	b.n	800413c <arm_cmplx_mag_f32+0xb4>
 80042a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80042a4:	9201      	str	r2, [sp, #4]
 80042a6:	f000 fb11 	bl	80048cc <sqrtf>
 80042aa:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 80042ae:	9903      	ldr	r1, [sp, #12]
 80042b0:	e7a2      	b.n	80041f8 <arm_cmplx_mag_f32+0x170>
 80042b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80042b6:	9201      	str	r2, [sp, #4]
 80042b8:	f000 fb08 	bl	80048cc <sqrtf>
 80042bc:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 80042c0:	9903      	ldr	r1, [sp, #12]
 80042c2:	e77c      	b.n	80041be <arm_cmplx_mag_f32+0x136>
 80042c4:	9101      	str	r1, [sp, #4]
 80042c6:	f000 fb01 	bl	80048cc <sqrtf>
 80042ca:	9901      	ldr	r1, [sp, #4]
 80042cc:	e7af      	b.n	800422e <arm_cmplx_mag_f32+0x1a6>
 80042ce:	bf00      	nop

080042d0 <arm_radix8_butterfly_f32>:
 80042d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042d4:	ed2d 8b10 	vpush	{d8-d15}
 80042d8:	b093      	sub	sp, #76	; 0x4c
 80042da:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
 80042de:	4603      	mov	r3, r0
 80042e0:	3304      	adds	r3, #4
 80042e2:	ed9f bac0 	vldr	s22, [pc, #768]	; 80045e4 <arm_radix8_butterfly_f32+0x314>
 80042e6:	9010      	str	r0, [sp, #64]	; 0x40
 80042e8:	468b      	mov	fp, r1
 80042ea:	9311      	str	r3, [sp, #68]	; 0x44
 80042ec:	4689      	mov	r9, r1
 80042ee:	9c10      	ldr	r4, [sp, #64]	; 0x40
 80042f0:	ea4f 05db 	mov.w	r5, fp, lsr #3
 80042f4:	eb04 1245 	add.w	r2, r4, r5, lsl #5
 80042f8:	eb02 1105 	add.w	r1, r2, r5, lsl #4
 80042fc:	eba5 0385 	sub.w	r3, r5, r5, lsl #2
 8004300:	ea4f 08c5 	mov.w	r8, r5, lsl #3
 8004304:	ea4f 1e05 	mov.w	lr, r5, lsl #4
 8004308:	eb05 0a85 	add.w	sl, r5, r5, lsl #2
 800430c:	9100      	str	r1, [sp, #0]
 800430e:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8004312:	f108 0004 	add.w	r0, r8, #4
 8004316:	f10e 0104 	add.w	r1, lr, #4
 800431a:	462e      	mov	r6, r5
 800431c:	4420      	add	r0, r4
 800431e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004322:	4421      	add	r1, r4
 8004324:	ea4f 04ca 	mov.w	r4, sl, lsl #3
 8004328:	960d      	str	r6, [sp, #52]	; 0x34
 800432a:	9402      	str	r4, [sp, #8]
 800432c:	012c      	lsls	r4, r5, #4
 800432e:	ebc6 0cc6 	rsb	ip, r6, r6, lsl #3
 8004332:	9403      	str	r4, [sp, #12]
 8004334:	00ec      	lsls	r4, r5, #3
 8004336:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8004338:	9404      	str	r4, [sp, #16]
 800433a:	ea4f 04cc 	mov.w	r4, ip, lsl #3
 800433e:	9405      	str	r4, [sp, #20]
 8004340:	016c      	lsls	r4, r5, #5
 8004342:	9401      	str	r4, [sp, #4]
 8004344:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004346:	9c00      	ldr	r4, [sp, #0]
 8004348:	eb03 1746 	add.w	r7, r3, r6, lsl #5
 800434c:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 8004350:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8004354:	f04f 0c00 	mov.w	ip, #0
 8004358:	edd6 6a00 	vldr	s13, [r6]
 800435c:	edd7 1a00 	vldr	s3, [r7]
 8004360:	ed15 aa01 	vldr	s20, [r5, #-4]
 8004364:	edd2 5a00 	vldr	s11, [r2]
 8004368:	ed51 9a01 	vldr	s19, [r1, #-4]
 800436c:	ed94 6a00 	vldr	s12, [r4]
 8004370:	ed50 7a01 	vldr	s15, [r0, #-4]
 8004374:	ed93 3a00 	vldr	s6, [r3]
 8004378:	ee39 0a86 	vadd.f32	s0, s19, s12
 800437c:	ee33 2a21 	vadd.f32	s4, s6, s3
 8004380:	ee37 5aa6 	vadd.f32	s10, s15, s13
 8004384:	ee7a 4a25 	vadd.f32	s9, s20, s11
 8004388:	ee35 7a02 	vadd.f32	s14, s10, s4
 800438c:	ee34 4a80 	vadd.f32	s8, s9, s0
 8004390:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004394:	ee74 6a07 	vadd.f32	s13, s8, s14
 8004398:	ee34 4a47 	vsub.f32	s8, s8, s14
 800439c:	ed45 6a01 	vstr	s13, [r5, #-4]
 80043a0:	ed82 4a00 	vstr	s8, [r2]
 80043a4:	edd0 6a00 	vldr	s13, [r0]
 80043a8:	ed96 9a01 	vldr	s18, [r6, #4]
 80043ac:	edd3 2a01 	vldr	s5, [r3, #4]
 80043b0:	edd7 8a01 	vldr	s17, [r7, #4]
 80043b4:	edd5 0a00 	vldr	s1, [r5]
 80043b8:	edd2 3a01 	vldr	s7, [r2, #4]
 80043bc:	ed94 8a01 	vldr	s16, [r4, #4]
 80043c0:	ed91 7a00 	vldr	s14, [r1]
 80043c4:	ee33 3a61 	vsub.f32	s6, s6, s3
 80043c8:	ee36 4ac9 	vsub.f32	s8, s13, s18
 80043cc:	ee72 aae8 	vsub.f32	s21, s5, s17
 80043d0:	ee77 1ac3 	vsub.f32	s3, s15, s6
 80043d4:	ee34 1a2a 	vadd.f32	s2, s8, s21
 80043d8:	ee77 7a83 	vadd.f32	s15, s15, s6
 80043dc:	ee34 4a6a 	vsub.f32	s8, s8, s21
 80043e0:	ee30 3aa3 	vadd.f32	s6, s1, s7
 80043e4:	ee39 6ac6 	vsub.f32	s12, s19, s12
 80043e8:	ee70 3ae3 	vsub.f32	s7, s1, s7
 80043ec:	ee72 2aa8 	vadd.f32	s5, s5, s17
 80043f0:	ee77 0a08 	vadd.f32	s1, s14, s16
 80043f4:	ee21 1a0b 	vmul.f32	s2, s2, s22
 80043f8:	ee37 7a48 	vsub.f32	s14, s14, s16
 80043fc:	ee61 1a8b 	vmul.f32	s3, s3, s22
 8004400:	ee7a 5a65 	vsub.f32	s11, s20, s11
 8004404:	ee76 6a89 	vadd.f32	s13, s13, s18
 8004408:	ee24 4a0b 	vmul.f32	s8, s8, s22
 800440c:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8004410:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8004414:	ee35 5a42 	vsub.f32	s10, s10, s4
 8004418:	ee36 0aa2 	vadd.f32	s0, s13, s5
 800441c:	ee33 2a20 	vadd.f32	s4, s6, s1
 8004420:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8004424:	ee33 3a60 	vsub.f32	s6, s6, s1
 8004428:	ee75 2aa1 	vadd.f32	s5, s11, s3
 800442c:	ee77 0a01 	vadd.f32	s1, s14, s2
 8004430:	ee75 5ae1 	vsub.f32	s11, s11, s3
 8004434:	ee37 7a41 	vsub.f32	s14, s14, s2
 8004438:	ee73 1a84 	vadd.f32	s3, s7, s8
 800443c:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8004440:	ee76 3a27 	vadd.f32	s7, s12, s15
 8004444:	ee76 7a67 	vsub.f32	s15, s12, s15
 8004448:	ee32 8a00 	vadd.f32	s16, s4, s0
 800444c:	ee33 1a45 	vsub.f32	s2, s6, s10
 8004450:	ee32 2a40 	vsub.f32	s4, s4, s0
 8004454:	ee35 5a03 	vadd.f32	s10, s10, s6
 8004458:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800445c:	ee32 3aa0 	vadd.f32	s6, s5, s1
 8004460:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8004464:	ee34 6a67 	vsub.f32	s12, s8, s15
 8004468:	ee75 4a87 	vadd.f32	s9, s11, s14
 800446c:	ee72 2ae0 	vsub.f32	s5, s5, s1
 8004470:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8004474:	ee77 7a84 	vadd.f32	s15, s15, s8
 8004478:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800447c:	44dc      	add	ip, fp
 800447e:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8004482:	45e1      	cmp	r9, ip
 8004484:	ed85 8a00 	vstr	s16, [r5]
 8004488:	ed82 2a01 	vstr	s4, [r2, #4]
 800448c:	4455      	add	r5, sl
 800448e:	ed01 0a01 	vstr	s0, [r1, #-4]
 8004492:	4452      	add	r2, sl
 8004494:	edc4 6a00 	vstr	s13, [r4]
 8004498:	ed81 1a00 	vstr	s2, [r1]
 800449c:	ed84 5a01 	vstr	s10, [r4, #4]
 80044a0:	4451      	add	r1, sl
 80044a2:	ed00 3a01 	vstr	s6, [r0, #-4]
 80044a6:	4454      	add	r4, sl
 80044a8:	edc7 2a00 	vstr	s5, [r7]
 80044ac:	edc6 4a00 	vstr	s9, [r6]
 80044b0:	ed83 7a00 	vstr	s14, [r3]
 80044b4:	edc0 5a00 	vstr	s11, [r0]
 80044b8:	edc7 3a01 	vstr	s7, [r7, #4]
 80044bc:	4450      	add	r0, sl
 80044be:	ed86 6a01 	vstr	s12, [r6, #4]
 80044c2:	4457      	add	r7, sl
 80044c4:	edc3 7a01 	vstr	s15, [r3, #4]
 80044c8:	4456      	add	r6, sl
 80044ca:	4453      	add	r3, sl
 80044cc:	f63f af44 	bhi.w	8004358 <arm_radix8_butterfly_f32+0x88>
 80044d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80044d2:	2b07      	cmp	r3, #7
 80044d4:	f240 81c3 	bls.w	800485e <arm_radix8_butterfly_f32+0x58e>
 80044d8:	9805      	ldr	r0, [sp, #20]
 80044da:	9a01      	ldr	r2, [sp, #4]
 80044dc:	9b03      	ldr	r3, [sp, #12]
 80044de:	9d04      	ldr	r5, [sp, #16]
 80044e0:	9902      	ldr	r1, [sp, #8]
 80044e2:	f100 0c08 	add.w	ip, r0, #8
 80044e6:	9810      	ldr	r0, [sp, #64]	; 0x40
 80044e8:	3208      	adds	r2, #8
 80044ea:	1882      	adds	r2, r0, r2
 80044ec:	3308      	adds	r3, #8
 80044ee:	920a      	str	r2, [sp, #40]	; 0x28
 80044f0:	4602      	mov	r2, r0
 80044f2:	18d3      	adds	r3, r2, r3
 80044f4:	3108      	adds	r1, #8
 80044f6:	3508      	adds	r5, #8
 80044f8:	1851      	adds	r1, r2, r1
 80044fa:	9307      	str	r3, [sp, #28]
 80044fc:	4613      	mov	r3, r2
 80044fe:	442a      	add	r2, r5
 8004500:	9206      	str	r2, [sp, #24]
 8004502:	461a      	mov	r2, r3
 8004504:	4462      	add	r2, ip
 8004506:	f10e 0e0c 	add.w	lr, lr, #12
 800450a:	9205      	str	r2, [sp, #20]
 800450c:	461a      	mov	r2, r3
 800450e:	4472      	add	r2, lr
 8004510:	f108 0808 	add.w	r8, r8, #8
 8004514:	330c      	adds	r3, #12
 8004516:	4440      	add	r0, r8
 8004518:	f04f 0e00 	mov.w	lr, #0
 800451c:	9203      	str	r2, [sp, #12]
 800451e:	9304      	str	r3, [sp, #16]
 8004520:	465a      	mov	r2, fp
 8004522:	464b      	mov	r3, r9
 8004524:	46f3      	mov	fp, lr
 8004526:	46d1      	mov	r9, sl
 8004528:	9009      	str	r0, [sp, #36]	; 0x24
 800452a:	9108      	str	r1, [sp, #32]
 800452c:	f04f 0801 	mov.w	r8, #1
 8004530:	469a      	mov	sl, r3
 8004532:	4696      	mov	lr, r2
 8004534:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004536:	449b      	add	fp, r3
 8004538:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800453a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800453e:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 8004542:	eb02 00cb 	add.w	r0, r2, fp, lsl #3
 8004546:	eb00 04cb 	add.w	r4, r0, fp, lsl #3
 800454a:	eb04 05cb 	add.w	r5, r4, fp, lsl #3
 800454e:	eb05 06cb 	add.w	r6, r5, fp, lsl #3
 8004552:	930c      	str	r3, [sp, #48]	; 0x30
 8004554:	eb06 07cb 	add.w	r7, r6, fp, lsl #3
 8004558:	ebab 038b 	sub.w	r3, fp, fp, lsl #2
 800455c:	920b      	str	r2, [sp, #44]	; 0x2c
 800455e:	eb07 1203 	add.w	r2, r7, r3, lsl #4
 8004562:	eb02 0ccb 	add.w	ip, r2, fp, lsl #3
 8004566:	eb0c 03cb 	add.w	r3, ip, fp, lsl #3
 800456a:	9202      	str	r2, [sp, #8]
 800456c:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 8004570:	9301      	str	r3, [sp, #4]
 8004572:	4613      	mov	r3, r2
 8004574:	edd3 da01 	vldr	s27, [r3, #4]
 8004578:	9b01      	ldr	r3, [sp, #4]
 800457a:	edd0 7a00 	vldr	s15, [r0]
 800457e:	ed93 da01 	vldr	s26, [r3, #4]
 8004582:	9b02      	ldr	r3, [sp, #8]
 8004584:	edcd 7a02 	vstr	s15, [sp, #8]
 8004588:	ed93 ca01 	vldr	s24, [r3, #4]
 800458c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800458e:	eddc ca01 	vldr	s25, [ip, #4]
 8004592:	edd3 7a00 	vldr	s15, [r3]
 8004596:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004598:	edcd 7a01 	vstr	s15, [sp, #4]
 800459c:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 80045a0:	eb02 01cb 	add.w	r1, r2, fp, lsl #3
 80045a4:	9200      	str	r2, [sp, #0]
 80045a6:	eb01 02cb 	add.w	r2, r1, fp, lsl #3
 80045aa:	edd3 7a00 	vldr	s15, [r3]
 80045ae:	ed92 fa01 	vldr	s30, [r2, #4]
 80045b2:	9a00      	ldr	r2, [sp, #0]
 80045b4:	edd1 ea01 	vldr	s29, [r1, #4]
 80045b8:	ed92 ea01 	vldr	s28, [r2, #4]
 80045bc:	edd7 ba00 	vldr	s23, [r7]
 80045c0:	edd6 aa00 	vldr	s21, [r6]
 80045c4:	ed95 aa00 	vldr	s20, [r5]
 80045c8:	edd4 9a00 	vldr	s19, [r4]
 80045cc:	edcd 7a00 	vstr	s15, [sp]
 80045d0:	e9dd 7603 	ldrd	r7, r6, [sp, #12]
 80045d4:	e9dd 5405 	ldrd	r5, r4, [sp, #20]
 80045d8:	e9dd 0107 	ldrd	r0, r1, [sp, #28]
 80045dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80045e0:	46c4      	mov	ip, r8
 80045e2:	e001      	b.n	80045e8 <arm_radix8_butterfly_f32+0x318>
 80045e4:	3f3504f3 	.word	0x3f3504f3
 80045e8:	ed91 6a00 	vldr	s12, [r1]
 80045ec:	ed93 5a00 	vldr	s10, [r3]
 80045f0:	edd0 fa00 	vldr	s31, [r0]
 80045f4:	edd4 7a00 	vldr	s15, [r4]
 80045f8:	ed95 7a00 	vldr	s14, [r5]
 80045fc:	ed56 3a01 	vldr	s7, [r6, #-4]
 8004600:	ed17 3a01 	vldr	s6, [r7, #-4]
 8004604:	ed92 2a00 	vldr	s4, [r2]
 8004608:	ed96 0a00 	vldr	s0, [r6]
 800460c:	ee33 8a85 	vadd.f32	s16, s7, s10
 8004610:	ee32 1a06 	vadd.f32	s2, s4, s12
 8004614:	ee33 4a2f 	vadd.f32	s8, s6, s31
 8004618:	ee77 4a87 	vadd.f32	s9, s15, s14
 800461c:	ee78 1a04 	vadd.f32	s3, s16, s8
 8004620:	ee71 6a24 	vadd.f32	s13, s2, s9
 8004624:	ee32 2a46 	vsub.f32	s4, s4, s12
 8004628:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800462c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004630:	ed06 6a01 	vstr	s12, [r6, #-4]
 8004634:	edd4 8a01 	vldr	s17, [r4, #4]
 8004638:	ed92 9a01 	vldr	s18, [r2, #4]
 800463c:	edd7 0a00 	vldr	s1, [r7]
 8004640:	edd1 2a01 	vldr	s5, [r1, #4]
 8004644:	ed95 7a01 	vldr	s14, [r5, #4]
 8004648:	ed93 6a01 	vldr	s12, [r3, #4]
 800464c:	edd0 5a01 	vldr	s11, [r0, #4]
 8004650:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8004654:	ee33 3a6f 	vsub.f32	s6, s6, s31
 8004658:	ee39 5a62 	vsub.f32	s10, s18, s5
 800465c:	ee78 fac7 	vsub.f32	s31, s17, s14
 8004660:	ee38 4a44 	vsub.f32	s8, s16, s8
 8004664:	ee38 7a87 	vadd.f32	s14, s17, s14
 8004668:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800466c:	ee79 2a22 	vadd.f32	s5, s18, s5
 8004670:	ee32 9a27 	vadd.f32	s18, s4, s15
 8004674:	ee72 7a67 	vsub.f32	s15, s4, s15
 8004678:	ee30 2a06 	vadd.f32	s4, s0, s12
 800467c:	ee75 8a6f 	vsub.f32	s17, s10, s31
 8004680:	ee71 4a64 	vsub.f32	s9, s2, s9
 8004684:	ee35 5a2f 	vadd.f32	s10, s10, s31
 8004688:	ee32 1a08 	vadd.f32	s2, s4, s16
 800468c:	ee72 fa87 	vadd.f32	s31, s5, s14
 8004690:	ee32 2a48 	vsub.f32	s4, s4, s16
 8004694:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8004698:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800469c:	ee70 5ae5 	vsub.f32	s11, s1, s11
 80046a0:	ee72 2ac7 	vsub.f32	s5, s5, s14
 80046a4:	ee71 6ae6 	vsub.f32	s13, s3, s13
 80046a8:	ee29 9a0b 	vmul.f32	s18, s18, s22
 80046ac:	ee71 1a6f 	vsub.f32	s3, s2, s31
 80046b0:	ee67 7a8b 	vmul.f32	s15, s15, s22
 80046b4:	ee30 6a46 	vsub.f32	s12, s0, s12
 80046b8:	ee74 0a22 	vadd.f32	s1, s8, s5
 80046bc:	ee36 0a28 	vadd.f32	s0, s12, s17
 80046c0:	ee74 2a62 	vsub.f32	s5, s8, s5
 80046c4:	ee36 6a68 	vsub.f32	s12, s12, s17
 80046c8:	ee32 4a64 	vsub.f32	s8, s4, s9
 80046cc:	ee73 8a09 	vadd.f32	s17, s6, s18
 80046d0:	ee74 4a82 	vadd.f32	s9, s9, s4
 80046d4:	ee33 9a49 	vsub.f32	s18, s6, s18
 80046d8:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 80046dc:	ee35 3a85 	vadd.f32	s6, s11, s10
 80046e0:	ee75 5ac5 	vsub.f32	s11, s11, s10
 80046e4:	ee33 5aa7 	vadd.f32	s10, s7, s15
 80046e8:	ee73 7ae7 	vsub.f32	s15, s7, s15
 80046ec:	ee69 3aa6 	vmul.f32	s7, s19, s13
 80046f0:	ee30 7a68 	vsub.f32	s14, s0, s17
 80046f4:	ee35 8a03 	vadd.f32	s16, s10, s6
 80046f8:	ee38 0a80 	vadd.f32	s0, s17, s0
 80046fc:	ee73 3a82 	vadd.f32	s7, s7, s4
 8004700:	ee69 8aa1 	vmul.f32	s17, s19, s3
 8004704:	ed9d 2a00 	vldr	s4, [sp]
 8004708:	eddd 1a01 	vldr	s3, [sp, #4]
 800470c:	ee35 5a43 	vsub.f32	s10, s10, s6
 8004710:	ee71 fa2f 	vadd.f32	s31, s2, s31
 8004714:	ee37 3aa5 	vadd.f32	s6, s15, s11
 8004718:	ee21 1aa0 	vmul.f32	s2, s3, s1
 800471c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8004720:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 8004724:	ee76 5a49 	vsub.f32	s11, s12, s18
 8004728:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 800472c:	ee39 6a06 	vadd.f32	s12, s18, s12
 8004730:	ee2c 9a84 	vmul.f32	s18, s25, s8
 8004734:	ee21 4a84 	vmul.f32	s8, s3, s8
 8004738:	ee6c 1a07 	vmul.f32	s3, s24, s14
 800473c:	ee22 7a07 	vmul.f32	s14, s4, s14
 8004740:	ee22 2a08 	vmul.f32	s4, s4, s16
 8004744:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8004748:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800474c:	ee31 1a09 	vadd.f32	s2, s2, s18
 8004750:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 8004754:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 8004758:	ee74 0a60 	vsub.f32	s1, s8, s1
 800475c:	ee37 7a48 	vsub.f32	s14, s14, s16
 8004760:	ee2f 4a00 	vmul.f32	s8, s30, s0
 8004764:	ee2b 8a85 	vmul.f32	s16, s23, s10
 8004768:	ee72 1a21 	vadd.f32	s3, s4, s3
 800476c:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 8004770:	ee38 2a89 	vadd.f32	s4, s17, s18
 8004774:	ee2f 5a05 	vmul.f32	s10, s30, s10
 8004778:	ee38 8a04 	vadd.f32	s16, s16, s8
 800477c:	ee2e 9a25 	vmul.f32	s18, s28, s11
 8004780:	ee2a 4a25 	vmul.f32	s8, s20, s11
 8004784:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 8004788:	eddd 5a02 	vldr	s11, [sp, #8]
 800478c:	edc6 fa00 	vstr	s31, [r6]
 8004790:	ee2b 0a80 	vmul.f32	s0, s23, s0
 8004794:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8004798:	ee30 0a45 	vsub.f32	s0, s0, s10
 800479c:	ee6a 4a03 	vmul.f32	s9, s20, s6
 80047a0:	ee65 8aa7 	vmul.f32	s17, s11, s15
 80047a4:	ee2d 5a06 	vmul.f32	s10, s26, s12
 80047a8:	ee2e 3a03 	vmul.f32	s6, s28, s6
 80047ac:	ee6d 7a27 	vmul.f32	s15, s26, s15
 80047b0:	ee25 6a86 	vmul.f32	s12, s11, s12
 80047b4:	ee74 4a89 	vadd.f32	s9, s9, s18
 80047b8:	ee34 3a43 	vsub.f32	s6, s8, s6
 80047bc:	ee78 8a85 	vadd.f32	s17, s17, s10
 80047c0:	ee36 6a67 	vsub.f32	s12, s12, s15
 80047c4:	44f4      	add	ip, lr
 80047c6:	45e2      	cmp	sl, ip
 80047c8:	edc3 3a00 	vstr	s7, [r3]
 80047cc:	edc3 6a01 	vstr	s13, [r3, #4]
 80047d0:	444e      	add	r6, r9
 80047d2:	ed07 1a01 	vstr	s2, [r7, #-4]
 80047d6:	edc7 0a00 	vstr	s1, [r7]
 80047da:	444b      	add	r3, r9
 80047dc:	ed80 2a00 	vstr	s4, [r0]
 80047e0:	edc0 2a01 	vstr	s5, [r0, #4]
 80047e4:	444f      	add	r7, r9
 80047e6:	edc2 1a00 	vstr	s3, [r2]
 80047ea:	ed82 7a01 	vstr	s14, [r2, #4]
 80047ee:	4448      	add	r0, r9
 80047f0:	ed85 8a00 	vstr	s16, [r5]
 80047f4:	ed85 0a01 	vstr	s0, [r5, #4]
 80047f8:	444a      	add	r2, r9
 80047fa:	edc1 4a00 	vstr	s9, [r1]
 80047fe:	444d      	add	r5, r9
 8004800:	ed81 3a01 	vstr	s6, [r1, #4]
 8004804:	edc4 8a00 	vstr	s17, [r4]
 8004808:	ed84 6a01 	vstr	s12, [r4, #4]
 800480c:	4449      	add	r1, r9
 800480e:	444c      	add	r4, r9
 8004810:	f63f aeea 	bhi.w	80045e8 <arm_radix8_butterfly_f32+0x318>
 8004814:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004816:	3308      	adds	r3, #8
 8004818:	930a      	str	r3, [sp, #40]	; 0x28
 800481a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800481c:	3308      	adds	r3, #8
 800481e:	9309      	str	r3, [sp, #36]	; 0x24
 8004820:	9b08      	ldr	r3, [sp, #32]
 8004822:	3308      	adds	r3, #8
 8004824:	9308      	str	r3, [sp, #32]
 8004826:	9b07      	ldr	r3, [sp, #28]
 8004828:	3308      	adds	r3, #8
 800482a:	9307      	str	r3, [sp, #28]
 800482c:	9b06      	ldr	r3, [sp, #24]
 800482e:	3308      	adds	r3, #8
 8004830:	9306      	str	r3, [sp, #24]
 8004832:	9b05      	ldr	r3, [sp, #20]
 8004834:	3308      	adds	r3, #8
 8004836:	9305      	str	r3, [sp, #20]
 8004838:	9b04      	ldr	r3, [sp, #16]
 800483a:	3308      	adds	r3, #8
 800483c:	9304      	str	r3, [sp, #16]
 800483e:	9b03      	ldr	r3, [sp, #12]
 8004840:	3308      	adds	r3, #8
 8004842:	9303      	str	r3, [sp, #12]
 8004844:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004846:	f108 0801 	add.w	r8, r8, #1
 800484a:	4543      	cmp	r3, r8
 800484c:	f47f ae72 	bne.w	8004534 <arm_radix8_butterfly_f32+0x264>
 8004850:	469b      	mov	fp, r3
 8004852:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004854:	00db      	lsls	r3, r3, #3
 8004856:	b29b      	uxth	r3, r3
 8004858:	46d1      	mov	r9, sl
 800485a:	930e      	str	r3, [sp, #56]	; 0x38
 800485c:	e547      	b.n	80042ee <arm_radix8_butterfly_f32+0x1e>
 800485e:	b013      	add	sp, #76	; 0x4c
 8004860:	ecbd 8b10 	vpop	{d8-d15}
 8004864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004868 <__errno>:
 8004868:	4b01      	ldr	r3, [pc, #4]	; (8004870 <__errno+0x8>)
 800486a:	6818      	ldr	r0, [r3, #0]
 800486c:	4770      	bx	lr
 800486e:	bf00      	nop
 8004870:	20000150 	.word	0x20000150

08004874 <__libc_init_array>:
 8004874:	b570      	push	{r4, r5, r6, lr}
 8004876:	4d0d      	ldr	r5, [pc, #52]	; (80048ac <__libc_init_array+0x38>)
 8004878:	4c0d      	ldr	r4, [pc, #52]	; (80048b0 <__libc_init_array+0x3c>)
 800487a:	1b64      	subs	r4, r4, r5
 800487c:	10a4      	asrs	r4, r4, #2
 800487e:	2600      	movs	r6, #0
 8004880:	42a6      	cmp	r6, r4
 8004882:	d109      	bne.n	8004898 <__libc_init_array+0x24>
 8004884:	4d0b      	ldr	r5, [pc, #44]	; (80048b4 <__libc_init_array+0x40>)
 8004886:	4c0c      	ldr	r4, [pc, #48]	; (80048b8 <__libc_init_array+0x44>)
 8004888:	f000 f842 	bl	8004910 <_init>
 800488c:	1b64      	subs	r4, r4, r5
 800488e:	10a4      	asrs	r4, r4, #2
 8004890:	2600      	movs	r6, #0
 8004892:	42a6      	cmp	r6, r4
 8004894:	d105      	bne.n	80048a2 <__libc_init_array+0x2e>
 8004896:	bd70      	pop	{r4, r5, r6, pc}
 8004898:	f855 3b04 	ldr.w	r3, [r5], #4
 800489c:	4798      	blx	r3
 800489e:	3601      	adds	r6, #1
 80048a0:	e7ee      	b.n	8004880 <__libc_init_array+0xc>
 80048a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80048a6:	4798      	blx	r3
 80048a8:	3601      	adds	r6, #1
 80048aa:	e7f2      	b.n	8004892 <__libc_init_array+0x1e>
 80048ac:	08019e38 	.word	0x08019e38
 80048b0:	08019e38 	.word	0x08019e38
 80048b4:	08019e38 	.word	0x08019e38
 80048b8:	08019e3c 	.word	0x08019e3c

080048bc <memset>:
 80048bc:	4402      	add	r2, r0
 80048be:	4603      	mov	r3, r0
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d100      	bne.n	80048c6 <memset+0xa>
 80048c4:	4770      	bx	lr
 80048c6:	f803 1b01 	strb.w	r1, [r3], #1
 80048ca:	e7f9      	b.n	80048c0 <memset+0x4>

080048cc <sqrtf>:
 80048cc:	b508      	push	{r3, lr}
 80048ce:	ed2d 8b02 	vpush	{d8}
 80048d2:	eeb0 8a40 	vmov.f32	s16, s0
 80048d6:	f000 f817 	bl	8004908 <__ieee754_sqrtf>
 80048da:	eeb4 8a48 	vcmp.f32	s16, s16
 80048de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048e2:	d60c      	bvs.n	80048fe <sqrtf+0x32>
 80048e4:	eddf 8a07 	vldr	s17, [pc, #28]	; 8004904 <sqrtf+0x38>
 80048e8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80048ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048f0:	d505      	bpl.n	80048fe <sqrtf+0x32>
 80048f2:	f7ff ffb9 	bl	8004868 <__errno>
 80048f6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80048fa:	2321      	movs	r3, #33	; 0x21
 80048fc:	6003      	str	r3, [r0, #0]
 80048fe:	ecbd 8b02 	vpop	{d8}
 8004902:	bd08      	pop	{r3, pc}
 8004904:	00000000 	.word	0x00000000

08004908 <__ieee754_sqrtf>:
 8004908:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800490c:	4770      	bx	lr
	...

08004910 <_init>:
 8004910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004912:	bf00      	nop
 8004914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004916:	bc08      	pop	{r3}
 8004918:	469e      	mov	lr, r3
 800491a:	4770      	bx	lr

0800491c <_fini>:
 800491c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800491e:	bf00      	nop
 8004920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004922:	bc08      	pop	{r3}
 8004924:	469e      	mov	lr, r3
 8004926:	4770      	bx	lr
