Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 03:07:54 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_31_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 Delay1No20_instance/Y_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.019ns (27.720%)  route 2.657ns (72.280%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 7.263 - 4.000 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.778ns (routing 1.832ns, distribution 0.946ns)
  Clock Net Delay (Destination): 2.603ns (routing 1.663ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=15026, routed)       2.778     3.729    Delay1No20_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X115Y235       FDCE                                         r  Delay1No20_instance/Y_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y235       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.807 r  Delay1No20_instance/Y_reg[27]/Q
                         net (fo=7, routed)           1.109     4.916    Delay1No20_instance/Q[27]
    SLICE_X132Y219       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     5.005 r  Delay1No20_instance/geqOp_carry__0_i_11__0/O
                         net (fo=1, routed)           0.011     5.016    Sum1_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X132Y219       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.171 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.197    Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X132Y220       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     5.249 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.323     5.572    Delay1No20_instance/CO[0]
    SLICE_X136Y223       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     5.623 r  Delay1No20_instance/shiftedFracY_d1[32]_i_5__0/O
                         net (fo=3, routed)           0.262     5.885    Delay1No20_instance/Sum1_1_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X132Y221       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     5.983 r  Delay1No20_instance/shiftedFracY_d1[49]_i_6__0/O
                         net (fo=1, routed)           0.109     6.092    Delay1No20_instance/shiftedFracY_d1[49]_i_6__0_n_0
    SLICE_X132Y221       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     6.241 r  Delay1No20_instance/shiftedFracY_d1[49]_i_3__0/O
                         net (fo=2, routed)           0.147     6.388    Delay1No20_instance/Sum1_1_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X133Y222       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     6.489 r  Delay1No20_instance/shiftedFracY_d1[33]_i_3__0/O
                         net (fo=48, routed)          0.434     6.923    Delay1No21_instance/shiftVal__5[1]
    SLICE_X136Y215       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     7.073 r  Delay1No21_instance/shiftedFracY_d1[9]_i_1__0/O
                         net (fo=2, routed)           0.186     7.259    Delay1No20_instance/Y_reg[26]_0[3]
    SLICE_X135Y219       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     7.355 r  Delay1No20_instance/shiftedFracY_d1[25]_i_1__0/O
                         net (fo=1, routed)           0.050     7.405    Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY[14]
    SLICE_X135Y219       FDRE                                         r  Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=15026, routed)       2.603     7.263    Sum1_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X135Y219       FDRE                                         r  Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/C
                         clock pessimism              0.501     7.764    
                         clock uncertainty           -0.035     7.728    
    SLICE_X135Y219       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.753    Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]
  -------------------------------------------------------------------
                         required time                          7.753    
                         arrival time                          -7.405    
  -------------------------------------------------------------------
                         slack                                  0.349    




