Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Feb 23 21:19:24 2024
| Host         : JohnDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_wrapper_timing_summary_routed.rpt -pb pwm_wrapper_timing_summary_routed.pb -rpx pwm_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       25          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (51)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (6)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: u_inst_clk_div_0/clk_out_q_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: u_inst_clk_div_1/clk_out_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (51)
-------------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (6)
------------------------------
 There are 6 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    196.601        0.000                      0                    6        0.178        0.000                      0                    6        3.000        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        196.601        0.000                      0                    6        0.496        0.000                      0                    6       13.360        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      196.630        0.000                      0                    6        0.496        0.000                      0                    6       13.360        0.000                       0                     8  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        196.601        0.000                      0                    6        0.178        0.000                      0                    6  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      196.601        0.000                      0                    6        0.178        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      196.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.601ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 1.401ns (45.137%)  route 1.703ns (54.863%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 197.943 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 r  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           1.703     0.672    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.796 r  u_inst_clk_div_0/counter_q[0]_i_4__0/O
                         net (fo=1, routed)           0.000     0.796    u_inst_clk_div_0/counter_q[0]_i_4__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.346 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.346    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.617 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     1.617    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.512   197.943    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.547   198.490    
                         clock uncertainty           -0.318   198.173    
    SLICE_X3Y33          FDCE (Setup_fdce_C_D)        0.046   198.219    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.219    
                         arrival time                          -1.617    
  -------------------------------------------------------------------
                         slack                                196.601    

Slack (MET) :             196.821ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 1.220ns (41.740%)  route 1.703ns (58.260%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 r  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           1.703     0.672    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.796 r  u_inst_clk_div_0/counter_q[0]_i_4__0/O
                         net (fo=1, routed)           0.000     0.796    u_inst_clk_div_0/counter_q[0]_i_4__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.436 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.436    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511   197.942    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.571   198.513    
                         clock uncertainty           -0.318   198.196    
    SLICE_X3Y32          FDCE (Setup_fdce_C_D)        0.062   198.258    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -1.436    
  -------------------------------------------------------------------
                         slack                                196.821    

Slack (MET) :             196.881ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 1.160ns (40.519%)  route 1.703ns (59.481%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 r  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           1.703     0.672    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.796 r  u_inst_clk_div_0/counter_q[0]_i_4__0/O
                         net (fo=1, routed)           0.000     0.796    u_inst_clk_div_0/counter_q[0]_i_4__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.376 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.376    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511   197.942    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.571   198.513    
                         clock uncertainty           -0.318   198.196    
    SLICE_X3Y32          FDCE (Setup_fdce_C_D)        0.062   198.258    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                196.881    

Slack (MET) :             197.234ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.807ns (32.153%)  route 1.703ns (67.847%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 r  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           1.703     0.672    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.796 r  u_inst_clk_div_0/counter_q[0]_i_4__0/O
                         net (fo=1, routed)           0.000     0.796    u_inst_clk_div_0/counter_q[0]_i_4__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     1.023 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.023    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511   197.942    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.571   198.513    
                         clock uncertainty           -0.318   198.196    
    SLICE_X3Y32          FDCE (Setup_fdce_C_D)        0.062   198.258    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                197.234    

Slack (MET) :             197.274ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.580ns (23.545%)  route 1.883ns (76.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           1.883     0.853    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X2Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.977 r  u_inst_clk_div_0/clk_out_q_i_1/O
                         net (fo=1, routed)           0.000     0.977    u_inst_clk_div_0/clk_out_d
    SLICE_X2Y32          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511   197.942    u_inst_clk_div_0/clk_out1
    SLICE_X2Y32          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.549   198.491    
                         clock uncertainty           -0.318   198.174    
    SLICE_X2Y32          FDPE (Setup_fdpe_C_D)        0.077   198.251    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                        198.251    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                197.274    

Slack (MET) :             197.477ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.827ns (36.475%)  route 1.440ns (63.525%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 r  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           1.440     0.410    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I0_O)        0.124     0.534 r  u_inst_clk_div_0/counter_q[0]_i_5__0/O
                         net (fo=1, routed)           0.000     0.534    u_inst_clk_div_0/counter_q[0]_i_5__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.781 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.781    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511   197.942    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.571   198.513    
                         clock uncertainty           -0.318   198.196    
    SLICE_X3Y32          FDCE (Setup_fdce_C_D)        0.062   198.258    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                197.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.249ns (41.456%)  route 0.352ns (58.544%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.589    -0.499    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.358 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           0.352    -0.007    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X3Y32          LUT5 (Prop_lut5_I1_O)        0.045     0.038 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.038    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.101 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.101    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.397    -0.499    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.105    -0.394    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.256ns (38.544%)  route 0.408ns (61.456%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.590    -0.498    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.408     0.051    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.045     0.096 r  u_inst_clk_div_0/counter_q[0]_i_5__0/O
                         net (fo=1, routed)           0.000     0.096    u_inst_clk_div_0/counter_q[0]_i_5__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.166 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.166    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.411    -0.485    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.105    -0.380    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.252ns (36.942%)  route 0.430ns (63.058%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.590    -0.498    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 f  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.430     0.073    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.045     0.118 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.118    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.184 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.184    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.411    -0.485    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.105    -0.380    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.053%)  route 0.528ns (73.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.590    -0.498    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 f  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.528     0.171    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.045     0.216 r  u_inst_clk_div_0/clk_out_q_i_1/O
                         net (fo=1, routed)           0.000     0.216    u_inst_clk_div_0/clk_out_d
    SLICE_X2Y32          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X2Y32          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.411    -0.485    
    SLICE_X2Y32          FDPE (Hold_fdpe_C_D)         0.120    -0.365    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.292ns (41.704%)  route 0.408ns (58.296%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.590    -0.498    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.408     0.051    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.045     0.096 r  u_inst_clk_div_0/counter_q[0]_i_5__0/O
                         net (fo=1, routed)           0.000     0.096    u_inst_clk_div_0/counter_q[0]_i_5__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.202 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.202    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.411    -0.485    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.105    -0.380    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.377ns (51.741%)  route 0.352ns (48.259%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.589    -0.499    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.358 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           0.352    -0.007    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X3Y32          LUT5 (Prop_lut5_I1_O)        0.045     0.038 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.038    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.153 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.153    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.229 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     0.229    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.859    -0.895    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.411    -0.484    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.100    -0.384    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.614    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1    wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X2Y32      u_inst_clk_div_0/clk_out_q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y33      u_inst_clk_div_0/counter_q_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y32      u_inst_clk_div_0/clk_out_q_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y32      u_inst_clk_div_0/clk_out_q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y32      u_inst_clk_div_0/clk_out_q_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y32      u_inst_clk_div_0/clk_out_q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      196.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.630ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 1.401ns (45.137%)  route 1.703ns (54.863%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 197.943 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 r  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           1.703     0.672    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.796 r  u_inst_clk_div_0/counter_q[0]_i_4__0/O
                         net (fo=1, routed)           0.000     0.796    u_inst_clk_div_0/counter_q[0]_i_4__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.346 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.346    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.617 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     1.617    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.512   197.943    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.547   198.490    
                         clock uncertainty           -0.289   198.201    
    SLICE_X3Y33          FDCE (Setup_fdce_C_D)        0.046   198.247    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.247    
                         arrival time                          -1.617    
  -------------------------------------------------------------------
                         slack                                196.630    

Slack (MET) :             196.850ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 1.220ns (41.740%)  route 1.703ns (58.260%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 r  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           1.703     0.672    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.796 r  u_inst_clk_div_0/counter_q[0]_i_4__0/O
                         net (fo=1, routed)           0.000     0.796    u_inst_clk_div_0/counter_q[0]_i_4__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.436 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.436    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511   197.942    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.571   198.513    
                         clock uncertainty           -0.289   198.224    
    SLICE_X3Y32          FDCE (Setup_fdce_C_D)        0.062   198.286    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        198.286    
                         arrival time                          -1.436    
  -------------------------------------------------------------------
                         slack                                196.850    

Slack (MET) :             196.910ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 1.160ns (40.519%)  route 1.703ns (59.481%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 r  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           1.703     0.672    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.796 r  u_inst_clk_div_0/counter_q[0]_i_4__0/O
                         net (fo=1, routed)           0.000     0.796    u_inst_clk_div_0/counter_q[0]_i_4__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.376 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.376    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511   197.942    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.571   198.513    
                         clock uncertainty           -0.289   198.224    
    SLICE_X3Y32          FDCE (Setup_fdce_C_D)        0.062   198.286    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        198.286    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                196.910    

Slack (MET) :             197.263ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.807ns (32.153%)  route 1.703ns (67.847%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 r  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           1.703     0.672    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.796 r  u_inst_clk_div_0/counter_q[0]_i_4__0/O
                         net (fo=1, routed)           0.000     0.796    u_inst_clk_div_0/counter_q[0]_i_4__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     1.023 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.023    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511   197.942    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.571   198.513    
                         clock uncertainty           -0.289   198.224    
    SLICE_X3Y32          FDCE (Setup_fdce_C_D)        0.062   198.286    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.286    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                197.263    

Slack (MET) :             197.302ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.580ns (23.545%)  route 1.883ns (76.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           1.883     0.853    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X2Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.977 r  u_inst_clk_div_0/clk_out_q_i_1/O
                         net (fo=1, routed)           0.000     0.977    u_inst_clk_div_0/clk_out_d
    SLICE_X2Y32          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511   197.942    u_inst_clk_div_0/clk_out1
    SLICE_X2Y32          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.549   198.491    
                         clock uncertainty           -0.289   198.202    
    SLICE_X2Y32          FDPE (Setup_fdpe_C_D)        0.077   198.279    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                        198.279    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                197.302    

Slack (MET) :             197.505ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.827ns (36.475%)  route 1.440ns (63.525%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 r  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           1.440     0.410    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I0_O)        0.124     0.534 r  u_inst_clk_div_0/counter_q[0]_i_5__0/O
                         net (fo=1, routed)           0.000     0.534    u_inst_clk_div_0/counter_q[0]_i_5__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.781 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.781    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511   197.942    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.571   198.513    
                         clock uncertainty           -0.289   198.224    
    SLICE_X3Y32          FDCE (Setup_fdce_C_D)        0.062   198.286    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.286    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                197.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.249ns (41.456%)  route 0.352ns (58.544%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.589    -0.499    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.358 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           0.352    -0.007    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X3Y32          LUT5 (Prop_lut5_I1_O)        0.045     0.038 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.038    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.101 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.101    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.397    -0.499    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.105    -0.394    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.256ns (38.544%)  route 0.408ns (61.456%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.590    -0.498    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.408     0.051    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.045     0.096 r  u_inst_clk_div_0/counter_q[0]_i_5__0/O
                         net (fo=1, routed)           0.000     0.096    u_inst_clk_div_0/counter_q[0]_i_5__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.166 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.166    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.411    -0.485    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.105    -0.380    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.252ns (36.942%)  route 0.430ns (63.058%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.590    -0.498    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 f  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.430     0.073    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.045     0.118 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.118    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.184 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.184    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.411    -0.485    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.105    -0.380    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.053%)  route 0.528ns (73.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.590    -0.498    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 f  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.528     0.171    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.045     0.216 r  u_inst_clk_div_0/clk_out_q_i_1/O
                         net (fo=1, routed)           0.000     0.216    u_inst_clk_div_0/clk_out_d
    SLICE_X2Y32          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X2Y32          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.411    -0.485    
    SLICE_X2Y32          FDPE (Hold_fdpe_C_D)         0.120    -0.365    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.292ns (41.704%)  route 0.408ns (58.296%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.590    -0.498    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.408     0.051    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.045     0.096 r  u_inst_clk_div_0/counter_q[0]_i_5__0/O
                         net (fo=1, routed)           0.000     0.096    u_inst_clk_div_0/counter_q[0]_i_5__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.202 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.202    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.411    -0.485    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.105    -0.380    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.377ns (51.741%)  route 0.352ns (48.259%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.589    -0.499    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.358 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           0.352    -0.007    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X3Y32          LUT5 (Prop_lut5_I1_O)        0.045     0.038 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.038    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.153 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.153    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.229 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     0.229    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.859    -0.895    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.411    -0.484    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.100    -0.384    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.614    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1    wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X2Y32      u_inst_clk_div_0/clk_out_q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y33      u_inst_clk_div_0/counter_q_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y32      u_inst_clk_div_0/clk_out_q_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y32      u_inst_clk_div_0/clk_out_q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y32      u_inst_clk_div_0/clk_out_q_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y32      u_inst_clk_div_0/clk_out_q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y32      u_inst_clk_div_0/counter_q_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      196.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.601ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 1.401ns (45.137%)  route 1.703ns (54.863%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 197.943 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 r  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           1.703     0.672    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.796 r  u_inst_clk_div_0/counter_q[0]_i_4__0/O
                         net (fo=1, routed)           0.000     0.796    u_inst_clk_div_0/counter_q[0]_i_4__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.346 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.346    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.617 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     1.617    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.512   197.943    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.547   198.490    
                         clock uncertainty           -0.318   198.173    
    SLICE_X3Y33          FDCE (Setup_fdce_C_D)        0.046   198.219    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.219    
                         arrival time                          -1.617    
  -------------------------------------------------------------------
                         slack                                196.601    

Slack (MET) :             196.821ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 1.220ns (41.740%)  route 1.703ns (58.260%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 r  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           1.703     0.672    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.796 r  u_inst_clk_div_0/counter_q[0]_i_4__0/O
                         net (fo=1, routed)           0.000     0.796    u_inst_clk_div_0/counter_q[0]_i_4__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.436 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.436    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511   197.942    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.571   198.513    
                         clock uncertainty           -0.318   198.196    
    SLICE_X3Y32          FDCE (Setup_fdce_C_D)        0.062   198.258    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -1.436    
  -------------------------------------------------------------------
                         slack                                196.821    

Slack (MET) :             196.881ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 1.160ns (40.519%)  route 1.703ns (59.481%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 r  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           1.703     0.672    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.796 r  u_inst_clk_div_0/counter_q[0]_i_4__0/O
                         net (fo=1, routed)           0.000     0.796    u_inst_clk_div_0/counter_q[0]_i_4__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.376 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.376    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511   197.942    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.571   198.513    
                         clock uncertainty           -0.318   198.196    
    SLICE_X3Y32          FDCE (Setup_fdce_C_D)        0.062   198.258    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                196.881    

Slack (MET) :             197.234ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.807ns (32.153%)  route 1.703ns (67.847%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 r  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           1.703     0.672    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.796 r  u_inst_clk_div_0/counter_q[0]_i_4__0/O
                         net (fo=1, routed)           0.000     0.796    u_inst_clk_div_0/counter_q[0]_i_4__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     1.023 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.023    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511   197.942    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.571   198.513    
                         clock uncertainty           -0.318   198.196    
    SLICE_X3Y32          FDCE (Setup_fdce_C_D)        0.062   198.258    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                197.234    

Slack (MET) :             197.274ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.580ns (23.545%)  route 1.883ns (76.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           1.883     0.853    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X2Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.977 r  u_inst_clk_div_0/clk_out_q_i_1/O
                         net (fo=1, routed)           0.000     0.977    u_inst_clk_div_0/clk_out_d
    SLICE_X2Y32          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511   197.942    u_inst_clk_div_0/clk_out1
    SLICE_X2Y32          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.549   198.491    
                         clock uncertainty           -0.318   198.174    
    SLICE_X2Y32          FDPE (Setup_fdpe_C_D)        0.077   198.251    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                        198.251    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                197.274    

Slack (MET) :             197.477ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.827ns (36.475%)  route 1.440ns (63.525%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 r  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           1.440     0.410    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I0_O)        0.124     0.534 r  u_inst_clk_div_0/counter_q[0]_i_5__0/O
                         net (fo=1, routed)           0.000     0.534    u_inst_clk_div_0/counter_q[0]_i_5__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.781 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.781    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511   197.942    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.571   198.513    
                         clock uncertainty           -0.318   198.196    
    SLICE_X3Y32          FDCE (Setup_fdce_C_D)        0.062   198.258    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                197.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.249ns (41.456%)  route 0.352ns (58.544%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.589    -0.499    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.358 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           0.352    -0.007    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X3Y32          LUT5 (Prop_lut5_I1_O)        0.045     0.038 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.038    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.101 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.101    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.397    -0.499    
                         clock uncertainty            0.318    -0.182    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.105    -0.077    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.256ns (38.544%)  route 0.408ns (61.456%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.590    -0.498    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.408     0.051    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.045     0.096 r  u_inst_clk_div_0/counter_q[0]_i_5__0/O
                         net (fo=1, routed)           0.000     0.096    u_inst_clk_div_0/counter_q[0]_i_5__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.166 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.166    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.411    -0.485    
                         clock uncertainty            0.318    -0.168    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.105    -0.063    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.252ns (36.942%)  route 0.430ns (63.058%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.590    -0.498    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 f  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.430     0.073    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.045     0.118 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.118    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.184 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.184    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.411    -0.485    
                         clock uncertainty            0.318    -0.168    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.105    -0.063    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.053%)  route 0.528ns (73.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.590    -0.498    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 f  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.528     0.171    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.045     0.216 r  u_inst_clk_div_0/clk_out_q_i_1/O
                         net (fo=1, routed)           0.000     0.216    u_inst_clk_div_0/clk_out_d
    SLICE_X2Y32          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X2Y32          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.411    -0.485    
                         clock uncertainty            0.318    -0.168    
    SLICE_X2Y32          FDPE (Hold_fdpe_C_D)         0.120    -0.048    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.292ns (41.704%)  route 0.408ns (58.296%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.590    -0.498    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.408     0.051    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.045     0.096 r  u_inst_clk_div_0/counter_q[0]_i_5__0/O
                         net (fo=1, routed)           0.000     0.096    u_inst_clk_div_0/counter_q[0]_i_5__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.202 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.202    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.411    -0.485    
                         clock uncertainty            0.318    -0.168    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.105    -0.063    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.377ns (51.741%)  route 0.352ns (48.259%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.589    -0.499    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.358 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           0.352    -0.007    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X3Y32          LUT5 (Prop_lut5_I1_O)        0.045     0.038 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.038    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.153 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.153    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.229 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     0.229    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.859    -0.895    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.411    -0.484    
                         clock uncertainty            0.318    -0.167    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.100    -0.067    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.296    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      196.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.601ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 1.401ns (45.137%)  route 1.703ns (54.863%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 197.943 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 r  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           1.703     0.672    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.796 r  u_inst_clk_div_0/counter_q[0]_i_4__0/O
                         net (fo=1, routed)           0.000     0.796    u_inst_clk_div_0/counter_q[0]_i_4__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.346 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.346    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.617 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     1.617    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.512   197.943    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.547   198.490    
                         clock uncertainty           -0.318   198.173    
    SLICE_X3Y33          FDCE (Setup_fdce_C_D)        0.046   198.219    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.219    
                         arrival time                          -1.617    
  -------------------------------------------------------------------
                         slack                                196.601    

Slack (MET) :             196.821ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 1.220ns (41.740%)  route 1.703ns (58.260%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 r  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           1.703     0.672    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.796 r  u_inst_clk_div_0/counter_q[0]_i_4__0/O
                         net (fo=1, routed)           0.000     0.796    u_inst_clk_div_0/counter_q[0]_i_4__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.436 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.436    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511   197.942    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.571   198.513    
                         clock uncertainty           -0.318   198.196    
    SLICE_X3Y32          FDCE (Setup_fdce_C_D)        0.062   198.258    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -1.436    
  -------------------------------------------------------------------
                         slack                                196.821    

Slack (MET) :             196.881ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 1.160ns (40.519%)  route 1.703ns (59.481%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 r  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           1.703     0.672    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.796 r  u_inst_clk_div_0/counter_q[0]_i_4__0/O
                         net (fo=1, routed)           0.000     0.796    u_inst_clk_div_0/counter_q[0]_i_4__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.376 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.376    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511   197.942    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.571   198.513    
                         clock uncertainty           -0.318   198.196    
    SLICE_X3Y32          FDCE (Setup_fdce_C_D)        0.062   198.258    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                196.881    

Slack (MET) :             197.234ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.807ns (32.153%)  route 1.703ns (67.847%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 r  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           1.703     0.672    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.796 r  u_inst_clk_div_0/counter_q[0]_i_4__0/O
                         net (fo=1, routed)           0.000     0.796    u_inst_clk_div_0/counter_q[0]_i_4__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     1.023 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.023    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511   197.942    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.571   198.513    
                         clock uncertainty           -0.318   198.196    
    SLICE_X3Y32          FDCE (Setup_fdce_C_D)        0.062   198.258    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                197.234    

Slack (MET) :             197.274ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.580ns (23.545%)  route 1.883ns (76.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           1.883     0.853    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X2Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.977 r  u_inst_clk_div_0/clk_out_q_i_1/O
                         net (fo=1, routed)           0.000     0.977    u_inst_clk_div_0/clk_out_d
    SLICE_X2Y32          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511   197.942    u_inst_clk_div_0/clk_out1
    SLICE_X2Y32          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.549   198.491    
                         clock uncertainty           -0.318   198.174    
    SLICE_X2Y32          FDPE (Setup_fdpe_C_D)        0.077   198.251    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                        198.251    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                197.274    

Slack (MET) :             197.477ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.827ns (36.475%)  route 1.440ns (63.525%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.629    -1.487    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.031 r  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           1.440     0.410    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I0_O)        0.124     0.534 r  u_inst_clk_div_0/counter_q[0]_i_5__0/O
                         net (fo=1, routed)           0.000     0.534    u_inst_clk_div_0/counter_q[0]_i_5__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.781 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.781    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511   197.942    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.571   198.513    
                         clock uncertainty           -0.318   198.196    
    SLICE_X3Y32          FDCE (Setup_fdce_C_D)        0.062   198.258    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                197.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.249ns (41.456%)  route 0.352ns (58.544%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.589    -0.499    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.358 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           0.352    -0.007    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X3Y32          LUT5 (Prop_lut5_I1_O)        0.045     0.038 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.038    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.101 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.101    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.397    -0.499    
                         clock uncertainty            0.318    -0.182    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.105    -0.077    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.256ns (38.544%)  route 0.408ns (61.456%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.590    -0.498    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.408     0.051    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.045     0.096 r  u_inst_clk_div_0/counter_q[0]_i_5__0/O
                         net (fo=1, routed)           0.000     0.096    u_inst_clk_div_0/counter_q[0]_i_5__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.166 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.166    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.411    -0.485    
                         clock uncertainty            0.318    -0.168    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.105    -0.063    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.252ns (36.942%)  route 0.430ns (63.058%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.590    -0.498    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 f  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.430     0.073    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.045     0.118 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.118    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.184 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.184    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.411    -0.485    
                         clock uncertainty            0.318    -0.168    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.105    -0.063    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.053%)  route 0.528ns (73.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.590    -0.498    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 f  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.528     0.171    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.045     0.216 r  u_inst_clk_div_0/clk_out_q_i_1/O
                         net (fo=1, routed)           0.000     0.216    u_inst_clk_div_0/clk_out_d
    SLICE_X2Y32          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X2Y32          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.411    -0.485    
                         clock uncertainty            0.318    -0.168    
    SLICE_X2Y32          FDPE (Hold_fdpe_C_D)         0.120    -0.048    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.292ns (41.704%)  route 0.408ns (58.296%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.590    -0.498    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.408     0.051    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.045     0.096 r  u_inst_clk_div_0/counter_q[0]_i_5__0/O
                         net (fo=1, routed)           0.000     0.096    u_inst_clk_div_0/counter_q[0]_i_5__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.202 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.202    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.411    -0.485    
                         clock uncertainty            0.318    -0.168    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.105    -0.063    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.377ns (51.741%)  route 0.352ns (48.259%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.589    -0.499    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.358 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           0.352    -0.007    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X3Y32          LUT5 (Prop_lut5_I1_O)        0.045     0.038 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.038    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.153 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.153    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.229 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     0.229    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.859    -0.895    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.411    -0.484    
                         clock uncertainty            0.318    -0.167    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.100    -0.067    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.296    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            speed
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.019ns  (logic 3.965ns (65.876%)  route 2.054ns (34.124%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDPE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/C
    SLICE_X5Y32          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/Q
                         net (fo=1, routed)           2.054     2.510    speed_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.509     6.019 r  speed_OBUF_inst/O
                         net (fo=0)                   0.000     6.019    speed
    L18                                                               r  speed (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dir
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.645ns  (logic 3.971ns (70.344%)  route 1.674ns (29.656%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDPE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/C
    SLICE_X0Y43          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/Q
                         net (fo=1, routed)           1.674     2.130    dir_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.515     5.645 r  dir_OBUF_inst/O
                         net (fo=0)                   0.000     5.645    dir
    L17                                                               r  dir (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.746ns  (logic 1.389ns (29.269%)  route 3.357ns (70.731%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/Q
                         net (fo=9, routed)           1.014     1.470    u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]
    SLICE_X6Y33          LUT3 (Prop_lut3_I2_O)        0.124     1.594 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.594    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.127 f  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=9, routed)           1.314     3.441    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I4_O)        0.124     3.565 r  u_inst_pwm/u_inst_pwm_spd/counter_q[9]_i_2/O
                         net (fo=4, routed)           1.029     4.594    u_inst_pwm/u_inst_pwm_spd/counter_q[9]_i_2_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I1_O)        0.152     4.746 r  u_inst_pwm/u_inst_pwm_spd/counter_q[7]_i_1/O
                         net (fo=1, routed)           0.000     4.746    u_inst_pwm/u_inst_pwm_spd/p_0_in[7]
    SLICE_X4Y33          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.718ns  (logic 1.361ns (28.850%)  route 3.357ns (71.150%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/Q
                         net (fo=9, routed)           1.014     1.470    u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]
    SLICE_X6Y33          LUT3 (Prop_lut3_I2_O)        0.124     1.594 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.594    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.127 f  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=9, routed)           1.314     3.441    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I4_O)        0.124     3.565 r  u_inst_pwm/u_inst_pwm_spd/counter_q[9]_i_2/O
                         net (fo=4, routed)           1.029     4.594    u_inst_pwm/u_inst_pwm_spd/counter_q[9]_i_2_n_0
    SLICE_X4Y33          LUT4 (Prop_lut4_I3_O)        0.124     4.718 r  u_inst_pwm/u_inst_pwm_spd/counter_q[6]_i_1/O
                         net (fo=1, routed)           0.000     4.718    u_inst_pwm/u_inst_pwm_spd/p_0_in[6]
    SLICE_X4Y33          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.716ns  (logic 1.606ns (34.057%)  route 3.110ns (65.943%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/C
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/Q
                         net (fo=10, routed)          1.012     1.468    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]
    SLICE_X3Y43          LUT4 (Prop_lut4_I1_O)        0.124     1.592 r  u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.592    u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_i_3__0_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 f  u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry/CO[3]
                         net (fo=10, routed)          1.193     3.336    u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_n_0
    SLICE_X0Y43          LUT5 (Prop_lut5_I1_O)        0.150     3.486 r  u_inst_pwm/u_inst_pwm_dir/counter_q[8]_i_2__0/O
                         net (fo=3, routed)           0.904     4.390    u_inst_pwm/u_inst_pwm_dir/counter_q[8]_i_2__0_n_0
    SLICE_X1Y44          LUT6 (Prop_lut6_I1_O)        0.326     4.716 r  u_inst_pwm/u_inst_pwm_dir/counter_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     4.716    u_inst_pwm/u_inst_pwm_dir/p_0_in__0[8]
    SLICE_X1Y44          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.710ns  (logic 1.361ns (28.894%)  route 3.349ns (71.106%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/Q
                         net (fo=9, routed)           1.014     1.470    u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]
    SLICE_X6Y33          LUT3 (Prop_lut3_I2_O)        0.124     1.594 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.594    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.127 f  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=9, routed)           1.314     3.441    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I4_O)        0.124     3.565 r  u_inst_pwm/u_inst_pwm_spd/counter_q[9]_i_2/O
                         net (fo=4, routed)           1.022     4.586    u_inst_pwm/u_inst_pwm_spd/counter_q[9]_i_2_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I4_O)        0.124     4.710 r  u_inst_pwm/u_inst_pwm_spd/counter_q[8]_i_1/O
                         net (fo=1, routed)           0.000     4.710    u_inst_pwm/u_inst_pwm_spd/p_0_in[8]
    SLICE_X4Y33          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.657ns  (logic 1.466ns (31.472%)  route 3.191ns (68.528%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=31, routed)          3.191     4.657    u_inst_pwm/u_inst_pwm_spd/rst_IBUF
    SLICE_X4Y33          FDCE                                         f  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.657ns  (logic 1.466ns (31.472%)  route 3.191ns (68.528%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=31, routed)          3.191     4.657    u_inst_pwm/u_inst_pwm_spd/rst_IBUF
    SLICE_X4Y33          FDCE                                         f  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.657ns  (logic 1.466ns (31.472%)  route 3.191ns (68.528%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=31, routed)          3.191     4.657    u_inst_pwm/u_inst_pwm_spd/rst_IBUF
    SLICE_X4Y33          FDCE                                         f  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.652ns  (logic 1.466ns (31.502%)  route 3.187ns (68.498%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=31, routed)          3.187     4.652    u_inst_pwm/u_inst_pwm_spd/rst_IBUF
    SLICE_X5Y33          FDCE                                         f  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/C
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/Q
                         net (fo=7, routed)           0.091     0.219    u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.099     0.318 r  u_inst_pwm/u_inst_pwm_spd/counter_q[8]_i_1/O
                         net (fo=1, routed)           0.000     0.318    u_inst_pwm/u_inst_pwm_spd/p_0_in[8]
    SLICE_X4Y33          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_clk_div_1/clk_out_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_inst_clk_div_1/clk_out_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           2  (FDPE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDPE                         0.000     0.000 r  u_inst_clk_div_1/clk_out_q_reg/C
    SLICE_X7Y43          FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  u_inst_clk_div_1/clk_out_q_reg/Q
                         net (fo=2, routed)           0.170     0.311    u_inst_clk_div_1/clk_out_q_reg_0
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.045     0.356 r  u_inst_clk_div_1/clk_out_q_i_1__0/O
                         net (fo=1, routed)           0.000     0.356    u_inst_clk_div_1/clk_out_q_i_1__0_n_0
    SLICE_X7Y43          FDPE                                         r  u_inst_clk_div_1/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.158%)  route 0.171ns (47.842%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/C
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/Q
                         net (fo=11, routed)          0.171     0.312    u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]
    SLICE_X5Y33          LUT6 (Prop_lut6_I3_O)        0.045     0.357 r  u_inst_pwm/u_inst_pwm_spd/counter_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.357    u_inst_pwm/u_inst_pwm_spd/p_0_in[4]
    SLICE_X5Y33          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/C
    SLICE_X7Y32          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/Q
                         net (fo=12, routed)          0.180     0.321    u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]
    SLICE_X7Y32          LUT1 (Prop_lut1_I0_O)        0.042     0.363 r  u_inst_pwm/u_inst_pwm_spd/counter_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.363    u_inst_pwm/u_inst_pwm_spd/counter_q[0]_i_1_n_0
    SLICE_X7Y32          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[8]/C
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[8]/Q
                         net (fo=1, routed)           0.163     0.327    u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg_n_0_[8]
    SLICE_X2Y43          LUT4 (Prop_lut4_I0_O)        0.045     0.372 r  u_inst_pwm/u_inst_pwm_dir/curr_match_value_q[8]_i_1/O
                         net (fo=1, routed)           0.000     0.372    u_inst_pwm/u_inst_pwm_dir/curr_match_value_q[8]_i_1_n_0
    SLICE_X2Y43          FDPE                                         r  u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/C
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/Q
                         net (fo=7, routed)           0.191     0.332    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]
    SLICE_X1Y44          LUT6 (Prop_lut6_I5_O)        0.045     0.377 r  u_inst_pwm/u_inst_pwm_dir/counter_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.377    u_inst_pwm/u_inst_pwm_dir/p_0_in__0[8]
    SLICE_X1Y44          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.015%)  route 0.193ns (50.985%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/C
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/Q
                         net (fo=7, routed)           0.193     0.334    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]
    SLICE_X1Y44          LUT6 (Prop_lut6_I0_O)        0.045     0.379 r  u_inst_pwm/u_inst_pwm_dir/counter_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.379    u_inst_pwm/u_inst_pwm_dir/p_0_in__0[9]
    SLICE_X1Y44          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/C
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/Q
                         net (fo=10, routed)          0.197     0.338    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]
    SLICE_X4Y43          LUT6 (Prop_lut6_I0_O)        0.045     0.383 r  u_inst_pwm/u_inst_pwm_dir/counter_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.383    u_inst_pwm/u_inst_pwm_dir/p_0_in__0[5]
    SLICE_X4Y43          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.186ns (48.349%)  route 0.199ns (51.651%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/C
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/Q
                         net (fo=10, routed)          0.199     0.340    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]
    SLICE_X1Y43          LUT6 (Prop_lut6_I4_O)        0.045     0.385 r  u_inst_pwm/u_inst_pwm_dir/counter_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.385    u_inst_pwm/u_inst_pwm_dir/p_0_in__0[7]
    SLICE_X1Y43          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.186ns (48.322%)  route 0.199ns (51.678%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/Q
                         net (fo=9, routed)           0.199     0.340    u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]
    SLICE_X4Y33          LUT4 (Prop_lut4_I1_O)        0.045     0.385 r  u_inst_pwm/u_inst_pwm_spd/counter_q[6]_i_1/O
                         net (fo=1, routed)           0.000     0.385    u_inst_pwm/u_inst_pwm_spd/p_0_in[6]
    SLICE_X4Y33          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    R2                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.830    wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.688 f  wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.218    wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.247 f  wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.063    wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.112    wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.478ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    R2                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.830    wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.688 f  wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.218    wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.247 f  wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.063    wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.478ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.112    wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/clk_out_q_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 1.466ns (35.105%)  route 2.709ns (64.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=31, routed)          2.709     4.175    u_inst_clk_div_0/rst_IBUF
    SLICE_X2Y32          FDPE                                         f  u_inst_clk_div_0/clk_out_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511    -2.058    u_inst_clk_div_0/clk_out1
    SLICE_X2Y32          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 1.466ns (35.105%)  route 2.709ns (64.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=31, routed)          2.709     4.175    u_inst_clk_div_0/rst_IBUF
    SLICE_X3Y32          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511    -2.058    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 1.466ns (35.105%)  route 2.709ns (64.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=31, routed)          2.709     4.175    u_inst_clk_div_0/rst_IBUF
    SLICE_X3Y32          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511    -2.058    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 1.466ns (35.105%)  route 2.709ns (64.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=31, routed)          2.709     4.175    u_inst_clk_div_0/rst_IBUF
    SLICE_X3Y32          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511    -2.058    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 1.466ns (35.105%)  route 2.709ns (64.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=31, routed)          2.709     4.175    u_inst_clk_div_0/rst_IBUF
    SLICE_X3Y32          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511    -2.058    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.868ns  (logic 1.466ns (37.890%)  route 2.402ns (62.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=31, routed)          2.402     3.868    u_inst_clk_div_0/rst_IBUF
    SLICE_X3Y33          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.512    -2.057    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.234ns (19.258%)  route 0.979ns (80.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=31, routed)          0.979     1.213    u_inst_clk_div_0/rst_IBUF
    SLICE_X3Y33          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.859    -0.895    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/clk_out_q_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.234ns (17.266%)  route 1.119ns (82.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.119     1.353    u_inst_clk_div_0/rst_IBUF
    SLICE_X2Y32          FDPE                                         f  u_inst_clk_div_0/clk_out_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X2Y32          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.234ns (17.266%)  route 1.119ns (82.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.119     1.353    u_inst_clk_div_0/rst_IBUF
    SLICE_X3Y32          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.234ns (17.266%)  route 1.119ns (82.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.119     1.353    u_inst_clk_div_0/rst_IBUF
    SLICE_X3Y32          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.234ns (17.266%)  route 1.119ns (82.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.119     1.353    u_inst_clk_div_0/rst_IBUF
    SLICE_X3Y32          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.234ns (17.266%)  route 1.119ns (82.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.119     1.353    u_inst_clk_div_0/rst_IBUF
    SLICE_X3Y32          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/clk_out_q_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 1.466ns (35.105%)  route 2.709ns (64.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=31, routed)          2.709     4.175    u_inst_clk_div_0/rst_IBUF
    SLICE_X2Y32          FDPE                                         f  u_inst_clk_div_0/clk_out_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511    -2.058    u_inst_clk_div_0/clk_out1
    SLICE_X2Y32          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 1.466ns (35.105%)  route 2.709ns (64.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=31, routed)          2.709     4.175    u_inst_clk_div_0/rst_IBUF
    SLICE_X3Y32          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511    -2.058    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 1.466ns (35.105%)  route 2.709ns (64.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=31, routed)          2.709     4.175    u_inst_clk_div_0/rst_IBUF
    SLICE_X3Y32          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511    -2.058    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 1.466ns (35.105%)  route 2.709ns (64.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=31, routed)          2.709     4.175    u_inst_clk_div_0/rst_IBUF
    SLICE_X3Y32          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511    -2.058    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 1.466ns (35.105%)  route 2.709ns (64.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=31, routed)          2.709     4.175    u_inst_clk_div_0/rst_IBUF
    SLICE_X3Y32          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511    -2.058    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.868ns  (logic 1.466ns (37.890%)  route 2.402ns (62.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=31, routed)          2.402     3.868    u_inst_clk_div_0/rst_IBUF
    SLICE_X3Y33          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.512    -2.057    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.234ns (19.258%)  route 0.979ns (80.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=31, routed)          0.979     1.213    u_inst_clk_div_0/rst_IBUF
    SLICE_X3Y33          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.859    -0.895    u_inst_clk_div_0/clk_out1
    SLICE_X3Y33          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/clk_out_q_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.234ns (17.266%)  route 1.119ns (82.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.119     1.353    u_inst_clk_div_0/rst_IBUF
    SLICE_X2Y32          FDPE                                         f  u_inst_clk_div_0/clk_out_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X2Y32          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.234ns (17.266%)  route 1.119ns (82.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.119     1.353    u_inst_clk_div_0/rst_IBUF
    SLICE_X3Y32          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.234ns (17.266%)  route 1.119ns (82.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.119     1.353    u_inst_clk_div_0/rst_IBUF
    SLICE_X3Y32          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.234ns (17.266%)  route 1.119ns (82.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.119     1.353    u_inst_clk_div_0/rst_IBUF
    SLICE_X3Y32          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.234ns (17.266%)  route 1.119ns (82.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.119     1.353    u_inst_clk_div_0/rst_IBUF
    SLICE_X3Y32          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    -0.896    u_inst_clk_div_0/clk_out1
    SLICE_X3Y32          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C





