#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x577c805230c0 .scope module, "alu_verilog_tb" "alu_verilog_tb" 2 5;
 .timescale -9 -12;
P_0x577c80523250 .param/l "OP_ADD" 1 2 7, C4<00000000>;
P_0x577c80523290 .param/l "OP_AND" 1 2 9, C4<00000010>;
P_0x577c805232d0 .param/l "OP_OR" 1 2 10, C4<00000011>;
P_0x577c80523310 .param/l "OP_SUB" 1 2 8, C4<00000001>;
P_0x577c80523350 .param/l "OP_XOR" 1 2 11, C4<00000100>;
v0x577c8055a1c0_0 .net "alu_flags", 3 0, v0x577c80556c40_0;  1 drivers
v0x577c8055a2f0_0 .var "clk", 0 0;
v0x577c8055a3b0_0 .var "main_operand", 15 0;
v0x577c8055a450_0 .var "main_operator", 15 0;
v0x577c8055a4f0_0 .net "reg_read_data", 15 0, L_0x577c805360a0;  1 drivers
v0x577c8055a5e0_0 .var "reset", 0 0;
E_0x577c80530390 .event negedge, v0x577c80556b30_0;
S_0x577c805292f0 .scope module, "uut" "alu_register_verilog" 2 23, 3 8 0, S_0x577c805230c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "operator";
    .port_info 3 /INPUT 16 "operand";
    .port_info 4 /OUTPUT 16 "reg_read_data";
    .port_info 5 /OUTPUT 4 "alu_flags";
L_0x577c8051b860 .functor BUFZ 16, v0x577c8055a3b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x577c805360a0 .functor BUFZ 16, L_0x577c8056be40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x71282d46f018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x577c80559230_0 .net/2u *"_ivl_10", 3 0, L_0x71282d46f018;  1 drivers
v0x577c80559330_0 .net *"_ivl_12", 0 0, L_0x577c8055aa90;  1 drivers
v0x577c805593f0_0 .net *"_ivl_9", 3 0, L_0x577c8055a9c0;  1 drivers
v0x577c805594b0_0 .net "alu_addr_1", 3 0, L_0x577c8055a680;  1 drivers
v0x577c80559570_0 .net "alu_addr_2", 3 0, L_0x577c8055a7c0;  1 drivers
v0x577c80559610_0 .net "alu_addr_3", 3 0, L_0x577c8055a8b0;  1 drivers
v0x577c805596e0_0 .net "alu_flags", 3 0, v0x577c80556c40_0;  alias, 1 drivers
v0x577c805597b0_0 .net "alu_result", 15 0, v0x577c80536e60_0;  1 drivers
v0x577c80559880_0 .net "clk", 0 0, v0x577c8055a2f0_0;  1 drivers
v0x577c80559920_0 .net "final_write_data", 15 0, L_0x577c8055ab30;  1 drivers
v0x577c805599c0_0 .net "operand", 15 0, v0x577c8055a3b0_0;  1 drivers
v0x577c80559a80_0 .net "operator", 15 0, v0x577c8055a450_0;  1 drivers
v0x577c80559b90_0 .net "reg_a_data", 15 0, L_0x577c8056b1c0;  1 drivers
v0x577c80559ca0_0 .net "reg_b_data", 15 0, L_0x577c8056b7f0;  1 drivers
v0x577c80559db0_0 .net "reg_out_port", 15 0, L_0x577c8056be40;  1 drivers
v0x577c80559e70_0 .net "reg_read_data", 15 0, L_0x577c805360a0;  alias, 1 drivers
v0x577c80559f30_0 .net "reg_write_data", 15 0, L_0x577c8051b860;  1 drivers
v0x577c8055a010_0 .net "reset", 0 0, v0x577c8055a5e0_0;  1 drivers
L_0x577c8055a680 .part v0x577c8055a3b0_0, 0, 4;
L_0x577c8055a7c0 .part v0x577c8055a3b0_0, 8, 4;
L_0x577c8055a8b0 .part v0x577c8055a450_0, 0, 4;
L_0x577c8055a9c0 .part v0x577c8055a450_0, 12, 4;
L_0x577c8055aa90 .cmp/eq 4, L_0x577c8055a9c0, L_0x71282d46f018;
L_0x577c8055ab30 .functor MUXZ 16, L_0x577c8051b860, v0x577c80536e60_0, L_0x577c8055aa90, C4<>;
S_0x577c805294d0 .scope module, "alu" "alu_verilog" 3 61, 4 8 0, S_0x577c805292f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "op";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /OUTPUT 16 "c";
    .port_info 6 /OUTPUT 4 "flags";
v0x577c80536200_0 .net "a", 15 0, L_0x577c8056b1c0;  alias, 1 drivers
v0x577c80536620_0 .net "alu_op", 7 0, L_0x577c8056bf80;  1 drivers
v0x577c80536a40_0 .net "b", 15 0, L_0x577c8056b7f0;  alias, 1 drivers
v0x577c80536e60_0 .var "c", 15 0;
v0x577c80556b30_0 .net "clk", 0 0, v0x577c8055a2f0_0;  alias, 1 drivers
v0x577c80556c40_0 .var "flags", 3 0;
v0x577c80556d20_0 .net "op", 15 0, v0x577c8055a450_0;  alias, 1 drivers
v0x577c80556e00_0 .var "operation_result", 16 0;
v0x577c80556ee0_0 .net "reset", 0 0, v0x577c8055a5e0_0;  alias, 1 drivers
E_0x577c80537400/0 .event edge, v0x577c80556ee0_0, v0x577c80536620_0, v0x577c80536200_0, v0x577c80536a40_0;
E_0x577c80537400/1 .event edge, v0x577c80556e00_0;
E_0x577c80537400 .event/or E_0x577c80537400/0, E_0x577c80537400/1;
L_0x577c8056bf80 .part v0x577c8055a450_0, 8, 8;
S_0x577c80557080 .scope module, "register" "dual_read_register_verilog" 3 48, 5 16 0, S_0x577c805292f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "op";
    .port_info 3 /INPUT 4 "addr_1";
    .port_info 4 /INPUT 4 "addr_2";
    .port_info 5 /INPUT 4 "addr_3";
    .port_info 6 /INPUT 16 "write_data";
    .port_info 7 /OUTPUT 16 "read_data_1";
    .port_info 8 /OUTPUT 16 "read_data_2";
    .port_info 9 /OUTPUT 16 "read_data_reg";
v0x577c80557350_0 .net *"_ivl_1", 3 0, L_0x577c8055adf0;  1 drivers
L_0x71282d46f0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x577c80557450_0 .net *"_ivl_11", 1 0, L_0x71282d46f0a8;  1 drivers
L_0x71282d46f0f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x577c80557530_0 .net/2u *"_ivl_12", 15 0, L_0x71282d46f0f0;  1 drivers
v0x577c805575f0_0 .net *"_ivl_17", 3 0, L_0x577c8056b350;  1 drivers
L_0x71282d46f138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x577c805576d0_0 .net/2u *"_ivl_18", 3 0, L_0x71282d46f138;  1 drivers
L_0x71282d46f060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x577c80557800_0 .net/2u *"_ivl_2", 3 0, L_0x71282d46f060;  1 drivers
v0x577c805578e0_0 .net *"_ivl_20", 0 0, L_0x577c8056b480;  1 drivers
v0x577c805579a0_0 .net *"_ivl_22", 15 0, L_0x577c8056b5c0;  1 drivers
v0x577c80557a80_0 .net *"_ivl_24", 5 0, L_0x577c8056b6b0;  1 drivers
L_0x71282d46f180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x577c80557b60_0 .net *"_ivl_27", 1 0, L_0x71282d46f180;  1 drivers
L_0x71282d46f1c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x577c80557c40_0 .net/2u *"_ivl_28", 15 0, L_0x71282d46f1c8;  1 drivers
v0x577c80557d20_0 .net *"_ivl_33", 7 0, L_0x577c8056b990;  1 drivers
L_0x71282d46f210 .functor BUFT 1, C4<00010010>, C4<0>, C4<0>, C4<0>;
v0x577c80557e00_0 .net/2u *"_ivl_34", 7 0, L_0x71282d46f210;  1 drivers
v0x577c80557ee0_0 .net *"_ivl_36", 0 0, L_0x577c8056ba30;  1 drivers
v0x577c80557fa0_0 .net *"_ivl_38", 15 0, L_0x577c8056bbe0;  1 drivers
v0x577c80558080_0 .net *"_ivl_4", 0 0, L_0x577c8055ae90;  1 drivers
v0x577c80558140_0 .net *"_ivl_40", 5 0, L_0x577c8056bc80;  1 drivers
L_0x71282d46f258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x577c80558220_0 .net *"_ivl_43", 1 0, L_0x71282d46f258;  1 drivers
L_0x71282d46f2a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x577c80558300_0 .net/2u *"_ivl_44", 15 0, L_0x71282d46f2a0;  1 drivers
v0x577c805583e0_0 .net *"_ivl_6", 15 0, L_0x577c8055afd0;  1 drivers
v0x577c805584c0_0 .net *"_ivl_8", 5 0, L_0x577c8055b070;  1 drivers
v0x577c805585a0_0 .net "addr_1", 3 0, L_0x577c8055a680;  alias, 1 drivers
v0x577c80558680_0 .net "addr_2", 3 0, L_0x577c8055a7c0;  alias, 1 drivers
v0x577c80558760_0 .net "addr_3", 3 0, L_0x577c8055a8b0;  alias, 1 drivers
v0x577c80558840_0 .net "clk", 0 0, v0x577c8055a2f0_0;  alias, 1 drivers
v0x577c805588e0_0 .var/i "i", 31 0;
v0x577c805589a0_0 .net "op", 15 0, v0x577c8055a450_0;  alias, 1 drivers
v0x577c80558a60_0 .net "read_data_1", 15 0, L_0x577c8056b1c0;  alias, 1 drivers
v0x577c80558b00_0 .net "read_data_2", 15 0, L_0x577c8056b7f0;  alias, 1 drivers
v0x577c80558ba0_0 .net "read_data_reg", 15 0, L_0x577c8056be40;  alias, 1 drivers
v0x577c80558c60 .array "registers", 15 0, 15 0;
v0x577c80558d20_0 .net "reset", 0 0, v0x577c8055a5e0_0;  alias, 1 drivers
v0x577c80558dc0_0 .net "write_data", 15 0, L_0x577c8055ab30;  alias, 1 drivers
E_0x577c80507a50 .event posedge, v0x577c80556ee0_0, v0x577c80556b30_0;
L_0x577c8055adf0 .part v0x577c8055a450_0, 12, 4;
L_0x577c8055ae90 .cmp/eq 4, L_0x577c8055adf0, L_0x71282d46f060;
L_0x577c8055afd0 .array/port v0x577c80558c60, L_0x577c8055b070;
L_0x577c8055b070 .concat [ 4 2 0 0], L_0x577c8055a680, L_0x71282d46f0a8;
L_0x577c8056b1c0 .functor MUXZ 16, L_0x71282d46f0f0, L_0x577c8055afd0, L_0x577c8055ae90, C4<>;
L_0x577c8056b350 .part v0x577c8055a450_0, 12, 4;
L_0x577c8056b480 .cmp/eq 4, L_0x577c8056b350, L_0x71282d46f138;
L_0x577c8056b5c0 .array/port v0x577c80558c60, L_0x577c8056b6b0;
L_0x577c8056b6b0 .concat [ 4 2 0 0], L_0x577c8055a7c0, L_0x71282d46f180;
L_0x577c8056b7f0 .functor MUXZ 16, L_0x71282d46f1c8, L_0x577c8056b5c0, L_0x577c8056b480, C4<>;
L_0x577c8056b990 .part v0x577c8055a450_0, 8, 8;
L_0x577c8056ba30 .cmp/eq 8, L_0x577c8056b990, L_0x71282d46f210;
L_0x577c8056bbe0 .array/port v0x577c80558c60, L_0x577c8056bc80;
L_0x577c8056bc80 .concat [ 4 2 0 0], L_0x577c8055a8b0, L_0x71282d46f258;
L_0x577c8056be40 .functor MUXZ 16, L_0x71282d46f2a0, L_0x577c8056bbe0, L_0x577c8056ba30, C4<>;
    .scope S_0x577c80557080;
T_0 ;
    %wait E_0x577c80507a50;
    %load/vec4 v0x577c80558d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x577c805588e0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x577c805588e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x577c805588e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x577c80558c60, 0, 4;
    %load/vec4 v0x577c805588e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x577c805588e0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x577c805589a0_0;
    %parti/s 4, 12, 5;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x577c805589a0_0;
    %parti/s 8, 8, 5;
    %cmpi/e 17, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x577c80558dc0_0;
    %load/vec4 v0x577c80558760_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x577c80558c60, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x577c805294d0;
T_1 ;
    %wait E_0x577c80537400;
    %load/vec4 v0x577c80556ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x577c80536e60_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x577c80556c40_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x577c80536620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x577c80556e00_0, 0, 17;
    %jmp T_1.12;
T_1.2 ;
    %load/vec4 v0x577c80536200_0;
    %pad/u 17;
    %load/vec4 v0x577c80536a40_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x577c80556e00_0, 0, 17;
    %jmp T_1.12;
T_1.3 ;
    %load/vec4 v0x577c80536200_0;
    %pad/u 17;
    %load/vec4 v0x577c80536a40_0;
    %pad/u 17;
    %sub;
    %store/vec4 v0x577c80556e00_0, 0, 17;
    %jmp T_1.12;
T_1.4 ;
    %load/vec4 v0x577c80536200_0;
    %pad/u 17;
    %load/vec4 v0x577c80536a40_0;
    %pad/u 17;
    %and;
    %store/vec4 v0x577c80556e00_0, 0, 17;
    %jmp T_1.12;
T_1.5 ;
    %load/vec4 v0x577c80536200_0;
    %pad/u 17;
    %load/vec4 v0x577c80536a40_0;
    %pad/u 17;
    %or;
    %store/vec4 v0x577c80556e00_0, 0, 17;
    %jmp T_1.12;
T_1.6 ;
    %load/vec4 v0x577c80536200_0;
    %pad/u 17;
    %load/vec4 v0x577c80536a40_0;
    %pad/u 17;
    %xor;
    %store/vec4 v0x577c80556e00_0, 0, 17;
    %jmp T_1.12;
T_1.7 ;
    %load/vec4 v0x577c80536200_0;
    %pad/u 17;
    %inv;
    %store/vec4 v0x577c80556e00_0, 0, 17;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v0x577c80536200_0;
    %pad/u 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x577c80556e00_0, 0, 17;
    %jmp T_1.12;
T_1.9 ;
    %load/vec4 v0x577c80536200_0;
    %pad/u 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x577c80556e00_0, 0, 17;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v0x577c80536200_0;
    %pad/u 17;
    %load/vec4 v0x577c80536a40_0;
    %pad/u 17;
    %mul;
    %store/vec4 v0x577c80556e00_0, 0, 17;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %load/vec4 v0x577c80556e00_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x577c80536e60_0, 0, 16;
    %load/vec4 v0x577c80536620_0;
    %parti/s 4, 4, 4;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_1.13, 4;
    %load/vec4 v0x577c80556e00_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_1.15, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x577c80556c40_0, 4, 1;
    %load/vec4 v0x577c80556e00_0;
    %parti/s 1, 16, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x577c80556c40_0, 4, 1;
T_1.13 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x577c805230c0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x577c8055a2f0_0;
    %inv;
    %store/vec4 v0x577c8055a2f0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x577c805230c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x577c8055a2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x577c8055a5e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x577c8055a5e0_0, 0, 1;
    %wait E_0x577c80530390;
    %pushi/vec4 4353, 0, 16;
    %store/vec4 v0x577c8055a450_0, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x577c8055a3b0_0, 0, 16;
    %wait E_0x577c80530390;
    %pushi/vec4 4354, 0, 16;
    %store/vec4 v0x577c8055a450_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x577c8055a3b0_0, 0, 16;
    %wait E_0x577c80530390;
    %pushi/vec4 1027, 0, 16;
    %store/vec4 v0x577c8055a450_0, 0, 16;
    %pushi/vec4 513, 0, 16;
    %store/vec4 v0x577c8055a3b0_0, 0, 16;
    %wait E_0x577c80530390;
    %pushi/vec4 4611, 0, 16;
    %store/vec4 v0x577c8055a450_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x577c8055a3b0_0, 0, 16;
    %wait E_0x577c80530390;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x577c8055a450_0, 0, 16;
    %pushi/vec4 513, 0, 16;
    %store/vec4 v0x577c8055a3b0_0, 0, 16;
    %wait E_0x577c80530390;
    %pushi/vec4 4611, 0, 16;
    %store/vec4 v0x577c8055a450_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x577c8055a3b0_0, 0, 16;
    %delay 50000, 0;
    %vpi_call 2 76 "$display", "Simulation finished." {0 0 0};
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x577c805230c0;
T_4 ;
    %vpi_call 2 82 "$monitor", "Time=%t | Reset=%b | Op=%h | Out=%d | Flags=%b", $time, v0x577c8055a5e0_0, v0x577c8055a450_0, v0x577c8055a4f0_0, v0x577c8055a1c0_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "alu_register_verilog_tb.v";
    "alu_register_verilog.v";
    "alu_verilog.v";
    "dual_read_register_verilog.v";
