

================================================================
== Vitis HLS Report for 'Block_entry_gmem_rd_proc'
================================================================
* Date:           Sat Dec 13 15:02:17 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32|  0.320 us|  0.320 us|   32|   32|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%IN_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %IN_r" [bnn.cpp:117]   --->   Operation 34 'read' 'IN_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %IN_r_read, i32 2, i32 63" [bnn.cpp:117]   --->   Operation 35 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln117 = sext i62 %trunc_ln" [bnn.cpp:117]   --->   Operation 36 'sext' 'sext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln117" [bnn.cpp:117]   --->   Operation 37 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25" [bnn.cpp:117]   --->   Operation 38 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 39 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25" [bnn.cpp:117]   --->   Operation 39 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 40 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25" [bnn.cpp:117]   --->   Operation 40 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 41 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25" [bnn.cpp:117]   --->   Operation 41 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 42 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25" [bnn.cpp:117]   --->   Operation 42 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 43 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25" [bnn.cpp:117]   --->   Operation 43 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 44 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25" [bnn.cpp:117]   --->   Operation 44 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 45 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25" [bnn.cpp:117]   --->   Operation 45 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 46 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 46 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 47 [1/1] (7.30ns)   --->   "%gmem_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 47 'read' 'gmem_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 48 [1/1] (7.30ns)   --->   "%gmem_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 48 'read' 'gmem_addr_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 49 [1/1] (7.30ns)   --->   "%gmem_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 49 'read' 'gmem_addr_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 50 [1/1] (7.30ns)   --->   "%gmem_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 50 'read' 'gmem_addr_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 51 [1/1] (7.30ns)   --->   "%gmem_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 51 'read' 'gmem_addr_read_5' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 52 [1/1] (7.30ns)   --->   "%gmem_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 52 'read' 'gmem_addr_read_6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 53 [1/1] (7.30ns)   --->   "%gmem_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 53 'read' 'gmem_addr_read_7' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 54 [1/1] (7.30ns)   --->   "%gmem_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 54 'read' 'gmem_addr_read_8' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 55 [1/1] (7.30ns)   --->   "%gmem_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 55 'read' 'gmem_addr_read_9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 56 [1/1] (7.30ns)   --->   "%gmem_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 56 'read' 'gmem_addr_read_10' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 57 [1/1] (7.30ns)   --->   "%gmem_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 57 'read' 'gmem_addr_read_11' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 58 [1/1] (7.30ns)   --->   "%gmem_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 58 'read' 'gmem_addr_read_12' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 59 [1/1] (7.30ns)   --->   "%gmem_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 59 'read' 'gmem_addr_read_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 60 [1/1] (7.30ns)   --->   "%gmem_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 60 'read' 'gmem_addr_read_14' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 61 [1/1] (7.30ns)   --->   "%gmem_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 61 'read' 'gmem_addr_read_15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 62 [1/1] (7.30ns)   --->   "%gmem_addr_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 62 'read' 'gmem_addr_read_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 63 [1/1] (7.30ns)   --->   "%gmem_addr_read_17 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 63 'read' 'gmem_addr_read_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 64 [1/1] (7.30ns)   --->   "%gmem_addr_read_18 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 64 'read' 'gmem_addr_read_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 65 [1/1] (7.30ns)   --->   "%gmem_addr_read_19 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 65 'read' 'gmem_addr_read_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 66 [1/1] (7.30ns)   --->   "%gmem_addr_read_20 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 66 'read' 'gmem_addr_read_20' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 67 [1/1] (7.30ns)   --->   "%gmem_addr_read_21 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 67 'read' 'gmem_addr_read_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 68 [1/1] (7.30ns)   --->   "%gmem_addr_read_22 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 68 'read' 'gmem_addr_read_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 69 [1/1] (7.30ns)   --->   "%gmem_addr_read_23 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 69 'read' 'gmem_addr_read_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 25, void @empty_10, void @empty_11, void @empty_8, i32 16, i32 16, i32 32, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 71 [1/1] (7.30ns)   --->   "%gmem_addr_read_24 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:117]   --->   Operation 71 'read' 'gmem_addr_read_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 72 [1/1] (0.00ns)   --->   "%mrv = insertvalue i800 <undef>, i32 %gmem_addr_read" [bnn.cpp:117]   --->   Operation 72 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i800 %mrv, i32 %gmem_addr_read_1" [bnn.cpp:117]   --->   Operation 73 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i800 %mrv_1, i32 %gmem_addr_read_2" [bnn.cpp:117]   --->   Operation 74 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 75 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i800 %mrv_2, i32 %gmem_addr_read_3" [bnn.cpp:117]   --->   Operation 75 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 76 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i800 %mrv_3, i32 %gmem_addr_read_4" [bnn.cpp:117]   --->   Operation 76 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 77 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i800 %mrv_4, i32 %gmem_addr_read_5" [bnn.cpp:117]   --->   Operation 77 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 78 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i800 %mrv_5, i32 %gmem_addr_read_6" [bnn.cpp:117]   --->   Operation 78 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 79 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i800 %mrv_6, i32 %gmem_addr_read_7" [bnn.cpp:117]   --->   Operation 79 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 80 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i800 %mrv_7, i32 %gmem_addr_read_8" [bnn.cpp:117]   --->   Operation 80 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 81 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i800 %mrv_8, i32 %gmem_addr_read_9" [bnn.cpp:117]   --->   Operation 81 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 82 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i800 %mrv_9, i32 %gmem_addr_read_10" [bnn.cpp:117]   --->   Operation 82 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 83 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i800 %mrv_10, i32 %gmem_addr_read_11" [bnn.cpp:117]   --->   Operation 83 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i800 %mrv_11, i32 %gmem_addr_read_12" [bnn.cpp:117]   --->   Operation 84 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i800 %mrv_12, i32 %gmem_addr_read_13" [bnn.cpp:117]   --->   Operation 85 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 86 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i800 %mrv_13, i32 %gmem_addr_read_14" [bnn.cpp:117]   --->   Operation 86 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 87 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i800 %mrv_14, i32 %gmem_addr_read_15" [bnn.cpp:117]   --->   Operation 87 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 88 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i800 %mrv_15, i32 %gmem_addr_read_16" [bnn.cpp:117]   --->   Operation 88 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 89 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i800 %mrv_16, i32 %gmem_addr_read_17" [bnn.cpp:117]   --->   Operation 89 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i800 %mrv_17, i32 %gmem_addr_read_18" [bnn.cpp:117]   --->   Operation 90 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i800 %mrv_18, i32 %gmem_addr_read_19" [bnn.cpp:117]   --->   Operation 91 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i800 %mrv_19, i32 %gmem_addr_read_20" [bnn.cpp:117]   --->   Operation 92 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i800 %mrv_20, i32 %gmem_addr_read_21" [bnn.cpp:117]   --->   Operation 93 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i800 %mrv_21, i32 %gmem_addr_read_22" [bnn.cpp:117]   --->   Operation 94 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i800 %mrv_22, i32 %gmem_addr_read_23" [bnn.cpp:117]   --->   Operation 95 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i800 %mrv_23, i32 %gmem_addr_read_24" [bnn.cpp:117]   --->   Operation 96 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln117 = ret i800 %mrv_24" [bnn.cpp:117]   --->   Operation 97 'ret' 'ret_ln117' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.300ns
The critical path consists of the following:
	wire read operation ('IN_r_read', bnn.cpp:117) on port 'IN_r' (bnn.cpp:117) [4]  (0.000 ns)
	'getelementptr' operation 32 bit ('gmem_addr', bnn.cpp:117) [7]  (0.000 ns)
	bus request operation ('empty', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [8]  (7.300 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [8]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [8]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [8]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [8]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [8]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [8]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [8]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [9]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_1', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [10]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_2', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [11]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_3', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [12]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_4', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [13]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_5', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [14]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_6', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [15]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_7', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [16]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_8', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [17]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_9', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [18]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_10', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [19]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_11', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [20]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_12', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [21]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_13', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [22]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_14', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [23]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_15', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [24]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_16', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [25]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_17', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [26]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_18', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [27]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_19', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [28]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_20', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [29]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_21', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [30]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_22', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [31]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_23', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [32]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_24', bnn.cpp:117) on port 'gmem' (bnn.cpp:117) [33]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
