Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Nov 12 22:10:41 2021
| Host         : jacob-VirtualBox running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file TestAdder_v1_0_control_sets_placed.rpt
| Design       : TestAdder_v1_0
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             100 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                   Enable Signal                  |                Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+--------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  s00_axi_aclk_IBUF_BUFG | TestAdder_v1_0_S00_AXI_inst/axi_arready0         | TestAdder_v1_0_S00_AXI_inst/axi_wready_i_1_n_0 |                1 |              2 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG | TestAdder_v1_0_S00_AXI_inst/axi_awready0         | TestAdder_v1_0_S00_AXI_inst/axi_wready_i_1_n_0 |                1 |              2 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG |                                                  | TestAdder_v1_0_S00_AXI_inst/axi_wready_i_1_n_0 |                3 |              6 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG | TestAdder_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0 | TestAdder_v1_0_S00_AXI_inst/axi_wready_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | TestAdder_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0 | TestAdder_v1_0_S00_AXI_inst/axi_wready_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | TestAdder_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0 | TestAdder_v1_0_S00_AXI_inst/axi_wready_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | TestAdder_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0  | TestAdder_v1_0_S00_AXI_inst/axi_wready_i_1_n_0 |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | TestAdder_v1_0_S00_AXI_inst/p_1_in[7]            | TestAdder_v1_0_S00_AXI_inst/axi_wready_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | TestAdder_v1_0_S00_AXI_inst/p_1_in[15]           | TestAdder_v1_0_S00_AXI_inst/axi_wready_i_1_n_0 |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | TestAdder_v1_0_S00_AXI_inst/p_1_in[23]           | TestAdder_v1_0_S00_AXI_inst/axi_wready_i_1_n_0 |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG | TestAdder_v1_0_S00_AXI_inst/p_1_in[31]           | TestAdder_v1_0_S00_AXI_inst/axi_wready_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | TestAdder_v1_0_S00_AXI_inst/slv_reg_rden         | TestAdder_v1_0_S00_AXI_inst/axi_wready_i_1_n_0 |                9 |             32 |         3.56 |
+-------------------------+--------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+


