Release 13.3 - par O.76xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Fri Jul 29 15:28:11 2016

All signals are completely routed.

WARNING:ParHelpers:361 - There are 1 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   CLK_IBUF


