Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERMCU_sim_behav xil_defaultlib.OTTERMCU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_nb_sclr(n=32)
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.PC_module
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU_module
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTERMCU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERMCU_sim_behav
