

================================================================
== Vitis HLS Report for 'HLS_CISR_spmv_accel'
================================================================
* Date:           Fri May  6 11:38:34 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        HLS_CISR_runtime_spmv
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       23|  0.180 us|  0.230 us|   19|   24|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        4|        4|         2|          2|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 4 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0"   --->   Operation 22 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cmd_start"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cmd_start, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inp_vec, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inp_vec"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %slot_data_arr, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %slot_data_arr"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %slot_arr_row_len, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %slot_arr_row_len"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_vec, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_vec"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%cmd_start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmd_start" [HLS_CISR_spmv_accel.c:140]   --->   Operation 33 'read' 'cmd_start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%max_row_id_load = load i32 %max_row_id" [HLS_CISR_spmv_accel.c:91]   --->   Operation 34 'load' 'max_row_id_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%br_ln21 = br i1 %cmd_start_read, void %initialize.exit, void %.preheader.preheader" [HLS_CISR_spmv_accel.c:21]   --->   Operation 35 'br' 'br_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 36 'br' 'br_ln0' <Predicate = (cmd_start_read)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.28>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%slot_id = phi i2 %add_ln25, void %.split226, i2 0, void %.preheader.preheader" [HLS_CISR_spmv_accel.c:25]   --->   Operation 37 'phi' 'slot_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.56ns)   --->   "%add_ln25 = add i2 %slot_id, i2 1" [HLS_CISR_spmv_accel.c:25]   --->   Operation 38 'add' 'add_ln25' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.95ns)   --->   "%icmp_ln25 = icmp_eq  i2 %slot_id, i2 2" [HLS_CISR_spmv_accel.c:25]   --->   Operation 40 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split2, void %initialize.exit.loopexit" [HLS_CISR_spmv_accel.c:25]   --->   Operation 42 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %slot_id, i2 0" [HLS_CISR_spmv_accel.c:37]   --->   Operation 43 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %tmp" [HLS_CISR_spmv_accel.c:37]   --->   Operation 44 'zext' 'zext_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_4 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln37" [HLS_CISR_spmv_accel.c:37]   --->   Operation 45 'getelementptr' 'row_len_slot_arr_addr_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln37 = or i4 %tmp, i4 1" [HLS_CISR_spmv_accel.c:37]   --->   Operation 46 'or' 'or_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln37" [HLS_CISR_spmv_accel.c:37]   --->   Operation 47 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_5 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_1" [HLS_CISR_spmv_accel.c:37]   --->   Operation 48 'getelementptr' 'row_len_slot_arr_addr_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln37_1 = or i4 %tmp, i4 2" [HLS_CISR_spmv_accel.c:37]   --->   Operation 49 'or' 'or_ln37_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln37_1" [HLS_CISR_spmv_accel.c:37]   --->   Operation 50 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_6 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_2" [HLS_CISR_spmv_accel.c:37]   --->   Operation 51 'getelementptr' 'row_len_slot_arr_addr_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln37_2 = or i4 %tmp, i4 3" [HLS_CISR_spmv_accel.c:37]   --->   Operation 52 'or' 'or_ln37_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln37_2" [HLS_CISR_spmv_accel.c:37]   --->   Operation 53 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_7 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_3" [HLS_CISR_spmv_accel.c:37]   --->   Operation 54 'getelementptr' 'row_len_slot_arr_addr_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [HLS_CISR_spmv_accel.c:25]   --->   Operation 55 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i2 %slot_id" [HLS_CISR_spmv_accel.c:29]   --->   Operation 56 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %trunc_ln29, void %branch6, void %branch7" [HLS_CISR_spmv_accel.c:29]   --->   Operation 57 'br' 'br_ln29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:29]   --->   Operation 58 'store' 'store_ln29' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln29 = br void %.split214" [HLS_CISR_spmv_accel.c:29]   --->   Operation 59 'br' 'br_ln29' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:29]   --->   Operation 60 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln29 = br void %.split214" [HLS_CISR_spmv_accel.c:29]   --->   Operation 61 'br' 'br_ln29' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %trunc_ln29, void %branch8, void %branch9" [HLS_CISR_spmv_accel.c:30]   --->   Operation 62 'br' 'br_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:30]   --->   Operation 63 'store' 'store_ln30' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split21418" [HLS_CISR_spmv_accel.c:30]   --->   Operation 64 'br' 'br_ln30' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:30]   --->   Operation 65 'store' 'store_ln30' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split21418" [HLS_CISR_spmv_accel.c:30]   --->   Operation 66 'br' 'br_ln30' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %trunc_ln29, void %branch4, void %branch5" [HLS_CISR_spmv_accel.c:31]   --->   Operation 67 'br' 'br_ln31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:31]   --->   Operation 68 'store' 'store_ln31' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split210" [HLS_CISR_spmv_accel.c:31]   --->   Operation 69 'br' 'br_ln31' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:31]   --->   Operation 70 'store' 'store_ln31' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split210" [HLS_CISR_spmv_accel.c:31]   --->   Operation 71 'br' 'br_ln31' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %trunc_ln29, void %branch0, void %branch1" [HLS_CISR_spmv_accel.c:32]   --->   Operation 72 'br' 'br_ln32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:32]   --->   Operation 73 'store' 'store_ln32' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln32 = br void %.split22" [HLS_CISR_spmv_accel.c:32]   --->   Operation 74 'br' 'br_ln32' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:32]   --->   Operation 75 'store' 'store_ln32' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln32 = br void %.split22" [HLS_CISR_spmv_accel.c:32]   --->   Operation 76 'br' 'br_ln32' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %trunc_ln29, void %branch2, void %branch3" [HLS_CISR_spmv_accel.c:33]   --->   Operation 77 'br' 'br_ln33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:33]   --->   Operation 78 'store' 'store_ln33' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln33 = br void %.split226" [HLS_CISR_spmv_accel.c:33]   --->   Operation 79 'br' 'br_ln33' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:33]   --->   Operation 80 'store' 'store_ln33' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln33 = br void %.split226" [HLS_CISR_spmv_accel.c:33]   --->   Operation 81 'br' 'br_ln33' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_4" [HLS_CISR_spmv_accel.c:37]   --->   Operation 82 'store' 'store_ln37' <Predicate = (!icmp_ln25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 83 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_5" [HLS_CISR_spmv_accel.c:37]   --->   Operation 83 'store' 'store_ln37' <Predicate = (!icmp_ln25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 84 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_6" [HLS_CISR_spmv_accel.c:37]   --->   Operation 84 'store' 'store_ln37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 85 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_7" [HLS_CISR_spmv_accel.c:37]   --->   Operation 85 'store' 'store_ln37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 86 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.32>
ST_4 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln0 = br void %initialize.exit"   --->   Operation 87 'br' 'br_ln0' <Predicate = (cmd_start_read)> <Delay = 1.58>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%slot_arr_row_len_addr = getelementptr i32 %slot_arr_row_len, i64 0, i64 0" [HLS_CISR_spmv_accel.c:55]   --->   Operation 88 'getelementptr' 'slot_arr_row_len_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [2/2] (2.32ns)   --->   "%slot_arr_row_len_load = load i1 %slot_arr_row_len_addr" [HLS_CISR_spmv_accel.c:55]   --->   Operation 89 'load' 'slot_arr_row_len_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 5 <SV = 3> <Delay = 7.11>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%max_row_id_flag_0 = phi i1 0, void, i1 1, void %initialize.exit.loopexit"   --->   Operation 90 'phi' 'max_row_id_flag_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%max_row_id_loc_0 = phi i32 %max_row_id_load, void, i32 0, void %initialize.exit.loopexit" [HLS_CISR_spmv_accel.c:91]   --->   Operation 91 'phi' 'max_row_id_loc_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i32 %max_row_id_loc_0" [HLS_CISR_spmv_accel.c:53]   --->   Operation 92 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%slot_row_count = load i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:53]   --->   Operation 93 'load' 'slot_row_count' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/2] (2.32ns)   --->   "%slot_arr_row_len_load = load i1 %slot_arr_row_len_addr" [HLS_CISR_spmv_accel.c:55]   --->   Operation 94 'load' 'slot_arr_row_len_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 95 [1/1] (2.47ns)   --->   "%icmp_ln55 = icmp_eq  i32 %slot_arr_row_len_load, i32 4294967295" [HLS_CISR_spmv_accel.c:55]   --->   Operation 95 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void, void %initialize.exit._crit_edge" [HLS_CISR_spmv_accel.c:55]   --->   Operation 96 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i32 %slot_row_count" [HLS_CISR_spmv_accel.c:58]   --->   Operation 97 'zext' 'zext_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln58" [HLS_CISR_spmv_accel.c:58]   --->   Operation 98 'getelementptr' 'row_len_slot_arr_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 %slot_arr_row_len_load, i3 %row_len_slot_arr_addr" [HLS_CISR_spmv_accel.c:58]   --->   Operation 99 'store' 'store_ln58' <Predicate = (!icmp_ln55)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 100 [1/1] (2.55ns)   --->   "%add_ln59 = add i32 %slot_row_count, i32 1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 100 'add' 'add_ln59' <Predicate = (!icmp_ln55)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59, i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:59]   --->   Operation 101 'store' 'store_ln59' <Predicate = (!icmp_ln55)> <Delay = 1.58>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln60 = br void %initialize.exit._crit_edge" [HLS_CISR_spmv_accel.c:60]   --->   Operation 102 'br' 'br_ln60' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%slot_arr_row_len_addr_1 = getelementptr i32 %slot_arr_row_len, i64 0, i64 1" [HLS_CISR_spmv_accel.c:55]   --->   Operation 103 'getelementptr' 'slot_arr_row_len_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [2/2] (2.32ns)   --->   "%slot_arr_row_len_load_1 = load i1 %slot_arr_row_len_addr_1" [HLS_CISR_spmv_accel.c:55]   --->   Operation 104 'load' 'slot_arr_row_len_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 6 <SV = 4> <Delay = 7.11>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%slot_row_count_1 = load i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:53]   --->   Operation 105 'load' 'slot_row_count_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/2] (2.32ns)   --->   "%slot_arr_row_len_load_1 = load i1 %slot_arr_row_len_addr_1" [HLS_CISR_spmv_accel.c:55]   --->   Operation 106 'load' 'slot_arr_row_len_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 107 [1/1] (2.47ns)   --->   "%icmp_ln55_1 = icmp_eq  i32 %slot_arr_row_len_load_1, i32 4294967295" [HLS_CISR_spmv_accel.c:55]   --->   Operation 107 'icmp' 'icmp_ln55_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55_1, void, void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:55]   --->   Operation 108 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %slot_row_count_1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 109 'trunc' 'trunc_ln58' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.96ns)   --->   "%xor_ln58 = xor i3 %trunc_ln58, i3 4" [HLS_CISR_spmv_accel.c:58]   --->   Operation 110 'xor' 'xor_ln58' <Predicate = (!icmp_ln55_1)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i3 %xor_ln58" [HLS_CISR_spmv_accel.c:58]   --->   Operation 111 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_1 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln58_1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 112 'getelementptr' 'row_len_slot_arr_addr_1' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 %slot_arr_row_len_load_1, i3 %row_len_slot_arr_addr_1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 113 'store' 'store_ln58' <Predicate = (!icmp_ln55_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 114 [1/1] (2.55ns)   --->   "%add_ln59_1 = add i32 %slot_row_count_1, i32 1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 114 'add' 'add_ln59_1' <Predicate = (!icmp_ln55_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59_1, i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 115 'store' 'store_ln59' <Predicate = (!icmp_ln55_1)> <Delay = 1.58>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln60 = br void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:60]   --->   Operation 116 'br' 'br_ln60' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%slot_row_counter_0_load = load i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:80]   --->   Operation 117 'load' 'slot_row_counter_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (2.47ns)   --->   "%icmp_ln80 = icmp_eq  i32 %slot_row_counter_0_load, i32 0" [HLS_CISR_spmv_accel.c:80]   --->   Operation 118 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (1.58ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %store_row_len_arr.exit._crit_edge, void" [HLS_CISR_spmv_accel.c:80]   --->   Operation 119 'br' 'br_ln80' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:83]   --->   Operation 120 'store' 'store_ln83' <Predicate = (icmp_ln80)> <Delay = 1.58>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%slot_row_len_id_0_load = load i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:86]   --->   Operation 121 'load' 'slot_row_len_id_0_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i32 %slot_row_len_id_0_load" [HLS_CISR_spmv_accel.c:86]   --->   Operation 122 'zext' 'zext_ln86' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_2 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln86" [HLS_CISR_spmv_accel.c:86]   --->   Operation 123 'getelementptr' 'row_len_slot_arr_addr_2' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 124 [2/2] (2.32ns)   --->   "%row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_2" [HLS_CISR_spmv_accel.c:86]   --->   Operation 124 'load' 'row_len_slot_arr_load' <Predicate = (icmp_ln80)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 125 [1/1] (2.55ns)   --->   "%add_ln87 = add i32 %slot_row_len_id_0_load, i32 1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 125 'add' 'add_ln87' <Predicate = (icmp_ln80)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:87]   --->   Operation 126 'store' 'store_ln87' <Predicate = (icmp_ln80)> <Delay = 1.58>
ST_6 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln91 = store i3 %trunc_ln53, i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:91]   --->   Operation 127 'store' 'store_ln91' <Predicate = (icmp_ln80)> <Delay = 1.58>

State 7 <SV = 5> <Delay = 5.72>
ST_7 : Operation 128 [1/2] (2.32ns)   --->   "%row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_2" [HLS_CISR_spmv_accel.c:86]   --->   Operation 128 'load' 'row_len_slot_arr_load' <Predicate = (icmp_ln80)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 129 [1/1] (2.55ns)   --->   "%add_ln92 = add i32 %max_row_id_loc_0, i32 1" [HLS_CISR_spmv_accel.c:92]   --->   Operation 129 'add' 'add_ln92' <Predicate = (icmp_ln80)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (1.58ns)   --->   "%br_ln94 = br void %store_row_len_arr.exit._crit_edge" [HLS_CISR_spmv_accel.c:94]   --->   Operation 130 'br' 'br_ln94' <Predicate = (icmp_ln80)> <Delay = 1.58>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%max_row_id_flag_1 = phi i1 1, void, i1 %max_row_id_flag_0, void %store_row_len_arr.exit"   --->   Operation 131 'phi' 'max_row_id_flag_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%max_row_id_new_1 = phi i32 %add_ln92, void, i32 0, void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:92]   --->   Operation 132 'phi' 'max_row_id_new_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%max_row_id_loc_1 = phi i32 %add_ln92, void, i32 %max_row_id_loc_0, void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:92]   --->   Operation 133 'phi' 'max_row_id_loc_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%empty_15 = phi i32 %row_len_slot_arr_load, void, i32 %slot_row_counter_0_load, void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:86]   --->   Operation 134 'phi' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i32 %max_row_id_loc_1" [HLS_CISR_spmv_accel.c:80]   --->   Operation 135 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%slot_row_counter_1_load = load i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:80]   --->   Operation 136 'load' 'slot_row_counter_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (2.47ns)   --->   "%icmp_ln80_1 = icmp_eq  i32 %slot_row_counter_1_load, i32 0" [HLS_CISR_spmv_accel.c:80]   --->   Operation 137 'icmp' 'icmp_ln80_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (1.58ns)   --->   "%br_ln80 = br i1 %icmp_ln80_1, void %CISR_decoder.exit, void" [HLS_CISR_spmv_accel.c:80]   --->   Operation 138 'br' 'br_ln80' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:83]   --->   Operation 139 'store' 'store_ln83' <Predicate = (icmp_ln80_1)> <Delay = 1.58>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%slot_row_len_id_1_load = load i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 140 'load' 'slot_row_len_id_1_load' <Predicate = (icmp_ln80_1)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %slot_row_len_id_1_load" [HLS_CISR_spmv_accel.c:86]   --->   Operation 141 'trunc' 'trunc_ln86' <Predicate = (icmp_ln80_1)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.96ns)   --->   "%xor_ln86 = xor i3 %trunc_ln86, i3 4" [HLS_CISR_spmv_accel.c:86]   --->   Operation 142 'xor' 'xor_ln86' <Predicate = (icmp_ln80_1)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i3 %xor_ln86" [HLS_CISR_spmv_accel.c:86]   --->   Operation 143 'zext' 'zext_ln86_1' <Predicate = (icmp_ln80_1)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_3 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln86_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 144 'getelementptr' 'row_len_slot_arr_addr_3' <Predicate = (icmp_ln80_1)> <Delay = 0.00>
ST_7 : Operation 145 [2/2] (2.32ns)   --->   "%row_len_slot_arr_load_1 = load i3 %row_len_slot_arr_addr_3" [HLS_CISR_spmv_accel.c:86]   --->   Operation 145 'load' 'row_len_slot_arr_load_1' <Predicate = (icmp_ln80_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 146 [1/1] (2.55ns)   --->   "%add_ln87_1 = add i32 %slot_row_len_id_1_load, i32 1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 146 'add' 'add_ln87_1' <Predicate = (icmp_ln80_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87_1, i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 147 'store' 'store_ln87' <Predicate = (icmp_ln80_1)> <Delay = 1.58>
ST_7 : Operation 148 [1/1] (1.58ns)   --->   "%store_ln91 = store i3 %trunc_ln80, i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:91]   --->   Operation 148 'store' 'store_ln91' <Predicate = (icmp_ln80_1)> <Delay = 1.58>

State 8 <SV = 6> <Delay = 4.14>
ST_8 : Operation 149 [1/2] (2.32ns)   --->   "%row_len_slot_arr_load_1 = load i3 %row_len_slot_arr_addr_3" [HLS_CISR_spmv_accel.c:86]   --->   Operation 149 'load' 'row_len_slot_arr_load_1' <Predicate = (icmp_ln80_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 150 [1/1] (2.55ns)   --->   "%add_ln92_1 = add i32 %max_row_id_loc_1, i32 1" [HLS_CISR_spmv_accel.c:92]   --->   Operation 150 'add' 'add_ln92_1' <Predicate = (icmp_ln80_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (1.58ns)   --->   "%br_ln94 = br void %CISR_decoder.exit" [HLS_CISR_spmv_accel.c:94]   --->   Operation 151 'br' 'br_ln94' <Predicate = (icmp_ln80_1)> <Delay = 1.58>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%slot_data_arr_addr = getelementptr i64 %slot_data_arr, i64 0, i64 0" [HLS_CISR_spmv_accel.c:107]   --->   Operation 152 'getelementptr' 'slot_data_arr_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [2/2] (2.32ns)   --->   "%slot_data_arr_load = load i1 %slot_data_arr_addr" [HLS_CISR_spmv_accel.c:107]   --->   Operation 153 'load' 'slot_data_arr_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2> <RAM>
ST_8 : Operation 154 [1/1] (2.55ns)   --->   "%add_ln115 = add i32 %empty_15, i32 4294967295" [HLS_CISR_spmv_accel.c:115]   --->   Operation 154 'add' 'add_ln115' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (1.58ns)   --->   "%store_ln115 = store i32 %add_ln115, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:115]   --->   Operation 155 'store' 'store_ln115' <Predicate = true> <Delay = 1.58>

State 9 <SV = 7> <Delay = 4.64>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%max_row_id_new_2 = phi i32 %add_ln92_1, void, i32 %max_row_id_new_1, void %store_row_len_arr.exit._crit_edge" [HLS_CISR_spmv_accel.c:92]   --->   Operation 156 'phi' 'max_row_id_new_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%empty_16 = phi i32 %row_len_slot_arr_load_1, void, i32 %slot_row_counter_1_load, void %store_row_len_arr.exit._crit_edge" [HLS_CISR_spmv_accel.c:86]   --->   Operation 157 'phi' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/2] (2.32ns)   --->   "%slot_data_arr_load = load i1 %slot_data_arr_addr" [HLS_CISR_spmv_accel.c:107]   --->   Operation 158 'load' 'slot_data_arr_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2> <RAM>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i64 %slot_data_arr_load" [HLS_CISR_spmv_accel.c:107]   --->   Operation 159 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%col_index = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load, i32 32, i32 34" [HLS_CISR_spmv_accel.c:108]   --->   Operation 160 'partselect' 'col_index' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i3 %col_index" [HLS_CISR_spmv_accel.c:111]   --->   Operation 161 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%inp_vec_addr = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 162 'getelementptr' 'inp_vec_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [2/2] (2.32ns)   --->   "%inp_vec_load = load i3 %inp_vec_addr" [HLS_CISR_spmv_accel.c:111]   --->   Operation 163 'load' 'inp_vec_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%slot_data_arr_addr_1 = getelementptr i64 %slot_data_arr, i64 0, i64 1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 164 'getelementptr' 'slot_data_arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [2/2] (2.32ns)   --->   "%slot_data_arr_load_1 = load i1 %slot_data_arr_addr_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 165 'load' 'slot_data_arr_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2> <RAM>
ST_9 : Operation 166 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln115_1 = add i32 %empty_16, i32 4294967295" [HLS_CISR_spmv_accel.c:115]   --->   Operation 166 'add' 'add_ln115_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (1.58ns)   --->   "%store_ln115 = store i32 %add_ln115_1, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:115]   --->   Operation 167 'store' 'store_ln115' <Predicate = true> <Delay = 1.58>

State 10 <SV = 8> <Delay = 4.64>
ST_10 : Operation 168 [1/2] (2.32ns)   --->   "%inp_vec_load = load i3 %inp_vec_addr" [HLS_CISR_spmv_accel.c:111]   --->   Operation 168 'load' 'inp_vec_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 169 [1/2] (2.32ns)   --->   "%slot_data_arr_load_1 = load i1 %slot_data_arr_addr_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 169 'load' 'slot_data_arr_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2> <RAM>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i64 %slot_data_arr_load_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 170 'trunc' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%col_index_1 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load_1, i32 32, i32 34" [HLS_CISR_spmv_accel.c:108]   --->   Operation 171 'partselect' 'col_index_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i3 %col_index_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 172 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%inp_vec_addr_1 = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 173 'getelementptr' 'inp_vec_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [2/2] (2.32ns)   --->   "%inp_vec_load_1 = load i3 %inp_vec_addr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 174 'load' 'inp_vec_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 11 <SV = 9> <Delay = 5.70>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%matrix_val = bitcast i32 %trunc_ln107" [HLS_CISR_spmv_accel.c:107]   --->   Operation 175 'bitcast' 'matrix_val' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln111 = bitcast i32 %inp_vec_load" [HLS_CISR_spmv_accel.c:111]   --->   Operation 176 'bitcast' 'bitcast_ln111' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [4/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 177 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [1/2] (2.32ns)   --->   "%inp_vec_load_1 = load i3 %inp_vec_addr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 178 'load' 'inp_vec_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 12 <SV = 10> <Delay = 5.70>
ST_12 : Operation 179 [3/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 179 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%matrix_val_1 = bitcast i32 %trunc_ln107_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 180 'bitcast' 'matrix_val_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%bitcast_ln111_1 = bitcast i32 %inp_vec_load_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 181 'bitcast' 'bitcast_ln111_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [4/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 182 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 5.70>
ST_13 : Operation 183 [2/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 183 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [3/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 184 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 5.70>
ST_14 : Operation 185 [1/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 185 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 186 [2/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 186 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.25>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%slot_res_arr_0_load = load i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:111]   --->   Operation 187 'load' 'slot_res_arr_0_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 188 [5/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 188 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [1/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 189 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 190 [4/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 190 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%slot_res_arr_1_load = load i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 191 'load' 'slot_res_arr_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 192 [5/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 192 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 193 [3/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 193 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 194 [4/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 194 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.25>
ST_18 : Operation 195 [2/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 195 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 196 [3/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 196 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 7.25>
ST_19 : Operation 197 [1/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 197 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 198 [2/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 198 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 7.25>
ST_20 : Operation 199 [1/1] (1.58ns)   --->   "%store_ln111 = store i32 %add_i, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:111]   --->   Operation 199 'store' 'store_ln111' <Predicate = true> <Delay = 1.58>
ST_20 : Operation 200 [1/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 200 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 201 [1/1] (0.00ns)   --->   "%row_index = load i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:130]   --->   Operation 201 'load' 'row_index' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i3 %row_index" [HLS_CISR_spmv_accel.c:131]   --->   Operation 202 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%bitcast_ln131 = bitcast i32 %add_i" [HLS_CISR_spmv_accel.c:131]   --->   Operation 203 'bitcast' 'bitcast_ln131' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 204 [1/1] (0.00ns)   --->   "%output_vec_addr = getelementptr i32 %output_vec, i64 0, i64 %zext_ln131" [HLS_CISR_spmv_accel.c:131]   --->   Operation 204 'getelementptr' 'output_vec_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 205 [1/1] (2.32ns)   --->   "%store_ln131 = store i32 %bitcast_ln131, i3 %output_vec_addr" [HLS_CISR_spmv_accel.c:131]   --->   Operation 205 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 21 <SV = 19> <Delay = 2.32>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%max_row_id_flag_2 = phi i1 1, void, i1 %max_row_id_flag_1, void %store_row_len_arr.exit._crit_edge"   --->   Operation 206 'phi' 'max_row_id_flag_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 207 [1/1] (1.58ns)   --->   "%store_ln111 = store i32 %add_1_i, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 207 'store' 'store_ln111' <Predicate = true> <Delay = 1.58>
ST_21 : Operation 208 [1/1] (0.00ns)   --->   "%row_index_1 = load i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:130]   --->   Operation 208 'load' 'row_index_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i3 %row_index_1" [HLS_CISR_spmv_accel.c:131]   --->   Operation 209 'zext' 'zext_ln131_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln131_1 = bitcast i32 %add_1_i" [HLS_CISR_spmv_accel.c:131]   --->   Operation 210 'bitcast' 'bitcast_ln131_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 211 [1/1] (0.00ns)   --->   "%output_vec_addr_1 = getelementptr i32 %output_vec, i64 0, i64 %zext_ln131_1" [HLS_CISR_spmv_accel.c:131]   --->   Operation 211 'getelementptr' 'output_vec_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 212 [1/1] (2.32ns)   --->   "%store_ln131 = store i32 %bitcast_ln131_1, i3 %output_vec_addr_1" [HLS_CISR_spmv_accel.c:131]   --->   Operation 212 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_21 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %max_row_id_flag_2, void %CISR_decoder.exit.new, void %mergeST"   --->   Operation 213 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 214 [1/1] (0.00ns)   --->   "%store_ln23 = store i32 %max_row_id_new_2, i32 %max_row_id" [HLS_CISR_spmv_accel.c:23]   --->   Operation 214 'store' 'store_ln23' <Predicate = (max_row_id_flag_2)> <Delay = 0.00>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln0 = br void %CISR_decoder.exit.new"   --->   Operation 215 'br' 'br_ln0' <Predicate = (max_row_id_flag_2)> <Delay = 0.00>
ST_21 : Operation 216 [1/1] (0.00ns)   --->   "%ret_ln201 = ret" [HLS_CISR_spmv_accel.c:201]   --->   Operation 216 'ret' 'ret_ln201' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('slot_id', HLS_CISR_spmv_accel.c:25) with incoming values : ('add_ln25', HLS_CISR_spmv_accel.c:25) [39]  (1.59 ns)

 <State 2>: 3.28ns
The critical path consists of the following:
	'phi' operation ('slot_id', HLS_CISR_spmv_accel.c:25) with incoming values : ('add_ln25', HLS_CISR_spmv_accel.c:25) [39]  (0 ns)
	'getelementptr' operation ('row_len_slot_arr_addr_4', HLS_CISR_spmv_accel.c:37) [48]  (0 ns)
	'store' operation ('store_ln37', HLS_CISR_spmv_accel.c:37) of constant 0 on array 'row_len_slot_arr' [100]  (2.32 ns)
	blocking operation 0.959 ns on control path)

 <State 3>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln37', HLS_CISR_spmv_accel.c:37) of constant 0 on array 'row_len_slot_arr' [102]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('slot_arr_row_len_addr', HLS_CISR_spmv_accel.c:55) [112]  (0 ns)
	'load' operation ('slot_arr_row_len_load', HLS_CISR_spmv_accel.c:55) on array 'slot_arr_row_len' [113]  (2.32 ns)

 <State 5>: 7.12ns
The critical path consists of the following:
	'load' operation ('slot_arr_row_len_load', HLS_CISR_spmv_accel.c:55) on array 'slot_arr_row_len' [113]  (2.32 ns)
	'icmp' operation ('icmp_ln55', HLS_CISR_spmv_accel.c:55) [114]  (2.47 ns)
	blocking operation 2.32 ns on control path)

 <State 6>: 7.12ns
The critical path consists of the following:
	'load' operation ('slot_arr_row_len_load_1', HLS_CISR_spmv_accel.c:55) on array 'slot_arr_row_len' [126]  (2.32 ns)
	'icmp' operation ('icmp_ln55_1', HLS_CISR_spmv_accel.c:55) [127]  (2.47 ns)
	blocking operation 2.32 ns on control path)

 <State 7>: 5.73ns
The critical path consists of the following:
	'add' operation ('add_ln92', HLS_CISR_spmv_accel.c:92) [151]  (2.55 ns)
	multiplexor before 'phi' operation ('max_row_id_loc_1', HLS_CISR_spmv_accel.c:92) with incoming values : ('max_row_id_load', HLS_CISR_spmv_accel.c:91) ('add_ln92', HLS_CISR_spmv_accel.c:92) [156]  (1.59 ns)
	'phi' operation ('max_row_id_loc_1', HLS_CISR_spmv_accel.c:92) with incoming values : ('max_row_id_load', HLS_CISR_spmv_accel.c:91) ('add_ln92', HLS_CISR_spmv_accel.c:92) [156]  (0 ns)
	'store' operation ('store_ln91', HLS_CISR_spmv_accel.c:91) of variable 'trunc_ln80', HLS_CISR_spmv_accel.c:80 on static variable 'slot_row_id_1' [172]  (1.59 ns)

 <State 8>: 4.14ns
The critical path consists of the following:
	'add' operation ('add_ln115', HLS_CISR_spmv_accel.c:115) [192]  (2.55 ns)
	'store' operation ('store_ln115', HLS_CISR_spmv_accel.c:115) of variable 'add_ln115', HLS_CISR_spmv_accel.c:115 on static variable 'slot_row_counter_0' [193]  (1.59 ns)

 <State 9>: 4.64ns
The critical path consists of the following:
	'load' operation ('slot_data_arr_load', HLS_CISR_spmv_accel.c:107) on array 'slot_data_arr' [180]  (2.32 ns)
	'getelementptr' operation ('inp_vec_addr', HLS_CISR_spmv_accel.c:111) [185]  (0 ns)
	'load' operation ('inp_vec_load', HLS_CISR_spmv_accel.c:111) on array 'inp_vec' [186]  (2.32 ns)

 <State 10>: 4.64ns
The critical path consists of the following:
	'load' operation ('slot_data_arr_load_1', HLS_CISR_spmv_accel.c:107) on array 'slot_data_arr' [195]  (2.32 ns)
	'getelementptr' operation ('inp_vec_addr_1', HLS_CISR_spmv_accel.c:111) [200]  (0 ns)
	'load' operation ('inp_vec_load_1', HLS_CISR_spmv_accel.c:111) on array 'inp_vec' [201]  (2.32 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', HLS_CISR_spmv_accel.c:111) [188]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', HLS_CISR_spmv_accel.c:111) [188]  (5.7 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', HLS_CISR_spmv_accel.c:111) [188]  (5.7 ns)

 <State 14>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', HLS_CISR_spmv_accel.c:111) [188]  (5.7 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'load' operation ('slot_res_arr_0_load', HLS_CISR_spmv_accel.c:111) on static variable 'slot_res_arr_0' [189]  (0 ns)
	'fadd' operation ('add_i', HLS_CISR_spmv_accel.c:111) [190]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', HLS_CISR_spmv_accel.c:111) [190]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', HLS_CISR_spmv_accel.c:111) [190]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', HLS_CISR_spmv_accel.c:111) [190]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', HLS_CISR_spmv_accel.c:111) [190]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_1_i', HLS_CISR_spmv_accel.c:111) [205]  (7.26 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'load' operation ('row_index', HLS_CISR_spmv_accel.c:130) on static variable 'slot_row_id_1' [214]  (0 ns)
	'getelementptr' operation ('output_vec_addr_1', HLS_CISR_spmv_accel.c:131) [217]  (0 ns)
	'store' operation ('store_ln131', HLS_CISR_spmv_accel.c:131) of variable 'bitcast_ln131_1', HLS_CISR_spmv_accel.c:131 on array 'output_vec' [218]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
