<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>test: mir4000.h Source File</title>
<link href="../../doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.7 -->
<div class="qindex"><a class="qindex" href="../../main.html">Main&nbsp;Page</a> | <a class="qindex" href="../../hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="../../annotated.html">Class&nbsp;List</a> | <a class="qindex" href="../../files.html">File&nbsp;List</a> | <a class="qindex" href="../../functions.html">Class&nbsp;Members</a> | <a class="qindex" href="../../globals.html">File&nbsp;Members</a></div>
<h1>mir4000.h</h1><a href="../../d0/d0/mir4000_8h.html">Go to the documentation of this file.</a><pre class="fragment"><div>00001 <span class="comment">/*++</span>
00002 <span class="comment"></span>
00003 <span class="comment">Copyright (c) 1990  Microsoft Corporation</span>
00004 <span class="comment"></span>
00005 <span class="comment">Module Name:</span>
00006 <span class="comment"></span>
00007 <span class="comment">    mir4000.h</span>
00008 <span class="comment"></span>
00009 <span class="comment">Abstract:</span>
00010 <span class="comment"></span>
00011 <span class="comment">    This module contains the private data structures and procedure</span>
00012 <span class="comment">    prototypes for the hardware dependent portion of the</span>
00013 <span class="comment">    memory management system.</span>
00014 <span class="comment"></span>
00015 <span class="comment">    It is specifically tailored for the MIPS R4000 machine.</span>
00016 <span class="comment"></span>
00017 <span class="comment">Author:</span>
00018 <span class="comment"></span>
00019 <span class="comment">    Lou Perazzoli (loup) 9-Jan-1991</span>
00020 <span class="comment"></span>
00021 <span class="comment">Revision History:</span>
00022 <span class="comment"></span>
00023 <span class="comment">--*/</span>
00024 
<a name="l00025"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a0">00025</a> <span class="preprocessor">#define HEADER_FILE</span>
00026 <span class="preprocessor"></span><span class="preprocessor">#include &lt;kxmips.h&gt;</span>
00027 
<a name="l00028"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a1">00028</a> <span class="preprocessor">#define VLM_SUPPORT 1</span>
00029 <span class="preprocessor"></span>
00030 <span class="comment">//</span>
00031 <span class="comment">// Define base of kernel segment 0.</span>
00032 <span class="comment">//</span>
00033 
00034 <span class="preprocessor">#if defined(VLM_SUPPORT)</span>
<a name="l00035"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a2">00035</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_KSEG0_BASE KSEG0_BASE64</span>
<a name="l00036"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a3">00036</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_HIGHEST_USER_ADDRESSxx MM_HIGHEST_USER_ADDRESS64</span>
00037 <span class="preprocessor"></span><span class="preprocessor">#else</span>
00038 <span class="preprocessor"></span><span class="preprocessor">#define MM_KSEG0_BASE KSEG0_BASE</span>
00039 <span class="preprocessor"></span><span class="preprocessor">#define MM_HIGHEST_USER_ADDRESSxx MM_HIGHEST_USER_ADDRESS</span>
00040 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
00041 <span class="preprocessor"></span>
00042 <span class="comment">//</span>
00043 <span class="comment">// The R4000 requires colored page support.</span>
00044 <span class="comment">//</span>
00045 
00046 <span class="comment">//</span>
00047 <span class="comment">// The R4000 supports large pages.</span>
00048 <span class="comment">//</span>
00049 
<a name="l00050"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a4">00050</a> <span class="preprocessor">#define LARGE_PAGES 1</span>
00051 <span class="preprocessor"></span>
00052 
00053 <span class="comment">/*++</span>
00054 <span class="comment"></span>
00055 <span class="comment">    Virtual Memory Layout on the R4000 is:</span>
00056 <span class="comment"></span>
00057 <span class="comment">                 +------------------------------------+</span>
00058 <span class="comment">        00000000 |                                    |</span>
00059 <span class="comment">                 |                                    |</span>
00060 <span class="comment">                 |                                    |</span>
00061 <span class="comment">                 | User Mode Addresses                |</span>
00062 <span class="comment">                 |                                    |</span>
00063 <span class="comment">                 |   All pages within this range      |</span>
00064 <span class="comment">                 |   are potentially accessable while |</span>
00065 <span class="comment">                 |   the CPU is in USER mode.         |</span>
00066 <span class="comment">                 |                                    |</span>
00067 <span class="comment">                 |                                    |</span>
00068 <span class="comment">                 +------------------------------------+</span>
00069 <span class="comment">        7ffff000 | 64k No Access Area                 |</span>
00070 <span class="comment">                 +------------------------------------+</span>
00071 <span class="comment">        80000000 |                                    | KSEG_0</span>
00072 <span class="comment">                 | HAL loads kernel and initial       |</span>
00073 <span class="comment">                 | boot drivers in first 16mb         |</span>
00074 <span class="comment">                 | of this region.                    |</span>
00075 <span class="comment">                 | Kernel mode access only.           |</span>
00076 <span class="comment">                 |                                    |</span>
00077 <span class="comment">                 | Initial NonPaged Pool is within    |</span>
00078 <span class="comment">                 | KEG_0                              |</span>
00079 <span class="comment">                 |                                    |</span>
00080 <span class="comment">                 +------------------------------------+</span>
00081 <span class="comment">        A0000000 |                                    | KSEG_1</span>
00082 <span class="comment">                 |                                    |</span>
00083 <span class="comment">                 |                                    |</span>
00084 <span class="comment">                 |                                    |</span>
00085 <span class="comment">                 +------------------------------------+</span>
00086 <span class="comment">        C0000000 | Page Table Pages mapped through    |</span>
00087 <span class="comment">                 |   this 4mb region                  |</span>
00088 <span class="comment">                 |   Kernel mode access only.         |</span>
00089 <span class="comment">                 |                                    |</span>
00090 <span class="comment">                 +------------------------------------+</span>
00091 <span class="comment">        C2400000 | HyperSpace - working set lists     |</span>
00092 <span class="comment">                 |   and per process memory mangement |</span>
00093 <span class="comment">                 |   structures mapped in this 4mb    |</span>
00094 <span class="comment">                 |   region.                          |</span>
00095 <span class="comment">                 |   Kernel mode access only.         |</span>
00096 <span class="comment">                 +------------------------------------+</span>
00097 <span class="comment">        C2800000 | System Cache Structures            |</span>
00098 <span class="comment">                 |   reside in this 4mb region        |</span>
00099 <span class="comment">                 |   Kernel mode access only.         |</span>
00100 <span class="comment">                 +------------------------------------+</span>
00101 <span class="comment">        C2C00000 | System cache resides here.         |</span>
00102 <span class="comment">                 |   Kernel mode access only.         |</span>
00103 <span class="comment">                 |                                    |</span>
00104 <span class="comment">                 |                                    |</span>
00105 <span class="comment">                 +------------------------------------+</span>
00106 <span class="comment">        DE000000 | System mapped views                |</span>
00107 <span class="comment">                 |                                    |</span>
00108 <span class="comment">                 |                                    |</span>
00109 <span class="comment">                 +------------------------------------+</span>
00110 <span class="comment">        E1000000 | Start of paged system area         |</span>
00111 <span class="comment">                 |   Kernel mode access only.         |</span>
00112 <span class="comment">                 |                                    |</span>
00113 <span class="comment">                 |                                    |</span>
00114 <span class="comment">                 +------------------------------------+</span>
00115 <span class="comment">                 |                                    |</span>
00116 <span class="comment">                 |   Kernel mode access only.         |</span>
00117 <span class="comment">                 |                                    |</span>
00118 <span class="comment">                 |                                    |</span>
00119 <span class="comment">        FFBFFFFF | NonPaged System area               |</span>
00120 <span class="comment">                 +------------------------------------+</span>
00121 <span class="comment">        FFC00000 | Last 4mb reserved for HAL usage    |</span>
00122 <span class="comment">                 +------------------------------------+</span>
00123 <span class="comment"></span>
00124 <span class="comment">--*/</span>
00125 
00126 <span class="comment">//</span>
00127 <span class="comment">// PAGE_SIZE for MIPS r4000 is 4k, virtual page is 20 bits with a PAGE_SHIFT</span>
00128 <span class="comment">// byte offset.</span>
00129 <span class="comment">//</span>
00130 
<a name="l00131"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a5">00131</a> <span class="preprocessor">#define MM_VIRTUAL_PAGE_SHIFT 20</span>
00132 <span class="preprocessor"></span>
00133 <span class="comment">//</span>
00134 <span class="comment">// Address space layout definitions.</span>
00135 <span class="comment">//</span>
00136 
00137 <span class="comment">//#define PDE_BASE ((ULONG)0xC0300000)</span>
<a name="l00138"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a6">00138</a> <span class="preprocessor">#define PDE_BASE64 ((ULONG)0xC0302000)</span>
00139 <span class="preprocessor"></span>
00140 <span class="comment">//#define PTE_BASE ((ULONG)0xC0000000)</span>
<a name="l00141"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a7">00141</a> <span class="preprocessor">#define PTE_BASE64 ((ULONG)0xC0800000)</span>
00142 <span class="preprocessor"></span>
<a name="l00143"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a8">00143</a> <span class="preprocessor">#define MM_SYSTEM_SPACE_START (0xC2800000)</span>
00144 <span class="preprocessor"></span>
<a name="l00145"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a9">00145</a> <span class="preprocessor">#define MM_SYSTEM_SPACE_END (0xFFFFFFFF)</span>
00146 <span class="preprocessor"></span>
<a name="l00147"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a10">00147</a> <span class="preprocessor">#define MM_NONPAGED_SYSTEM_SPACE_START (0xF0000000)</span>
00148 <span class="preprocessor"></span>
<a name="l00149"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a11">00149</a> <span class="preprocessor">#define PDE_TOP 0xC03FFFFF</span>
00150 <span class="preprocessor"></span>
<a name="l00151"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a12">00151</a> <span class="preprocessor">#define MM_PAGES_IN_KSEG0 (((ULONG)KSEG1_BASE - (ULONG)KSEG0_BASE) &gt;&gt; PAGE_SHIFT)</span>
00152 <span class="preprocessor"></span>
00153 <span class="preprocessor">#define HYPER_SPACE ((PVOID)0xC0400000)</span>
00154 <span class="preprocessor"></span>
<a name="l00155"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a14">00155</a> <span class="preprocessor">#define HYPER_SPACE_END 0xC07fffff</span>
00156 <span class="preprocessor"></span>
00157 <span class="comment">//</span>
00158 <span class="comment">// Define the start and maximum size for the system cache.</span>
00159 <span class="comment">// Maximum size 436MB.</span>
00160 <span class="comment">//</span>
00161 
<a name="l00162"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a15">00162</a> <span class="preprocessor">#define MM_SYSTEM_CACHE_WORKING_SET     (0xC2800000)</span>
00163 <span class="preprocessor"></span>
<a name="l00164"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a16">00164</a> <span class="preprocessor">#define MM_SYSTEM_CACHE_START           (0xC2C00000)</span>
00165 <span class="preprocessor"></span>
<a name="l00166"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a17">00166</a> <span class="preprocessor">#define MM_SYSTEM_CACHE_END             (0xDE000000)</span>
00167 <span class="preprocessor"></span>
<a name="l00168"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a18">00168</a> <span class="preprocessor">#define MM_MAXIMUM_SYSTEM_CACHE_SIZE     \</span>
00169 <span class="preprocessor">   (((ULONG)MM_SYSTEM_CACHE_END - (ULONG)MM_SYSTEM_CACHE_START) &gt;&gt; PAGE_SHIFT)</span>
00170 <span class="preprocessor"></span>
00171 <span class="comment">//</span>
00172 <span class="comment">// Define area for mapping views into system space.</span>
00173 <span class="comment">//</span>
00174 
<a name="l00175"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a19">00175</a> <span class="preprocessor">#define MM_SYSTEM_VIEW_START (0xDE000000)</span>
00176 <span class="preprocessor"></span>
<a name="l00177"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a20">00177</a> <span class="preprocessor">#define MM_SYSTEM_VIEW_SIZE (48*1024*1024)</span>
00178 <span class="preprocessor"></span>
<a name="l00179"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a21">00179</a> <span class="preprocessor">#define MM_PAGED_POOL_START ((PVOID)(0xE1000000))</span>
00180 <span class="preprocessor"></span>
<a name="l00181"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a22">00181</a> <span class="preprocessor">#define MM_LOWEST_NONPAGED_SYSTEM_START ((PVOID)(0xEB000000))</span>
00182 <span class="preprocessor"></span>
<a name="l00183"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a23">00183</a> <span class="preprocessor">#define MmProtopte_Base ((ULONG)0xE1000000)</span>
00184 <span class="preprocessor"></span>
<a name="l00185"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a24">00185</a> <span class="preprocessor">#define MM_NONPAGED_POOL_END ((PVOID)(0xFFBE0000))</span>
00186 <span class="preprocessor"></span>
<a name="l00187"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a25">00187</a> <span class="preprocessor">#define NON_PAGED_SYSTEM_END   ((ULONG)0xFFFFFFF0)  //quadword aligned.</span>
00188 <span class="preprocessor"></span>
00189 <span class="comment">//</span>
00190 <span class="comment">// Define absolute minumum and maximum count for system ptes.</span>
00191 <span class="comment">//</span>
00192 
<a name="l00193"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a26">00193</a> <span class="preprocessor">#define MM_MINIMUM_SYSTEM_PTES 9000</span>
00194 <span class="preprocessor"></span>
<a name="l00195"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a27">00195</a> <span class="preprocessor">#define MM_MAXIMUM_SYSTEM_PTES 50000</span>
00196 <span class="preprocessor"></span>
<a name="l00197"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a28">00197</a> <span class="preprocessor">#define MM_DEFAULT_SYSTEM_PTES 15000</span>
00198 <span class="preprocessor"></span>
00199 <span class="comment">//</span>
00200 <span class="comment">// Pool limits</span>
00201 <span class="comment">//</span>
00202 
00203 <span class="comment">//</span>
00204 <span class="comment">// The maximim amount of nonpaged pool that can be initially created.</span>
00205 <span class="comment">//</span>
00206 
<a name="l00207"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a29">00207</a> <span class="preprocessor">#define MM_MAX_INITIAL_NONPAGED_POOL ((ULONG)(128*1024*1024))</span>
00208 <span class="preprocessor"></span>
00209 <span class="comment">//</span>
00210 <span class="comment">// The total amount of nonpaged pool (initial pool + expansion).</span>
00211 <span class="comment">//</span>
00212 
<a name="l00213"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a30">00213</a> <span class="preprocessor">#define MM_MAX_ADDITIONAL_NONPAGED_POOL ((ULONG)(128*1024*1024))</span>
00214 <span class="preprocessor"></span>
00215 <span class="comment">//</span>
00216 <span class="comment">// The maximum amount of paged pool that can be created.</span>
00217 <span class="comment">//</span>
00218 
<a name="l00219"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a31">00219</a> <span class="preprocessor">#define MM_MAX_PAGED_POOL ((ULONG)(192*1024*1024))</span>
00220 <span class="preprocessor"></span>
<a name="l00221"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a32">00221</a> <span class="preprocessor">#define MM_MAX_TOTAL_POOL (((ULONG)MM_NONPAGED_POOL_END) - ((ULONG)(MM_PAGED_POOL_START)))</span>
00222 <span class="preprocessor"></span>
00223 
00224 <span class="comment">//</span>
00225 <span class="comment">// Structure layout defintions.</span>
00226 <span class="comment">//</span>
00227 
<a name="l00228"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a33">00228</a> <span class="preprocessor">#define PAGE_DIRECTORY_MASK    ((ULONG)0x003FFFFF)</span>
00229 <span class="preprocessor"></span>
<a name="l00230"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a34">00230</a> <span class="preprocessor">#define MM_VA_MAPPED_BY_PDE (0x400000)</span>
00231 <span class="preprocessor"></span>
<a name="l00232"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a35">00232</a> <span class="preprocessor">#define LOWEST_IO_ADDRESS (0x40000000)</span>
00233 <span class="preprocessor"></span>
<a name="l00234"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a36">00234</a> <span class="preprocessor">#define PTE_SHIFT (2)</span>
00235 <span class="preprocessor"></span>
00236 <span class="comment">//</span>
00237 <span class="comment">// 64-bit VA support.</span>
00238 <span class="comment">//</span>
00239 
<a name="l00240"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a37">00240</a> <span class="preprocessor">#define MM_HIGHEST_VAD_ADDRESS64 ((PVOID64)(0x800000000))</span>
00241 <span class="preprocessor"></span>
00242 <span class="comment">//</span>
00243 <span class="comment">// The number of bits in a physical address.</span>
00244 <span class="comment">//</span>
00245 
<a name="l00246"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a38">00246</a> <span class="preprocessor">#define PHYSICAL_ADDRESS_BITS (36)</span>
00247 <span class="preprocessor"></span>
<a name="l00248"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a39">00248</a> <span class="preprocessor">#define MM_MAXIMUM_NUMBER_OF_COLORS (8)</span>
00249 <span class="preprocessor"></span>
<a name="l00250"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a40">00250</a> <span class="preprocessor">#define MM_PROTO_PTE_ALIGNMENT ((ULONG)MM_MAXIMUM_NUMBER_OF_COLORS * (ULONG)PAGE_SIZE)</span>
00251 <span class="preprocessor"></span>
00252 <span class="comment">//</span>
00253 <span class="comment">// Maximum number of paging files.</span>
00254 <span class="comment">//</span>
00255 
<a name="l00256"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a41">00256</a> <span class="preprocessor">#define MAX_PAGE_FILES 8</span>
00257 <span class="preprocessor"></span>
00258 <span class="comment">//</span>
00259 <span class="comment">// Hyper space definitions.</span>
00260 <span class="comment">//</span>
00261 
<a name="l00262"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a42">00262</a> <span class="preprocessor">#define HYPER_SPACE         ((PVOID)0xC0400000)</span>
<a name="l00263"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a43">00263</a> <span class="preprocessor"></span><span class="preprocessor">#define FIRST_MAPPING_PTE   ((ULONG)0xC0400000)</span>
00264 <span class="preprocessor"></span>
00265 <span class="comment">//</span>
00266 <span class="comment">// On R4000 number of mapping PTEs must be a mulitple of 16 for alignment.</span>
00267 <span class="comment">//</span>
00268 
<a name="l00269"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a44">00269</a> <span class="preprocessor">#define NUMBER_OF_MAPPING_PTES 255</span>
<a name="l00270"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a45">00270</a> <span class="preprocessor"></span><span class="preprocessor">#define LAST_MAPPING_PTE   \</span>
00271 <span class="preprocessor">     ((ULONG)((ULONG)FIRST_MAPPING_PTE + (NUMBER_OF_MAPPING_PTES * PAGE_SIZE)))</span>
00272 <span class="preprocessor"></span>
00273 <span class="comment">//</span>
00274 <span class="comment">// On R4000 this must be on a 64k virtual address boundary.</span>
00275 <span class="comment">//</span>
00276 
<a name="l00277"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a46">00277</a> <span class="preprocessor">#define IMAGE_MAPPING_PTE   ((PMMPTE)((ULONG)LAST_MAPPING_PTE + PAGE_SIZE))</span>
00278 <span class="preprocessor"></span>
<a name="l00279"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a47">00279</a> <span class="preprocessor">#define ZEROING_PAGE_PTE    ((PMMPTE)((ULONG)IMAGE_MAPPING_PTE + PAGE_SIZE))</span>
00280 <span class="preprocessor"></span>
<a name="l00281"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a48">00281</a> <span class="preprocessor">#define WORKING_SET_LIST   ((PVOID)((ULONG)ZEROING_PAGE_PTE + PAGE_SIZE))</span>
00282 <span class="preprocessor"></span>
<a name="l00283"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a49">00283</a> <span class="preprocessor">#define MM_MAXIMUM_WORKING_SET \</span>
00284 <span class="preprocessor">       ((ULONG)((ULONG)2*1024*1024*1024 - 64*1024*1024) &gt;&gt; PAGE_SHIFT) //2Gb-64Mb</span>
00285 <span class="preprocessor"></span>
<a name="l00286"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a50">00286</a> <span class="preprocessor">#define MM_WORKING_SET_END ((ULONG)0xC07FF000)</span>
00287 <span class="preprocessor"></span>
<a name="l00288"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a51">00288</a> <span class="preprocessor">#define MM_PTE_GLOBAL_MASK        0x1</span>
<a name="l00289"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a52">00289</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_PROTOTYPE_MASK     0x4</span>
<a name="l00290"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a53">00290</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_VALID_MASK         0x2</span>
<a name="l00291"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a54">00291</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_DIRTY_MASK         0x4</span>
<a name="l00292"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a55">00292</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_CACHE_DISABLE_MASK 0x10</span>
<a name="l00293"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a56">00293</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_TRANSITION_MASK    0x100</span>
<a name="l00294"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a57">00294</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_WRITE_MASK         0x40000000</span>
<a name="l00295"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a58">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_COPY_ON_WRITE_MASK 0x80000000</span>
<a name="l00296"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a59">00296</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_CACHE_ENABLE_MASK  0x0 // (PCR-&gt;AlignedCachePolicy)</span>
00297 <span class="preprocessor"></span>
00298 <span class="comment">//</span>
00299 <span class="comment">// Bit fields to or into PTE to make a PTE valid based on the</span>
00300 <span class="comment">// protection field of the invalid PTE.</span>
00301 <span class="comment">//</span>
00302 
<a name="l00303"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a60">00303</a> <span class="preprocessor">#define MM_PTE_NOACCESS          0x0   // not expressable on R4000</span>
<a name="l00304"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a61">00304</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_READONLY          0x0</span>
<a name="l00305"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a62">00305</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_READWRITE         MM_PTE_WRITE_MASK</span>
<a name="l00306"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a63">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_WRITECOPY         (MM_PTE_WRITE_MASK | MM_PTE_COPY_ON_WRITE_MASK)</span>
<a name="l00307"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a64">00307</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_EXECUTE           0x0   // read-only on R4000</span>
<a name="l00308"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a65">00308</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_EXECUTE_READ      0x0</span>
<a name="l00309"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a66">00309</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_EXECUTE_READWRITE MM_PTE_WRITE_MASK</span>
<a name="l00310"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a67">00310</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_EXECUTE_WRITECOPY (MM_PTE_WRITE_MASK | MM_PTE_COPY_ON_WRITE_MASK)</span>
<a name="l00311"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a68">00311</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_NOCACHE           (MM_PTE_CACHE_DISABLE_MASK)</span>
<a name="l00312"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a69">00312</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_GUARD             0x0  // not expressable on R4000</span>
<a name="l00313"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a70">00313</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_CACHE             MM_PTE_CACHE_ENABLE_MASK</span>
00314 <span class="preprocessor"></span>
<a name="l00315"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a71">00315</a> <span class="preprocessor">#define MM_PROTECT_FIELD_SHIFT 3</span>
00316 <span class="preprocessor"></span>
00317 <span class="comment">//</span>
00318 <span class="comment">// Zero PTE</span>
00319 <span class="comment">//</span>
00320 
<a name="l00321"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a72">00321</a> <span class="preprocessor">#define MM_ZERO_PTE 0</span>
00322 <span class="preprocessor"></span>
00323 <span class="comment">//</span>
00324 <span class="comment">// Zero Kernel PTE</span>
00325 <span class="comment">//</span>
00326 
<a name="l00327"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a73">00327</a> <span class="preprocessor">#define MM_ZERO_KERNEL_PTE MM_PTE_GLOBAL_MASK</span>
00328 <span class="preprocessor"></span>
00329 
00330 <span class="comment">//</span>
00331 <span class="comment">// A demand zero PTE with a protection or PAGE_READWRITE.</span>
00332 <span class="comment">//</span>
00333 
00334 <span class="preprocessor">#define MM_DEMAND_ZERO_WRITE_PTE (MM_READWRITE &lt;&lt; MM_PROTECT_FIELD_SHIFT)</span>
00335 <span class="preprocessor"></span>
00336 <span class="comment">//</span>
00337 <span class="comment">// A demand zero PTE with a protection or PAGE_READWRITE for system space.</span>
00338 <span class="comment">//</span>
00339 
00340 <span class="preprocessor">#define MM_KERNEL_DEMAND_ZERO_PTE ((MM_READWRITE &lt;&lt; MM_PROTECT_FIELD_SHIFT) | MM_PTE_GLOBAL_MASK)</span>
00341 <span class="preprocessor"></span>
00342 <span class="comment">//</span>
00343 <span class="comment">// A no access PTE for system space.</span>
00344 <span class="comment">//</span>
00345 
00346 <span class="preprocessor">#define MM_KERNEL_NOACCESS_PTE ((MM_NOACCESS &lt;&lt; MM_PROTECT_FIELD_SHIFT) | MM_PTE_GLOBAL_MASK)</span>
00347 <span class="preprocessor"></span>
00348 <span class="comment">//</span>
00349 <span class="comment">// Dirty bit definitions for clean and dirty.</span>
00350 <span class="comment">//</span>
00351 
<a name="l00352"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a77">00352</a> <span class="preprocessor">#define MM_PTE_CLEAN 0</span>
00353 <span class="preprocessor"></span>
<a name="l00354"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a78">00354</a> <span class="preprocessor">#define MM_PTE_DIRTY 1</span>
00355 <span class="preprocessor"></span>
00356 
00357 
<a name="l00358"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a79">00358</a> <span class="preprocessor">#define MM_STACK_ALIGNMENT 0x2000   //8k</span>
<a name="l00359"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a80">00359</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_STACK_OFFSET 0x1000      //align guard page on 4k offset</span>
00360 <span class="preprocessor"></span>
00361 <span class="comment">//</span>
00362 <span class="comment">// System process definitions</span>
00363 <span class="comment">//</span>
00364 
<a name="l00365"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a81">00365</a> <span class="preprocessor">#define PDE_PER_PAGE ((ULONG)1024)</span>
00366 <span class="preprocessor"></span>
<a name="l00367"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a82">00367</a> <span class="preprocessor">#define PTE_PER_PAGE ((ULONG)1024)</span>
00368 <span class="preprocessor"></span>
00369 <span class="comment">//</span>
00370 <span class="comment">// Number of page table pages for user addresses.</span>
00371 <span class="comment">//</span>
00372 
<a name="l00373"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a83">00373</a> <span class="preprocessor">#define MM_USER_PAGE_TABLE_PAGES (512)</span>
00374 <span class="preprocessor"></span>
00375 <span class="comment">//</span>
00376 <span class="comment">// R4000 has 8 colors.</span>
00377 <span class="comment">//</span>
00378 
<a name="l00379"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a84">00379</a> <span class="preprocessor">#define MM_NUMBER_OF_COLORS 8</span>
00380 <span class="preprocessor"></span>
00381 <span class="comment">//</span>
00382 <span class="comment">// Mask for obtaining color from a physical page number.</span>
00383 <span class="comment">//</span>
00384 
<a name="l00385"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a85">00385</a> <span class="preprocessor">#define MM_COLOR_MASK 7</span>
00386 <span class="preprocessor"></span>
00387 <span class="comment">//</span>
00388 <span class="comment">// Define secondary color stride.</span>
00389 <span class="comment">//</span>
00390 
<a name="l00391"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a86">00391</a> <span class="preprocessor">#define MM_COLOR_STRIDE 11</span>
00392 <span class="preprocessor"></span>
00393 <span class="comment">//</span>
00394 <span class="comment">// Boundary for aligned pages of like color upon.</span>
00395 <span class="comment">//</span>
00396 
<a name="l00397"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a87">00397</a> <span class="preprocessor">#define MM_COLOR_ALIGNMENT 0x8000</span>
00398 <span class="preprocessor"></span>
00399 <span class="comment">//</span>
00400 <span class="comment">// Mask for isolating color from virtual address.</span>
00401 <span class="comment">//</span>
00402 
<a name="l00403"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a88">00403</a> <span class="preprocessor">#define MM_COLOR_MASK_VIRTUAL 0x7000</span>
00404 <span class="preprocessor"></span>
00405 <span class="comment">//</span>
00406 <span class="comment">//  Define 1mb worth of secondary colors</span>
00407 <span class="comment">//</span>
00408 
<a name="l00409"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a89">00409</a> <span class="preprocessor">#define MM_SECONDARY_COLORS_DEFAULT (256)</span>
00410 <span class="preprocessor"></span>
<a name="l00411"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a90">00411</a> <span class="preprocessor">#define MM_SECONDARY_COLORS_MIN (2)</span>
00412 <span class="preprocessor"></span>
<a name="l00413"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a91">00413</a> <span class="preprocessor">#define MM_SECONDARY_COLORS_MAX (2048)</span>
00414 <span class="preprocessor"></span>
00415 <span class="comment">//</span>
00416 <span class="comment">// Mask for isolating secondary color from physical page number;</span>
00417 <span class="comment">//</span>
00418 
<a name="l00419"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a157">00419</a> <span class="keyword">extern</span> ULONG <a class="code" href="../../d4/d2/datalpha_8c.html#a22">MmSecondaryColorMask</a>;
00420 
00421 
00422 
00423 <span class="comment">//++</span>
00424 <span class="comment">//VOID</span>
00425 <span class="comment">//MI_MAKE_VALID_PTE (</span>
00426 <span class="comment">//    OUT OUTPTE,</span>
00427 <span class="comment">//    IN FRAME,</span>
00428 <span class="comment">//    IN PMASK,</span>
00429 <span class="comment">//    IN OWNER</span>
00430 <span class="comment">//    );</span>
00431 <span class="comment">//</span>
00432 <span class="comment">// Routine Description:</span>
00433 <span class="comment">//</span>
00434 <span class="comment">//    This macro makes a valid PTE from a page frame number, protection mask,</span>
00435 <span class="comment">//    and owner.</span>
00436 <span class="comment">//</span>
00437 <span class="comment">// Argments</span>
00438 <span class="comment">//</span>
00439 <span class="comment">//    OUTPTE - Supplies the PTE in which to build the transition PTE.</span>
00440 <span class="comment">//</span>
00441 <span class="comment">//    FRAME - Supplies the page frame number for the PTE.</span>
00442 <span class="comment">//</span>
00443 <span class="comment">//    PMASK - Supplies the protection to set in the transition PTE.</span>
00444 <span class="comment">//</span>
00445 <span class="comment">//    PPTE - Supplies a pointer to the PTE which is being made valid.</span>
00446 <span class="comment">//           For prototype PTEs NULL should be specified.</span>
00447 <span class="comment">//</span>
00448 <span class="comment">// Return Value:</span>
00449 <span class="comment">//</span>
00450 <span class="comment">//     None.</span>
00451 <span class="comment">//</span>
00452 <span class="comment">//--</span>
00453 
<a name="l00454"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a92">00454</a> <span class="preprocessor">#define MI_MAKE_VALID_PTE(OUTPTE,FRAME,PMASK,PPTE)          \</span>
00455 <span class="preprocessor">    {                                                       \</span>
00456 <span class="preprocessor">       (OUTPTE).u.Long = ((FRAME &lt;&lt; 6) |                   \</span>
00457 <span class="preprocessor">                         (MmProtectToPteMask[PMASK]) |      \</span>
00458 <span class="preprocessor">                          MM_PTE_VALID_MASK);               \</span>
00459 <span class="preprocessor">       if (((PMMPTE)PPTE) &gt;= MiGetPteAddress(MM_SYSTEM_SPACE_START)) { \</span>
00460 <span class="preprocessor">           (OUTPTE).u.Hard.Global = 1;                      \</span>
00461 <span class="preprocessor">       }                                                    \</span>
00462 <span class="preprocessor">    }</span>
00463 <span class="preprocessor"></span>
00464 <span class="comment">//++</span>
00465 <span class="comment">//VOID</span>
00466 <span class="comment">//MI_MAKE_VALID_PTE_TRANSITION (</span>
00467 <span class="comment">//    IN OUT OUTPTE</span>
00468 <span class="comment">//    IN PROTECT</span>
00469 <span class="comment">//    );</span>
00470 <span class="comment">//</span>
00471 <span class="comment">// Routine Description:</span>
00472 <span class="comment">//</span>
00473 <span class="comment">//    This macro takes a valid pte and turns it into a transition PTE.</span>
00474 <span class="comment">//</span>
00475 <span class="comment">// Argments</span>
00476 <span class="comment">//</span>
00477 <span class="comment">//    OUTPTE - Supplies the current valid PTE.  This PTE is then</span>
00478 <span class="comment">//             modified to become a transition PTE.</span>
00479 <span class="comment">//</span>
00480 <span class="comment">//    PROTECT - Supplies the protection to set in the transition PTE.</span>
00481 <span class="comment">//</span>
00482 <span class="comment">// Return Value:</span>
00483 <span class="comment">//</span>
00484 <span class="comment">//     None.</span>
00485 <span class="comment">//</span>
00486 <span class="comment">//--</span>
00487 
<a name="l00488"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a93">00488</a> <span class="preprocessor">#define MI_MAKE_VALID_PTE_TRANSITION(OUTPTE,PROTECT) \</span>
00489 <span class="preprocessor">                (OUTPTE).u.Long = ((((OUTPTE).u.Long &amp; 0xffffffc0) &lt;&lt; 3) |   \</span>
00490 <span class="preprocessor">                                  (((PROTECT) &lt;&lt; MM_PROTECT_FIELD_SHIFT)) |                       \</span>
00491 <span class="preprocessor">                                  ((OUTPTE).u.Long &amp; MM_PTE_GLOBAL_MASK) |   \</span>
00492 <span class="preprocessor">                                  MM_PTE_TRANSITION_MASK);</span>
00493 <span class="preprocessor"></span>
00494 
00495 <span class="comment">//++</span>
00496 <span class="comment">//VOID</span>
00497 <span class="comment">//MI_MAKE_TRANSITION_PTE (</span>
00498 <span class="comment">//    OUT OUTPTE,</span>
00499 <span class="comment">//    IN PAGE,</span>
00500 <span class="comment">//    IN PROTECT,</span>
00501 <span class="comment">//    IN PPTE</span>
00502 <span class="comment">//    );</span>
00503 <span class="comment">//</span>
00504 <span class="comment">// Routine Description:</span>
00505 <span class="comment">//</span>
00506 <span class="comment">//    This macro takes a valid pte and turns it into a transition PTE.</span>
00507 <span class="comment">//</span>
00508 <span class="comment">// Argments</span>
00509 <span class="comment">//</span>
00510 <span class="comment">//    OUTPTE - Supplies the PTE in which to build the transition PTE.</span>
00511 <span class="comment">//</span>
00512 <span class="comment">//    PAGE - Supplies the page frame number for the PTE.</span>
00513 <span class="comment">//</span>
00514 <span class="comment">//    PROTECT - Supplies the protection to set in the transition PTE.</span>
00515 <span class="comment">//</span>
00516 <span class="comment">//    PPTE - Supplies a pointer to the PTE, this is used to determine</span>
00517 <span class="comment">//           the owner of the PTE.</span>
00518 <span class="comment">//</span>
00519 <span class="comment">// Return Value:</span>
00520 <span class="comment">//</span>
00521 <span class="comment">//     None.</span>
00522 <span class="comment">//</span>
00523 <span class="comment">//--</span>
00524 
<a name="l00525"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a94">00525</a> <span class="preprocessor">#define MI_MAKE_TRANSITION_PTE(OUTPTE,PAGE,PROTECT,PPTE)   \</span>
00526 <span class="preprocessor">                (OUTPTE).u.Long = 0;                       \</span>
00527 <span class="preprocessor">                (OUTPTE).u.Trans.PageFrameNumber = PAGE;   \</span>
00528 <span class="preprocessor">                (OUTPTE).u.Trans.Transition = 1;           \</span>
00529 <span class="preprocessor">                (OUTPTE).u.Trans.Protection = PROTECT;     \</span>
00530 <span class="preprocessor">                if (((PMMPTE)PPTE) &gt;= MiGetPteAddress(MM_SYSTEM_SPACE_START)) {\</span>
00531 <span class="preprocessor">                    (OUTPTE).u.Hard.Global = 1;                      \</span>
00532 <span class="preprocessor">                }</span>
00533 <span class="preprocessor"></span>
00534 
00535 <span class="comment">//++</span>
00536 <span class="comment">//VOID</span>
00537 <span class="comment">//MI_MAKE_TRANSITION_PTE_VALID (</span>
00538 <span class="comment">//    OUT OUTPTE,</span>
00539 <span class="comment">//    IN PPTE</span>
00540 <span class="comment">//    );</span>
00541 <span class="comment">//</span>
00542 <span class="comment">// Routine Description:</span>
00543 <span class="comment">//</span>
00544 <span class="comment">//    This macro takes a transition pte and makes it a valid PTE.</span>
00545 <span class="comment">//</span>
00546 <span class="comment">// Argments</span>
00547 <span class="comment">//</span>
00548 <span class="comment">//    OUTPTE - Supplies the PTE in which to build the valid PTE.</span>
00549 <span class="comment">//</span>
00550 <span class="comment">//    PPTE - Supplies a pointer to the transition PTE.</span>
00551 <span class="comment">//</span>
00552 <span class="comment">// Return Value:</span>
00553 <span class="comment">//</span>
00554 <span class="comment">//     None.</span>
00555 <span class="comment">//</span>
00556 <span class="comment">//--</span>
00557 
<a name="l00558"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a95">00558</a> <span class="preprocessor">#define MI_MAKE_TRANSITION_PTE_VALID(OUTPTE,PPTE)                             \</span>
00559 <span class="preprocessor">       (OUTPTE).u.Long = ((((PPTE)-&gt;u.Long &gt;&gt; 3) &amp; 0xffffffc0) |              \</span>
00560 <span class="preprocessor">                         (MmProtectToPteMask[(PPTE)-&gt;u.Trans.Protection]) |   \</span>
00561 <span class="preprocessor">                          MM_PTE_VALID_MASK);                                 \</span>
00562 <span class="preprocessor">       if (((PMMPTE)PPTE) &gt;= MiGetPteAddress(MM_SYSTEM_SPACE_START)) { \</span>
00563 <span class="preprocessor">           (OUTPTE).u.Hard.Global = 1;                      \</span>
00564 <span class="preprocessor">       }</span>
00565 <span class="preprocessor"></span>
00566 
00567 <span class="comment">//++</span>
00568 <span class="comment">//VOID</span>
00569 <span class="comment">//MI_SET_GLOBAL_BIT_IF_SYSTEM (</span>
00570 <span class="comment">//    OUT OUTPTE,</span>
00571 <span class="comment">//    IN PPTE</span>
00572 <span class="comment">//    );</span>
00573 <span class="comment">//</span>
00574 <span class="comment">// Routine Description:</span>
00575 <span class="comment">//</span>
00576 <span class="comment">//    This macro sets the global bit if the pointer PTE is within</span>
00577 <span class="comment">//    system space.</span>
00578 <span class="comment">//</span>
00579 <span class="comment">// Argments</span>
00580 <span class="comment">//</span>
00581 <span class="comment">//    OUTPTE - Supplies the PTE in which to build the valid PTE.</span>
00582 <span class="comment">//</span>
00583 <span class="comment">//    PPTE - Supplies a pointer to the PTE becoming valid.</span>
00584 <span class="comment">//</span>
00585 <span class="comment">// Return Value:</span>
00586 <span class="comment">//</span>
00587 <span class="comment">//     None.</span>
00588 <span class="comment">//</span>
00589 <span class="comment">//--</span>
00590 
<a name="l00591"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a96">00591</a> <span class="preprocessor">#define MI_SET_GLOBAL_BIT_IF_SYSTEM(OUTPTE,PPTE)                       \</span>
00592 <span class="preprocessor">       if (((PMMPTE)PPTE) &gt;= MiGetPteAddress(MM_SYSTEM_SPACE_START)) { \</span>
00593 <span class="preprocessor">           (OUTPTE).u.Hard.Global = 1;                                 \</span>
00594 <span class="preprocessor">       }</span>
00595 <span class="preprocessor"></span>
00596 
00597 <span class="comment">//++</span>
00598 <span class="comment">//VOID</span>
00599 <span class="comment">//MI_SET_PTE_DIRTY (</span>
00600 <span class="comment">//    IN MMPTE PTE</span>
00601 <span class="comment">//    );</span>
00602 <span class="comment">//</span>
00603 <span class="comment">// Routine Description:</span>
00604 <span class="comment">//</span>
00605 <span class="comment">//    This macro sets the dirty bit(s) in the specified PTE.</span>
00606 <span class="comment">//</span>
00607 <span class="comment">// Argments</span>
00608 <span class="comment">//</span>
00609 <span class="comment">//    PTE - Supplies the PTE to set dirty.</span>
00610 <span class="comment">//</span>
00611 <span class="comment">// Return Value:</span>
00612 <span class="comment">//</span>
00613 <span class="comment">//     None.</span>
00614 <span class="comment">//</span>
00615 <span class="comment">//--</span>
00616 
<a name="l00617"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a97">00617</a> <span class="preprocessor">#define MI_SET_PTE_DIRTY(PTE) (PTE).u.Long |= HARDWARE_PTE_DIRTY_MASK</span>
00618 <span class="preprocessor"></span>
00619 
00620 <span class="comment">//++</span>
00621 <span class="comment">//VOID</span>
00622 <span class="comment">//MI_SET_PTE_CLEAN (</span>
00623 <span class="comment">//    IN MMPTE PTE</span>
00624 <span class="comment">//    );</span>
00625 <span class="comment">//</span>
00626 <span class="comment">// Routine Description:</span>
00627 <span class="comment">//</span>
00628 <span class="comment">//    This macro clears the dirty bit(s) in the specified PTE.</span>
00629 <span class="comment">//</span>
00630 <span class="comment">// Argments</span>
00631 <span class="comment">//</span>
00632 <span class="comment">//    PTE - Supplies the PTE to set clear.</span>
00633 <span class="comment">//</span>
00634 <span class="comment">// Return Value:</span>
00635 <span class="comment">//</span>
00636 <span class="comment">//     None.</span>
00637 <span class="comment">//</span>
00638 <span class="comment">//--</span>
00639 
<a name="l00640"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a98">00640</a> <span class="preprocessor">#define MI_SET_PTE_CLEAN(PTE) (PTE).u.Long &amp;= ~HARDWARE_PTE_DIRTY_MASK</span>
00641 <span class="preprocessor"></span>
00642 
00643 
00644 <span class="comment">//++</span>
00645 <span class="comment">//VOID</span>
00646 <span class="comment">//MI_IS_PTE_DIRTY (</span>
00647 <span class="comment">//    IN MMPTE PTE</span>
00648 <span class="comment">//    );</span>
00649 <span class="comment">//</span>
00650 <span class="comment">// Routine Description:</span>
00651 <span class="comment">//</span>
00652 <span class="comment">//    This macro checks the dirty bit(s) in the specified PTE.</span>
00653 <span class="comment">//</span>
00654 <span class="comment">// Argments</span>
00655 <span class="comment">//</span>
00656 <span class="comment">//    PTE - Supplies the PTE to check.</span>
00657 <span class="comment">//</span>
00658 <span class="comment">// Return Value:</span>
00659 <span class="comment">//</span>
00660 <span class="comment">//    TRUE if the page is dirty (modified), FALSE otherwise.</span>
00661 <span class="comment">//</span>
00662 <span class="comment">//--</span>
00663 
00664 <span class="preprocessor">#define MI_IS_PTE_DIRTY(PTE) ((PTE).u.Hard.Dirty != 0)</span>
00665 <span class="preprocessor"></span>
00666 
00667 <span class="comment">//++</span>
00668 <span class="comment">//VOID</span>
00669 <span class="comment">//MI_SET_GLOBAL_STATE (</span>
00670 <span class="comment">//    IN MMPTE PTE,</span>
00671 <span class="comment">//    IN ULONG STATE</span>
00672 <span class="comment">//    );</span>
00673 <span class="comment">//</span>
00674 <span class="comment">// Routine Description:</span>
00675 <span class="comment">//</span>
00676 <span class="comment">//    This macro sets the global bit in the PTE. if the pointer PTE is within</span>
00677 <span class="comment">//</span>
00678 <span class="comment">// Argments</span>
00679 <span class="comment">//</span>
00680 <span class="comment">//    PTE - Supplies the PTE to set global state into.</span>
00681 <span class="comment">//</span>
00682 <span class="comment">// Return Value:</span>
00683 <span class="comment">//</span>
00684 <span class="comment">//     None.</span>
00685 <span class="comment">//</span>
00686 <span class="comment">//--</span>
00687 
<a name="l00688"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a100">00688</a> <span class="preprocessor">#define MI_SET_GLOBAL_STATE(PTE,STATE)                      \</span>
00689 <span class="preprocessor">           (PTE).u.Hard.Global = STATE;</span>
00690 <span class="preprocessor"></span>
00691 
00692 
00693 <span class="comment">//++</span>
00694 <span class="comment">//VOID</span>
00695 <span class="comment">//MI_ENABLE_CACHING (</span>
00696 <span class="comment">//    IN MMPTE PTE</span>
00697 <span class="comment">//    );</span>
00698 <span class="comment">//</span>
00699 <span class="comment">// Routine Description:</span>
00700 <span class="comment">//</span>
00701 <span class="comment">//    This macro takes a valid PTE and sets the caching state to be</span>
00702 <span class="comment">//    enabled.</span>
00703 <span class="comment">//</span>
00704 <span class="comment">// Argments</span>
00705 <span class="comment">//</span>
00706 <span class="comment">//    PTE - Supplies a valid PTE.</span>
00707 <span class="comment">//</span>
00708 <span class="comment">// Return Value:</span>
00709 <span class="comment">//</span>
00710 <span class="comment">//     None.</span>
00711 <span class="comment">//</span>
00712 <span class="comment">//--</span>
00713 
<a name="l00714"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a101">00714</a> <span class="preprocessor">#define MI_ENABLE_CACHING(PTE) ((PTE).u.Hard.CachePolicy = PCR-&gt;CachePolicy)</span>
00715 <span class="preprocessor"></span>
00716 
00717 
00718 <span class="comment">//++</span>
00719 <span class="comment">//VOID</span>
00720 <span class="comment">//MI_DISABLE_CACHING (</span>
00721 <span class="comment">//    IN MMPTE PTE</span>
00722 <span class="comment">//    );</span>
00723 <span class="comment">//</span>
00724 <span class="comment">// Routine Description:</span>
00725 <span class="comment">//</span>
00726 <span class="comment">//    This macro takes a valid PTE and sets the caching state to be</span>
00727 <span class="comment">//    disabled.</span>
00728 <span class="comment">//</span>
00729 <span class="comment">// Argments</span>
00730 <span class="comment">//</span>
00731 <span class="comment">//    PTE - Supplies a valid PTE.</span>
00732 <span class="comment">//</span>
00733 <span class="comment">// Return Value:</span>
00734 <span class="comment">//</span>
00735 <span class="comment">//     None.</span>
00736 <span class="comment">//</span>
00737 <span class="comment">//--</span>
00738 
<a name="l00739"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a102">00739</a> <span class="preprocessor">#define MI_DISABLE_CACHING(PTE) ((PTE).u.Hard.CachePolicy = UNCACHED_POLICY)</span>
00740 <span class="preprocessor"></span>
00741 <span class="comment">//++</span>
00742 <span class="comment">//BOOLEAN</span>
00743 <span class="comment">//MI_IS_CACHING_DISABLED (</span>
00744 <span class="comment">//    IN PMMPTE PPTE</span>
00745 <span class="comment">//    );</span>
00746 <span class="comment">//</span>
00747 <span class="comment">// Routine Description:</span>
00748 <span class="comment">//</span>
00749 <span class="comment">//    This macro takes a valid PTE and returns TRUE if caching is</span>
00750 <span class="comment">//    disabled.</span>
00751 <span class="comment">//</span>
00752 <span class="comment">// Argments</span>
00753 <span class="comment">//</span>
00754 <span class="comment">//    PPTE - Supplies a pointer to the valid PTE.</span>
00755 <span class="comment">//</span>
00756 <span class="comment">// Return Value:</span>
00757 <span class="comment">//</span>
00758 <span class="comment">//     TRUE if caching is disabled, FALSE if it is enabled.</span>
00759 <span class="comment">//</span>
00760 <span class="comment">//--</span>
00761 
<a name="l00762"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a103">00762</a> <span class="preprocessor">#define MI_IS_CACHING_DISABLED(PPTE)   \</span>
00763 <span class="preprocessor">            ((PPTE)-&gt;u.Hard.CachePolicy == UNCACHED_POLICY)</span>
00764 <span class="preprocessor"></span>
00765 <span class="comment">//++</span>
00766 <span class="comment">//VOID</span>
00767 <span class="comment">//MI_IS_PTE_DIRTY (</span>
00768 <span class="comment">//    IN MMPTE PTE</span>
00769 <span class="comment">//    );</span>
00770 <span class="comment">//</span>
00771 <span class="comment">// Routine Description:</span>
00772 <span class="comment">//</span>
00773 <span class="comment">//    This macro checks the dirty bit(s) in the specified PTE.</span>
00774 <span class="comment">//</span>
00775 <span class="comment">// Argments</span>
00776 <span class="comment">//</span>
00777 <span class="comment">//    PTE - Supplies the PTE to check.</span>
00778 <span class="comment">//</span>
00779 <span class="comment">// Return Value:</span>
00780 <span class="comment">//</span>
00781 <span class="comment">//    TRUE if the page is dirty (modified), FALSE otherwise.</span>
00782 <span class="comment">//</span>
00783 <span class="comment">//--</span>
00784 
<a name="l00785"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a104">00785</a> <span class="preprocessor">#define MI_IS_PTE_DIRTY(PTE) ((PTE).u.Hard.Dirty != 0)</span>
00786 <span class="preprocessor"></span>
00787 
00788 <span class="comment">//++</span>
00789 <span class="comment">//VOID</span>
00790 <span class="comment">//MI_SET_PFN_DELETED (</span>
00791 <span class="comment">//    IN PMMPFN PPFN</span>
00792 <span class="comment">//    );</span>
00793 <span class="comment">//</span>
00794 <span class="comment">// Routine Description:</span>
00795 <span class="comment">//</span>
00796 <span class="comment">//    This macro takes a pointer to a PFN element and indicates that</span>
00797 <span class="comment">//    the PFN is no longer in use.</span>
00798 <span class="comment">//</span>
00799 <span class="comment">// Argments</span>
00800 <span class="comment">//</span>
00801 <span class="comment">//    PPTE - Supplies a pointer to the PFN element.</span>
00802 <span class="comment">//</span>
00803 <span class="comment">// Return Value:</span>
00804 <span class="comment">//</span>
00805 <span class="comment">//    none.</span>
00806 <span class="comment">//</span>
00807 <span class="comment">//--</span>
00808 
<a name="l00809"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a105">00809</a> <span class="preprocessor">#define MI_SET_PFN_DELETED(PPFN) (((ULONG)(PPFN)-&gt;PteAddress &amp;= 0x7FFFFFFF ))</span>
00810 <span class="preprocessor"></span>
00811 
00812 <span class="comment">//++</span>
00813 <span class="comment">//BOOLEAN</span>
00814 <span class="comment">//MI_IS_PFN_DELETED (</span>
00815 <span class="comment">//    IN PMMPFN PPFN</span>
00816 <span class="comment">//    );</span>
00817 <span class="comment">//</span>
00818 <span class="comment">// Routine Description:</span>
00819 <span class="comment">//</span>
00820 <span class="comment">//    This macro takes a pointer to a PFN element a determines if</span>
00821 <span class="comment">//    the PFN is no longer in use.</span>
00822 <span class="comment">//</span>
00823 <span class="comment">// Argments</span>
00824 <span class="comment">//</span>
00825 <span class="comment">//    PPTE - Supplies a pointer to the PFN element.</span>
00826 <span class="comment">//</span>
00827 <span class="comment">// Return Value:</span>
00828 <span class="comment">//</span>
00829 <span class="comment">//     TRUE if PFN is no longer used, FALSE if it is still being used.</span>
00830 <span class="comment">//</span>
00831 <span class="comment">//--</span>
00832 
<a name="l00833"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a106">00833</a> <span class="preprocessor">#define MI_IS_PFN_DELETED(PPFN)   \</span>
00834 <span class="preprocessor">           (((ULONG)(PPFN)-&gt;PteAddress &amp; 0x80000000) == 0)</span>
00835 <span class="preprocessor"></span>
00836 
00837 <span class="comment">//++</span>
00838 <span class="comment">//VOID</span>
00839 <span class="comment">//MI_CHECK_PAGE_ALIGNMENT (</span>
00840 <span class="comment">//    IN ULONG PAGE,</span>
00841 <span class="comment">//    IN ULONG COLOR</span>
00842 <span class="comment">//    );</span>
00843 <span class="comment">//</span>
00844 <span class="comment">// Routine Description:</span>
00845 <span class="comment">//</span>
00846 <span class="comment">//    This macro takes a PFN element number (Page) and checks to see</span>
00847 <span class="comment">//    if the virtual alignment for the previous address of the page</span>
00848 <span class="comment">//    is compatable with the new address of the page.  If they are</span>
00849 <span class="comment">//    not compatable, the D cache is flushed.</span>
00850 <span class="comment">//</span>
00851 <span class="comment">// Argments</span>
00852 <span class="comment">//</span>
00853 <span class="comment">//    PAGE - Supplies the PFN element.</span>
00854 <span class="comment">//    PPTE - Supplies a pointer to the new PTE which will contain the page.</span>
00855 <span class="comment">//</span>
00856 <span class="comment">// Return Value:</span>
00857 <span class="comment">//</span>
00858 <span class="comment">//    none.</span>
00859 <span class="comment">//</span>
00860 <span class="comment">//--</span>
00861 
<a name="l00862"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a107">00862</a> <span class="preprocessor">#define MI_CHECK_PAGE_ALIGNMENT(PAGE,COLOR)                                \</span>
00863 <span class="preprocessor">{                                                                          \</span>
00864 <span class="preprocessor">    PMMPFN PPFN;                                                           \</span>
00865 <span class="preprocessor">    ULONG OldColor;                                                        \</span>
00866 <span class="preprocessor">    PPFN = MI_PFN_ELEMENT(PAGE);                                           \</span>
00867 <span class="preprocessor">    OldColor = PPFN-&gt;u3.e1.PageColor;                                      \</span>
00868 <span class="preprocessor">    if ((COLOR) != OldColor) {                                             \</span>
00869 <span class="preprocessor">        KeChangeColorPage((PVOID)((ULONG)(COLOR) &lt;&lt; PAGE_SHIFT),           \</span>
00870 <span class="preprocessor">                          (PVOID)((ULONG)(OldColor &lt;&lt; PAGE_SHIFT)),        \</span>
00871 <span class="preprocessor">                          Page);                                           \</span>
00872 <span class="preprocessor">        PPFN-&gt;u3.e1.PageColor = COLOR;                                     \</span>
00873 <span class="preprocessor">    }                                                                      \</span>
00874 <span class="preprocessor">}</span>
00875 <span class="preprocessor"></span>
00876 
00877 <span class="comment">//++</span>
00878 <span class="comment">//VOID</span>
00879 <span class="comment">//MI_INITIALIZE_HYPERSPACE_MAP (</span>
00880 <span class="comment">//    HYPER_PAGE</span>
00881 <span class="comment">//    );</span>
00882 <span class="comment">//</span>
00883 <span class="comment">// Routine Description:</span>
00884 <span class="comment">//</span>
00885 <span class="comment">//    This macro initializes the PTEs reserved for double mapping within</span>
00886 <span class="comment">//    hyperspace.</span>
00887 <span class="comment">//</span>
00888 <span class="comment">// Argments</span>
00889 <span class="comment">//</span>
00890 <span class="comment">//    HYPER_PAGE - Phyical page number for the page to become hyperspace.</span>
00891 <span class="comment">//</span>
00892 <span class="comment">// Return Value:</span>
00893 <span class="comment">//</span>
00894 <span class="comment">//    None.</span>
00895 <span class="comment">//</span>
00896 <span class="comment">//--</span>
00897 
<a name="l00898"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a108">00898</a> <span class="preprocessor">#define MI_INITIALIZE_HYPERSPACE_MAP(HYPER_PAGE)                               \</span>
00899 <span class="preprocessor">    {                                                                          \</span>
00900 <span class="preprocessor">        PMMPTE NextPte;                                                        \</span>
00901 <span class="preprocessor">        ULONG LastEntry;                                                       \</span>
00902 <span class="preprocessor">        PMMPTE Base;                                                           \</span>
00903 <span class="preprocessor">        ULONG i;                                                               \</span>
00904 <span class="preprocessor">        KIRQL OldIrql;                                                         \</span>
00905 <span class="preprocessor">        Base = MiMapPageInHyperSpace (HYPER_PAGE, &amp;OldIrql);                   \</span>
00906 <span class="preprocessor">        LastEntry = NUMBER_OF_MAPPING_PTES - MM_COLOR_MASK;                    \</span>
00907 <span class="preprocessor">        NextPte = (PMMPTE)((PCHAR)Base + BYTE_OFFSET(MmFirstReservedMappingPte));\</span>
00908 <span class="preprocessor">        for (i = 0; i &lt; MM_NUMBER_OF_COLORS; i++ ) {                           \</span>
00909 <span class="preprocessor">            NextPte-&gt;u.Hard.PageFrameNumber = LastEntry;                       \</span>
00910 <span class="preprocessor">            NextPte += 1;                                                      \</span>
00911 <span class="preprocessor">        }                                                                      \</span>
00912 <span class="preprocessor">        MiUnmapPageInHyperSpace (OldIrql);                                     \</span>
00913 <span class="preprocessor">    }</span>
00914 <span class="preprocessor"></span>
00915 
00916 
00917 <span class="comment">//++</span>
00918 <span class="comment">//ULONG</span>
00919 <span class="comment">//MI_GET_PAGE_COLOR_FROM_PTE (</span>
00920 <span class="comment">//    IN PMMPTE PTEADDRESS</span>
00921 <span class="comment">//    );</span>
00922 <span class="comment">//</span>
00923 <span class="comment">// Routine Description:</span>
00924 <span class="comment">//</span>
00925 <span class="comment">//    This macro determines the pages color based on the PTE address</span>
00926 <span class="comment">//    that maps the page.</span>
00927 <span class="comment">//</span>
00928 <span class="comment">// Argments</span>
00929 <span class="comment">//</span>
00930 <span class="comment">//    PTEADDRESS - Supplies the PTE address the page is (or was) mapped at.</span>
00931 <span class="comment">//</span>
00932 <span class="comment">// Return Value:</span>
00933 <span class="comment">//</span>
00934 <span class="comment">//    The pages color.</span>
00935 <span class="comment">//</span>
00936 <span class="comment">//--</span>
00937 
<a name="l00938"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a109">00938</a> <span class="preprocessor">#define MI_GET_PAGE_COLOR_FROM_PTE(PTEADDRESS)                  \</span>
00939 <span class="preprocessor">         ((ULONG)((MmSystemPageColor += MM_COLOR_STRIDE) &amp;      \</span>
00940 <span class="preprocessor">                   MmSecondaryColorMask) |                      \</span>
00941 <span class="preprocessor">         ((((ULONG)(PTEADDRESS)) &gt;&gt; 2) &amp; MM_COLOR_MASK))</span>
00942 <span class="preprocessor"></span>
00943 <span class="comment">//++</span>
00944 <span class="comment">//ULONG</span>
00945 <span class="comment">//MI_GET_PAGE_COLOR_FROM_VA (</span>
00946 <span class="comment">//    IN PVOID ADDRESS</span>
00947 <span class="comment">//    );</span>
00948 <span class="comment">//</span>
00949 <span class="comment">// Routine Description:</span>
00950 <span class="comment">//</span>
00951 <span class="comment">//    This macro determines the pages color based on the PTE address</span>
00952 <span class="comment">//    that maps the page.</span>
00953 <span class="comment">//</span>
00954 <span class="comment">// Argments</span>
00955 <span class="comment">//</span>
00956 <span class="comment">//    ADDRESS - Supplies the address the page is (or was) mapped at.</span>
00957 <span class="comment">//</span>
00958 <span class="comment">// Return Value:</span>
00959 <span class="comment">//</span>
00960 <span class="comment">//    The pages color.</span>
00961 <span class="comment">//</span>
00962 <span class="comment">//--</span>
00963 
<a name="l00964"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a110">00964</a> <span class="preprocessor">#define MI_GET_PAGE_COLOR_FROM_VA(ADDRESS)                      \</span>
00965 <span class="preprocessor">         ((ULONG)((MmSystemPageColor += MM_COLOR_STRIDE) &amp;      \</span>
00966 <span class="preprocessor">                   MmSecondaryColorMask) |                      \</span>
00967 <span class="preprocessor">         ((((ULONG)(ADDRESS)) &gt;&gt; PAGE_SHIFT) &amp; MM_COLOR_MASK))</span>
00968 <span class="preprocessor"></span>
00969 
00970 <span class="comment">//++</span>
00971 <span class="comment">//ULONG</span>
00972 <span class="comment">//MI_PAGE_COLOR_PTE_PROCESS (</span>
00973 <span class="comment">//    IN PCHAR COLOR,</span>
00974 <span class="comment">//    IN PMMPTE PTE</span>
00975 <span class="comment">//    );</span>
00976 <span class="comment">//</span>
00977 <span class="comment">// Routine Description:</span>
00978 <span class="comment">//</span>
00979 <span class="comment">//    This macro determines the pages color based on the PTE address</span>
00980 <span class="comment">//    that maps the page.</span>
00981 <span class="comment">//</span>
00982 <span class="comment">// Argments</span>
00983 <span class="comment">//</span>
00984 <span class="comment">//</span>
00985 <span class="comment">// Return Value:</span>
00986 <span class="comment">//</span>
00987 <span class="comment">//    The pages color.</span>
00988 <span class="comment">//</span>
00989 <span class="comment">//--</span>
00990 
00991 
<a name="l00992"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a111">00992</a> <span class="preprocessor">#define MI_PAGE_COLOR_PTE_PROCESS(PTE,COLOR)                    \</span>
00993 <span class="preprocessor">         ((ULONG)(((*(COLOR)) += MM_COLOR_STRIDE) &amp;             \</span>
00994 <span class="preprocessor">                    MmSecondaryColorMask) |                     \</span>
00995 <span class="preprocessor">         ((((ULONG)(PTE)) &gt;&gt; 2) &amp; MM_COLOR_MASK))</span>
00996 <span class="preprocessor"></span>
00997 
00998 <span class="comment">//++</span>
00999 <span class="comment">//ULONG</span>
01000 <span class="comment">//MI_PAGE_COLOR_VA_PROCESS (</span>
01001 <span class="comment">//    IN PVOID ADDRESS,</span>
01002 <span class="comment">//    IN PEPROCESS COLOR</span>
01003 <span class="comment">//    );</span>
01004 <span class="comment">//</span>
01005 <span class="comment">// Routine Description:</span>
01006 <span class="comment">//</span>
01007 <span class="comment">//    This macro determines the pages color based on the PTE address</span>
01008 <span class="comment">//    that maps the page.</span>
01009 <span class="comment">//</span>
01010 <span class="comment">// Argments</span>
01011 <span class="comment">//</span>
01012 <span class="comment">//    ADDRESS - Supplies the address the page is (or was) mapped at.</span>
01013 <span class="comment">//</span>
01014 <span class="comment">// Return Value:</span>
01015 <span class="comment">//</span>
01016 <span class="comment">//    The pages color.</span>
01017 <span class="comment">//</span>
01018 <span class="comment">//--</span>
01019 
<a name="l01020"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a112">01020</a> <span class="preprocessor">#define MI_PAGE_COLOR_VA_PROCESS(ADDRESS,COLOR)                 \</span>
01021 <span class="preprocessor">         ((ULONG)(((*(COLOR)) += MM_COLOR_STRIDE) &amp;             \</span>
01022 <span class="preprocessor">                    MmSecondaryColorMask) |                     \</span>
01023 <span class="preprocessor">         ((((ULONG)(ADDRESS)) &gt;&gt; PAGE_SHIFT) &amp; MM_COLOR_MASK))</span>
01024 <span class="preprocessor"></span>
01025 
01026 <span class="comment">//++</span>
01027 <span class="comment">//ULONG</span>
01028 <span class="comment">//MI_GET_NEXT_COLOR (</span>
01029 <span class="comment">//    IN ULONG COLOR</span>
01030 <span class="comment">//    );</span>
01031 <span class="comment">//</span>
01032 <span class="comment">// Routine Description:</span>
01033 <span class="comment">//</span>
01034 <span class="comment">//    This macro returns the next color in the sequence.</span>
01035 <span class="comment">//</span>
01036 <span class="comment">// Argments</span>
01037 <span class="comment">//</span>
01038 <span class="comment">//    COLOR - Supplies the color to return the next of.</span>
01039 <span class="comment">//</span>
01040 <span class="comment">// Return Value:</span>
01041 <span class="comment">//</span>
01042 <span class="comment">//    Next color in sequence.</span>
01043 <span class="comment">//</span>
01044 <span class="comment">//--</span>
01045 
<a name="l01046"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a113">01046</a> <span class="preprocessor">#define MI_GET_NEXT_COLOR(COLOR)  ((COLOR + 1) &amp; MM_COLOR_MASK)</span>
01047 <span class="preprocessor"></span>
01048 
01049 <span class="comment">//++</span>
01050 <span class="comment">//ULONG</span>
01051 <span class="comment">//MI_GET_PREVIOUS_COLOR (</span>
01052 <span class="comment">//    IN ULONG COLOR</span>
01053 <span class="comment">//    );</span>
01054 <span class="comment">//</span>
01055 <span class="comment">// Routine Description:</span>
01056 <span class="comment">//</span>
01057 <span class="comment">//    This macro returns the previous color in the sequence.</span>
01058 <span class="comment">//</span>
01059 <span class="comment">// Argments</span>
01060 <span class="comment">//</span>
01061 <span class="comment">//    COLOR - Supplies the color to return the previous of.</span>
01062 <span class="comment">//</span>
01063 <span class="comment">// Return Value:</span>
01064 <span class="comment">//</span>
01065 <span class="comment">//    Previous color in sequence.</span>
01066 <span class="comment">//</span>
01067 <span class="comment">//--</span>
01068 
<a name="l01069"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a114">01069</a> <span class="preprocessor">#define MI_GET_PREVIOUS_COLOR(COLOR)  ((COLOR - 1) &amp; MM_COLOR_MASK)</span>
01070 <span class="preprocessor"></span>
<a name="l01071"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a115">01071</a> <span class="preprocessor">#define MI_GET_COLOR_FROM_SECONDARY(COLOR)  ((COLOR) &amp; MM_COLOR_MASK)</span>
01072 <span class="preprocessor"></span>
01073 <span class="comment">//</span>
01074 <span class="comment">// The top bits of the prototype PTE tracks the secondary color,</span>
01075 <span class="comment">// the primary color may NOT match the lower bits of the prototype PTE</span>
01076 <span class="comment">// in the case of fork.</span>
01077 <span class="comment">//</span>
01078 
<a name="l01079"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a116">01079</a> <span class="preprocessor">#define MI_GET_SECONDARY_COLOR(PAGE,PFN)           \</span>
01080 <span class="preprocessor">         ((((ULONG)(PAGE) &amp; MmSecondaryColorMask)) | (PFN)-&gt;u3.e1.PageColor)</span>
01081 <span class="preprocessor"></span>
01082 
01083 
01084 <span class="comment">//++</span>
01085 <span class="comment">//VOID</span>
01086 <span class="comment">//MI_GET_MODIFIED_PAGE_BY_COLOR (</span>
01087 <span class="comment">//    OUT ULONG PAGE,</span>
01088 <span class="comment">//    IN ULONG COLOR</span>
01089 <span class="comment">//    );</span>
01090 <span class="comment">//</span>
01091 <span class="comment">// Routine Description:</span>
01092 <span class="comment">//</span>
01093 <span class="comment">//    This macro returns the first page destined for a paging</span>
01094 <span class="comment">//    file with the desired color.  It does NOT remove the page</span>
01095 <span class="comment">//    from its list.</span>
01096 <span class="comment">//</span>
01097 <span class="comment">// Argments</span>
01098 <span class="comment">//</span>
01099 <span class="comment">//    PAGE - Returns the page located, the value MM_EMPTY_LIST is</span>
01100 <span class="comment">//           returned if there is no page of the specified color.</span>
01101 <span class="comment">//</span>
01102 <span class="comment">//    COLOR - Supplies the color of page to locate.</span>
01103 <span class="comment">//</span>
01104 <span class="comment">// Return Value:</span>
01105 <span class="comment">//</span>
01106 <span class="comment">//    none.</span>
01107 <span class="comment">//</span>
01108 <span class="comment">//--</span>
01109 
<a name="l01110"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a117">01110</a> <span class="preprocessor">#define MI_GET_MODIFIED_PAGE_BY_COLOR(PAGE,COLOR) \</span>
01111 <span class="preprocessor">            PAGE = MmModifiedPageListByColor[COLOR].Flink</span>
01112 <span class="preprocessor"></span>
01113 
01114 <span class="comment">//++</span>
01115 <span class="comment">//VOID</span>
01116 <span class="comment">//MI_GET_MODIFIED_PAGE_ANY_COLOR (</span>
01117 <span class="comment">//    OUT ULONG PAGE,</span>
01118 <span class="comment">//    IN OUT ULONG COLOR</span>
01119 <span class="comment">//    );</span>
01120 <span class="comment">//</span>
01121 <span class="comment">// Routine Description:</span>
01122 <span class="comment">//</span>
01123 <span class="comment">//    This macro returns the first page destined for a paging</span>
01124 <span class="comment">//    file with the desired color.  If not page of the desired</span>
01125 <span class="comment">//    color exists, all colored lists are searched for a page.</span>
01126 <span class="comment">//    It does NOT remove the page from its list.</span>
01127 <span class="comment">//</span>
01128 <span class="comment">// Argments</span>
01129 <span class="comment">//</span>
01130 <span class="comment">//    PAGE - Returns the page located, the value MM_EMPTY_LIST is</span>
01131 <span class="comment">//           returned if there is no page of the specified color.</span>
01132 <span class="comment">//</span>
01133 <span class="comment">//    COLOR - Supplies the color of page to locate and returns the</span>
01134 <span class="comment">//            color of the page located.</span>
01135 <span class="comment">//</span>
01136 <span class="comment">// Return Value:</span>
01137 <span class="comment">//</span>
01138 <span class="comment">//    none.</span>
01139 <span class="comment">//</span>
01140 <span class="comment">//--</span>
01141 
<a name="l01142"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a118">01142</a> <span class="preprocessor">#define MI_GET_MODIFIED_PAGE_ANY_COLOR(PAGE,COLOR) \</span>
01143 <span class="preprocessor">            {                                                                \</span>
01144 <span class="preprocessor">                if (MmTotalPagesForPagingFile == 0) {                        \</span>
01145 <span class="preprocessor">                    PAGE = MM_EMPTY_LIST;                                    \</span>
01146 <span class="preprocessor">                } else {                                                     \</span>
01147 <span class="preprocessor">                    while (MmModifiedPageListByColor[COLOR].Flink ==         \</span>
01148 <span class="preprocessor">                                                            MM_EMPTY_LIST) { \</span>
01149 <span class="preprocessor">                        COLOR = MI_GET_NEXT_COLOR(COLOR);                    \</span>
01150 <span class="preprocessor">                    }                                                        \</span>
01151 <span class="preprocessor">                    PAGE = MmModifiedPageListByColor[COLOR].Flink;           \</span>
01152 <span class="preprocessor">                }                                                            \</span>
01153 <span class="preprocessor">            }</span>
01154 <span class="preprocessor"></span>
01155 
01156 <span class="comment">//++</span>
01157 <span class="comment">//VOID</span>
01158 <span class="comment">//MI_MAKE_VALID_PTE_WRITE_COPY (</span>
01159 <span class="comment">//    IN OUT PMMPTE PTE</span>
01160 <span class="comment">//    );</span>
01161 <span class="comment">//</span>
01162 <span class="comment">// Routine Description:</span>
01163 <span class="comment">//</span>
01164 <span class="comment">//    This macro checks to see if the PTE indicates that the</span>
01165 <span class="comment">//    page is writable and if so it clears the write bit and</span>
01166 <span class="comment">//    sets the copy-on-write bit.</span>
01167 <span class="comment">//</span>
01168 <span class="comment">// Argments</span>
01169 <span class="comment">//</span>
01170 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01171 <span class="comment">//</span>
01172 <span class="comment">// Return Value:</span>
01173 <span class="comment">//</span>
01174 <span class="comment">//     None.</span>
01175 <span class="comment">//</span>
01176 <span class="comment">//--</span>
01177 
<a name="l01178"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a119">01178</a> <span class="preprocessor">#define MI_MAKE_VALID_PTE_WRITE_COPY(PPTE)                         \</span>
01179 <span class="preprocessor">                    if ((PPTE)-&gt;u.Hard.Write == 1) {               \</span>
01180 <span class="preprocessor">                        (PPTE)-&gt;u.Hard.CopyOnWrite = 1;            \</span>
01181 <span class="preprocessor">                        (PPTE)-&gt;u.Hard.Dirty = MM_PTE_CLEAN;       \</span>
01182 <span class="preprocessor">                    }</span>
01183 <span class="preprocessor"></span>
01184 
01185 <span class="comment">//++</span>
01186 <span class="comment">//ULONG</span>
01187 <span class="comment">//MI_DETERMINE_OWNER (</span>
01188 <span class="comment">//    IN MMPTE PPTE</span>
01189 <span class="comment">//    );</span>
01190 <span class="comment">//</span>
01191 <span class="comment">// Routine Description:</span>
01192 <span class="comment">//</span>
01193 <span class="comment">//    This macro examines the virtual address of the PTE and determines</span>
01194 <span class="comment">//    if the PTE resides in system space or user space.</span>
01195 <span class="comment">//</span>
01196 <span class="comment">// Argments</span>
01197 <span class="comment">//</span>
01198 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01199 <span class="comment">//</span>
01200 <span class="comment">// Return Value:</span>
01201 <span class="comment">//</span>
01202 <span class="comment">//     1 if the owner is USER_MODE, 0 if the owner is KERNEL_MODE.</span>
01203 <span class="comment">//</span>
01204 <span class="comment">//--</span>
01205 
<a name="l01206"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a120">01206</a> <span class="preprocessor">#define MI_DETERMINE_OWNER(PPTE)   \</span>
01207 <span class="preprocessor">    ((((PPTE) &lt;= MiGetPteAddress(MM_HIGHEST_USER_ADDRESS)) ||               \</span>
01208 <span class="preprocessor">      ((PPTE) &gt;= MiGetPdeAddress(NULL) &amp;&amp;                                    \</span>
01209 <span class="preprocessor">      ((PPTE) &lt;= MiGetPdeAddress(MM_HIGHEST_USER_ADDRESS)))) ? 1 : 0)</span>
01210 <span class="preprocessor"></span>
01211 
01212 <span class="comment">//++</span>
01213 <span class="comment">//VOID</span>
01214 <span class="comment">//MI_SET_ACCESSED_IN_PTE (</span>
01215 <span class="comment">//    IN OUT MMPTE PPTE</span>
01216 <span class="comment">//    );</span>
01217 <span class="comment">//</span>
01218 <span class="comment">// Routine Description:</span>
01219 <span class="comment">//</span>
01220 <span class="comment">//    This macro sets the ACCESSED field in the PTE.</span>
01221 <span class="comment">//</span>
01222 <span class="comment">// Argments</span>
01223 <span class="comment">//</span>
01224 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01225 <span class="comment">//</span>
01226 <span class="comment">// Return Value:</span>
01227 <span class="comment">//</span>
01228 <span class="comment">//     1 if the owner is USER_MODE, 0 if the owner is KERNEL_MODE.</span>
01229 <span class="comment">//</span>
01230 <span class="comment">//--</span>
01231 
01232 <span class="comment">// not implemented on mips r4000.</span>
<a name="l01233"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a121">01233</a> <span class="preprocessor">#define MI_SET_ACCESSED_IN_PTE(PPTE,ACCESSED)</span>
01234 <span class="preprocessor"></span>
01235 
01236 <span class="comment">//++</span>
01237 <span class="comment">//ULONG</span>
01238 <span class="comment">//MI_GET_ACCESSED_IN_PTE (</span>
01239 <span class="comment">//    IN OUT MMPTE PPTE</span>
01240 <span class="comment">//    );</span>
01241 <span class="comment">//</span>
01242 <span class="comment">// Routine Description:</span>
01243 <span class="comment">//</span>
01244 <span class="comment">//    This macro returns the state of the ACCESSED field in the PTE.</span>
01245 <span class="comment">//</span>
01246 <span class="comment">// Argments</span>
01247 <span class="comment">//</span>
01248 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01249 <span class="comment">//</span>
01250 <span class="comment">// Return Value:</span>
01251 <span class="comment">//</span>
01252 <span class="comment">//     The state of the ACCESSED field.</span>
01253 <span class="comment">//</span>
01254 <span class="comment">//--</span>
01255 
<a name="l01256"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a122">01256</a> <span class="preprocessor">#define MI_GET_ACCESSED_IN_PTE(PPTE) 0</span>
01257 <span class="preprocessor"></span>
01258 
01259 
01260 <span class="comment">//++</span>
01261 <span class="comment">//VOID</span>
01262 <span class="comment">//MI_SET_OWNER_IN_PTE (</span>
01263 <span class="comment">//    IN PMMPTE PPTE</span>
01264 <span class="comment">//    IN ULONG OWNER</span>
01265 <span class="comment">//    );</span>
01266 <span class="comment">//</span>
01267 <span class="comment">// Routine Description:</span>
01268 <span class="comment">//</span>
01269 <span class="comment">//    This macro sets the owner field in the PTE.</span>
01270 <span class="comment">//</span>
01271 <span class="comment">// Argments</span>
01272 <span class="comment">//</span>
01273 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01274 <span class="comment">//</span>
01275 <span class="comment">// Return Value:</span>
01276 <span class="comment">//</span>
01277 <span class="comment">//    None.</span>
01278 <span class="comment">//</span>
01279 <span class="comment">//--</span>
01280 
01281 <span class="comment">// not implemented on r4000.</span>
<a name="l01282"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a123">01282</a> <span class="preprocessor">#define MI_SET_OWNER_IN_PTE(PPTE,OWNER)</span>
01283 <span class="preprocessor"></span>
01284 
01285 
01286 <span class="comment">//++</span>
01287 <span class="comment">//ULONG</span>
01288 <span class="comment">//MI_GET_OWNER_IN_PTE (</span>
01289 <span class="comment">//    IN PMMPTE PPTE</span>
01290 <span class="comment">//    );</span>
01291 <span class="comment">//</span>
01292 <span class="comment">// Routine Description:</span>
01293 <span class="comment">//</span>
01294 <span class="comment">//    This macro gets the owner field from the PTE.</span>
01295 <span class="comment">//</span>
01296 <span class="comment">// Argments</span>
01297 <span class="comment">//</span>
01298 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01299 <span class="comment">//</span>
01300 <span class="comment">// Return Value:</span>
01301 <span class="comment">//</span>
01302 <span class="comment">//     The state of the OWNER field.</span>
01303 <span class="comment">//</span>
01304 <span class="comment">//--</span>
01305 
01306 <span class="comment">// always kernel mode on r4000.</span>
<a name="l01307"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a124">01307</a> <span class="preprocessor">#define MI_GET_OWNER_IN_PTE(PPTE) KernelMode</span>
01308 <span class="preprocessor"></span>
01309 <span class="comment">//</span>
01310 <span class="comment">// bit mask to clear out fields in a PTE to or in prototype pte offset.</span>
01311 <span class="comment">//</span>
01312 
<a name="l01313"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a125">01313</a> <span class="preprocessor">#define CLEAR_FOR_PROTO_PTE_ADDRESS ((ULONG)0xf)</span>
01314 <span class="preprocessor"></span>
01315 
01316 <span class="comment">// bit mask to clear out fields in a PTE to or in paging file location.</span>
01317 
<a name="l01318"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a126">01318</a> <span class="preprocessor">#define CLEAR_FOR_PAGE_FILE ((ULONG)(0x0F9))</span>
01319 <span class="preprocessor"></span>
01320 <span class="comment">//++</span>
01321 <span class="comment">//VOID</span>
01322 <span class="comment">//MI_SET_PAGING_FILE_INFO (</span>
01323 <span class="comment">//    IN OUT MMPTE PPTE,</span>
01324 <span class="comment">//    IN ULONG FILEINFO,</span>
01325 <span class="comment">//    IN ULONG OFFSET</span>
01326 <span class="comment">//    );</span>
01327 <span class="comment">//</span>
01328 <span class="comment">// Routine Description:</span>
01329 <span class="comment">//</span>
01330 <span class="comment">//    This macro sets into the specified PTE the supplied information</span>
01331 <span class="comment">//    to indicate where the backing store for the page is located.</span>
01332 <span class="comment">//</span>
01333 <span class="comment">// Argments</span>
01334 <span class="comment">//</span>
01335 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01336 <span class="comment">//</span>
01337 <span class="comment">//    FILEINFO - Supplies the number of the paging file.</span>
01338 <span class="comment">//</span>
01339 <span class="comment">//    OFFSET - Supplies the offset into the paging file.</span>
01340 <span class="comment">//</span>
01341 <span class="comment">// Return Value:</span>
01342 <span class="comment">//</span>
01343 <span class="comment">//    None.</span>
01344 <span class="comment">//</span>
01345 <span class="comment">//--</span>
01346 
<a name="l01347"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a127">01347</a> <span class="preprocessor">#define SET_PAGING_FILE_INFO(PTE,FILEINFO,OFFSET)                     \</span>
01348 <span class="preprocessor">                        ((((PTE).u.Long &amp; CLEAR_FOR_PAGE_FILE) |      \</span>
01349 <span class="preprocessor">                        (((FILEINFO) &lt;&lt; 9) |                          \</span>
01350 <span class="preprocessor">                        (OFFSET &lt;&lt; 12))))</span>
01351 <span class="preprocessor"></span>
01352 <span class="comment">//++</span>
01353 <span class="comment">//PMMPTE</span>
01354 <span class="comment">//MiPteToProto (</span>
01355 <span class="comment">//    IN OUT MMPTE PPTE,</span>
01356 <span class="comment">//    IN ULONG FILEINFO,</span>
01357 <span class="comment">//    IN ULONG OFFSET</span>
01358 <span class="comment">//    );</span>
01359 <span class="comment">//</span>
01360 <span class="comment">// Routine Description:</span>
01361 <span class="comment">//</span>
01362 <span class="comment">//   This macro returns the address of the corresponding prototype which</span>
01363 <span class="comment">//   was encoded earlier into the supplied PTE.</span>
01364 <span class="comment">//</span>
01365 <span class="comment">//    NOTE THAT AS PROTOPTE CAN ONLY RESIDE IN PAGED POOL!!!!!!</span>
01366 <span class="comment">//</span>
01367 <span class="comment">//    MAX SIZE = 2^(2+7+21) = 2^30 = 1GB.</span>
01368 <span class="comment">//</span>
01369 <span class="comment">//    NOTE, that the valid bit must be zero!</span>
01370 <span class="comment">//</span>
01371 <span class="comment">// Argments</span>
01372 <span class="comment">//</span>
01373 <span class="comment">//    lpte - Supplies the PTE to operate upon.</span>
01374 <span class="comment">//</span>
01375 <span class="comment">// Return Value:</span>
01376 <span class="comment">//</span>
01377 <span class="comment">//    Pointer to the prototype PTE that backs this PTE.</span>
01378 <span class="comment">//</span>
01379 <span class="comment">//--</span>
01380 <span class="comment">//</span>
01381 <span class="comment">//  MiPteToProtoPte returns the address of the corresponding prototype</span>
01382 <span class="comment">//    PTE</span>
01383 <span class="comment">//</span>
01384 <span class="comment">//</span>
01385 <span class="comment">//</span>
01386 
<a name="l01387"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a128">01387</a> <span class="preprocessor">#define MiPteToProto(lpte)             \</span>
01388 <span class="preprocessor">                       ((PMMPTE)((((lpte)-&gt;u.Long &gt;&gt; 1) &amp; 0x3FFFFFFC) +  \</span>
01389 <span class="preprocessor">                                        MmProtopte_Base))</span>
01390 <span class="preprocessor"></span>
01391 
01392 <span class="comment">//++</span>
01393 <span class="comment">//ULONG</span>
01394 <span class="comment">//MiProtoAddressForPte (</span>
01395 <span class="comment">//    IN PMMPTE proto_va</span>
01396 <span class="comment">//    );</span>
01397 <span class="comment">//</span>
01398 <span class="comment">// Routine Description:</span>
01399 <span class="comment">//</span>
01400 <span class="comment">//    This macro sets into the specified PTE the supplied information</span>
01401 <span class="comment">//    to indicate where the backing store for the page is located.</span>
01402 <span class="comment">//    MiProtoAddressForPte returns the bit field to OR into the PTE to</span>
01403 <span class="comment">//    reference a prototype PTE.  And set the protoPTE bit,</span>
01404 <span class="comment">//    MM_PTE_PROTOTYPE_MASK.</span>
01405 <span class="comment">//</span>
01406 <span class="comment">// Argments</span>
01407 <span class="comment">//</span>
01408 <span class="comment">//    proto_va - Supplies the address of the prototype PTE.</span>
01409 <span class="comment">//</span>
01410 <span class="comment">// Return Value:</span>
01411 <span class="comment">//</span>
01412 <span class="comment">//    Mask to set into the PTE.</span>
01413 <span class="comment">//</span>
01414 <span class="comment">//--</span>
01415 
<a name="l01416"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a129">01416</a> <span class="preprocessor">#define MiProtoAddressForPte(proto_va)  \</span>
01417 <span class="preprocessor">  ((ULONG)((((ULONG)proto_va - MmProtopte_Base) &lt;&lt; 1) | MM_PTE_PROTOTYPE_MASK))</span>
01418 <span class="preprocessor"></span>
01419 
01420 
01421 <span class="comment">//++</span>
01422 <span class="comment">//ULONG</span>
01423 <span class="comment">//MiProtoAddressForKernelPte (</span>
01424 <span class="comment">//    IN PMMPTE proto_va</span>
01425 <span class="comment">//    );</span>
01426 <span class="comment">//</span>
01427 <span class="comment">// Routine Description:</span>
01428 <span class="comment">//</span>
01429 <span class="comment">//    This macro sets into the specified PTE the supplied information</span>
01430 <span class="comment">//    to indicate where the backing store for the page is located.</span>
01431 <span class="comment">//    MiProtoAddressForPte returns the bit field to OR into the PTE to</span>
01432 <span class="comment">//    reference a prototype PTE.  And set the protoPTE bit,</span>
01433 <span class="comment">//    MM_PTE_PROTOTYPE_MASK.</span>
01434 <span class="comment">//</span>
01435 <span class="comment">//    This macro also sets any other information (such as global bits)</span>
01436 <span class="comment">//    required for kernel mode PTEs.</span>
01437 <span class="comment">//</span>
01438 <span class="comment">// Argments</span>
01439 <span class="comment">//</span>
01440 <span class="comment">//    proto_va - Supplies the address of the prototype PTE.</span>
01441 <span class="comment">//</span>
01442 <span class="comment">// Return Value:</span>
01443 <span class="comment">//</span>
01444 <span class="comment">//    Mask to set into the PTE.</span>
01445 <span class="comment">//</span>
01446 <span class="comment">//--</span>
01447 
<a name="l01448"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a130">01448</a> <span class="preprocessor">#define MiProtoAddressForKernelPte(proto_va) \</span>
01449 <span class="preprocessor">            (((ULONG)(proto_va) &lt; (ULONG)KSEG1_BASE) ?             \</span>
01450 <span class="preprocessor">   ((ULONG)((((ULONG)proto_va - (ULONG)MmNonPagedPoolStart) &lt;&lt; 1) | MM_PTE_PROTOTYPE_MASK | \</span>
01451 <span class="preprocessor">                        0x40000000 | MM_PTE_GLOBAL_MASK)) \</span>
01452 <span class="preprocessor"> : ((ULONG)((((ULONG)proto_va - MmProtopte_Base) &lt;&lt; 1) | MM_PTE_PROTOTYPE_MASK | \</span>
01453 <span class="preprocessor">                        MM_PTE_GLOBAL_MASK)))</span>
01454 <span class="preprocessor"></span>
01455 
01456 
<a name="l01457"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a131">01457</a> <span class="preprocessor">#define MM_SUBSECTION_MAP (128*1024*1024)</span>
01458 <span class="preprocessor"></span>
01459 
01460 <span class="comment">//++</span>
01461 <span class="comment">//PSUBSECTION</span>
01462 <span class="comment">//MiGetSubsectionAddress (</span>
01463 <span class="comment">//    IN PMMPTE lpte</span>
01464 <span class="comment">//    );</span>
01465 <span class="comment">//</span>
01466 <span class="comment">// Routine Description:</span>
01467 <span class="comment">//</span>
01468 <span class="comment">//   This macro takes a PTE and returns the address of the subsection that</span>
01469 <span class="comment">//   the PTE refers to.  Subsections are quadword structures allocated</span>
01470 <span class="comment">//   from nonpaged pool.</span>
01471 <span class="comment">//</span>
01472 <span class="comment">//   NOTE THIS MACRO LIMITS THE SIZE OF NONPAGED POOL!</span>
01473 <span class="comment">//    MAXIMUM NONPAGED POOL = 2^(24+3) = 2^27 = 128mb in KSEG_0 POOL AND</span>
01474 <span class="comment">//    128 MB IN EXPANDED POOL.</span>
01475 <span class="comment">//</span>
01476 <span class="comment">// Argments</span>
01477 <span class="comment">//</span>
01478 <span class="comment">//    lpte - Supplies the PTE to operate upon.</span>
01479 <span class="comment">//</span>
01480 <span class="comment">// Return Value:</span>
01481 <span class="comment">//</span>
01482 <span class="comment">//    A pointer to the subsection referred to by the supplied PTE.</span>
01483 <span class="comment">//</span>
01484 <span class="comment">//--</span>
01485 
<a name="l01486"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a132">01486</a> <span class="preprocessor">#define MiGetSubsectionAddress(lpte)                              \</span>
01487 <span class="preprocessor">    (((lpte)-&gt;u.Long &amp; 0x1) ?                              \</span>
01488 <span class="preprocessor">        ((PSUBSECTION)(((((lpte)-&gt;u.Long &gt;&gt; 8) &lt;&lt; 3) + (ULONG)MmSubsectionBase))) \</span>
01489 <span class="preprocessor">      : ((PSUBSECTION)((ULONG)MM_NONPAGED_POOL_END - ((((lpte)-&gt;u.Long) &gt;&gt; 8) &lt;&lt; 3))))</span>
01490 <span class="preprocessor"></span>
01491 
01492 
01493 <span class="comment">//++</span>
01494 <span class="comment">//ULONG</span>
01495 <span class="comment">//MiGetSubsectionAddressForPte (</span>
01496 <span class="comment">//    IN PSUBSECTION VA</span>
01497 <span class="comment">//    );</span>
01498 <span class="comment">//</span>
01499 <span class="comment">// Routine Description:</span>
01500 <span class="comment">//</span>
01501 <span class="comment">//    This macro takes the address of a subsection and encodes it for use</span>
01502 <span class="comment">//    in a PTE.</span>
01503 <span class="comment">//</span>
01504 <span class="comment">//    NOTE - THE SUBSECTION ADDRESS MUST BE QUADWORD ALIGNED!</span>
01505 <span class="comment">//</span>
01506 <span class="comment">// Argments</span>
01507 <span class="comment">//</span>
01508 <span class="comment">//    VA - Supplies a pointer to the subsection to encode.</span>
01509 <span class="comment">//</span>
01510 <span class="comment">// Return Value:</span>
01511 <span class="comment">//</span>
01512 <span class="comment">//     The mask to set into the PTE to make it reference the supplied</span>
01513 <span class="comment">//     subsetion.</span>
01514 <span class="comment">//</span>
01515 <span class="comment">//--</span>
01516 
<a name="l01517"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a133">01517</a> <span class="preprocessor">#define MiGetSubsectionAddressForPte(VA)                   \</span>
01518 <span class="preprocessor">            (((ULONG)(VA) &lt; (ULONG)KSEG1_BASE) ?                  \</span>
01519 <span class="preprocessor">             ((((ULONG)(VA) - (ULONG)MmSubsectionBase)  &lt;&lt; 5) | 0x1)           \</span>
01520 <span class="preprocessor">            : (((ULONG)MM_NONPAGED_POOL_END - (ULONG)VA) &lt;&lt; 5))</span>
01521 <span class="preprocessor"></span>
01522 
01523 
01524 <span class="comment">//++</span>
01525 <span class="comment">//PMMPTE</span>
01526 <span class="comment">//MiGetPdeAddress (</span>
01527 <span class="comment">//    IN PVOID va</span>
01528 <span class="comment">//    );</span>
01529 <span class="comment">//</span>
01530 <span class="comment">// Routine Description:</span>
01531 <span class="comment">//</span>
01532 <span class="comment">//    MiGetPdeAddress returns the address of the PDE which maps the</span>
01533 <span class="comment">//    given virtual address.</span>
01534 <span class="comment">//</span>
01535 <span class="comment">// Argments</span>
01536 <span class="comment">//</span>
01537 <span class="comment">//    Va - Supplies the virtual address to locate the PDE for.</span>
01538 <span class="comment">//</span>
01539 <span class="comment">// Return Value:</span>
01540 <span class="comment">//</span>
01541 <span class="comment">//    The address of the PDE.</span>
01542 <span class="comment">//</span>
01543 <span class="comment">//--</span>
01544 
<a name="l01545"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a134">01545</a> <span class="preprocessor">#define MiGetPdeAddress(va)  ((PMMPTE)(((((ULONG)(va)) &gt;&gt; 22) &lt;&lt; 2) + PDE_BASE))</span>
01546 <span class="preprocessor"></span>
<a name="l01547"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a135">01547</a> <span class="preprocessor">#define MiGetPdeAddress64(va)  ((PMMPTE)((ULONG)((((ULONGLONG)(va)) &gt;&gt; 22) &lt;&lt; 2) + PDE_BASE64))</span>
01548 <span class="preprocessor"></span>
01549 
01550 
01551 <span class="comment">//++</span>
01552 <span class="comment">//PMMPTE</span>
01553 <span class="comment">//MiGetPteAddress (</span>
01554 <span class="comment">//    IN PVOID va</span>
01555 <span class="comment">//    );</span>
01556 <span class="comment">//</span>
01557 <span class="comment">// Routine Description:</span>
01558 <span class="comment">//</span>
01559 <span class="comment">//    MiGetPteAddress returns the address of the PTE which maps the</span>
01560 <span class="comment">//    given virtual address.</span>
01561 <span class="comment">//</span>
01562 <span class="comment">// Argments</span>
01563 <span class="comment">//</span>
01564 <span class="comment">//    Va - Supplies the virtual address to locate the PTE for.</span>
01565 <span class="comment">//</span>
01566 <span class="comment">// Return Value:</span>
01567 <span class="comment">//</span>
01568 <span class="comment">//    The address of the PTE.</span>
01569 <span class="comment">//</span>
01570 <span class="comment">//--</span>
01571 
<a name="l01572"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a136">01572</a> <span class="preprocessor">#define MiGetPteAddress(va) ((PMMPTE)(((((ULONG)(va)) &gt;&gt; 12) &lt;&lt; 2) + PTE_BASE))</span>
01573 <span class="preprocessor"></span>
<a name="l01574"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a137">01574</a> <span class="preprocessor">#define MiGetPteAddress64(va) ((PMMPTE)((ULONG)((((ULONGLONG)(va)) &gt;&gt; 12) &lt;&lt; 2) + PTE_BASE64))</span>
01575 <span class="preprocessor"></span>
01576 
01577 <span class="comment">//++</span>
01578 <span class="comment">//ULONG</span>
01579 <span class="comment">//MiGetPdeOffset (</span>
01580 <span class="comment">//    IN PVOID va</span>
01581 <span class="comment">//    );</span>
01582 <span class="comment">//</span>
01583 <span class="comment">// Routine Description:</span>
01584 <span class="comment">//</span>
01585 <span class="comment">//    MiGetPdeOffset returns the offset into a page directory</span>
01586 <span class="comment">//    for a given virtual address.</span>
01587 <span class="comment">//</span>
01588 <span class="comment">// Argments</span>
01589 <span class="comment">//</span>
01590 <span class="comment">//    Va - Supplies the virtual address to locate the offset for.</span>
01591 <span class="comment">//</span>
01592 <span class="comment">// Return Value:</span>
01593 <span class="comment">//</span>
01594 <span class="comment">//    The offset into the page directory table the corresponding PDE is at.</span>
01595 <span class="comment">//</span>
01596 <span class="comment">//--</span>
01597 
<a name="l01598"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a138">01598</a> <span class="preprocessor">#define MiGetPdeOffset(va) (((ULONG)(va)) &gt;&gt; 22)</span>
01599 <span class="preprocessor"></span>
01600 
01601 <span class="comment">//++</span>
01602 <span class="comment">//ULONG</span>
01603 <span class="comment">//MiGetPteOffset (</span>
01604 <span class="comment">//    IN PVOID va</span>
01605 <span class="comment">//    );</span>
01606 <span class="comment">//</span>
01607 <span class="comment">// Routine Description:</span>
01608 <span class="comment">//</span>
01609 <span class="comment">//    MiGetPteOffset returns the offset into a page table page</span>
01610 <span class="comment">//    for a given virtual address.</span>
01611 <span class="comment">//</span>
01612 <span class="comment">// Argments</span>
01613 <span class="comment">//</span>
01614 <span class="comment">//    Va - Supplies the virtual address to locate the offset for.</span>
01615 <span class="comment">//</span>
01616 <span class="comment">// Return Value:</span>
01617 <span class="comment">//</span>
01618 <span class="comment">//    The offset into the page table page table the corresponding PTE is at.</span>
01619 <span class="comment">//</span>
01620 <span class="comment">//--</span>
01621 
<a name="l01622"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a139">01622</a> <span class="preprocessor">#define MiGetPteOffset(va) ((((ULONG)(va)) &lt;&lt; 10) &gt;&gt; 22)</span>
01623 <span class="preprocessor"></span>
01624 
01625 <span class="comment">//++</span>
01626 <span class="comment">//PVOID</span>
01627 <span class="comment">//MiGetVirtualAddressMappedByPte (</span>
01628 <span class="comment">//    IN PMMPTE PTE</span>
01629 <span class="comment">//    );</span>
01630 <span class="comment">//</span>
01631 <span class="comment">// Routine Description:</span>
01632 <span class="comment">//</span>
01633 <span class="comment">//    MiGetVirtualAddressMappedByPte returns the virtual address</span>
01634 <span class="comment">//    which is mapped by a given PTE address.</span>
01635 <span class="comment">//</span>
01636 <span class="comment">// Argments</span>
01637 <span class="comment">//</span>
01638 <span class="comment">//    PTE - Supplies the PTE to get the virtual address for.</span>
01639 <span class="comment">//</span>
01640 <span class="comment">// Return Value:</span>
01641 <span class="comment">//</span>
01642 <span class="comment">//    Virtual address mapped by the PTE.</span>
01643 <span class="comment">//</span>
01644 <span class="comment">//--</span>
01645 
<a name="l01646"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a140">01646</a> <span class="preprocessor">#define MiGetVirtualAddressMappedByPte(PTE) ((PVOID)((ULONG)(PTE) &lt;&lt; 10))</span>
01647 <span class="preprocessor"></span>
<a name="l01648"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a141">01648</a> <span class="preprocessor">#define MiGetVirtualAddressMappedByPte64(PTE) \</span>
01649 <span class="preprocessor">                ((PVOID64)(((ULONGLONG)((ULONG)(PTE) - PTE_BASE64)) &lt;&lt; 10))</span>
01650 <span class="preprocessor"></span>
<a name="l01651"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a142">01651</a> <span class="preprocessor">#define MiGetVirtualPageNumberMappedByPte64(PTE) \</span>
01652 <span class="preprocessor">                (((ULONG)(PTE) - PTE_BASE64) &gt;&gt; 2)</span>
01653 <span class="preprocessor"></span>
01654 
01655 <span class="comment">//++</span>
01656 <span class="comment">//ULONG</span>
01657 <span class="comment">//GET_PAGING_FILE_NUMBER (</span>
01658 <span class="comment">//    IN MMPTE PTE</span>
01659 <span class="comment">//    );</span>
01660 <span class="comment">//</span>
01661 <span class="comment">// Routine Description:</span>
01662 <span class="comment">//</span>
01663 <span class="comment">//    This macro extracts the paging file number from a PTE.</span>
01664 <span class="comment">//</span>
01665 <span class="comment">// Argments</span>
01666 <span class="comment">//</span>
01667 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01668 <span class="comment">//</span>
01669 <span class="comment">// Return Value:</span>
01670 <span class="comment">//</span>
01671 <span class="comment">//    The paging file number.</span>
01672 <span class="comment">//</span>
01673 <span class="comment">//--</span>
01674 
<a name="l01675"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a143">01675</a> <span class="preprocessor">#define GET_PAGING_FILE_NUMBER(PTE) ((((PTE).u.Long) &gt;&gt; 9) &amp; 0x7)</span>
01676 <span class="preprocessor"></span>
01677 
01678 <span class="comment">//++</span>
01679 <span class="comment">//ULONG</span>
01680 <span class="comment">//GET_PAGING_FILE_OFFSET (</span>
01681 <span class="comment">//    IN MMPTE PTE</span>
01682 <span class="comment">//    );</span>
01683 <span class="comment">//</span>
01684 <span class="comment">// Routine Description:</span>
01685 <span class="comment">//</span>
01686 <span class="comment">//    This macro extracts the offset into the paging file from a PTE.</span>
01687 <span class="comment">//</span>
01688 <span class="comment">// Argments</span>
01689 <span class="comment">//</span>
01690 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01691 <span class="comment">//</span>
01692 <span class="comment">// Return Value:</span>
01693 <span class="comment">//</span>
01694 <span class="comment">//    The paging file offset.</span>
01695 <span class="comment">//</span>
01696 <span class="comment">//--</span>
01697 
<a name="l01698"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a144">01698</a> <span class="preprocessor">#define GET_PAGING_FILE_OFFSET(PTE) ((((PTE).u.Long) &gt;&gt; 12) &amp; 0x000FFFFF)</span>
01699 <span class="preprocessor"></span>
01700 <span class="comment">//++</span>
01701 <span class="comment">//ULONG</span>
01702 <span class="comment">//IS_PTE_NOT_DEMAND_ZERO (</span>
01703 <span class="comment">//    IN PMMPTE PPTE</span>
01704 <span class="comment">//    );</span>
01705 <span class="comment">//</span>
01706 <span class="comment">// Routine Description:</span>
01707 <span class="comment">//</span>
01708 <span class="comment">//    This macro checks to see if a given PTE is NOT a demand zero PTE.</span>
01709 <span class="comment">//</span>
01710 <span class="comment">// Argments</span>
01711 <span class="comment">//</span>
01712 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01713 <span class="comment">//</span>
01714 <span class="comment">// Return Value:</span>
01715 <span class="comment">//</span>
01716 <span class="comment">//     Returns 0 if the PTE is demand zero, non-zero otherwise.</span>
01717 <span class="comment">//</span>
01718 <span class="comment">//--</span>
01719 
<a name="l01720"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a145">01720</a> <span class="preprocessor">#define IS_PTE_NOT_DEMAND_ZERO(PTE) ((PTE).u.Long &amp; (ULONG)0xFFFFF107)</span>
<a name="l01721"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a146">01721</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_DEMAND_ZERO_WRITE_PTE (MM_READWRITE &lt;&lt; MM_PROTECT_FIELD_SHIFT)</span>
01722 <span class="preprocessor"></span>
<a name="l01723"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a147">01723</a> <span class="preprocessor">#define MM_KERNEL_DEMAND_ZERO_PTE ((MM_READWRITE &lt;&lt; MM_PROTECT_FIELD_SHIFT) | MM_PTE_GLOBAL_MASK)</span>
01724 <span class="preprocessor"></span>
<a name="l01725"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a148">01725</a> <span class="preprocessor">#define MM_KERNEL_NOACCESS_PTE ((MM_NOACCESS &lt;&lt; MM_PROTECT_FIELD_SHIFT) | MM_PTE_GLOBAL_MASK)</span>
01726 <span class="preprocessor"></span>
01727 
01728 
01729 <span class="comment">//++</span>
01730 <span class="comment">//VOID</span>
01731 <span class="comment">//MI_MAKING_VALID_PTE_INVALID(</span>
01732 <span class="comment">//    IN PMMPTE PPTE</span>
01733 <span class="comment">//    );</span>
01734 <span class="comment">//</span>
01735 <span class="comment">// Routine Description:</span>
01736 <span class="comment">//</span>
01737 <span class="comment">//    Prepare to make a single valid PTE invalid.</span>
01738 <span class="comment">//    No action is required on x86.</span>
01739 <span class="comment">//</span>
01740 <span class="comment">// Argments</span>
01741 <span class="comment">//</span>
01742 <span class="comment">//    SYSTEM_WIDE - Supplies TRUE if this will happen on all processors.</span>
01743 <span class="comment">//</span>
01744 <span class="comment">// Return Value:</span>
01745 <span class="comment">//</span>
01746 <span class="comment">//    None.</span>
01747 <span class="comment">//</span>
01748 <span class="comment">//--</span>
01749 
01750 <span class="comment">// not implemented on r4000.</span>
<a name="l01751"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a149">01751</a> <span class="preprocessor">#define MI_MAKING_VALID_PTE_INVALID(SYSTEM_WIDE)</span>
01752 <span class="preprocessor"></span>
01753 
01754 
01755 <span class="comment">//++</span>
01756 <span class="comment">//VOID</span>
01757 <span class="comment">//MI_MAKING_VALID_MULTIPLE_PTES_INVALID(</span>
01758 <span class="comment">//    IN PMMPTE PPTE</span>
01759 <span class="comment">//    );</span>
01760 <span class="comment">//</span>
01761 <span class="comment">// Routine Description:</span>
01762 <span class="comment">//</span>
01763 <span class="comment">//    Prepare to make multiple valid PTEs invalid.</span>
01764 <span class="comment">//    No action is required on x86.</span>
01765 <span class="comment">//</span>
01766 <span class="comment">// Argments</span>
01767 <span class="comment">//</span>
01768 <span class="comment">//    SYSTEM_WIDE - Supplies TRUE if this will happen on all processors.</span>
01769 <span class="comment">//</span>
01770 <span class="comment">// Return Value:</span>
01771 <span class="comment">//</span>
01772 <span class="comment">//    None.</span>
01773 <span class="comment">//</span>
01774 <span class="comment">//--</span>
01775 
01776 <span class="comment">// not implemented on r4000.</span>
<a name="l01777"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a150">01777</a> <span class="preprocessor">#define MI_MAKING_MULTIPLE_PTES_INVALID(SYSTEM_WIDE)</span>
01778 <span class="preprocessor"></span>
01779 <span class="comment">//</span>
01780 <span class="comment">// Make a writable PTE, writeable-copy PTE.  This takes advantage of</span>
01781 <span class="comment">// the fact that the protection field in the PTE (5 bit protection) is</span>
01782 <span class="comment">// set up such that write is a bit.</span>
01783 <span class="comment">//</span>
01784 
<a name="l01785"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a151">01785</a> <span class="preprocessor">#define MI_MAKE_PROTECT_WRITE_COPY(PTE) \</span>
01786 <span class="preprocessor">        if ((PTE).u.Long &amp; 0x20) {      \</span>
01787 <span class="preprocessor">            ((PTE).u.Long |= 0x8);      \</span>
01788 <span class="preprocessor">        }</span>
01789 <span class="preprocessor"></span>
01790 
01791 <span class="comment">//++</span>
01792 <span class="comment">//VOID</span>
01793 <span class="comment">//MI_SET_PAGE_DIRTY(</span>
01794 <span class="comment">//    IN PMMPTE PPTE,</span>
01795 <span class="comment">//    IN PVOID VA,</span>
01796 <span class="comment">//    IN PVOID PFNHELD</span>
01797 <span class="comment">//    );</span>
01798 <span class="comment">//</span>
01799 <span class="comment">// Routine Description:</span>
01800 <span class="comment">//</span>
01801 <span class="comment">//    This macro sets the dirty bit (and release page file space).</span>
01802 <span class="comment">//</span>
01803 <span class="comment">// Argments</span>
01804 <span class="comment">//</span>
01805 <span class="comment">//    TEMP - Supplies a temporary for usage.</span>
01806 <span class="comment">//</span>
01807 <span class="comment">//    PPTE - Supplies a pointer to the PTE that corresponds to VA.</span>
01808 <span class="comment">//</span>
01809 <span class="comment">//    VA - Supplies a the virtual address of the page fault.</span>
01810 <span class="comment">//</span>
01811 <span class="comment">//    PFNHELD - Supplies TRUE if the PFN lock is held.</span>
01812 <span class="comment">//</span>
01813 <span class="comment">// Return Value:</span>
01814 <span class="comment">//</span>
01815 <span class="comment">//    None.</span>
01816 <span class="comment">//</span>
01817 <span class="comment">//--</span>
01818 
<a name="l01819"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a152">01819</a> <span class="preprocessor">#define MI_SET_PAGE_DIRTY(PPTE,VA,PFNHELD)                          \</span>
01820 <span class="preprocessor">            if ((PPTE)-&gt;u.Hard.Dirty == MM_PTE_CLEAN) {             \</span>
01821 <span class="preprocessor">                MiSetDirtyBit ((VA),(PPTE),(PFNHELD));              \</span>
01822 <span class="preprocessor">            }</span>
01823 <span class="preprocessor"></span>
01824 
01825 
01826 <span class="comment">//++</span>
01827 <span class="comment">//VOID</span>
01828 <span class="comment">//MI_NO_FAULT_FOUND(</span>
01829 <span class="comment">//    IN TEMP,</span>
01830 <span class="comment">//    IN PMMPTE PPTE,</span>
01831 <span class="comment">//    IN PVOID VA,</span>
01832 <span class="comment">//    IN PVOID PFNHELD</span>
01833 <span class="comment">//    );</span>
01834 <span class="comment">//</span>
01835 <span class="comment">// Routine Description:</span>
01836 <span class="comment">//</span>
01837 <span class="comment">//    This macro handles the case when a page fault is taken and no</span>
01838 <span class="comment">//    PTE with the valid bit clear is found.</span>
01839 <span class="comment">//</span>
01840 <span class="comment">// Argments</span>
01841 <span class="comment">//</span>
01842 <span class="comment">//    TEMP - Supplies a temporary for usage.</span>
01843 <span class="comment">//</span>
01844 <span class="comment">//    PPTE - Supplies a pointer to the PTE that corresponds to VA.</span>
01845 <span class="comment">//</span>
01846 <span class="comment">//    VA - Supplies a the virtual address of the page fault.</span>
01847 <span class="comment">//</span>
01848 <span class="comment">//    PFNHELD - Supplies TRUE if the PFN lock is held.</span>
01849 <span class="comment">//</span>
01850 <span class="comment">// Return Value:</span>
01851 <span class="comment">//</span>
01852 <span class="comment">//    None.</span>
01853 <span class="comment">//</span>
01854 <span class="comment">//--</span>
01855 
<a name="l01856"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a153">01856</a> <span class="preprocessor">#define MI_NO_FAULT_FOUND(TEMP,PPTE,VA,PFNHELD)    \</span>
01857 <span class="preprocessor">            if (StoreInstruction &amp;&amp; ((PPTE)-&gt;u.Hard.Dirty == MM_PTE_CLEAN)) {  \</span>
01858 <span class="preprocessor">                MiSetDirtyBit ((VA),(PPTE),(PFNHELD));     \</span>
01859 <span class="preprocessor">            } else {                        \</span>
01860 <span class="preprocessor">                KeFillEntryTb ((PHARDWARE_PTE)PPTE, VA, FALSE);   \</span>
01861 <span class="preprocessor">            }</span>
01862 <span class="preprocessor"></span><span class="comment">//            KeFillEntryTb((PHARDWARE_PTE)(MiGetPdeAddress(VA)),(PVOID)PPTE,FALSE);</span>
01863             <span class="comment">//</span>
01864             <span class="comment">// If the PTE was already valid, assume that the PTE</span>
01865             <span class="comment">// in the TB is stall and just reload the PTE.</span>
01866             <span class="comment">//</span>
01867 
01868 
01869 <span class="comment">//++</span>
01870 <span class="comment">//ULONG</span>
01871 <span class="comment">//MI_CAPTURE_DIRTY_BIT_TO_PFN (</span>
01872 <span class="comment">//    IN PMMPTE PPTE,</span>
01873 <span class="comment">//    IN PMMPFN PPFN</span>
01874 <span class="comment">//    );</span>
01875 <span class="comment">//</span>
01876 <span class="comment">// Routine Description:</span>
01877 <span class="comment">//</span>
01878 <span class="comment">//    This macro gets captures the state of the dirty bit to the PFN</span>
01879 <span class="comment">//    and frees any associated page file space if the PTE has been</span>
01880 <span class="comment">//    modified element.</span>
01881 <span class="comment">//</span>
01882 <span class="comment">//    NOTE - THE PFN LOCK MUST BE HELD!</span>
01883 <span class="comment">//</span>
01884 <span class="comment">// Argments</span>
01885 <span class="comment">//</span>
01886 <span class="comment">//    PPTE - Supplies the PTE to operate upon.</span>
01887 <span class="comment">//</span>
01888 <span class="comment">//    PPFN - Supplies a pointer to the PFN database element that corresponds</span>
01889 <span class="comment">//           to the page mapped by the PTE.</span>
01890 <span class="comment">//</span>
01891 <span class="comment">// Return Value:</span>
01892 <span class="comment">//</span>
01893 <span class="comment">//    None.</span>
01894 <span class="comment">//</span>
01895 <span class="comment">//--</span>
01896 
<a name="l01897"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a154">01897</a> <span class="preprocessor">#define MI_CAPTURE_DIRTY_BIT_TO_PFN(PPTE,PPFN) \</span>
01898 <span class="preprocessor">         if (((PPFN)-&gt;u3.e1.Modified == 0) &amp;&amp;       \</span>
01899 <span class="preprocessor">             ((PPTE)-&gt;u.Hard.Dirty == MM_PTE_DIRTY)) { \</span>
01900 <span class="preprocessor">             (PPFN)-&gt;u3.e1.Modified = 1;  \</span>
01901 <span class="preprocessor">             if (((PPFN)-&gt;OriginalPte.u.Soft.Prototype == 0) &amp;&amp;     \</span>
01902 <span class="preprocessor">                          ((PPFN)-&gt;u3.e1.WriteInProgress == 0)) {  \</span>
01903 <span class="preprocessor">                 MiReleasePageFileSpace ((PPFN)-&gt;OriginalPte);    \</span>
01904 <span class="preprocessor">                 (PPFN)-&gt;OriginalPte.u.Soft.PageFileHigh = 0;     \</span>
01905 <span class="preprocessor">             }                                                     \</span>
01906 <span class="preprocessor">         }</span>
01907 <span class="preprocessor"></span>
01908 
01909 
01910 <span class="comment">//++</span>
01911 <span class="comment">//BOOLEAN</span>
01912 <span class="comment">//MI_IS_PHYSICAL_ADDRESS (</span>
01913 <span class="comment">//    IN PVOID VA</span>
01914 <span class="comment">//    );</span>
01915 <span class="comment">//</span>
01916 <span class="comment">// Routine Description:</span>
01917 <span class="comment">//</span>
01918 <span class="comment">//    This macro deterines if a give virtual address is really a</span>
01919 <span class="comment">//    physical address.</span>
01920 <span class="comment">//</span>
01921 <span class="comment">// Argments</span>
01922 <span class="comment">//</span>
01923 <span class="comment">//    VA - Supplies the virtual address.</span>
01924 <span class="comment">//</span>
01925 <span class="comment">// Return Value:</span>
01926 <span class="comment">//</span>
01927 <span class="comment">//    FALSE if it is not a physical address, TRUE if it is.</span>
01928 <span class="comment">//</span>
01929 <span class="comment">//--</span>
01930 
<a name="l01931"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a155">01931</a> <span class="preprocessor">#define MI_IS_PHYSICAL_ADDRESS(Va) \</span>
01932 <span class="preprocessor">     (((ULONG)Va &gt;= KSEG0_BASE) &amp;&amp; ((ULONG)Va &lt; KSEG2_BASE))</span>
01933 <span class="preprocessor"></span>
01934 
01935 
01936 
01937 <span class="comment">//++</span>
01938 <span class="comment">//ULONG</span>
01939 <span class="comment">//MI_CONVERT_PHYSICAL_TO_PFN (</span>
01940 <span class="comment">//    IN PVOID VA</span>
01941 <span class="comment">//    );</span>
01942 <span class="comment">//</span>
01943 <span class="comment">// Routine Description:</span>
01944 <span class="comment">//</span>
01945 <span class="comment">//    This macro converts a physical address (see MI_IS_PHYSICAL_ADDRESS)</span>
01946 <span class="comment">//    to its corresponding physical frame number.</span>
01947 <span class="comment">//</span>
01948 <span class="comment">// Argments</span>
01949 <span class="comment">//</span>
01950 <span class="comment">//    VA - Supplies a pointer to the physical address.</span>
01951 <span class="comment">//</span>
01952 <span class="comment">// Return Value:</span>
01953 <span class="comment">//</span>
01954 <span class="comment">//    Returns the PFN for the page.</span>
01955 <span class="comment">//</span>
01956 <span class="comment">//--</span>
01957 
<a name="l01958"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a156">01958</a> <span class="preprocessor">#define MI_CONVERT_PHYSICAL_TO_PFN(Va)    (((ULONG)Va &lt;&lt; 3) &gt;&gt; 15)</span>
01959 <span class="preprocessor"></span>
01960 
01961 
01962 
01963 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d4/d1/struct__MMCOLOR__TABLES.html">_MMCOLOR_TABLES</a> {
01964     ULONG Flink;
01965     PVOID Blink;
01966 } <a class="code" href="../../d4/d1/struct__MMCOLOR__TABLES.html">MMCOLOR_TABLES</a>, *<a class="code" href="../../d4/d1/struct__MMCOLOR__TABLES.html">PMMCOLOR_TABLES</a>;
01967 
01968 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d1/d4/struct__MMPRIMARY__COLOR__TABLES.html">_MMPRIMARY_COLOR_TABLES</a> {
01969     LIST_ENTRY ListHead;
01970 } <a class="code" href="../../d1/d4/struct__MMPRIMARY__COLOR__TABLES.html">MMPRIMARY_COLOR_TABLES</a>, *<a class="code" href="../../d1/d4/struct__MMPRIMARY__COLOR__TABLES.html">PMMPRIMARY_COLOR_TABLES</a>;
01971 
01972 
01973 <span class="preprocessor">#if MM_MAXIMUM_NUMBER_OF_COLORS &gt; 1</span>
<a name="l01974"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a162">01974</a> <span class="preprocessor"></span><span class="keyword">extern</span> <a class="code" href="../../d0/d4/struct__MMPFNLIST.html">MMPFNLIST</a> <a class="code" href="../../d5/d2/datamips_8c.html#a9">MmFreePagesByPrimaryColor</a>[2][<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a55">MM_MAXIMUM_NUMBER_OF_COLORS</a>];
01975 <span class="preprocessor">#endif</span>
01976 <span class="preprocessor"></span>
<a name="l01977"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a163">01977</a> <span class="keyword">extern</span> <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a203">PMMCOLOR_TABLES</a> <a class="code" href="../../d4/d2/datalpha_8c.html#a20">MmFreePagesByColor</a>[2];
01978 
<a name="l01979"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a164">01979</a> <span class="keyword">extern</span> ULONG <a class="code" href="../../d4/d2/datalpha_8c.html#a23">MmTotalPagesForPagingFile</a>;
01980 
01981 <span class="comment">//</span>
01982 <span class="comment">// The hardware PTE is defined in ../inc/mips.h</span>
01983 <span class="comment">//</span>
01984 
01985 <span class="comment">//</span>
01986 <span class="comment">// Invalid PTEs have the following defintion.</span>
01987 <span class="comment">//</span>
01988 
01989 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html">_MMPTE_SOFTWARE</a> {
<a name="l01990"></a><a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html#o14">01990</a>     ULONG <a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html#o14">Global</a> : 1;
01991     ULONG <a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html#o0">Valid</a> : 1;
01992     ULONG <a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html#o1">Prototype</a> : 1;
01993     ULONG <a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html#o3">Protection</a> : 5;
01994     ULONG <a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html#o2">Transition</a> : 1;
01995     ULONG <a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html#o4">PageFileLow</a> : 3;
01996     ULONG <a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html#o5">PageFileHigh</a> : 20;
01997 } <a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html">MMPTE_SOFTWARE</a>;
01998 
01999 
02000 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html">_MMPTE_TRANSITION</a> {
<a name="l02001"></a><a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html#o18">02001</a>     ULONG <a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html#o18">Global</a> : 1;
02002     ULONG <a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html#o0">Valid</a> : 1;
02003     ULONG <a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html#o1">Prototype</a> : 1;
02004     ULONG <a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html#o3">Protection</a> : 5;
02005     ULONG <a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html#o2">Transition</a> : 1;
02006     ULONG <a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html#o5">PageFrameNumber</a> : 23;
02007 } <a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html">MMPTE_TRANSITION</a>;
02008 
02009 
02010 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html">_MMPTE_PROTOTYPE</a> {
<a name="l02011"></a><a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html#o16">02011</a>     ULONG <a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html#o16">Global</a> : 1;
02012     ULONG <a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html#o0">Valid</a> : 1;
02013     ULONG <a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html#o1">Prototype</a> : 1;
02014     ULONG <a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html#o11">ProtoAddressLow</a> : 6;
02015     ULONG <a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html#o13">ProtoAddressHigh</a> : 22;
02016     ULONG <a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html#o2">ReadOnly</a> : 1;
02017 } <a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html">MMPTE_PROTOTYPE</a>;
02018 
02019 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html">_MMPTE_SUBSECTION</a> {
<a name="l02020"></a><a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html#o2">02020</a>     ULONG <a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html#o2">WhichPool</a> : 1;
02021     ULONG <a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html#o0">Valid</a> : 1;
02022     ULONG <a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html#o1">Prototype</a> : 1;
02023     ULONG <a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html#o3">Protection</a> : 5;
02024     ULONG <a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html#o11">SubsectionAddressLow</a> : 4;
02025     ULONG <a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html#o12">SubsectionAddressHigh</a> : 20;
02026 } <a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html">MMPTE_SUBSECTION</a>;
02027 
02028 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d2/d5/struct__MMPTE__LIST.html">_MMPTE_LIST</a> {
<a name="l02029"></a><a class="code" href="../../d2/d5/struct__MMPTE__LIST.html#o13">02029</a>     ULONG <a class="code" href="../../d2/d5/struct__MMPTE__LIST.html#o13">filler01</a> : 1;
02030     ULONG <a class="code" href="../../d2/d5/struct__MMPTE__LIST.html#o0">Valid</a> : 1;
<a name="l02031"></a><a class="code" href="../../d2/d5/struct__MMPTE__LIST.html#o14">02031</a>     ULONG <a class="code" href="../../d2/d5/struct__MMPTE__LIST.html#o14">filler0</a> : 9;
02032     ULONG <a class="code" href="../../d2/d5/struct__MMPTE__LIST.html#o2">OneEntry</a> : 1;
02033     ULONG <a class="code" href="../../d2/d5/struct__MMPTE__LIST.html#o4">NextEntry</a> : 20;
02034 } <a class="code" href="../../d2/d5/struct__MMPTE__LIST.html">MMPTE_LIST</a>;
02035 
02036 
02037 <span class="comment">// typedef struct _HARDWARE_PTE {</span>
02038 <span class="comment">//     ULONG Global : 1;</span>
02039 <span class="comment">//     ULONG Valid : 1;</span>
02040 <span class="comment">//     ULONG Dirty : 1;</span>
02041 <span class="comment">//     ULONG CachePolicy : 3;</span>
02042 <span class="comment">//     ULONG PageFrameNumber : 24;</span>
02043 <span class="comment">//     ULONG Write : 1;</span>
02044 <span class="comment">//     ULONG CopyOnWrite : 1;</span>
02045 <span class="comment">// } HARDWARE_PTE, *PHARDWARE_PTE;</span>
02046 
02047 
02048 <span class="comment">//</span>
02049 <span class="comment">// A Page Table Entry on a MIPS R4000 has the following definition.</span>
02050 <span class="comment">//</span>
02051 
02052 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d2/d4/struct__MMPTE.html">_MMPTE</a> {
02053     <span class="keyword">union  </span>{
02054         ULONG Long;
02055         HARDWARE_PTE Hard;
02056         HARDWARE_PTE Flush;
02057         <a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html">MMPTE_PROTOTYPE</a> Proto;
02058         <a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html">MMPTE_SOFTWARE</a> Soft;
02059         <a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html">MMPTE_TRANSITION</a> Trans;
02060         <a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html">MMPTE_SUBSECTION</a> Subsect;
02061         <a class="code" href="../../d2/d5/struct__MMPTE__LIST.html">MMPTE_LIST</a> List;
02062         } <a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>;
02063 } <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a>;
02064 
<a name="l02065"></a><a class="code" href="../../d0/d0/mir4000_8h.html#a171">02065</a> <span class="keyword">typedef</span> <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a> *<a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a>;
</div></pre><hr size="1"><address style="align: right;"><small>Generated on Sat May 15 19:40:48 2004 for test by
<a href="http://www.doxygen.org/index.html">
<img src="../../doxygen.png" alt="doxygen" align="middle" border=0 ></a> 1.3.7 </small></address>
</body>
</html>
