Command: /home/users14/ad477306/Verilog/Lab1/./simv -l Lab1.log
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-9_Full64; Runtime version N-2017.12-SP2-9_Full64;  Feb  1 22:03 2023
VCD+ Writer N-2017.12-SP2-9_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
                   0 OUT= x A= 1 B= 1 C= 1 D= 1 SEL0= x SEL1= x
                  10 OUT= 0 A= 0 B= 1 C= 0 D= 1 SEL0= 0 SEL1= 0
                  30 OUT= 1 A= 0 B= 1 C= 0 D= 1 SEL0= 0 SEL1= 1
                  50 OUT= 0 A= 0 B= 1 C= 0 D= 1 SEL0= 1 SEL1= 0
                  70 OUT= 1 A= 0 B= 1 C= 0 D= 1 SEL0= 1 SEL1= 1
                  80 OUT= 1 A= 1 B= 0 C= 1 D= 0 SEL0= 0 SEL1= 0
                 100 OUT= 0 A= 1 B= 0 C= 1 D= 0 SEL0= 0 SEL1= 1
                 120 OUT= 1 A= 1 B= 0 C= 1 D= 0 SEL0= 1 SEL1= 0
                 140 OUT= 0 A= 1 B= 0 C= 1 D= 0 SEL0= 1 SEL1= 1
                 150 OUT= x A= 1 B= 0 C= 1 D= 0 SEL0= z SEL1= z
                 170 OUT= 1 A= 1 B= 0 C= 1 D= 0 SEL0= 0 SEL1= 0
                 190 OUT= 0 A= 1 B= 0 C= 1 D= 0 SEL0= 0 SEL1= 1
                 210 OUT= 1 A= 1 B= 0 C= 1 D= 0 SEL0= 1 SEL1= 0
                 230 OUT= 0 A= 1 B= 0 C= 1 D= 0 SEL0= 1 SEL1= 1
$finish called from file "mux4_1_tb.v", line 27.
$finish at simulation time                  250
           V C S   S i m u l a t i o n   R e p o r t 
Time: 250 ns
CPU Time:      0.220 seconds;       Data structure size:   0.0Mb
Wed Feb  1 22:03:28 2023
