;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV <512, @500
	SUB @121, 106
	MOV <-612, @500
	JMP -51, @-50
	JMP -51, @-50
	SUB #121, <705
	ADD <-3, 0
	ADD <-3, 0
	ADD 270, 60
	SUB @120, 176
	MOV <512, @500
	ADD 270, 60
	ADD 270, 60
	SUB <-3, 0
	SUB 0, 113
	SUB <-3, 0
	SUB <-3, 0
	SUB <-3, 0
	DJN @-30, 9
	SUB -207, <-120
	SUB @121, 106
	SLT -81, -50
	MOV <-800, <-20
	MOV -1, <-20
	JMP -51, @-50
	SLT @-801, <-20
	ADD 270, 60
	MOV -1, <-20
	MOV -7, <-20
	SPL 100
	MOV -1, <-20
	CMP 227, @-170
	SUB @-127, 100
	JMP @-800, @-20
	SUB <-3, 0
	MOV @121, 106
	SUB @121, 122
	MOV -7, <-20
	JMP 215, 50
	MOV -1, <-20
	CMP -207, <-120
	JMP -51, @-50
	SUB -207, <-120
	MOV <512, @500
	SPL 0, <-2
	MOV -1, <-20
	DJN -1, @-20
