vhdl work "clk_4Mhz.vhd"
verilog work "FPGA_top.v"
