# Reading pref.tcl
# do Lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Jorra/Documents/Coding\ Practice/School/EECS3201/Lab\ 5 {C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Lab 5/test2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:36:35 on Nov 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Lab 5" C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Lab 5/test2.v 
# -- Compiling module test2
# 
# Top level modules:
# 	test2
# End time: 20:36:35 on Nov 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Lab 5/test2_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:37:01 on Nov 26,2021
# vlog -reportprogress 300 -work work C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Lab 5/test2_tb.v 
# -- Compiling module test2_tb
# 
# Top level modules:
# 	test2_tb
# End time: 20:37:01 on Nov 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.test2_tb
# vsim -gui -l msim_transcript work.test2_tb 
# Start time: 20:37:11 on Nov 26,2021
# Loading work.test2_tb
# Loading work.test2
add wave -position insertpoint  \
sim:/test2_tb/r \
sim:/test2_tb/clk \
sim:/test2_tb/a
run -all
# All outputs are zero
# All outputs are zero
# All outputs are zero
# ** Note: $stop    : C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Lab 5/test2_tb.v(44)
#    Time: 600 ns  Iteration: 0  Instance: /test2_tb
# Break in Module test2_tb at C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Lab 5/test2_tb.v line 44
# End time: 20:40:25 on Nov 26,2021, Elapsed time: 0:03:14
# Errors: 0, Warnings: 0
