<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<title>PDK API Guide for J721S2: PMIC Interrupt Driver API.</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PDK API Guide for J721S2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__DRV__PMIC__IRQ__MODULE.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">PMIC Interrupt Driver API.<div class="ingroups"><a class="el" href="group__DRV__PMIC__MODULE.html">PMIC Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<p>This module explains about PMIC Interrupt driver parameters and API usage. PMIC Interrupt Driver module covers all Interrupt feature APIs, which includes Get/clear Interrupt status, extract the Interrupt status as per Interrupt hierarchy, masking/unmasking of all Interrupts and a separate API for GPIO Interrupt masking/unmasking.</p>
<p>Supported PMIC devices for Interrupt Module:</p><ol type="1">
<li>TPS6594x (Leo PMIC Device).</li>
<li>LP8764x (Hera PMIC Device). </li>
</ol>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:pmic__irq_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmic__irq_8h.html">pmic_irq.h</a></td></tr>
<tr class="memdesc:pmic__irq_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMIC IRQ Driver API/interface file. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:pmic__irq__tps6594x_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmic__irq__tps6594x_8h.html">pmic_irq_tps6594x.h</a></td></tr>
<tr class="memdesc:pmic__irq__tps6594x_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPS6594x LEO PMIC IRQ Driver API/interface file. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:pmic__irq__lp8764x_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmic__irq__lp8764x_8h.html">pmic_irq_lp8764x.h</a></td></tr>
<tr class="memdesc:pmic__irq__lp8764x_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">LP8764x Hera PMIC IRQ Driver API/interface file. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPmic__IrqStatus__t.html">Pmic_IrqStatus_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMIC Interrupt status object structure.  <a href="structPmic__IrqStatus__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaea5c9294fe76d7a7265a77617e17eaa0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaea5c9294fe76d7a7265a77617e17eaa0">Pmic_irqGetErrStatus</a> (<a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *pPmicCoreHandle, <a class="el" href="structPmic__IrqStatus__t.html">Pmic_IrqStatus_t</a> *pErrStat, const bool clearIRQ)</td></tr>
<tr class="memdesc:gaea5c9294fe76d7a7265a77617e17eaa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to read Error status.  <a href="#gaea5c9294fe76d7a7265a77617e17eaa0">More...</a><br /></td></tr>
<tr class="separator:gaea5c9294fe76d7a7265a77617e17eaa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f8a1baeb53e58bfae564b9ceeab4c5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga92f8a1baeb53e58bfae564b9ceeab4c5">Pmic_irqClrErrStatus</a> (<a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *pPmicCoreHandle, const uint8_t irqNum)</td></tr>
<tr class="memdesc:ga92f8a1baeb53e58bfae564b9ceeab4c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to clear Error status.  <a href="#ga92f8a1baeb53e58bfae564b9ceeab4c5">More...</a><br /></td></tr>
<tr class="separator:ga92f8a1baeb53e58bfae564b9ceeab4c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea18bf8a24da019dfe259ae1b448107d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaea18bf8a24da019dfe259ae1b448107d">Pmic_irqMaskIntr</a> (<a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *pPmicCoreHandle, const uint8_t irqNum, const bool mask)</td></tr>
<tr class="memdesc:gaea18bf8a24da019dfe259ae1b448107d"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to mask/unmask interrupts.  <a href="#gaea18bf8a24da019dfe259ae1b448107d">More...</a><br /></td></tr>
<tr class="separator:gaea18bf8a24da019dfe259ae1b448107d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574bcba565a4ff89a81a0ec435373ce2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga574bcba565a4ff89a81a0ec435373ce2">Pmic_getNextErrorStatus</a> (const <a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *pPmicCoreHandle, <a class="el" href="structPmic__IrqStatus__t.html">Pmic_IrqStatus_t</a> *pErrStat, uint8_t *pIrqNum)</td></tr>
<tr class="memdesc:ga574bcba565a4ff89a81a0ec435373ce2"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to extract each Error status.  <a href="#ga574bcba565a4ff89a81a0ec435373ce2">More...</a><br /></td></tr>
<tr class="separator:ga574bcba565a4ff89a81a0ec435373ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a472385717b8c9c892a1fad074f8d46"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga4a472385717b8c9c892a1fad074f8d46">Pmic_irqGpioMaskIntr</a> (<a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *pPmicCoreHandle, const uint8_t irqGpioNum, const bool mask, const uint8_t gpioIntrType)</td></tr>
<tr class="memdesc:ga4a472385717b8c9c892a1fad074f8d46"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to mask/unmask GPIO interrupts.  <a href="#ga4a472385717b8c9c892a1fad074f8d46">More...</a><br /></td></tr>
<tr class="separator:ga4a472385717b8c9c892a1fad074f8d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03e956ad7b092de4494b1158fe003670"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga03e956ad7b092de4494b1158fe003670">Pmic_irqGetMaskIntrStatus</a> (<a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *pPmicCoreHandle, const uint8_t irqNum, bool *pMaskStatus)</td></tr>
<tr class="memdesc:ga03e956ad7b092de4494b1158fe003670"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to read the status of PMIC interrupts is masked or not.  <a href="#ga03e956ad7b092de4494b1158fe003670">More...</a><br /></td></tr>
<tr class="separator:ga03e956ad7b092de4494b1158fe003670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bbf5beff5e8c16b0a0668f9c3abf028"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga6bbf5beff5e8c16b0a0668f9c3abf028">Pmic_irqGetGpioMaskIntr</a> (<a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *pPmicCoreHandle, const uint8_t irqGpioNum, const uint8_t gpioIntrType, bool *pRiseIntrMaskStat, bool *pFallIntrMaskStat)</td></tr>
<tr class="memdesc:ga6bbf5beff5e8c16b0a0668f9c3abf028"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to read the status of PMIC GPIO interrupts is masked or not.  <a href="#ga6bbf5beff5e8c16b0a0668f9c3abf028">More...</a><br /></td></tr>
<tr class="separator:ga6bbf5beff5e8c16b0a0668f9c3abf028"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC GPIO Interrupt Mask values</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcc3c12f7cda5346ea9dfd31286c53e9a"></a><a class="anchor" id="Pmic_IrqGpioNum"></a></p>
</td></tr>
<tr class="memitem:gaf0bbcd58cfee645487f11206f69eb78d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaf0bbcd58cfee645487f11206f69eb78d">PMIC_IRQ_GPIO_ALL_INT_MASK_NUM</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaf0bbcd58cfee645487f11206f69eb78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC IRQ flag for all Interrupts</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6bd1a904d8ba9a5da4c4e894fb4e500b"></a><a class="anchor" id="Pmic_IrqNum"></a></p>
</td></tr>
<tr class="memitem:ga8942590d00b228828390b28d9dc87dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga8942590d00b228828390b28d9dc87dd8">PMIC_IRQ_ALL</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:ga8942590d00b228828390b28d9dc87dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC IRQ Clear flags</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc6cb807a53fa4a08062a89ed5163bc71"></a><a class="anchor" id="Pmic_IrqClearFlag"></a></p>
</td></tr>
<tr class="memitem:ga62ea1a5d9c97300e930d2f341fbfedb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga62ea1a5d9c97300e930d2f341fbfedb6">PMIC_IRQ_CLEAR_NONE</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga62ea1a5d9c97300e930d2f341fbfedb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152db67ced8e1c27970665008e2ca5ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga152db67ced8e1c27970665008e2ca5ea">PMIC_IRQ_CLEAR</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga152db67ced8e1c27970665008e2ca5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC IRQ Mask flag</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3428981abd3af97c60c4f5b0c9d540a8"></a><a class="anchor" id="Pmic_IrqMaskFlag"></a></p>
</td></tr>
<tr class="memitem:gac4d4b6dfe7e062b775292badcbf05164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gac4d4b6dfe7e062b775292badcbf05164">PMIC_IRQ_UNMASK</a>&#160;&#160;&#160;(bool)false</td></tr>
<tr class="separator:gac4d4b6dfe7e062b775292badcbf05164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddcc3240ab1d7ae9067a53699f676fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga1ddcc3240ab1d7ae9067a53699f676fe">PMIC_IRQ_MASK</a>&#160;&#160;&#160;(bool)true</td></tr>
<tr class="separator:ga1ddcc3240ab1d7ae9067a53699f676fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC IRQ GPIO Interrupt type</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb9b1e17babe6f381313710ef7df50713"></a><a class="anchor" id="Pmic_IrqGpioIntrType"></a></p>
</td></tr>
<tr class="memitem:ga225f03d5bb6eef15debe103c1b5ecf3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga225f03d5bb6eef15debe103c1b5ecf3e">PMIC_IRQ_GPIO_FALL_INT_TYPE</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="separator:ga225f03d5bb6eef15debe103c1b5ecf3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c80e8ac5d9a557787594cb0259d1d4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga4c80e8ac5d9a557787594cb0259d1d4b">PMIC_IRQ_GPIO_RISE_INT_TYPE</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga4c80e8ac5d9a557787594cb0259d1d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd1d90c48fff26e468fdc1dc821b04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gadfd1d90c48fff26e468fdc1dc821b04d">PMIC_IRQ_GPIO_RISE_FALL_INT_TYPE</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gadfd1d90c48fff26e468fdc1dc821b04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC IRQ Interrupt values for tps6594x LEO PMIC device</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp15a83e8bf6289fccca4b6f7fe2c99659"></a><a class="anchor" id="Pmic_tps6594x_IrqNum"></a></p>
</td></tr>
<tr class="memitem:gae9276e11a3fc7b2b1ceee1bd5e34986f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gae9276e11a3fc7b2b1ceee1bd5e34986f">PMIC_TPS6594X_WD_RST_INT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae9276e11a3fc7b2b1ceee1bd5e34986f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga679dbc411d55b759b2fb0a78fe888933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga679dbc411d55b759b2fb0a78fe888933">PMIC_TPS6594X_WD_FAIL_INT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga679dbc411d55b759b2fb0a78fe888933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb969712d08db1a8e18ab102e3ec071c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gacb969712d08db1a8e18ab102e3ec071c">PMIC_TPS6594X_WD_LONGWIN_TIMEOUT_INT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gacb969712d08db1a8e18ab102e3ec071c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a0132073ea3cac3c6a8464399cd372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaf7a0132073ea3cac3c6a8464399cd372">PMIC_TPS6594X_ESM_MCU_RST_INT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf7a0132073ea3cac3c6a8464399cd372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad597f1dafab7028b3a567e42b3a44392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gad597f1dafab7028b3a567e42b3a44392">PMIC_TPS6594X_ESM_MCU_FAIL_INT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gad597f1dafab7028b3a567e42b3a44392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1361695fa2a64e6f98ac89d4047abbdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga1361695fa2a64e6f98ac89d4047abbdb">PMIC_TPS6594X_ESM_MCU_PIN_INT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga1361695fa2a64e6f98ac89d4047abbdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9b101ef550e7dcd237a0ee62ee34fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga8b9b101ef550e7dcd237a0ee62ee34fd">PMIC_TPS6594X_ESM_SOC_RST_INT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga8b9b101ef550e7dcd237a0ee62ee34fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87cd900a56d5b62a8cc9e218f5d095e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga87cd900a56d5b62a8cc9e218f5d095e3">PMIC_TPS6594X_ESM_SOC_FAIL_INT</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga87cd900a56d5b62a8cc9e218f5d095e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172a8072c0cfd5d828d7df0f824d07b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga172a8072c0cfd5d828d7df0f824d07b6">PMIC_TPS6594X_ESM_SOC_PIN_INT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga172a8072c0cfd5d828d7df0f824d07b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72b3f07e55d6083515a26e9d45a9520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gab72b3f07e55d6083515a26e9d45a9520">PMIC_TPS6594X_NRSTOUT_SOC_READBACK_INT</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab72b3f07e55d6083515a26e9d45a9520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d3252ee2b8423b47bc97fec3d100b8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga9d3252ee2b8423b47bc97fec3d100b8e">PMIC_TPS6594X_EN_DRV_READBACK_INT</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga9d3252ee2b8423b47bc97fec3d100b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d44a7a0c7e1934a129c9f92a1f07832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga6d44a7a0c7e1934a129c9f92a1f07832">PMIC_TPS6594X_I2C2_ADR_ERR_INT</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga6d44a7a0c7e1934a129c9f92a1f07832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163bd6e82eace95e20d9a425e18e8b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga163bd6e82eace95e20d9a425e18e8b3b">PMIC_TPS6594X_I2C2_CRC_ERR_INT</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga163bd6e82eace95e20d9a425e18e8b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa8385258c737979660b5618f326c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaefa8385258c737979660b5618f326c14">PMIC_TPS6594X_COMM_ADR_ERR_INT</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaefa8385258c737979660b5618f326c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa76adee7fdd5e7ec4ad6e6f436988d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaa76adee7fdd5e7ec4ad6e6f436988d6b">PMIC_TPS6594X_COMM_CRC_ERR_INT</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaa76adee7fdd5e7ec4ad6e6f436988d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5244ff42686a6c9d54018567bbb56447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga5244ff42686a6c9d54018567bbb56447">PMIC_TPS6594X_COMM_FRM_ERR_INT</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga5244ff42686a6c9d54018567bbb56447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d7d2fe23028c98ee38c66766d36c9a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga0d7d2fe23028c98ee38c66766d36c9a9">PMIC_TPS6594X_SOC_PWR_ERR_INT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga0d7d2fe23028c98ee38c66766d36c9a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265f90d67c5f95e88a0c0c7583edc640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga265f90d67c5f95e88a0c0c7583edc640">PMIC_TPS6594X_MCU_PWR_ERR_INT</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga265f90d67c5f95e88a0c0c7583edc640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8785f8c73822eac26873055dbb9b846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gac8785f8c73822eac26873055dbb9b846">PMIC_TPS6594X_ORD_SHUTDOWN_INT</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gac8785f8c73822eac26873055dbb9b846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad11c1a6302cf61effd12fca9c4fa0b1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gad11c1a6302cf61effd12fca9c4fa0b1c">PMIC_TPS6594X_IMM_SHUTOWN_INT</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gad11c1a6302cf61effd12fca9c4fa0b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae13d824f77f7b7f3efda9d50acb42dc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gae13d824f77f7b7f3efda9d50acb42dc3">PMIC_TPS6594X_PFSM_ERR_INT</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gae13d824f77f7b7f3efda9d50acb42dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693fca15d05420566792c350b3136300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga693fca15d05420566792c350b3136300">PMIC_TPS6594X_VCCA_OVP_INT</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga693fca15d05420566792c350b3136300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a1e88bffa6b22fef23e042c1eb6ce9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga4a1e88bffa6b22fef23e042c1eb6ce9d">PMIC_TPS6594X_TSD_IMM_INT</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga4a1e88bffa6b22fef23e042c1eb6ce9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd21e088ab9e7790d908a0da00ac02a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaebd21e088ab9e7790d908a0da00ac02a">PMIC_TPS6594X_NRSTOUT_READBACK_INT</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gaebd21e088ab9e7790d908a0da00ac02a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc990af2cd0c25a3537f46df1742fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga6bc990af2cd0c25a3537f46df1742fd3">PMIC_TPS6594X_NINT_READBACK_INT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga6bc990af2cd0c25a3537f46df1742fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c5a90f5b2a41bc672a88986ab8b598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga37c5a90f5b2a41bc672a88986ab8b598">PMIC_TPS6594X_NPWRON_LONG_INT</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga37c5a90f5b2a41bc672a88986ab8b598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703a03003589e8fbd8f94376718016a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga703a03003589e8fbd8f94376718016a4">PMIC_TPS6594X_SPMI_ERR_INT</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga703a03003589e8fbd8f94376718016a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b5f8245070ed7829f95c4a13ef8e2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga79b5f8245070ed7829f95c4a13ef8e2a">PMIC_TPS6594X_RECOV_CNT_INT</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga79b5f8245070ed7829f95c4a13ef8e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83548568e14f5976b2b77011d5079470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga83548568e14f5976b2b77011d5079470">PMIC_TPS6594X_REG_CRC_ERR_INT</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga83548568e14f5976b2b77011d5079470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c7ebc7b06fe812737e30b3eab415064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga1c7ebc7b06fe812737e30b3eab415064">PMIC_TPS6594X_BIST_FAIL_INT</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga1c7ebc7b06fe812737e30b3eab415064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5766313a6abefc8046eceb379b4e4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gafb5766313a6abefc8046eceb379b4e4f">PMIC_TPS6594X_TSD_ORD_INT</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gafb5766313a6abefc8046eceb379b4e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga834d18ce6af9cda287cc9cf27a116013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga834d18ce6af9cda287cc9cf27a116013">PMIC_TPS6594X_TWARN_INT</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga834d18ce6af9cda287cc9cf27a116013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d122afca55d194abbca1e10e310276f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga7d122afca55d194abbca1e10e310276f">PMIC_TPS6594X_EXT_CLK_INT</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:ga7d122afca55d194abbca1e10e310276f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff402f0e6d46f5030177b85caaaee4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gadff402f0e6d46f5030177b85caaaee4d">PMIC_TPS6594X_BIST_PASS_INT</a>&#160;&#160;&#160;(33U)</td></tr>
<tr class="separator:gadff402f0e6d46f5030177b85caaaee4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1c56bd2cdf9e9448c9b85f4f2e3b52d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gac1c56bd2cdf9e9448c9b85f4f2e3b52d">PMIC_TPS6594X_FSD_INT</a>&#160;&#160;&#160;(34U)</td></tr>
<tr class="separator:gac1c56bd2cdf9e9448c9b85f4f2e3b52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172652086396aea8655d1261e9cb7414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga172652086396aea8655d1261e9cb7414">PMIC_TPS6594X_RTC_ALARM_INT</a>&#160;&#160;&#160;(35U)</td></tr>
<tr class="separator:ga172652086396aea8655d1261e9cb7414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga637bd9a0b7c4b6e9f61b02e65cdd5480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga637bd9a0b7c4b6e9f61b02e65cdd5480">PMIC_TPS6594X_RTC_TIMER_INT</a>&#160;&#160;&#160;(36U)</td></tr>
<tr class="separator:ga637bd9a0b7c4b6e9f61b02e65cdd5480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2286c91174065ea7edb173af8fec6343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga2286c91174065ea7edb173af8fec6343">PMIC_TPS6594X_ENABLE_INT</a>&#160;&#160;&#160;(37U)</td></tr>
<tr class="separator:ga2286c91174065ea7edb173af8fec6343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c78b6f86e93189de4a22d18dca685c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga71c78b6f86e93189de4a22d18dca685c">PMIC_TPS6594X_NPWRON_START_INT</a>&#160;&#160;&#160;(38U)</td></tr>
<tr class="separator:ga71c78b6f86e93189de4a22d18dca685c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03b8178f3ba11bca14ed5767b80e9e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga03b8178f3ba11bca14ed5767b80e9e8b">PMIC_TPS6594X_GPIO8_INT</a>&#160;&#160;&#160;(39U)</td></tr>
<tr class="separator:ga03b8178f3ba11bca14ed5767b80e9e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089f1adb193f97622eba87396e8065da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga089f1adb193f97622eba87396e8065da">PMIC_TPS6594X_GPIO7_INT</a>&#160;&#160;&#160;(40U)</td></tr>
<tr class="separator:ga089f1adb193f97622eba87396e8065da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea595c088d50e56f5da88d8738e8d4e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaea595c088d50e56f5da88d8738e8d4e8">PMIC_TPS6594X_GPIO6_INT</a>&#160;&#160;&#160;(41U)</td></tr>
<tr class="separator:gaea595c088d50e56f5da88d8738e8d4e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19db23aa6c8deb593a6d6e4a5c5b26d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga19db23aa6c8deb593a6d6e4a5c5b26d7">PMIC_TPS6594X_GPIO5_INT</a>&#160;&#160;&#160;(42U)</td></tr>
<tr class="separator:ga19db23aa6c8deb593a6d6e4a5c5b26d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga651285da0b5003f5949c300d26236a65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga651285da0b5003f5949c300d26236a65">PMIC_TPS6594X_GPIO4_INT</a>&#160;&#160;&#160;(43U)</td></tr>
<tr class="separator:ga651285da0b5003f5949c300d26236a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e749ed1bc0f30f3a14dad683c8a1645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga9e749ed1bc0f30f3a14dad683c8a1645">PMIC_TPS6594X_GPIO3_INT</a>&#160;&#160;&#160;(44U)</td></tr>
<tr class="separator:ga9e749ed1bc0f30f3a14dad683c8a1645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga399393cb781b8951b1b27190e437c211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga399393cb781b8951b1b27190e437c211">PMIC_TPS6594X_GPIO2_INT</a>&#160;&#160;&#160;(45U)</td></tr>
<tr class="separator:ga399393cb781b8951b1b27190e437c211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5fcbbbc10afef9f442062d9b740d309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gab5fcbbbc10afef9f442062d9b740d309">PMIC_TPS6594X_GPIO1_INT</a>&#160;&#160;&#160;(46U)</td></tr>
<tr class="separator:gab5fcbbbc10afef9f442062d9b740d309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab756c27e1e9e9e9e326df11bf5f5d348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gab756c27e1e9e9e9e326df11bf5f5d348">PMIC_TPS6594X_GPIO11_INT</a>&#160;&#160;&#160;(47U)</td></tr>
<tr class="separator:gab756c27e1e9e9e9e326df11bf5f5d348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94aab6d977e4424178e87a9bd009ee53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga94aab6d977e4424178e87a9bd009ee53">PMIC_TPS6594X_GPIO10_INT</a>&#160;&#160;&#160;(48U)</td></tr>
<tr class="separator:ga94aab6d977e4424178e87a9bd009ee53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80bd9a5f80bf5326b758bfd6765b153f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga80bd9a5f80bf5326b758bfd6765b153f">PMIC_TPS6594X_GPIO9_INT</a>&#160;&#160;&#160;(49U)</td></tr>
<tr class="separator:ga80bd9a5f80bf5326b758bfd6765b153f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4781595a9fb854f8f05604a4c37ce59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gae4781595a9fb854f8f05604a4c37ce59">PMIC_TPS6594X_VCCA_UV_INT</a>&#160;&#160;&#160;(50U)</td></tr>
<tr class="separator:gae4781595a9fb854f8f05604a4c37ce59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87fb7e68d0279487b6854d719edd0aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga87fb7e68d0279487b6854d719edd0aac">PMIC_TPS6594X_VCCA_OV_INT</a>&#160;&#160;&#160;(51U)</td></tr>
<tr class="separator:ga87fb7e68d0279487b6854d719edd0aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10743e248544344229421447f4dd9410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga10743e248544344229421447f4dd9410">PMIC_TPS6594X_LDO4_ILIM_INT</a>&#160;&#160;&#160;(52U)</td></tr>
<tr class="separator:ga10743e248544344229421447f4dd9410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f1844b5e918c5f513a6cb5b9d96522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaa1f1844b5e918c5f513a6cb5b9d96522">PMIC_TPS6594X_LDO4_SC_INT</a>&#160;&#160;&#160;(53U)</td></tr>
<tr class="separator:gaa1f1844b5e918c5f513a6cb5b9d96522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff58d48656d8e834d9713e78e51a2eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaff58d48656d8e834d9713e78e51a2eb9">PMIC_TPS6594X_LDO4_UV_INT</a>&#160;&#160;&#160;(54U)</td></tr>
<tr class="separator:gaff58d48656d8e834d9713e78e51a2eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39be83e307162551d669782e8f5b283f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga39be83e307162551d669782e8f5b283f">PMIC_TPS6594X_LDO4_OV_INT</a>&#160;&#160;&#160;(55U)</td></tr>
<tr class="separator:ga39be83e307162551d669782e8f5b283f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae22ca1cbcf84a2171dd98296d04b53fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gae22ca1cbcf84a2171dd98296d04b53fb">PMIC_TPS6594X_LDO3_ILIM_INT</a>&#160;&#160;&#160;(56U)</td></tr>
<tr class="separator:gae22ca1cbcf84a2171dd98296d04b53fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6879474db61baf5c4245cc5727cf284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gac6879474db61baf5c4245cc5727cf284">PMIC_TPS6594X_LDO3_SC_INT</a>&#160;&#160;&#160;(57U)</td></tr>
<tr class="separator:gac6879474db61baf5c4245cc5727cf284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga992d9230d9038e1cda78b64309b1b9b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga992d9230d9038e1cda78b64309b1b9b7">PMIC_TPS6594X_LDO3_UV_INT</a>&#160;&#160;&#160;(58U)</td></tr>
<tr class="separator:ga992d9230d9038e1cda78b64309b1b9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1345751ae4f9c1298a693096625d5d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga1345751ae4f9c1298a693096625d5d13">PMIC_TPS6594X_LDO3_OV_INT</a>&#160;&#160;&#160;(59U)</td></tr>
<tr class="separator:ga1345751ae4f9c1298a693096625d5d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b81d1f159bed8cbdaafaf837b166d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga2b81d1f159bed8cbdaafaf837b166d8e">PMIC_TPS6594X_LDO2_ILIM_INT</a>&#160;&#160;&#160;(60U)</td></tr>
<tr class="separator:ga2b81d1f159bed8cbdaafaf837b166d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf919a7e3a89b24683a64c592c95cf592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaf919a7e3a89b24683a64c592c95cf592">PMIC_TPS6594X_LDO2_SC_INT</a>&#160;&#160;&#160;(61U)</td></tr>
<tr class="separator:gaf919a7e3a89b24683a64c592c95cf592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16272cf7bb832367dacd987c1f12b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gab16272cf7bb832367dacd987c1f12b89">PMIC_TPS6594X_LDO2_UV_INT</a>&#160;&#160;&#160;(62U)</td></tr>
<tr class="separator:gab16272cf7bb832367dacd987c1f12b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb20ba9eef89c47c15994473cbfdddcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gacb20ba9eef89c47c15994473cbfdddcf">PMIC_TPS6594X_LDO2_OV_INT</a>&#160;&#160;&#160;(63U)</td></tr>
<tr class="separator:gacb20ba9eef89c47c15994473cbfdddcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26dac157efabd17504864f539e106f54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga26dac157efabd17504864f539e106f54">PMIC_TPS6594X_LDO1_ILIM_INT</a>&#160;&#160;&#160;(64U)</td></tr>
<tr class="separator:ga26dac157efabd17504864f539e106f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab67841581254db0424dd9bae75a3fb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gab67841581254db0424dd9bae75a3fb91">PMIC_TPS6594X_LDO1_SC_INT</a>&#160;&#160;&#160;(65U)</td></tr>
<tr class="separator:gab67841581254db0424dd9bae75a3fb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50daadf522338ca32bb972bfe2b8f70e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga50daadf522338ca32bb972bfe2b8f70e">PMIC_TPS6594X_LDO1_UV_INT</a>&#160;&#160;&#160;(66U)</td></tr>
<tr class="separator:ga50daadf522338ca32bb972bfe2b8f70e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4688aabc569e8a0570cba9e20eb97923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga4688aabc569e8a0570cba9e20eb97923">PMIC_TPS6594X_LDO1_OV_INT</a>&#160;&#160;&#160;(67U)</td></tr>
<tr class="separator:ga4688aabc569e8a0570cba9e20eb97923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga509224a1e6e778bb9e5e14799d0c0862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga509224a1e6e778bb9e5e14799d0c0862">PMIC_TPS6594X_BUCK5_ILIM_INT</a>&#160;&#160;&#160;(68U)</td></tr>
<tr class="separator:ga509224a1e6e778bb9e5e14799d0c0862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a05ca2b92ef87e6b1cf8df63fa3c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga78a05ca2b92ef87e6b1cf8df63fa3c1c">PMIC_TPS6594X_BUCK5_SC_INT</a>&#160;&#160;&#160;(69U)</td></tr>
<tr class="separator:ga78a05ca2b92ef87e6b1cf8df63fa3c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa16b78af411746134e959b7f44065c45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaa16b78af411746134e959b7f44065c45">PMIC_TPS6594X_BUCK5_UV_INT</a>&#160;&#160;&#160;(70U)</td></tr>
<tr class="separator:gaa16b78af411746134e959b7f44065c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0322476e6ba7c3fbec3a97e881cb1506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga0322476e6ba7c3fbec3a97e881cb1506">PMIC_TPS6594X_BUCK5_OV_INT</a>&#160;&#160;&#160;(71U)</td></tr>
<tr class="separator:ga0322476e6ba7c3fbec3a97e881cb1506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3ed3d25fb24385bd4dde957f0edf62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga9f3ed3d25fb24385bd4dde957f0edf62">PMIC_TPS6594X_BUCK4_ILIM_INT</a>&#160;&#160;&#160;(72U)</td></tr>
<tr class="separator:ga9f3ed3d25fb24385bd4dde957f0edf62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9601a9a24476986dd252383923fe5535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga9601a9a24476986dd252383923fe5535">PMIC_TPS6594X_BUCK4_SC_INT</a>&#160;&#160;&#160;(73U)</td></tr>
<tr class="separator:ga9601a9a24476986dd252383923fe5535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga539413dc9484f55cb19d96a61e39e661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga539413dc9484f55cb19d96a61e39e661">PMIC_TPS6594X_BUCK4_UV_INT</a>&#160;&#160;&#160;(74U)</td></tr>
<tr class="separator:ga539413dc9484f55cb19d96a61e39e661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8aef58c07d84e699ae7f6d4e0a7acb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gae8aef58c07d84e699ae7f6d4e0a7acb2">PMIC_TPS6594X_BUCK4_OV_INT</a>&#160;&#160;&#160;(75U)</td></tr>
<tr class="separator:gae8aef58c07d84e699ae7f6d4e0a7acb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1575c69a745a911caf5863096e3f6535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga1575c69a745a911caf5863096e3f6535">PMIC_TPS6594X_BUCK3_ILIM_INT</a>&#160;&#160;&#160;(76U)</td></tr>
<tr class="separator:ga1575c69a745a911caf5863096e3f6535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456febddbdd64002a160fc40970cb9e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga456febddbdd64002a160fc40970cb9e5">PMIC_TPS6594X_BUCK3_SC_INT</a>&#160;&#160;&#160;(77U)</td></tr>
<tr class="separator:ga456febddbdd64002a160fc40970cb9e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0586649d3a072c3bb1b60f6f8ccfdc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gae0586649d3a072c3bb1b60f6f8ccfdc2">PMIC_TPS6594X_BUCK3_UV_INT</a>&#160;&#160;&#160;(78U)</td></tr>
<tr class="separator:gae0586649d3a072c3bb1b60f6f8ccfdc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a1a958ee6c87928147d93daab8ad2dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga8a1a958ee6c87928147d93daab8ad2dc">PMIC_TPS6594X_BUCK3_OV_INT</a>&#160;&#160;&#160;(79U)</td></tr>
<tr class="separator:ga8a1a958ee6c87928147d93daab8ad2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf10110bb217b998e36abd4bc937b97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga1bf10110bb217b998e36abd4bc937b97">PMIC_TPS6594X_BUCK2_ILIM_INT</a>&#160;&#160;&#160;(80U)</td></tr>
<tr class="separator:ga1bf10110bb217b998e36abd4bc937b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4263e19a1a9c24ca7f0b306af2a8bb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gab4263e19a1a9c24ca7f0b306af2a8bb5">PMIC_TPS6594X_BUCK2_SC_INT</a>&#160;&#160;&#160;(81U)</td></tr>
<tr class="separator:gab4263e19a1a9c24ca7f0b306af2a8bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73900c2c12457daf02e4ae3fd8f37d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga73900c2c12457daf02e4ae3fd8f37d24">PMIC_TPS6594X_BUCK2_UV_INT</a>&#160;&#160;&#160;(82U)</td></tr>
<tr class="separator:ga73900c2c12457daf02e4ae3fd8f37d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ea776baa94b3c4e9a4484c4fa5d86a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga8ea776baa94b3c4e9a4484c4fa5d86a7">PMIC_TPS6594X_BUCK2_OV_INT</a>&#160;&#160;&#160;(83U)</td></tr>
<tr class="separator:ga8ea776baa94b3c4e9a4484c4fa5d86a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga093fc26d3c1453494d46a1818151e86e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga093fc26d3c1453494d46a1818151e86e">PMIC_TPS6594X_BUCK1_ILIM_INT</a>&#160;&#160;&#160;(84U)</td></tr>
<tr class="separator:ga093fc26d3c1453494d46a1818151e86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f51a660e033eec5ed79131352ba7086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga9f51a660e033eec5ed79131352ba7086">PMIC_TPS6594X_BUCK1_SC_INT</a>&#160;&#160;&#160;(85U)</td></tr>
<tr class="separator:ga9f51a660e033eec5ed79131352ba7086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7cec5c82f590a89641b50fab950966a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gab7cec5c82f590a89641b50fab950966a">PMIC_TPS6594X_BUCK1_UV_INT</a>&#160;&#160;&#160;(86U)</td></tr>
<tr class="separator:gab7cec5c82f590a89641b50fab950966a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bea1847df31b36b865950600d52243a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga8bea1847df31b36b865950600d52243a">PMIC_TPS6594X_BUCK1_OV_INT</a>&#160;&#160;&#160;(87U)</td></tr>
<tr class="separator:ga8bea1847df31b36b865950600d52243a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga263d6de9c6ac70087ec531e0e1000dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga263d6de9c6ac70087ec531e0e1000dce">PMIC_TPS6594X_SOFT_REBOOT_INT</a>&#160;&#160;&#160;(88U)</td></tr>
<tr class="separator:ga263d6de9c6ac70087ec531e0e1000dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a70774343d894a43793e0cc3541eb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga54a70774343d894a43793e0cc3541eb3">PMIC_TPS6594X_IRQ_MAX_NUM_PG_1_0</a>&#160;&#160;&#160;(88U)</td></tr>
<tr class="separator:ga54a70774343d894a43793e0cc3541eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66cba70d83418be4cdda8aa9bd5dd5f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga66cba70d83418be4cdda8aa9bd5dd5f0">PMIC_TPS6594X_IRQ_MAX_NUM_PG_2_0</a>&#160;&#160;&#160;(89U)</td></tr>
<tr class="separator:ga66cba70d83418be4cdda8aa9bd5dd5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC GPIO Interrupt Mask values for tps6594x</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2eeb140c1070a60b0b7015bb34f815a5"></a><a class="anchor" id="Pmic_tps6594x_IrqGpioNum"></a></p>
</td></tr>
<tr class="memitem:gaa7b651a5e006b0cc1cf3e2ee36e1f749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaa7b651a5e006b0cc1cf3e2ee36e1f749">PMIC_TPS6594X_IRQ_GPIO_1_INT_MASK_NUM</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa7b651a5e006b0cc1cf3e2ee36e1f749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e3d88cf24209f4f71f34f3fe3aa969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga60e3d88cf24209f4f71f34f3fe3aa969">PMIC_TPS6594X_IRQ_GPIO_2_INT_MASK_NUM</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga60e3d88cf24209f4f71f34f3fe3aa969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab660d039acb6237b8e74c5ab2f125931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gab660d039acb6237b8e74c5ab2f125931">PMIC_TPS6594X_IRQ_GPIO_3_INT_MASK_NUM</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab660d039acb6237b8e74c5ab2f125931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87478b935185914b9d96a031ed644cf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga87478b935185914b9d96a031ed644cf0">PMIC_TPS6594X_IRQ_GPIO_4_INT_MASK_NUM</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga87478b935185914b9d96a031ed644cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e21edc06fa872b58e64a8eb8428f259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga1e21edc06fa872b58e64a8eb8428f259">PMIC_TPS6594X_IRQ_GPIO_5_INT_MASK_NUM</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1e21edc06fa872b58e64a8eb8428f259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad95495a51671803e4ceb97ef755c5665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gad95495a51671803e4ceb97ef755c5665">PMIC_TPS6594X_IRQ_GPIO_6_INT_MASK_NUM</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gad95495a51671803e4ceb97ef755c5665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a8fcd6c148a10cda8f7951a997afc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga30a8fcd6c148a10cda8f7951a997afc3">PMIC_TPS6594X_IRQ_GPIO_7_INT_MASK_NUM</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga30a8fcd6c148a10cda8f7951a997afc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11c4ac7a54942a3b0331c3eb47dec3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gac11c4ac7a54942a3b0331c3eb47dec3e">PMIC_TPS6594X_IRQ_GPIO_8_INT_MASK_NUM</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gac11c4ac7a54942a3b0331c3eb47dec3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb88ce2a9a0d464f19f4989a1f2bde0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gacb88ce2a9a0d464f19f4989a1f2bde0f">PMIC_TPS6594X_IRQ_GPIO_9_INT_MASK_NUM</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gacb88ce2a9a0d464f19f4989a1f2bde0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace98f2e5fbf1b47de39930b4e1100bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gace98f2e5fbf1b47de39930b4e1100bcd">PMIC_TPS6594X_IRQ_GPIO_10_INT_MASK_NUM</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gace98f2e5fbf1b47de39930b4e1100bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15872d0385cb0135246ae1276f60016b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga15872d0385cb0135246ae1276f60016b">PMIC_TPS6594X_IRQ_GPIO_11_INT_MASK_NUM</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga15872d0385cb0135246ae1276f60016b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC IRQ Interrupt values for LP8764x HERA PMIC Device.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcdffa24e96129bf5e9b3f2908312834a"></a><a class="anchor" id="Pmic_lp8764x_IrqNum"></a></p>
</td></tr>
<tr class="memitem:gaae5230b8d841b5acb87a8f3d8c0daf9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaae5230b8d841b5acb87a8f3d8c0daf9d">PMIC_LP8764X_WD_RST_INT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaae5230b8d841b5acb87a8f3d8c0daf9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab52e2d8eb248cd78cf87c9a7088893c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gab52e2d8eb248cd78cf87c9a7088893c2">PMIC_LP8764X_WD_FAIL_INT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gab52e2d8eb248cd78cf87c9a7088893c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23820979f00499a2d16ebd1c88ffa914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga23820979f00499a2d16ebd1c88ffa914">PMIC_LP8764X_WD_LONGWIN_TIMEOUT_INT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga23820979f00499a2d16ebd1c88ffa914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a7a5416edf2e4e2c45b5620b9741bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga91a7a5416edf2e4e2c45b5620b9741bf">PMIC_LP8764X_ESM_MCU_RST_INT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga91a7a5416edf2e4e2c45b5620b9741bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d47b59d8a47989ea74a7010d4a4d5c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga7d47b59d8a47989ea74a7010d4a4d5c0">PMIC_LP8764X_ESM_MCU_FAIL_INT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga7d47b59d8a47989ea74a7010d4a4d5c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2c3d0cd7e87db934067b85db0848f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaa2c3d0cd7e87db934067b85db0848f07">PMIC_LP8764X_ESM_MCU_PIN_INT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaa2c3d0cd7e87db934067b85db0848f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29cedff6879b76966be9b467749c8271"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga29cedff6879b76966be9b467749c8271">PMIC_LP8764X_NRSTOUT_SOC_READBACK_INT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga29cedff6879b76966be9b467749c8271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3800cc48a7eb3c4b9347271c30ffd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaff3800cc48a7eb3c4b9347271c30ffd7">PMIC_LP8764X_EN_DRV_READBACK_INT</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaff3800cc48a7eb3c4b9347271c30ffd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b921bdef3813767f6150c66ac79dc6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga1b921bdef3813767f6150c66ac79dc6c">PMIC_LP8764X_I2C2_ADR_ERR_INT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1b921bdef3813767f6150c66ac79dc6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7edc6b54e2c7f3e5a921f22e7d230dc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga7edc6b54e2c7f3e5a921f22e7d230dc0">PMIC_LP8764X_I2C2_CRC_ERR_INT</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga7edc6b54e2c7f3e5a921f22e7d230dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a315cdcdcaa4ef3773cfad7b7d61b76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga6a315cdcdcaa4ef3773cfad7b7d61b76">PMIC_LP8764X_COMM_ADR_ERR_INT</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga6a315cdcdcaa4ef3773cfad7b7d61b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e8f68b31d8368b52f1eccca8ffd4a0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga1e8f68b31d8368b52f1eccca8ffd4a0b">PMIC_LP8764X_COMM_CRC_ERR_INT</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga1e8f68b31d8368b52f1eccca8ffd4a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadab45e8fbf310ce76ef24eddabe7921a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gadab45e8fbf310ce76ef24eddabe7921a">PMIC_LP8764X_COMM_FRM_ERR_INT</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gadab45e8fbf310ce76ef24eddabe7921a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed89c767bc8b5b75772044c544757941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaed89c767bc8b5b75772044c544757941">PMIC_LP8764X_SOC_PWR_ERR_INT</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaed89c767bc8b5b75772044c544757941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12545c876e5715202b5553199ee1565a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga12545c876e5715202b5553199ee1565a">PMIC_LP8764X_MCU_PWR_ERR_INT</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga12545c876e5715202b5553199ee1565a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad50eee5c235b67fbae4b1c9edf43bec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gad50eee5c235b67fbae4b1c9edf43bec4">PMIC_LP8764X_ORD_SHUTDOWN_INT</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gad50eee5c235b67fbae4b1c9edf43bec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2059a1f0031b472033275bd8edc96bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaa2059a1f0031b472033275bd8edc96bd">PMIC_LP8764X_IMM_SHUTOWN_INT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaa2059a1f0031b472033275bd8edc96bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0371373a031e78e5a11ee435614727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga0c0371373a031e78e5a11ee435614727">PMIC_LP8764X_PFSM_ERR_INT</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga0c0371373a031e78e5a11ee435614727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a36e682ea43f395c9747fced8679fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gae4a36e682ea43f395c9747fced8679fd">PMIC_LP8764X_VCCA_OVP_INT</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gae4a36e682ea43f395c9747fced8679fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga561566e9094c4456f6f7f0ae5b32e6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga561566e9094c4456f6f7f0ae5b32e6cc">PMIC_LP8764X_TSD_IMM_INT</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga561566e9094c4456f6f7f0ae5b32e6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f71806f037cffae2306dabbe47e238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga61f71806f037cffae2306dabbe47e238">PMIC_LP8764X_NRSTOUT_READBACK_INT</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga61f71806f037cffae2306dabbe47e238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8337c1cce892842eafdb540f768fc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga0e8337c1cce892842eafdb540f768fc9">PMIC_LP8764X_NINT_READBACK_INT</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga0e8337c1cce892842eafdb540f768fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c54055382abc66b74e071ebccd0114b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga9c54055382abc66b74e071ebccd0114b">PMIC_LP8764X_SPMI_ERR_INT</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga9c54055382abc66b74e071ebccd0114b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga714fbcee1fbfb57491c329a8aad63a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga714fbcee1fbfb57491c329a8aad63a76">PMIC_LP8764X_RECOV_CNT_INT</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga714fbcee1fbfb57491c329a8aad63a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff70ac492d6ce3ed64040a7be69d9846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaff70ac492d6ce3ed64040a7be69d9846">PMIC_LP8764X_REG_CRC_ERR_INT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaff70ac492d6ce3ed64040a7be69d9846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750d4179ae65ce5d1d9ef04295a7cb08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga750d4179ae65ce5d1d9ef04295a7cb08">PMIC_LP8764X_BIST_FAIL_INT</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga750d4179ae65ce5d1d9ef04295a7cb08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2827681b32604dffcb88017432105d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gae2827681b32604dffcb88017432105d7">PMIC_LP8764X_TSD_ORD_INT</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gae2827681b32604dffcb88017432105d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b1fc858aeb1ef9e06e9952164df3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga05b1fc858aeb1ef9e06e9952164df3c0">PMIC_LP8764X_TWARN_INT</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga05b1fc858aeb1ef9e06e9952164df3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec6a8bb91f0e040cc3b253a6697b7a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga9ec6a8bb91f0e040cc3b253a6697b7a8">PMIC_LP8764X_EXT_CLK_INT</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga9ec6a8bb91f0e040cc3b253a6697b7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga912f2b33ec126d1b80923f786b121331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga912f2b33ec126d1b80923f786b121331">PMIC_LP8764X_BIST_PASS_INT</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga912f2b33ec126d1b80923f786b121331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafac5f81eae11bd1d4ac90ca63867238e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gafac5f81eae11bd1d4ac90ca63867238e">PMIC_LP8764X_FSD_INT</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gafac5f81eae11bd1d4ac90ca63867238e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75336dc54e3386d8c900a24a59375848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga75336dc54e3386d8c900a24a59375848">PMIC_LP8764X_ENABLE_INT</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga75336dc54e3386d8c900a24a59375848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d27f546b896f994b1ba97e31a8fc1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga88d27f546b896f994b1ba97e31a8fc1f">PMIC_LP8764X_GPIO8_INT</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:ga88d27f546b896f994b1ba97e31a8fc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c7245bb9bdfd9a960790ce178f561c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gad1c7245bb9bdfd9a960790ce178f561c">PMIC_LP8764X_GPIO7_INT</a>&#160;&#160;&#160;(33U)</td></tr>
<tr class="separator:gad1c7245bb9bdfd9a960790ce178f561c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab57879fcfb9bf379612abf40568800b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gab57879fcfb9bf379612abf40568800b4">PMIC_LP8764X_GPIO6_INT</a>&#160;&#160;&#160;(34U)</td></tr>
<tr class="separator:gab57879fcfb9bf379612abf40568800b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3efb1bce01761e01c3c203483de6a8a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga3efb1bce01761e01c3c203483de6a8a2">PMIC_LP8764X_GPIO5_INT</a>&#160;&#160;&#160;(35U)</td></tr>
<tr class="separator:ga3efb1bce01761e01c3c203483de6a8a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bef8ef4d1a510e665fe5cbea4719383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga3bef8ef4d1a510e665fe5cbea4719383">PMIC_LP8764X_GPIO4_INT</a>&#160;&#160;&#160;(36U)</td></tr>
<tr class="separator:ga3bef8ef4d1a510e665fe5cbea4719383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebfd27bda713c7ec0732442f6d8e4bd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaebfd27bda713c7ec0732442f6d8e4bd1">PMIC_LP8764X_GPIO3_INT</a>&#160;&#160;&#160;(37U)</td></tr>
<tr class="separator:gaebfd27bda713c7ec0732442f6d8e4bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d25b15cad21adc9ef50589b5457c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gae6d25b15cad21adc9ef50589b5457c9e">PMIC_LP8764X_GPIO2_INT</a>&#160;&#160;&#160;(38U)</td></tr>
<tr class="separator:gae6d25b15cad21adc9ef50589b5457c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac31fa9ecc0f117dfd79e10adae46cb8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gac31fa9ecc0f117dfd79e10adae46cb8e">PMIC_LP8764X_GPIO1_INT</a>&#160;&#160;&#160;(39U)</td></tr>
<tr class="separator:gac31fa9ecc0f117dfd79e10adae46cb8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa961943a2e843ff1828289a80001e033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaa961943a2e843ff1828289a80001e033">PMIC_LP8764X_GPIO10_INT</a>&#160;&#160;&#160;(40U)</td></tr>
<tr class="separator:gaa961943a2e843ff1828289a80001e033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1c3ecd9239e4e71b3516da0ff5b8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga8d1c3ecd9239e4e71b3516da0ff5b8f4">PMIC_LP8764X_GPIO9_INT</a>&#160;&#160;&#160;(41U)</td></tr>
<tr class="separator:ga8d1c3ecd9239e4e71b3516da0ff5b8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82f78759b8b6851b8da85bd82425c0fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga82f78759b8b6851b8da85bd82425c0fb">PMIC_LP8764X_VMON2_RV_INT</a>&#160;&#160;&#160;(42U)</td></tr>
<tr class="separator:ga82f78759b8b6851b8da85bd82425c0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7954c4bda1844b2eb034181ce46e474b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga7954c4bda1844b2eb034181ce46e474b">PMIC_LP8764X_VMON2_UV_INT</a>&#160;&#160;&#160;(43U)</td></tr>
<tr class="separator:ga7954c4bda1844b2eb034181ce46e474b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac803b93be3c680475e345682f3ed269c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gac803b93be3c680475e345682f3ed269c">PMIC_LP8764X_VMON2_OV_INT</a>&#160;&#160;&#160;(44U)</td></tr>
<tr class="separator:gac803b93be3c680475e345682f3ed269c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade34a00180677fb483c50bcfcf6d2aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gade34a00180677fb483c50bcfcf6d2aec">PMIC_LP8764X_VMON1_RV_INT</a>&#160;&#160;&#160;(45U)</td></tr>
<tr class="separator:gade34a00180677fb483c50bcfcf6d2aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad271691fb6222aede9b9bd2f578a8527"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gad271691fb6222aede9b9bd2f578a8527">PMIC_LP8764X_VMON1_UV_INT</a>&#160;&#160;&#160;(46U)</td></tr>
<tr class="separator:gad271691fb6222aede9b9bd2f578a8527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2920a4e416fed2de37503494571c2db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaf2920a4e416fed2de37503494571c2db">PMIC_LP8764X_VMON1_OV_INT</a>&#160;&#160;&#160;(47U)</td></tr>
<tr class="separator:gaf2920a4e416fed2de37503494571c2db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2072809c2bb894bad699e7836fabda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga2c2072809c2bb894bad699e7836fabda">PMIC_LP8764X_VCCA_UV_INT</a>&#160;&#160;&#160;(48U)</td></tr>
<tr class="separator:ga2c2072809c2bb894bad699e7836fabda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23ac58124fedc53a63ccbf3388170f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga23ac58124fedc53a63ccbf3388170f2a">PMIC_LP8764X_VCCA_OV_INT</a>&#160;&#160;&#160;(49U)</td></tr>
<tr class="separator:ga23ac58124fedc53a63ccbf3388170f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2950ad6c0acafafa241a2adeb89ab6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga2950ad6c0acafafa241a2adeb89ab6b6">PMIC_LP8764X_BUCK4_ILIM_INT</a>&#160;&#160;&#160;(50U)</td></tr>
<tr class="separator:ga2950ad6c0acafafa241a2adeb89ab6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085da4fe8b38575df7984eda2f5518f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga085da4fe8b38575df7984eda2f5518f9">PMIC_LP8764X_BUCK4_SC_INT</a>&#160;&#160;&#160;(51U)</td></tr>
<tr class="separator:ga085da4fe8b38575df7984eda2f5518f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaa678679e0d554a8161fbd36b13bb2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaaaa678679e0d554a8161fbd36b13bb2a">PMIC_LP8764X_BUCK4_UV_INT</a>&#160;&#160;&#160;(52U)</td></tr>
<tr class="separator:gaaaa678679e0d554a8161fbd36b13bb2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34c3e50ee9eb7cb4a3978ce0b49c55b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga34c3e50ee9eb7cb4a3978ce0b49c55b6">PMIC_LP8764X_BUCK4_OV_INT</a>&#160;&#160;&#160;(53U)</td></tr>
<tr class="separator:ga34c3e50ee9eb7cb4a3978ce0b49c55b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14b118d8cfcd7ae77dbc4f421cc0a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaa14b118d8cfcd7ae77dbc4f421cc0a70">PMIC_LP8764X_BUCK3_ILIM_INT</a>&#160;&#160;&#160;(54U)</td></tr>
<tr class="separator:gaa14b118d8cfcd7ae77dbc4f421cc0a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35a18761c3aef2bf6ea6b6cc121f7f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gae35a18761c3aef2bf6ea6b6cc121f7f7">PMIC_LP8764X_BUCK3_SC_INT</a>&#160;&#160;&#160;(55U)</td></tr>
<tr class="separator:gae35a18761c3aef2bf6ea6b6cc121f7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f7476c9e2c4b3d0845cbf1861fa5bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga80f7476c9e2c4b3d0845cbf1861fa5bd">PMIC_LP8764X_BUCK3_UV_INT</a>&#160;&#160;&#160;(56U)</td></tr>
<tr class="separator:ga80f7476c9e2c4b3d0845cbf1861fa5bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef5a4c12d8376226fecf114f9d8590f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga6ef5a4c12d8376226fecf114f9d8590f">PMIC_LP8764X_BUCK3_OV_INT</a>&#160;&#160;&#160;(57U)</td></tr>
<tr class="separator:ga6ef5a4c12d8376226fecf114f9d8590f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a9fcd3e479916a36a28028bf7fb2d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga73a9fcd3e479916a36a28028bf7fb2d3">PMIC_LP8764X_BUCK2_ILIM_INT</a>&#160;&#160;&#160;(58U)</td></tr>
<tr class="separator:ga73a9fcd3e479916a36a28028bf7fb2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69609aff7635d162d47a8e40d8c244bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga69609aff7635d162d47a8e40d8c244bc">PMIC_LP8764X_BUCK2_SC_INT</a>&#160;&#160;&#160;(59U)</td></tr>
<tr class="separator:ga69609aff7635d162d47a8e40d8c244bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bdbc7f7419aba49430439a2c7c275b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga2bdbc7f7419aba49430439a2c7c275b0">PMIC_LP8764X_BUCK2_UV_INT</a>&#160;&#160;&#160;(60U)</td></tr>
<tr class="separator:ga2bdbc7f7419aba49430439a2c7c275b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3afcdb24c8b8562e7f17f30b33206e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaa3afcdb24c8b8562e7f17f30b33206e6">PMIC_LP8764X_BUCK2_OV_INT</a>&#160;&#160;&#160;(61U)</td></tr>
<tr class="separator:gaa3afcdb24c8b8562e7f17f30b33206e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ad3c09c6885307084d0bb967b9e7be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga92ad3c09c6885307084d0bb967b9e7be">PMIC_LP8764X_BUCK1_ILIM_INT</a>&#160;&#160;&#160;(62U)</td></tr>
<tr class="separator:ga92ad3c09c6885307084d0bb967b9e7be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf05c88c1294d1adf096d4f5307ad2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaabf05c88c1294d1adf096d4f5307ad2b">PMIC_LP8764X_BUCK1_SC_INT</a>&#160;&#160;&#160;(63U)</td></tr>
<tr class="separator:gaabf05c88c1294d1adf096d4f5307ad2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d62d551d6fb393454a87371257ea13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga27d62d551d6fb393454a87371257ea13">PMIC_LP8764X_BUCK1_UV_INT</a>&#160;&#160;&#160;(64U)</td></tr>
<tr class="separator:ga27d62d551d6fb393454a87371257ea13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d4fc28a398a72eb63cd7a77f9183a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga5d4fc28a398a72eb63cd7a77f9183a57">PMIC_LP8764X_BUCK1_OV_INT</a>&#160;&#160;&#160;(65U)</td></tr>
<tr class="separator:ga5d4fc28a398a72eb63cd7a77f9183a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39e649c10a2511e005b4f201e2368048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga39e649c10a2511e005b4f201e2368048">PMIC_LP8764X_SOFT_REBOOT_INT</a>&#160;&#160;&#160;(66U)</td></tr>
<tr class="separator:ga39e649c10a2511e005b4f201e2368048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4763447e15bdf13519a85a1b2d451720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga4763447e15bdf13519a85a1b2d451720">PMIC_LP8764X_IRQ_MAX_NUM_PG_1_0</a>&#160;&#160;&#160;(66U)</td></tr>
<tr class="separator:ga4763447e15bdf13519a85a1b2d451720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6640a34f5c33e2a7b311f6ff079bfb1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga6640a34f5c33e2a7b311f6ff079bfb1f">PMIC_LP8764X_IRQ_MAX_NUM_PG_2_0</a>&#160;&#160;&#160;(67U)</td></tr>
<tr class="separator:ga6640a34f5c33e2a7b311f6ff079bfb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC GPIO Interrupt Mask values for tps6594x.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp613899c631dcbb953319d697557f2761"></a><a class="anchor" id="Pmic_lp8764x_IrqGpioNum"></a></p>
</td></tr>
<tr class="memitem:ga7f52c575522d7ba014851e441db7badf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga7f52c575522d7ba014851e441db7badf">PMIC_LP8764X_IRQ_GPIO_1_INT_MASK_NUM</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7f52c575522d7ba014851e441db7badf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55ed2ee3d7c32c5a70d41f501c961da5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga55ed2ee3d7c32c5a70d41f501c961da5">PMIC_LP8764X_IRQ_GPIO_2_INT_MASK_NUM</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga55ed2ee3d7c32c5a70d41f501c961da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa48e08c92de3fff19cdc517a974165c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaaa48e08c92de3fff19cdc517a974165c">PMIC_LP8764X_IRQ_GPIO_3_INT_MASK_NUM</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaaa48e08c92de3fff19cdc517a974165c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae52d38459d7084ea292087ac205db54f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gae52d38459d7084ea292087ac205db54f">PMIC_LP8764X_IRQ_GPIO_4_INT_MASK_NUM</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae52d38459d7084ea292087ac205db54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6784eabf808422ebbcc97a1b10e68c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga6784eabf808422ebbcc97a1b10e68c50">PMIC_LP8764X_IRQ_GPIO_5_INT_MASK_NUM</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga6784eabf808422ebbcc97a1b10e68c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2187468927c23da5ce15cebdb207b6a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga2187468927c23da5ce15cebdb207b6a8">PMIC_LP8764X_IRQ_GPIO_6_INT_MASK_NUM</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga2187468927c23da5ce15cebdb207b6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c2a2a2e2c661f6aee5222bc54118f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga1c2a2a2e2c661f6aee5222bc54118f1a">PMIC_LP8764X_IRQ_GPIO_7_INT_MASK_NUM</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga1c2a2a2e2c661f6aee5222bc54118f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaa3396daa0e0844d7a94703f1024549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gaaaa3396daa0e0844d7a94703f1024549">PMIC_LP8764X_IRQ_GPIO_8_INT_MASK_NUM</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaaaa3396daa0e0844d7a94703f1024549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7853fd02d55840266cd0acba5fa67152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#ga7853fd02d55840266cd0acba5fa67152">PMIC_LP8764X_IRQ_GPIO_9_INT_MASK_NUM</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga7853fd02d55840266cd0acba5fa67152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab25b9db95def8c8ec79024144671c852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#gab25b9db95def8c8ec79024144671c852">PMIC_LP8764X_IRQ_GPIO_10_INT_MASK_NUM</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab25b9db95def8c8ec79024144671c852"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaf0bbcd58cfee645487f11206f69eb78d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0bbcd58cfee645487f11206f69eb78d">&#9670;&nbsp;</a></span>PMIC_IRQ_GPIO_ALL_INT_MASK_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_IRQ_GPIO_ALL_INT_MASK_NUM&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8942590d00b228828390b28d9dc87dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8942590d00b228828390b28d9dc87dd8">&#9670;&nbsp;</a></span>PMIC_IRQ_ALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_IRQ_ALL&#160;&#160;&#160;(0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga62ea1a5d9c97300e930d2f341fbfedb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62ea1a5d9c97300e930d2f341fbfedb6">&#9670;&nbsp;</a></span>PMIC_IRQ_CLEAR_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_IRQ_CLEAR_NONE&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga152db67ced8e1c27970665008e2ca5ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga152db67ced8e1c27970665008e2ca5ea">&#9670;&nbsp;</a></span>PMIC_IRQ_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_IRQ_CLEAR&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac4d4b6dfe7e062b775292badcbf05164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4d4b6dfe7e062b775292badcbf05164">&#9670;&nbsp;</a></span>PMIC_IRQ_UNMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_IRQ_UNMASK&#160;&#160;&#160;(bool)false</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1ddcc3240ab1d7ae9067a53699f676fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ddcc3240ab1d7ae9067a53699f676fe">&#9670;&nbsp;</a></span>PMIC_IRQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_IRQ_MASK&#160;&#160;&#160;(bool)true</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga225f03d5bb6eef15debe103c1b5ecf3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga225f03d5bb6eef15debe103c1b5ecf3e">&#9670;&nbsp;</a></span>PMIC_IRQ_GPIO_FALL_INT_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_IRQ_GPIO_FALL_INT_TYPE&#160;&#160;&#160;(0x0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4c80e8ac5d9a557787594cb0259d1d4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c80e8ac5d9a557787594cb0259d1d4b">&#9670;&nbsp;</a></span>PMIC_IRQ_GPIO_RISE_INT_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_IRQ_GPIO_RISE_INT_TYPE&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadfd1d90c48fff26e468fdc1dc821b04d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfd1d90c48fff26e468fdc1dc821b04d">&#9670;&nbsp;</a></span>PMIC_IRQ_GPIO_RISE_FALL_INT_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_IRQ_GPIO_RISE_FALL_INT_TYPE&#160;&#160;&#160;(0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae9276e11a3fc7b2b1ceee1bd5e34986f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9276e11a3fc7b2b1ceee1bd5e34986f">&#9670;&nbsp;</a></span>PMIC_TPS6594X_WD_RST_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_WD_RST_INT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC WDG RESET Interrupt </p>

</div>
</div>
<a id="ga679dbc411d55b759b2fb0a78fe888933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga679dbc411d55b759b2fb0a78fe888933">&#9670;&nbsp;</a></span>PMIC_TPS6594X_WD_FAIL_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_WD_FAIL_INT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC WDG FAIL Interrupt </p>

</div>
</div>
<a id="gacb969712d08db1a8e18ab102e3ec071c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb969712d08db1a8e18ab102e3ec071c">&#9670;&nbsp;</a></span>PMIC_TPS6594X_WD_LONGWIN_TIMEOUT_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_WD_LONGWIN_TIMEOUT_INT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC WDG LONG WINDOW TIMEOUT Interrupt </p>

</div>
</div>
<a id="gaf7a0132073ea3cac3c6a8464399cd372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7a0132073ea3cac3c6a8464399cd372">&#9670;&nbsp;</a></span>PMIC_TPS6594X_ESM_MCU_RST_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_ESM_MCU_RST_INT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC ESM MCU RESET Interrupt </p>

</div>
</div>
<a id="gad597f1dafab7028b3a567e42b3a44392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad597f1dafab7028b3a567e42b3a44392">&#9670;&nbsp;</a></span>PMIC_TPS6594X_ESM_MCU_FAIL_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_ESM_MCU_FAIL_INT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC ESM MCU FAIL Interrupt </p>

</div>
</div>
<a id="ga1361695fa2a64e6f98ac89d4047abbdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1361695fa2a64e6f98ac89d4047abbdb">&#9670;&nbsp;</a></span>PMIC_TPS6594X_ESM_MCU_PIN_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_ESM_MCU_PIN_INT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC ESM MCU PIN Interrupt </p>

</div>
</div>
<a id="ga8b9b101ef550e7dcd237a0ee62ee34fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b9b101ef550e7dcd237a0ee62ee34fd">&#9670;&nbsp;</a></span>PMIC_TPS6594X_ESM_SOC_RST_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_ESM_SOC_RST_INT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC ESM SOC RESET Interrupt </p>

</div>
</div>
<a id="ga87cd900a56d5b62a8cc9e218f5d095e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87cd900a56d5b62a8cc9e218f5d095e3">&#9670;&nbsp;</a></span>PMIC_TPS6594X_ESM_SOC_FAIL_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_ESM_SOC_FAIL_INT&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC ESM SOC FAIL Interrupt </p>

</div>
</div>
<a id="ga172a8072c0cfd5d828d7df0f824d07b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga172a8072c0cfd5d828d7df0f824d07b6">&#9670;&nbsp;</a></span>PMIC_TPS6594X_ESM_SOC_PIN_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_ESM_SOC_PIN_INT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC ESM SOC PIN Interrupt </p>

</div>
</div>
<a id="gab72b3f07e55d6083515a26e9d45a9520"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab72b3f07e55d6083515a26e9d45a9520">&#9670;&nbsp;</a></span>PMIC_TPS6594X_NRSTOUT_SOC_READBACK_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_NRSTOUT_SOC_READBACK_INT&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC NRSTOUT SOC READBACK Interrupt </p>

</div>
</div>
<a id="ga9d3252ee2b8423b47bc97fec3d100b8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d3252ee2b8423b47bc97fec3d100b8e">&#9670;&nbsp;</a></span>PMIC_TPS6594X_EN_DRV_READBACK_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_EN_DRV_READBACK_INT&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC EN DRV READBACK Interrupt </p>

</div>
</div>
<a id="ga6d44a7a0c7e1934a129c9f92a1f07832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d44a7a0c7e1934a129c9f92a1f07832">&#9670;&nbsp;</a></span>PMIC_TPS6594X_I2C2_ADR_ERR_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_I2C2_ADR_ERR_INT&#160;&#160;&#160;(11U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC I2C2 ADDRESS ERROR Interrupt </p>

</div>
</div>
<a id="ga163bd6e82eace95e20d9a425e18e8b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga163bd6e82eace95e20d9a425e18e8b3b">&#9670;&nbsp;</a></span>PMIC_TPS6594X_I2C2_CRC_ERR_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_I2C2_CRC_ERR_INT&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC I2C2 CRC ERROR Interrupt </p>

</div>
</div>
<a id="gaefa8385258c737979660b5618f326c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefa8385258c737979660b5618f326c14">&#9670;&nbsp;</a></span>PMIC_TPS6594X_COMM_ADR_ERR_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_COMM_ADR_ERR_INT&#160;&#160;&#160;(13U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC I2C1/SPI COMM ADDRESS ERROR Interrupt </p>

</div>
</div>
<a id="gaa76adee7fdd5e7ec4ad6e6f436988d6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa76adee7fdd5e7ec4ad6e6f436988d6b">&#9670;&nbsp;</a></span>PMIC_TPS6594X_COMM_CRC_ERR_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_COMM_CRC_ERR_INT&#160;&#160;&#160;(14U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC I2C1/SPI COMM CRC ERROR Interrupt </p>

</div>
</div>
<a id="ga5244ff42686a6c9d54018567bbb56447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5244ff42686a6c9d54018567bbb56447">&#9670;&nbsp;</a></span>PMIC_TPS6594X_COMM_FRM_ERR_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_COMM_FRM_ERR_INT&#160;&#160;&#160;(15U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC SPI COMM FRAME ERROR Interrupt </p>

</div>
</div>
<a id="ga0d7d2fe23028c98ee38c66766d36c9a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d7d2fe23028c98ee38c66766d36c9a9">&#9670;&nbsp;</a></span>PMIC_TPS6594X_SOC_PWR_ERR_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_SOC_PWR_ERR_INT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC SOC POWER ERR Interrupt </p>

</div>
</div>
<a id="ga265f90d67c5f95e88a0c0c7583edc640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga265f90d67c5f95e88a0c0c7583edc640">&#9670;&nbsp;</a></span>PMIC_TPS6594X_MCU_PWR_ERR_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_MCU_PWR_ERR_INT&#160;&#160;&#160;(17U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC MCU POWER ERR Interrupt </p>

</div>
</div>
<a id="gac8785f8c73822eac26873055dbb9b846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8785f8c73822eac26873055dbb9b846">&#9670;&nbsp;</a></span>PMIC_TPS6594X_ORD_SHUTDOWN_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_ORD_SHUTDOWN_INT&#160;&#160;&#160;(18U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC ORDERLY SHUTDOWN Interrupt </p>

</div>
</div>
<a id="gad11c1a6302cf61effd12fca9c4fa0b1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad11c1a6302cf61effd12fca9c4fa0b1c">&#9670;&nbsp;</a></span>PMIC_TPS6594X_IMM_SHUTOWN_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_IMM_SHUTOWN_INT&#160;&#160;&#160;(19U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC IMMEDIATE SHUTDOWN Interrupt </p>

</div>
</div>
<a id="gae13d824f77f7b7f3efda9d50acb42dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae13d824f77f7b7f3efda9d50acb42dc3">&#9670;&nbsp;</a></span>PMIC_TPS6594X_PFSM_ERR_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_PFSM_ERR_INT&#160;&#160;&#160;(20U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC PFSM ERROR Interrupt </p>

</div>
</div>
<a id="ga693fca15d05420566792c350b3136300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga693fca15d05420566792c350b3136300">&#9670;&nbsp;</a></span>PMIC_TPS6594X_VCCA_OVP_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_VCCA_OVP_INT&#160;&#160;&#160;(21U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC VCCA Over-Voltage Interrupt </p>

</div>
</div>
<a id="ga4a1e88bffa6b22fef23e042c1eb6ce9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a1e88bffa6b22fef23e042c1eb6ce9d">&#9670;&nbsp;</a></span>PMIC_TPS6594X_TSD_IMM_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_TSD_IMM_INT&#160;&#160;&#160;(22U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC Thermal Threshold Immediate Shutdown Interrupt </p>

</div>
</div>
<a id="gaebd21e088ab9e7790d908a0da00ac02a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebd21e088ab9e7790d908a0da00ac02a">&#9670;&nbsp;</a></span>PMIC_TPS6594X_NRSTOUT_READBACK_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_NRSTOUT_READBACK_INT&#160;&#160;&#160;(23U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC NRSTOUT Readback Error Interrupt </p>

</div>
</div>
<a id="ga6bc990af2cd0c25a3537f46df1742fd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bc990af2cd0c25a3537f46df1742fd3">&#9670;&nbsp;</a></span>PMIC_TPS6594X_NINT_READBACK_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_NINT_READBACK_INT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC NINT Readback Error Interrupt </p>

</div>
</div>
<a id="ga37c5a90f5b2a41bc672a88986ab8b598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37c5a90f5b2a41bc672a88986ab8b598">&#9670;&nbsp;</a></span>PMIC_TPS6594X_NPWRON_LONG_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_NPWRON_LONG_INT&#160;&#160;&#160;(25U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC NPWRON Long Press Error Interrupt </p>

</div>
</div>
<a id="ga703a03003589e8fbd8f94376718016a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga703a03003589e8fbd8f94376718016a4">&#9670;&nbsp;</a></span>PMIC_TPS6594X_SPMI_ERR_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_SPMI_ERR_INT&#160;&#160;&#160;(26U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC SPMI Interface Error Interrupt </p>

</div>
</div>
<a id="ga79b5f8245070ed7829f95c4a13ef8e2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79b5f8245070ed7829f95c4a13ef8e2a">&#9670;&nbsp;</a></span>PMIC_TPS6594X_RECOV_CNT_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_RECOV_CNT_INT&#160;&#160;&#160;(27U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC RECOV_CNT Threshold Interrupt </p>

</div>
</div>
<a id="ga83548568e14f5976b2b77011d5079470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83548568e14f5976b2b77011d5079470">&#9670;&nbsp;</a></span>PMIC_TPS6594X_REG_CRC_ERR_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_REG_CRC_ERR_INT&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC Register CRC Error Interrupt </p>

</div>
</div>
<a id="ga1c7ebc7b06fe812737e30b3eab415064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c7ebc7b06fe812737e30b3eab415064">&#9670;&nbsp;</a></span>PMIC_TPS6594X_BIST_FAIL_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_BIST_FAIL_INT&#160;&#160;&#160;(29U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC LBIST/ABIST Error Interrupt </p>

</div>
</div>
<a id="gafb5766313a6abefc8046eceb379b4e4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb5766313a6abefc8046eceb379b4e4f">&#9670;&nbsp;</a></span>PMIC_TPS6594X_TSD_ORD_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_TSD_ORD_INT&#160;&#160;&#160;(30U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC Thermal Shutdown Orderly Interrupt </p>

</div>
</div>
<a id="ga834d18ce6af9cda287cc9cf27a116013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga834d18ce6af9cda287cc9cf27a116013">&#9670;&nbsp;</a></span>PMIC_TPS6594X_TWARN_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_TWARN_INT&#160;&#160;&#160;(31U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC Thermal Warning Interrupt </p>

</div>
</div>
<a id="ga7d122afca55d194abbca1e10e310276f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d122afca55d194abbca1e10e310276f">&#9670;&nbsp;</a></span>PMIC_TPS6594X_EXT_CLK_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_EXT_CLK_INT&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC External Clock Interrupt </p>

</div>
</div>
<a id="gadff402f0e6d46f5030177b85caaaee4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadff402f0e6d46f5030177b85caaaee4d">&#9670;&nbsp;</a></span>PMIC_TPS6594X_BIST_PASS_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_BIST_PASS_INT&#160;&#160;&#160;(33U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BIST PASS Interrupt </p>

</div>
</div>
<a id="gac1c56bd2cdf9e9448c9b85f4f2e3b52d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1c56bd2cdf9e9448c9b85f4f2e3b52d">&#9670;&nbsp;</a></span>PMIC_TPS6594X_FSD_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_FSD_INT&#160;&#160;&#160;(34U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC First Supply Detection Interrupt </p>

</div>
</div>
<a id="ga172652086396aea8655d1261e9cb7414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga172652086396aea8655d1261e9cb7414">&#9670;&nbsp;</a></span>PMIC_TPS6594X_RTC_ALARM_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_RTC_ALARM_INT&#160;&#160;&#160;(35U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC RTC ALARM Interrupt </p>

</div>
</div>
<a id="ga637bd9a0b7c4b6e9f61b02e65cdd5480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga637bd9a0b7c4b6e9f61b02e65cdd5480">&#9670;&nbsp;</a></span>PMIC_TPS6594X_RTC_TIMER_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_RTC_TIMER_INT&#160;&#160;&#160;(36U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC RTC TIMER Interrupt </p>

</div>
</div>
<a id="ga2286c91174065ea7edb173af8fec6343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2286c91174065ea7edb173af8fec6343">&#9670;&nbsp;</a></span>PMIC_TPS6594X_ENABLE_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_ENABLE_INT&#160;&#160;&#160;(37U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC ENABLE Interrupt </p>

</div>
</div>
<a id="ga71c78b6f86e93189de4a22d18dca685c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71c78b6f86e93189de4a22d18dca685c">&#9670;&nbsp;</a></span>PMIC_TPS6594X_NPWRON_START_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_NPWRON_START_INT&#160;&#160;&#160;(38U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC NPWRON Startup Interrupt </p>

</div>
</div>
<a id="ga03b8178f3ba11bca14ed5767b80e9e8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03b8178f3ba11bca14ed5767b80e9e8b">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO8_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO8_INT&#160;&#160;&#160;(39U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC GPIO PIN 8 Interrupt </p>

</div>
</div>
<a id="ga089f1adb193f97622eba87396e8065da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga089f1adb193f97622eba87396e8065da">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO7_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO7_INT&#160;&#160;&#160;(40U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC GPIO PIN 7 Interrupt </p>

</div>
</div>
<a id="gaea595c088d50e56f5da88d8738e8d4e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea595c088d50e56f5da88d8738e8d4e8">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO6_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO6_INT&#160;&#160;&#160;(41U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC GPIO PIN 6 Interrupt </p>

</div>
</div>
<a id="ga19db23aa6c8deb593a6d6e4a5c5b26d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19db23aa6c8deb593a6d6e4a5c5b26d7">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO5_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO5_INT&#160;&#160;&#160;(42U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC GPIO PIN 5 Interrupt </p>

</div>
</div>
<a id="ga651285da0b5003f5949c300d26236a65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga651285da0b5003f5949c300d26236a65">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO4_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO4_INT&#160;&#160;&#160;(43U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC GPIO PIN 4 Interrupt </p>

</div>
</div>
<a id="ga9e749ed1bc0f30f3a14dad683c8a1645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e749ed1bc0f30f3a14dad683c8a1645">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO3_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO3_INT&#160;&#160;&#160;(44U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC GPIO PIN 3 Interrupt </p>

</div>
</div>
<a id="ga399393cb781b8951b1b27190e437c211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga399393cb781b8951b1b27190e437c211">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO2_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO2_INT&#160;&#160;&#160;(45U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC GPIO PIN 2 Interrupt </p>

</div>
</div>
<a id="gab5fcbbbc10afef9f442062d9b740d309"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5fcbbbc10afef9f442062d9b740d309">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO1_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO1_INT&#160;&#160;&#160;(46U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC GPIO PIN 1 Interrupt </p>

</div>
</div>
<a id="gab756c27e1e9e9e9e326df11bf5f5d348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab756c27e1e9e9e9e326df11bf5f5d348">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO11_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO11_INT&#160;&#160;&#160;(47U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC GPIO PIN 11 Interrupt </p>

</div>
</div>
<a id="ga94aab6d977e4424178e87a9bd009ee53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94aab6d977e4424178e87a9bd009ee53">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO10_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO10_INT&#160;&#160;&#160;(48U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC GPIO PIN 10 Interrupt </p>

</div>
</div>
<a id="ga80bd9a5f80bf5326b758bfd6765b153f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80bd9a5f80bf5326b758bfd6765b153f">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO9_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO9_INT&#160;&#160;&#160;(49U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC GPIO PIN 9 Interrupt </p>

</div>
</div>
<a id="gae4781595a9fb854f8f05604a4c37ce59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4781595a9fb854f8f05604a4c37ce59">&#9670;&nbsp;</a></span>PMIC_TPS6594X_VCCA_UV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_VCCA_UV_INT&#160;&#160;&#160;(50U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC VCCA Under-Voltage Interrupt </p>

</div>
</div>
<a id="ga87fb7e68d0279487b6854d719edd0aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87fb7e68d0279487b6854d719edd0aac">&#9670;&nbsp;</a></span>PMIC_TPS6594X_VCCA_OV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_VCCA_OV_INT&#160;&#160;&#160;(51U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC VCCA Over-Voltage Interrupt </p>

</div>
</div>
<a id="ga10743e248544344229421447f4dd9410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10743e248544344229421447f4dd9410">&#9670;&nbsp;</a></span>PMIC_TPS6594X_LDO4_ILIM_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_LDO4_ILIM_INT&#160;&#160;&#160;(52U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC LDO4 Current Limit Interrupt </p>

</div>
</div>
<a id="gaa1f1844b5e918c5f513a6cb5b9d96522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1f1844b5e918c5f513a6cb5b9d96522">&#9670;&nbsp;</a></span>PMIC_TPS6594X_LDO4_SC_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_LDO4_SC_INT&#160;&#160;&#160;(53U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC LDO4 SC Interrupt </p>

</div>
</div>
<a id="gaff58d48656d8e834d9713e78e51a2eb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff58d48656d8e834d9713e78e51a2eb9">&#9670;&nbsp;</a></span>PMIC_TPS6594X_LDO4_UV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_LDO4_UV_INT&#160;&#160;&#160;(54U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC LDO4 Under-Voltage Interrupt </p>

</div>
</div>
<a id="ga39be83e307162551d669782e8f5b283f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39be83e307162551d669782e8f5b283f">&#9670;&nbsp;</a></span>PMIC_TPS6594X_LDO4_OV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_LDO4_OV_INT&#160;&#160;&#160;(55U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC LDO4 Over-Voltage Interrupt </p>

</div>
</div>
<a id="gae22ca1cbcf84a2171dd98296d04b53fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae22ca1cbcf84a2171dd98296d04b53fb">&#9670;&nbsp;</a></span>PMIC_TPS6594X_LDO3_ILIM_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_LDO3_ILIM_INT&#160;&#160;&#160;(56U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC LDO3 Current Limit Interrupt </p>

</div>
</div>
<a id="gac6879474db61baf5c4245cc5727cf284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6879474db61baf5c4245cc5727cf284">&#9670;&nbsp;</a></span>PMIC_TPS6594X_LDO3_SC_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_LDO3_SC_INT&#160;&#160;&#160;(57U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC LDO3 SC Interrupt </p>

</div>
</div>
<a id="ga992d9230d9038e1cda78b64309b1b9b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga992d9230d9038e1cda78b64309b1b9b7">&#9670;&nbsp;</a></span>PMIC_TPS6594X_LDO3_UV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_LDO3_UV_INT&#160;&#160;&#160;(58U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC LDO3 Under-Voltage Interrupt </p>

</div>
</div>
<a id="ga1345751ae4f9c1298a693096625d5d13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1345751ae4f9c1298a693096625d5d13">&#9670;&nbsp;</a></span>PMIC_TPS6594X_LDO3_OV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_LDO3_OV_INT&#160;&#160;&#160;(59U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC LDO3 Over-Voltage Interrupt </p>

</div>
</div>
<a id="ga2b81d1f159bed8cbdaafaf837b166d8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b81d1f159bed8cbdaafaf837b166d8e">&#9670;&nbsp;</a></span>PMIC_TPS6594X_LDO2_ILIM_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_LDO2_ILIM_INT&#160;&#160;&#160;(60U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC LDO2 Current Limit Interrupt </p>

</div>
</div>
<a id="gaf919a7e3a89b24683a64c592c95cf592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf919a7e3a89b24683a64c592c95cf592">&#9670;&nbsp;</a></span>PMIC_TPS6594X_LDO2_SC_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_LDO2_SC_INT&#160;&#160;&#160;(61U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC LDO2 SC Interrupt </p>

</div>
</div>
<a id="gab16272cf7bb832367dacd987c1f12b89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab16272cf7bb832367dacd987c1f12b89">&#9670;&nbsp;</a></span>PMIC_TPS6594X_LDO2_UV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_LDO2_UV_INT&#160;&#160;&#160;(62U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC LDO2 Under-Voltage Interrupt </p>

</div>
</div>
<a id="gacb20ba9eef89c47c15994473cbfdddcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb20ba9eef89c47c15994473cbfdddcf">&#9670;&nbsp;</a></span>PMIC_TPS6594X_LDO2_OV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_LDO2_OV_INT&#160;&#160;&#160;(63U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC LDO2 Over-Voltage Interrupt </p>

</div>
</div>
<a id="ga26dac157efabd17504864f539e106f54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26dac157efabd17504864f539e106f54">&#9670;&nbsp;</a></span>PMIC_TPS6594X_LDO1_ILIM_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_LDO1_ILIM_INT&#160;&#160;&#160;(64U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC LDO1 Current Limit Interrupt </p>

</div>
</div>
<a id="gab67841581254db0424dd9bae75a3fb91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab67841581254db0424dd9bae75a3fb91">&#9670;&nbsp;</a></span>PMIC_TPS6594X_LDO1_SC_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_LDO1_SC_INT&#160;&#160;&#160;(65U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC LDO1 SC Interrupt </p>

</div>
</div>
<a id="ga50daadf522338ca32bb972bfe2b8f70e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50daadf522338ca32bb972bfe2b8f70e">&#9670;&nbsp;</a></span>PMIC_TPS6594X_LDO1_UV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_LDO1_UV_INT&#160;&#160;&#160;(66U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC LDO1 Under-Voltage Interrupt </p>

</div>
</div>
<a id="ga4688aabc569e8a0570cba9e20eb97923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4688aabc569e8a0570cba9e20eb97923">&#9670;&nbsp;</a></span>PMIC_TPS6594X_LDO1_OV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_LDO1_OV_INT&#160;&#160;&#160;(67U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC LDO1 Over-Voltage Interrupt </p>

</div>
</div>
<a id="ga509224a1e6e778bb9e5e14799d0c0862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga509224a1e6e778bb9e5e14799d0c0862">&#9670;&nbsp;</a></span>PMIC_TPS6594X_BUCK5_ILIM_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_BUCK5_ILIM_INT&#160;&#160;&#160;(68U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK5 Current Limit Interrupt </p>

</div>
</div>
<a id="ga78a05ca2b92ef87e6b1cf8df63fa3c1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78a05ca2b92ef87e6b1cf8df63fa3c1c">&#9670;&nbsp;</a></span>PMIC_TPS6594X_BUCK5_SC_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_BUCK5_SC_INT&#160;&#160;&#160;(69U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK5 SC Interrupt </p>

</div>
</div>
<a id="gaa16b78af411746134e959b7f44065c45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa16b78af411746134e959b7f44065c45">&#9670;&nbsp;</a></span>PMIC_TPS6594X_BUCK5_UV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_BUCK5_UV_INT&#160;&#160;&#160;(70U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK5 Under-Voltage Interrupt </p>

</div>
</div>
<a id="ga0322476e6ba7c3fbec3a97e881cb1506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0322476e6ba7c3fbec3a97e881cb1506">&#9670;&nbsp;</a></span>PMIC_TPS6594X_BUCK5_OV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_BUCK5_OV_INT&#160;&#160;&#160;(71U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK5 Over-Voltage Interrupt </p>

</div>
</div>
<a id="ga9f3ed3d25fb24385bd4dde957f0edf62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f3ed3d25fb24385bd4dde957f0edf62">&#9670;&nbsp;</a></span>PMIC_TPS6594X_BUCK4_ILIM_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_BUCK4_ILIM_INT&#160;&#160;&#160;(72U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK4 Current Limit Interrupt </p>

</div>
</div>
<a id="ga9601a9a24476986dd252383923fe5535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9601a9a24476986dd252383923fe5535">&#9670;&nbsp;</a></span>PMIC_TPS6594X_BUCK4_SC_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_BUCK4_SC_INT&#160;&#160;&#160;(73U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK4 SC Interrupt </p>

</div>
</div>
<a id="ga539413dc9484f55cb19d96a61e39e661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga539413dc9484f55cb19d96a61e39e661">&#9670;&nbsp;</a></span>PMIC_TPS6594X_BUCK4_UV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_BUCK4_UV_INT&#160;&#160;&#160;(74U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK4 Under-Voltage Interrupt </p>

</div>
</div>
<a id="gae8aef58c07d84e699ae7f6d4e0a7acb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8aef58c07d84e699ae7f6d4e0a7acb2">&#9670;&nbsp;</a></span>PMIC_TPS6594X_BUCK4_OV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_BUCK4_OV_INT&#160;&#160;&#160;(75U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK4 Over-Voltage Interrupt </p>

</div>
</div>
<a id="ga1575c69a745a911caf5863096e3f6535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1575c69a745a911caf5863096e3f6535">&#9670;&nbsp;</a></span>PMIC_TPS6594X_BUCK3_ILIM_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_BUCK3_ILIM_INT&#160;&#160;&#160;(76U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK3 Current Limit Interrupt </p>

</div>
</div>
<a id="ga456febddbdd64002a160fc40970cb9e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga456febddbdd64002a160fc40970cb9e5">&#9670;&nbsp;</a></span>PMIC_TPS6594X_BUCK3_SC_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_BUCK3_SC_INT&#160;&#160;&#160;(77U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK3 SC Interrupt </p>

</div>
</div>
<a id="gae0586649d3a072c3bb1b60f6f8ccfdc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0586649d3a072c3bb1b60f6f8ccfdc2">&#9670;&nbsp;</a></span>PMIC_TPS6594X_BUCK3_UV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_BUCK3_UV_INT&#160;&#160;&#160;(78U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK3 Under-Voltage Interrupt </p>

</div>
</div>
<a id="ga8a1a958ee6c87928147d93daab8ad2dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a1a958ee6c87928147d93daab8ad2dc">&#9670;&nbsp;</a></span>PMIC_TPS6594X_BUCK3_OV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_BUCK3_OV_INT&#160;&#160;&#160;(79U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK3 Over-Voltage Interrupt </p>

</div>
</div>
<a id="ga1bf10110bb217b998e36abd4bc937b97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bf10110bb217b998e36abd4bc937b97">&#9670;&nbsp;</a></span>PMIC_TPS6594X_BUCK2_ILIM_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_BUCK2_ILIM_INT&#160;&#160;&#160;(80U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK2 Current Limit Interrupt </p>

</div>
</div>
<a id="gab4263e19a1a9c24ca7f0b306af2a8bb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4263e19a1a9c24ca7f0b306af2a8bb5">&#9670;&nbsp;</a></span>PMIC_TPS6594X_BUCK2_SC_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_BUCK2_SC_INT&#160;&#160;&#160;(81U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK2 SC Interrupt </p>

</div>
</div>
<a id="ga73900c2c12457daf02e4ae3fd8f37d24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73900c2c12457daf02e4ae3fd8f37d24">&#9670;&nbsp;</a></span>PMIC_TPS6594X_BUCK2_UV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_BUCK2_UV_INT&#160;&#160;&#160;(82U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK2 Under-Voltage Interrupt </p>

</div>
</div>
<a id="ga8ea776baa94b3c4e9a4484c4fa5d86a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ea776baa94b3c4e9a4484c4fa5d86a7">&#9670;&nbsp;</a></span>PMIC_TPS6594X_BUCK2_OV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_BUCK2_OV_INT&#160;&#160;&#160;(83U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK2 Over-Voltage Interrupt </p>

</div>
</div>
<a id="ga093fc26d3c1453494d46a1818151e86e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga093fc26d3c1453494d46a1818151e86e">&#9670;&nbsp;</a></span>PMIC_TPS6594X_BUCK1_ILIM_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_BUCK1_ILIM_INT&#160;&#160;&#160;(84U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK1 Current Limit Interrupt </p>

</div>
</div>
<a id="ga9f51a660e033eec5ed79131352ba7086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f51a660e033eec5ed79131352ba7086">&#9670;&nbsp;</a></span>PMIC_TPS6594X_BUCK1_SC_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_BUCK1_SC_INT&#160;&#160;&#160;(85U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK1 SC Interrupt </p>

</div>
</div>
<a id="gab7cec5c82f590a89641b50fab950966a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7cec5c82f590a89641b50fab950966a">&#9670;&nbsp;</a></span>PMIC_TPS6594X_BUCK1_UV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_BUCK1_UV_INT&#160;&#160;&#160;(86U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK1 Under-Voltage Interrupt </p>

</div>
</div>
<a id="ga8bea1847df31b36b865950600d52243a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bea1847df31b36b865950600d52243a">&#9670;&nbsp;</a></span>PMIC_TPS6594X_BUCK1_OV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_BUCK1_OV_INT&#160;&#160;&#160;(87U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK1 Over-Voltage Interrupt </p>

</div>
</div>
<a id="ga263d6de9c6ac70087ec531e0e1000dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga263d6de9c6ac70087ec531e0e1000dce">&#9670;&nbsp;</a></span>PMIC_TPS6594X_SOFT_REBOOT_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_SOFT_REBOOT_INT&#160;&#160;&#160;(88U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC SOFT REBOOT Startup Interrupt </p>

</div>
</div>
<a id="ga54a70774343d894a43793e0cc3541eb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54a70774343d894a43793e0cc3541eb3">&#9670;&nbsp;</a></span>PMIC_TPS6594X_IRQ_MAX_NUM_PG_1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_IRQ_MAX_NUM_PG_1_0&#160;&#160;&#160;(88U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC Max Interrupt Number on PG1.0 </p>

</div>
</div>
<a id="ga66cba70d83418be4cdda8aa9bd5dd5f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66cba70d83418be4cdda8aa9bd5dd5f0">&#9670;&nbsp;</a></span>PMIC_TPS6594X_IRQ_MAX_NUM_PG_2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_IRQ_MAX_NUM_PG_2_0&#160;&#160;&#160;(89U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC Max Interrupt Number on PG2.0 </p>

</div>
</div>
<a id="gaa7b651a5e006b0cc1cf3e2ee36e1f749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7b651a5e006b0cc1cf3e2ee36e1f749">&#9670;&nbsp;</a></span>PMIC_TPS6594X_IRQ_GPIO_1_INT_MASK_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_IRQ_GPIO_1_INT_MASK_NUM&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga60e3d88cf24209f4f71f34f3fe3aa969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60e3d88cf24209f4f71f34f3fe3aa969">&#9670;&nbsp;</a></span>PMIC_TPS6594X_IRQ_GPIO_2_INT_MASK_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_IRQ_GPIO_2_INT_MASK_NUM&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab660d039acb6237b8e74c5ab2f125931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab660d039acb6237b8e74c5ab2f125931">&#9670;&nbsp;</a></span>PMIC_TPS6594X_IRQ_GPIO_3_INT_MASK_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_IRQ_GPIO_3_INT_MASK_NUM&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga87478b935185914b9d96a031ed644cf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87478b935185914b9d96a031ed644cf0">&#9670;&nbsp;</a></span>PMIC_TPS6594X_IRQ_GPIO_4_INT_MASK_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_IRQ_GPIO_4_INT_MASK_NUM&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1e21edc06fa872b58e64a8eb8428f259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e21edc06fa872b58e64a8eb8428f259">&#9670;&nbsp;</a></span>PMIC_TPS6594X_IRQ_GPIO_5_INT_MASK_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_IRQ_GPIO_5_INT_MASK_NUM&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad95495a51671803e4ceb97ef755c5665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad95495a51671803e4ceb97ef755c5665">&#9670;&nbsp;</a></span>PMIC_TPS6594X_IRQ_GPIO_6_INT_MASK_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_IRQ_GPIO_6_INT_MASK_NUM&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga30a8fcd6c148a10cda8f7951a997afc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30a8fcd6c148a10cda8f7951a997afc3">&#9670;&nbsp;</a></span>PMIC_TPS6594X_IRQ_GPIO_7_INT_MASK_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_IRQ_GPIO_7_INT_MASK_NUM&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac11c4ac7a54942a3b0331c3eb47dec3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac11c4ac7a54942a3b0331c3eb47dec3e">&#9670;&nbsp;</a></span>PMIC_TPS6594X_IRQ_GPIO_8_INT_MASK_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_IRQ_GPIO_8_INT_MASK_NUM&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacb88ce2a9a0d464f19f4989a1f2bde0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb88ce2a9a0d464f19f4989a1f2bde0f">&#9670;&nbsp;</a></span>PMIC_TPS6594X_IRQ_GPIO_9_INT_MASK_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_IRQ_GPIO_9_INT_MASK_NUM&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gace98f2e5fbf1b47de39930b4e1100bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace98f2e5fbf1b47de39930b4e1100bcd">&#9670;&nbsp;</a></span>PMIC_TPS6594X_IRQ_GPIO_10_INT_MASK_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_IRQ_GPIO_10_INT_MASK_NUM&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga15872d0385cb0135246ae1276f60016b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15872d0385cb0135246ae1276f60016b">&#9670;&nbsp;</a></span>PMIC_TPS6594X_IRQ_GPIO_11_INT_MASK_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_IRQ_GPIO_11_INT_MASK_NUM&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaae5230b8d841b5acb87a8f3d8c0daf9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae5230b8d841b5acb87a8f3d8c0daf9d">&#9670;&nbsp;</a></span>PMIC_LP8764X_WD_RST_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_WD_RST_INT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC WDG RESET Interrupt </p>

</div>
</div>
<a id="gab52e2d8eb248cd78cf87c9a7088893c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab52e2d8eb248cd78cf87c9a7088893c2">&#9670;&nbsp;</a></span>PMIC_LP8764X_WD_FAIL_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_WD_FAIL_INT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC WDG FAIL Interrupt </p>

</div>
</div>
<a id="ga23820979f00499a2d16ebd1c88ffa914"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23820979f00499a2d16ebd1c88ffa914">&#9670;&nbsp;</a></span>PMIC_LP8764X_WD_LONGWIN_TIMEOUT_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_WD_LONGWIN_TIMEOUT_INT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC WDG LONG WINDOW TIMEOUT Interrupt </p>

</div>
</div>
<a id="ga91a7a5416edf2e4e2c45b5620b9741bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91a7a5416edf2e4e2c45b5620b9741bf">&#9670;&nbsp;</a></span>PMIC_LP8764X_ESM_MCU_RST_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_ESM_MCU_RST_INT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC ESM MCU RESET Interrupt </p>

</div>
</div>
<a id="ga7d47b59d8a47989ea74a7010d4a4d5c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d47b59d8a47989ea74a7010d4a4d5c0">&#9670;&nbsp;</a></span>PMIC_LP8764X_ESM_MCU_FAIL_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_ESM_MCU_FAIL_INT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC ESM MCU FAIL Interrupt </p>

</div>
</div>
<a id="gaa2c3d0cd7e87db934067b85db0848f07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2c3d0cd7e87db934067b85db0848f07">&#9670;&nbsp;</a></span>PMIC_LP8764X_ESM_MCU_PIN_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_ESM_MCU_PIN_INT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC ESM MCU PIN Interrupt </p>

</div>
</div>
<a id="ga29cedff6879b76966be9b467749c8271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29cedff6879b76966be9b467749c8271">&#9670;&nbsp;</a></span>PMIC_LP8764X_NRSTOUT_SOC_READBACK_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_NRSTOUT_SOC_READBACK_INT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC NRSTOUT SOC READBACK Interrupt </p>

</div>
</div>
<a id="gaff3800cc48a7eb3c4b9347271c30ffd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff3800cc48a7eb3c4b9347271c30ffd7">&#9670;&nbsp;</a></span>PMIC_LP8764X_EN_DRV_READBACK_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_EN_DRV_READBACK_INT&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC EN DRV READBACK Interrupt </p>

</div>
</div>
<a id="ga1b921bdef3813767f6150c66ac79dc6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b921bdef3813767f6150c66ac79dc6c">&#9670;&nbsp;</a></span>PMIC_LP8764X_I2C2_ADR_ERR_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_I2C2_ADR_ERR_INT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC I2C2 ADDRESS ERROR Interrupt </p>

</div>
</div>
<a id="ga7edc6b54e2c7f3e5a921f22e7d230dc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7edc6b54e2c7f3e5a921f22e7d230dc0">&#9670;&nbsp;</a></span>PMIC_LP8764X_I2C2_CRC_ERR_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_I2C2_CRC_ERR_INT&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC I2C2 CRC ERROR Interrupt </p>

</div>
</div>
<a id="ga6a315cdcdcaa4ef3773cfad7b7d61b76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a315cdcdcaa4ef3773cfad7b7d61b76">&#9670;&nbsp;</a></span>PMIC_LP8764X_COMM_ADR_ERR_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_COMM_ADR_ERR_INT&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC I2C1/SPI COMM ADDRESS ERROR Interrupt </p>

</div>
</div>
<a id="ga1e8f68b31d8368b52f1eccca8ffd4a0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e8f68b31d8368b52f1eccca8ffd4a0b">&#9670;&nbsp;</a></span>PMIC_LP8764X_COMM_CRC_ERR_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_COMM_CRC_ERR_INT&#160;&#160;&#160;(11U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC I2C1/SPI COMM CRC ERROR Interrupt </p>

</div>
</div>
<a id="gadab45e8fbf310ce76ef24eddabe7921a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadab45e8fbf310ce76ef24eddabe7921a">&#9670;&nbsp;</a></span>PMIC_LP8764X_COMM_FRM_ERR_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_COMM_FRM_ERR_INT&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC SPI COMM FRAME ERROR Interrupt </p>

</div>
</div>
<a id="gaed89c767bc8b5b75772044c544757941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed89c767bc8b5b75772044c544757941">&#9670;&nbsp;</a></span>PMIC_LP8764X_SOC_PWR_ERR_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_SOC_PWR_ERR_INT&#160;&#160;&#160;(13U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC SOC POWER ERR Interrupt </p>

</div>
</div>
<a id="ga12545c876e5715202b5553199ee1565a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12545c876e5715202b5553199ee1565a">&#9670;&nbsp;</a></span>PMIC_LP8764X_MCU_PWR_ERR_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_MCU_PWR_ERR_INT&#160;&#160;&#160;(14U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC MCU POWER ERR Interrupt </p>

</div>
</div>
<a id="gad50eee5c235b67fbae4b1c9edf43bec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad50eee5c235b67fbae4b1c9edf43bec4">&#9670;&nbsp;</a></span>PMIC_LP8764X_ORD_SHUTDOWN_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_ORD_SHUTDOWN_INT&#160;&#160;&#160;(15U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC ORDERLY SHUTDOWN Interrupt </p>

</div>
</div>
<a id="gaa2059a1f0031b472033275bd8edc96bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2059a1f0031b472033275bd8edc96bd">&#9670;&nbsp;</a></span>PMIC_LP8764X_IMM_SHUTOWN_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_IMM_SHUTOWN_INT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC IMMEDIATE SHUTDOWN Interrupt </p>

</div>
</div>
<a id="ga0c0371373a031e78e5a11ee435614727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c0371373a031e78e5a11ee435614727">&#9670;&nbsp;</a></span>PMIC_LP8764X_PFSM_ERR_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_PFSM_ERR_INT&#160;&#160;&#160;(17U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC PFSM ERROR Interrupt </p>

</div>
</div>
<a id="gae4a36e682ea43f395c9747fced8679fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4a36e682ea43f395c9747fced8679fd">&#9670;&nbsp;</a></span>PMIC_LP8764X_VCCA_OVP_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_VCCA_OVP_INT&#160;&#160;&#160;(18U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC VCCA Over-Voltage Interrupt </p>

</div>
</div>
<a id="ga561566e9094c4456f6f7f0ae5b32e6cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga561566e9094c4456f6f7f0ae5b32e6cc">&#9670;&nbsp;</a></span>PMIC_LP8764X_TSD_IMM_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_TSD_IMM_INT&#160;&#160;&#160;(19U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC Thermal Threshold Immediate Shutdown Interrupt </p>

</div>
</div>
<a id="ga61f71806f037cffae2306dabbe47e238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61f71806f037cffae2306dabbe47e238">&#9670;&nbsp;</a></span>PMIC_LP8764X_NRSTOUT_READBACK_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_NRSTOUT_READBACK_INT&#160;&#160;&#160;(20U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC NRSTOUT Readback Error Interrupt </p>

</div>
</div>
<a id="ga0e8337c1cce892842eafdb540f768fc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e8337c1cce892842eafdb540f768fc9">&#9670;&nbsp;</a></span>PMIC_LP8764X_NINT_READBACK_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_NINT_READBACK_INT&#160;&#160;&#160;(21U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC NINT Readback Error Interrupt </p>

</div>
</div>
<a id="ga9c54055382abc66b74e071ebccd0114b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c54055382abc66b74e071ebccd0114b">&#9670;&nbsp;</a></span>PMIC_LP8764X_SPMI_ERR_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_SPMI_ERR_INT&#160;&#160;&#160;(22U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC SPMI Interface Error Interrupt </p>

</div>
</div>
<a id="ga714fbcee1fbfb57491c329a8aad63a76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga714fbcee1fbfb57491c329a8aad63a76">&#9670;&nbsp;</a></span>PMIC_LP8764X_RECOV_CNT_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_RECOV_CNT_INT&#160;&#160;&#160;(23U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC RECOV_CNT Threshold Interrupt </p>

</div>
</div>
<a id="gaff70ac492d6ce3ed64040a7be69d9846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff70ac492d6ce3ed64040a7be69d9846">&#9670;&nbsp;</a></span>PMIC_LP8764X_REG_CRC_ERR_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_REG_CRC_ERR_INT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC Register CRC Error Interrupt </p>

</div>
</div>
<a id="ga750d4179ae65ce5d1d9ef04295a7cb08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga750d4179ae65ce5d1d9ef04295a7cb08">&#9670;&nbsp;</a></span>PMIC_LP8764X_BIST_FAIL_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_BIST_FAIL_INT&#160;&#160;&#160;(25U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC LBIST/ABIST Error Interrupt </p>

</div>
</div>
<a id="gae2827681b32604dffcb88017432105d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2827681b32604dffcb88017432105d7">&#9670;&nbsp;</a></span>PMIC_LP8764X_TSD_ORD_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_TSD_ORD_INT&#160;&#160;&#160;(26U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC Thermal Shutdown Orderly Interrupt </p>

</div>
</div>
<a id="ga05b1fc858aeb1ef9e06e9952164df3c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05b1fc858aeb1ef9e06e9952164df3c0">&#9670;&nbsp;</a></span>PMIC_LP8764X_TWARN_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_TWARN_INT&#160;&#160;&#160;(27U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC Thermal Warning Interrupt </p>

</div>
</div>
<a id="ga9ec6a8bb91f0e040cc3b253a6697b7a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ec6a8bb91f0e040cc3b253a6697b7a8">&#9670;&nbsp;</a></span>PMIC_LP8764X_EXT_CLK_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_EXT_CLK_INT&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC External Clock Interrupt </p>

</div>
</div>
<a id="ga912f2b33ec126d1b80923f786b121331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga912f2b33ec126d1b80923f786b121331">&#9670;&nbsp;</a></span>PMIC_LP8764X_BIST_PASS_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_BIST_PASS_INT&#160;&#160;&#160;(29U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BIST PASS Interrupt </p>

</div>
</div>
<a id="gafac5f81eae11bd1d4ac90ca63867238e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafac5f81eae11bd1d4ac90ca63867238e">&#9670;&nbsp;</a></span>PMIC_LP8764X_FSD_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_FSD_INT&#160;&#160;&#160;(30U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC First Supply Detection Interrupt </p>

</div>
</div>
<a id="ga75336dc54e3386d8c900a24a59375848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75336dc54e3386d8c900a24a59375848">&#9670;&nbsp;</a></span>PMIC_LP8764X_ENABLE_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_ENABLE_INT&#160;&#160;&#160;(31U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC ENABLE Interrupt </p>

</div>
</div>
<a id="ga88d27f546b896f994b1ba97e31a8fc1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88d27f546b896f994b1ba97e31a8fc1f">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO8_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO8_INT&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC GPIO PIN 8 Interrupt </p>

</div>
</div>
<a id="gad1c7245bb9bdfd9a960790ce178f561c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1c7245bb9bdfd9a960790ce178f561c">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO7_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO7_INT&#160;&#160;&#160;(33U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC GPIO PIN 7 Interrupt </p>

</div>
</div>
<a id="gab57879fcfb9bf379612abf40568800b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab57879fcfb9bf379612abf40568800b4">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO6_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO6_INT&#160;&#160;&#160;(34U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC GPIO PIN 6 Interrupt </p>

</div>
</div>
<a id="ga3efb1bce01761e01c3c203483de6a8a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3efb1bce01761e01c3c203483de6a8a2">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO5_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO5_INT&#160;&#160;&#160;(35U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC GPIO PIN 5 Interrupt </p>

</div>
</div>
<a id="ga3bef8ef4d1a510e665fe5cbea4719383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bef8ef4d1a510e665fe5cbea4719383">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO4_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO4_INT&#160;&#160;&#160;(36U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC GPIO PIN 4 Interrupt </p>

</div>
</div>
<a id="gaebfd27bda713c7ec0732442f6d8e4bd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebfd27bda713c7ec0732442f6d8e4bd1">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO3_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO3_INT&#160;&#160;&#160;(37U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC GPIO PIN 3 Interrupt </p>

</div>
</div>
<a id="gae6d25b15cad21adc9ef50589b5457c9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6d25b15cad21adc9ef50589b5457c9e">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO2_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO2_INT&#160;&#160;&#160;(38U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC GPIO PIN 2 Interrupt </p>

</div>
</div>
<a id="gac31fa9ecc0f117dfd79e10adae46cb8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac31fa9ecc0f117dfd79e10adae46cb8e">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO1_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO1_INT&#160;&#160;&#160;(39U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC GPIO PIN 1 Interrupt </p>

</div>
</div>
<a id="gaa961943a2e843ff1828289a80001e033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa961943a2e843ff1828289a80001e033">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO10_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO10_INT&#160;&#160;&#160;(40U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC GPIO PIN 10 Interrupt </p>

</div>
</div>
<a id="ga8d1c3ecd9239e4e71b3516da0ff5b8f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d1c3ecd9239e4e71b3516da0ff5b8f4">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO9_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO9_INT&#160;&#160;&#160;(41U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC GPIO PIN 9 Interrupt </p>

</div>
</div>
<a id="ga82f78759b8b6851b8da85bd82425c0fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82f78759b8b6851b8da85bd82425c0fb">&#9670;&nbsp;</a></span>PMIC_LP8764X_VMON2_RV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_VMON2_RV_INT&#160;&#160;&#160;(42U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC VMON2 Residual Voltage Threshold Interrupt </p>

</div>
</div>
<a id="ga7954c4bda1844b2eb034181ce46e474b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7954c4bda1844b2eb034181ce46e474b">&#9670;&nbsp;</a></span>PMIC_LP8764X_VMON2_UV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_VMON2_UV_INT&#160;&#160;&#160;(43U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC VMON2 Under-Voltage Interrupt </p>

</div>
</div>
<a id="gac803b93be3c680475e345682f3ed269c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac803b93be3c680475e345682f3ed269c">&#9670;&nbsp;</a></span>PMIC_LP8764X_VMON2_OV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_VMON2_OV_INT&#160;&#160;&#160;(44U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC VMON2 Over-Voltage Interrupt </p>

</div>
</div>
<a id="gade34a00180677fb483c50bcfcf6d2aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade34a00180677fb483c50bcfcf6d2aec">&#9670;&nbsp;</a></span>PMIC_LP8764X_VMON1_RV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_VMON1_RV_INT&#160;&#160;&#160;(45U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC VMON1 Residual Voltage Threshold Interrupt </p>

</div>
</div>
<a id="gad271691fb6222aede9b9bd2f578a8527"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad271691fb6222aede9b9bd2f578a8527">&#9670;&nbsp;</a></span>PMIC_LP8764X_VMON1_UV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_VMON1_UV_INT&#160;&#160;&#160;(46U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC VMON1 Under-Voltage Interrupt </p>

</div>
</div>
<a id="gaf2920a4e416fed2de37503494571c2db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2920a4e416fed2de37503494571c2db">&#9670;&nbsp;</a></span>PMIC_LP8764X_VMON1_OV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_VMON1_OV_INT&#160;&#160;&#160;(47U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC VMON1 Over-Voltage Interrupt </p>

</div>
</div>
<a id="ga2c2072809c2bb894bad699e7836fabda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c2072809c2bb894bad699e7836fabda">&#9670;&nbsp;</a></span>PMIC_LP8764X_VCCA_UV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_VCCA_UV_INT&#160;&#160;&#160;(48U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC VCCA Under-Voltage Interrupt </p>

</div>
</div>
<a id="ga23ac58124fedc53a63ccbf3388170f2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23ac58124fedc53a63ccbf3388170f2a">&#9670;&nbsp;</a></span>PMIC_LP8764X_VCCA_OV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_VCCA_OV_INT&#160;&#160;&#160;(49U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC VCCA Over-Voltage Interrupt </p>

</div>
</div>
<a id="ga2950ad6c0acafafa241a2adeb89ab6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2950ad6c0acafafa241a2adeb89ab6b6">&#9670;&nbsp;</a></span>PMIC_LP8764X_BUCK4_ILIM_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_BUCK4_ILIM_INT&#160;&#160;&#160;(50U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK4 Current Limit Interrupt </p>

</div>
</div>
<a id="ga085da4fe8b38575df7984eda2f5518f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga085da4fe8b38575df7984eda2f5518f9">&#9670;&nbsp;</a></span>PMIC_LP8764X_BUCK4_SC_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_BUCK4_SC_INT&#160;&#160;&#160;(51U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK4 SC Interrupt </p>

</div>
</div>
<a id="gaaaa678679e0d554a8161fbd36b13bb2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaa678679e0d554a8161fbd36b13bb2a">&#9670;&nbsp;</a></span>PMIC_LP8764X_BUCK4_UV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_BUCK4_UV_INT&#160;&#160;&#160;(52U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK4 Under-Voltage Interrupt </p>

</div>
</div>
<a id="ga34c3e50ee9eb7cb4a3978ce0b49c55b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34c3e50ee9eb7cb4a3978ce0b49c55b6">&#9670;&nbsp;</a></span>PMIC_LP8764X_BUCK4_OV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_BUCK4_OV_INT&#160;&#160;&#160;(53U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK4 Over-Voltage Interrupt </p>

</div>
</div>
<a id="gaa14b118d8cfcd7ae77dbc4f421cc0a70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa14b118d8cfcd7ae77dbc4f421cc0a70">&#9670;&nbsp;</a></span>PMIC_LP8764X_BUCK3_ILIM_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_BUCK3_ILIM_INT&#160;&#160;&#160;(54U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK3 Current Limit Interrupt </p>

</div>
</div>
<a id="gae35a18761c3aef2bf6ea6b6cc121f7f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae35a18761c3aef2bf6ea6b6cc121f7f7">&#9670;&nbsp;</a></span>PMIC_LP8764X_BUCK3_SC_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_BUCK3_SC_INT&#160;&#160;&#160;(55U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK3 SC Interrupt </p>

</div>
</div>
<a id="ga80f7476c9e2c4b3d0845cbf1861fa5bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80f7476c9e2c4b3d0845cbf1861fa5bd">&#9670;&nbsp;</a></span>PMIC_LP8764X_BUCK3_UV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_BUCK3_UV_INT&#160;&#160;&#160;(56U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK3 Under-Voltage Interrupt </p>

</div>
</div>
<a id="ga6ef5a4c12d8376226fecf114f9d8590f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ef5a4c12d8376226fecf114f9d8590f">&#9670;&nbsp;</a></span>PMIC_LP8764X_BUCK3_OV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_BUCK3_OV_INT&#160;&#160;&#160;(57U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK4 Over-Voltage Interrupt </p>

</div>
</div>
<a id="ga73a9fcd3e479916a36a28028bf7fb2d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73a9fcd3e479916a36a28028bf7fb2d3">&#9670;&nbsp;</a></span>PMIC_LP8764X_BUCK2_ILIM_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_BUCK2_ILIM_INT&#160;&#160;&#160;(58U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK2 Current Limit Interrupt </p>

</div>
</div>
<a id="ga69609aff7635d162d47a8e40d8c244bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69609aff7635d162d47a8e40d8c244bc">&#9670;&nbsp;</a></span>PMIC_LP8764X_BUCK2_SC_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_BUCK2_SC_INT&#160;&#160;&#160;(59U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK2 SC Interrupt </p>

</div>
</div>
<a id="ga2bdbc7f7419aba49430439a2c7c275b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bdbc7f7419aba49430439a2c7c275b0">&#9670;&nbsp;</a></span>PMIC_LP8764X_BUCK2_UV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_BUCK2_UV_INT&#160;&#160;&#160;(60U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK2 Under-Voltage Interrupt </p>

</div>
</div>
<a id="gaa3afcdb24c8b8562e7f17f30b33206e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3afcdb24c8b8562e7f17f30b33206e6">&#9670;&nbsp;</a></span>PMIC_LP8764X_BUCK2_OV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_BUCK2_OV_INT&#160;&#160;&#160;(61U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK2 Over-Voltage Interrupt </p>

</div>
</div>
<a id="ga92ad3c09c6885307084d0bb967b9e7be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92ad3c09c6885307084d0bb967b9e7be">&#9670;&nbsp;</a></span>PMIC_LP8764X_BUCK1_ILIM_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_BUCK1_ILIM_INT&#160;&#160;&#160;(62U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK1 Current Limit Interrupt </p>

</div>
</div>
<a id="gaabf05c88c1294d1adf096d4f5307ad2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabf05c88c1294d1adf096d4f5307ad2b">&#9670;&nbsp;</a></span>PMIC_LP8764X_BUCK1_SC_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_BUCK1_SC_INT&#160;&#160;&#160;(63U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK1 SC Interrupt </p>

</div>
</div>
<a id="ga27d62d551d6fb393454a87371257ea13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27d62d551d6fb393454a87371257ea13">&#9670;&nbsp;</a></span>PMIC_LP8764X_BUCK1_UV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_BUCK1_UV_INT&#160;&#160;&#160;(64U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK1 Under-Voltage Interrupt </p>

</div>
</div>
<a id="ga5d4fc28a398a72eb63cd7a77f9183a57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d4fc28a398a72eb63cd7a77f9183a57">&#9670;&nbsp;</a></span>PMIC_LP8764X_BUCK1_OV_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_BUCK1_OV_INT&#160;&#160;&#160;(65U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC BUCK1 Over-Voltage Interrupt </p>

</div>
</div>
<a id="ga39e649c10a2511e005b4f201e2368048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39e649c10a2511e005b4f201e2368048">&#9670;&nbsp;</a></span>PMIC_LP8764X_SOFT_REBOOT_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_SOFT_REBOOT_INT&#160;&#160;&#160;(66U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC SOFT REBOOT Startup Interrupt </p>

</div>
</div>
<a id="ga4763447e15bdf13519a85a1b2d451720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4763447e15bdf13519a85a1b2d451720">&#9670;&nbsp;</a></span>PMIC_LP8764X_IRQ_MAX_NUM_PG_1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_IRQ_MAX_NUM_PG_1_0&#160;&#160;&#160;(66U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC Max Interrupt Number on PG1.0 </p>

</div>
</div>
<a id="ga6640a34f5c33e2a7b311f6ff079bfb1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6640a34f5c33e2a7b311f6ff079bfb1f">&#9670;&nbsp;</a></span>PMIC_LP8764X_IRQ_MAX_NUM_PG_2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_IRQ_MAX_NUM_PG_2_0&#160;&#160;&#160;(67U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMIC Max Interrupt Number on PG2.0 </p>

</div>
</div>
<a id="ga7f52c575522d7ba014851e441db7badf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f52c575522d7ba014851e441db7badf">&#9670;&nbsp;</a></span>PMIC_LP8764X_IRQ_GPIO_1_INT_MASK_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_IRQ_GPIO_1_INT_MASK_NUM&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga55ed2ee3d7c32c5a70d41f501c961da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55ed2ee3d7c32c5a70d41f501c961da5">&#9670;&nbsp;</a></span>PMIC_LP8764X_IRQ_GPIO_2_INT_MASK_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_IRQ_GPIO_2_INT_MASK_NUM&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaa48e08c92de3fff19cdc517a974165c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa48e08c92de3fff19cdc517a974165c">&#9670;&nbsp;</a></span>PMIC_LP8764X_IRQ_GPIO_3_INT_MASK_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_IRQ_GPIO_3_INT_MASK_NUM&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae52d38459d7084ea292087ac205db54f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae52d38459d7084ea292087ac205db54f">&#9670;&nbsp;</a></span>PMIC_LP8764X_IRQ_GPIO_4_INT_MASK_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_IRQ_GPIO_4_INT_MASK_NUM&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6784eabf808422ebbcc97a1b10e68c50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6784eabf808422ebbcc97a1b10e68c50">&#9670;&nbsp;</a></span>PMIC_LP8764X_IRQ_GPIO_5_INT_MASK_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_IRQ_GPIO_5_INT_MASK_NUM&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2187468927c23da5ce15cebdb207b6a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2187468927c23da5ce15cebdb207b6a8">&#9670;&nbsp;</a></span>PMIC_LP8764X_IRQ_GPIO_6_INT_MASK_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_IRQ_GPIO_6_INT_MASK_NUM&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1c2a2a2e2c661f6aee5222bc54118f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c2a2a2e2c661f6aee5222bc54118f1a">&#9670;&nbsp;</a></span>PMIC_LP8764X_IRQ_GPIO_7_INT_MASK_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_IRQ_GPIO_7_INT_MASK_NUM&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaaa3396daa0e0844d7a94703f1024549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaa3396daa0e0844d7a94703f1024549">&#9670;&nbsp;</a></span>PMIC_LP8764X_IRQ_GPIO_8_INT_MASK_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_IRQ_GPIO_8_INT_MASK_NUM&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7853fd02d55840266cd0acba5fa67152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7853fd02d55840266cd0acba5fa67152">&#9670;&nbsp;</a></span>PMIC_LP8764X_IRQ_GPIO_9_INT_MASK_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_IRQ_GPIO_9_INT_MASK_NUM&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab25b9db95def8c8ec79024144671c852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab25b9db95def8c8ec79024144671c852">&#9670;&nbsp;</a></span>PMIC_LP8764X_IRQ_GPIO_10_INT_MASK_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_IRQ_GPIO_10_INT_MASK_NUM&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gaea5c9294fe76d7a7265a77617e17eaa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea5c9294fe76d7a7265a77617e17eaa0">&#9670;&nbsp;</a></span>Pmic_irqGetErrStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Pmic_irqGetErrStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *&#160;</td>
          <td class="paramname"><em>pPmicCoreHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structPmic__IrqStatus__t.html">Pmic_IrqStatus_t</a> *&#160;</td>
          <td class="paramname"><em>pErrStat</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const bool&#160;</td>
          <td class="paramname"><em>clearIRQ</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to read Error status. </p>
<p>Requirement: REQ_TAG(PDK-5805), REQ_TAG(PDK-5842), REQ_TAG(PDK-5832), REQ_TAG(PDK-5838), REQ_TAG(PDK-5852), REQ_TAG(PDK-5834), REQ_TAG(PDK-5806), REQ_TAG(PDK-5828), REQ_TAG(PDK-5807), REQ_TAG(PDK-5846), REQ_TAG(PDK-5812), REQ_TAG(PDK-5830), REQ_TAG(PDK-5835), REQ_TAG(PDK-5836), REQ_TAG(PDK-5845), REQ_TAG(PDK-9147), REQ_TAG(PDK-9148), REQ_TAG(PDK-9149), REQ_TAG(PDK-9113), REQ_TAG(PDK-9120), REQ_TAG(PDK-9122), REQ_TAG(PDK-9159), REQ_TAG(PDK-9329) Design: did_pmic_irq_cfg_readback Architecture: aid_pmic_irq_cfg </p><pre class="fragment">     This function does the following:
        1. This function gets the interrupt status by reading pmic
           IRQ register as per IRQ hierarchy defined in device TRM.
        2. Decipher error from top register to actual error code.
        3. Store the status of all Interrupts.
        4. Support clearing interrupts depends on clearIRQ flag.
     Note: Application has to ensure to clear the interrupts after the
           interrupt has been serviced. If the interrupts are not cleared
           after the interrupt had been serviced then Application will
           not get any further interrupts which results in event miss
</pre><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pPmicCoreHandle</td><td>[IN] PMIC Interface Handle. </td></tr>
    <tr><td class="paramname">pErrStat</td><td>[OUT] Pointer to store Error status. </td></tr>
    <tr><td class="paramname">clearIRQ</td><td>[IN] Flag to clear Interrupt status after deciphering the interrupt status. For valid values: <a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#Pmic_IrqClearFlag">Pmic_IrqClearFlag</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">PMIC_ST_SUCCESS</td><td>in case of success or appropriate error code. For valid values: <a class="el" href="group__DRV__PMIC__API__MODULE.html#Pmic_ErrorCodes">Pmic_ErrorCodes</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga92f8a1baeb53e58bfae564b9ceeab4c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92f8a1baeb53e58bfae564b9ceeab4c5">&#9670;&nbsp;</a></span>Pmic_irqClrErrStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Pmic_irqClrErrStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *&#160;</td>
          <td class="paramname"><em>pPmicCoreHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>irqNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to clear Error status. </p>
<p>Requirement: REQ_TAG(PDK-5805), REQ_TAG(PDK-9113), REQ_TAG(PDK-9120) Design: did_pmic_irq_cfg_readback Architecture: aid_pmic_irq_cfg </p><pre class="fragment">     This function does the following:
     1. This function clears the IRQ status in PMIC register for a given
        IRQ Number.
     2. Validates given IRQ Number and find the IRQ register that is
        to be cleared.
     3. Expected to be called after an IRQ status is deciphered by
        Pmic_irqGetErrStatus().
</pre><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pPmicCoreHandle</td><td>[IN] PMIC Interface Handle. </td></tr>
    <tr><td class="paramname">irqNum</td><td>[IN] Interrupt number to clear the status. For Valid values: <a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#Pmic_tps6594x_IrqNum">Pmic_tps6594x_IrqNum</a> for TPS6594x LEO PMIC, <a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#Pmic_lp8764x_IrqNum">Pmic_lp8764x_IrqNum</a> for LP8764x HERA PMIC, <a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#Pmic_IrqNum">Pmic_IrqNum</a> for all interrupts except gpio. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">PMIC_ST_SUCCESS</td><td>in case of success or appropriate error code. For valid values: <a class="el" href="group__DRV__PMIC__API__MODULE.html#Pmic_ErrorCodes">Pmic_ErrorCodes</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaea18bf8a24da019dfe259ae1b448107d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea18bf8a24da019dfe259ae1b448107d">&#9670;&nbsp;</a></span>Pmic_irqMaskIntr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Pmic_irqMaskIntr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *&#160;</td>
          <td class="paramname"><em>pPmicCoreHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>irqNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const bool&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to mask/unmask interrupts. </p>
<p>Requirement: REQ_TAG(PDK-5805) Design: did_pmic_irq_cfg_readback Architecture: aid_pmic_irq_cfg </p><pre class="fragment">     This function does the following:
     1. This function mask/unmask the given IRQ Number.
     2. Validates given IRQ Number and find the IRQ register that
        is to be masked/unmasked.
</pre><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pPmicCoreHandle</td><td>[IN] PMIC Interface Handle. </td></tr>
    <tr><td class="paramname">irqNum</td><td>[IN] Interrupt number to be masked. For Valid values: <a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#Pmic_tps6594x_IrqNum">Pmic_tps6594x_IrqNum</a> for TPS6594x LEO PMIC, <a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#Pmic_lp8764x_IrqNum">Pmic_lp8764x_IrqNum</a> for LP8764x HERA PMIC, <a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#Pmic_IrqNum">Pmic_IrqNum</a> for all interrupts except gpio. </td></tr>
    <tr><td class="paramname">mask</td><td>[IN] Parameter to mask/unmask INTR. For valid values: <a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#Pmic_IrqMaskFlag">Pmic_IrqMaskFlag</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">PMIC_ST_SUCCESS</td><td>in case of success or appropriate error code. For valid values: <a class="el" href="group__DRV__PMIC__API__MODULE.html#Pmic_ErrorCodes">Pmic_ErrorCodes</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga574bcba565a4ff89a81a0ec435373ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga574bcba565a4ff89a81a0ec435373ce2">&#9670;&nbsp;</a></span>Pmic_getNextErrorStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Pmic_getNextErrorStatus </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *&#160;</td>
          <td class="paramname"><em>pPmicCoreHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structPmic__IrqStatus__t.html">Pmic_IrqStatus_t</a> *&#160;</td>
          <td class="paramname"><em>pErrStat</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>pIrqNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to extract each Error status. </p>
<p>Requirement: REQ_TAG(PDK-5805) Design: did_pmic_irq_cfg_readback Architecture: aid_pmic_irq_cfg </p><pre class="fragment">     This function is used to extract each Error status from pErrStat
     as per the hierarchy given in the TRM. This function clears the
     Error status after the status is extracted. This API is expected to
     be called after Pmic_irqGetErrStatus.
</pre><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pPmicCoreHandle</td><td>[IN] PMIC Interface Handle. </td></tr>
    <tr><td class="paramname">pErrStat</td><td>[IN] Pointer containing Error Status. </td></tr>
    <tr><td class="paramname">pIrqNum</td><td>[OUT] Pointer to store the IRQ Number extracted For TPS6594x LEO: <a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#Pmic_tps6594x_IrqNum">Pmic_tps6594x_IrqNum</a>. For LP8764x HERA: <a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#Pmic_lp8764x_IrqNum">Pmic_lp8764x_IrqNum</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">PMIC_ST_SUCCESS</td><td>in case of success or appropriate error code. For valid values <a class="el" href="group__DRV__PMIC__API__MODULE.html#Pmic_ErrorCodes">Pmic_ErrorCodes</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4a472385717b8c9c892a1fad074f8d46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a472385717b8c9c892a1fad074f8d46">&#9670;&nbsp;</a></span>Pmic_irqGpioMaskIntr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Pmic_irqGpioMaskIntr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *&#160;</td>
          <td class="paramname"><em>pPmicCoreHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>irqGpioNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const bool&#160;</td>
          <td class="paramname"><em>mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>gpioIntrType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to mask/unmask GPIO interrupts. </p>
<p>Requirement: REQ_TAG(PDK-5812) Design: did_pmic_irq_cfg_readback Architecture: aid_pmic_irq_cfg </p><pre class="fragment">     This function is used to Mask or Unmask GPIO Rise and Fall
     Interrupts based on the GPIO IRQ Number.
</pre><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pPmicCoreHandle</td><td>[IN] PMIC Interface Handle. </td></tr>
    <tr><td class="paramname">irqGpioNum</td><td>[IN] GPIO Interrupt to be masked/unmasked. For Valid values: <a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#Pmic_tps6594x_IrqGpioNum">Pmic_tps6594x_IrqGpioNum</a> for TPS6594x LEO PMIC, <a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#Pmic_lp8764x_IrqGpioNum">Pmic_lp8764x_IrqGpioNum</a> for LP8764x HERA PMIC, <a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#Pmic_IrqGpioNum">Pmic_IrqGpioNum</a> for all gpio interrupts. </td></tr>
    <tr><td class="paramname">mask</td><td>[IN] Parameter to mask/unmask INTR. Valid values: <a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#Pmic_IrqMaskFlag">Pmic_IrqMaskFlag</a>. </td></tr>
    <tr><td class="paramname">gpioIntrType</td><td>[IN] Parameter to mask GPIO RISE and FALL Interrupt. Valid values: <a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#Pmic_IrqGpioIntrType">Pmic_IrqGpioIntrType</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">PMIC_ST_SUCCESS</td><td>in case of success or appropriate error code. For valid values <a class="el" href="group__DRV__PMIC__API__MODULE.html#Pmic_ErrorCodes">Pmic_ErrorCodes</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga03e956ad7b092de4494b1158fe003670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03e956ad7b092de4494b1158fe003670">&#9670;&nbsp;</a></span>Pmic_irqGetMaskIntrStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Pmic_irqGetMaskIntrStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *&#160;</td>
          <td class="paramname"><em>pPmicCoreHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>irqNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool *&#160;</td>
          <td class="paramname"><em>pMaskStatus</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to read the status of PMIC interrupts is masked or not. </p>
<p>Requirement: REQ_TAG(PDK-9153) Design: did_pmic_irq_mask_status Architecture: aid_pmic_irq_cfg </p><pre class="fragment">     This function does the following:
     1. This function reads the status of interrupt is masked or not for
        the given IRQ Number.
     2. Validates given IRQ Number and find the IRQ register to check
        the status of interrupt is masked or not
</pre><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pPmicCoreHandle</td><td>[IN] PMIC Interface Handle. </td></tr>
    <tr><td class="paramname">irqNum</td><td>[IN] Interrupt number to be masked. For Valid values: <a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#Pmic_tps6594x_IrqNum">Pmic_tps6594x_IrqNum</a> for TPS6594x LEO PMIC, <a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#Pmic_lp8764x_IrqNum">Pmic_lp8764x_IrqNum</a> for LP8764x HERA PMIC, </td></tr>
    <tr><td class="paramname">pMaskStatus</td><td>[OUT] Pointer to hold the status of interrupt is masked or not For Valid values: <a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#Pmic_IrqMaskFlag">Pmic_IrqMaskFlag</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">PMIC_ST_SUCCESS</td><td>in case of success or appropriate error code. For valid values: <a class="el" href="group__DRV__PMIC__API__MODULE.html#Pmic_ErrorCodes">Pmic_ErrorCodes</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6bbf5beff5e8c16b0a0668f9c3abf028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bbf5beff5e8c16b0a0668f9c3abf028">&#9670;&nbsp;</a></span>Pmic_irqGetGpioMaskIntr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Pmic_irqGetGpioMaskIntr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *&#160;</td>
          <td class="paramname"><em>pPmicCoreHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>irqGpioNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>gpioIntrType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool *&#160;</td>
          <td class="paramname"><em>pRiseIntrMaskStat</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool *&#160;</td>
          <td class="paramname"><em>pFallIntrMaskStat</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to read the status of PMIC GPIO interrupts is masked or not. </p>
<p>Requirement: REQ_TAG(PDK-9152) Design: did_pmic_irq_mask_status Architecture: aid_pmic_irq_cfg </p><pre class="fragment">     This function reads the status of GPIO Rise and Fall interrupt is
     masked or not for the given GPIO IRQ Number
</pre><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pPmicCoreHandle</td><td>[IN] PMIC Interface Handle. </td></tr>
    <tr><td class="paramname">irqGpioNum</td><td>[IN] GPIO Interrupt to be masked/unmasked. For Valid values: <a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#Pmic_tps6594x_IrqGpioNum">Pmic_tps6594x_IrqGpioNum</a> for TPS6594x LEO PMIC, <a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#Pmic_lp8764x_IrqGpioNum">Pmic_lp8764x_IrqGpioNum</a> for LP8764x HERA PMIC, </td></tr>
    <tr><td class="paramname">gpioIntrType</td><td>[IN] Parameter to mask GPIO RISE and FALL Interrupt. Valid values: <a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#Pmic_IrqGpioIntrType">Pmic_IrqGpioIntrType</a>. </td></tr>
    <tr><td class="paramname">pRiseIntrMaskStat</td><td>[OUT] Pointer to hold status of GPIO Rise Interrupt is masked or not Valid only when gpioIntrType is PMIC_IRQ_GPIO_RISE_INT_TYPE or PMIC_IRQ_GPIO_RISE_FALL_INT_TYPE For Valid values: <a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#Pmic_IrqMaskFlag">Pmic_IrqMaskFlag</a> </td></tr>
    <tr><td class="paramname">pFallIntrMaskStat</td><td>[OUT] Pointer to hold status of GPIO Fall Interrupt is masked or not Valid only when gpioIntrType is PMIC_IRQ_GPIO_FALL_INT_TYPE or PMIC_IRQ_GPIO_RISE_FALL_INT_TYPE For Valid values: <a class="el" href="group__DRV__PMIC__IRQ__MODULE.html#Pmic_IrqMaskFlag">Pmic_IrqMaskFlag</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">PMIC_ST_SUCCESS</td><td>in case of success or appropriate error code. For valid values <a class="el" href="group__DRV__PMIC__API__MODULE.html#Pmic_ErrorCodes">Pmic_ErrorCodes</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
