
RTOS_ADC_PWM_ULTRASON.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c804  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000684  0800c9a8  0800c9a8  0001c9a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d02c  0800d02c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800d02c  0800d02c  0001d02c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d034  0800d034  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d034  0800d034  0001d034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d038  0800d038  0001d038  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800d03c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000030bc  200001e0  0800d21c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000329c  0800d21c  0002329c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d2e8  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003915  00000000  00000000  0003d4f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001868  00000000  00000000  00040e10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001738  00000000  00000000  00042678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004ba5  00000000  00000000  00043db0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019d37  00000000  00000000  00048955  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a7073  00000000  00000000  0006268c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001096ff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000079ac  00000000  00000000  00109750  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c98c 	.word	0x0800c98c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800c98c 	.word	0x0800c98c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b974 	b.w	8000ef8 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468e      	mov	lr, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d14d      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c36:	428a      	cmp	r2, r1
 8000c38:	4694      	mov	ip, r2
 8000c3a:	d969      	bls.n	8000d10 <__udivmoddi4+0xe8>
 8000c3c:	fab2 f282 	clz	r2, r2
 8000c40:	b152      	cbz	r2, 8000c58 <__udivmoddi4+0x30>
 8000c42:	fa01 f302 	lsl.w	r3, r1, r2
 8000c46:	f1c2 0120 	rsb	r1, r2, #32
 8000c4a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c4e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c52:	ea41 0e03 	orr.w	lr, r1, r3
 8000c56:	4094      	lsls	r4, r2
 8000c58:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c5c:	0c21      	lsrs	r1, r4, #16
 8000c5e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c62:	fa1f f78c 	uxth.w	r7, ip
 8000c66:	fb08 e316 	mls	r3, r8, r6, lr
 8000c6a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c6e:	fb06 f107 	mul.w	r1, r6, r7
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c7e:	f080 811f 	bcs.w	8000ec0 <__udivmoddi4+0x298>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 811c 	bls.w	8000ec0 <__udivmoddi4+0x298>
 8000c88:	3e02      	subs	r6, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a5b      	subs	r3, r3, r1
 8000c8e:	b2a4      	uxth	r4, r4
 8000c90:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c94:	fb08 3310 	mls	r3, r8, r0, r3
 8000c98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c9c:	fb00 f707 	mul.w	r7, r0, r7
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	d90a      	bls.n	8000cba <__udivmoddi4+0x92>
 8000ca4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cac:	f080 810a 	bcs.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb0:	42a7      	cmp	r7, r4
 8000cb2:	f240 8107 	bls.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb6:	4464      	add	r4, ip
 8000cb8:	3802      	subs	r0, #2
 8000cba:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cbe:	1be4      	subs	r4, r4, r7
 8000cc0:	2600      	movs	r6, #0
 8000cc2:	b11d      	cbz	r5, 8000ccc <__udivmoddi4+0xa4>
 8000cc4:	40d4      	lsrs	r4, r2
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e9c5 4300 	strd	r4, r3, [r5]
 8000ccc:	4631      	mov	r1, r6
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0xc2>
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	f000 80ef 	beq.w	8000eba <__udivmoddi4+0x292>
 8000cdc:	2600      	movs	r6, #0
 8000cde:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce2:	4630      	mov	r0, r6
 8000ce4:	4631      	mov	r1, r6
 8000ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cea:	fab3 f683 	clz	r6, r3
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	d14a      	bne.n	8000d88 <__udivmoddi4+0x160>
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d302      	bcc.n	8000cfc <__udivmoddi4+0xd4>
 8000cf6:	4282      	cmp	r2, r0
 8000cf8:	f200 80f9 	bhi.w	8000eee <__udivmoddi4+0x2c6>
 8000cfc:	1a84      	subs	r4, r0, r2
 8000cfe:	eb61 0303 	sbc.w	r3, r1, r3
 8000d02:	2001      	movs	r0, #1
 8000d04:	469e      	mov	lr, r3
 8000d06:	2d00      	cmp	r5, #0
 8000d08:	d0e0      	beq.n	8000ccc <__udivmoddi4+0xa4>
 8000d0a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d0e:	e7dd      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000d10:	b902      	cbnz	r2, 8000d14 <__udivmoddi4+0xec>
 8000d12:	deff      	udf	#255	; 0xff
 8000d14:	fab2 f282 	clz	r2, r2
 8000d18:	2a00      	cmp	r2, #0
 8000d1a:	f040 8092 	bne.w	8000e42 <__udivmoddi4+0x21a>
 8000d1e:	eba1 010c 	sub.w	r1, r1, ip
 8000d22:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d26:	fa1f fe8c 	uxth.w	lr, ip
 8000d2a:	2601      	movs	r6, #1
 8000d2c:	0c20      	lsrs	r0, r4, #16
 8000d2e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d32:	fb07 1113 	mls	r1, r7, r3, r1
 8000d36:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d3a:	fb0e f003 	mul.w	r0, lr, r3
 8000d3e:	4288      	cmp	r0, r1
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0x12c>
 8000d42:	eb1c 0101 	adds.w	r1, ip, r1
 8000d46:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d4a:	d202      	bcs.n	8000d52 <__udivmoddi4+0x12a>
 8000d4c:	4288      	cmp	r0, r1
 8000d4e:	f200 80cb 	bhi.w	8000ee8 <__udivmoddi4+0x2c0>
 8000d52:	4643      	mov	r3, r8
 8000d54:	1a09      	subs	r1, r1, r0
 8000d56:	b2a4      	uxth	r4, r4
 8000d58:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d5c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d60:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d64:	fb0e fe00 	mul.w	lr, lr, r0
 8000d68:	45a6      	cmp	lr, r4
 8000d6a:	d908      	bls.n	8000d7e <__udivmoddi4+0x156>
 8000d6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d70:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d74:	d202      	bcs.n	8000d7c <__udivmoddi4+0x154>
 8000d76:	45a6      	cmp	lr, r4
 8000d78:	f200 80bb 	bhi.w	8000ef2 <__udivmoddi4+0x2ca>
 8000d7c:	4608      	mov	r0, r1
 8000d7e:	eba4 040e 	sub.w	r4, r4, lr
 8000d82:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d86:	e79c      	b.n	8000cc2 <__udivmoddi4+0x9a>
 8000d88:	f1c6 0720 	rsb	r7, r6, #32
 8000d8c:	40b3      	lsls	r3, r6
 8000d8e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d92:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d96:	fa20 f407 	lsr.w	r4, r0, r7
 8000d9a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d9e:	431c      	orrs	r4, r3
 8000da0:	40f9      	lsrs	r1, r7
 8000da2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000da6:	fa00 f306 	lsl.w	r3, r0, r6
 8000daa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dae:	0c20      	lsrs	r0, r4, #16
 8000db0:	fa1f fe8c 	uxth.w	lr, ip
 8000db4:	fb09 1118 	mls	r1, r9, r8, r1
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	fb08 f00e 	mul.w	r0, r8, lr
 8000dc0:	4288      	cmp	r0, r1
 8000dc2:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc6:	d90b      	bls.n	8000de0 <__udivmoddi4+0x1b8>
 8000dc8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dcc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dd0:	f080 8088 	bcs.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dd4:	4288      	cmp	r0, r1
 8000dd6:	f240 8085 	bls.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dda:	f1a8 0802 	sub.w	r8, r8, #2
 8000dde:	4461      	add	r1, ip
 8000de0:	1a09      	subs	r1, r1, r0
 8000de2:	b2a4      	uxth	r4, r4
 8000de4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000de8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dec:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000df0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000df4:	458e      	cmp	lr, r1
 8000df6:	d908      	bls.n	8000e0a <__udivmoddi4+0x1e2>
 8000df8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dfc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e00:	d26c      	bcs.n	8000edc <__udivmoddi4+0x2b4>
 8000e02:	458e      	cmp	lr, r1
 8000e04:	d96a      	bls.n	8000edc <__udivmoddi4+0x2b4>
 8000e06:	3802      	subs	r0, #2
 8000e08:	4461      	add	r1, ip
 8000e0a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e0e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e12:	eba1 010e 	sub.w	r1, r1, lr
 8000e16:	42a1      	cmp	r1, r4
 8000e18:	46c8      	mov	r8, r9
 8000e1a:	46a6      	mov	lr, r4
 8000e1c:	d356      	bcc.n	8000ecc <__udivmoddi4+0x2a4>
 8000e1e:	d053      	beq.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e20:	b15d      	cbz	r5, 8000e3a <__udivmoddi4+0x212>
 8000e22:	ebb3 0208 	subs.w	r2, r3, r8
 8000e26:	eb61 010e 	sbc.w	r1, r1, lr
 8000e2a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e2e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e32:	40f1      	lsrs	r1, r6
 8000e34:	431f      	orrs	r7, r3
 8000e36:	e9c5 7100 	strd	r7, r1, [r5]
 8000e3a:	2600      	movs	r6, #0
 8000e3c:	4631      	mov	r1, r6
 8000e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e42:	f1c2 0320 	rsb	r3, r2, #32
 8000e46:	40d8      	lsrs	r0, r3
 8000e48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e4c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e50:	4091      	lsls	r1, r2
 8000e52:	4301      	orrs	r1, r0
 8000e54:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e58:	fa1f fe8c 	uxth.w	lr, ip
 8000e5c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e60:	fb07 3610 	mls	r6, r7, r0, r3
 8000e64:	0c0b      	lsrs	r3, r1, #16
 8000e66:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e6a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e6e:	429e      	cmp	r6, r3
 8000e70:	fa04 f402 	lsl.w	r4, r4, r2
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x260>
 8000e76:	eb1c 0303 	adds.w	r3, ip, r3
 8000e7a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e7e:	d22f      	bcs.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e80:	429e      	cmp	r6, r3
 8000e82:	d92d      	bls.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e84:	3802      	subs	r0, #2
 8000e86:	4463      	add	r3, ip
 8000e88:	1b9b      	subs	r3, r3, r6
 8000e8a:	b289      	uxth	r1, r1
 8000e8c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e90:	fb07 3316 	mls	r3, r7, r6, r3
 8000e94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e98:	fb06 f30e 	mul.w	r3, r6, lr
 8000e9c:	428b      	cmp	r3, r1
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x28a>
 8000ea0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ea8:	d216      	bcs.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d914      	bls.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eae:	3e02      	subs	r6, #2
 8000eb0:	4461      	add	r1, ip
 8000eb2:	1ac9      	subs	r1, r1, r3
 8000eb4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000eb8:	e738      	b.n	8000d2c <__udivmoddi4+0x104>
 8000eba:	462e      	mov	r6, r5
 8000ebc:	4628      	mov	r0, r5
 8000ebe:	e705      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000ec0:	4606      	mov	r6, r0
 8000ec2:	e6e3      	b.n	8000c8c <__udivmoddi4+0x64>
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	e6f8      	b.n	8000cba <__udivmoddi4+0x92>
 8000ec8:	454b      	cmp	r3, r9
 8000eca:	d2a9      	bcs.n	8000e20 <__udivmoddi4+0x1f8>
 8000ecc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ed0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	e7a3      	b.n	8000e20 <__udivmoddi4+0x1f8>
 8000ed8:	4646      	mov	r6, r8
 8000eda:	e7ea      	b.n	8000eb2 <__udivmoddi4+0x28a>
 8000edc:	4620      	mov	r0, r4
 8000ede:	e794      	b.n	8000e0a <__udivmoddi4+0x1e2>
 8000ee0:	4640      	mov	r0, r8
 8000ee2:	e7d1      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ee4:	46d0      	mov	r8, sl
 8000ee6:	e77b      	b.n	8000de0 <__udivmoddi4+0x1b8>
 8000ee8:	3b02      	subs	r3, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	e732      	b.n	8000d54 <__udivmoddi4+0x12c>
 8000eee:	4630      	mov	r0, r6
 8000ef0:	e709      	b.n	8000d06 <__udivmoddi4+0xde>
 8000ef2:	4464      	add	r4, ip
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	e742      	b.n	8000d7e <__udivmoddi4+0x156>

08000ef8 <__aeabi_idiv0>:
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop

08000efc <map>:
void StartUltrasonicTask(void *argument);
void StartServoControlTas(void *argument);
void StartSPITask(void *argument);

/* USER CODE BEGIN PFP */
uint8_t map(uint32_t x, uint32_t in_min, uint32_t in_max, uint32_t out_min, uint32_t out_max) {
 8000efc:	b480      	push	{r7}
 8000efe:	b085      	sub	sp, #20
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	60f8      	str	r0, [r7, #12]
 8000f04:	60b9      	str	r1, [r7, #8]
 8000f06:	607a      	str	r2, [r7, #4]
 8000f08:	603b      	str	r3, [r7, #0]
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8000f0a:	68fa      	ldr	r2, [r7, #12]
 8000f0c:	68bb      	ldr	r3, [r7, #8]
 8000f0e:	1ad3      	subs	r3, r2, r3
 8000f10:	69b9      	ldr	r1, [r7, #24]
 8000f12:	683a      	ldr	r2, [r7, #0]
 8000f14:	1a8a      	subs	r2, r1, r2
 8000f16:	fb03 f202 	mul.w	r2, r3, r2
 8000f1a:	6879      	ldr	r1, [r7, #4]
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	1acb      	subs	r3, r1, r3
 8000f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f24:	b2da      	uxtb	r2, r3
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	4413      	add	r3, r2
 8000f2c:	b2db      	uxtb	r3, r3
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3714      	adds	r7, #20
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
	...

08000f3c <SetServoAngle>:

void SetServoAngle(TIM_HandleTypeDef *htim, uint32_t Channel, uint8_t angle) {
 8000f3c:	b480      	push	{r7}
 8000f3e:	b087      	sub	sp, #28
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	60f8      	str	r0, [r7, #12]
 8000f44:	60b9      	str	r1, [r7, #8]
 8000f46:	4613      	mov	r3, r2
 8000f48:	71fb      	strb	r3, [r7, #7]
    // Calcul de la largeur d'impulsion (en microsecondes)
    // 1 ms (1000 s) correspond  0, 2 ms (2000 s) correspond  180
    uint32_t pulse_length = 1000 + ((angle * 1000) / 180);
 8000f4a:	79fb      	ldrb	r3, [r7, #7]
 8000f4c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f50:	fb02 f303 	mul.w	r3, r2, r3
 8000f54:	4a15      	ldr	r2, [pc, #84]	; (8000fac <SetServoAngle+0x70>)
 8000f56:	fb82 1203 	smull	r1, r2, r2, r3
 8000f5a:	441a      	add	r2, r3
 8000f5c:	11d2      	asrs	r2, r2, #7
 8000f5e:	17db      	asrs	r3, r3, #31
 8000f60:	1ad3      	subs	r3, r2, r3
 8000f62:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8000f66:	617b      	str	r3, [r7, #20]
    // Ajuster le rapport cyclique (CCR)
    __HAL_TIM_SET_COMPARE(htim, Channel, pulse_length);
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d104      	bne.n	8000f78 <SetServoAngle+0x3c>
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	697a      	ldr	r2, [r7, #20]
 8000f74:	635a      	str	r2, [r3, #52]	; 0x34

}
 8000f76:	e013      	b.n	8000fa0 <SetServoAngle+0x64>
    __HAL_TIM_SET_COMPARE(htim, Channel, pulse_length);
 8000f78:	68bb      	ldr	r3, [r7, #8]
 8000f7a:	2b04      	cmp	r3, #4
 8000f7c:	d104      	bne.n	8000f88 <SetServoAngle+0x4c>
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	681a      	ldr	r2, [r3, #0]
 8000f82:	697b      	ldr	r3, [r7, #20]
 8000f84:	6393      	str	r3, [r2, #56]	; 0x38
}
 8000f86:	e00b      	b.n	8000fa0 <SetServoAngle+0x64>
    __HAL_TIM_SET_COMPARE(htim, Channel, pulse_length);
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	2b08      	cmp	r3, #8
 8000f8c:	d104      	bne.n	8000f98 <SetServoAngle+0x5c>
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	681a      	ldr	r2, [r3, #0]
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8000f96:	e003      	b.n	8000fa0 <SetServoAngle+0x64>
    __HAL_TIM_SET_COMPARE(htim, Channel, pulse_length);
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000fa0:	bf00      	nop
 8000fa2:	371c      	adds	r7, #28
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr
 8000fac:	b60b60b7 	.word	0xb60b60b7

08000fb0 <SetBuzzer>:

void SetBuzzer(TIM_HandleTypeDef *htim, uint32_t Channel, uint8_t delay) {
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	60f8      	str	r0, [r7, #12]
 8000fb8:	60b9      	str	r1, [r7, #8]
 8000fba:	4613      	mov	r3, r2
 8000fbc:	71fb      	strb	r3, [r7, #7]

	//uint8_t buz_freq = ((TIM_FREQ/(1000*frequency))-1);
	__HAL_TIM_SET_PRESCALER(&htim3, 83);
 8000fbe:	4b0c      	ldr	r3, [pc, #48]	; (8000ff0 <SetBuzzer+0x40>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	2253      	movs	r2, #83	; 0x53
 8000fc4:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,200);
 8000fc6:	4b0a      	ldr	r3, [pc, #40]	; (8000ff0 <SetBuzzer+0x40>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	22c8      	movs	r2, #200	; 0xc8
 8000fcc:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(delay);
 8000fce:	79fb      	ldrb	r3, [r7, #7]
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f001 f9fd 	bl	80023d0 <HAL_Delay>
	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,5000);
 8000fd6:	4b06      	ldr	r3, [pc, #24]	; (8000ff0 <SetBuzzer+0x40>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f241 3288 	movw	r2, #5000	; 0x1388
 8000fde:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(delay);
 8000fe0:	79fb      	ldrb	r3, [r7, #7]
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f001 f9f4 	bl	80023d0 <HAL_Delay>


}
 8000fe8:	bf00      	nop
 8000fea:	3710      	adds	r7, #16
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	2000038c 	.word	0x2000038c

08000ff4 <HCSR04_Trigger>:

void HCSR04_Trigger(void){
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
	//UART_Debug("HCSR04_Trigger...\r\n");
	HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_SET);  // Activ Trig (PA5)
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	2120      	movs	r1, #32
 8000ffc:	480a      	ldr	r0, [pc, #40]	; (8001028 <HCSR04_Trigger+0x34>)
 8000ffe:	f002 fbe1 	bl	80037c4 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001002:	200a      	movs	r0, #10
 8001004:	f001 f9e4 	bl	80023d0 <HAL_Delay>
	HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET); // Desactive le Trig
 8001008:	2200      	movs	r2, #0
 800100a:	2120      	movs	r1, #32
 800100c:	4806      	ldr	r0, [pc, #24]	; (8001028 <HCSR04_Trigger+0x34>)
 800100e:	f002 fbd9 	bl	80037c4 <HAL_GPIO_WritePin>
	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
 8001012:	4b06      	ldr	r3, [pc, #24]	; (800102c <HCSR04_Trigger+0x38>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	68da      	ldr	r2, [r3, #12]
 8001018:	4b04      	ldr	r3, [pc, #16]	; (800102c <HCSR04_Trigger+0x38>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f042 0202 	orr.w	r2, r2, #2
 8001020:	60da      	str	r2, [r3, #12]
}
 8001022:	bf00      	nop
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	40020000 	.word	0x40020000
 800102c:	200002fc 	.word	0x200002fc

08001030 <UART_Debug>:
void UART_Debug(const char* message) {
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint32_t*)message, strlen(message),100);
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f7ff f8d1 	bl	80001e0 <strlen>
 800103e:	4603      	mov	r3, r0
 8001040:	b29a      	uxth	r2, r3
 8001042:	2364      	movs	r3, #100	; 0x64
 8001044:	6879      	ldr	r1, [r7, #4]
 8001046:	4803      	ldr	r0, [pc, #12]	; (8001054 <UART_Debug+0x24>)
 8001048:	f005 fbc1 	bl	80067ce <HAL_UART_Transmit>
}
 800104c:	bf00      	nop
 800104e:	3708      	adds	r7, #8
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	200003d4 	.word	0x200003d4

08001058 <Clock_config_display>:
		            }
		    }

}

void Clock_config_display(){
 8001058:	b580      	push	{r7, lr}
 800105a:	b0b8      	sub	sp, #224	; 0xe0
 800105c:	af00      	add	r7, sp, #0

	uint32_t sysclk = HAL_RCC_GetSysClockFreq();
 800105e:	f002 ff29 	bl	8003eb4 <HAL_RCC_GetSysClockFreq>
 8001062:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
	uint32_t hclk = HAL_RCC_GetHCLKFreq();
 8001066:	f002 ffeb 	bl	8004040 <HAL_RCC_GetHCLKFreq>
 800106a:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8
	uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 800106e:	f002 fff3 	bl	8004058 <HAL_RCC_GetPCLK1Freq>
 8001072:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
	uint32_t pclk2 = HAL_RCC_GetPCLK2Freq();
 8001076:	f003 f803 	bl	8004080 <HAL_RCC_GetPCLK2Freq>
 800107a:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0

	UART_Debug("------------------\n");
 800107e:	481e      	ldr	r0, [pc, #120]	; (80010f8 <Clock_config_display+0xa0>)
 8001080:	f7ff ffd6 	bl	8001030 <UART_Debug>
	char sysclk_msg[50];
	sprintf(sysclk_msg,"sysclk (Hz) :%lu\r\n",sysclk);
 8001084:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001088:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800108c:	491b      	ldr	r1, [pc, #108]	; (80010fc <Clock_config_display+0xa4>)
 800108e:	4618      	mov	r0, r3
 8001090:	f009 fbae 	bl	800a7f0 <siprintf>
	UART_Debug(sysclk_msg);
 8001094:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff ffc9 	bl	8001030 <UART_Debug>
	char hclk_msg[50];
	sprintf(hclk_msg," hclk (Hz) :%lu\r\n",hclk);
 800109e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80010a2:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 80010a6:	4916      	ldr	r1, [pc, #88]	; (8001100 <Clock_config_display+0xa8>)
 80010a8:	4618      	mov	r0, r3
 80010aa:	f009 fba1 	bl	800a7f0 <siprintf>
	UART_Debug(hclk_msg);
 80010ae:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff ffbc 	bl	8001030 <UART_Debug>
	char pclk1_msg[50];
	sprintf(pclk1_msg," pclk1 (Hz) :%lu\r\n",pclk1);
 80010b8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80010bc:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 80010c0:	4910      	ldr	r1, [pc, #64]	; (8001104 <Clock_config_display+0xac>)
 80010c2:	4618      	mov	r0, r3
 80010c4:	f009 fb94 	bl	800a7f0 <siprintf>
	UART_Debug(pclk1_msg);
 80010c8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80010cc:	4618      	mov	r0, r3
 80010ce:	f7ff ffaf 	bl	8001030 <UART_Debug>
	char pclk2_msg[50];
	sprintf(pclk2_msg," pclk2 (Hz) :%lu\r\n",pclk2);
 80010d2:	463b      	mov	r3, r7
 80010d4:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80010d8:	490b      	ldr	r1, [pc, #44]	; (8001108 <Clock_config_display+0xb0>)
 80010da:	4618      	mov	r0, r3
 80010dc:	f009 fb88 	bl	800a7f0 <siprintf>
	UART_Debug(pclk2_msg);
 80010e0:	463b      	mov	r3, r7
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff ffa4 	bl	8001030 <UART_Debug>
	UART_Debug("------------------\n");
 80010e8:	4803      	ldr	r0, [pc, #12]	; (80010f8 <Clock_config_display+0xa0>)
 80010ea:	f7ff ffa1 	bl	8001030 <UART_Debug>

}
 80010ee:	bf00      	nop
 80010f0:	37e0      	adds	r7, #224	; 0xe0
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	0800ca44 	.word	0x0800ca44
 80010fc:	0800ca58 	.word	0x0800ca58
 8001100:	0800ca6c 	.word	0x0800ca6c
 8001104:	0800ca80 	.word	0x0800ca80
 8001108:	0800ca94 	.word	0x0800ca94

0800110c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001110:	f001 f8ec 	bl	80022ec <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001114:	f000 f87a 	bl	800120c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001118:	f000 faf0 	bl	80016fc <MX_GPIO_Init>
  MX_DMA_Init();
 800111c:	f000 face 	bl	80016bc <MX_DMA_Init>
  MX_ADC1_Init();
 8001120:	f000 f8e0 	bl	80012e4 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001124:	f000 f9b8 	bl	8001498 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001128:	f000 fa10 	bl	800154c <MX_TIM3_Init>
  MX_USART2_UART_Init();
 800112c:	f000 fa9c 	bl	8001668 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001130:	f000 f95c 	bl	80013ec <MX_TIM1_Init>
  MX_SPI1_Init();
 8001134:	f000 f928 	bl	8001388 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  InitBeforeOs(); // active le recepetion du SPI,  faire avant de lancer le Kernel
 8001138:	f000 fb22 	bl	8001780 <InitBeforeOs>
  // Rception

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800113c:	f005 fef0 	bl	8006f20 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  DistanceQueue = xQueueCreate(5,sizeof(int));
 8001140:	2200      	movs	r2, #0
 8001142:	2104      	movs	r1, #4
 8001144:	2005      	movs	r0, #5
 8001146:	f006 f9ab 	bl	80074a0 <xQueueGenericCreate>
 800114a:	4603      	mov	r3, r0
 800114c:	4a1f      	ldr	r2, [pc, #124]	; (80011cc <main+0xc0>)
 800114e:	6013      	str	r3, [r2, #0]
  if(DistanceQueue == NULL){
 8001150:	4b1e      	ldr	r3, [pc, #120]	; (80011cc <main+0xc0>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d104      	bne.n	8001162 <main+0x56>
	  // Gestion de l'erreur si la queue n'est pas cre
	  Error_Handler();
 8001158:	f000 fd22 	bl	8001ba0 <Error_Handler>
	  UART_Debug("Distance Queue not created");
 800115c:	481c      	ldr	r0, [pc, #112]	; (80011d0 <main+0xc4>)
 800115e:	f7ff ff67 	bl	8001030 <UART_Debug>
  }
  SPIQueue = xQueueCreate(5,MESSAGE_LENGTH);
 8001162:	2200      	movs	r2, #0
 8001164:	2132      	movs	r1, #50	; 0x32
 8001166:	2005      	movs	r0, #5
 8001168:	f006 f99a 	bl	80074a0 <xQueueGenericCreate>
 800116c:	4603      	mov	r3, r0
 800116e:	4a19      	ldr	r2, [pc, #100]	; (80011d4 <main+0xc8>)
 8001170:	6013      	str	r3, [r2, #0]
  //SPIQueue = xQueueCreate(5, sizeof(char *)); // La queue stocke des pointeurs
  if(SPIQueue == NULL){
 8001172:	4b18      	ldr	r3, [pc, #96]	; (80011d4 <main+0xc8>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d104      	bne.n	8001184 <main+0x78>
	  Error_Handler();
 800117a:	f000 fd11 	bl	8001ba0 <Error_Handler>
	  UART_Debug("SPI Queue not created");
 800117e:	4816      	ldr	r0, [pc, #88]	; (80011d8 <main+0xcc>)
 8001180:	f7ff ff56 	bl	8001030 <UART_Debug>
  }
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001184:	4a15      	ldr	r2, [pc, #84]	; (80011dc <main+0xd0>)
 8001186:	2100      	movs	r1, #0
 8001188:	4815      	ldr	r0, [pc, #84]	; (80011e0 <main+0xd4>)
 800118a:	f005 ff13 	bl	8006fb4 <osThreadNew>
 800118e:	4603      	mov	r3, r0
 8001190:	4a14      	ldr	r2, [pc, #80]	; (80011e4 <main+0xd8>)
 8001192:	6013      	str	r3, [r2, #0]

  /* creation of UltrasonicTask */
  UltrasonicTaskHandle = osThreadNew(StartUltrasonicTask, NULL, &UltrasonicTask_attributes);
 8001194:	4a14      	ldr	r2, [pc, #80]	; (80011e8 <main+0xdc>)
 8001196:	2100      	movs	r1, #0
 8001198:	4814      	ldr	r0, [pc, #80]	; (80011ec <main+0xe0>)
 800119a:	f005 ff0b 	bl	8006fb4 <osThreadNew>
 800119e:	4603      	mov	r3, r0
 80011a0:	4a13      	ldr	r2, [pc, #76]	; (80011f0 <main+0xe4>)
 80011a2:	6013      	str	r3, [r2, #0]

  /* creation of ServoControlTas */
  ServoControlTasHandle = osThreadNew(StartServoControlTas, NULL, &ServoControlTas_attributes);
 80011a4:	4a13      	ldr	r2, [pc, #76]	; (80011f4 <main+0xe8>)
 80011a6:	2100      	movs	r1, #0
 80011a8:	4813      	ldr	r0, [pc, #76]	; (80011f8 <main+0xec>)
 80011aa:	f005 ff03 	bl	8006fb4 <osThreadNew>
 80011ae:	4603      	mov	r3, r0
 80011b0:	4a12      	ldr	r2, [pc, #72]	; (80011fc <main+0xf0>)
 80011b2:	6013      	str	r3, [r2, #0]

  /* creation of SPITask */
  SPITaskHandle = osThreadNew(StartSPITask, NULL, &SPITask_attributes);
 80011b4:	4a12      	ldr	r2, [pc, #72]	; (8001200 <main+0xf4>)
 80011b6:	2100      	movs	r1, #0
 80011b8:	4812      	ldr	r0, [pc, #72]	; (8001204 <main+0xf8>)
 80011ba:	f005 fefb 	bl	8006fb4 <osThreadNew>
 80011be:	4603      	mov	r3, r0
 80011c0:	4a11      	ldr	r2, [pc, #68]	; (8001208 <main+0xfc>)
 80011c2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80011c4:	f005 fed0 	bl	8006f68 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011c8:	e7fe      	b.n	80011c8 <main+0xbc>
 80011ca:	bf00      	nop
 80011cc:	2000046c 	.word	0x2000046c
 80011d0:	0800caa8 	.word	0x0800caa8
 80011d4:	20000470 	.word	0x20000470
 80011d8:	0800cac4 	.word	0x0800cac4
 80011dc:	0800cba4 	.word	0x0800cba4
 80011e0:	08001981 	.word	0x08001981
 80011e4:	20000418 	.word	0x20000418
 80011e8:	0800cbc8 	.word	0x0800cbc8
 80011ec:	08001991 	.word	0x08001991
 80011f0:	2000041c 	.word	0x2000041c
 80011f4:	0800cbec 	.word	0x0800cbec
 80011f8:	08001a85 	.word	0x08001a85
 80011fc:	20000420 	.word	0x20000420
 8001200:	0800cc10 	.word	0x0800cc10
 8001204:	08001af9 	.word	0x08001af9
 8001208:	20000424 	.word	0x20000424

0800120c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b094      	sub	sp, #80	; 0x50
 8001210:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001212:	f107 0320 	add.w	r3, r7, #32
 8001216:	2230      	movs	r2, #48	; 0x30
 8001218:	2100      	movs	r1, #0
 800121a:	4618      	mov	r0, r3
 800121c:	f008 fd67 	bl	8009cee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001220:	f107 030c 	add.w	r3, r7, #12
 8001224:	2200      	movs	r2, #0
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	605a      	str	r2, [r3, #4]
 800122a:	609a      	str	r2, [r3, #8]
 800122c:	60da      	str	r2, [r3, #12]
 800122e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001230:	2300      	movs	r3, #0
 8001232:	60bb      	str	r3, [r7, #8]
 8001234:	4b29      	ldr	r3, [pc, #164]	; (80012dc <SystemClock_Config+0xd0>)
 8001236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001238:	4a28      	ldr	r2, [pc, #160]	; (80012dc <SystemClock_Config+0xd0>)
 800123a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800123e:	6413      	str	r3, [r2, #64]	; 0x40
 8001240:	4b26      	ldr	r3, [pc, #152]	; (80012dc <SystemClock_Config+0xd0>)
 8001242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001244:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001248:	60bb      	str	r3, [r7, #8]
 800124a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800124c:	2300      	movs	r3, #0
 800124e:	607b      	str	r3, [r7, #4]
 8001250:	4b23      	ldr	r3, [pc, #140]	; (80012e0 <SystemClock_Config+0xd4>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001258:	4a21      	ldr	r2, [pc, #132]	; (80012e0 <SystemClock_Config+0xd4>)
 800125a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800125e:	6013      	str	r3, [r2, #0]
 8001260:	4b1f      	ldr	r3, [pc, #124]	; (80012e0 <SystemClock_Config+0xd4>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001268:	607b      	str	r3, [r7, #4]
 800126a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800126c:	2302      	movs	r3, #2
 800126e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001270:	2301      	movs	r3, #1
 8001272:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001274:	2310      	movs	r3, #16
 8001276:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001278:	2302      	movs	r3, #2
 800127a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800127c:	2300      	movs	r3, #0
 800127e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001280:	2310      	movs	r3, #16
 8001282:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001284:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001288:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800128a:	2304      	movs	r3, #4
 800128c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800128e:	2304      	movs	r3, #4
 8001290:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001292:	f107 0320 	add.w	r3, r7, #32
 8001296:	4618      	mov	r0, r3
 8001298:	f002 faae 	bl	80037f8 <HAL_RCC_OscConfig>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80012a2:	f000 fc7d 	bl	8001ba0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012a6:	230f      	movs	r3, #15
 80012a8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012aa:	2302      	movs	r3, #2
 80012ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ae:	2300      	movs	r3, #0
 80012b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012b8:	2300      	movs	r3, #0
 80012ba:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012bc:	f107 030c 	add.w	r3, r7, #12
 80012c0:	2102      	movs	r1, #2
 80012c2:	4618      	mov	r0, r3
 80012c4:	f002 fd10 	bl	8003ce8 <HAL_RCC_ClockConfig>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80012ce:	f000 fc67 	bl	8001ba0 <Error_Handler>
  }
}
 80012d2:	bf00      	nop
 80012d4:	3750      	adds	r7, #80	; 0x50
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	40023800 	.word	0x40023800
 80012e0:	40007000 	.word	0x40007000

080012e4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012ea:	463b      	mov	r3, r7
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	605a      	str	r2, [r3, #4]
 80012f2:	609a      	str	r2, [r3, #8]
 80012f4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80012f6:	4b21      	ldr	r3, [pc, #132]	; (800137c <MX_ADC1_Init+0x98>)
 80012f8:	4a21      	ldr	r2, [pc, #132]	; (8001380 <MX_ADC1_Init+0x9c>)
 80012fa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012fc:	4b1f      	ldr	r3, [pc, #124]	; (800137c <MX_ADC1_Init+0x98>)
 80012fe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001302:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001304:	4b1d      	ldr	r3, [pc, #116]	; (800137c <MX_ADC1_Init+0x98>)
 8001306:	2200      	movs	r2, #0
 8001308:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800130a:	4b1c      	ldr	r3, [pc, #112]	; (800137c <MX_ADC1_Init+0x98>)
 800130c:	2200      	movs	r2, #0
 800130e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001310:	4b1a      	ldr	r3, [pc, #104]	; (800137c <MX_ADC1_Init+0x98>)
 8001312:	2201      	movs	r2, #1
 8001314:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001316:	4b19      	ldr	r3, [pc, #100]	; (800137c <MX_ADC1_Init+0x98>)
 8001318:	2200      	movs	r2, #0
 800131a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800131e:	4b17      	ldr	r3, [pc, #92]	; (800137c <MX_ADC1_Init+0x98>)
 8001320:	2200      	movs	r2, #0
 8001322:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001324:	4b15      	ldr	r3, [pc, #84]	; (800137c <MX_ADC1_Init+0x98>)
 8001326:	4a17      	ldr	r2, [pc, #92]	; (8001384 <MX_ADC1_Init+0xa0>)
 8001328:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800132a:	4b14      	ldr	r3, [pc, #80]	; (800137c <MX_ADC1_Init+0x98>)
 800132c:	2200      	movs	r2, #0
 800132e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001330:	4b12      	ldr	r3, [pc, #72]	; (800137c <MX_ADC1_Init+0x98>)
 8001332:	2201      	movs	r2, #1
 8001334:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001336:	4b11      	ldr	r3, [pc, #68]	; (800137c <MX_ADC1_Init+0x98>)
 8001338:	2200      	movs	r2, #0
 800133a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800133e:	4b0f      	ldr	r3, [pc, #60]	; (800137c <MX_ADC1_Init+0x98>)
 8001340:	2201      	movs	r2, #1
 8001342:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001344:	480d      	ldr	r0, [pc, #52]	; (800137c <MX_ADC1_Init+0x98>)
 8001346:	f001 f867 	bl	8002418 <HAL_ADC_Init>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001350:	f000 fc26 	bl	8001ba0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001354:	2301      	movs	r3, #1
 8001356:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001358:	2301      	movs	r3, #1
 800135a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800135c:	2301      	movs	r3, #1
 800135e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001360:	463b      	mov	r3, r7
 8001362:	4619      	mov	r1, r3
 8001364:	4805      	ldr	r0, [pc, #20]	; (800137c <MX_ADC1_Init+0x98>)
 8001366:	f001 f9e7 	bl	8002738 <HAL_ADC_ConfigChannel>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001370:	f000 fc16 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001374:	bf00      	nop
 8001376:	3710      	adds	r7, #16
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	200001fc 	.word	0x200001fc
 8001380:	40012000 	.word	0x40012000
 8001384:	0f000001 	.word	0x0f000001

08001388 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800138c:	4b15      	ldr	r3, [pc, #84]	; (80013e4 <MX_SPI1_Init+0x5c>)
 800138e:	4a16      	ldr	r2, [pc, #88]	; (80013e8 <MX_SPI1_Init+0x60>)
 8001390:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8001392:	4b14      	ldr	r3, [pc, #80]	; (80013e4 <MX_SPI1_Init+0x5c>)
 8001394:	2200      	movs	r2, #0
 8001396:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001398:	4b12      	ldr	r3, [pc, #72]	; (80013e4 <MX_SPI1_Init+0x5c>)
 800139a:	2200      	movs	r2, #0
 800139c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800139e:	4b11      	ldr	r3, [pc, #68]	; (80013e4 <MX_SPI1_Init+0x5c>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013a4:	4b0f      	ldr	r3, [pc, #60]	; (80013e4 <MX_SPI1_Init+0x5c>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013aa:	4b0e      	ldr	r3, [pc, #56]	; (80013e4 <MX_SPI1_Init+0x5c>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 80013b0:	4b0c      	ldr	r3, [pc, #48]	; (80013e4 <MX_SPI1_Init+0x5c>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013b6:	4b0b      	ldr	r3, [pc, #44]	; (80013e4 <MX_SPI1_Init+0x5c>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013bc:	4b09      	ldr	r3, [pc, #36]	; (80013e4 <MX_SPI1_Init+0x5c>)
 80013be:	2200      	movs	r2, #0
 80013c0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013c2:	4b08      	ldr	r3, [pc, #32]	; (80013e4 <MX_SPI1_Init+0x5c>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80013c8:	4b06      	ldr	r3, [pc, #24]	; (80013e4 <MX_SPI1_Init+0x5c>)
 80013ca:	220a      	movs	r2, #10
 80013cc:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013ce:	4805      	ldr	r0, [pc, #20]	; (80013e4 <MX_SPI1_Init+0x5c>)
 80013d0:	f002 fe6a 	bl	80040a8 <HAL_SPI_Init>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <MX_SPI1_Init+0x56>
  {
    Error_Handler();
 80013da:	f000 fbe1 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013de:	bf00      	nop
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	20000244 	.word	0x20000244
 80013e8:	40013000 	.word	0x40013000

080013ec <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b086      	sub	sp, #24
 80013f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013f2:	f107 0310 	add.w	r3, r7, #16
 80013f6:	2200      	movs	r2, #0
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80013fc:	463b      	mov	r3, r7
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	605a      	str	r2, [r3, #4]
 8001404:	609a      	str	r2, [r3, #8]
 8001406:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001408:	4b21      	ldr	r3, [pc, #132]	; (8001490 <MX_TIM1_Init+0xa4>)
 800140a:	4a22      	ldr	r2, [pc, #136]	; (8001494 <MX_TIM1_Init+0xa8>)
 800140c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 800140e:	4b20      	ldr	r3, [pc, #128]	; (8001490 <MX_TIM1_Init+0xa4>)
 8001410:	2253      	movs	r2, #83	; 0x53
 8001412:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001414:	4b1e      	ldr	r3, [pc, #120]	; (8001490 <MX_TIM1_Init+0xa4>)
 8001416:	2200      	movs	r2, #0
 8001418:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800141a:	4b1d      	ldr	r3, [pc, #116]	; (8001490 <MX_TIM1_Init+0xa4>)
 800141c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001420:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001422:	4b1b      	ldr	r3, [pc, #108]	; (8001490 <MX_TIM1_Init+0xa4>)
 8001424:	2200      	movs	r2, #0
 8001426:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001428:	4b19      	ldr	r3, [pc, #100]	; (8001490 <MX_TIM1_Init+0xa4>)
 800142a:	2200      	movs	r2, #0
 800142c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800142e:	4b18      	ldr	r3, [pc, #96]	; (8001490 <MX_TIM1_Init+0xa4>)
 8001430:	2200      	movs	r2, #0
 8001432:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001434:	4816      	ldr	r0, [pc, #88]	; (8001490 <MX_TIM1_Init+0xa4>)
 8001436:	f004 f80d 	bl	8005454 <HAL_TIM_IC_Init>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001440:	f000 fbae 	bl	8001ba0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001444:	2300      	movs	r3, #0
 8001446:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001448:	2300      	movs	r3, #0
 800144a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800144c:	f107 0310 	add.w	r3, r7, #16
 8001450:	4619      	mov	r1, r3
 8001452:	480f      	ldr	r0, [pc, #60]	; (8001490 <MX_TIM1_Init+0xa4>)
 8001454:	f005 f8ec 	bl	8006630 <HAL_TIMEx_MasterConfigSynchronization>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800145e:	f000 fb9f 	bl	8001ba0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001462:	2300      	movs	r3, #0
 8001464:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001466:	2301      	movs	r3, #1
 8001468:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800146a:	2300      	movs	r3, #0
 800146c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800146e:	2300      	movs	r3, #0
 8001470:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001472:	463b      	mov	r3, r7
 8001474:	2200      	movs	r2, #0
 8001476:	4619      	mov	r1, r3
 8001478:	4805      	ldr	r0, [pc, #20]	; (8001490 <MX_TIM1_Init+0xa4>)
 800147a:	f004 fa5d 	bl	8005938 <HAL_TIM_IC_ConfigChannel>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8001484:	f000 fb8c 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001488:	bf00      	nop
 800148a:	3718      	adds	r7, #24
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	200002fc 	.word	0x200002fc
 8001494:	40010000 	.word	0x40010000

08001498 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b08a      	sub	sp, #40	; 0x28
 800149c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800149e:	f107 0320 	add.w	r3, r7, #32
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014a8:	1d3b      	adds	r3, r7, #4
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	605a      	str	r2, [r3, #4]
 80014b0:	609a      	str	r2, [r3, #8]
 80014b2:	60da      	str	r2, [r3, #12]
 80014b4:	611a      	str	r2, [r3, #16]
 80014b6:	615a      	str	r2, [r3, #20]
 80014b8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014ba:	4b23      	ldr	r3, [pc, #140]	; (8001548 <MX_TIM2_Init+0xb0>)
 80014bc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80014c0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 80014c2:	4b21      	ldr	r3, [pc, #132]	; (8001548 <MX_TIM2_Init+0xb0>)
 80014c4:	2253      	movs	r2, #83	; 0x53
 80014c6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014c8:	4b1f      	ldr	r3, [pc, #124]	; (8001548 <MX_TIM2_Init+0xb0>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000;
 80014ce:	4b1e      	ldr	r3, [pc, #120]	; (8001548 <MX_TIM2_Init+0xb0>)
 80014d0:	f644 6220 	movw	r2, #20000	; 0x4e20
 80014d4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014d6:	4b1c      	ldr	r3, [pc, #112]	; (8001548 <MX_TIM2_Init+0xb0>)
 80014d8:	2200      	movs	r2, #0
 80014da:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014dc:	4b1a      	ldr	r3, [pc, #104]	; (8001548 <MX_TIM2_Init+0xb0>)
 80014de:	2200      	movs	r2, #0
 80014e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80014e2:	4819      	ldr	r0, [pc, #100]	; (8001548 <MX_TIM2_Init+0xb0>)
 80014e4:	f003 feb6 	bl	8005254 <HAL_TIM_PWM_Init>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80014ee:	f000 fb57 	bl	8001ba0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014f2:	2300      	movs	r3, #0
 80014f4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014f6:	2300      	movs	r3, #0
 80014f8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014fa:	f107 0320 	add.w	r3, r7, #32
 80014fe:	4619      	mov	r1, r3
 8001500:	4811      	ldr	r0, [pc, #68]	; (8001548 <MX_TIM2_Init+0xb0>)
 8001502:	f005 f895 	bl	8006630 <HAL_TIMEx_MasterConfigSynchronization>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 800150c:	f000 fb48 	bl	8001ba0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001510:	2360      	movs	r3, #96	; 0x60
 8001512:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8001514:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8001518:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800151a:	2300      	movs	r3, #0
 800151c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800151e:	2300      	movs	r3, #0
 8001520:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001522:	1d3b      	adds	r3, r7, #4
 8001524:	2200      	movs	r2, #0
 8001526:	4619      	mov	r1, r3
 8001528:	4807      	ldr	r0, [pc, #28]	; (8001548 <MX_TIM2_Init+0xb0>)
 800152a:	f004 faa1 	bl	8005a70 <HAL_TIM_PWM_ConfigChannel>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001534:	f000 fb34 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001538:	4803      	ldr	r0, [pc, #12]	; (8001548 <MX_TIM2_Init+0xb0>)
 800153a:	f000 fce3 	bl	8001f04 <HAL_TIM_MspPostInit>

}
 800153e:	bf00      	nop
 8001540:	3728      	adds	r7, #40	; 0x28
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	20000344 	.word	0x20000344

0800154c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b09c      	sub	sp, #112	; 0x70
 8001550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */
  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001552:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	605a      	str	r2, [r3, #4]
 800155c:	609a      	str	r2, [r3, #8]
 800155e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001560:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800156a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	605a      	str	r2, [r3, #4]
 8001574:	609a      	str	r2, [r3, #8]
 8001576:	60da      	str	r2, [r3, #12]
 8001578:	611a      	str	r2, [r3, #16]
 800157a:	615a      	str	r2, [r3, #20]
 800157c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800157e:	4b37      	ldr	r3, [pc, #220]	; (800165c <MX_TIM3_Init+0x110>)
 8001580:	4a37      	ldr	r2, [pc, #220]	; (8001660 <MX_TIM3_Init+0x114>)
 8001582:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8001584:	4b35      	ldr	r3, [pc, #212]	; (800165c <MX_TIM3_Init+0x110>)
 8001586:	2253      	movs	r2, #83	; 0x53
 8001588:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800158a:	4b34      	ldr	r3, [pc, #208]	; (800165c <MX_TIM3_Init+0x110>)
 800158c:	2200      	movs	r2, #0
 800158e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001590:	4b32      	ldr	r3, [pc, #200]	; (800165c <MX_TIM3_Init+0x110>)
 8001592:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001596:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001598:	4b30      	ldr	r3, [pc, #192]	; (800165c <MX_TIM3_Init+0x110>)
 800159a:	2200      	movs	r2, #0
 800159c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800159e:	4b2f      	ldr	r3, [pc, #188]	; (800165c <MX_TIM3_Init+0x110>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80015a4:	482d      	ldr	r0, [pc, #180]	; (800165c <MX_TIM3_Init+0x110>)
 80015a6:	f003 fe06 	bl	80051b6 <HAL_TIM_Base_Init>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80015b0:	f000 faf6 	bl	8001ba0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015b8:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80015ba:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80015be:	4619      	mov	r1, r3
 80015c0:	4826      	ldr	r0, [pc, #152]	; (800165c <MX_TIM3_Init+0x110>)
 80015c2:	f004 fb17 	bl	8005bf4 <HAL_TIM_ConfigClockSource>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80015cc:	f000 fae8 	bl	8001ba0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80015d0:	4822      	ldr	r0, [pc, #136]	; (800165c <MX_TIM3_Init+0x110>)
 80015d2:	f003 fe3f 	bl	8005254 <HAL_TIM_PWM_Init>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80015dc:	f000 fae0 	bl	8001ba0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015e0:	2300      	movs	r3, #0
 80015e2:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015e4:	2300      	movs	r3, #0
 80015e6:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015e8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80015ec:	4619      	mov	r1, r3
 80015ee:	481b      	ldr	r0, [pc, #108]	; (800165c <MX_TIM3_Init+0x110>)
 80015f0:	f005 f81e 	bl	8006630 <HAL_TIMEx_MasterConfigSynchronization>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80015fa:	f000 fad1 	bl	8001ba0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015fe:	2360      	movs	r3, #96	; 0x60
 8001600:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8001602:	2300      	movs	r3, #0
 8001604:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001606:	2300      	movs	r3, #0
 8001608:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800160a:	2300      	movs	r3, #0
 800160c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800160e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001612:	2200      	movs	r2, #0
 8001614:	4619      	mov	r1, r3
 8001616:	4811      	ldr	r0, [pc, #68]	; (800165c <MX_TIM3_Init+0x110>)
 8001618:	f004 fa2a 	bl	8005a70 <HAL_TIM_PWM_ConfigChannel>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8001622:	f000 fabd 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  uint32_t timer_frequency = HAL_RCC_GetPCLK1Freq() / (htim3.Init.Prescaler + 1);
 8001626:	f002 fd17 	bl	8004058 <HAL_RCC_GetPCLK1Freq>
 800162a:	4602      	mov	r2, r0
 800162c:	4b0b      	ldr	r3, [pc, #44]	; (800165c <MX_TIM3_Init+0x110>)
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	3301      	adds	r3, #1
 8001632:	fbb2 f3f3 	udiv	r3, r2, r3
 8001636:	66fb      	str	r3, [r7, #108]	; 0x6c
  char timer_msg[50];
  sprintf(timer_msg,"Frquence du timer: %lu Hz\n", timer_frequency);
 8001638:	1d3b      	adds	r3, r7, #4
 800163a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800163c:	4909      	ldr	r1, [pc, #36]	; (8001664 <MX_TIM3_Init+0x118>)
 800163e:	4618      	mov	r0, r3
 8001640:	f009 f8d6 	bl	800a7f0 <siprintf>
  UART_Debug(timer_msg);
 8001644:	1d3b      	adds	r3, r7, #4
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff fcf2 	bl	8001030 <UART_Debug>
  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800164c:	4803      	ldr	r0, [pc, #12]	; (800165c <MX_TIM3_Init+0x110>)
 800164e:	f000 fc59 	bl	8001f04 <HAL_TIM_MspPostInit>

}
 8001652:	bf00      	nop
 8001654:	3770      	adds	r7, #112	; 0x70
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	2000038c 	.word	0x2000038c
 8001660:	40000400 	.word	0x40000400
 8001664:	0800cadc 	.word	0x0800cadc

08001668 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800166c:	4b11      	ldr	r3, [pc, #68]	; (80016b4 <MX_USART2_UART_Init+0x4c>)
 800166e:	4a12      	ldr	r2, [pc, #72]	; (80016b8 <MX_USART2_UART_Init+0x50>)
 8001670:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001672:	4b10      	ldr	r3, [pc, #64]	; (80016b4 <MX_USART2_UART_Init+0x4c>)
 8001674:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001678:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800167a:	4b0e      	ldr	r3, [pc, #56]	; (80016b4 <MX_USART2_UART_Init+0x4c>)
 800167c:	2200      	movs	r2, #0
 800167e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001680:	4b0c      	ldr	r3, [pc, #48]	; (80016b4 <MX_USART2_UART_Init+0x4c>)
 8001682:	2200      	movs	r2, #0
 8001684:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001686:	4b0b      	ldr	r3, [pc, #44]	; (80016b4 <MX_USART2_UART_Init+0x4c>)
 8001688:	2200      	movs	r2, #0
 800168a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800168c:	4b09      	ldr	r3, [pc, #36]	; (80016b4 <MX_USART2_UART_Init+0x4c>)
 800168e:	220c      	movs	r2, #12
 8001690:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001692:	4b08      	ldr	r3, [pc, #32]	; (80016b4 <MX_USART2_UART_Init+0x4c>)
 8001694:	2200      	movs	r2, #0
 8001696:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001698:	4b06      	ldr	r3, [pc, #24]	; (80016b4 <MX_USART2_UART_Init+0x4c>)
 800169a:	2200      	movs	r2, #0
 800169c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800169e:	4805      	ldr	r0, [pc, #20]	; (80016b4 <MX_USART2_UART_Init+0x4c>)
 80016a0:	f005 f848 	bl	8006734 <HAL_UART_Init>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80016aa:	f000 fa79 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	200003d4 	.word	0x200003d4
 80016b8:	40004400 	.word	0x40004400

080016bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	607b      	str	r3, [r7, #4]
 80016c6:	4b0c      	ldr	r3, [pc, #48]	; (80016f8 <MX_DMA_Init+0x3c>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ca:	4a0b      	ldr	r2, [pc, #44]	; (80016f8 <MX_DMA_Init+0x3c>)
 80016cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80016d0:	6313      	str	r3, [r2, #48]	; 0x30
 80016d2:	4b09      	ldr	r3, [pc, #36]	; (80016f8 <MX_DMA_Init+0x3c>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016da:	607b      	str	r3, [r7, #4]
 80016dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80016de:	2200      	movs	r2, #0
 80016e0:	2105      	movs	r1, #5
 80016e2:	2038      	movs	r0, #56	; 0x38
 80016e4:	f001 fb21 	bl	8002d2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80016e8:	2038      	movs	r0, #56	; 0x38
 80016ea:	f001 fb3a 	bl	8002d62 <HAL_NVIC_EnableIRQ>

}
 80016ee:	bf00      	nop
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40023800 	.word	0x40023800

080016fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b088      	sub	sp, #32
 8001700:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001702:	f107 030c 	add.w	r3, r7, #12
 8001706:	2200      	movs	r2, #0
 8001708:	601a      	str	r2, [r3, #0]
 800170a:	605a      	str	r2, [r3, #4]
 800170c:	609a      	str	r2, [r3, #8]
 800170e:	60da      	str	r2, [r3, #12]
 8001710:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	60bb      	str	r3, [r7, #8]
 8001716:	4b18      	ldr	r3, [pc, #96]	; (8001778 <MX_GPIO_Init+0x7c>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171a:	4a17      	ldr	r2, [pc, #92]	; (8001778 <MX_GPIO_Init+0x7c>)
 800171c:	f043 0301 	orr.w	r3, r3, #1
 8001720:	6313      	str	r3, [r2, #48]	; 0x30
 8001722:	4b15      	ldr	r3, [pc, #84]	; (8001778 <MX_GPIO_Init+0x7c>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001726:	f003 0301 	and.w	r3, r3, #1
 800172a:	60bb      	str	r3, [r7, #8]
 800172c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800172e:	2300      	movs	r3, #0
 8001730:	607b      	str	r3, [r7, #4]
 8001732:	4b11      	ldr	r3, [pc, #68]	; (8001778 <MX_GPIO_Init+0x7c>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001736:	4a10      	ldr	r2, [pc, #64]	; (8001778 <MX_GPIO_Init+0x7c>)
 8001738:	f043 0302 	orr.w	r3, r3, #2
 800173c:	6313      	str	r3, [r2, #48]	; 0x30
 800173e:	4b0e      	ldr	r3, [pc, #56]	; (8001778 <MX_GPIO_Init+0x7c>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001742:	f003 0302 	and.w	r3, r3, #2
 8001746:	607b      	str	r3, [r7, #4]
 8001748:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TRIG_Pin|LED2_Pin, GPIO_PIN_RESET);
 800174a:	2200      	movs	r2, #0
 800174c:	21a0      	movs	r1, #160	; 0xa0
 800174e:	480b      	ldr	r0, [pc, #44]	; (800177c <MX_GPIO_Init+0x80>)
 8001750:	f002 f838 	bl	80037c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : TRIG_Pin LED2_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin|LED2_Pin;
 8001754:	23a0      	movs	r3, #160	; 0xa0
 8001756:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001758:	2301      	movs	r3, #1
 800175a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175c:	2300      	movs	r3, #0
 800175e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001760:	2300      	movs	r3, #0
 8001762:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001764:	f107 030c 	add.w	r3, r7, #12
 8001768:	4619      	mov	r1, r3
 800176a:	4804      	ldr	r0, [pc, #16]	; (800177c <MX_GPIO_Init+0x80>)
 800176c:	f001 fea6 	bl	80034bc <HAL_GPIO_Init>

}
 8001770:	bf00      	nop
 8001772:	3720      	adds	r7, #32
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	40023800 	.word	0x40023800
 800177c:	40020000 	.word	0x40020000

08001780 <InitBeforeOs>:

/* USER CODE BEGIN 4 */

/* USER CODE BEGIN INITBEFOREOS */
void InitBeforeOs(void){
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
	  Clock_config_display();
 8001784:	f7ff fc68 	bl	8001058 <Clock_config_display>
	  UART_Debug("System Initialization...\r\n");
 8001788:	4811      	ldr	r0, [pc, #68]	; (80017d0 <InitBeforeOs+0x50>)
 800178a:	f7ff fc51 	bl	8001030 <UART_Debug>
	  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1); // ULTRASON
 800178e:	2100      	movs	r1, #0
 8001790:	4810      	ldr	r0, [pc, #64]	; (80017d4 <InitBeforeOs+0x54>)
 8001792:	f003 feaf 	bl	80054f4 <HAL_TIM_IC_Start_IT>
	  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);   // SERVOMOTEUR
 8001796:	2100      	movs	r1, #0
 8001798:	480f      	ldr	r0, [pc, #60]	; (80017d8 <InitBeforeOs+0x58>)
 800179a:	f003 fdab 	bl	80052f4 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);   // BUZZER
 800179e:	2100      	movs	r1, #0
 80017a0:	480e      	ldr	r0, [pc, #56]	; (80017dc <InitBeforeOs+0x5c>)
 80017a2:	f003 fda7 	bl	80052f4 <HAL_TIM_PWM_Start>
	  __HAL_SPI_ENABLE_IT(&hspi1, SPI_IT_RXNE);
 80017a6:	4b0e      	ldr	r3, [pc, #56]	; (80017e0 <InitBeforeOs+0x60>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	685a      	ldr	r2, [r3, #4]
 80017ac:	4b0c      	ldr	r3, [pc, #48]	; (80017e0 <InitBeforeOs+0x60>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80017b4:	605a      	str	r2, [r3, #4]
	  HAL_SPI_Receive_IT(&hspi1, spiRxBuffer, 1);
 80017b6:	2201      	movs	r2, #1
 80017b8:	490a      	ldr	r1, [pc, #40]	; (80017e4 <InitBeforeOs+0x64>)
 80017ba:	4809      	ldr	r0, [pc, #36]	; (80017e0 <InitBeforeOs+0x60>)
 80017bc:	f002 fcfe 	bl	80041bc <HAL_SPI_Receive_IT>
	  HAL_SPI_Receive_DMA(&hspi1, spiRxBuffer, NULL);
 80017c0:	2200      	movs	r2, #0
 80017c2:	4908      	ldr	r1, [pc, #32]	; (80017e4 <InitBeforeOs+0x64>)
 80017c4:	4806      	ldr	r0, [pc, #24]	; (80017e0 <InitBeforeOs+0x60>)
 80017c6:	f002 fe2b 	bl	8004420 <HAL_SPI_Receive_DMA>
}
 80017ca:	bf00      	nop
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	0800cafc 	.word	0x0800cafc
 80017d4:	200002fc 	.word	0x200002fc
 80017d8:	20000344 	.word	0x20000344
 80017dc:	2000038c 	.word	0x2000038c
 80017e0:	20000244 	.word	0x20000244
 80017e4:	20000428 	.word	0x20000428

080017e8 <HAL_TIM_IC_CaptureCallback>:
/* USER CODE END INITBEFOREOS */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b090      	sub	sp, #64	; 0x40
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	7f1b      	ldrb	r3, [r3, #28]
 80017f4:	2b01      	cmp	r3, #1
 80017f6:	f040 808a 	bne.w	800190e <HAL_TIM_IC_CaptureCallback+0x126>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 80017fa:	4b49      	ldr	r3, [pc, #292]	; (8001920 <HAL_TIM_IC_CaptureCallback+0x138>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d11a      	bne.n	8001838 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8001802:	2100      	movs	r1, #0
 8001804:	6878      	ldr	r0, [r7, #4]
 8001806:	f004 fabd 	bl	8005d84 <HAL_TIM_ReadCapturedValue>
 800180a:	4603      	mov	r3, r0
 800180c:	4a45      	ldr	r2, [pc, #276]	; (8001924 <HAL_TIM_IC_CaptureCallback+0x13c>)
 800180e:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8001810:	4b43      	ldr	r3, [pc, #268]	; (8001920 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001812:	2201      	movs	r2, #1
 8001814:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	6a1a      	ldr	r2, [r3, #32]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f022 020a 	bic.w	r2, r2, #10
 8001824:	621a      	str	r2, [r3, #32]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	6a1a      	ldr	r2, [r3, #32]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f042 0202 	orr.w	r2, r2, #2
 8001834:	621a      	str	r2, [r3, #32]
 8001836:	e063      	b.n	8001900 <HAL_TIM_IC_CaptureCallback+0x118>
		}

		else if (Is_First_Captured==1)   // if the first is already captured
 8001838:	4b39      	ldr	r3, [pc, #228]	; (8001920 <HAL_TIM_IC_CaptureCallback+0x138>)
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	2b01      	cmp	r3, #1
 800183e:	d15f      	bne.n	8001900 <HAL_TIM_IC_CaptureCallback+0x118>
		{
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8001840:	2100      	movs	r1, #0
 8001842:	6878      	ldr	r0, [r7, #4]
 8001844:	f004 fa9e 	bl	8005d84 <HAL_TIM_ReadCapturedValue>
 8001848:	4603      	mov	r3, r0
 800184a:	4a37      	ldr	r2, [pc, #220]	; (8001928 <HAL_TIM_IC_CaptureCallback+0x140>)
 800184c:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	2200      	movs	r2, #0
 8001854:	625a      	str	r2, [r3, #36]	; 0x24

			if (IC_Val2 > IC_Val1)
 8001856:	4b34      	ldr	r3, [pc, #208]	; (8001928 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001858:	681a      	ldr	r2, [r3, #0]
 800185a:	4b32      	ldr	r3, [pc, #200]	; (8001924 <HAL_TIM_IC_CaptureCallback+0x13c>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	429a      	cmp	r2, r3
 8001860:	d907      	bls.n	8001872 <HAL_TIM_IC_CaptureCallback+0x8a>
			{
				Difference = IC_Val2-IC_Val1;
 8001862:	4b31      	ldr	r3, [pc, #196]	; (8001928 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	4b2f      	ldr	r3, [pc, #188]	; (8001924 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	1ad3      	subs	r3, r2, r3
 800186c:	4a2f      	ldr	r2, [pc, #188]	; (800192c <HAL_TIM_IC_CaptureCallback+0x144>)
 800186e:	6013      	str	r3, [r2, #0]
 8001870:	e00f      	b.n	8001892 <HAL_TIM_IC_CaptureCallback+0xaa>
			}

			else if (IC_Val1 > IC_Val2)
 8001872:	4b2c      	ldr	r3, [pc, #176]	; (8001924 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	4b2c      	ldr	r3, [pc, #176]	; (8001928 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	429a      	cmp	r2, r3
 800187c:	d909      	bls.n	8001892 <HAL_TIM_IC_CaptureCallback+0xaa>
			{
				Difference = (0xffff - IC_Val1) + IC_Val2;
 800187e:	4b2a      	ldr	r3, [pc, #168]	; (8001928 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	4b28      	ldr	r3, [pc, #160]	; (8001924 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800188c:	33ff      	adds	r3, #255	; 0xff
 800188e:	4a27      	ldr	r2, [pc, #156]	; (800192c <HAL_TIM_IC_CaptureCallback+0x144>)
 8001890:	6013      	str	r3, [r2, #0]
			}
			char msg1[50];
			Distance = Difference * .034/2;
 8001892:	4b26      	ldr	r3, [pc, #152]	; (800192c <HAL_TIM_IC_CaptureCallback+0x144>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4618      	mov	r0, r3
 8001898:	f7fe fe3c 	bl	8000514 <__aeabi_ui2d>
 800189c:	a31e      	add	r3, pc, #120	; (adr r3, 8001918 <HAL_TIM_IC_CaptureCallback+0x130>)
 800189e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a2:	f7fe feb1 	bl	8000608 <__aeabi_dmul>
 80018a6:	4602      	mov	r2, r0
 80018a8:	460b      	mov	r3, r1
 80018aa:	4610      	mov	r0, r2
 80018ac:	4619      	mov	r1, r3
 80018ae:	f04f 0200 	mov.w	r2, #0
 80018b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80018b6:	f7fe ffd1 	bl	800085c <__aeabi_ddiv>
 80018ba:	4602      	mov	r2, r0
 80018bc:	460b      	mov	r3, r1
 80018be:	4610      	mov	r0, r2
 80018c0:	4619      	mov	r1, r3
 80018c2:	f7ff f979 	bl	8000bb8 <__aeabi_d2uiz>
 80018c6:	4603      	mov	r3, r0
 80018c8:	b2da      	uxtb	r2, r3
 80018ca:	4b19      	ldr	r3, [pc, #100]	; (8001930 <HAL_TIM_IC_CaptureCallback+0x148>)
 80018cc:	701a      	strb	r2, [r3, #0]
			//sprintf(msg1, "Distance1: %d cm\r\n", Distance);
			//HAL_UART_Transmit(&huart2,(uint8_t*)msg1, strlen(msg1),HAL_MAX_DELAY);
			Is_First_Captured = 0; // set it back to false
 80018ce:	4b14      	ldr	r3, [pc, #80]	; (8001920 <HAL_TIM_IC_CaptureCallback+0x138>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	701a      	strb	r2, [r3, #0]

			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	6a1a      	ldr	r2, [r3, #32]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f022 020a 	bic.w	r2, r2, #10
 80018e2:	621a      	str	r2, [r3, #32]
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	6a12      	ldr	r2, [r2, #32]
 80018ee:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 80018f0:	4b10      	ldr	r3, [pc, #64]	; (8001934 <HAL_TIM_IC_CaptureCallback+0x14c>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	68da      	ldr	r2, [r3, #12]
 80018f6:	4b0f      	ldr	r3, [pc, #60]	; (8001934 <HAL_TIM_IC_CaptureCallback+0x14c>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f022 0202 	bic.w	r2, r2, #2
 80018fe:	60da      	str	r2, [r3, #12]
		}

		xQueueSendFromISR(DistanceQueue, &Distance, NULL);
 8001900:	4b0d      	ldr	r3, [pc, #52]	; (8001938 <HAL_TIM_IC_CaptureCallback+0x150>)
 8001902:	6818      	ldr	r0, [r3, #0]
 8001904:	2300      	movs	r3, #0
 8001906:	2200      	movs	r2, #0
 8001908:	4909      	ldr	r1, [pc, #36]	; (8001930 <HAL_TIM_IC_CaptureCallback+0x148>)
 800190a:	f005 ff25 	bl	8007758 <xQueueGenericSendFromISR>
	}
}
 800190e:	bf00      	nop
 8001910:	3740      	adds	r7, #64	; 0x40
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	b020c49c 	.word	0xb020c49c
 800191c:	3fa16872 	.word	0x3fa16872
 8001920:	20000468 	.word	0x20000468
 8001924:	2000045c 	.word	0x2000045c
 8001928:	20000460 	.word	0x20000460
 800192c:	20000464 	.word	0x20000464
 8001930:	20000469 	.word	0x20000469
 8001934:	200002fc 	.word	0x200002fc
 8001938:	2000046c 	.word	0x2000046c

0800193c <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) {
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
        HAL_SPI_Receive_IT(hspi, spiRxBuffer, 1); // doit tre appele  chaque interruption pour relancer la rception SPI en mode non bloquant.
        HAL_GPIO_WritePin(GPIOA, LED2_Pin, GPIO_PIN_RESET); // teindre la LED aprs traitement
    }
    */

    if (hspi->Instance == SPI1) {
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a09      	ldr	r2, [pc, #36]	; (8001970 <HAL_SPI_RxCpltCallback+0x34>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d10b      	bne.n	8001966 <HAL_SPI_RxCpltCallback+0x2a>
    	xQueueSendFromISR(SPIQueue, spiRxBuffer, NULL);
 800194e:	4b09      	ldr	r3, [pc, #36]	; (8001974 <HAL_SPI_RxCpltCallback+0x38>)
 8001950:	6818      	ldr	r0, [r3, #0]
 8001952:	2300      	movs	r3, #0
 8001954:	2200      	movs	r2, #0
 8001956:	4908      	ldr	r1, [pc, #32]	; (8001978 <HAL_SPI_RxCpltCallback+0x3c>)
 8001958:	f005 fefe 	bl	8007758 <xQueueGenericSendFromISR>
    	// Relancer le DMA
    	HAL_SPI_Receive_DMA(&hspi1, spiRxBuffer, SPI_BUFFER_SIZE);
 800195c:	2232      	movs	r2, #50	; 0x32
 800195e:	4906      	ldr	r1, [pc, #24]	; (8001978 <HAL_SPI_RxCpltCallback+0x3c>)
 8001960:	4806      	ldr	r0, [pc, #24]	; (800197c <HAL_SPI_RxCpltCallback+0x40>)
 8001962:	f002 fd5d 	bl	8004420 <HAL_SPI_Receive_DMA>

    }

}
 8001966:	bf00      	nop
 8001968:	3708      	adds	r7, #8
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40013000 	.word	0x40013000
 8001974:	20000470 	.word	0x20000470
 8001978:	20000428 	.word	0x20000428
 800197c:	20000244 	.word	0x20000244

08001980 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001988:	2001      	movs	r0, #1
 800198a:	f005 fba5 	bl	80070d8 <osDelay>
 800198e:	e7fb      	b.n	8001988 <StartDefaultTask+0x8>

08001990 <StartUltrasonicTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUltrasonicTask */
void StartUltrasonicTask(void *argument)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b092      	sub	sp, #72	; 0x48
 8001994:	af02      	add	r7, sp, #8
 8001996:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUltrasonicTask */
uint8_t distance = 0;
 8001998:	2300      	movs	r3, #0
 800199a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	uint8_t dummy = 0;
 800199e:	2300      	movs	r3, #0
 80019a0:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t buz = 0;
 80019a4:	2300      	movs	r3, #0
 80019a6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	UART_Debug("Ultrasonic Task Started...\r\n");
 80019aa:	4831      	ldr	r0, [pc, #196]	; (8001a70 <StartUltrasonicTask+0xe0>)
 80019ac:	f7ff fb40 	bl	8001030 <UART_Debug>

	for(;;)
	{
		osDelay(1);  // petite pause pour laisser souffler le systme
 80019b0:	2001      	movs	r0, #1
 80019b2:	f005 fb91 	bl	80070d8 <osDelay>

		//  Vider la queue avant de dclencher une mesure
		while (xQueueReceive(DistanceQueue, &dummy, 0) == pdPASS);
 80019b6:	bf00      	nop
 80019b8:	4b2e      	ldr	r3, [pc, #184]	; (8001a74 <StartUltrasonicTask+0xe4>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f107 013d 	add.w	r1, r7, #61	; 0x3d
 80019c0:	2200      	movs	r2, #0
 80019c2:	4618      	mov	r0, r3
 80019c4:	f005 ff64 	bl	8007890 <xQueueReceive>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d0f4      	beq.n	80019b8 <StartUltrasonicTask+0x28>

		HCSR04_Trigger();  // Dclenche le capteur
 80019ce:	f7ff fb11 	bl	8000ff4 <HCSR04_Trigger>

		//  Attendre la mesure
		if (xQueueReceive(DistanceQueue, &distance, pdMS_TO_TICKS(100)) == pdPASS)
 80019d2:	4b28      	ldr	r3, [pc, #160]	; (8001a74 <StartUltrasonicTask+0xe4>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f107 013e 	add.w	r1, r7, #62	; 0x3e
 80019da:	2264      	movs	r2, #100	; 0x64
 80019dc:	4618      	mov	r0, r3
 80019de:	f005 ff57 	bl	8007890 <xQueueReceive>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d13d      	bne.n	8001a64 <StartUltrasonicTask+0xd4>
		{
			//  Filtrer les valeurs incohrentes
			if (distance < 2 || distance > 80)
 80019e8:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d93d      	bls.n	8001a6c <StartUltrasonicTask+0xdc>
 80019f0:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80019f4:	2b50      	cmp	r3, #80	; 0x50
 80019f6:	d839      	bhi.n	8001a6c <StartUltrasonicTask+0xdc>
				continue;

			//  Affichage UART
			char msg[50];
			sprintf(msg, "Distance: %d cm\r\n", distance);
 80019f8:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80019fc:	461a      	mov	r2, r3
 80019fe:	f107 0308 	add.w	r3, r7, #8
 8001a02:	491d      	ldr	r1, [pc, #116]	; (8001a78 <StartUltrasonicTask+0xe8>)
 8001a04:	4618      	mov	r0, r3
 8001a06:	f008 fef3 	bl	800a7f0 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001a0a:	f107 0308 	add.w	r3, r7, #8
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7fe fbe6 	bl	80001e0 <strlen>
 8001a14:	4603      	mov	r3, r0
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	f107 0108 	add.w	r1, r7, #8
 8001a1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a20:	4816      	ldr	r0, [pc, #88]	; (8001a7c <StartUltrasonicTask+0xec>)
 8001a22:	f004 fed4 	bl	80067ce <HAL_UART_Transmit>

			//  Si lobjet est proche
			if (distance < 40)
 8001a26:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001a2a:	2b27      	cmp	r3, #39	; 0x27
 8001a2c:	d815      	bhi.n	8001a5a <StartUltrasonicTask+0xca>
			{
				buz = map(distance, 5, 40, 100, 900);  // frquence en fonction de la distance
 8001a2e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001a32:	4618      	mov	r0, r3
 8001a34:	f44f 7361 	mov.w	r3, #900	; 0x384
 8001a38:	9300      	str	r3, [sp, #0]
 8001a3a:	2364      	movs	r3, #100	; 0x64
 8001a3c:	2228      	movs	r2, #40	; 0x28
 8001a3e:	2105      	movs	r1, #5
 8001a40:	f7ff fa5c 	bl	8000efc <map>
 8001a44:	4603      	mov	r3, r0
 8001a46:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				SetBuzzer(&htim3, TIM_CHANNEL_1, buz);
 8001a4a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001a4e:	461a      	mov	r2, r3
 8001a50:	2100      	movs	r1, #0
 8001a52:	480b      	ldr	r0, [pc, #44]	; (8001a80 <StartUltrasonicTask+0xf0>)
 8001a54:	f7ff faac 	bl	8000fb0 <SetBuzzer>
 8001a58:	e004      	b.n	8001a64 <StartUltrasonicTask+0xd4>

			}
			else
			{
				// Arrter le buzzer si trop loin
				SetBuzzer(&htim3, TIM_CHANNEL_1, 0);
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	4808      	ldr	r0, [pc, #32]	; (8001a80 <StartUltrasonicTask+0xf0>)
 8001a60:	f7ff faa6 	bl	8000fb0 <SetBuzzer>

			}
		}

		//  Pause pour ne pas surcharger le capteur
		vTaskDelay(pdMS_TO_TICKS(60));
 8001a64:	203c      	movs	r0, #60	; 0x3c
 8001a66:	f006 fb19 	bl	800809c <vTaskDelay>
 8001a6a:	e7a1      	b.n	80019b0 <StartUltrasonicTask+0x20>
				continue;
 8001a6c:	bf00      	nop
		osDelay(1);  // petite pause pour laisser souffler le systme
 8001a6e:	e79f      	b.n	80019b0 <StartUltrasonicTask+0x20>
 8001a70:	0800cb18 	.word	0x0800cb18
 8001a74:	2000046c 	.word	0x2000046c
 8001a78:	0800cb38 	.word	0x0800cb38
 8001a7c:	200003d4 	.word	0x200003d4
 8001a80:	2000038c 	.word	0x2000038c

08001a84 <StartServoControlTas>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartServoControlTas */
void StartServoControlTas(void *argument)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b086      	sub	sp, #24
 8001a88:	af02      	add	r7, sp, #8
 8001a8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartServoControlTas */
  /* Infinite loop */
  uint32_t adc_value = 0;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	60fb      	str	r3, [r7, #12]
  uint8_t angle_servo = 0 ;
 8001a90:	2300      	movs	r3, #0
 8001a92:	72fb      	strb	r3, [r7, #11]
  UART_Debug("Servo Control Task Started...\r\n");
 8001a94:	4815      	ldr	r0, [pc, #84]	; (8001aec <StartServoControlTas+0x68>)
 8001a96:	f7ff facb 	bl	8001030 <UART_Debug>
  for(;;)
  {
	// Lecture de la valeur ADC
	HAL_ADC_Start(&hadc1);
 8001a9a:	4815      	ldr	r0, [pc, #84]	; (8001af0 <StartServoControlTas+0x6c>)
 8001a9c:	f000 fd00 	bl	80024a0 <HAL_ADC_Start>
	if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK){
 8001aa0:	f04f 31ff 	mov.w	r1, #4294967295
 8001aa4:	4812      	ldr	r0, [pc, #72]	; (8001af0 <StartServoControlTas+0x6c>)
 8001aa6:	f000 fdaf 	bl	8002608 <HAL_ADC_PollForConversion>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d103      	bne.n	8001ab8 <StartServoControlTas+0x34>
		adc_value = HAL_ADC_GetValue(&hadc1);
 8001ab0:	480f      	ldr	r0, [pc, #60]	; (8001af0 <StartServoControlTas+0x6c>)
 8001ab2:	f000 fe34 	bl	800271e <HAL_ADC_GetValue>
 8001ab6:	60f8      	str	r0, [r7, #12]
		sprintf(adc_value_message,"Adc value : %d\r\n",adc_value);
		UART_Debug(adc_value_message);
		*/
	}
	// Mapper la valeur ADC(0-4095) en un angle de 0  180C
	angle_servo = map(adc_value, 0,4095,0,250);
 8001ab8:	23fa      	movs	r3, #250	; 0xfa
 8001aba:	9300      	str	r3, [sp, #0]
 8001abc:	2300      	movs	r3, #0
 8001abe:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	68f8      	ldr	r0, [r7, #12]
 8001ac6:	f7ff fa19 	bl	8000efc <map>
 8001aca:	4603      	mov	r3, r0
 8001acc:	72fb      	strb	r3, [r7, #11]
	// Definir l'angle du servo
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001ace:	2100      	movs	r1, #0
 8001ad0:	4808      	ldr	r0, [pc, #32]	; (8001af4 <StartServoControlTas+0x70>)
 8001ad2:	f003 fc0f 	bl	80052f4 <HAL_TIM_PWM_Start>
	SetServoAngle(&htim2, TIM_CHANNEL_1, angle_servo);
 8001ad6:	7afb      	ldrb	r3, [r7, #11]
 8001ad8:	461a      	mov	r2, r3
 8001ada:	2100      	movs	r1, #0
 8001adc:	4805      	ldr	r0, [pc, #20]	; (8001af4 <StartServoControlTas+0x70>)
 8001ade:	f7ff fa2d 	bl	8000f3c <SetServoAngle>
	vTaskDelay(pdMS_TO_TICKS(50)); // Pause de 50ms entre les mises  jour
 8001ae2:	2032      	movs	r0, #50	; 0x32
 8001ae4:	f006 fada 	bl	800809c <vTaskDelay>
	HAL_ADC_Start(&hadc1);
 8001ae8:	e7d7      	b.n	8001a9a <StartServoControlTas+0x16>
 8001aea:	bf00      	nop
 8001aec:	0800cb4c 	.word	0x0800cb4c
 8001af0:	200001fc 	.word	0x200001fc
 8001af4:	20000344 	.word	0x20000344

08001af8 <StartSPITask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSPITask */
void StartSPITask(void *argument)
{
 8001af8:	b590      	push	{r4, r7, lr}
 8001afa:	b09d      	sub	sp, #116	; 0x74
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSPITask */
	char receivedMessage[QUEUE_ITEM_SIZE];
	char msg_buz1[] = "RD0 pressed\n";
 8001b00:	4b21      	ldr	r3, [pc, #132]	; (8001b88 <StartSPITask+0x90>)
 8001b02:	f107 0420 	add.w	r4, r7, #32
 8001b06:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b08:	c407      	stmia	r4!, {r0, r1, r2}
 8001b0a:	7023      	strb	r3, [r4, #0]
	//const char msg_buz1[] = "RD0 pressed";
	char msg_buz2[] = "RD1 pressed\n";
 8001b0c:	4b1f      	ldr	r3, [pc, #124]	; (8001b8c <StartSPITask+0x94>)
 8001b0e:	f107 0410 	add.w	r4, r7, #16
 8001b12:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b14:	c407      	stmia	r4!, {r0, r1, r2}
 8001b16:	7023      	strb	r3, [r4, #0]

  /* Infinite loop */
  for(;;)
  {
	//UART_Debug("\nenter StartSPITask for loop");
	if(xQueueReceive(SPIQueue, receivedMessage, pdMS_TO_TICKS(100))==pdPASS){
 8001b18:	4b1d      	ldr	r3, [pc, #116]	; (8001b90 <StartSPITask+0x98>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001b20:	2264      	movs	r2, #100	; 0x64
 8001b22:	4618      	mov	r0, r3
 8001b24:	f005 feb4 	bl	8007890 <xQueueReceive>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b01      	cmp	r3, #1
 8001b2c:	d127      	bne.n	8001b7e <StartSPITask+0x86>
		HAL_UART_Transmit(&huart2, receivedMessage, strlen((char*)receivedMessage), HAL_MAX_DELAY);
 8001b2e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7fe fb54 	bl	80001e0 <strlen>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	b29a      	uxth	r2, r3
 8001b3c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001b40:	f04f 33ff 	mov.w	r3, #4294967295
 8001b44:	4813      	ldr	r0, [pc, #76]	; (8001b94 <StartSPITask+0x9c>)
 8001b46:	f004 fe42 	bl	80067ce <HAL_UART_Transmit>
		char newline[] = "\r\n";
 8001b4a:	4a13      	ldr	r2, [pc, #76]	; (8001b98 <StartSPITask+0xa0>)
 8001b4c:	f107 030c 	add.w	r3, r7, #12
 8001b50:	6812      	ldr	r2, [r2, #0]
 8001b52:	4611      	mov	r1, r2
 8001b54:	8019      	strh	r1, [r3, #0]
 8001b56:	3302      	adds	r3, #2
 8001b58:	0c12      	lsrs	r2, r2, #16
 8001b5a:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, (uint8_t*)newline, strlen(newline), HAL_MAX_DELAY);
 8001b5c:	f107 030c 	add.w	r3, r7, #12
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7fe fb3d 	bl	80001e0 <strlen>
 8001b66:	4603      	mov	r3, r0
 8001b68:	b29a      	uxth	r2, r3
 8001b6a:	f107 010c 	add.w	r1, r7, #12
 8001b6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b72:	4808      	ldr	r0, [pc, #32]	; (8001b94 <StartSPITask+0x9c>)
 8001b74:	f004 fe2b 	bl	80067ce <HAL_UART_Transmit>
		spiDataReady = 0; // Rinitialiser l'indicateur
 8001b78:	4b08      	ldr	r3, [pc, #32]	; (8001b9c <StartSPITask+0xa4>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	701a      	strb	r2, [r3, #0]
			vTaskDelay(10);
			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,5000);
		}
		*/
	}
    osDelay(1);
 8001b7e:	2001      	movs	r0, #1
 8001b80:	f005 faaa 	bl	80070d8 <osDelay>
	if(xQueueReceive(SPIQueue, receivedMessage, pdMS_TO_TICKS(100))==pdPASS){
 8001b84:	e7c8      	b.n	8001b18 <StartSPITask+0x20>
 8001b86:	bf00      	nop
 8001b88:	0800cb6c 	.word	0x0800cb6c
 8001b8c:	0800cb7c 	.word	0x0800cb7c
 8001b90:	20000470 	.word	0x20000470
 8001b94:	200003d4 	.word	0x200003d4
 8001b98:	0800ca40 	.word	0x0800ca40
 8001b9c:	2000045a 	.word	0x2000045a

08001ba0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ba4:	b672      	cpsid	i
}
 8001ba6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ba8:	e7fe      	b.n	8001ba8 <Error_Handler+0x8>
	...

08001bac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	607b      	str	r3, [r7, #4]
 8001bb6:	4b12      	ldr	r3, [pc, #72]	; (8001c00 <HAL_MspInit+0x54>)
 8001bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bba:	4a11      	ldr	r2, [pc, #68]	; (8001c00 <HAL_MspInit+0x54>)
 8001bbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bc0:	6453      	str	r3, [r2, #68]	; 0x44
 8001bc2:	4b0f      	ldr	r3, [pc, #60]	; (8001c00 <HAL_MspInit+0x54>)
 8001bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bca:	607b      	str	r3, [r7, #4]
 8001bcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bce:	2300      	movs	r3, #0
 8001bd0:	603b      	str	r3, [r7, #0]
 8001bd2:	4b0b      	ldr	r3, [pc, #44]	; (8001c00 <HAL_MspInit+0x54>)
 8001bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd6:	4a0a      	ldr	r2, [pc, #40]	; (8001c00 <HAL_MspInit+0x54>)
 8001bd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bdc:	6413      	str	r3, [r2, #64]	; 0x40
 8001bde:	4b08      	ldr	r3, [pc, #32]	; (8001c00 <HAL_MspInit+0x54>)
 8001be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001be6:	603b      	str	r3, [r7, #0]
 8001be8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001bea:	2200      	movs	r2, #0
 8001bec:	210f      	movs	r1, #15
 8001bee:	f06f 0001 	mvn.w	r0, #1
 8001bf2:	f001 f89a 	bl	8002d2a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bf6:	bf00      	nop
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	40023800 	.word	0x40023800

08001c04 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b08a      	sub	sp, #40	; 0x28
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c0c:	f107 0314 	add.w	r3, r7, #20
 8001c10:	2200      	movs	r2, #0
 8001c12:	601a      	str	r2, [r3, #0]
 8001c14:	605a      	str	r2, [r3, #4]
 8001c16:	609a      	str	r2, [r3, #8]
 8001c18:	60da      	str	r2, [r3, #12]
 8001c1a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a17      	ldr	r2, [pc, #92]	; (8001c80 <HAL_ADC_MspInit+0x7c>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d127      	bne.n	8001c76 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c26:	2300      	movs	r3, #0
 8001c28:	613b      	str	r3, [r7, #16]
 8001c2a:	4b16      	ldr	r3, [pc, #88]	; (8001c84 <HAL_ADC_MspInit+0x80>)
 8001c2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c2e:	4a15      	ldr	r2, [pc, #84]	; (8001c84 <HAL_ADC_MspInit+0x80>)
 8001c30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c34:	6453      	str	r3, [r2, #68]	; 0x44
 8001c36:	4b13      	ldr	r3, [pc, #76]	; (8001c84 <HAL_ADC_MspInit+0x80>)
 8001c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c3e:	613b      	str	r3, [r7, #16]
 8001c40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c42:	2300      	movs	r3, #0
 8001c44:	60fb      	str	r3, [r7, #12]
 8001c46:	4b0f      	ldr	r3, [pc, #60]	; (8001c84 <HAL_ADC_MspInit+0x80>)
 8001c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4a:	4a0e      	ldr	r2, [pc, #56]	; (8001c84 <HAL_ADC_MspInit+0x80>)
 8001c4c:	f043 0301 	orr.w	r3, r3, #1
 8001c50:	6313      	str	r3, [r2, #48]	; 0x30
 8001c52:	4b0c      	ldr	r3, [pc, #48]	; (8001c84 <HAL_ADC_MspInit+0x80>)
 8001c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c56:	f003 0301 	and.w	r3, r3, #1
 8001c5a:	60fb      	str	r3, [r7, #12]
 8001c5c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001c5e:	2302      	movs	r3, #2
 8001c60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c62:	2303      	movs	r3, #3
 8001c64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c66:	2300      	movs	r3, #0
 8001c68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c6a:	f107 0314 	add.w	r3, r7, #20
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4805      	ldr	r0, [pc, #20]	; (8001c88 <HAL_ADC_MspInit+0x84>)
 8001c72:	f001 fc23 	bl	80034bc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001c76:	bf00      	nop
 8001c78:	3728      	adds	r7, #40	; 0x28
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	40012000 	.word	0x40012000
 8001c84:	40023800 	.word	0x40023800
 8001c88:	40020000 	.word	0x40020000

08001c8c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b08a      	sub	sp, #40	; 0x28
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c94:	f107 0314 	add.w	r3, r7, #20
 8001c98:	2200      	movs	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]
 8001c9c:	605a      	str	r2, [r3, #4]
 8001c9e:	609a      	str	r2, [r3, #8]
 8001ca0:	60da      	str	r2, [r3, #12]
 8001ca2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a44      	ldr	r2, [pc, #272]	; (8001dbc <HAL_SPI_MspInit+0x130>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	f040 8082 	bne.w	8001db4 <HAL_SPI_MspInit+0x128>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	613b      	str	r3, [r7, #16]
 8001cb4:	4b42      	ldr	r3, [pc, #264]	; (8001dc0 <HAL_SPI_MspInit+0x134>)
 8001cb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cb8:	4a41      	ldr	r2, [pc, #260]	; (8001dc0 <HAL_SPI_MspInit+0x134>)
 8001cba:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001cbe:	6453      	str	r3, [r2, #68]	; 0x44
 8001cc0:	4b3f      	ldr	r3, [pc, #252]	; (8001dc0 <HAL_SPI_MspInit+0x134>)
 8001cc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cc4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001cc8:	613b      	str	r3, [r7, #16]
 8001cca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ccc:	2300      	movs	r3, #0
 8001cce:	60fb      	str	r3, [r7, #12]
 8001cd0:	4b3b      	ldr	r3, [pc, #236]	; (8001dc0 <HAL_SPI_MspInit+0x134>)
 8001cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd4:	4a3a      	ldr	r2, [pc, #232]	; (8001dc0 <HAL_SPI_MspInit+0x134>)
 8001cd6:	f043 0301 	orr.w	r3, r3, #1
 8001cda:	6313      	str	r3, [r2, #48]	; 0x30
 8001cdc:	4b38      	ldr	r3, [pc, #224]	; (8001dc0 <HAL_SPI_MspInit+0x134>)
 8001cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce0:	f003 0301 	and.w	r3, r3, #1
 8001ce4:	60fb      	str	r3, [r7, #12]
 8001ce6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ce8:	2300      	movs	r3, #0
 8001cea:	60bb      	str	r3, [r7, #8]
 8001cec:	4b34      	ldr	r3, [pc, #208]	; (8001dc0 <HAL_SPI_MspInit+0x134>)
 8001cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf0:	4a33      	ldr	r2, [pc, #204]	; (8001dc0 <HAL_SPI_MspInit+0x134>)
 8001cf2:	f043 0302 	orr.w	r3, r3, #2
 8001cf6:	6313      	str	r3, [r2, #48]	; 0x30
 8001cf8:	4b31      	ldr	r3, [pc, #196]	; (8001dc0 <HAL_SPI_MspInit+0x134>)
 8001cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfc:	f003 0302 	and.w	r3, r3, #2
 8001d00:	60bb      	str	r3, [r7, #8]
 8001d02:	68bb      	ldr	r3, [r7, #8]
    PA15     ------> SPI1_NSS
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001d04:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d0a:	2302      	movs	r3, #2
 8001d0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d12:	2303      	movs	r3, #3
 8001d14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d16:	2305      	movs	r3, #5
 8001d18:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d1a:	f107 0314 	add.w	r3, r7, #20
 8001d1e:	4619      	mov	r1, r3
 8001d20:	4828      	ldr	r0, [pc, #160]	; (8001dc4 <HAL_SPI_MspInit+0x138>)
 8001d22:	f001 fbcb 	bl	80034bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001d26:	2338      	movs	r3, #56	; 0x38
 8001d28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d32:	2303      	movs	r3, #3
 8001d34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d36:	2305      	movs	r3, #5
 8001d38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d3a:	f107 0314 	add.w	r3, r7, #20
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4821      	ldr	r0, [pc, #132]	; (8001dc8 <HAL_SPI_MspInit+0x13c>)
 8001d42:	f001 fbbb 	bl	80034bc <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8001d46:	4b21      	ldr	r3, [pc, #132]	; (8001dcc <HAL_SPI_MspInit+0x140>)
 8001d48:	4a21      	ldr	r2, [pc, #132]	; (8001dd0 <HAL_SPI_MspInit+0x144>)
 8001d4a:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8001d4c:	4b1f      	ldr	r3, [pc, #124]	; (8001dcc <HAL_SPI_MspInit+0x140>)
 8001d4e:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001d52:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d54:	4b1d      	ldr	r3, [pc, #116]	; (8001dcc <HAL_SPI_MspInit+0x140>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d5a:	4b1c      	ldr	r3, [pc, #112]	; (8001dcc <HAL_SPI_MspInit+0x140>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d60:	4b1a      	ldr	r3, [pc, #104]	; (8001dcc <HAL_SPI_MspInit+0x140>)
 8001d62:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d66:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d68:	4b18      	ldr	r3, [pc, #96]	; (8001dcc <HAL_SPI_MspInit+0x140>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d6e:	4b17      	ldr	r3, [pc, #92]	; (8001dcc <HAL_SPI_MspInit+0x140>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8001d74:	4b15      	ldr	r3, [pc, #84]	; (8001dcc <HAL_SPI_MspInit+0x140>)
 8001d76:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d7a:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001d7c:	4b13      	ldr	r3, [pc, #76]	; (8001dcc <HAL_SPI_MspInit+0x140>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d82:	4b12      	ldr	r3, [pc, #72]	; (8001dcc <HAL_SPI_MspInit+0x140>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001d88:	4810      	ldr	r0, [pc, #64]	; (8001dcc <HAL_SPI_MspInit+0x140>)
 8001d8a:	f001 f805 	bl	8002d98 <HAL_DMA_Init>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8001d94:	f7ff ff04 	bl	8001ba0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4a0c      	ldr	r2, [pc, #48]	; (8001dcc <HAL_SPI_MspInit+0x140>)
 8001d9c:	64da      	str	r2, [r3, #76]	; 0x4c
 8001d9e:	4a0b      	ldr	r2, [pc, #44]	; (8001dcc <HAL_SPI_MspInit+0x140>)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8001da4:	2200      	movs	r2, #0
 8001da6:	2105      	movs	r1, #5
 8001da8:	2023      	movs	r0, #35	; 0x23
 8001daa:	f000 ffbe 	bl	8002d2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001dae:	2023      	movs	r0, #35	; 0x23
 8001db0:	f000 ffd7 	bl	8002d62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001db4:	bf00      	nop
 8001db6:	3728      	adds	r7, #40	; 0x28
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	40013000 	.word	0x40013000
 8001dc0:	40023800 	.word	0x40023800
 8001dc4:	40020000 	.word	0x40020000
 8001dc8:	40020400 	.word	0x40020400
 8001dcc:	2000029c 	.word	0x2000029c
 8001dd0:	40026410 	.word	0x40026410

08001dd4 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b08a      	sub	sp, #40	; 0x28
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ddc:	f107 0314 	add.w	r3, r7, #20
 8001de0:	2200      	movs	r2, #0
 8001de2:	601a      	str	r2, [r3, #0]
 8001de4:	605a      	str	r2, [r3, #4]
 8001de6:	609a      	str	r2, [r3, #8]
 8001de8:	60da      	str	r2, [r3, #12]
 8001dea:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM1)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a1d      	ldr	r2, [pc, #116]	; (8001e68 <HAL_TIM_IC_MspInit+0x94>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d134      	bne.n	8001e60 <HAL_TIM_IC_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001df6:	2300      	movs	r3, #0
 8001df8:	613b      	str	r3, [r7, #16]
 8001dfa:	4b1c      	ldr	r3, [pc, #112]	; (8001e6c <HAL_TIM_IC_MspInit+0x98>)
 8001dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dfe:	4a1b      	ldr	r2, [pc, #108]	; (8001e6c <HAL_TIM_IC_MspInit+0x98>)
 8001e00:	f043 0301 	orr.w	r3, r3, #1
 8001e04:	6453      	str	r3, [r2, #68]	; 0x44
 8001e06:	4b19      	ldr	r3, [pc, #100]	; (8001e6c <HAL_TIM_IC_MspInit+0x98>)
 8001e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e0a:	f003 0301 	and.w	r3, r3, #1
 8001e0e:	613b      	str	r3, [r7, #16]
 8001e10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e12:	2300      	movs	r3, #0
 8001e14:	60fb      	str	r3, [r7, #12]
 8001e16:	4b15      	ldr	r3, [pc, #84]	; (8001e6c <HAL_TIM_IC_MspInit+0x98>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1a:	4a14      	ldr	r2, [pc, #80]	; (8001e6c <HAL_TIM_IC_MspInit+0x98>)
 8001e1c:	f043 0301 	orr.w	r3, r3, #1
 8001e20:	6313      	str	r3, [r2, #48]	; 0x30
 8001e22:	4b12      	ldr	r3, [pc, #72]	; (8001e6c <HAL_TIM_IC_MspInit+0x98>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e26:	f003 0301 	and.w	r3, r3, #1
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001e2e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e34:	2302      	movs	r3, #2
 8001e36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001e40:	2301      	movs	r3, #1
 8001e42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e44:	f107 0314 	add.w	r3, r7, #20
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4809      	ldr	r0, [pc, #36]	; (8001e70 <HAL_TIM_IC_MspInit+0x9c>)
 8001e4c:	f001 fb36 	bl	80034bc <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8001e50:	2200      	movs	r2, #0
 8001e52:	2105      	movs	r1, #5
 8001e54:	201b      	movs	r0, #27
 8001e56:	f000 ff68 	bl	8002d2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001e5a:	201b      	movs	r0, #27
 8001e5c:	f000 ff81 	bl	8002d62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001e60:	bf00      	nop
 8001e62:	3728      	adds	r7, #40	; 0x28
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	40010000 	.word	0x40010000
 8001e6c:	40023800 	.word	0x40023800
 8001e70:	40020000 	.word	0x40020000

08001e74 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b085      	sub	sp, #20
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e84:	d10d      	bne.n	8001ea2 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e86:	2300      	movs	r3, #0
 8001e88:	60fb      	str	r3, [r7, #12]
 8001e8a:	4b09      	ldr	r3, [pc, #36]	; (8001eb0 <HAL_TIM_PWM_MspInit+0x3c>)
 8001e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8e:	4a08      	ldr	r2, [pc, #32]	; (8001eb0 <HAL_TIM_PWM_MspInit+0x3c>)
 8001e90:	f043 0301 	orr.w	r3, r3, #1
 8001e94:	6413      	str	r3, [r2, #64]	; 0x40
 8001e96:	4b06      	ldr	r3, [pc, #24]	; (8001eb0 <HAL_TIM_PWM_MspInit+0x3c>)
 8001e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	60fb      	str	r3, [r7, #12]
 8001ea0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001ea2:	bf00      	nop
 8001ea4:	3714      	adds	r7, #20
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	40023800 	.word	0x40023800

08001eb4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a0e      	ldr	r2, [pc, #56]	; (8001efc <HAL_TIM_Base_MspInit+0x48>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d115      	bne.n	8001ef2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	60fb      	str	r3, [r7, #12]
 8001eca:	4b0d      	ldr	r3, [pc, #52]	; (8001f00 <HAL_TIM_Base_MspInit+0x4c>)
 8001ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ece:	4a0c      	ldr	r2, [pc, #48]	; (8001f00 <HAL_TIM_Base_MspInit+0x4c>)
 8001ed0:	f043 0302 	orr.w	r3, r3, #2
 8001ed4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ed6:	4b0a      	ldr	r3, [pc, #40]	; (8001f00 <HAL_TIM_Base_MspInit+0x4c>)
 8001ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eda:	f003 0302 	and.w	r3, r3, #2
 8001ede:	60fb      	str	r3, [r7, #12]
 8001ee0:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	2105      	movs	r1, #5
 8001ee6:	201d      	movs	r0, #29
 8001ee8:	f000 ff1f 	bl	8002d2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001eec:	201d      	movs	r0, #29
 8001eee:	f000 ff38 	bl	8002d62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001ef2:	bf00      	nop
 8001ef4:	3710      	adds	r7, #16
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	40000400 	.word	0x40000400
 8001f00:	40023800 	.word	0x40023800

08001f04 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b08a      	sub	sp, #40	; 0x28
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f0c:	f107 0314 	add.w	r3, r7, #20
 8001f10:	2200      	movs	r2, #0
 8001f12:	601a      	str	r2, [r3, #0]
 8001f14:	605a      	str	r2, [r3, #4]
 8001f16:	609a      	str	r2, [r3, #8]
 8001f18:	60da      	str	r2, [r3, #12]
 8001f1a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f24:	d11e      	bne.n	8001f64 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f26:	2300      	movs	r3, #0
 8001f28:	613b      	str	r3, [r7, #16]
 8001f2a:	4b22      	ldr	r3, [pc, #136]	; (8001fb4 <HAL_TIM_MspPostInit+0xb0>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2e:	4a21      	ldr	r2, [pc, #132]	; (8001fb4 <HAL_TIM_MspPostInit+0xb0>)
 8001f30:	f043 0301 	orr.w	r3, r3, #1
 8001f34:	6313      	str	r3, [r2, #48]	; 0x30
 8001f36:	4b1f      	ldr	r3, [pc, #124]	; (8001fb4 <HAL_TIM_MspPostInit+0xb0>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3a:	f003 0301 	and.w	r3, r3, #1
 8001f3e:	613b      	str	r3, [r7, #16]
 8001f40:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001f42:	2301      	movs	r3, #1
 8001f44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f46:	2302      	movs	r3, #2
 8001f48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f52:	2301      	movs	r3, #1
 8001f54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f56:	f107 0314 	add.w	r3, r7, #20
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	4816      	ldr	r0, [pc, #88]	; (8001fb8 <HAL_TIM_MspPostInit+0xb4>)
 8001f5e:	f001 faad 	bl	80034bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001f62:	e022      	b.n	8001faa <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM3)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a14      	ldr	r2, [pc, #80]	; (8001fbc <HAL_TIM_MspPostInit+0xb8>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d11d      	bne.n	8001faa <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f6e:	2300      	movs	r3, #0
 8001f70:	60fb      	str	r3, [r7, #12]
 8001f72:	4b10      	ldr	r3, [pc, #64]	; (8001fb4 <HAL_TIM_MspPostInit+0xb0>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f76:	4a0f      	ldr	r2, [pc, #60]	; (8001fb4 <HAL_TIM_MspPostInit+0xb0>)
 8001f78:	f043 0301 	orr.w	r3, r3, #1
 8001f7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f7e:	4b0d      	ldr	r3, [pc, #52]	; (8001fb4 <HAL_TIM_MspPostInit+0xb0>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f82:	f003 0301 	and.w	r3, r3, #1
 8001f86:	60fb      	str	r3, [r7, #12]
 8001f88:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001f8a:	2340      	movs	r3, #64	; 0x40
 8001f8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f8e:	2302      	movs	r3, #2
 8001f90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f92:	2300      	movs	r3, #0
 8001f94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f96:	2300      	movs	r3, #0
 8001f98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f9e:	f107 0314 	add.w	r3, r7, #20
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	4804      	ldr	r0, [pc, #16]	; (8001fb8 <HAL_TIM_MspPostInit+0xb4>)
 8001fa6:	f001 fa89 	bl	80034bc <HAL_GPIO_Init>
}
 8001faa:	bf00      	nop
 8001fac:	3728      	adds	r7, #40	; 0x28
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	40023800 	.word	0x40023800
 8001fb8:	40020000 	.word	0x40020000
 8001fbc:	40000400 	.word	0x40000400

08001fc0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b08a      	sub	sp, #40	; 0x28
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc8:	f107 0314 	add.w	r3, r7, #20
 8001fcc:	2200      	movs	r2, #0
 8001fce:	601a      	str	r2, [r3, #0]
 8001fd0:	605a      	str	r2, [r3, #4]
 8001fd2:	609a      	str	r2, [r3, #8]
 8001fd4:	60da      	str	r2, [r3, #12]
 8001fd6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a19      	ldr	r2, [pc, #100]	; (8002044 <HAL_UART_MspInit+0x84>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d12b      	bne.n	800203a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	613b      	str	r3, [r7, #16]
 8001fe6:	4b18      	ldr	r3, [pc, #96]	; (8002048 <HAL_UART_MspInit+0x88>)
 8001fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fea:	4a17      	ldr	r2, [pc, #92]	; (8002048 <HAL_UART_MspInit+0x88>)
 8001fec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ff0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ff2:	4b15      	ldr	r3, [pc, #84]	; (8002048 <HAL_UART_MspInit+0x88>)
 8001ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ffa:	613b      	str	r3, [r7, #16]
 8001ffc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ffe:	2300      	movs	r3, #0
 8002000:	60fb      	str	r3, [r7, #12]
 8002002:	4b11      	ldr	r3, [pc, #68]	; (8002048 <HAL_UART_MspInit+0x88>)
 8002004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002006:	4a10      	ldr	r2, [pc, #64]	; (8002048 <HAL_UART_MspInit+0x88>)
 8002008:	f043 0301 	orr.w	r3, r3, #1
 800200c:	6313      	str	r3, [r2, #48]	; 0x30
 800200e:	4b0e      	ldr	r3, [pc, #56]	; (8002048 <HAL_UART_MspInit+0x88>)
 8002010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002012:	f003 0301 	and.w	r3, r3, #1
 8002016:	60fb      	str	r3, [r7, #12]
 8002018:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800201a:	230c      	movs	r3, #12
 800201c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800201e:	2302      	movs	r3, #2
 8002020:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002022:	2300      	movs	r3, #0
 8002024:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002026:	2303      	movs	r3, #3
 8002028:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800202a:	2307      	movs	r3, #7
 800202c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800202e:	f107 0314 	add.w	r3, r7, #20
 8002032:	4619      	mov	r1, r3
 8002034:	4805      	ldr	r0, [pc, #20]	; (800204c <HAL_UART_MspInit+0x8c>)
 8002036:	f001 fa41 	bl	80034bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800203a:	bf00      	nop
 800203c:	3728      	adds	r7, #40	; 0x28
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	40004400 	.word	0x40004400
 8002048:	40023800 	.word	0x40023800
 800204c:	40020000 	.word	0x40020000

08002050 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002054:	e7fe      	b.n	8002054 <NMI_Handler+0x4>

08002056 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002056:	b480      	push	{r7}
 8002058:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800205a:	e7fe      	b.n	800205a <HardFault_Handler+0x4>

0800205c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002060:	e7fe      	b.n	8002060 <MemManage_Handler+0x4>

08002062 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002062:	b480      	push	{r7}
 8002064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002066:	e7fe      	b.n	8002066 <BusFault_Handler+0x4>

08002068 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800206c:	e7fe      	b.n	800206c <UsageFault_Handler+0x4>

0800206e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800206e:	b480      	push	{r7}
 8002070:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002072:	bf00      	nop
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002080:	f000 f986 	bl	8002390 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002084:	f006 fc9a 	bl	80089bc <xTaskGetSchedulerState>
 8002088:	4603      	mov	r3, r0
 800208a:	2b01      	cmp	r3, #1
 800208c:	d001      	beq.n	8002092 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800208e:	f007 fa83 	bl	8009598 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002092:	bf00      	nop
 8002094:	bd80      	pop	{r7, pc}
	...

08002098 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800209c:	4802      	ldr	r0, [pc, #8]	; (80020a8 <TIM1_CC_IRQHandler+0x10>)
 800209e:	f003 fb43 	bl	8005728 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80020a2:	bf00      	nop
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	200002fc 	.word	0x200002fc

080020ac <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80020b0:	4802      	ldr	r0, [pc, #8]	; (80020bc <TIM3_IRQHandler+0x10>)
 80020b2:	f003 fb39 	bl	8005728 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80020b6:	bf00      	nop
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	2000038c 	.word	0x2000038c

080020c0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80020c4:	4802      	ldr	r0, [pc, #8]	; (80020d0 <SPI1_IRQHandler+0x10>)
 80020c6:	f002 fb75 	bl	80047b4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80020ca:	bf00      	nop
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	20000244 	.word	0x20000244

080020d4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80020d8:	4802      	ldr	r0, [pc, #8]	; (80020e4 <DMA2_Stream0_IRQHandler+0x10>)
 80020da:	f000 ff85 	bl	8002fe8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80020de:	bf00      	nop
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	2000029c 	.word	0x2000029c

080020e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
	return 1;
 80020ec:	2301      	movs	r3, #1
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr

080020f8 <_kill>:

int _kill(int pid, int sig)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002102:	f007 fcc3 	bl	8009a8c <__errno>
 8002106:	4603      	mov	r3, r0
 8002108:	2216      	movs	r2, #22
 800210a:	601a      	str	r2, [r3, #0]
	return -1;
 800210c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002110:	4618      	mov	r0, r3
 8002112:	3708      	adds	r7, #8
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}

08002118 <_exit>:

void _exit (int status)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002120:	f04f 31ff 	mov.w	r1, #4294967295
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	f7ff ffe7 	bl	80020f8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800212a:	e7fe      	b.n	800212a <_exit+0x12>

0800212c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b086      	sub	sp, #24
 8002130:	af00      	add	r7, sp, #0
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	60b9      	str	r1, [r7, #8]
 8002136:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002138:	2300      	movs	r3, #0
 800213a:	617b      	str	r3, [r7, #20]
 800213c:	e00a      	b.n	8002154 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800213e:	f3af 8000 	nop.w
 8002142:	4601      	mov	r1, r0
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	1c5a      	adds	r2, r3, #1
 8002148:	60ba      	str	r2, [r7, #8]
 800214a:	b2ca      	uxtb	r2, r1
 800214c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	3301      	adds	r3, #1
 8002152:	617b      	str	r3, [r7, #20]
 8002154:	697a      	ldr	r2, [r7, #20]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	429a      	cmp	r2, r3
 800215a:	dbf0      	blt.n	800213e <_read+0x12>
	}

return len;
 800215c:	687b      	ldr	r3, [r7, #4]
}
 800215e:	4618      	mov	r0, r3
 8002160:	3718      	adds	r7, #24
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}

08002166 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002166:	b580      	push	{r7, lr}
 8002168:	b086      	sub	sp, #24
 800216a:	af00      	add	r7, sp, #0
 800216c:	60f8      	str	r0, [r7, #12]
 800216e:	60b9      	str	r1, [r7, #8]
 8002170:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002172:	2300      	movs	r3, #0
 8002174:	617b      	str	r3, [r7, #20]
 8002176:	e009      	b.n	800218c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	1c5a      	adds	r2, r3, #1
 800217c:	60ba      	str	r2, [r7, #8]
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	4618      	mov	r0, r3
 8002182:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	3301      	adds	r3, #1
 800218a:	617b      	str	r3, [r7, #20]
 800218c:	697a      	ldr	r2, [r7, #20]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	429a      	cmp	r2, r3
 8002192:	dbf1      	blt.n	8002178 <_write+0x12>
	}
	return len;
 8002194:	687b      	ldr	r3, [r7, #4]
}
 8002196:	4618      	mov	r0, r3
 8002198:	3718      	adds	r7, #24
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}

0800219e <_close>:

int _close(int file)
{
 800219e:	b480      	push	{r7}
 80021a0:	b083      	sub	sp, #12
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
	return -1;
 80021a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	370c      	adds	r7, #12
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr

080021b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021b6:	b480      	push	{r7}
 80021b8:	b083      	sub	sp, #12
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	6078      	str	r0, [r7, #4]
 80021be:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021c6:	605a      	str	r2, [r3, #4]
	return 0;
 80021c8:	2300      	movs	r3, #0
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr

080021d6 <_isatty>:

int _isatty(int file)
{
 80021d6:	b480      	push	{r7}
 80021d8:	b083      	sub	sp, #12
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
	return 1;
 80021de:	2301      	movs	r3, #1
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b085      	sub	sp, #20
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	60f8      	str	r0, [r7, #12]
 80021f4:	60b9      	str	r1, [r7, #8]
 80021f6:	607a      	str	r2, [r7, #4]
	return 0;
 80021f8:	2300      	movs	r3, #0
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3714      	adds	r7, #20
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
	...

08002208 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b086      	sub	sp, #24
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002210:	4a14      	ldr	r2, [pc, #80]	; (8002264 <_sbrk+0x5c>)
 8002212:	4b15      	ldr	r3, [pc, #84]	; (8002268 <_sbrk+0x60>)
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800221c:	4b13      	ldr	r3, [pc, #76]	; (800226c <_sbrk+0x64>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d102      	bne.n	800222a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002224:	4b11      	ldr	r3, [pc, #68]	; (800226c <_sbrk+0x64>)
 8002226:	4a12      	ldr	r2, [pc, #72]	; (8002270 <_sbrk+0x68>)
 8002228:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800222a:	4b10      	ldr	r3, [pc, #64]	; (800226c <_sbrk+0x64>)
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4413      	add	r3, r2
 8002232:	693a      	ldr	r2, [r7, #16]
 8002234:	429a      	cmp	r2, r3
 8002236:	d207      	bcs.n	8002248 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002238:	f007 fc28 	bl	8009a8c <__errno>
 800223c:	4603      	mov	r3, r0
 800223e:	220c      	movs	r2, #12
 8002240:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002242:	f04f 33ff 	mov.w	r3, #4294967295
 8002246:	e009      	b.n	800225c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002248:	4b08      	ldr	r3, [pc, #32]	; (800226c <_sbrk+0x64>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800224e:	4b07      	ldr	r3, [pc, #28]	; (800226c <_sbrk+0x64>)
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4413      	add	r3, r2
 8002256:	4a05      	ldr	r2, [pc, #20]	; (800226c <_sbrk+0x64>)
 8002258:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800225a:	68fb      	ldr	r3, [r7, #12]
}
 800225c:	4618      	mov	r0, r3
 800225e:	3718      	adds	r7, #24
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	20018000 	.word	0x20018000
 8002268:	00000400 	.word	0x00000400
 800226c:	20000474 	.word	0x20000474
 8002270:	200032a0 	.word	0x200032a0

08002274 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002278:	4b06      	ldr	r3, [pc, #24]	; (8002294 <SystemInit+0x20>)
 800227a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800227e:	4a05      	ldr	r2, [pc, #20]	; (8002294 <SystemInit+0x20>)
 8002280:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002284:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002288:	bf00      	nop
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	e000ed00 	.word	0xe000ed00

08002298 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002298:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022d0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800229c:	480d      	ldr	r0, [pc, #52]	; (80022d4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800229e:	490e      	ldr	r1, [pc, #56]	; (80022d8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80022a0:	4a0e      	ldr	r2, [pc, #56]	; (80022dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80022a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022a4:	e002      	b.n	80022ac <LoopCopyDataInit>

080022a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022aa:	3304      	adds	r3, #4

080022ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022b0:	d3f9      	bcc.n	80022a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022b2:	4a0b      	ldr	r2, [pc, #44]	; (80022e0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80022b4:	4c0b      	ldr	r4, [pc, #44]	; (80022e4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80022b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022b8:	e001      	b.n	80022be <LoopFillZerobss>

080022ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022bc:	3204      	adds	r2, #4

080022be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022c0:	d3fb      	bcc.n	80022ba <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80022c2:	f7ff ffd7 	bl	8002274 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022c6:	f007 fcdd 	bl	8009c84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022ca:	f7fe ff1f 	bl	800110c <main>
  bx  lr    
 80022ce:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80022d0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80022d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022d8:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80022dc:	0800d03c 	.word	0x0800d03c
  ldr r2, =_sbss
 80022e0:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80022e4:	2000329c 	.word	0x2000329c

080022e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022e8:	e7fe      	b.n	80022e8 <ADC_IRQHandler>
	...

080022ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022f0:	4b0e      	ldr	r3, [pc, #56]	; (800232c <HAL_Init+0x40>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a0d      	ldr	r2, [pc, #52]	; (800232c <HAL_Init+0x40>)
 80022f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022fc:	4b0b      	ldr	r3, [pc, #44]	; (800232c <HAL_Init+0x40>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a0a      	ldr	r2, [pc, #40]	; (800232c <HAL_Init+0x40>)
 8002302:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002306:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002308:	4b08      	ldr	r3, [pc, #32]	; (800232c <HAL_Init+0x40>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a07      	ldr	r2, [pc, #28]	; (800232c <HAL_Init+0x40>)
 800230e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002312:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002314:	2003      	movs	r0, #3
 8002316:	f000 fcfd 	bl	8002d14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800231a:	200f      	movs	r0, #15
 800231c:	f000 f808 	bl	8002330 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002320:	f7ff fc44 	bl	8001bac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002324:	2300      	movs	r3, #0
}
 8002326:	4618      	mov	r0, r3
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	40023c00 	.word	0x40023c00

08002330 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002338:	4b12      	ldr	r3, [pc, #72]	; (8002384 <HAL_InitTick+0x54>)
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	4b12      	ldr	r3, [pc, #72]	; (8002388 <HAL_InitTick+0x58>)
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	4619      	mov	r1, r3
 8002342:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002346:	fbb3 f3f1 	udiv	r3, r3, r1
 800234a:	fbb2 f3f3 	udiv	r3, r2, r3
 800234e:	4618      	mov	r0, r3
 8002350:	f000 fd15 	bl	8002d7e <HAL_SYSTICK_Config>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e00e      	b.n	800237c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2b0f      	cmp	r3, #15
 8002362:	d80a      	bhi.n	800237a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002364:	2200      	movs	r2, #0
 8002366:	6879      	ldr	r1, [r7, #4]
 8002368:	f04f 30ff 	mov.w	r0, #4294967295
 800236c:	f000 fcdd 	bl	8002d2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002370:	4a06      	ldr	r2, [pc, #24]	; (800238c <HAL_InitTick+0x5c>)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002376:	2300      	movs	r3, #0
 8002378:	e000      	b.n	800237c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
}
 800237c:	4618      	mov	r0, r3
 800237e:	3708      	adds	r7, #8
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	20000000 	.word	0x20000000
 8002388:	20000008 	.word	0x20000008
 800238c:	20000004 	.word	0x20000004

08002390 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002394:	4b06      	ldr	r3, [pc, #24]	; (80023b0 <HAL_IncTick+0x20>)
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	461a      	mov	r2, r3
 800239a:	4b06      	ldr	r3, [pc, #24]	; (80023b4 <HAL_IncTick+0x24>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4413      	add	r3, r2
 80023a0:	4a04      	ldr	r2, [pc, #16]	; (80023b4 <HAL_IncTick+0x24>)
 80023a2:	6013      	str	r3, [r2, #0]
}
 80023a4:	bf00      	nop
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	20000008 	.word	0x20000008
 80023b4:	20000478 	.word	0x20000478

080023b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  return uwTick;
 80023bc:	4b03      	ldr	r3, [pc, #12]	; (80023cc <HAL_GetTick+0x14>)
 80023be:	681b      	ldr	r3, [r3, #0]
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr
 80023ca:	bf00      	nop
 80023cc:	20000478 	.word	0x20000478

080023d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b084      	sub	sp, #16
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023d8:	f7ff ffee 	bl	80023b8 <HAL_GetTick>
 80023dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023e8:	d005      	beq.n	80023f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023ea:	4b0a      	ldr	r3, [pc, #40]	; (8002414 <HAL_Delay+0x44>)
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	461a      	mov	r2, r3
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	4413      	add	r3, r2
 80023f4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023f6:	bf00      	nop
 80023f8:	f7ff ffde 	bl	80023b8 <HAL_GetTick>
 80023fc:	4602      	mov	r2, r0
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	68fa      	ldr	r2, [r7, #12]
 8002404:	429a      	cmp	r2, r3
 8002406:	d8f7      	bhi.n	80023f8 <HAL_Delay+0x28>
  {
  }
}
 8002408:	bf00      	nop
 800240a:	bf00      	nop
 800240c:	3710      	adds	r7, #16
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	20000008 	.word	0x20000008

08002418 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002420:	2300      	movs	r3, #0
 8002422:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d101      	bne.n	800242e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e033      	b.n	8002496 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002432:	2b00      	cmp	r3, #0
 8002434:	d109      	bne.n	800244a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f7ff fbe4 	bl	8001c04 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2200      	movs	r2, #0
 8002440:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2200      	movs	r2, #0
 8002446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244e:	f003 0310 	and.w	r3, r3, #16
 8002452:	2b00      	cmp	r3, #0
 8002454:	d118      	bne.n	8002488 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800245e:	f023 0302 	bic.w	r3, r3, #2
 8002462:	f043 0202 	orr.w	r2, r3, #2
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f000 fa86 	bl	800297c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2200      	movs	r2, #0
 8002474:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247a:	f023 0303 	bic.w	r3, r3, #3
 800247e:	f043 0201 	orr.w	r2, r3, #1
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	641a      	str	r2, [r3, #64]	; 0x40
 8002486:	e001      	b.n	800248c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002488:	2301      	movs	r3, #1
 800248a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2200      	movs	r2, #0
 8002490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002494:	7bfb      	ldrb	r3, [r7, #15]
}
 8002496:	4618      	mov	r0, r3
 8002498:	3710      	adds	r7, #16
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
	...

080024a0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80024a8:	2300      	movs	r3, #0
 80024aa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024b2:	2b01      	cmp	r3, #1
 80024b4:	d101      	bne.n	80024ba <HAL_ADC_Start+0x1a>
 80024b6:	2302      	movs	r3, #2
 80024b8:	e097      	b.n	80025ea <HAL_ADC_Start+0x14a>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2201      	movs	r2, #1
 80024be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	f003 0301 	and.w	r3, r3, #1
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	d018      	beq.n	8002502 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	689a      	ldr	r2, [r3, #8]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f042 0201 	orr.w	r2, r2, #1
 80024de:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80024e0:	4b45      	ldr	r3, [pc, #276]	; (80025f8 <HAL_ADC_Start+0x158>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a45      	ldr	r2, [pc, #276]	; (80025fc <HAL_ADC_Start+0x15c>)
 80024e6:	fba2 2303 	umull	r2, r3, r2, r3
 80024ea:	0c9a      	lsrs	r2, r3, #18
 80024ec:	4613      	mov	r3, r2
 80024ee:	005b      	lsls	r3, r3, #1
 80024f0:	4413      	add	r3, r2
 80024f2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80024f4:	e002      	b.n	80024fc <HAL_ADC_Start+0x5c>
    {
      counter--;
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	3b01      	subs	r3, #1
 80024fa:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d1f9      	bne.n	80024f6 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	f003 0301 	and.w	r3, r3, #1
 800250c:	2b01      	cmp	r3, #1
 800250e:	d15f      	bne.n	80025d0 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002514:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002518:	f023 0301 	bic.w	r3, r3, #1
 800251c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800252e:	2b00      	cmp	r3, #0
 8002530:	d007      	beq.n	8002542 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002536:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800253a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002546:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800254a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800254e:	d106      	bne.n	800255e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002554:	f023 0206 	bic.w	r2, r3, #6
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	645a      	str	r2, [r3, #68]	; 0x44
 800255c:	e002      	b.n	8002564 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2200      	movs	r2, #0
 8002562:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2200      	movs	r2, #0
 8002568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800256c:	4b24      	ldr	r3, [pc, #144]	; (8002600 <HAL_ADC_Start+0x160>)
 800256e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002578:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	f003 031f 	and.w	r3, r3, #31
 8002582:	2b00      	cmp	r3, #0
 8002584:	d10f      	bne.n	80025a6 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d129      	bne.n	80025e8 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	689a      	ldr	r2, [r3, #8]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80025a2:	609a      	str	r2, [r3, #8]
 80025a4:	e020      	b.n	80025e8 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a16      	ldr	r2, [pc, #88]	; (8002604 <HAL_ADC_Start+0x164>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d11b      	bne.n	80025e8 <HAL_ADC_Start+0x148>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d114      	bne.n	80025e8 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	689a      	ldr	r2, [r3, #8]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80025cc:	609a      	str	r2, [r3, #8]
 80025ce:	e00b      	b.n	80025e8 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d4:	f043 0210 	orr.w	r2, r3, #16
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025e0:	f043 0201 	orr.w	r2, r3, #1
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80025e8:	2300      	movs	r3, #0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3714      	adds	r7, #20
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop
 80025f8:	20000000 	.word	0x20000000
 80025fc:	431bde83 	.word	0x431bde83
 8002600:	40012300 	.word	0x40012300
 8002604:	40012000 	.word	0x40012000

08002608 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002612:	2300      	movs	r3, #0
 8002614:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002620:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002624:	d113      	bne.n	800264e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002630:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002634:	d10b      	bne.n	800264e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263a:	f043 0220 	orr.w	r2, r3, #32
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e063      	b.n	8002716 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800264e:	f7ff feb3 	bl	80023b8 <HAL_GetTick>
 8002652:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002654:	e021      	b.n	800269a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800265c:	d01d      	beq.n	800269a <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d007      	beq.n	8002674 <HAL_ADC_PollForConversion+0x6c>
 8002664:	f7ff fea8 	bl	80023b8 <HAL_GetTick>
 8002668:	4602      	mov	r2, r0
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	683a      	ldr	r2, [r7, #0]
 8002670:	429a      	cmp	r2, r3
 8002672:	d212      	bcs.n	800269a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0302 	and.w	r3, r3, #2
 800267e:	2b02      	cmp	r3, #2
 8002680:	d00b      	beq.n	800269a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002686:	f043 0204 	orr.w	r2, r3, #4
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e03d      	b.n	8002716 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0302 	and.w	r3, r3, #2
 80026a4:	2b02      	cmp	r3, #2
 80026a6:	d1d6      	bne.n	8002656 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f06f 0212 	mvn.w	r2, #18
 80026b0:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d123      	bne.n	8002714 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d11f      	bne.n	8002714 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026da:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d006      	beq.n	80026f0 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d111      	bne.n	8002714 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002700:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002704:	2b00      	cmp	r3, #0
 8002706:	d105      	bne.n	8002714 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270c:	f043 0201 	orr.w	r2, r3, #1
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002714:	2300      	movs	r3, #0
}
 8002716:	4618      	mov	r0, r3
 8002718:	3710      	adds	r7, #16
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}

0800271e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800271e:	b480      	push	{r7}
 8002720:	b083      	sub	sp, #12
 8002722:	af00      	add	r7, sp, #0
 8002724:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800272c:	4618      	mov	r0, r3
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002738:	b480      	push	{r7}
 800273a:	b085      	sub	sp, #20
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002742:	2300      	movs	r3, #0
 8002744:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800274c:	2b01      	cmp	r3, #1
 800274e:	d101      	bne.n	8002754 <HAL_ADC_ConfigChannel+0x1c>
 8002750:	2302      	movs	r3, #2
 8002752:	e105      	b.n	8002960 <HAL_ADC_ConfigChannel+0x228>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2201      	movs	r2, #1
 8002758:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	2b09      	cmp	r3, #9
 8002762:	d925      	bls.n	80027b0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	68d9      	ldr	r1, [r3, #12]
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	b29b      	uxth	r3, r3
 8002770:	461a      	mov	r2, r3
 8002772:	4613      	mov	r3, r2
 8002774:	005b      	lsls	r3, r3, #1
 8002776:	4413      	add	r3, r2
 8002778:	3b1e      	subs	r3, #30
 800277a:	2207      	movs	r2, #7
 800277c:	fa02 f303 	lsl.w	r3, r2, r3
 8002780:	43da      	mvns	r2, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	400a      	ands	r2, r1
 8002788:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	68d9      	ldr	r1, [r3, #12]
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	689a      	ldr	r2, [r3, #8]
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	b29b      	uxth	r3, r3
 800279a:	4618      	mov	r0, r3
 800279c:	4603      	mov	r3, r0
 800279e:	005b      	lsls	r3, r3, #1
 80027a0:	4403      	add	r3, r0
 80027a2:	3b1e      	subs	r3, #30
 80027a4:	409a      	lsls	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	430a      	orrs	r2, r1
 80027ac:	60da      	str	r2, [r3, #12]
 80027ae:	e022      	b.n	80027f6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	6919      	ldr	r1, [r3, #16]
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	b29b      	uxth	r3, r3
 80027bc:	461a      	mov	r2, r3
 80027be:	4613      	mov	r3, r2
 80027c0:	005b      	lsls	r3, r3, #1
 80027c2:	4413      	add	r3, r2
 80027c4:	2207      	movs	r2, #7
 80027c6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ca:	43da      	mvns	r2, r3
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	400a      	ands	r2, r1
 80027d2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	6919      	ldr	r1, [r3, #16]
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	689a      	ldr	r2, [r3, #8]
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	b29b      	uxth	r3, r3
 80027e4:	4618      	mov	r0, r3
 80027e6:	4603      	mov	r3, r0
 80027e8:	005b      	lsls	r3, r3, #1
 80027ea:	4403      	add	r3, r0
 80027ec:	409a      	lsls	r2, r3
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	430a      	orrs	r2, r1
 80027f4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	2b06      	cmp	r3, #6
 80027fc:	d824      	bhi.n	8002848 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685a      	ldr	r2, [r3, #4]
 8002808:	4613      	mov	r3, r2
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	4413      	add	r3, r2
 800280e:	3b05      	subs	r3, #5
 8002810:	221f      	movs	r2, #31
 8002812:	fa02 f303 	lsl.w	r3, r2, r3
 8002816:	43da      	mvns	r2, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	400a      	ands	r2, r1
 800281e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	b29b      	uxth	r3, r3
 800282c:	4618      	mov	r0, r3
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	685a      	ldr	r2, [r3, #4]
 8002832:	4613      	mov	r3, r2
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	4413      	add	r3, r2
 8002838:	3b05      	subs	r3, #5
 800283a:	fa00 f203 	lsl.w	r2, r0, r3
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	430a      	orrs	r2, r1
 8002844:	635a      	str	r2, [r3, #52]	; 0x34
 8002846:	e04c      	b.n	80028e2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	2b0c      	cmp	r3, #12
 800284e:	d824      	bhi.n	800289a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	685a      	ldr	r2, [r3, #4]
 800285a:	4613      	mov	r3, r2
 800285c:	009b      	lsls	r3, r3, #2
 800285e:	4413      	add	r3, r2
 8002860:	3b23      	subs	r3, #35	; 0x23
 8002862:	221f      	movs	r2, #31
 8002864:	fa02 f303 	lsl.w	r3, r2, r3
 8002868:	43da      	mvns	r2, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	400a      	ands	r2, r1
 8002870:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	b29b      	uxth	r3, r3
 800287e:	4618      	mov	r0, r3
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	685a      	ldr	r2, [r3, #4]
 8002884:	4613      	mov	r3, r2
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	4413      	add	r3, r2
 800288a:	3b23      	subs	r3, #35	; 0x23
 800288c:	fa00 f203 	lsl.w	r2, r0, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	430a      	orrs	r2, r1
 8002896:	631a      	str	r2, [r3, #48]	; 0x30
 8002898:	e023      	b.n	80028e2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685a      	ldr	r2, [r3, #4]
 80028a4:	4613      	mov	r3, r2
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	4413      	add	r3, r2
 80028aa:	3b41      	subs	r3, #65	; 0x41
 80028ac:	221f      	movs	r2, #31
 80028ae:	fa02 f303 	lsl.w	r3, r2, r3
 80028b2:	43da      	mvns	r2, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	400a      	ands	r2, r1
 80028ba:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	b29b      	uxth	r3, r3
 80028c8:	4618      	mov	r0, r3
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	685a      	ldr	r2, [r3, #4]
 80028ce:	4613      	mov	r3, r2
 80028d0:	009b      	lsls	r3, r3, #2
 80028d2:	4413      	add	r3, r2
 80028d4:	3b41      	subs	r3, #65	; 0x41
 80028d6:	fa00 f203 	lsl.w	r2, r0, r3
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	430a      	orrs	r2, r1
 80028e0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028e2:	4b22      	ldr	r3, [pc, #136]	; (800296c <HAL_ADC_ConfigChannel+0x234>)
 80028e4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a21      	ldr	r2, [pc, #132]	; (8002970 <HAL_ADC_ConfigChannel+0x238>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d109      	bne.n	8002904 <HAL_ADC_ConfigChannel+0x1cc>
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	2b12      	cmp	r3, #18
 80028f6:	d105      	bne.n	8002904 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a19      	ldr	r2, [pc, #100]	; (8002970 <HAL_ADC_ConfigChannel+0x238>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d123      	bne.n	8002956 <HAL_ADC_ConfigChannel+0x21e>
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	2b10      	cmp	r3, #16
 8002914:	d003      	beq.n	800291e <HAL_ADC_ConfigChannel+0x1e6>
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	2b11      	cmp	r3, #17
 800291c:	d11b      	bne.n	8002956 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	2b10      	cmp	r3, #16
 8002930:	d111      	bne.n	8002956 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002932:	4b10      	ldr	r3, [pc, #64]	; (8002974 <HAL_ADC_ConfigChannel+0x23c>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a10      	ldr	r2, [pc, #64]	; (8002978 <HAL_ADC_ConfigChannel+0x240>)
 8002938:	fba2 2303 	umull	r2, r3, r2, r3
 800293c:	0c9a      	lsrs	r2, r3, #18
 800293e:	4613      	mov	r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	4413      	add	r3, r2
 8002944:	005b      	lsls	r3, r3, #1
 8002946:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002948:	e002      	b.n	8002950 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	3b01      	subs	r3, #1
 800294e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d1f9      	bne.n	800294a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2200      	movs	r2, #0
 800295a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800295e:	2300      	movs	r3, #0
}
 8002960:	4618      	mov	r0, r3
 8002962:	3714      	adds	r7, #20
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr
 800296c:	40012300 	.word	0x40012300
 8002970:	40012000 	.word	0x40012000
 8002974:	20000000 	.word	0x20000000
 8002978:	431bde83 	.word	0x431bde83

0800297c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800297c:	b480      	push	{r7}
 800297e:	b085      	sub	sp, #20
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002984:	4b79      	ldr	r3, [pc, #484]	; (8002b6c <ADC_Init+0x1f0>)
 8002986:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	685a      	ldr	r2, [r3, #4]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	431a      	orrs	r2, r3
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	685a      	ldr	r2, [r3, #4]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80029b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	6859      	ldr	r1, [r3, #4]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	691b      	ldr	r3, [r3, #16]
 80029bc:	021a      	lsls	r2, r3, #8
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	430a      	orrs	r2, r1
 80029c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	685a      	ldr	r2, [r3, #4]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80029d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	6859      	ldr	r1, [r3, #4]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	689a      	ldr	r2, [r3, #8]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	430a      	orrs	r2, r1
 80029e6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	689a      	ldr	r2, [r3, #8]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80029f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	6899      	ldr	r1, [r3, #8]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	68da      	ldr	r2, [r3, #12]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	430a      	orrs	r2, r1
 8002a08:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a0e:	4a58      	ldr	r2, [pc, #352]	; (8002b70 <ADC_Init+0x1f4>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d022      	beq.n	8002a5a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	689a      	ldr	r2, [r3, #8]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002a22:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	6899      	ldr	r1, [r3, #8]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	430a      	orrs	r2, r1
 8002a34:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	689a      	ldr	r2, [r3, #8]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002a44:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	6899      	ldr	r1, [r3, #8]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	430a      	orrs	r2, r1
 8002a56:	609a      	str	r2, [r3, #8]
 8002a58:	e00f      	b.n	8002a7a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	689a      	ldr	r2, [r3, #8]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002a68:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	689a      	ldr	r2, [r3, #8]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002a78:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	689a      	ldr	r2, [r3, #8]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f022 0202 	bic.w	r2, r2, #2
 8002a88:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	6899      	ldr	r1, [r3, #8]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	7e1b      	ldrb	r3, [r3, #24]
 8002a94:	005a      	lsls	r2, r3, #1
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	430a      	orrs	r2, r1
 8002a9c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d01b      	beq.n	8002ae0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	685a      	ldr	r2, [r3, #4]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ab6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	685a      	ldr	r2, [r3, #4]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002ac6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	6859      	ldr	r1, [r3, #4]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad2:	3b01      	subs	r3, #1
 8002ad4:	035a      	lsls	r2, r3, #13
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	430a      	orrs	r2, r1
 8002adc:	605a      	str	r2, [r3, #4]
 8002ade:	e007      	b.n	8002af0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	685a      	ldr	r2, [r3, #4]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002aee:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002afe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	69db      	ldr	r3, [r3, #28]
 8002b0a:	3b01      	subs	r3, #1
 8002b0c:	051a      	lsls	r2, r3, #20
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	430a      	orrs	r2, r1
 8002b14:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	689a      	ldr	r2, [r3, #8]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002b24:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	6899      	ldr	r1, [r3, #8]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002b32:	025a      	lsls	r2, r3, #9
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	430a      	orrs	r2, r1
 8002b3a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	689a      	ldr	r2, [r3, #8]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b4a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	6899      	ldr	r1, [r3, #8]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	695b      	ldr	r3, [r3, #20]
 8002b56:	029a      	lsls	r2, r3, #10
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	430a      	orrs	r2, r1
 8002b5e:	609a      	str	r2, [r3, #8]
}
 8002b60:	bf00      	nop
 8002b62:	3714      	adds	r7, #20
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr
 8002b6c:	40012300 	.word	0x40012300
 8002b70:	0f000001 	.word	0x0f000001

08002b74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b085      	sub	sp, #20
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	f003 0307 	and.w	r3, r3, #7
 8002b82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b84:	4b0c      	ldr	r3, [pc, #48]	; (8002bb8 <__NVIC_SetPriorityGrouping+0x44>)
 8002b86:	68db      	ldr	r3, [r3, #12]
 8002b88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b8a:	68ba      	ldr	r2, [r7, #8]
 8002b8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b90:	4013      	ands	r3, r2
 8002b92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ba0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ba4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ba6:	4a04      	ldr	r2, [pc, #16]	; (8002bb8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	60d3      	str	r3, [r2, #12]
}
 8002bac:	bf00      	nop
 8002bae:	3714      	adds	r7, #20
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr
 8002bb8:	e000ed00 	.word	0xe000ed00

08002bbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bc0:	4b04      	ldr	r3, [pc, #16]	; (8002bd4 <__NVIC_GetPriorityGrouping+0x18>)
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	0a1b      	lsrs	r3, r3, #8
 8002bc6:	f003 0307 	and.w	r3, r3, #7
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd2:	4770      	bx	lr
 8002bd4:	e000ed00 	.word	0xe000ed00

08002bd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	4603      	mov	r3, r0
 8002be0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	db0b      	blt.n	8002c02 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bea:	79fb      	ldrb	r3, [r7, #7]
 8002bec:	f003 021f 	and.w	r2, r3, #31
 8002bf0:	4907      	ldr	r1, [pc, #28]	; (8002c10 <__NVIC_EnableIRQ+0x38>)
 8002bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bf6:	095b      	lsrs	r3, r3, #5
 8002bf8:	2001      	movs	r0, #1
 8002bfa:	fa00 f202 	lsl.w	r2, r0, r2
 8002bfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c02:	bf00      	nop
 8002c04:	370c      	adds	r7, #12
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	e000e100 	.word	0xe000e100

08002c14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	6039      	str	r1, [r7, #0]
 8002c1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	db0a      	blt.n	8002c3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	b2da      	uxtb	r2, r3
 8002c2c:	490c      	ldr	r1, [pc, #48]	; (8002c60 <__NVIC_SetPriority+0x4c>)
 8002c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c32:	0112      	lsls	r2, r2, #4
 8002c34:	b2d2      	uxtb	r2, r2
 8002c36:	440b      	add	r3, r1
 8002c38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c3c:	e00a      	b.n	8002c54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	b2da      	uxtb	r2, r3
 8002c42:	4908      	ldr	r1, [pc, #32]	; (8002c64 <__NVIC_SetPriority+0x50>)
 8002c44:	79fb      	ldrb	r3, [r7, #7]
 8002c46:	f003 030f 	and.w	r3, r3, #15
 8002c4a:	3b04      	subs	r3, #4
 8002c4c:	0112      	lsls	r2, r2, #4
 8002c4e:	b2d2      	uxtb	r2, r2
 8002c50:	440b      	add	r3, r1
 8002c52:	761a      	strb	r2, [r3, #24]
}
 8002c54:	bf00      	nop
 8002c56:	370c      	adds	r7, #12
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr
 8002c60:	e000e100 	.word	0xe000e100
 8002c64:	e000ed00 	.word	0xe000ed00

08002c68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b089      	sub	sp, #36	; 0x24
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	60f8      	str	r0, [r7, #12]
 8002c70:	60b9      	str	r1, [r7, #8]
 8002c72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f003 0307 	and.w	r3, r3, #7
 8002c7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	f1c3 0307 	rsb	r3, r3, #7
 8002c82:	2b04      	cmp	r3, #4
 8002c84:	bf28      	it	cs
 8002c86:	2304      	movcs	r3, #4
 8002c88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	3304      	adds	r3, #4
 8002c8e:	2b06      	cmp	r3, #6
 8002c90:	d902      	bls.n	8002c98 <NVIC_EncodePriority+0x30>
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	3b03      	subs	r3, #3
 8002c96:	e000      	b.n	8002c9a <NVIC_EncodePriority+0x32>
 8002c98:	2300      	movs	r3, #0
 8002c9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c9c:	f04f 32ff 	mov.w	r2, #4294967295
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca6:	43da      	mvns	r2, r3
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	401a      	ands	r2, r3
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cb0:	f04f 31ff 	mov.w	r1, #4294967295
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8002cba:	43d9      	mvns	r1, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cc0:	4313      	orrs	r3, r2
         );
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3724      	adds	r7, #36	; 0x24
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
	...

08002cd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	3b01      	subs	r3, #1
 8002cdc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ce0:	d301      	bcc.n	8002ce6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e00f      	b.n	8002d06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ce6:	4a0a      	ldr	r2, [pc, #40]	; (8002d10 <SysTick_Config+0x40>)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	3b01      	subs	r3, #1
 8002cec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cee:	210f      	movs	r1, #15
 8002cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8002cf4:	f7ff ff8e 	bl	8002c14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cf8:	4b05      	ldr	r3, [pc, #20]	; (8002d10 <SysTick_Config+0x40>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cfe:	4b04      	ldr	r3, [pc, #16]	; (8002d10 <SysTick_Config+0x40>)
 8002d00:	2207      	movs	r2, #7
 8002d02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d04:	2300      	movs	r3, #0
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3708      	adds	r7, #8
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	e000e010 	.word	0xe000e010

08002d14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	f7ff ff29 	bl	8002b74 <__NVIC_SetPriorityGrouping>
}
 8002d22:	bf00      	nop
 8002d24:	3708      	adds	r7, #8
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}

08002d2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d2a:	b580      	push	{r7, lr}
 8002d2c:	b086      	sub	sp, #24
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	4603      	mov	r3, r0
 8002d32:	60b9      	str	r1, [r7, #8]
 8002d34:	607a      	str	r2, [r7, #4]
 8002d36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d3c:	f7ff ff3e 	bl	8002bbc <__NVIC_GetPriorityGrouping>
 8002d40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	68b9      	ldr	r1, [r7, #8]
 8002d46:	6978      	ldr	r0, [r7, #20]
 8002d48:	f7ff ff8e 	bl	8002c68 <NVIC_EncodePriority>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d52:	4611      	mov	r1, r2
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7ff ff5d 	bl	8002c14 <__NVIC_SetPriority>
}
 8002d5a:	bf00      	nop
 8002d5c:	3718      	adds	r7, #24
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}

08002d62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d62:	b580      	push	{r7, lr}
 8002d64:	b082      	sub	sp, #8
 8002d66:	af00      	add	r7, sp, #0
 8002d68:	4603      	mov	r3, r0
 8002d6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d70:	4618      	mov	r0, r3
 8002d72:	f7ff ff31 	bl	8002bd8 <__NVIC_EnableIRQ>
}
 8002d76:	bf00      	nop
 8002d78:	3708      	adds	r7, #8
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}

08002d7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d7e:	b580      	push	{r7, lr}
 8002d80:	b082      	sub	sp, #8
 8002d82:	af00      	add	r7, sp, #0
 8002d84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f7ff ffa2 	bl	8002cd0 <SysTick_Config>
 8002d8c:	4603      	mov	r3, r0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3708      	adds	r7, #8
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
	...

08002d98 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b086      	sub	sp, #24
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002da0:	2300      	movs	r3, #0
 8002da2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002da4:	f7ff fb08 	bl	80023b8 <HAL_GetTick>
 8002da8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d101      	bne.n	8002db4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e099      	b.n	8002ee8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2202      	movs	r2, #2
 8002db8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f022 0201 	bic.w	r2, r2, #1
 8002dd2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002dd4:	e00f      	b.n	8002df6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002dd6:	f7ff faef 	bl	80023b8 <HAL_GetTick>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	2b05      	cmp	r3, #5
 8002de2:	d908      	bls.n	8002df6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2220      	movs	r2, #32
 8002de8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2203      	movs	r2, #3
 8002dee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e078      	b.n	8002ee8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 0301 	and.w	r3, r3, #1
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d1e8      	bne.n	8002dd6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002e0c:	697a      	ldr	r2, [r7, #20]
 8002e0e:	4b38      	ldr	r3, [pc, #224]	; (8002ef0 <HAL_DMA_Init+0x158>)
 8002e10:	4013      	ands	r3, r2
 8002e12:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	685a      	ldr	r2, [r3, #4]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e22:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	691b      	ldr	r3, [r3, #16]
 8002e28:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	699b      	ldr	r3, [r3, #24]
 8002e34:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e3a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6a1b      	ldr	r3, [r3, #32]
 8002e40:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e42:	697a      	ldr	r2, [r7, #20]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e4c:	2b04      	cmp	r3, #4
 8002e4e:	d107      	bne.n	8002e60 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	697a      	ldr	r2, [r7, #20]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	697a      	ldr	r2, [r7, #20]
 8002e66:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	695b      	ldr	r3, [r3, #20]
 8002e6e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	f023 0307 	bic.w	r3, r3, #7
 8002e76:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e7c:	697a      	ldr	r2, [r7, #20]
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e86:	2b04      	cmp	r3, #4
 8002e88:	d117      	bne.n	8002eba <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e8e:	697a      	ldr	r2, [r7, #20]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d00e      	beq.n	8002eba <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f000 fa91 	bl	80033c4 <DMA_CheckFifoParam>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d008      	beq.n	8002eba <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2240      	movs	r2, #64	; 0x40
 8002eac:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e016      	b.n	8002ee8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	697a      	ldr	r2, [r7, #20]
 8002ec0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	f000 fa48 	bl	8003358 <DMA_CalcBaseAndBitshift>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ed0:	223f      	movs	r2, #63	; 0x3f
 8002ed2:	409a      	lsls	r2, r3
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002ee6:	2300      	movs	r3, #0
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3718      	adds	r7, #24
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	f010803f 	.word	0xf010803f

08002ef4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b086      	sub	sp, #24
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	60f8      	str	r0, [r7, #12]
 8002efc:	60b9      	str	r1, [r7, #8]
 8002efe:	607a      	str	r2, [r7, #4]
 8002f00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f02:	2300      	movs	r3, #0
 8002f04:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f0a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d101      	bne.n	8002f1a <HAL_DMA_Start_IT+0x26>
 8002f16:	2302      	movs	r3, #2
 8002f18:	e040      	b.n	8002f9c <HAL_DMA_Start_IT+0xa8>
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d12f      	bne.n	8002f8e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2202      	movs	r2, #2
 8002f32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	68b9      	ldr	r1, [r7, #8]
 8002f42:	68f8      	ldr	r0, [r7, #12]
 8002f44:	f000 f9da 	bl	80032fc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f4c:	223f      	movs	r2, #63	; 0x3f
 8002f4e:	409a      	lsls	r2, r3
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f042 0216 	orr.w	r2, r2, #22
 8002f62:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d007      	beq.n	8002f7c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f042 0208 	orr.w	r2, r2, #8
 8002f7a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f042 0201 	orr.w	r2, r2, #1
 8002f8a:	601a      	str	r2, [r3, #0]
 8002f8c:	e005      	b.n	8002f9a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2200      	movs	r2, #0
 8002f92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002f96:	2302      	movs	r3, #2
 8002f98:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002f9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	3718      	adds	r7, #24
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}

08002fa4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d004      	beq.n	8002fc2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2280      	movs	r2, #128	; 0x80
 8002fbc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e00c      	b.n	8002fdc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2205      	movs	r2, #5
 8002fc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f022 0201 	bic.w	r2, r2, #1
 8002fd8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002fda:	2300      	movs	r3, #0
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	370c      	adds	r7, #12
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr

08002fe8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b086      	sub	sp, #24
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002ff4:	4b8e      	ldr	r3, [pc, #568]	; (8003230 <HAL_DMA_IRQHandler+0x248>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a8e      	ldr	r2, [pc, #568]	; (8003234 <HAL_DMA_IRQHandler+0x24c>)
 8002ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8002ffe:	0a9b      	lsrs	r3, r3, #10
 8003000:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003006:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003012:	2208      	movs	r2, #8
 8003014:	409a      	lsls	r2, r3
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	4013      	ands	r3, r2
 800301a:	2b00      	cmp	r3, #0
 800301c:	d01a      	beq.n	8003054 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0304 	and.w	r3, r3, #4
 8003028:	2b00      	cmp	r3, #0
 800302a:	d013      	beq.n	8003054 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f022 0204 	bic.w	r2, r2, #4
 800303a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003040:	2208      	movs	r2, #8
 8003042:	409a      	lsls	r2, r3
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800304c:	f043 0201 	orr.w	r2, r3, #1
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003058:	2201      	movs	r2, #1
 800305a:	409a      	lsls	r2, r3
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	4013      	ands	r3, r2
 8003060:	2b00      	cmp	r3, #0
 8003062:	d012      	beq.n	800308a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	695b      	ldr	r3, [r3, #20]
 800306a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800306e:	2b00      	cmp	r3, #0
 8003070:	d00b      	beq.n	800308a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003076:	2201      	movs	r2, #1
 8003078:	409a      	lsls	r2, r3
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003082:	f043 0202 	orr.w	r2, r3, #2
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800308e:	2204      	movs	r2, #4
 8003090:	409a      	lsls	r2, r3
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	4013      	ands	r3, r2
 8003096:	2b00      	cmp	r3, #0
 8003098:	d012      	beq.n	80030c0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 0302 	and.w	r3, r3, #2
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d00b      	beq.n	80030c0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030ac:	2204      	movs	r2, #4
 80030ae:	409a      	lsls	r2, r3
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030b8:	f043 0204 	orr.w	r2, r3, #4
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030c4:	2210      	movs	r2, #16
 80030c6:	409a      	lsls	r2, r3
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	4013      	ands	r3, r2
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d043      	beq.n	8003158 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0308 	and.w	r3, r3, #8
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d03c      	beq.n	8003158 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030e2:	2210      	movs	r2, #16
 80030e4:	409a      	lsls	r2, r3
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d018      	beq.n	800312a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003102:	2b00      	cmp	r3, #0
 8003104:	d108      	bne.n	8003118 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310a:	2b00      	cmp	r3, #0
 800310c:	d024      	beq.n	8003158 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	4798      	blx	r3
 8003116:	e01f      	b.n	8003158 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800311c:	2b00      	cmp	r3, #0
 800311e:	d01b      	beq.n	8003158 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003124:	6878      	ldr	r0, [r7, #4]
 8003126:	4798      	blx	r3
 8003128:	e016      	b.n	8003158 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003134:	2b00      	cmp	r3, #0
 8003136:	d107      	bne.n	8003148 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f022 0208 	bic.w	r2, r2, #8
 8003146:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314c:	2b00      	cmp	r3, #0
 800314e:	d003      	beq.n	8003158 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003154:	6878      	ldr	r0, [r7, #4]
 8003156:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800315c:	2220      	movs	r2, #32
 800315e:	409a      	lsls	r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	4013      	ands	r3, r2
 8003164:	2b00      	cmp	r3, #0
 8003166:	f000 808f 	beq.w	8003288 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0310 	and.w	r3, r3, #16
 8003174:	2b00      	cmp	r3, #0
 8003176:	f000 8087 	beq.w	8003288 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800317e:	2220      	movs	r2, #32
 8003180:	409a      	lsls	r2, r3
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800318c:	b2db      	uxtb	r3, r3
 800318e:	2b05      	cmp	r3, #5
 8003190:	d136      	bne.n	8003200 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f022 0216 	bic.w	r2, r2, #22
 80031a0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	695a      	ldr	r2, [r3, #20]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031b0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d103      	bne.n	80031c2 <HAL_DMA_IRQHandler+0x1da>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d007      	beq.n	80031d2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f022 0208 	bic.w	r2, r2, #8
 80031d0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031d6:	223f      	movs	r2, #63	; 0x3f
 80031d8:	409a      	lsls	r2, r3
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2201      	movs	r2, #1
 80031e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2200      	movs	r2, #0
 80031ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d07e      	beq.n	80032f4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	4798      	blx	r3
        }
        return;
 80031fe:	e079      	b.n	80032f4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d01d      	beq.n	800324a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003218:	2b00      	cmp	r3, #0
 800321a:	d10d      	bne.n	8003238 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003220:	2b00      	cmp	r3, #0
 8003222:	d031      	beq.n	8003288 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	4798      	blx	r3
 800322c:	e02c      	b.n	8003288 <HAL_DMA_IRQHandler+0x2a0>
 800322e:	bf00      	nop
 8003230:	20000000 	.word	0x20000000
 8003234:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800323c:	2b00      	cmp	r3, #0
 800323e:	d023      	beq.n	8003288 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	4798      	blx	r3
 8003248:	e01e      	b.n	8003288 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003254:	2b00      	cmp	r3, #0
 8003256:	d10f      	bne.n	8003278 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f022 0210 	bic.w	r2, r2, #16
 8003266:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800327c:	2b00      	cmp	r3, #0
 800327e:	d003      	beq.n	8003288 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800328c:	2b00      	cmp	r3, #0
 800328e:	d032      	beq.n	80032f6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003294:	f003 0301 	and.w	r3, r3, #1
 8003298:	2b00      	cmp	r3, #0
 800329a:	d022      	beq.n	80032e2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2205      	movs	r2, #5
 80032a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f022 0201 	bic.w	r2, r2, #1
 80032b2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	3301      	adds	r3, #1
 80032b8:	60bb      	str	r3, [r7, #8]
 80032ba:	697a      	ldr	r2, [r7, #20]
 80032bc:	429a      	cmp	r2, r3
 80032be:	d307      	bcc.n	80032d0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0301 	and.w	r3, r3, #1
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d1f2      	bne.n	80032b4 <HAL_DMA_IRQHandler+0x2cc>
 80032ce:	e000      	b.n	80032d2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80032d0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2201      	movs	r2, #1
 80032d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d005      	beq.n	80032f6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	4798      	blx	r3
 80032f2:	e000      	b.n	80032f6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80032f4:	bf00      	nop
    }
  }
}
 80032f6:	3718      	adds	r7, #24
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}

080032fc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b085      	sub	sp, #20
 8003300:	af00      	add	r7, sp, #0
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	607a      	str	r2, [r7, #4]
 8003308:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003318:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	683a      	ldr	r2, [r7, #0]
 8003320:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	2b40      	cmp	r3, #64	; 0x40
 8003328:	d108      	bne.n	800333c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	687a      	ldr	r2, [r7, #4]
 8003330:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	68ba      	ldr	r2, [r7, #8]
 8003338:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800333a:	e007      	b.n	800334c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	68ba      	ldr	r2, [r7, #8]
 8003342:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	60da      	str	r2, [r3, #12]
}
 800334c:	bf00      	nop
 800334e:	3714      	adds	r7, #20
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr

08003358 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003358:	b480      	push	{r7}
 800335a:	b085      	sub	sp, #20
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	b2db      	uxtb	r3, r3
 8003366:	3b10      	subs	r3, #16
 8003368:	4a14      	ldr	r2, [pc, #80]	; (80033bc <DMA_CalcBaseAndBitshift+0x64>)
 800336a:	fba2 2303 	umull	r2, r3, r2, r3
 800336e:	091b      	lsrs	r3, r3, #4
 8003370:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003372:	4a13      	ldr	r2, [pc, #76]	; (80033c0 <DMA_CalcBaseAndBitshift+0x68>)
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	4413      	add	r3, r2
 8003378:	781b      	ldrb	r3, [r3, #0]
 800337a:	461a      	mov	r2, r3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2b03      	cmp	r3, #3
 8003384:	d909      	bls.n	800339a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800338e:	f023 0303 	bic.w	r3, r3, #3
 8003392:	1d1a      	adds	r2, r3, #4
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	659a      	str	r2, [r3, #88]	; 0x58
 8003398:	e007      	b.n	80033aa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80033a2:	f023 0303 	bic.w	r3, r3, #3
 80033a6:	687a      	ldr	r2, [r7, #4]
 80033a8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3714      	adds	r7, #20
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr
 80033ba:	bf00      	nop
 80033bc:	aaaaaaab 	.word	0xaaaaaaab
 80033c0:	0800cc4c 	.word	0x0800cc4c

080033c4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b085      	sub	sp, #20
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033cc:	2300      	movs	r3, #0
 80033ce:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033d4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	699b      	ldr	r3, [r3, #24]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d11f      	bne.n	800341e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	2b03      	cmp	r3, #3
 80033e2:	d856      	bhi.n	8003492 <DMA_CheckFifoParam+0xce>
 80033e4:	a201      	add	r2, pc, #4	; (adr r2, 80033ec <DMA_CheckFifoParam+0x28>)
 80033e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ea:	bf00      	nop
 80033ec:	080033fd 	.word	0x080033fd
 80033f0:	0800340f 	.word	0x0800340f
 80033f4:	080033fd 	.word	0x080033fd
 80033f8:	08003493 	.word	0x08003493
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003400:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d046      	beq.n	8003496 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800340c:	e043      	b.n	8003496 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003412:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003416:	d140      	bne.n	800349a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800341c:	e03d      	b.n	800349a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	699b      	ldr	r3, [r3, #24]
 8003422:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003426:	d121      	bne.n	800346c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	2b03      	cmp	r3, #3
 800342c:	d837      	bhi.n	800349e <DMA_CheckFifoParam+0xda>
 800342e:	a201      	add	r2, pc, #4	; (adr r2, 8003434 <DMA_CheckFifoParam+0x70>)
 8003430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003434:	08003445 	.word	0x08003445
 8003438:	0800344b 	.word	0x0800344b
 800343c:	08003445 	.word	0x08003445
 8003440:	0800345d 	.word	0x0800345d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	73fb      	strb	r3, [r7, #15]
      break;
 8003448:	e030      	b.n	80034ac <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800344e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003452:	2b00      	cmp	r3, #0
 8003454:	d025      	beq.n	80034a2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800345a:	e022      	b.n	80034a2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003460:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003464:	d11f      	bne.n	80034a6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800346a:	e01c      	b.n	80034a6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	2b02      	cmp	r3, #2
 8003470:	d903      	bls.n	800347a <DMA_CheckFifoParam+0xb6>
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	2b03      	cmp	r3, #3
 8003476:	d003      	beq.n	8003480 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003478:	e018      	b.n	80034ac <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	73fb      	strb	r3, [r7, #15]
      break;
 800347e:	e015      	b.n	80034ac <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003484:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003488:	2b00      	cmp	r3, #0
 800348a:	d00e      	beq.n	80034aa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	73fb      	strb	r3, [r7, #15]
      break;
 8003490:	e00b      	b.n	80034aa <DMA_CheckFifoParam+0xe6>
      break;
 8003492:	bf00      	nop
 8003494:	e00a      	b.n	80034ac <DMA_CheckFifoParam+0xe8>
      break;
 8003496:	bf00      	nop
 8003498:	e008      	b.n	80034ac <DMA_CheckFifoParam+0xe8>
      break;
 800349a:	bf00      	nop
 800349c:	e006      	b.n	80034ac <DMA_CheckFifoParam+0xe8>
      break;
 800349e:	bf00      	nop
 80034a0:	e004      	b.n	80034ac <DMA_CheckFifoParam+0xe8>
      break;
 80034a2:	bf00      	nop
 80034a4:	e002      	b.n	80034ac <DMA_CheckFifoParam+0xe8>
      break;   
 80034a6:	bf00      	nop
 80034a8:	e000      	b.n	80034ac <DMA_CheckFifoParam+0xe8>
      break;
 80034aa:	bf00      	nop
    }
  } 
  
  return status; 
 80034ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3714      	adds	r7, #20
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop

080034bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034bc:	b480      	push	{r7}
 80034be:	b089      	sub	sp, #36	; 0x24
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
 80034c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80034c6:	2300      	movs	r3, #0
 80034c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80034ca:	2300      	movs	r3, #0
 80034cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80034ce:	2300      	movs	r3, #0
 80034d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034d2:	2300      	movs	r3, #0
 80034d4:	61fb      	str	r3, [r7, #28]
 80034d6:	e159      	b.n	800378c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034d8:	2201      	movs	r2, #1
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	fa02 f303 	lsl.w	r3, r2, r3
 80034e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	697a      	ldr	r2, [r7, #20]
 80034e8:	4013      	ands	r3, r2
 80034ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034ec:	693a      	ldr	r2, [r7, #16]
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	f040 8148 	bne.w	8003786 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	f003 0303 	and.w	r3, r3, #3
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d005      	beq.n	800350e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800350a:	2b02      	cmp	r3, #2
 800350c:	d130      	bne.n	8003570 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	005b      	lsls	r3, r3, #1
 8003518:	2203      	movs	r2, #3
 800351a:	fa02 f303 	lsl.w	r3, r2, r3
 800351e:	43db      	mvns	r3, r3
 8003520:	69ba      	ldr	r2, [r7, #24]
 8003522:	4013      	ands	r3, r2
 8003524:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	68da      	ldr	r2, [r3, #12]
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	005b      	lsls	r3, r3, #1
 800352e:	fa02 f303 	lsl.w	r3, r2, r3
 8003532:	69ba      	ldr	r2, [r7, #24]
 8003534:	4313      	orrs	r3, r2
 8003536:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	69ba      	ldr	r2, [r7, #24]
 800353c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003544:	2201      	movs	r2, #1
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	fa02 f303 	lsl.w	r3, r2, r3
 800354c:	43db      	mvns	r3, r3
 800354e:	69ba      	ldr	r2, [r7, #24]
 8003550:	4013      	ands	r3, r2
 8003552:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	091b      	lsrs	r3, r3, #4
 800355a:	f003 0201 	and.w	r2, r3, #1
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	fa02 f303 	lsl.w	r3, r2, r3
 8003564:	69ba      	ldr	r2, [r7, #24]
 8003566:	4313      	orrs	r3, r2
 8003568:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	69ba      	ldr	r2, [r7, #24]
 800356e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f003 0303 	and.w	r3, r3, #3
 8003578:	2b03      	cmp	r3, #3
 800357a:	d017      	beq.n	80035ac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	005b      	lsls	r3, r3, #1
 8003586:	2203      	movs	r2, #3
 8003588:	fa02 f303 	lsl.w	r3, r2, r3
 800358c:	43db      	mvns	r3, r3
 800358e:	69ba      	ldr	r2, [r7, #24]
 8003590:	4013      	ands	r3, r2
 8003592:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	689a      	ldr	r2, [r3, #8]
 8003598:	69fb      	ldr	r3, [r7, #28]
 800359a:	005b      	lsls	r3, r3, #1
 800359c:	fa02 f303 	lsl.w	r3, r2, r3
 80035a0:	69ba      	ldr	r2, [r7, #24]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	69ba      	ldr	r2, [r7, #24]
 80035aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f003 0303 	and.w	r3, r3, #3
 80035b4:	2b02      	cmp	r3, #2
 80035b6:	d123      	bne.n	8003600 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80035b8:	69fb      	ldr	r3, [r7, #28]
 80035ba:	08da      	lsrs	r2, r3, #3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	3208      	adds	r2, #8
 80035c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	f003 0307 	and.w	r3, r3, #7
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	220f      	movs	r2, #15
 80035d0:	fa02 f303 	lsl.w	r3, r2, r3
 80035d4:	43db      	mvns	r3, r3
 80035d6:	69ba      	ldr	r2, [r7, #24]
 80035d8:	4013      	ands	r3, r2
 80035da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	691a      	ldr	r2, [r3, #16]
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	f003 0307 	and.w	r3, r3, #7
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ec:	69ba      	ldr	r2, [r7, #24]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035f2:	69fb      	ldr	r3, [r7, #28]
 80035f4:	08da      	lsrs	r2, r3, #3
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	3208      	adds	r2, #8
 80035fa:	69b9      	ldr	r1, [r7, #24]
 80035fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	005b      	lsls	r3, r3, #1
 800360a:	2203      	movs	r2, #3
 800360c:	fa02 f303 	lsl.w	r3, r2, r3
 8003610:	43db      	mvns	r3, r3
 8003612:	69ba      	ldr	r2, [r7, #24]
 8003614:	4013      	ands	r3, r2
 8003616:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	f003 0203 	and.w	r2, r3, #3
 8003620:	69fb      	ldr	r3, [r7, #28]
 8003622:	005b      	lsls	r3, r3, #1
 8003624:	fa02 f303 	lsl.w	r3, r2, r3
 8003628:	69ba      	ldr	r2, [r7, #24]
 800362a:	4313      	orrs	r3, r2
 800362c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	69ba      	ldr	r2, [r7, #24]
 8003632:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800363c:	2b00      	cmp	r3, #0
 800363e:	f000 80a2 	beq.w	8003786 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003642:	2300      	movs	r3, #0
 8003644:	60fb      	str	r3, [r7, #12]
 8003646:	4b57      	ldr	r3, [pc, #348]	; (80037a4 <HAL_GPIO_Init+0x2e8>)
 8003648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800364a:	4a56      	ldr	r2, [pc, #344]	; (80037a4 <HAL_GPIO_Init+0x2e8>)
 800364c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003650:	6453      	str	r3, [r2, #68]	; 0x44
 8003652:	4b54      	ldr	r3, [pc, #336]	; (80037a4 <HAL_GPIO_Init+0x2e8>)
 8003654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003656:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800365a:	60fb      	str	r3, [r7, #12]
 800365c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800365e:	4a52      	ldr	r2, [pc, #328]	; (80037a8 <HAL_GPIO_Init+0x2ec>)
 8003660:	69fb      	ldr	r3, [r7, #28]
 8003662:	089b      	lsrs	r3, r3, #2
 8003664:	3302      	adds	r3, #2
 8003666:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800366a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800366c:	69fb      	ldr	r3, [r7, #28]
 800366e:	f003 0303 	and.w	r3, r3, #3
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	220f      	movs	r2, #15
 8003676:	fa02 f303 	lsl.w	r3, r2, r3
 800367a:	43db      	mvns	r3, r3
 800367c:	69ba      	ldr	r2, [r7, #24]
 800367e:	4013      	ands	r3, r2
 8003680:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	4a49      	ldr	r2, [pc, #292]	; (80037ac <HAL_GPIO_Init+0x2f0>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d019      	beq.n	80036be <HAL_GPIO_Init+0x202>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	4a48      	ldr	r2, [pc, #288]	; (80037b0 <HAL_GPIO_Init+0x2f4>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d013      	beq.n	80036ba <HAL_GPIO_Init+0x1fe>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	4a47      	ldr	r2, [pc, #284]	; (80037b4 <HAL_GPIO_Init+0x2f8>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d00d      	beq.n	80036b6 <HAL_GPIO_Init+0x1fa>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	4a46      	ldr	r2, [pc, #280]	; (80037b8 <HAL_GPIO_Init+0x2fc>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d007      	beq.n	80036b2 <HAL_GPIO_Init+0x1f6>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a45      	ldr	r2, [pc, #276]	; (80037bc <HAL_GPIO_Init+0x300>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d101      	bne.n	80036ae <HAL_GPIO_Init+0x1f2>
 80036aa:	2304      	movs	r3, #4
 80036ac:	e008      	b.n	80036c0 <HAL_GPIO_Init+0x204>
 80036ae:	2307      	movs	r3, #7
 80036b0:	e006      	b.n	80036c0 <HAL_GPIO_Init+0x204>
 80036b2:	2303      	movs	r3, #3
 80036b4:	e004      	b.n	80036c0 <HAL_GPIO_Init+0x204>
 80036b6:	2302      	movs	r3, #2
 80036b8:	e002      	b.n	80036c0 <HAL_GPIO_Init+0x204>
 80036ba:	2301      	movs	r3, #1
 80036bc:	e000      	b.n	80036c0 <HAL_GPIO_Init+0x204>
 80036be:	2300      	movs	r3, #0
 80036c0:	69fa      	ldr	r2, [r7, #28]
 80036c2:	f002 0203 	and.w	r2, r2, #3
 80036c6:	0092      	lsls	r2, r2, #2
 80036c8:	4093      	lsls	r3, r2
 80036ca:	69ba      	ldr	r2, [r7, #24]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036d0:	4935      	ldr	r1, [pc, #212]	; (80037a8 <HAL_GPIO_Init+0x2ec>)
 80036d2:	69fb      	ldr	r3, [r7, #28]
 80036d4:	089b      	lsrs	r3, r3, #2
 80036d6:	3302      	adds	r3, #2
 80036d8:	69ba      	ldr	r2, [r7, #24]
 80036da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036de:	4b38      	ldr	r3, [pc, #224]	; (80037c0 <HAL_GPIO_Init+0x304>)
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	43db      	mvns	r3, r3
 80036e8:	69ba      	ldr	r2, [r7, #24]
 80036ea:	4013      	ands	r3, r2
 80036ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d003      	beq.n	8003702 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80036fa:	69ba      	ldr	r2, [r7, #24]
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	4313      	orrs	r3, r2
 8003700:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003702:	4a2f      	ldr	r2, [pc, #188]	; (80037c0 <HAL_GPIO_Init+0x304>)
 8003704:	69bb      	ldr	r3, [r7, #24]
 8003706:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003708:	4b2d      	ldr	r3, [pc, #180]	; (80037c0 <HAL_GPIO_Init+0x304>)
 800370a:	68db      	ldr	r3, [r3, #12]
 800370c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	43db      	mvns	r3, r3
 8003712:	69ba      	ldr	r2, [r7, #24]
 8003714:	4013      	ands	r3, r2
 8003716:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003720:	2b00      	cmp	r3, #0
 8003722:	d003      	beq.n	800372c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003724:	69ba      	ldr	r2, [r7, #24]
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	4313      	orrs	r3, r2
 800372a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800372c:	4a24      	ldr	r2, [pc, #144]	; (80037c0 <HAL_GPIO_Init+0x304>)
 800372e:	69bb      	ldr	r3, [r7, #24]
 8003730:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003732:	4b23      	ldr	r3, [pc, #140]	; (80037c0 <HAL_GPIO_Init+0x304>)
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	43db      	mvns	r3, r3
 800373c:	69ba      	ldr	r2, [r7, #24]
 800373e:	4013      	ands	r3, r2
 8003740:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800374a:	2b00      	cmp	r3, #0
 800374c:	d003      	beq.n	8003756 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800374e:	69ba      	ldr	r2, [r7, #24]
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	4313      	orrs	r3, r2
 8003754:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003756:	4a1a      	ldr	r2, [pc, #104]	; (80037c0 <HAL_GPIO_Init+0x304>)
 8003758:	69bb      	ldr	r3, [r7, #24]
 800375a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800375c:	4b18      	ldr	r3, [pc, #96]	; (80037c0 <HAL_GPIO_Init+0x304>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	43db      	mvns	r3, r3
 8003766:	69ba      	ldr	r2, [r7, #24]
 8003768:	4013      	ands	r3, r2
 800376a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003774:	2b00      	cmp	r3, #0
 8003776:	d003      	beq.n	8003780 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003778:	69ba      	ldr	r2, [r7, #24]
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	4313      	orrs	r3, r2
 800377e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003780:	4a0f      	ldr	r2, [pc, #60]	; (80037c0 <HAL_GPIO_Init+0x304>)
 8003782:	69bb      	ldr	r3, [r7, #24]
 8003784:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	3301      	adds	r3, #1
 800378a:	61fb      	str	r3, [r7, #28]
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	2b0f      	cmp	r3, #15
 8003790:	f67f aea2 	bls.w	80034d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003794:	bf00      	nop
 8003796:	bf00      	nop
 8003798:	3724      	adds	r7, #36	; 0x24
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	40023800 	.word	0x40023800
 80037a8:	40013800 	.word	0x40013800
 80037ac:	40020000 	.word	0x40020000
 80037b0:	40020400 	.word	0x40020400
 80037b4:	40020800 	.word	0x40020800
 80037b8:	40020c00 	.word	0x40020c00
 80037bc:	40021000 	.word	0x40021000
 80037c0:	40013c00 	.word	0x40013c00

080037c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	460b      	mov	r3, r1
 80037ce:	807b      	strh	r3, [r7, #2]
 80037d0:	4613      	mov	r3, r2
 80037d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037d4:	787b      	ldrb	r3, [r7, #1]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d003      	beq.n	80037e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037da:	887a      	ldrh	r2, [r7, #2]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80037e0:	e003      	b.n	80037ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80037e2:	887b      	ldrh	r3, [r7, #2]
 80037e4:	041a      	lsls	r2, r3, #16
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	619a      	str	r2, [r3, #24]
}
 80037ea:	bf00      	nop
 80037ec:	370c      	adds	r7, #12
 80037ee:	46bd      	mov	sp, r7
 80037f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f4:	4770      	bx	lr
	...

080037f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b086      	sub	sp, #24
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d101      	bne.n	800380a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e267      	b.n	8003cda <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0301 	and.w	r3, r3, #1
 8003812:	2b00      	cmp	r3, #0
 8003814:	d075      	beq.n	8003902 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003816:	4b88      	ldr	r3, [pc, #544]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	f003 030c 	and.w	r3, r3, #12
 800381e:	2b04      	cmp	r3, #4
 8003820:	d00c      	beq.n	800383c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003822:	4b85      	ldr	r3, [pc, #532]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800382a:	2b08      	cmp	r3, #8
 800382c:	d112      	bne.n	8003854 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800382e:	4b82      	ldr	r3, [pc, #520]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003836:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800383a:	d10b      	bne.n	8003854 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800383c:	4b7e      	ldr	r3, [pc, #504]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d05b      	beq.n	8003900 <HAL_RCC_OscConfig+0x108>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d157      	bne.n	8003900 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	e242      	b.n	8003cda <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800385c:	d106      	bne.n	800386c <HAL_RCC_OscConfig+0x74>
 800385e:	4b76      	ldr	r3, [pc, #472]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a75      	ldr	r2, [pc, #468]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 8003864:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003868:	6013      	str	r3, [r2, #0]
 800386a:	e01d      	b.n	80038a8 <HAL_RCC_OscConfig+0xb0>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003874:	d10c      	bne.n	8003890 <HAL_RCC_OscConfig+0x98>
 8003876:	4b70      	ldr	r3, [pc, #448]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a6f      	ldr	r2, [pc, #444]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 800387c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003880:	6013      	str	r3, [r2, #0]
 8003882:	4b6d      	ldr	r3, [pc, #436]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a6c      	ldr	r2, [pc, #432]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 8003888:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800388c:	6013      	str	r3, [r2, #0]
 800388e:	e00b      	b.n	80038a8 <HAL_RCC_OscConfig+0xb0>
 8003890:	4b69      	ldr	r3, [pc, #420]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a68      	ldr	r2, [pc, #416]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 8003896:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800389a:	6013      	str	r3, [r2, #0]
 800389c:	4b66      	ldr	r3, [pc, #408]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a65      	ldr	r2, [pc, #404]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 80038a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d013      	beq.n	80038d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038b0:	f7fe fd82 	bl	80023b8 <HAL_GetTick>
 80038b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038b6:	e008      	b.n	80038ca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038b8:	f7fe fd7e 	bl	80023b8 <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	2b64      	cmp	r3, #100	; 0x64
 80038c4:	d901      	bls.n	80038ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e207      	b.n	8003cda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038ca:	4b5b      	ldr	r3, [pc, #364]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d0f0      	beq.n	80038b8 <HAL_RCC_OscConfig+0xc0>
 80038d6:	e014      	b.n	8003902 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038d8:	f7fe fd6e 	bl	80023b8 <HAL_GetTick>
 80038dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038de:	e008      	b.n	80038f2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038e0:	f7fe fd6a 	bl	80023b8 <HAL_GetTick>
 80038e4:	4602      	mov	r2, r0
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	2b64      	cmp	r3, #100	; 0x64
 80038ec:	d901      	bls.n	80038f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80038ee:	2303      	movs	r3, #3
 80038f0:	e1f3      	b.n	8003cda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038f2:	4b51      	ldr	r3, [pc, #324]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d1f0      	bne.n	80038e0 <HAL_RCC_OscConfig+0xe8>
 80038fe:	e000      	b.n	8003902 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003900:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 0302 	and.w	r3, r3, #2
 800390a:	2b00      	cmp	r3, #0
 800390c:	d063      	beq.n	80039d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800390e:	4b4a      	ldr	r3, [pc, #296]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	f003 030c 	and.w	r3, r3, #12
 8003916:	2b00      	cmp	r3, #0
 8003918:	d00b      	beq.n	8003932 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800391a:	4b47      	ldr	r3, [pc, #284]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003922:	2b08      	cmp	r3, #8
 8003924:	d11c      	bne.n	8003960 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003926:	4b44      	ldr	r3, [pc, #272]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d116      	bne.n	8003960 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003932:	4b41      	ldr	r3, [pc, #260]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 0302 	and.w	r3, r3, #2
 800393a:	2b00      	cmp	r3, #0
 800393c:	d005      	beq.n	800394a <HAL_RCC_OscConfig+0x152>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	68db      	ldr	r3, [r3, #12]
 8003942:	2b01      	cmp	r3, #1
 8003944:	d001      	beq.n	800394a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e1c7      	b.n	8003cda <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800394a:	4b3b      	ldr	r3, [pc, #236]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	691b      	ldr	r3, [r3, #16]
 8003956:	00db      	lsls	r3, r3, #3
 8003958:	4937      	ldr	r1, [pc, #220]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 800395a:	4313      	orrs	r3, r2
 800395c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800395e:	e03a      	b.n	80039d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d020      	beq.n	80039aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003968:	4b34      	ldr	r3, [pc, #208]	; (8003a3c <HAL_RCC_OscConfig+0x244>)
 800396a:	2201      	movs	r2, #1
 800396c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800396e:	f7fe fd23 	bl	80023b8 <HAL_GetTick>
 8003972:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003974:	e008      	b.n	8003988 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003976:	f7fe fd1f 	bl	80023b8 <HAL_GetTick>
 800397a:	4602      	mov	r2, r0
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	1ad3      	subs	r3, r2, r3
 8003980:	2b02      	cmp	r3, #2
 8003982:	d901      	bls.n	8003988 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003984:	2303      	movs	r3, #3
 8003986:	e1a8      	b.n	8003cda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003988:	4b2b      	ldr	r3, [pc, #172]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0302 	and.w	r3, r3, #2
 8003990:	2b00      	cmp	r3, #0
 8003992:	d0f0      	beq.n	8003976 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003994:	4b28      	ldr	r3, [pc, #160]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	691b      	ldr	r3, [r3, #16]
 80039a0:	00db      	lsls	r3, r3, #3
 80039a2:	4925      	ldr	r1, [pc, #148]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	600b      	str	r3, [r1, #0]
 80039a8:	e015      	b.n	80039d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039aa:	4b24      	ldr	r3, [pc, #144]	; (8003a3c <HAL_RCC_OscConfig+0x244>)
 80039ac:	2200      	movs	r2, #0
 80039ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b0:	f7fe fd02 	bl	80023b8 <HAL_GetTick>
 80039b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039b6:	e008      	b.n	80039ca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039b8:	f7fe fcfe 	bl	80023b8 <HAL_GetTick>
 80039bc:	4602      	mov	r2, r0
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	1ad3      	subs	r3, r2, r3
 80039c2:	2b02      	cmp	r3, #2
 80039c4:	d901      	bls.n	80039ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80039c6:	2303      	movs	r3, #3
 80039c8:	e187      	b.n	8003cda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039ca:	4b1b      	ldr	r3, [pc, #108]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0302 	and.w	r3, r3, #2
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d1f0      	bne.n	80039b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0308 	and.w	r3, r3, #8
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d036      	beq.n	8003a50 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	695b      	ldr	r3, [r3, #20]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d016      	beq.n	8003a18 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039ea:	4b15      	ldr	r3, [pc, #84]	; (8003a40 <HAL_RCC_OscConfig+0x248>)
 80039ec:	2201      	movs	r2, #1
 80039ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039f0:	f7fe fce2 	bl	80023b8 <HAL_GetTick>
 80039f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039f6:	e008      	b.n	8003a0a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039f8:	f7fe fcde 	bl	80023b8 <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d901      	bls.n	8003a0a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	e167      	b.n	8003cda <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a0a:	4b0b      	ldr	r3, [pc, #44]	; (8003a38 <HAL_RCC_OscConfig+0x240>)
 8003a0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a0e:	f003 0302 	and.w	r3, r3, #2
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d0f0      	beq.n	80039f8 <HAL_RCC_OscConfig+0x200>
 8003a16:	e01b      	b.n	8003a50 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a18:	4b09      	ldr	r3, [pc, #36]	; (8003a40 <HAL_RCC_OscConfig+0x248>)
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a1e:	f7fe fccb 	bl	80023b8 <HAL_GetTick>
 8003a22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a24:	e00e      	b.n	8003a44 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a26:	f7fe fcc7 	bl	80023b8 <HAL_GetTick>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	2b02      	cmp	r3, #2
 8003a32:	d907      	bls.n	8003a44 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003a34:	2303      	movs	r3, #3
 8003a36:	e150      	b.n	8003cda <HAL_RCC_OscConfig+0x4e2>
 8003a38:	40023800 	.word	0x40023800
 8003a3c:	42470000 	.word	0x42470000
 8003a40:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a44:	4b88      	ldr	r3, [pc, #544]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003a46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a48:	f003 0302 	and.w	r3, r3, #2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d1ea      	bne.n	8003a26 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0304 	and.w	r3, r3, #4
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	f000 8097 	beq.w	8003b8c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a62:	4b81      	ldr	r3, [pc, #516]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d10f      	bne.n	8003a8e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a6e:	2300      	movs	r3, #0
 8003a70:	60bb      	str	r3, [r7, #8]
 8003a72:	4b7d      	ldr	r3, [pc, #500]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a76:	4a7c      	ldr	r2, [pc, #496]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003a78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a7c:	6413      	str	r3, [r2, #64]	; 0x40
 8003a7e:	4b7a      	ldr	r3, [pc, #488]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a86:	60bb      	str	r3, [r7, #8]
 8003a88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a8e:	4b77      	ldr	r3, [pc, #476]	; (8003c6c <HAL_RCC_OscConfig+0x474>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d118      	bne.n	8003acc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a9a:	4b74      	ldr	r3, [pc, #464]	; (8003c6c <HAL_RCC_OscConfig+0x474>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a73      	ldr	r2, [pc, #460]	; (8003c6c <HAL_RCC_OscConfig+0x474>)
 8003aa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003aa4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003aa6:	f7fe fc87 	bl	80023b8 <HAL_GetTick>
 8003aaa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aac:	e008      	b.n	8003ac0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003aae:	f7fe fc83 	bl	80023b8 <HAL_GetTick>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	2b02      	cmp	r3, #2
 8003aba:	d901      	bls.n	8003ac0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	e10c      	b.n	8003cda <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ac0:	4b6a      	ldr	r3, [pc, #424]	; (8003c6c <HAL_RCC_OscConfig+0x474>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d0f0      	beq.n	8003aae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d106      	bne.n	8003ae2 <HAL_RCC_OscConfig+0x2ea>
 8003ad4:	4b64      	ldr	r3, [pc, #400]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003ad6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ad8:	4a63      	ldr	r2, [pc, #396]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003ada:	f043 0301 	orr.w	r3, r3, #1
 8003ade:	6713      	str	r3, [r2, #112]	; 0x70
 8003ae0:	e01c      	b.n	8003b1c <HAL_RCC_OscConfig+0x324>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	2b05      	cmp	r3, #5
 8003ae8:	d10c      	bne.n	8003b04 <HAL_RCC_OscConfig+0x30c>
 8003aea:	4b5f      	ldr	r3, [pc, #380]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003aec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aee:	4a5e      	ldr	r2, [pc, #376]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003af0:	f043 0304 	orr.w	r3, r3, #4
 8003af4:	6713      	str	r3, [r2, #112]	; 0x70
 8003af6:	4b5c      	ldr	r3, [pc, #368]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003af8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003afa:	4a5b      	ldr	r2, [pc, #364]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003afc:	f043 0301 	orr.w	r3, r3, #1
 8003b00:	6713      	str	r3, [r2, #112]	; 0x70
 8003b02:	e00b      	b.n	8003b1c <HAL_RCC_OscConfig+0x324>
 8003b04:	4b58      	ldr	r3, [pc, #352]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003b06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b08:	4a57      	ldr	r2, [pc, #348]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003b0a:	f023 0301 	bic.w	r3, r3, #1
 8003b0e:	6713      	str	r3, [r2, #112]	; 0x70
 8003b10:	4b55      	ldr	r3, [pc, #340]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003b12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b14:	4a54      	ldr	r2, [pc, #336]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003b16:	f023 0304 	bic.w	r3, r3, #4
 8003b1a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d015      	beq.n	8003b50 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b24:	f7fe fc48 	bl	80023b8 <HAL_GetTick>
 8003b28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b2a:	e00a      	b.n	8003b42 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b2c:	f7fe fc44 	bl	80023b8 <HAL_GetTick>
 8003b30:	4602      	mov	r2, r0
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d901      	bls.n	8003b42 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003b3e:	2303      	movs	r3, #3
 8003b40:	e0cb      	b.n	8003cda <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b42:	4b49      	ldr	r3, [pc, #292]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d0ee      	beq.n	8003b2c <HAL_RCC_OscConfig+0x334>
 8003b4e:	e014      	b.n	8003b7a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b50:	f7fe fc32 	bl	80023b8 <HAL_GetTick>
 8003b54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b56:	e00a      	b.n	8003b6e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b58:	f7fe fc2e 	bl	80023b8 <HAL_GetTick>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	1ad3      	subs	r3, r2, r3
 8003b62:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d901      	bls.n	8003b6e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e0b5      	b.n	8003cda <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b6e:	4b3e      	ldr	r3, [pc, #248]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003b70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b72:	f003 0302 	and.w	r3, r3, #2
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d1ee      	bne.n	8003b58 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b7a:	7dfb      	ldrb	r3, [r7, #23]
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d105      	bne.n	8003b8c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b80:	4b39      	ldr	r3, [pc, #228]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b84:	4a38      	ldr	r2, [pc, #224]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003b86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b8a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	699b      	ldr	r3, [r3, #24]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	f000 80a1 	beq.w	8003cd8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b96:	4b34      	ldr	r3, [pc, #208]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	f003 030c 	and.w	r3, r3, #12
 8003b9e:	2b08      	cmp	r3, #8
 8003ba0:	d05c      	beq.n	8003c5c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	699b      	ldr	r3, [r3, #24]
 8003ba6:	2b02      	cmp	r3, #2
 8003ba8:	d141      	bne.n	8003c2e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003baa:	4b31      	ldr	r3, [pc, #196]	; (8003c70 <HAL_RCC_OscConfig+0x478>)
 8003bac:	2200      	movs	r2, #0
 8003bae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bb0:	f7fe fc02 	bl	80023b8 <HAL_GetTick>
 8003bb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bb6:	e008      	b.n	8003bca <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bb8:	f7fe fbfe 	bl	80023b8 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e087      	b.n	8003cda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bca:	4b27      	ldr	r3, [pc, #156]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d1f0      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	69da      	ldr	r2, [r3, #28]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6a1b      	ldr	r3, [r3, #32]
 8003bde:	431a      	orrs	r2, r3
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be4:	019b      	lsls	r3, r3, #6
 8003be6:	431a      	orrs	r2, r3
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bec:	085b      	lsrs	r3, r3, #1
 8003bee:	3b01      	subs	r3, #1
 8003bf0:	041b      	lsls	r3, r3, #16
 8003bf2:	431a      	orrs	r2, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf8:	061b      	lsls	r3, r3, #24
 8003bfa:	491b      	ldr	r1, [pc, #108]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c00:	4b1b      	ldr	r3, [pc, #108]	; (8003c70 <HAL_RCC_OscConfig+0x478>)
 8003c02:	2201      	movs	r2, #1
 8003c04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c06:	f7fe fbd7 	bl	80023b8 <HAL_GetTick>
 8003c0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c0c:	e008      	b.n	8003c20 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c0e:	f7fe fbd3 	bl	80023b8 <HAL_GetTick>
 8003c12:	4602      	mov	r2, r0
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	1ad3      	subs	r3, r2, r3
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d901      	bls.n	8003c20 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003c1c:	2303      	movs	r3, #3
 8003c1e:	e05c      	b.n	8003cda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c20:	4b11      	ldr	r3, [pc, #68]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d0f0      	beq.n	8003c0e <HAL_RCC_OscConfig+0x416>
 8003c2c:	e054      	b.n	8003cd8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c2e:	4b10      	ldr	r3, [pc, #64]	; (8003c70 <HAL_RCC_OscConfig+0x478>)
 8003c30:	2200      	movs	r2, #0
 8003c32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c34:	f7fe fbc0 	bl	80023b8 <HAL_GetTick>
 8003c38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c3a:	e008      	b.n	8003c4e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c3c:	f7fe fbbc 	bl	80023b8 <HAL_GetTick>
 8003c40:	4602      	mov	r2, r0
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	2b02      	cmp	r3, #2
 8003c48:	d901      	bls.n	8003c4e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e045      	b.n	8003cda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c4e:	4b06      	ldr	r3, [pc, #24]	; (8003c68 <HAL_RCC_OscConfig+0x470>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d1f0      	bne.n	8003c3c <HAL_RCC_OscConfig+0x444>
 8003c5a:	e03d      	b.n	8003cd8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	699b      	ldr	r3, [r3, #24]
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d107      	bne.n	8003c74 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e038      	b.n	8003cda <HAL_RCC_OscConfig+0x4e2>
 8003c68:	40023800 	.word	0x40023800
 8003c6c:	40007000 	.word	0x40007000
 8003c70:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c74:	4b1b      	ldr	r3, [pc, #108]	; (8003ce4 <HAL_RCC_OscConfig+0x4ec>)
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	699b      	ldr	r3, [r3, #24]
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d028      	beq.n	8003cd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d121      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d11a      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c9e:	68fa      	ldr	r2, [r7, #12]
 8003ca0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	687a      	ldr	r2, [r7, #4]
 8003ca8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003caa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d111      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cba:	085b      	lsrs	r3, r3, #1
 8003cbc:	3b01      	subs	r3, #1
 8003cbe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d107      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d001      	beq.n	8003cd8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e000      	b.n	8003cda <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003cd8:	2300      	movs	r3, #0
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3718      	adds	r7, #24
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}
 8003ce2:	bf00      	nop
 8003ce4:	40023800 	.word	0x40023800

08003ce8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b084      	sub	sp, #16
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d101      	bne.n	8003cfc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e0cc      	b.n	8003e96 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003cfc:	4b68      	ldr	r3, [pc, #416]	; (8003ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f003 0307 	and.w	r3, r3, #7
 8003d04:	683a      	ldr	r2, [r7, #0]
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d90c      	bls.n	8003d24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d0a:	4b65      	ldr	r3, [pc, #404]	; (8003ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d0c:	683a      	ldr	r2, [r7, #0]
 8003d0e:	b2d2      	uxtb	r2, r2
 8003d10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d12:	4b63      	ldr	r3, [pc, #396]	; (8003ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 0307 	and.w	r3, r3, #7
 8003d1a:	683a      	ldr	r2, [r7, #0]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d001      	beq.n	8003d24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e0b8      	b.n	8003e96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0302 	and.w	r3, r3, #2
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d020      	beq.n	8003d72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 0304 	and.w	r3, r3, #4
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d005      	beq.n	8003d48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d3c:	4b59      	ldr	r3, [pc, #356]	; (8003ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	4a58      	ldr	r2, [pc, #352]	; (8003ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d42:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003d46:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0308 	and.w	r3, r3, #8
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d005      	beq.n	8003d60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d54:	4b53      	ldr	r3, [pc, #332]	; (8003ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	4a52      	ldr	r2, [pc, #328]	; (8003ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d5a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003d5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d60:	4b50      	ldr	r3, [pc, #320]	; (8003ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	494d      	ldr	r1, [pc, #308]	; (8003ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 0301 	and.w	r3, r3, #1
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d044      	beq.n	8003e08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d107      	bne.n	8003d96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d86:	4b47      	ldr	r3, [pc, #284]	; (8003ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d119      	bne.n	8003dc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	e07f      	b.n	8003e96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	2b02      	cmp	r3, #2
 8003d9c:	d003      	beq.n	8003da6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003da2:	2b03      	cmp	r3, #3
 8003da4:	d107      	bne.n	8003db6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003da6:	4b3f      	ldr	r3, [pc, #252]	; (8003ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d109      	bne.n	8003dc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	e06f      	b.n	8003e96 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003db6:	4b3b      	ldr	r3, [pc, #236]	; (8003ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 0302 	and.w	r3, r3, #2
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d101      	bne.n	8003dc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e067      	b.n	8003e96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003dc6:	4b37      	ldr	r3, [pc, #220]	; (8003ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	f023 0203 	bic.w	r2, r3, #3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	4934      	ldr	r1, [pc, #208]	; (8003ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003dd8:	f7fe faee 	bl	80023b8 <HAL_GetTick>
 8003ddc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dde:	e00a      	b.n	8003df6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003de0:	f7fe faea 	bl	80023b8 <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d901      	bls.n	8003df6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e04f      	b.n	8003e96 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003df6:	4b2b      	ldr	r3, [pc, #172]	; (8003ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	f003 020c 	and.w	r2, r3, #12
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d1eb      	bne.n	8003de0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e08:	4b25      	ldr	r3, [pc, #148]	; (8003ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 0307 	and.w	r3, r3, #7
 8003e10:	683a      	ldr	r2, [r7, #0]
 8003e12:	429a      	cmp	r2, r3
 8003e14:	d20c      	bcs.n	8003e30 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e16:	4b22      	ldr	r3, [pc, #136]	; (8003ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e18:	683a      	ldr	r2, [r7, #0]
 8003e1a:	b2d2      	uxtb	r2, r2
 8003e1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e1e:	4b20      	ldr	r3, [pc, #128]	; (8003ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 0307 	and.w	r3, r3, #7
 8003e26:	683a      	ldr	r2, [r7, #0]
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d001      	beq.n	8003e30 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e032      	b.n	8003e96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 0304 	and.w	r3, r3, #4
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d008      	beq.n	8003e4e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e3c:	4b19      	ldr	r3, [pc, #100]	; (8003ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	4916      	ldr	r1, [pc, #88]	; (8003ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 0308 	and.w	r3, r3, #8
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d009      	beq.n	8003e6e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e5a:	4b12      	ldr	r3, [pc, #72]	; (8003ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	691b      	ldr	r3, [r3, #16]
 8003e66:	00db      	lsls	r3, r3, #3
 8003e68:	490e      	ldr	r1, [pc, #56]	; (8003ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e6e:	f000 f821 	bl	8003eb4 <HAL_RCC_GetSysClockFreq>
 8003e72:	4602      	mov	r2, r0
 8003e74:	4b0b      	ldr	r3, [pc, #44]	; (8003ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	091b      	lsrs	r3, r3, #4
 8003e7a:	f003 030f 	and.w	r3, r3, #15
 8003e7e:	490a      	ldr	r1, [pc, #40]	; (8003ea8 <HAL_RCC_ClockConfig+0x1c0>)
 8003e80:	5ccb      	ldrb	r3, [r1, r3]
 8003e82:	fa22 f303 	lsr.w	r3, r2, r3
 8003e86:	4a09      	ldr	r2, [pc, #36]	; (8003eac <HAL_RCC_ClockConfig+0x1c4>)
 8003e88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003e8a:	4b09      	ldr	r3, [pc, #36]	; (8003eb0 <HAL_RCC_ClockConfig+0x1c8>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f7fe fa4e 	bl	8002330 <HAL_InitTick>

  return HAL_OK;
 8003e94:	2300      	movs	r3, #0
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3710      	adds	r7, #16
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	40023c00 	.word	0x40023c00
 8003ea4:	40023800 	.word	0x40023800
 8003ea8:	0800cc34 	.word	0x0800cc34
 8003eac:	20000000 	.word	0x20000000
 8003eb0:	20000004 	.word	0x20000004

08003eb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003eb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003eb8:	b090      	sub	sp, #64	; 0x40
 8003eba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	637b      	str	r3, [r7, #52]	; 0x34
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ecc:	4b59      	ldr	r3, [pc, #356]	; (8004034 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	f003 030c 	and.w	r3, r3, #12
 8003ed4:	2b08      	cmp	r3, #8
 8003ed6:	d00d      	beq.n	8003ef4 <HAL_RCC_GetSysClockFreq+0x40>
 8003ed8:	2b08      	cmp	r3, #8
 8003eda:	f200 80a1 	bhi.w	8004020 <HAL_RCC_GetSysClockFreq+0x16c>
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d002      	beq.n	8003ee8 <HAL_RCC_GetSysClockFreq+0x34>
 8003ee2:	2b04      	cmp	r3, #4
 8003ee4:	d003      	beq.n	8003eee <HAL_RCC_GetSysClockFreq+0x3a>
 8003ee6:	e09b      	b.n	8004020 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ee8:	4b53      	ldr	r3, [pc, #332]	; (8004038 <HAL_RCC_GetSysClockFreq+0x184>)
 8003eea:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003eec:	e09b      	b.n	8004026 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003eee:	4b53      	ldr	r3, [pc, #332]	; (800403c <HAL_RCC_GetSysClockFreq+0x188>)
 8003ef0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003ef2:	e098      	b.n	8004026 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ef4:	4b4f      	ldr	r3, [pc, #316]	; (8004034 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003efc:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003efe:	4b4d      	ldr	r3, [pc, #308]	; (8004034 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d028      	beq.n	8003f5c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f0a:	4b4a      	ldr	r3, [pc, #296]	; (8004034 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	099b      	lsrs	r3, r3, #6
 8003f10:	2200      	movs	r2, #0
 8003f12:	623b      	str	r3, [r7, #32]
 8003f14:	627a      	str	r2, [r7, #36]	; 0x24
 8003f16:	6a3b      	ldr	r3, [r7, #32]
 8003f18:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003f1c:	2100      	movs	r1, #0
 8003f1e:	4b47      	ldr	r3, [pc, #284]	; (800403c <HAL_RCC_GetSysClockFreq+0x188>)
 8003f20:	fb03 f201 	mul.w	r2, r3, r1
 8003f24:	2300      	movs	r3, #0
 8003f26:	fb00 f303 	mul.w	r3, r0, r3
 8003f2a:	4413      	add	r3, r2
 8003f2c:	4a43      	ldr	r2, [pc, #268]	; (800403c <HAL_RCC_GetSysClockFreq+0x188>)
 8003f2e:	fba0 1202 	umull	r1, r2, r0, r2
 8003f32:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003f34:	460a      	mov	r2, r1
 8003f36:	62ba      	str	r2, [r7, #40]	; 0x28
 8003f38:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f3a:	4413      	add	r3, r2
 8003f3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f40:	2200      	movs	r2, #0
 8003f42:	61bb      	str	r3, [r7, #24]
 8003f44:	61fa      	str	r2, [r7, #28]
 8003f46:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f4a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003f4e:	f7fc fe53 	bl	8000bf8 <__aeabi_uldivmod>
 8003f52:	4602      	mov	r2, r0
 8003f54:	460b      	mov	r3, r1
 8003f56:	4613      	mov	r3, r2
 8003f58:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003f5a:	e053      	b.n	8004004 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f5c:	4b35      	ldr	r3, [pc, #212]	; (8004034 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	099b      	lsrs	r3, r3, #6
 8003f62:	2200      	movs	r2, #0
 8003f64:	613b      	str	r3, [r7, #16]
 8003f66:	617a      	str	r2, [r7, #20]
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003f6e:	f04f 0b00 	mov.w	fp, #0
 8003f72:	4652      	mov	r2, sl
 8003f74:	465b      	mov	r3, fp
 8003f76:	f04f 0000 	mov.w	r0, #0
 8003f7a:	f04f 0100 	mov.w	r1, #0
 8003f7e:	0159      	lsls	r1, r3, #5
 8003f80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f84:	0150      	lsls	r0, r2, #5
 8003f86:	4602      	mov	r2, r0
 8003f88:	460b      	mov	r3, r1
 8003f8a:	ebb2 080a 	subs.w	r8, r2, sl
 8003f8e:	eb63 090b 	sbc.w	r9, r3, fp
 8003f92:	f04f 0200 	mov.w	r2, #0
 8003f96:	f04f 0300 	mov.w	r3, #0
 8003f9a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003f9e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003fa2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003fa6:	ebb2 0408 	subs.w	r4, r2, r8
 8003faa:	eb63 0509 	sbc.w	r5, r3, r9
 8003fae:	f04f 0200 	mov.w	r2, #0
 8003fb2:	f04f 0300 	mov.w	r3, #0
 8003fb6:	00eb      	lsls	r3, r5, #3
 8003fb8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fbc:	00e2      	lsls	r2, r4, #3
 8003fbe:	4614      	mov	r4, r2
 8003fc0:	461d      	mov	r5, r3
 8003fc2:	eb14 030a 	adds.w	r3, r4, sl
 8003fc6:	603b      	str	r3, [r7, #0]
 8003fc8:	eb45 030b 	adc.w	r3, r5, fp
 8003fcc:	607b      	str	r3, [r7, #4]
 8003fce:	f04f 0200 	mov.w	r2, #0
 8003fd2:	f04f 0300 	mov.w	r3, #0
 8003fd6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003fda:	4629      	mov	r1, r5
 8003fdc:	028b      	lsls	r3, r1, #10
 8003fde:	4621      	mov	r1, r4
 8003fe0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003fe4:	4621      	mov	r1, r4
 8003fe6:	028a      	lsls	r2, r1, #10
 8003fe8:	4610      	mov	r0, r2
 8003fea:	4619      	mov	r1, r3
 8003fec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fee:	2200      	movs	r2, #0
 8003ff0:	60bb      	str	r3, [r7, #8]
 8003ff2:	60fa      	str	r2, [r7, #12]
 8003ff4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003ff8:	f7fc fdfe 	bl	8000bf8 <__aeabi_uldivmod>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	460b      	mov	r3, r1
 8004000:	4613      	mov	r3, r2
 8004002:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004004:	4b0b      	ldr	r3, [pc, #44]	; (8004034 <HAL_RCC_GetSysClockFreq+0x180>)
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	0c1b      	lsrs	r3, r3, #16
 800400a:	f003 0303 	and.w	r3, r3, #3
 800400e:	3301      	adds	r3, #1
 8004010:	005b      	lsls	r3, r3, #1
 8004012:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004014:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004018:	fbb2 f3f3 	udiv	r3, r2, r3
 800401c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800401e:	e002      	b.n	8004026 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004020:	4b05      	ldr	r3, [pc, #20]	; (8004038 <HAL_RCC_GetSysClockFreq+0x184>)
 8004022:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004024:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004028:	4618      	mov	r0, r3
 800402a:	3740      	adds	r7, #64	; 0x40
 800402c:	46bd      	mov	sp, r7
 800402e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004032:	bf00      	nop
 8004034:	40023800 	.word	0x40023800
 8004038:	00f42400 	.word	0x00f42400
 800403c:	017d7840 	.word	0x017d7840

08004040 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004040:	b480      	push	{r7}
 8004042:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004044:	4b03      	ldr	r3, [pc, #12]	; (8004054 <HAL_RCC_GetHCLKFreq+0x14>)
 8004046:	681b      	ldr	r3, [r3, #0]
}
 8004048:	4618      	mov	r0, r3
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
 8004052:	bf00      	nop
 8004054:	20000000 	.word	0x20000000

08004058 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800405c:	f7ff fff0 	bl	8004040 <HAL_RCC_GetHCLKFreq>
 8004060:	4602      	mov	r2, r0
 8004062:	4b05      	ldr	r3, [pc, #20]	; (8004078 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	0a9b      	lsrs	r3, r3, #10
 8004068:	f003 0307 	and.w	r3, r3, #7
 800406c:	4903      	ldr	r1, [pc, #12]	; (800407c <HAL_RCC_GetPCLK1Freq+0x24>)
 800406e:	5ccb      	ldrb	r3, [r1, r3]
 8004070:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004074:	4618      	mov	r0, r3
 8004076:	bd80      	pop	{r7, pc}
 8004078:	40023800 	.word	0x40023800
 800407c:	0800cc44 	.word	0x0800cc44

08004080 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004084:	f7ff ffdc 	bl	8004040 <HAL_RCC_GetHCLKFreq>
 8004088:	4602      	mov	r2, r0
 800408a:	4b05      	ldr	r3, [pc, #20]	; (80040a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	0b5b      	lsrs	r3, r3, #13
 8004090:	f003 0307 	and.w	r3, r3, #7
 8004094:	4903      	ldr	r1, [pc, #12]	; (80040a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004096:	5ccb      	ldrb	r3, [r1, r3]
 8004098:	fa22 f303 	lsr.w	r3, r2, r3
}
 800409c:	4618      	mov	r0, r3
 800409e:	bd80      	pop	{r7, pc}
 80040a0:	40023800 	.word	0x40023800
 80040a4:	0800cc44 	.word	0x0800cc44

080040a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b082      	sub	sp, #8
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d101      	bne.n	80040ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e07b      	b.n	80041b2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d108      	bne.n	80040d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80040ca:	d009      	beq.n	80040e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2200      	movs	r2, #0
 80040d0:	61da      	str	r2, [r3, #28]
 80040d2:	e005      	b.n	80040e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d106      	bne.n	8004100 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	f7fd fdc6 	bl	8001c8c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2202      	movs	r2, #2
 8004104:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004116:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004128:	431a      	orrs	r2, r3
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	68db      	ldr	r3, [r3, #12]
 800412e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004132:	431a      	orrs	r2, r3
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	691b      	ldr	r3, [r3, #16]
 8004138:	f003 0302 	and.w	r3, r3, #2
 800413c:	431a      	orrs	r2, r3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	695b      	ldr	r3, [r3, #20]
 8004142:	f003 0301 	and.w	r3, r3, #1
 8004146:	431a      	orrs	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	699b      	ldr	r3, [r3, #24]
 800414c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004150:	431a      	orrs	r2, r3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	69db      	ldr	r3, [r3, #28]
 8004156:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800415a:	431a      	orrs	r2, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6a1b      	ldr	r3, [r3, #32]
 8004160:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004164:	ea42 0103 	orr.w	r1, r2, r3
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800416c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	430a      	orrs	r2, r1
 8004176:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	699b      	ldr	r3, [r3, #24]
 800417c:	0c1b      	lsrs	r3, r3, #16
 800417e:	f003 0104 	and.w	r1, r3, #4
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004186:	f003 0210 	and.w	r2, r3, #16
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	430a      	orrs	r2, r1
 8004190:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	69da      	ldr	r2, [r3, #28]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80041a0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2200      	movs	r2, #0
 80041a6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80041b0:	2300      	movs	r3, #0
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3708      	adds	r7, #8
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}
	...

080041bc <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b086      	sub	sp, #24
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	60f8      	str	r0, [r7, #12]
 80041c4:	60b9      	str	r1, [r7, #8]
 80041c6:	4613      	mov	r3, r2
 80041c8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80041ca:	2300      	movs	r3, #0
 80041cc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d110      	bne.n	80041f8 <HAL_SPI_Receive_IT+0x3c>
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80041de:	d10b      	bne.n	80041f8 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2204      	movs	r2, #4
 80041e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 80041e8:	88fb      	ldrh	r3, [r7, #6]
 80041ea:	68ba      	ldr	r2, [r7, #8]
 80041ec:	68b9      	ldr	r1, [r7, #8]
 80041ee:	68f8      	ldr	r0, [r7, #12]
 80041f0:	f000 f882 	bl	80042f8 <HAL_SPI_TransmitReceive_IT>
 80041f4:	4603      	mov	r3, r0
 80041f6:	e076      	b.n	80042e6 <HAL_SPI_Receive_IT+0x12a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d101      	bne.n	8004206 <HAL_SPI_Receive_IT+0x4a>
 8004202:	2302      	movs	r3, #2
 8004204:	e06f      	b.n	80042e6 <HAL_SPI_Receive_IT+0x12a>
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2201      	movs	r2, #1
 800420a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004214:	b2db      	uxtb	r3, r3
 8004216:	2b01      	cmp	r3, #1
 8004218:	d002      	beq.n	8004220 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 800421a:	2302      	movs	r3, #2
 800421c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800421e:	e05d      	b.n	80042dc <HAL_SPI_Receive_IT+0x120>
  }

  if ((pData == NULL) || (Size == 0U))
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d002      	beq.n	800422c <HAL_SPI_Receive_IT+0x70>
 8004226:	88fb      	ldrh	r3, [r7, #6]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d102      	bne.n	8004232 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004230:	e054      	b.n	80042dc <HAL_SPI_Receive_IT+0x120>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2204      	movs	r2, #4
 8004236:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2200      	movs	r2, #0
 800423e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	68ba      	ldr	r2, [r7, #8]
 8004244:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	88fa      	ldrh	r2, [r7, #6]
 800424a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	88fa      	ldrh	r2, [r7, #6]
 8004250:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2200      	movs	r2, #0
 8004256:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2200      	movs	r2, #0
 800425c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2200      	movs	r2, #0
 8004262:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2200      	movs	r2, #0
 8004268:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	68db      	ldr	r3, [r3, #12]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d003      	beq.n	800427a <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	4a1e      	ldr	r2, [pc, #120]	; (80042f0 <HAL_SPI_Receive_IT+0x134>)
 8004276:	641a      	str	r2, [r3, #64]	; 0x40
 8004278:	e002      	b.n	8004280 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	4a1d      	ldr	r2, [pc, #116]	; (80042f4 <HAL_SPI_Receive_IT+0x138>)
 800427e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004288:	d10f      	bne.n	80042aa <HAL_SPI_Receive_IT+0xee>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	681a      	ldr	r2, [r3, #0]
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004298:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80042a8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	685a      	ldr	r2, [r3, #4]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80042b8:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042c4:	2b40      	cmp	r3, #64	; 0x40
 80042c6:	d008      	beq.n	80042da <HAL_SPI_Receive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042d6:	601a      	str	r2, [r3, #0]
 80042d8:	e000      	b.n	80042dc <HAL_SPI_Receive_IT+0x120>
  }

error :
 80042da:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2200      	movs	r2, #0
 80042e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80042e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3718      	adds	r7, #24
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	08004da9 	.word	0x08004da9
 80042f4:	08004d5f 	.word	0x08004d5f

080042f8 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b087      	sub	sp, #28
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	60f8      	str	r0, [r7, #12]
 8004300:	60b9      	str	r1, [r7, #8]
 8004302:	607a      	str	r2, [r7, #4]
 8004304:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004306:	2300      	movs	r3, #0
 8004308:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004310:	2b01      	cmp	r3, #1
 8004312:	d101      	bne.n	8004318 <HAL_SPI_TransmitReceive_IT+0x20>
 8004314:	2302      	movs	r3, #2
 8004316:	e075      	b.n	8004404 <HAL_SPI_TransmitReceive_IT+0x10c>
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004326:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800432e:	7dbb      	ldrb	r3, [r7, #22]
 8004330:	2b01      	cmp	r3, #1
 8004332:	d00d      	beq.n	8004350 <HAL_SPI_TransmitReceive_IT+0x58>
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800433a:	d106      	bne.n	800434a <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d102      	bne.n	800434a <HAL_SPI_TransmitReceive_IT+0x52>
 8004344:	7dbb      	ldrb	r3, [r7, #22]
 8004346:	2b04      	cmp	r3, #4
 8004348:	d002      	beq.n	8004350 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 800434a:	2302      	movs	r3, #2
 800434c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800434e:	e054      	b.n	80043fa <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d005      	beq.n	8004362 <HAL_SPI_TransmitReceive_IT+0x6a>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d002      	beq.n	8004362 <HAL_SPI_TransmitReceive_IT+0x6a>
 800435c:	887b      	ldrh	r3, [r7, #2]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d102      	bne.n	8004368 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004366:	e048      	b.n	80043fa <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800436e:	b2db      	uxtb	r3, r3
 8004370:	2b04      	cmp	r3, #4
 8004372:	d003      	beq.n	800437c <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2205      	movs	r2, #5
 8004378:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2200      	movs	r2, #0
 8004380:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	68ba      	ldr	r2, [r7, #8]
 8004386:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	887a      	ldrh	r2, [r7, #2]
 800438c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	887a      	ldrh	r2, [r7, #2]
 8004392:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	687a      	ldr	r2, [r7, #4]
 8004398:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	887a      	ldrh	r2, [r7, #2]
 800439e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	887a      	ldrh	r2, [r7, #2]
 80043a4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d006      	beq.n	80043bc <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	4a17      	ldr	r2, [pc, #92]	; (8004410 <HAL_SPI_TransmitReceive_IT+0x118>)
 80043b2:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	4a17      	ldr	r2, [pc, #92]	; (8004414 <HAL_SPI_TransmitReceive_IT+0x11c>)
 80043b8:	645a      	str	r2, [r3, #68]	; 0x44
 80043ba:	e005      	b.n	80043c8 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	4a16      	ldr	r2, [pc, #88]	; (8004418 <HAL_SPI_TransmitReceive_IT+0x120>)
 80043c0:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	4a15      	ldr	r2, [pc, #84]	; (800441c <HAL_SPI_TransmitReceive_IT+0x124>)
 80043c6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	685a      	ldr	r2, [r3, #4]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 80043d6:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043e2:	2b40      	cmp	r3, #64	; 0x40
 80043e4:	d008      	beq.n	80043f8 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043f4:	601a      	str	r2, [r3, #0]
 80043f6:	e000      	b.n	80043fa <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 80043f8:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2200      	movs	r2, #0
 80043fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004402:	7dfb      	ldrb	r3, [r7, #23]
}
 8004404:	4618      	mov	r0, r3
 8004406:	371c      	adds	r7, #28
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr
 8004410:	08004ca1 	.word	0x08004ca1
 8004414:	08004d01 	.word	0x08004d01
 8004418:	08004bdd 	.word	0x08004bdd
 800441c:	08004c41 	.word	0x08004c41

08004420 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b086      	sub	sp, #24
 8004424:	af00      	add	r7, sp, #0
 8004426:	60f8      	str	r0, [r7, #12]
 8004428:	60b9      	str	r1, [r7, #8]
 800442a:	4613      	mov	r3, r2
 800442c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800442e:	2300      	movs	r3, #0
 8004430:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d110      	bne.n	800445c <HAL_SPI_Receive_DMA+0x3c>
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004442:	d10b      	bne.n	800445c <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2204      	movs	r2, #4
 8004448:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 800444c:	88fb      	ldrh	r3, [r7, #6]
 800444e:	68ba      	ldr	r2, [r7, #8]
 8004450:	68b9      	ldr	r1, [r7, #8]
 8004452:	68f8      	ldr	r0, [r7, #12]
 8004454:	f000 f8ac 	bl	80045b0 <HAL_SPI_TransmitReceive_DMA>
 8004458:	4603      	mov	r3, r0
 800445a:	e09f      	b.n	800459c <HAL_SPI_Receive_DMA+0x17c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004462:	2b01      	cmp	r3, #1
 8004464:	d101      	bne.n	800446a <HAL_SPI_Receive_DMA+0x4a>
 8004466:	2302      	movs	r3, #2
 8004468:	e098      	b.n	800459c <HAL_SPI_Receive_DMA+0x17c>
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2201      	movs	r2, #1
 800446e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004478:	b2db      	uxtb	r3, r3
 800447a:	2b01      	cmp	r3, #1
 800447c:	d002      	beq.n	8004484 <HAL_SPI_Receive_DMA+0x64>
  {
    errorcode = HAL_BUSY;
 800447e:	2302      	movs	r3, #2
 8004480:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004482:	e086      	b.n	8004592 <HAL_SPI_Receive_DMA+0x172>
  }

  if ((pData == NULL) || (Size == 0U))
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d002      	beq.n	8004490 <HAL_SPI_Receive_DMA+0x70>
 800448a:	88fb      	ldrh	r3, [r7, #6]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d102      	bne.n	8004496 <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004494:	e07d      	b.n	8004592 <HAL_SPI_Receive_DMA+0x172>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2204      	movs	r2, #4
 800449a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2200      	movs	r2, #0
 80044a2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	68ba      	ldr	r2, [r7, #8]
 80044a8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	88fa      	ldrh	r2, [r7, #6]
 80044ae:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	88fa      	ldrh	r2, [r7, #6]
 80044b4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2200      	movs	r2, #0
 80044ba:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2200      	movs	r2, #0
 80044c0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2200      	movs	r2, #0
 80044c6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	2200      	movs	r2, #0
 80044cc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044d6:	d10f      	bne.n	80044f8 <HAL_SPI_Receive_DMA+0xd8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044e6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80044f6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044fc:	4a29      	ldr	r2, [pc, #164]	; (80045a4 <HAL_SPI_Receive_DMA+0x184>)
 80044fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004504:	4a28      	ldr	r2, [pc, #160]	; (80045a8 <HAL_SPI_Receive_DMA+0x188>)
 8004506:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800450c:	4a27      	ldr	r2, [pc, #156]	; (80045ac <HAL_SPI_Receive_DMA+0x18c>)
 800450e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004514:	2200      	movs	r2, #0
 8004516:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	330c      	adds	r3, #12
 8004522:	4619      	mov	r1, r3
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004528:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800452e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004530:	f7fe fce0 	bl	8002ef4 <HAL_DMA_Start_IT>
 8004534:	4603      	mov	r3, r0
 8004536:	2b00      	cmp	r3, #0
 8004538:	d00c      	beq.n	8004554 <HAL_SPI_Receive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800453e:	f043 0210 	orr.w	r2, r3, #16
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2201      	movs	r2, #1
 800454e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8004552:	e01e      	b.n	8004592 <HAL_SPI_Receive_DMA+0x172>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800455e:	2b40      	cmp	r3, #64	; 0x40
 8004560:	d007      	beq.n	8004572 <HAL_SPI_Receive_DMA+0x152>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004570:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	685a      	ldr	r2, [r3, #4]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f042 0220 	orr.w	r2, r2, #32
 8004580:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	685a      	ldr	r2, [r3, #4]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f042 0201 	orr.w	r2, r2, #1
 8004590:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2200      	movs	r2, #0
 8004596:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800459a:	7dfb      	ldrb	r3, [r7, #23]
}
 800459c:	4618      	mov	r0, r3
 800459e:	3718      	adds	r7, #24
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}
 80045a4:	08004b3d 	.word	0x08004b3d
 80045a8:	08004a05 	.word	0x08004a05
 80045ac:	08004b75 	.word	0x08004b75

080045b0 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b086      	sub	sp, #24
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	60b9      	str	r1, [r7, #8]
 80045ba:	607a      	str	r2, [r7, #4]
 80045bc:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80045be:	2300      	movs	r3, #0
 80045c0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80045c8:	2b01      	cmp	r3, #1
 80045ca:	d101      	bne.n	80045d0 <HAL_SPI_TransmitReceive_DMA+0x20>
 80045cc:	2302      	movs	r3, #2
 80045ce:	e0e3      	b.n	8004798 <HAL_SPI_TransmitReceive_DMA+0x1e8>
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80045de:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80045e6:	7dbb      	ldrb	r3, [r7, #22]
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d00d      	beq.n	8004608 <HAL_SPI_TransmitReceive_DMA+0x58>
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045f2:	d106      	bne.n	8004602 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d102      	bne.n	8004602 <HAL_SPI_TransmitReceive_DMA+0x52>
 80045fc:	7dbb      	ldrb	r3, [r7, #22]
 80045fe:	2b04      	cmp	r3, #4
 8004600:	d002      	beq.n	8004608 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8004602:	2302      	movs	r3, #2
 8004604:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004606:	e0c2      	b.n	800478e <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d005      	beq.n	800461a <HAL_SPI_TransmitReceive_DMA+0x6a>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d002      	beq.n	800461a <HAL_SPI_TransmitReceive_DMA+0x6a>
 8004614:	887b      	ldrh	r3, [r7, #2]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d102      	bne.n	8004620 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800461e:	e0b6      	b.n	800478e <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004626:	b2db      	uxtb	r3, r3
 8004628:	2b04      	cmp	r3, #4
 800462a:	d003      	beq.n	8004634 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2205      	movs	r2, #5
 8004630:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2200      	movs	r2, #0
 8004638:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	68ba      	ldr	r2, [r7, #8]
 800463e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	887a      	ldrh	r2, [r7, #2]
 8004644:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	887a      	ldrh	r2, [r7, #2]
 800464a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	687a      	ldr	r2, [r7, #4]
 8004650:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	887a      	ldrh	r2, [r7, #2]
 8004656:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	887a      	ldrh	r2, [r7, #2]
 800465c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2200      	movs	r2, #0
 8004662:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2200      	movs	r2, #0
 8004668:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004670:	b2db      	uxtb	r3, r3
 8004672:	2b04      	cmp	r3, #4
 8004674:	d108      	bne.n	8004688 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800467a:	4a49      	ldr	r2, [pc, #292]	; (80047a0 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 800467c:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004682:	4a48      	ldr	r2, [pc, #288]	; (80047a4 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8004684:	63da      	str	r2, [r3, #60]	; 0x3c
 8004686:	e007      	b.n	8004698 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800468c:	4a46      	ldr	r2, [pc, #280]	; (80047a8 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 800468e:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004694:	4a45      	ldr	r2, [pc, #276]	; (80047ac <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 8004696:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800469c:	4a44      	ldr	r2, [pc, #272]	; (80047b0 <HAL_SPI_TransmitReceive_DMA+0x200>)
 800469e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046a4:	2200      	movs	r2, #0
 80046a6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	330c      	adds	r3, #12
 80046b2:	4619      	mov	r1, r3
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046b8:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046be:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80046c0:	f7fe fc18 	bl	8002ef4 <HAL_DMA_Start_IT>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d00c      	beq.n	80046e4 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046ce:	f043 0210 	orr.w	r2, r3, #16
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2201      	movs	r2, #1
 80046de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80046e2:	e054      	b.n	800478e <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	685a      	ldr	r2, [r3, #4]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f042 0201 	orr.w	r2, r2, #1
 80046f2:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046f8:	2200      	movs	r2, #0
 80046fa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004700:	2200      	movs	r2, #0
 8004702:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004708:	2200      	movs	r2, #0
 800470a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004710:	2200      	movs	r2, #0
 8004712:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800471c:	4619      	mov	r1, r3
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	330c      	adds	r3, #12
 8004724:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800472a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800472c:	f7fe fbe2 	bl	8002ef4 <HAL_DMA_Start_IT>
 8004730:	4603      	mov	r3, r0
 8004732:	2b00      	cmp	r3, #0
 8004734:	d00c      	beq.n	8004750 <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800473a:	f043 0210 	orr.w	r2, r3, #16
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2201      	movs	r2, #1
 800474a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800474e:	e01e      	b.n	800478e <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800475a:	2b40      	cmp	r3, #64	; 0x40
 800475c:	d007      	beq.n	800476e <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800476c:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	685a      	ldr	r2, [r3, #4]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f042 0220 	orr.w	r2, r2, #32
 800477c:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	685a      	ldr	r2, [r3, #4]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f042 0202 	orr.w	r2, r2, #2
 800478c:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2200      	movs	r2, #0
 8004792:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004796:	7dfb      	ldrb	r3, [r7, #23]
}
 8004798:	4618      	mov	r0, r3
 800479a:	3718      	adds	r7, #24
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}
 80047a0:	08004b3d 	.word	0x08004b3d
 80047a4:	08004a05 	.word	0x08004a05
 80047a8:	08004b59 	.word	0x08004b59
 80047ac:	08004aad 	.word	0x08004aad
 80047b0:	08004b75 	.word	0x08004b75

080047b4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b088      	sub	sp, #32
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80047cc:	69bb      	ldr	r3, [r7, #24]
 80047ce:	099b      	lsrs	r3, r3, #6
 80047d0:	f003 0301 	and.w	r3, r3, #1
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d10f      	bne.n	80047f8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80047d8:	69bb      	ldr	r3, [r7, #24]
 80047da:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d00a      	beq.n	80047f8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	099b      	lsrs	r3, r3, #6
 80047e6:	f003 0301 	and.w	r3, r3, #1
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d004      	beq.n	80047f8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	4798      	blx	r3
    return;
 80047f6:	e0d7      	b.n	80049a8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80047f8:	69bb      	ldr	r3, [r7, #24]
 80047fa:	085b      	lsrs	r3, r3, #1
 80047fc:	f003 0301 	and.w	r3, r3, #1
 8004800:	2b00      	cmp	r3, #0
 8004802:	d00a      	beq.n	800481a <HAL_SPI_IRQHandler+0x66>
 8004804:	69fb      	ldr	r3, [r7, #28]
 8004806:	09db      	lsrs	r3, r3, #7
 8004808:	f003 0301 	and.w	r3, r3, #1
 800480c:	2b00      	cmp	r3, #0
 800480e:	d004      	beq.n	800481a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	4798      	blx	r3
    return;
 8004818:	e0c6      	b.n	80049a8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800481a:	69bb      	ldr	r3, [r7, #24]
 800481c:	095b      	lsrs	r3, r3, #5
 800481e:	f003 0301 	and.w	r3, r3, #1
 8004822:	2b00      	cmp	r3, #0
 8004824:	d10c      	bne.n	8004840 <HAL_SPI_IRQHandler+0x8c>
 8004826:	69bb      	ldr	r3, [r7, #24]
 8004828:	099b      	lsrs	r3, r3, #6
 800482a:	f003 0301 	and.w	r3, r3, #1
 800482e:	2b00      	cmp	r3, #0
 8004830:	d106      	bne.n	8004840 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004832:	69bb      	ldr	r3, [r7, #24]
 8004834:	0a1b      	lsrs	r3, r3, #8
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	2b00      	cmp	r3, #0
 800483c:	f000 80b4 	beq.w	80049a8 <HAL_SPI_IRQHandler+0x1f4>
 8004840:	69fb      	ldr	r3, [r7, #28]
 8004842:	095b      	lsrs	r3, r3, #5
 8004844:	f003 0301 	and.w	r3, r3, #1
 8004848:	2b00      	cmp	r3, #0
 800484a:	f000 80ad 	beq.w	80049a8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800484e:	69bb      	ldr	r3, [r7, #24]
 8004850:	099b      	lsrs	r3, r3, #6
 8004852:	f003 0301 	and.w	r3, r3, #1
 8004856:	2b00      	cmp	r3, #0
 8004858:	d023      	beq.n	80048a2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004860:	b2db      	uxtb	r3, r3
 8004862:	2b03      	cmp	r3, #3
 8004864:	d011      	beq.n	800488a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800486a:	f043 0204 	orr.w	r2, r3, #4
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004872:	2300      	movs	r3, #0
 8004874:	617b      	str	r3, [r7, #20]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	68db      	ldr	r3, [r3, #12]
 800487c:	617b      	str	r3, [r7, #20]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	617b      	str	r3, [r7, #20]
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	e00b      	b.n	80048a2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800488a:	2300      	movs	r3, #0
 800488c:	613b      	str	r3, [r7, #16]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	613b      	str	r3, [r7, #16]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	613b      	str	r3, [r7, #16]
 800489e:	693b      	ldr	r3, [r7, #16]
        return;
 80048a0:	e082      	b.n	80049a8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80048a2:	69bb      	ldr	r3, [r7, #24]
 80048a4:	095b      	lsrs	r3, r3, #5
 80048a6:	f003 0301 	and.w	r3, r3, #1
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d014      	beq.n	80048d8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048b2:	f043 0201 	orr.w	r2, r3, #1
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80048ba:	2300      	movs	r3, #0
 80048bc:	60fb      	str	r3, [r7, #12]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	60fb      	str	r3, [r7, #12]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048d4:	601a      	str	r2, [r3, #0]
 80048d6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80048d8:	69bb      	ldr	r3, [r7, #24]
 80048da:	0a1b      	lsrs	r3, r3, #8
 80048dc:	f003 0301 	and.w	r3, r3, #1
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d00c      	beq.n	80048fe <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048e8:	f043 0208 	orr.w	r2, r3, #8
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80048f0:	2300      	movs	r3, #0
 80048f2:	60bb      	str	r3, [r7, #8]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	60bb      	str	r3, [r7, #8]
 80048fc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004902:	2b00      	cmp	r3, #0
 8004904:	d04f      	beq.n	80049a6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	685a      	ldr	r2, [r3, #4]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004914:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2201      	movs	r2, #1
 800491a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800491e:	69fb      	ldr	r3, [r7, #28]
 8004920:	f003 0302 	and.w	r3, r3, #2
 8004924:	2b00      	cmp	r3, #0
 8004926:	d104      	bne.n	8004932 <HAL_SPI_IRQHandler+0x17e>
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	f003 0301 	and.w	r3, r3, #1
 800492e:	2b00      	cmp	r3, #0
 8004930:	d034      	beq.n	800499c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	685a      	ldr	r2, [r3, #4]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f022 0203 	bic.w	r2, r2, #3
 8004940:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004946:	2b00      	cmp	r3, #0
 8004948:	d011      	beq.n	800496e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800494e:	4a18      	ldr	r2, [pc, #96]	; (80049b0 <HAL_SPI_IRQHandler+0x1fc>)
 8004950:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004956:	4618      	mov	r0, r3
 8004958:	f7fe fb24 	bl	8002fa4 <HAL_DMA_Abort_IT>
 800495c:	4603      	mov	r3, r0
 800495e:	2b00      	cmp	r3, #0
 8004960:	d005      	beq.n	800496e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004966:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004972:	2b00      	cmp	r3, #0
 8004974:	d016      	beq.n	80049a4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800497a:	4a0d      	ldr	r2, [pc, #52]	; (80049b0 <HAL_SPI_IRQHandler+0x1fc>)
 800497c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004982:	4618      	mov	r0, r3
 8004984:	f7fe fb0e 	bl	8002fa4 <HAL_DMA_Abort_IT>
 8004988:	4603      	mov	r3, r0
 800498a:	2b00      	cmp	r3, #0
 800498c:	d00a      	beq.n	80049a4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004992:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800499a:	e003      	b.n	80049a4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800499c:	6878      	ldr	r0, [r7, #4]
 800499e:	f000 f827 	bl	80049f0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80049a2:	e000      	b.n	80049a6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80049a4:	bf00      	nop
    return;
 80049a6:	bf00      	nop
  }
}
 80049a8:	3720      	adds	r7, #32
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	08004bb5 	.word	0x08004bb5

080049b4 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b083      	sub	sp, #12
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80049bc:	bf00      	nop
 80049be:	370c      	adds	r7, #12
 80049c0:	46bd      	mov	sp, r7
 80049c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c6:	4770      	bx	lr

080049c8 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b083      	sub	sp, #12
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80049d0:	bf00      	nop
 80049d2:	370c      	adds	r7, #12
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr

080049dc <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80049dc:	b480      	push	{r7}
 80049de:	b083      	sub	sp, #12
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80049e4:	bf00      	nop
 80049e6:	370c      	adds	r7, #12
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr

080049f0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b083      	sub	sp, #12
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80049f8:	bf00      	nop
 80049fa:	370c      	adds	r7, #12
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr

08004a04 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b084      	sub	sp, #16
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a10:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a12:	f7fd fcd1 	bl	80023b8 <HAL_GetTick>
 8004a16:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a26:	d03b      	beq.n	8004aa0 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	685a      	ldr	r2, [r3, #4]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f022 0220 	bic.w	r2, r2, #32
 8004a36:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d10d      	bne.n	8004a5c <SPI_DMAReceiveCplt+0x58>
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a48:	d108      	bne.n	8004a5c <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	685a      	ldr	r2, [r3, #4]
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f022 0203 	bic.w	r2, r2, #3
 8004a58:	605a      	str	r2, [r3, #4]
 8004a5a:	e007      	b.n	8004a6c <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	685a      	ldr	r2, [r3, #4]
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f022 0201 	bic.w	r2, r2, #1
 8004a6a:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004a6c:	68ba      	ldr	r2, [r7, #8]
 8004a6e:	2164      	movs	r1, #100	; 0x64
 8004a70:	68f8      	ldr	r0, [r7, #12]
 8004a72:	f000 fa45 	bl	8004f00 <SPI_EndRxTransaction>
 8004a76:	4603      	mov	r3, r0
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d002      	beq.n	8004a82 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2220      	movs	r2, #32
 8004a80:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2200      	movs	r2, #0
 8004a86:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d003      	beq.n	8004aa0 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004a98:	68f8      	ldr	r0, [r7, #12]
 8004a9a:	f7ff ffa9 	bl	80049f0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004a9e:	e002      	b.n	8004aa6 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8004aa0:	68f8      	ldr	r0, [r7, #12]
 8004aa2:	f7fc ff4b 	bl	800193c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004aa6:	3710      	adds	r7, #16
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}

08004aac <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b084      	sub	sp, #16
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ab8:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004aba:	f7fd fc7d 	bl	80023b8 <HAL_GetTick>
 8004abe:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004aca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ace:	d02f      	beq.n	8004b30 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	685a      	ldr	r2, [r3, #4]
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f022 0220 	bic.w	r2, r2, #32
 8004ade:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004ae0:	68ba      	ldr	r2, [r7, #8]
 8004ae2:	2164      	movs	r1, #100	; 0x64
 8004ae4:	68f8      	ldr	r0, [r7, #12]
 8004ae6:	f000 fa71 	bl	8004fcc <SPI_EndRxTxTransaction>
 8004aea:	4603      	mov	r3, r0
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d005      	beq.n	8004afc <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004af4:	f043 0220 	orr.w	r2, r3, #32
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	685a      	ldr	r2, [r3, #4]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f022 0203 	bic.w	r2, r2, #3
 8004b0a:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2200      	movs	r2, #0
 8004b16:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d003      	beq.n	8004b30 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004b28:	68f8      	ldr	r0, [r7, #12]
 8004b2a:	f7ff ff61 	bl	80049f0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004b2e:	e002      	b.n	8004b36 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8004b30:	68f8      	ldr	r0, [r7, #12]
 8004b32:	f7ff ff3f 	bl	80049b4 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b36:	3710      	adds	r7, #16
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bd80      	pop	{r7, pc}

08004b3c <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b084      	sub	sp, #16
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b48:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8004b4a:	68f8      	ldr	r0, [r7, #12]
 8004b4c:	f7ff ff3c 	bl	80049c8 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b50:	bf00      	nop
 8004b52:	3710      	adds	r7, #16
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}

08004b58 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b084      	sub	sp, #16
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b64:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8004b66:	68f8      	ldr	r0, [r7, #12]
 8004b68:	f7ff ff38 	bl	80049dc <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b6c:	bf00      	nop
 8004b6e:	3710      	adds	r7, #16
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}

08004b74 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b084      	sub	sp, #16
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b80:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	685a      	ldr	r2, [r3, #4]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f022 0203 	bic.w	r2, r2, #3
 8004b90:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b96:	f043 0210 	orr.w	r2, r3, #16
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004ba6:	68f8      	ldr	r0, [r7, #12]
 8004ba8:	f7ff ff22 	bl	80049f0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004bac:	bf00      	nop
 8004bae:	3710      	adds	r7, #16
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bd80      	pop	{r7, pc}

08004bb4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b084      	sub	sp, #16
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bc0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004bce:	68f8      	ldr	r0, [r7, #12]
 8004bd0:	f7ff ff0e 	bl	80049f0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004bd4:	bf00      	nop
 8004bd6:	3710      	adds	r7, #16
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}

08004bdc <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b082      	sub	sp, #8
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f103 020c 	add.w	r2, r3, #12
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bf0:	7812      	ldrb	r2, [r2, #0]
 8004bf2:	b2d2      	uxtb	r2, r2
 8004bf4:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bfa:	1c5a      	adds	r2, r3, #1
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c04:	b29b      	uxth	r3, r3
 8004c06:	3b01      	subs	r3, #1
 8004c08:	b29a      	uxth	r2, r3
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c12:	b29b      	uxth	r3, r3
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d10f      	bne.n	8004c38 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	685a      	ldr	r2, [r3, #4]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004c26:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c2c:	b29b      	uxth	r3, r3
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d102      	bne.n	8004c38 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	f000 fa0c 	bl	8005050 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004c38:	bf00      	nop
 8004c3a:	3708      	adds	r7, #8
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}

08004c40 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b082      	sub	sp, #8
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	330c      	adds	r3, #12
 8004c52:	7812      	ldrb	r2, [r2, #0]
 8004c54:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c5a:	1c5a      	adds	r2, r3, #1
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c64:	b29b      	uxth	r3, r3
 8004c66:	3b01      	subs	r3, #1
 8004c68:	b29a      	uxth	r2, r3
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c72:	b29b      	uxth	r3, r3
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d10f      	bne.n	8004c98 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	685a      	ldr	r2, [r3, #4]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c86:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c8c:	b29b      	uxth	r3, r3
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d102      	bne.n	8004c98 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f000 f9dc 	bl	8005050 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004c98:	bf00      	nop
 8004c9a:	3708      	adds	r7, #8
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}

08004ca0 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b082      	sub	sp, #8
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	68da      	ldr	r2, [r3, #12]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cb2:	b292      	uxth	r2, r2
 8004cb4:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cba:	1c9a      	adds	r2, r3, #2
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004cc4:	b29b      	uxth	r3, r3
 8004cc6:	3b01      	subs	r3, #1
 8004cc8:	b29a      	uxth	r2, r3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004cd2:	b29b      	uxth	r3, r3
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d10f      	bne.n	8004cf8 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	685a      	ldr	r2, [r3, #4]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ce6:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d102      	bne.n	8004cf8 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f000 f9ac 	bl	8005050 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004cf8:	bf00      	nop
 8004cfa:	3708      	adds	r7, #8
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b082      	sub	sp, #8
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d0c:	881a      	ldrh	r2, [r3, #0]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d18:	1c9a      	adds	r2, r3, #2
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d22:	b29b      	uxth	r3, r3
 8004d24:	3b01      	subs	r3, #1
 8004d26:	b29a      	uxth	r2, r3
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d30:	b29b      	uxth	r3, r3
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d10f      	bne.n	8004d56 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	685a      	ldr	r2, [r3, #4]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d44:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d102      	bne.n	8004d56 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f000 f97d 	bl	8005050 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004d56:	bf00      	nop
 8004d58:	3708      	adds	r7, #8
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}

08004d5e <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004d5e:	b580      	push	{r7, lr}
 8004d60:	b082      	sub	sp, #8
 8004d62:	af00      	add	r7, sp, #0
 8004d64:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f103 020c 	add.w	r2, r3, #12
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d72:	7812      	ldrb	r2, [r2, #0]
 8004d74:	b2d2      	uxtb	r2, r2
 8004d76:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d7c:	1c5a      	adds	r2, r3, #1
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d86:	b29b      	uxth	r3, r3
 8004d88:	3b01      	subs	r3, #1
 8004d8a:	b29a      	uxth	r2, r3
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d94:	b29b      	uxth	r3, r3
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d102      	bne.n	8004da0 <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f000 f9cc 	bl	8005138 <SPI_CloseRx_ISR>
  }
}
 8004da0:	bf00      	nop
 8004da2:	3708      	adds	r7, #8
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}

08004da8 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b082      	sub	sp, #8
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	68da      	ldr	r2, [r3, #12]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dba:	b292      	uxth	r2, r2
 8004dbc:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dc2:	1c9a      	adds	r2, r3, #2
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dcc:	b29b      	uxth	r3, r3
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	b29a      	uxth	r2, r3
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dda:	b29b      	uxth	r3, r3
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d102      	bne.n	8004de6 <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8004de0:	6878      	ldr	r0, [r7, #4]
 8004de2:	f000 f9a9 	bl	8005138 <SPI_CloseRx_ISR>
  }
}
 8004de6:	bf00      	nop
 8004de8:	3708      	adds	r7, #8
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}
	...

08004df0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b088      	sub	sp, #32
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	60b9      	str	r1, [r7, #8]
 8004dfa:	603b      	str	r3, [r7, #0]
 8004dfc:	4613      	mov	r3, r2
 8004dfe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004e00:	f7fd fada 	bl	80023b8 <HAL_GetTick>
 8004e04:	4602      	mov	r2, r0
 8004e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e08:	1a9b      	subs	r3, r3, r2
 8004e0a:	683a      	ldr	r2, [r7, #0]
 8004e0c:	4413      	add	r3, r2
 8004e0e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004e10:	f7fd fad2 	bl	80023b8 <HAL_GetTick>
 8004e14:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004e16:	4b39      	ldr	r3, [pc, #228]	; (8004efc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	015b      	lsls	r3, r3, #5
 8004e1c:	0d1b      	lsrs	r3, r3, #20
 8004e1e:	69fa      	ldr	r2, [r7, #28]
 8004e20:	fb02 f303 	mul.w	r3, r2, r3
 8004e24:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e26:	e054      	b.n	8004ed2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e2e:	d050      	beq.n	8004ed2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004e30:	f7fd fac2 	bl	80023b8 <HAL_GetTick>
 8004e34:	4602      	mov	r2, r0
 8004e36:	69bb      	ldr	r3, [r7, #24]
 8004e38:	1ad3      	subs	r3, r2, r3
 8004e3a:	69fa      	ldr	r2, [r7, #28]
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d902      	bls.n	8004e46 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004e40:	69fb      	ldr	r3, [r7, #28]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d13d      	bne.n	8004ec2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	685a      	ldr	r2, [r3, #4]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004e54:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e5e:	d111      	bne.n	8004e84 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e68:	d004      	beq.n	8004e74 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e72:	d107      	bne.n	8004e84 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e82:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e8c:	d10f      	bne.n	8004eae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004e9c:	601a      	str	r2, [r3, #0]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004eac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	e017      	b.n	8004ef2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d101      	bne.n	8004ecc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	3b01      	subs	r3, #1
 8004ed0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	689a      	ldr	r2, [r3, #8]
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	4013      	ands	r3, r2
 8004edc:	68ba      	ldr	r2, [r7, #8]
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	bf0c      	ite	eq
 8004ee2:	2301      	moveq	r3, #1
 8004ee4:	2300      	movne	r3, #0
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	461a      	mov	r2, r3
 8004eea:	79fb      	ldrb	r3, [r7, #7]
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d19b      	bne.n	8004e28 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004ef0:	2300      	movs	r3, #0
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3720      	adds	r7, #32
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}
 8004efa:	bf00      	nop
 8004efc:	20000000 	.word	0x20000000

08004f00 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b086      	sub	sp, #24
 8004f04:	af02      	add	r7, sp, #8
 8004f06:	60f8      	str	r0, [r7, #12]
 8004f08:	60b9      	str	r1, [r7, #8]
 8004f0a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f14:	d111      	bne.n	8004f3a <SPI_EndRxTransaction+0x3a>
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	689b      	ldr	r3, [r3, #8]
 8004f1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f1e:	d004      	beq.n	8004f2a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f28:	d107      	bne.n	8004f3a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f38:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f42:	d12a      	bne.n	8004f9a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f4c:	d012      	beq.n	8004f74 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	9300      	str	r3, [sp, #0]
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	2200      	movs	r2, #0
 8004f56:	2180      	movs	r1, #128	; 0x80
 8004f58:	68f8      	ldr	r0, [r7, #12]
 8004f5a:	f7ff ff49 	bl	8004df0 <SPI_WaitFlagStateUntilTimeout>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d02d      	beq.n	8004fc0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f68:	f043 0220 	orr.w	r2, r3, #32
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004f70:	2303      	movs	r3, #3
 8004f72:	e026      	b.n	8004fc2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	9300      	str	r3, [sp, #0]
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	2101      	movs	r1, #1
 8004f7e:	68f8      	ldr	r0, [r7, #12]
 8004f80:	f7ff ff36 	bl	8004df0 <SPI_WaitFlagStateUntilTimeout>
 8004f84:	4603      	mov	r3, r0
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d01a      	beq.n	8004fc0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f8e:	f043 0220 	orr.w	r2, r3, #32
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004f96:	2303      	movs	r3, #3
 8004f98:	e013      	b.n	8004fc2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	9300      	str	r3, [sp, #0]
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	2101      	movs	r1, #1
 8004fa4:	68f8      	ldr	r0, [r7, #12]
 8004fa6:	f7ff ff23 	bl	8004df0 <SPI_WaitFlagStateUntilTimeout>
 8004faa:	4603      	mov	r3, r0
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d007      	beq.n	8004fc0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fb4:	f043 0220 	orr.w	r2, r3, #32
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004fbc:	2303      	movs	r3, #3
 8004fbe:	e000      	b.n	8004fc2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004fc0:	2300      	movs	r3, #0
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	3710      	adds	r7, #16
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}
	...

08004fcc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b088      	sub	sp, #32
 8004fd0:	af02      	add	r7, sp, #8
 8004fd2:	60f8      	str	r0, [r7, #12]
 8004fd4:	60b9      	str	r1, [r7, #8]
 8004fd6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004fd8:	4b1b      	ldr	r3, [pc, #108]	; (8005048 <SPI_EndRxTxTransaction+0x7c>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a1b      	ldr	r2, [pc, #108]	; (800504c <SPI_EndRxTxTransaction+0x80>)
 8004fde:	fba2 2303 	umull	r2, r3, r2, r3
 8004fe2:	0d5b      	lsrs	r3, r3, #21
 8004fe4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004fe8:	fb02 f303 	mul.w	r3, r2, r3
 8004fec:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ff6:	d112      	bne.n	800501e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	9300      	str	r3, [sp, #0]
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	2200      	movs	r2, #0
 8005000:	2180      	movs	r1, #128	; 0x80
 8005002:	68f8      	ldr	r0, [r7, #12]
 8005004:	f7ff fef4 	bl	8004df0 <SPI_WaitFlagStateUntilTimeout>
 8005008:	4603      	mov	r3, r0
 800500a:	2b00      	cmp	r3, #0
 800500c:	d016      	beq.n	800503c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005012:	f043 0220 	orr.w	r2, r3, #32
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800501a:	2303      	movs	r3, #3
 800501c:	e00f      	b.n	800503e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d00a      	beq.n	800503a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	3b01      	subs	r3, #1
 8005028:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005034:	2b80      	cmp	r3, #128	; 0x80
 8005036:	d0f2      	beq.n	800501e <SPI_EndRxTxTransaction+0x52>
 8005038:	e000      	b.n	800503c <SPI_EndRxTxTransaction+0x70>
        break;
 800503a:	bf00      	nop
  }

  return HAL_OK;
 800503c:	2300      	movs	r3, #0
}
 800503e:	4618      	mov	r0, r3
 8005040:	3718      	adds	r7, #24
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}
 8005046:	bf00      	nop
 8005048:	20000000 	.word	0x20000000
 800504c:	165e9f81 	.word	0x165e9f81

08005050 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b086      	sub	sp, #24
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8005058:	4b35      	ldr	r3, [pc, #212]	; (8005130 <SPI_CloseRxTx_ISR+0xe0>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a35      	ldr	r2, [pc, #212]	; (8005134 <SPI_CloseRxTx_ISR+0xe4>)
 800505e:	fba2 2303 	umull	r2, r3, r2, r3
 8005062:	0a5b      	lsrs	r3, r3, #9
 8005064:	2264      	movs	r2, #100	; 0x64
 8005066:	fb02 f303 	mul.w	r3, r2, r3
 800506a:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800506c:	f7fd f9a4 	bl	80023b8 <HAL_GetTick>
 8005070:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	685a      	ldr	r2, [r3, #4]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f022 0220 	bic.w	r2, r2, #32
 8005080:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d106      	bne.n	8005096 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800508c:	f043 0220 	orr.w	r2, r3, #32
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005094:	e009      	b.n	80050aa <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	3b01      	subs	r3, #1
 800509a:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	f003 0302 	and.w	r3, r3, #2
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d0eb      	beq.n	8005082 <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80050aa:	697a      	ldr	r2, [r7, #20]
 80050ac:	2164      	movs	r1, #100	; 0x64
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f7ff ff8c 	bl	8004fcc <SPI_EndRxTxTransaction>
 80050b4:	4603      	mov	r3, r0
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d005      	beq.n	80050c6 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050be:	f043 0220 	orr.w	r2, r3, #32
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d10a      	bne.n	80050e4 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80050ce:	2300      	movs	r3, #0
 80050d0:	60fb      	str	r3, [r7, #12]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	68db      	ldr	r3, [r3, #12]
 80050d8:	60fb      	str	r3, [r7, #12]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	60fb      	str	r3, [r7, #12]
 80050e2:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d115      	bne.n	8005118 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	2b04      	cmp	r3, #4
 80050f6:	d107      	bne.n	8005108 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f7fc fc1b 	bl	800193c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8005106:	e00e      	b.n	8005126 <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 8005110:	6878      	ldr	r0, [r7, #4]
 8005112:	f7ff fc4f 	bl	80049b4 <HAL_SPI_TxRxCpltCallback>
}
 8005116:	e006      	b.n	8005126 <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f7ff fc65 	bl	80049f0 <HAL_SPI_ErrorCallback>
}
 8005126:	bf00      	nop
 8005128:	3718      	adds	r7, #24
 800512a:	46bd      	mov	sp, r7
 800512c:	bd80      	pop	{r7, pc}
 800512e:	bf00      	nop
 8005130:	20000000 	.word	0x20000000
 8005134:	057619f1 	.word	0x057619f1

08005138 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b084      	sub	sp, #16
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	685a      	ldr	r2, [r3, #4]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800514e:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8005150:	f7fd f932 	bl	80023b8 <HAL_GetTick>
 8005154:	4603      	mov	r3, r0
 8005156:	461a      	mov	r2, r3
 8005158:	2164      	movs	r1, #100	; 0x64
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f7ff fed0 	bl	8004f00 <SPI_EndRxTransaction>
 8005160:	4603      	mov	r3, r0
 8005162:	2b00      	cmp	r3, #0
 8005164:	d005      	beq.n	8005172 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800516a:	f043 0220 	orr.w	r2, r3, #32
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d10a      	bne.n	8005190 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800517a:	2300      	movs	r3, #0
 800517c:	60fb      	str	r3, [r7, #12]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	60fb      	str	r3, [r7, #12]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	60fb      	str	r3, [r7, #12]
 800518e:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800519c:	2b00      	cmp	r3, #0
 800519e:	d103      	bne.n	80051a8 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 80051a0:	6878      	ldr	r0, [r7, #4]
 80051a2:	f7fc fbcb 	bl	800193c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80051a6:	e002      	b.n	80051ae <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 80051a8:	6878      	ldr	r0, [r7, #4]
 80051aa:	f7ff fc21 	bl	80049f0 <HAL_SPI_ErrorCallback>
}
 80051ae:	bf00      	nop
 80051b0:	3710      	adds	r7, #16
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bd80      	pop	{r7, pc}

080051b6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051b6:	b580      	push	{r7, lr}
 80051b8:	b082      	sub	sp, #8
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d101      	bne.n	80051c8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
 80051c6:	e041      	b.n	800524c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d106      	bne.n	80051e2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	f7fc fe69 	bl	8001eb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2202      	movs	r2, #2
 80051e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	3304      	adds	r3, #4
 80051f2:	4619      	mov	r1, r3
 80051f4:	4610      	mov	r0, r2
 80051f6:	f000 fe31 	bl	8005e5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2201      	movs	r2, #1
 80051fe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2201      	movs	r2, #1
 8005206:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2201      	movs	r2, #1
 800520e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2201      	movs	r2, #1
 8005216:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2201      	movs	r2, #1
 800521e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2201      	movs	r2, #1
 8005226:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2201      	movs	r2, #1
 800522e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2201      	movs	r2, #1
 8005236:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2201      	movs	r2, #1
 800523e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2201      	movs	r2, #1
 8005246:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800524a:	2300      	movs	r3, #0
}
 800524c:	4618      	mov	r0, r3
 800524e:	3708      	adds	r7, #8
 8005250:	46bd      	mov	sp, r7
 8005252:	bd80      	pop	{r7, pc}

08005254 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b082      	sub	sp, #8
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d101      	bne.n	8005266 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	e041      	b.n	80052ea <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800526c:	b2db      	uxtb	r3, r3
 800526e:	2b00      	cmp	r3, #0
 8005270:	d106      	bne.n	8005280 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f7fc fdfa 	bl	8001e74 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2202      	movs	r2, #2
 8005284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	3304      	adds	r3, #4
 8005290:	4619      	mov	r1, r3
 8005292:	4610      	mov	r0, r2
 8005294:	f000 fde2 	bl	8005e5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2201      	movs	r2, #1
 800529c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80052e8:	2300      	movs	r3, #0
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3708      	adds	r7, #8
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
	...

080052f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b084      	sub	sp, #16
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
 80052fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d109      	bne.n	8005318 <HAL_TIM_PWM_Start+0x24>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800530a:	b2db      	uxtb	r3, r3
 800530c:	2b01      	cmp	r3, #1
 800530e:	bf14      	ite	ne
 8005310:	2301      	movne	r3, #1
 8005312:	2300      	moveq	r3, #0
 8005314:	b2db      	uxtb	r3, r3
 8005316:	e022      	b.n	800535e <HAL_TIM_PWM_Start+0x6a>
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	2b04      	cmp	r3, #4
 800531c:	d109      	bne.n	8005332 <HAL_TIM_PWM_Start+0x3e>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005324:	b2db      	uxtb	r3, r3
 8005326:	2b01      	cmp	r3, #1
 8005328:	bf14      	ite	ne
 800532a:	2301      	movne	r3, #1
 800532c:	2300      	moveq	r3, #0
 800532e:	b2db      	uxtb	r3, r3
 8005330:	e015      	b.n	800535e <HAL_TIM_PWM_Start+0x6a>
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	2b08      	cmp	r3, #8
 8005336:	d109      	bne.n	800534c <HAL_TIM_PWM_Start+0x58>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800533e:	b2db      	uxtb	r3, r3
 8005340:	2b01      	cmp	r3, #1
 8005342:	bf14      	ite	ne
 8005344:	2301      	movne	r3, #1
 8005346:	2300      	moveq	r3, #0
 8005348:	b2db      	uxtb	r3, r3
 800534a:	e008      	b.n	800535e <HAL_TIM_PWM_Start+0x6a>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005352:	b2db      	uxtb	r3, r3
 8005354:	2b01      	cmp	r3, #1
 8005356:	bf14      	ite	ne
 8005358:	2301      	movne	r3, #1
 800535a:	2300      	moveq	r3, #0
 800535c:	b2db      	uxtb	r3, r3
 800535e:	2b00      	cmp	r3, #0
 8005360:	d001      	beq.n	8005366 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	e068      	b.n	8005438 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d104      	bne.n	8005376 <HAL_TIM_PWM_Start+0x82>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2202      	movs	r2, #2
 8005370:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005374:	e013      	b.n	800539e <HAL_TIM_PWM_Start+0xaa>
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	2b04      	cmp	r3, #4
 800537a:	d104      	bne.n	8005386 <HAL_TIM_PWM_Start+0x92>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2202      	movs	r2, #2
 8005380:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005384:	e00b      	b.n	800539e <HAL_TIM_PWM_Start+0xaa>
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	2b08      	cmp	r3, #8
 800538a:	d104      	bne.n	8005396 <HAL_TIM_PWM_Start+0xa2>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2202      	movs	r2, #2
 8005390:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005394:	e003      	b.n	800539e <HAL_TIM_PWM_Start+0xaa>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2202      	movs	r2, #2
 800539a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	2201      	movs	r2, #1
 80053a4:	6839      	ldr	r1, [r7, #0]
 80053a6:	4618      	mov	r0, r3
 80053a8:	f001 f91c 	bl	80065e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a23      	ldr	r2, [pc, #140]	; (8005440 <HAL_TIM_PWM_Start+0x14c>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d107      	bne.n	80053c6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80053c4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a1d      	ldr	r2, [pc, #116]	; (8005440 <HAL_TIM_PWM_Start+0x14c>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d018      	beq.n	8005402 <HAL_TIM_PWM_Start+0x10e>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053d8:	d013      	beq.n	8005402 <HAL_TIM_PWM_Start+0x10e>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a19      	ldr	r2, [pc, #100]	; (8005444 <HAL_TIM_PWM_Start+0x150>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d00e      	beq.n	8005402 <HAL_TIM_PWM_Start+0x10e>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a17      	ldr	r2, [pc, #92]	; (8005448 <HAL_TIM_PWM_Start+0x154>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d009      	beq.n	8005402 <HAL_TIM_PWM_Start+0x10e>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4a16      	ldr	r2, [pc, #88]	; (800544c <HAL_TIM_PWM_Start+0x158>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d004      	beq.n	8005402 <HAL_TIM_PWM_Start+0x10e>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a14      	ldr	r2, [pc, #80]	; (8005450 <HAL_TIM_PWM_Start+0x15c>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d111      	bne.n	8005426 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	f003 0307 	and.w	r3, r3, #7
 800540c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2b06      	cmp	r3, #6
 8005412:	d010      	beq.n	8005436 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f042 0201 	orr.w	r2, r2, #1
 8005422:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005424:	e007      	b.n	8005436 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f042 0201 	orr.w	r2, r2, #1
 8005434:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005436:	2300      	movs	r3, #0
}
 8005438:	4618      	mov	r0, r3
 800543a:	3710      	adds	r7, #16
 800543c:	46bd      	mov	sp, r7
 800543e:	bd80      	pop	{r7, pc}
 8005440:	40010000 	.word	0x40010000
 8005444:	40000400 	.word	0x40000400
 8005448:	40000800 	.word	0x40000800
 800544c:	40000c00 	.word	0x40000c00
 8005450:	40014000 	.word	0x40014000

08005454 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b082      	sub	sp, #8
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d101      	bne.n	8005466 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	e041      	b.n	80054ea <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800546c:	b2db      	uxtb	r3, r3
 800546e:	2b00      	cmp	r3, #0
 8005470:	d106      	bne.n	8005480 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2200      	movs	r2, #0
 8005476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f7fc fcaa 	bl	8001dd4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2202      	movs	r2, #2
 8005484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	3304      	adds	r3, #4
 8005490:	4619      	mov	r1, r3
 8005492:	4610      	mov	r0, r2
 8005494:	f000 fce2 	bl	8005e5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2201      	movs	r2, #1
 800549c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2201      	movs	r2, #1
 80054dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80054e8:	2300      	movs	r3, #0
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3708      	adds	r7, #8
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
	...

080054f4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b084      	sub	sp, #16
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
 80054fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054fe:	2300      	movs	r3, #0
 8005500:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d104      	bne.n	8005512 <HAL_TIM_IC_Start_IT+0x1e>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800550e:	b2db      	uxtb	r3, r3
 8005510:	e013      	b.n	800553a <HAL_TIM_IC_Start_IT+0x46>
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	2b04      	cmp	r3, #4
 8005516:	d104      	bne.n	8005522 <HAL_TIM_IC_Start_IT+0x2e>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800551e:	b2db      	uxtb	r3, r3
 8005520:	e00b      	b.n	800553a <HAL_TIM_IC_Start_IT+0x46>
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	2b08      	cmp	r3, #8
 8005526:	d104      	bne.n	8005532 <HAL_TIM_IC_Start_IT+0x3e>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800552e:	b2db      	uxtb	r3, r3
 8005530:	e003      	b.n	800553a <HAL_TIM_IC_Start_IT+0x46>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005538:	b2db      	uxtb	r3, r3
 800553a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d104      	bne.n	800554c <HAL_TIM_IC_Start_IT+0x58>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005548:	b2db      	uxtb	r3, r3
 800554a:	e013      	b.n	8005574 <HAL_TIM_IC_Start_IT+0x80>
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	2b04      	cmp	r3, #4
 8005550:	d104      	bne.n	800555c <HAL_TIM_IC_Start_IT+0x68>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005558:	b2db      	uxtb	r3, r3
 800555a:	e00b      	b.n	8005574 <HAL_TIM_IC_Start_IT+0x80>
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	2b08      	cmp	r3, #8
 8005560:	d104      	bne.n	800556c <HAL_TIM_IC_Start_IT+0x78>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005568:	b2db      	uxtb	r3, r3
 800556a:	e003      	b.n	8005574 <HAL_TIM_IC_Start_IT+0x80>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005572:	b2db      	uxtb	r3, r3
 8005574:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005576:	7bbb      	ldrb	r3, [r7, #14]
 8005578:	2b01      	cmp	r3, #1
 800557a:	d102      	bne.n	8005582 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800557c:	7b7b      	ldrb	r3, [r7, #13]
 800557e:	2b01      	cmp	r3, #1
 8005580:	d001      	beq.n	8005586 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8005582:	2301      	movs	r3, #1
 8005584:	e0c2      	b.n	800570c <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d104      	bne.n	8005596 <HAL_TIM_IC_Start_IT+0xa2>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2202      	movs	r2, #2
 8005590:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005594:	e013      	b.n	80055be <HAL_TIM_IC_Start_IT+0xca>
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	2b04      	cmp	r3, #4
 800559a:	d104      	bne.n	80055a6 <HAL_TIM_IC_Start_IT+0xb2>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2202      	movs	r2, #2
 80055a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055a4:	e00b      	b.n	80055be <HAL_TIM_IC_Start_IT+0xca>
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	2b08      	cmp	r3, #8
 80055aa:	d104      	bne.n	80055b6 <HAL_TIM_IC_Start_IT+0xc2>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2202      	movs	r2, #2
 80055b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055b4:	e003      	b.n	80055be <HAL_TIM_IC_Start_IT+0xca>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2202      	movs	r2, #2
 80055ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d104      	bne.n	80055ce <HAL_TIM_IC_Start_IT+0xda>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2202      	movs	r2, #2
 80055c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055cc:	e013      	b.n	80055f6 <HAL_TIM_IC_Start_IT+0x102>
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	2b04      	cmp	r3, #4
 80055d2:	d104      	bne.n	80055de <HAL_TIM_IC_Start_IT+0xea>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2202      	movs	r2, #2
 80055d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80055dc:	e00b      	b.n	80055f6 <HAL_TIM_IC_Start_IT+0x102>
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	2b08      	cmp	r3, #8
 80055e2:	d104      	bne.n	80055ee <HAL_TIM_IC_Start_IT+0xfa>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2202      	movs	r2, #2
 80055e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055ec:	e003      	b.n	80055f6 <HAL_TIM_IC_Start_IT+0x102>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2202      	movs	r2, #2
 80055f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	2b0c      	cmp	r3, #12
 80055fa:	d841      	bhi.n	8005680 <HAL_TIM_IC_Start_IT+0x18c>
 80055fc:	a201      	add	r2, pc, #4	; (adr r2, 8005604 <HAL_TIM_IC_Start_IT+0x110>)
 80055fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005602:	bf00      	nop
 8005604:	08005639 	.word	0x08005639
 8005608:	08005681 	.word	0x08005681
 800560c:	08005681 	.word	0x08005681
 8005610:	08005681 	.word	0x08005681
 8005614:	0800564b 	.word	0x0800564b
 8005618:	08005681 	.word	0x08005681
 800561c:	08005681 	.word	0x08005681
 8005620:	08005681 	.word	0x08005681
 8005624:	0800565d 	.word	0x0800565d
 8005628:	08005681 	.word	0x08005681
 800562c:	08005681 	.word	0x08005681
 8005630:	08005681 	.word	0x08005681
 8005634:	0800566f 	.word	0x0800566f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	68da      	ldr	r2, [r3, #12]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f042 0202 	orr.w	r2, r2, #2
 8005646:	60da      	str	r2, [r3, #12]
      break;
 8005648:	e01d      	b.n	8005686 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	68da      	ldr	r2, [r3, #12]
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f042 0204 	orr.w	r2, r2, #4
 8005658:	60da      	str	r2, [r3, #12]
      break;
 800565a:	e014      	b.n	8005686 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	68da      	ldr	r2, [r3, #12]
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f042 0208 	orr.w	r2, r2, #8
 800566a:	60da      	str	r2, [r3, #12]
      break;
 800566c:	e00b      	b.n	8005686 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	68da      	ldr	r2, [r3, #12]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f042 0210 	orr.w	r2, r2, #16
 800567c:	60da      	str	r2, [r3, #12]
      break;
 800567e:	e002      	b.n	8005686 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	73fb      	strb	r3, [r7, #15]
      break;
 8005684:	bf00      	nop
  }

  if (status == HAL_OK)
 8005686:	7bfb      	ldrb	r3, [r7, #15]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d13e      	bne.n	800570a <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	2201      	movs	r2, #1
 8005692:	6839      	ldr	r1, [r7, #0]
 8005694:	4618      	mov	r0, r3
 8005696:	f000 ffa5 	bl	80065e4 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a1d      	ldr	r2, [pc, #116]	; (8005714 <HAL_TIM_IC_Start_IT+0x220>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d018      	beq.n	80056d6 <HAL_TIM_IC_Start_IT+0x1e2>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056ac:	d013      	beq.n	80056d6 <HAL_TIM_IC_Start_IT+0x1e2>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a19      	ldr	r2, [pc, #100]	; (8005718 <HAL_TIM_IC_Start_IT+0x224>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d00e      	beq.n	80056d6 <HAL_TIM_IC_Start_IT+0x1e2>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a17      	ldr	r2, [pc, #92]	; (800571c <HAL_TIM_IC_Start_IT+0x228>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d009      	beq.n	80056d6 <HAL_TIM_IC_Start_IT+0x1e2>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a16      	ldr	r2, [pc, #88]	; (8005720 <HAL_TIM_IC_Start_IT+0x22c>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d004      	beq.n	80056d6 <HAL_TIM_IC_Start_IT+0x1e2>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a14      	ldr	r2, [pc, #80]	; (8005724 <HAL_TIM_IC_Start_IT+0x230>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d111      	bne.n	80056fa <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	689b      	ldr	r3, [r3, #8]
 80056dc:	f003 0307 	and.w	r3, r3, #7
 80056e0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	2b06      	cmp	r3, #6
 80056e6:	d010      	beq.n	800570a <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f042 0201 	orr.w	r2, r2, #1
 80056f6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056f8:	e007      	b.n	800570a <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f042 0201 	orr.w	r2, r2, #1
 8005708:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800570a:	7bfb      	ldrb	r3, [r7, #15]
}
 800570c:	4618      	mov	r0, r3
 800570e:	3710      	adds	r7, #16
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}
 8005714:	40010000 	.word	0x40010000
 8005718:	40000400 	.word	0x40000400
 800571c:	40000800 	.word	0x40000800
 8005720:	40000c00 	.word	0x40000c00
 8005724:	40014000 	.word	0x40014000

08005728 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b082      	sub	sp, #8
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	691b      	ldr	r3, [r3, #16]
 8005736:	f003 0302 	and.w	r3, r3, #2
 800573a:	2b02      	cmp	r3, #2
 800573c:	d122      	bne.n	8005784 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	68db      	ldr	r3, [r3, #12]
 8005744:	f003 0302 	and.w	r3, r3, #2
 8005748:	2b02      	cmp	r3, #2
 800574a:	d11b      	bne.n	8005784 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f06f 0202 	mvn.w	r2, #2
 8005754:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2201      	movs	r2, #1
 800575a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	699b      	ldr	r3, [r3, #24]
 8005762:	f003 0303 	and.w	r3, r3, #3
 8005766:	2b00      	cmp	r3, #0
 8005768:	d003      	beq.n	8005772 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f7fc f83c 	bl	80017e8 <HAL_TIM_IC_CaptureCallback>
 8005770:	e005      	b.n	800577e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f000 fb54 	bl	8005e20 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f000 fb5b 	bl	8005e34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2200      	movs	r2, #0
 8005782:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	691b      	ldr	r3, [r3, #16]
 800578a:	f003 0304 	and.w	r3, r3, #4
 800578e:	2b04      	cmp	r3, #4
 8005790:	d122      	bne.n	80057d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	68db      	ldr	r3, [r3, #12]
 8005798:	f003 0304 	and.w	r3, r3, #4
 800579c:	2b04      	cmp	r3, #4
 800579e:	d11b      	bne.n	80057d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f06f 0204 	mvn.w	r2, #4
 80057a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2202      	movs	r2, #2
 80057ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	699b      	ldr	r3, [r3, #24]
 80057b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d003      	beq.n	80057c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f7fc f812 	bl	80017e8 <HAL_TIM_IC_CaptureCallback>
 80057c4:	e005      	b.n	80057d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f000 fb2a 	bl	8005e20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057cc:	6878      	ldr	r0, [r7, #4]
 80057ce:	f000 fb31 	bl	8005e34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2200      	movs	r2, #0
 80057d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	691b      	ldr	r3, [r3, #16]
 80057de:	f003 0308 	and.w	r3, r3, #8
 80057e2:	2b08      	cmp	r3, #8
 80057e4:	d122      	bne.n	800582c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	68db      	ldr	r3, [r3, #12]
 80057ec:	f003 0308 	and.w	r3, r3, #8
 80057f0:	2b08      	cmp	r3, #8
 80057f2:	d11b      	bne.n	800582c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f06f 0208 	mvn.w	r2, #8
 80057fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2204      	movs	r2, #4
 8005802:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	69db      	ldr	r3, [r3, #28]
 800580a:	f003 0303 	and.w	r3, r3, #3
 800580e:	2b00      	cmp	r3, #0
 8005810:	d003      	beq.n	800581a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005812:	6878      	ldr	r0, [r7, #4]
 8005814:	f7fb ffe8 	bl	80017e8 <HAL_TIM_IC_CaptureCallback>
 8005818:	e005      	b.n	8005826 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f000 fb00 	bl	8005e20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005820:	6878      	ldr	r0, [r7, #4]
 8005822:	f000 fb07 	bl	8005e34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2200      	movs	r2, #0
 800582a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	691b      	ldr	r3, [r3, #16]
 8005832:	f003 0310 	and.w	r3, r3, #16
 8005836:	2b10      	cmp	r3, #16
 8005838:	d122      	bne.n	8005880 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	68db      	ldr	r3, [r3, #12]
 8005840:	f003 0310 	and.w	r3, r3, #16
 8005844:	2b10      	cmp	r3, #16
 8005846:	d11b      	bne.n	8005880 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f06f 0210 	mvn.w	r2, #16
 8005850:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2208      	movs	r2, #8
 8005856:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	69db      	ldr	r3, [r3, #28]
 800585e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005862:	2b00      	cmp	r3, #0
 8005864:	d003      	beq.n	800586e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f7fb ffbe 	bl	80017e8 <HAL_TIM_IC_CaptureCallback>
 800586c:	e005      	b.n	800587a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f000 fad6 	bl	8005e20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005874:	6878      	ldr	r0, [r7, #4]
 8005876:	f000 fadd 	bl	8005e34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2200      	movs	r2, #0
 800587e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	691b      	ldr	r3, [r3, #16]
 8005886:	f003 0301 	and.w	r3, r3, #1
 800588a:	2b01      	cmp	r3, #1
 800588c:	d10e      	bne.n	80058ac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	68db      	ldr	r3, [r3, #12]
 8005894:	f003 0301 	and.w	r3, r3, #1
 8005898:	2b01      	cmp	r3, #1
 800589a:	d107      	bne.n	80058ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f06f 0201 	mvn.w	r2, #1
 80058a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f000 fab0 	bl	8005e0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	691b      	ldr	r3, [r3, #16]
 80058b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058b6:	2b80      	cmp	r3, #128	; 0x80
 80058b8:	d10e      	bne.n	80058d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	68db      	ldr	r3, [r3, #12]
 80058c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058c4:	2b80      	cmp	r3, #128	; 0x80
 80058c6:	d107      	bne.n	80058d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80058d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f000 ff24 	bl	8006720 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	691b      	ldr	r3, [r3, #16]
 80058de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058e2:	2b40      	cmp	r3, #64	; 0x40
 80058e4:	d10e      	bne.n	8005904 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	68db      	ldr	r3, [r3, #12]
 80058ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058f0:	2b40      	cmp	r3, #64	; 0x40
 80058f2:	d107      	bne.n	8005904 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80058fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f000 faa2 	bl	8005e48 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	691b      	ldr	r3, [r3, #16]
 800590a:	f003 0320 	and.w	r3, r3, #32
 800590e:	2b20      	cmp	r3, #32
 8005910:	d10e      	bne.n	8005930 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	68db      	ldr	r3, [r3, #12]
 8005918:	f003 0320 	and.w	r3, r3, #32
 800591c:	2b20      	cmp	r3, #32
 800591e:	d107      	bne.n	8005930 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f06f 0220 	mvn.w	r2, #32
 8005928:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 feee 	bl	800670c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005930:	bf00      	nop
 8005932:	3708      	adds	r7, #8
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}

08005938 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b086      	sub	sp, #24
 800593c:	af00      	add	r7, sp, #0
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	60b9      	str	r1, [r7, #8]
 8005942:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005944:	2300      	movs	r3, #0
 8005946:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800594e:	2b01      	cmp	r3, #1
 8005950:	d101      	bne.n	8005956 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005952:	2302      	movs	r3, #2
 8005954:	e088      	b.n	8005a68 <HAL_TIM_IC_ConfigChannel+0x130>
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2201      	movs	r2, #1
 800595a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d11b      	bne.n	800599c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	6818      	ldr	r0, [r3, #0]
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	6819      	ldr	r1, [r3, #0]
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	685a      	ldr	r2, [r3, #4]
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	68db      	ldr	r3, [r3, #12]
 8005974:	f000 fc7e 	bl	8006274 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	699a      	ldr	r2, [r3, #24]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f022 020c 	bic.w	r2, r2, #12
 8005986:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	6999      	ldr	r1, [r3, #24]
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	689a      	ldr	r2, [r3, #8]
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	430a      	orrs	r2, r1
 8005998:	619a      	str	r2, [r3, #24]
 800599a:	e060      	b.n	8005a5e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2b04      	cmp	r3, #4
 80059a0:	d11c      	bne.n	80059dc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	6818      	ldr	r0, [r3, #0]
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	6819      	ldr	r1, [r3, #0]
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	685a      	ldr	r2, [r3, #4]
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	68db      	ldr	r3, [r3, #12]
 80059b2:	f000 fcf6 	bl	80063a2 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	699a      	ldr	r2, [r3, #24]
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80059c4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	6999      	ldr	r1, [r3, #24]
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	689b      	ldr	r3, [r3, #8]
 80059d0:	021a      	lsls	r2, r3, #8
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	430a      	orrs	r2, r1
 80059d8:	619a      	str	r2, [r3, #24]
 80059da:	e040      	b.n	8005a5e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2b08      	cmp	r3, #8
 80059e0:	d11b      	bne.n	8005a1a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	6818      	ldr	r0, [r3, #0]
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	6819      	ldr	r1, [r3, #0]
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	685a      	ldr	r2, [r3, #4]
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	68db      	ldr	r3, [r3, #12]
 80059f2:	f000 fd43 	bl	800647c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	69da      	ldr	r2, [r3, #28]
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f022 020c 	bic.w	r2, r2, #12
 8005a04:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	69d9      	ldr	r1, [r3, #28]
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	689a      	ldr	r2, [r3, #8]
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	430a      	orrs	r2, r1
 8005a16:	61da      	str	r2, [r3, #28]
 8005a18:	e021      	b.n	8005a5e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2b0c      	cmp	r3, #12
 8005a1e:	d11c      	bne.n	8005a5a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	6818      	ldr	r0, [r3, #0]
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	6819      	ldr	r1, [r3, #0]
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	685a      	ldr	r2, [r3, #4]
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	68db      	ldr	r3, [r3, #12]
 8005a30:	f000 fd60 	bl	80064f4 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	69da      	ldr	r2, [r3, #28]
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005a42:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	69d9      	ldr	r1, [r3, #28]
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	689b      	ldr	r3, [r3, #8]
 8005a4e:	021a      	lsls	r2, r3, #8
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	430a      	orrs	r2, r1
 8005a56:	61da      	str	r2, [r3, #28]
 8005a58:	e001      	b.n	8005a5e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2200      	movs	r2, #0
 8005a62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005a66:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3718      	adds	r7, #24
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}

08005a70 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b086      	sub	sp, #24
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	60f8      	str	r0, [r7, #12]
 8005a78:	60b9      	str	r1, [r7, #8]
 8005a7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a86:	2b01      	cmp	r3, #1
 8005a88:	d101      	bne.n	8005a8e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005a8a:	2302      	movs	r3, #2
 8005a8c:	e0ae      	b.n	8005bec <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2201      	movs	r2, #1
 8005a92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2b0c      	cmp	r3, #12
 8005a9a:	f200 809f 	bhi.w	8005bdc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005a9e:	a201      	add	r2, pc, #4	; (adr r2, 8005aa4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aa4:	08005ad9 	.word	0x08005ad9
 8005aa8:	08005bdd 	.word	0x08005bdd
 8005aac:	08005bdd 	.word	0x08005bdd
 8005ab0:	08005bdd 	.word	0x08005bdd
 8005ab4:	08005b19 	.word	0x08005b19
 8005ab8:	08005bdd 	.word	0x08005bdd
 8005abc:	08005bdd 	.word	0x08005bdd
 8005ac0:	08005bdd 	.word	0x08005bdd
 8005ac4:	08005b5b 	.word	0x08005b5b
 8005ac8:	08005bdd 	.word	0x08005bdd
 8005acc:	08005bdd 	.word	0x08005bdd
 8005ad0:	08005bdd 	.word	0x08005bdd
 8005ad4:	08005b9b 	.word	0x08005b9b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	68b9      	ldr	r1, [r7, #8]
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f000 fa3c 	bl	8005f5c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	699a      	ldr	r2, [r3, #24]
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f042 0208 	orr.w	r2, r2, #8
 8005af2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	699a      	ldr	r2, [r3, #24]
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f022 0204 	bic.w	r2, r2, #4
 8005b02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	6999      	ldr	r1, [r3, #24]
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	691a      	ldr	r2, [r3, #16]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	430a      	orrs	r2, r1
 8005b14:	619a      	str	r2, [r3, #24]
      break;
 8005b16:	e064      	b.n	8005be2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	68b9      	ldr	r1, [r7, #8]
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f000 fa82 	bl	8006028 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	699a      	ldr	r2, [r3, #24]
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	699a      	ldr	r2, [r3, #24]
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	6999      	ldr	r1, [r3, #24]
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	691b      	ldr	r3, [r3, #16]
 8005b4e:	021a      	lsls	r2, r3, #8
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	430a      	orrs	r2, r1
 8005b56:	619a      	str	r2, [r3, #24]
      break;
 8005b58:	e043      	b.n	8005be2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	68b9      	ldr	r1, [r7, #8]
 8005b60:	4618      	mov	r0, r3
 8005b62:	f000 facd 	bl	8006100 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	69da      	ldr	r2, [r3, #28]
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f042 0208 	orr.w	r2, r2, #8
 8005b74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	69da      	ldr	r2, [r3, #28]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f022 0204 	bic.w	r2, r2, #4
 8005b84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	69d9      	ldr	r1, [r3, #28]
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	691a      	ldr	r2, [r3, #16]
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	430a      	orrs	r2, r1
 8005b96:	61da      	str	r2, [r3, #28]
      break;
 8005b98:	e023      	b.n	8005be2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	68b9      	ldr	r1, [r7, #8]
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f000 fb17 	bl	80061d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	69da      	ldr	r2, [r3, #28]
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005bb4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	69da      	ldr	r2, [r3, #28]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	69d9      	ldr	r1, [r3, #28]
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	691b      	ldr	r3, [r3, #16]
 8005bd0:	021a      	lsls	r2, r3, #8
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	430a      	orrs	r2, r1
 8005bd8:	61da      	str	r2, [r3, #28]
      break;
 8005bda:	e002      	b.n	8005be2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	75fb      	strb	r3, [r7, #23]
      break;
 8005be0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2200      	movs	r2, #0
 8005be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005bea:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3718      	adds	r7, #24
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}

08005bf4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b084      	sub	sp, #16
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
 8005bfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c08:	2b01      	cmp	r3, #1
 8005c0a:	d101      	bne.n	8005c10 <HAL_TIM_ConfigClockSource+0x1c>
 8005c0c:	2302      	movs	r3, #2
 8005c0e:	e0b4      	b.n	8005d7a <HAL_TIM_ConfigClockSource+0x186>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2202      	movs	r2, #2
 8005c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005c2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c36:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	68ba      	ldr	r2, [r7, #8]
 8005c3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c48:	d03e      	beq.n	8005cc8 <HAL_TIM_ConfigClockSource+0xd4>
 8005c4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c4e:	f200 8087 	bhi.w	8005d60 <HAL_TIM_ConfigClockSource+0x16c>
 8005c52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c56:	f000 8086 	beq.w	8005d66 <HAL_TIM_ConfigClockSource+0x172>
 8005c5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c5e:	d87f      	bhi.n	8005d60 <HAL_TIM_ConfigClockSource+0x16c>
 8005c60:	2b70      	cmp	r3, #112	; 0x70
 8005c62:	d01a      	beq.n	8005c9a <HAL_TIM_ConfigClockSource+0xa6>
 8005c64:	2b70      	cmp	r3, #112	; 0x70
 8005c66:	d87b      	bhi.n	8005d60 <HAL_TIM_ConfigClockSource+0x16c>
 8005c68:	2b60      	cmp	r3, #96	; 0x60
 8005c6a:	d050      	beq.n	8005d0e <HAL_TIM_ConfigClockSource+0x11a>
 8005c6c:	2b60      	cmp	r3, #96	; 0x60
 8005c6e:	d877      	bhi.n	8005d60 <HAL_TIM_ConfigClockSource+0x16c>
 8005c70:	2b50      	cmp	r3, #80	; 0x50
 8005c72:	d03c      	beq.n	8005cee <HAL_TIM_ConfigClockSource+0xfa>
 8005c74:	2b50      	cmp	r3, #80	; 0x50
 8005c76:	d873      	bhi.n	8005d60 <HAL_TIM_ConfigClockSource+0x16c>
 8005c78:	2b40      	cmp	r3, #64	; 0x40
 8005c7a:	d058      	beq.n	8005d2e <HAL_TIM_ConfigClockSource+0x13a>
 8005c7c:	2b40      	cmp	r3, #64	; 0x40
 8005c7e:	d86f      	bhi.n	8005d60 <HAL_TIM_ConfigClockSource+0x16c>
 8005c80:	2b30      	cmp	r3, #48	; 0x30
 8005c82:	d064      	beq.n	8005d4e <HAL_TIM_ConfigClockSource+0x15a>
 8005c84:	2b30      	cmp	r3, #48	; 0x30
 8005c86:	d86b      	bhi.n	8005d60 <HAL_TIM_ConfigClockSource+0x16c>
 8005c88:	2b20      	cmp	r3, #32
 8005c8a:	d060      	beq.n	8005d4e <HAL_TIM_ConfigClockSource+0x15a>
 8005c8c:	2b20      	cmp	r3, #32
 8005c8e:	d867      	bhi.n	8005d60 <HAL_TIM_ConfigClockSource+0x16c>
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d05c      	beq.n	8005d4e <HAL_TIM_ConfigClockSource+0x15a>
 8005c94:	2b10      	cmp	r3, #16
 8005c96:	d05a      	beq.n	8005d4e <HAL_TIM_ConfigClockSource+0x15a>
 8005c98:	e062      	b.n	8005d60 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6818      	ldr	r0, [r3, #0]
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	6899      	ldr	r1, [r3, #8]
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	685a      	ldr	r2, [r3, #4]
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	68db      	ldr	r3, [r3, #12]
 8005caa:	f000 fc7b 	bl	80065a4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005cbc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	68ba      	ldr	r2, [r7, #8]
 8005cc4:	609a      	str	r2, [r3, #8]
      break;
 8005cc6:	e04f      	b.n	8005d68 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6818      	ldr	r0, [r3, #0]
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	6899      	ldr	r1, [r3, #8]
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	685a      	ldr	r2, [r3, #4]
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	68db      	ldr	r3, [r3, #12]
 8005cd8:	f000 fc64 	bl	80065a4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	689a      	ldr	r2, [r3, #8]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005cea:	609a      	str	r2, [r3, #8]
      break;
 8005cec:	e03c      	b.n	8005d68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6818      	ldr	r0, [r3, #0]
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	6859      	ldr	r1, [r3, #4]
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	461a      	mov	r2, r3
 8005cfc:	f000 fb22 	bl	8006344 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	2150      	movs	r1, #80	; 0x50
 8005d06:	4618      	mov	r0, r3
 8005d08:	f000 fc31 	bl	800656e <TIM_ITRx_SetConfig>
      break;
 8005d0c:	e02c      	b.n	8005d68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6818      	ldr	r0, [r3, #0]
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	6859      	ldr	r1, [r3, #4]
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	68db      	ldr	r3, [r3, #12]
 8005d1a:	461a      	mov	r2, r3
 8005d1c:	f000 fb7e 	bl	800641c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	2160      	movs	r1, #96	; 0x60
 8005d26:	4618      	mov	r0, r3
 8005d28:	f000 fc21 	bl	800656e <TIM_ITRx_SetConfig>
      break;
 8005d2c:	e01c      	b.n	8005d68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6818      	ldr	r0, [r3, #0]
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	6859      	ldr	r1, [r3, #4]
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	68db      	ldr	r3, [r3, #12]
 8005d3a:	461a      	mov	r2, r3
 8005d3c:	f000 fb02 	bl	8006344 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	2140      	movs	r1, #64	; 0x40
 8005d46:	4618      	mov	r0, r3
 8005d48:	f000 fc11 	bl	800656e <TIM_ITRx_SetConfig>
      break;
 8005d4c:	e00c      	b.n	8005d68 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681a      	ldr	r2, [r3, #0]
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4619      	mov	r1, r3
 8005d58:	4610      	mov	r0, r2
 8005d5a:	f000 fc08 	bl	800656e <TIM_ITRx_SetConfig>
      break;
 8005d5e:	e003      	b.n	8005d68 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	73fb      	strb	r3, [r7, #15]
      break;
 8005d64:	e000      	b.n	8005d68 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005d66:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2200      	movs	r2, #0
 8005d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005d78:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3710      	adds	r7, #16
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}
	...

08005d84 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b085      	sub	sp, #20
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	2b0c      	cmp	r3, #12
 8005d96:	d831      	bhi.n	8005dfc <HAL_TIM_ReadCapturedValue+0x78>
 8005d98:	a201      	add	r2, pc, #4	; (adr r2, 8005da0 <HAL_TIM_ReadCapturedValue+0x1c>)
 8005d9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d9e:	bf00      	nop
 8005da0:	08005dd5 	.word	0x08005dd5
 8005da4:	08005dfd 	.word	0x08005dfd
 8005da8:	08005dfd 	.word	0x08005dfd
 8005dac:	08005dfd 	.word	0x08005dfd
 8005db0:	08005ddf 	.word	0x08005ddf
 8005db4:	08005dfd 	.word	0x08005dfd
 8005db8:	08005dfd 	.word	0x08005dfd
 8005dbc:	08005dfd 	.word	0x08005dfd
 8005dc0:	08005de9 	.word	0x08005de9
 8005dc4:	08005dfd 	.word	0x08005dfd
 8005dc8:	08005dfd 	.word	0x08005dfd
 8005dcc:	08005dfd 	.word	0x08005dfd
 8005dd0:	08005df3 	.word	0x08005df3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dda:	60fb      	str	r3, [r7, #12]

      break;
 8005ddc:	e00f      	b.n	8005dfe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005de4:	60fb      	str	r3, [r7, #12]

      break;
 8005de6:	e00a      	b.n	8005dfe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dee:	60fb      	str	r3, [r7, #12]

      break;
 8005df0:	e005      	b.n	8005dfe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df8:	60fb      	str	r3, [r7, #12]

      break;
 8005dfa:	e000      	b.n	8005dfe <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005dfc:	bf00      	nop
  }

  return tmpreg;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	3714      	adds	r7, #20
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr

08005e0c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b083      	sub	sp, #12
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005e14:	bf00      	nop
 8005e16:	370c      	adds	r7, #12
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1e:	4770      	bx	lr

08005e20 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e20:	b480      	push	{r7}
 8005e22:	b083      	sub	sp, #12
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e28:	bf00      	nop
 8005e2a:	370c      	adds	r7, #12
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e32:	4770      	bx	lr

08005e34 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b083      	sub	sp, #12
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e3c:	bf00      	nop
 8005e3e:	370c      	adds	r7, #12
 8005e40:	46bd      	mov	sp, r7
 8005e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e46:	4770      	bx	lr

08005e48 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b083      	sub	sp, #12
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e50:	bf00      	nop
 8005e52:	370c      	adds	r7, #12
 8005e54:	46bd      	mov	sp, r7
 8005e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5a:	4770      	bx	lr

08005e5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b085      	sub	sp, #20
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
 8005e64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	4a34      	ldr	r2, [pc, #208]	; (8005f40 <TIM_Base_SetConfig+0xe4>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d00f      	beq.n	8005e94 <TIM_Base_SetConfig+0x38>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e7a:	d00b      	beq.n	8005e94 <TIM_Base_SetConfig+0x38>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	4a31      	ldr	r2, [pc, #196]	; (8005f44 <TIM_Base_SetConfig+0xe8>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d007      	beq.n	8005e94 <TIM_Base_SetConfig+0x38>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	4a30      	ldr	r2, [pc, #192]	; (8005f48 <TIM_Base_SetConfig+0xec>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d003      	beq.n	8005e94 <TIM_Base_SetConfig+0x38>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	4a2f      	ldr	r2, [pc, #188]	; (8005f4c <TIM_Base_SetConfig+0xf0>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d108      	bne.n	8005ea6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	68fa      	ldr	r2, [r7, #12]
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	4a25      	ldr	r2, [pc, #148]	; (8005f40 <TIM_Base_SetConfig+0xe4>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d01b      	beq.n	8005ee6 <TIM_Base_SetConfig+0x8a>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005eb4:	d017      	beq.n	8005ee6 <TIM_Base_SetConfig+0x8a>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	4a22      	ldr	r2, [pc, #136]	; (8005f44 <TIM_Base_SetConfig+0xe8>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d013      	beq.n	8005ee6 <TIM_Base_SetConfig+0x8a>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	4a21      	ldr	r2, [pc, #132]	; (8005f48 <TIM_Base_SetConfig+0xec>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d00f      	beq.n	8005ee6 <TIM_Base_SetConfig+0x8a>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	4a20      	ldr	r2, [pc, #128]	; (8005f4c <TIM_Base_SetConfig+0xf0>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d00b      	beq.n	8005ee6 <TIM_Base_SetConfig+0x8a>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	4a1f      	ldr	r2, [pc, #124]	; (8005f50 <TIM_Base_SetConfig+0xf4>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d007      	beq.n	8005ee6 <TIM_Base_SetConfig+0x8a>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	4a1e      	ldr	r2, [pc, #120]	; (8005f54 <TIM_Base_SetConfig+0xf8>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d003      	beq.n	8005ee6 <TIM_Base_SetConfig+0x8a>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	4a1d      	ldr	r2, [pc, #116]	; (8005f58 <TIM_Base_SetConfig+0xfc>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d108      	bne.n	8005ef8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005eec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	68db      	ldr	r3, [r3, #12]
 8005ef2:	68fa      	ldr	r2, [r7, #12]
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	695b      	ldr	r3, [r3, #20]
 8005f02:	4313      	orrs	r3, r2
 8005f04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	68fa      	ldr	r2, [r7, #12]
 8005f0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	689a      	ldr	r2, [r3, #8]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	4a08      	ldr	r2, [pc, #32]	; (8005f40 <TIM_Base_SetConfig+0xe4>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d103      	bne.n	8005f2c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	691a      	ldr	r2, [r3, #16]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	615a      	str	r2, [r3, #20]
}
 8005f32:	bf00      	nop
 8005f34:	3714      	adds	r7, #20
 8005f36:	46bd      	mov	sp, r7
 8005f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3c:	4770      	bx	lr
 8005f3e:	bf00      	nop
 8005f40:	40010000 	.word	0x40010000
 8005f44:	40000400 	.word	0x40000400
 8005f48:	40000800 	.word	0x40000800
 8005f4c:	40000c00 	.word	0x40000c00
 8005f50:	40014000 	.word	0x40014000
 8005f54:	40014400 	.word	0x40014400
 8005f58:	40014800 	.word	0x40014800

08005f5c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b087      	sub	sp, #28
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
 8005f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6a1b      	ldr	r3, [r3, #32]
 8005f6a:	f023 0201 	bic.w	r2, r3, #1
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6a1b      	ldr	r3, [r3, #32]
 8005f76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	699b      	ldr	r3, [r3, #24]
 8005f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	f023 0303 	bic.w	r3, r3, #3
 8005f92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	68fa      	ldr	r2, [r7, #12]
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005f9e:	697b      	ldr	r3, [r7, #20]
 8005fa0:	f023 0302 	bic.w	r3, r3, #2
 8005fa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	697a      	ldr	r2, [r7, #20]
 8005fac:	4313      	orrs	r3, r2
 8005fae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	4a1c      	ldr	r2, [pc, #112]	; (8006024 <TIM_OC1_SetConfig+0xc8>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d10c      	bne.n	8005fd2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	f023 0308 	bic.w	r3, r3, #8
 8005fbe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	68db      	ldr	r3, [r3, #12]
 8005fc4:	697a      	ldr	r2, [r7, #20]
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	f023 0304 	bic.w	r3, r3, #4
 8005fd0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	4a13      	ldr	r2, [pc, #76]	; (8006024 <TIM_OC1_SetConfig+0xc8>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d111      	bne.n	8005ffe <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005fe0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005fe8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	695b      	ldr	r3, [r3, #20]
 8005fee:	693a      	ldr	r2, [r7, #16]
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	699b      	ldr	r3, [r3, #24]
 8005ff8:	693a      	ldr	r2, [r7, #16]
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	693a      	ldr	r2, [r7, #16]
 8006002:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	68fa      	ldr	r2, [r7, #12]
 8006008:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	685a      	ldr	r2, [r3, #4]
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	697a      	ldr	r2, [r7, #20]
 8006016:	621a      	str	r2, [r3, #32]
}
 8006018:	bf00      	nop
 800601a:	371c      	adds	r7, #28
 800601c:	46bd      	mov	sp, r7
 800601e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006022:	4770      	bx	lr
 8006024:	40010000 	.word	0x40010000

08006028 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006028:	b480      	push	{r7}
 800602a:	b087      	sub	sp, #28
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
 8006030:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a1b      	ldr	r3, [r3, #32]
 8006036:	f023 0210 	bic.w	r2, r3, #16
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6a1b      	ldr	r3, [r3, #32]
 8006042:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	699b      	ldr	r3, [r3, #24]
 800604e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006056:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800605e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	021b      	lsls	r3, r3, #8
 8006066:	68fa      	ldr	r2, [r7, #12]
 8006068:	4313      	orrs	r3, r2
 800606a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	f023 0320 	bic.w	r3, r3, #32
 8006072:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	011b      	lsls	r3, r3, #4
 800607a:	697a      	ldr	r2, [r7, #20]
 800607c:	4313      	orrs	r3, r2
 800607e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	4a1e      	ldr	r2, [pc, #120]	; (80060fc <TIM_OC2_SetConfig+0xd4>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d10d      	bne.n	80060a4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800608e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	68db      	ldr	r3, [r3, #12]
 8006094:	011b      	lsls	r3, r3, #4
 8006096:	697a      	ldr	r2, [r7, #20]
 8006098:	4313      	orrs	r3, r2
 800609a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800609c:	697b      	ldr	r3, [r7, #20]
 800609e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80060a2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	4a15      	ldr	r2, [pc, #84]	; (80060fc <TIM_OC2_SetConfig+0xd4>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d113      	bne.n	80060d4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80060b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80060b4:	693b      	ldr	r3, [r7, #16]
 80060b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80060ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	695b      	ldr	r3, [r3, #20]
 80060c0:	009b      	lsls	r3, r3, #2
 80060c2:	693a      	ldr	r2, [r7, #16]
 80060c4:	4313      	orrs	r3, r2
 80060c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	699b      	ldr	r3, [r3, #24]
 80060cc:	009b      	lsls	r3, r3, #2
 80060ce:	693a      	ldr	r2, [r7, #16]
 80060d0:	4313      	orrs	r3, r2
 80060d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	693a      	ldr	r2, [r7, #16]
 80060d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	68fa      	ldr	r2, [r7, #12]
 80060de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	685a      	ldr	r2, [r3, #4]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	697a      	ldr	r2, [r7, #20]
 80060ec:	621a      	str	r2, [r3, #32]
}
 80060ee:	bf00      	nop
 80060f0:	371c      	adds	r7, #28
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr
 80060fa:	bf00      	nop
 80060fc:	40010000 	.word	0x40010000

08006100 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006100:	b480      	push	{r7}
 8006102:	b087      	sub	sp, #28
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
 8006108:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6a1b      	ldr	r3, [r3, #32]
 800610e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6a1b      	ldr	r3, [r3, #32]
 800611a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	69db      	ldr	r3, [r3, #28]
 8006126:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800612e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f023 0303 	bic.w	r3, r3, #3
 8006136:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	68fa      	ldr	r2, [r7, #12]
 800613e:	4313      	orrs	r3, r2
 8006140:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006148:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	689b      	ldr	r3, [r3, #8]
 800614e:	021b      	lsls	r3, r3, #8
 8006150:	697a      	ldr	r2, [r7, #20]
 8006152:	4313      	orrs	r3, r2
 8006154:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	4a1d      	ldr	r2, [pc, #116]	; (80061d0 <TIM_OC3_SetConfig+0xd0>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d10d      	bne.n	800617a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006164:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	021b      	lsls	r3, r3, #8
 800616c:	697a      	ldr	r2, [r7, #20]
 800616e:	4313      	orrs	r3, r2
 8006170:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006172:	697b      	ldr	r3, [r7, #20]
 8006174:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006178:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	4a14      	ldr	r2, [pc, #80]	; (80061d0 <TIM_OC3_SetConfig+0xd0>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d113      	bne.n	80061aa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006188:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006190:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	695b      	ldr	r3, [r3, #20]
 8006196:	011b      	lsls	r3, r3, #4
 8006198:	693a      	ldr	r2, [r7, #16]
 800619a:	4313      	orrs	r3, r2
 800619c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	699b      	ldr	r3, [r3, #24]
 80061a2:	011b      	lsls	r3, r3, #4
 80061a4:	693a      	ldr	r2, [r7, #16]
 80061a6:	4313      	orrs	r3, r2
 80061a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	693a      	ldr	r2, [r7, #16]
 80061ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	68fa      	ldr	r2, [r7, #12]
 80061b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	685a      	ldr	r2, [r3, #4]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	697a      	ldr	r2, [r7, #20]
 80061c2:	621a      	str	r2, [r3, #32]
}
 80061c4:	bf00      	nop
 80061c6:	371c      	adds	r7, #28
 80061c8:	46bd      	mov	sp, r7
 80061ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ce:	4770      	bx	lr
 80061d0:	40010000 	.word	0x40010000

080061d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b087      	sub	sp, #28
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6a1b      	ldr	r3, [r3, #32]
 80061e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6a1b      	ldr	r3, [r3, #32]
 80061ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	69db      	ldr	r3, [r3, #28]
 80061fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006202:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800620a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	021b      	lsls	r3, r3, #8
 8006212:	68fa      	ldr	r2, [r7, #12]
 8006214:	4313      	orrs	r3, r2
 8006216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800621e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	031b      	lsls	r3, r3, #12
 8006226:	693a      	ldr	r2, [r7, #16]
 8006228:	4313      	orrs	r3, r2
 800622a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	4a10      	ldr	r2, [pc, #64]	; (8006270 <TIM_OC4_SetConfig+0x9c>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d109      	bne.n	8006248 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800623a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	695b      	ldr	r3, [r3, #20]
 8006240:	019b      	lsls	r3, r3, #6
 8006242:	697a      	ldr	r2, [r7, #20]
 8006244:	4313      	orrs	r3, r2
 8006246:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	697a      	ldr	r2, [r7, #20]
 800624c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	68fa      	ldr	r2, [r7, #12]
 8006252:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	685a      	ldr	r2, [r3, #4]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	693a      	ldr	r2, [r7, #16]
 8006260:	621a      	str	r2, [r3, #32]
}
 8006262:	bf00      	nop
 8006264:	371c      	adds	r7, #28
 8006266:	46bd      	mov	sp, r7
 8006268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626c:	4770      	bx	lr
 800626e:	bf00      	nop
 8006270:	40010000 	.word	0x40010000

08006274 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006274:	b480      	push	{r7}
 8006276:	b087      	sub	sp, #28
 8006278:	af00      	add	r7, sp, #0
 800627a:	60f8      	str	r0, [r7, #12]
 800627c:	60b9      	str	r1, [r7, #8]
 800627e:	607a      	str	r2, [r7, #4]
 8006280:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	6a1b      	ldr	r3, [r3, #32]
 8006286:	f023 0201 	bic.w	r2, r3, #1
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	699b      	ldr	r3, [r3, #24]
 8006292:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	6a1b      	ldr	r3, [r3, #32]
 8006298:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	4a24      	ldr	r2, [pc, #144]	; (8006330 <TIM_TI1_SetConfig+0xbc>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d013      	beq.n	80062ca <TIM_TI1_SetConfig+0x56>
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062a8:	d00f      	beq.n	80062ca <TIM_TI1_SetConfig+0x56>
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	4a21      	ldr	r2, [pc, #132]	; (8006334 <TIM_TI1_SetConfig+0xc0>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d00b      	beq.n	80062ca <TIM_TI1_SetConfig+0x56>
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	4a20      	ldr	r2, [pc, #128]	; (8006338 <TIM_TI1_SetConfig+0xc4>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d007      	beq.n	80062ca <TIM_TI1_SetConfig+0x56>
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	4a1f      	ldr	r2, [pc, #124]	; (800633c <TIM_TI1_SetConfig+0xc8>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d003      	beq.n	80062ca <TIM_TI1_SetConfig+0x56>
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	4a1e      	ldr	r2, [pc, #120]	; (8006340 <TIM_TI1_SetConfig+0xcc>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d101      	bne.n	80062ce <TIM_TI1_SetConfig+0x5a>
 80062ca:	2301      	movs	r3, #1
 80062cc:	e000      	b.n	80062d0 <TIM_TI1_SetConfig+0x5c>
 80062ce:	2300      	movs	r3, #0
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d008      	beq.n	80062e6 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	f023 0303 	bic.w	r3, r3, #3
 80062da:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80062dc:	697a      	ldr	r2, [r7, #20]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	4313      	orrs	r3, r2
 80062e2:	617b      	str	r3, [r7, #20]
 80062e4:	e003      	b.n	80062ee <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	f043 0301 	orr.w	r3, r3, #1
 80062ec:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80062f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	011b      	lsls	r3, r3, #4
 80062fa:	b2db      	uxtb	r3, r3
 80062fc:	697a      	ldr	r2, [r7, #20]
 80062fe:	4313      	orrs	r3, r2
 8006300:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	f023 030a 	bic.w	r3, r3, #10
 8006308:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	f003 030a 	and.w	r3, r3, #10
 8006310:	693a      	ldr	r2, [r7, #16]
 8006312:	4313      	orrs	r3, r2
 8006314:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	697a      	ldr	r2, [r7, #20]
 800631a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	693a      	ldr	r2, [r7, #16]
 8006320:	621a      	str	r2, [r3, #32]
}
 8006322:	bf00      	nop
 8006324:	371c      	adds	r7, #28
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr
 800632e:	bf00      	nop
 8006330:	40010000 	.word	0x40010000
 8006334:	40000400 	.word	0x40000400
 8006338:	40000800 	.word	0x40000800
 800633c:	40000c00 	.word	0x40000c00
 8006340:	40014000 	.word	0x40014000

08006344 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006344:	b480      	push	{r7}
 8006346:	b087      	sub	sp, #28
 8006348:	af00      	add	r7, sp, #0
 800634a:	60f8      	str	r0, [r7, #12]
 800634c:	60b9      	str	r1, [r7, #8]
 800634e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	6a1b      	ldr	r3, [r3, #32]
 8006354:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	6a1b      	ldr	r3, [r3, #32]
 800635a:	f023 0201 	bic.w	r2, r3, #1
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	699b      	ldr	r3, [r3, #24]
 8006366:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006368:	693b      	ldr	r3, [r7, #16]
 800636a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800636e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	011b      	lsls	r3, r3, #4
 8006374:	693a      	ldr	r2, [r7, #16]
 8006376:	4313      	orrs	r3, r2
 8006378:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	f023 030a 	bic.w	r3, r3, #10
 8006380:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006382:	697a      	ldr	r2, [r7, #20]
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	4313      	orrs	r3, r2
 8006388:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	693a      	ldr	r2, [r7, #16]
 800638e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	697a      	ldr	r2, [r7, #20]
 8006394:	621a      	str	r2, [r3, #32]
}
 8006396:	bf00      	nop
 8006398:	371c      	adds	r7, #28
 800639a:	46bd      	mov	sp, r7
 800639c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a0:	4770      	bx	lr

080063a2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80063a2:	b480      	push	{r7}
 80063a4:	b087      	sub	sp, #28
 80063a6:	af00      	add	r7, sp, #0
 80063a8:	60f8      	str	r0, [r7, #12]
 80063aa:	60b9      	str	r1, [r7, #8]
 80063ac:	607a      	str	r2, [r7, #4]
 80063ae:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6a1b      	ldr	r3, [r3, #32]
 80063b4:	f023 0210 	bic.w	r2, r3, #16
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	699b      	ldr	r3, [r3, #24]
 80063c0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	6a1b      	ldr	r3, [r3, #32]
 80063c6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80063c8:	697b      	ldr	r3, [r7, #20]
 80063ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063ce:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	021b      	lsls	r3, r3, #8
 80063d4:	697a      	ldr	r2, [r7, #20]
 80063d6:	4313      	orrs	r3, r2
 80063d8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80063e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	031b      	lsls	r3, r3, #12
 80063e6:	b29b      	uxth	r3, r3
 80063e8:	697a      	ldr	r2, [r7, #20]
 80063ea:	4313      	orrs	r3, r2
 80063ec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80063f4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	011b      	lsls	r3, r3, #4
 80063fa:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80063fe:	693a      	ldr	r2, [r7, #16]
 8006400:	4313      	orrs	r3, r2
 8006402:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	697a      	ldr	r2, [r7, #20]
 8006408:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	693a      	ldr	r2, [r7, #16]
 800640e:	621a      	str	r2, [r3, #32]
}
 8006410:	bf00      	nop
 8006412:	371c      	adds	r7, #28
 8006414:	46bd      	mov	sp, r7
 8006416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641a:	4770      	bx	lr

0800641c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800641c:	b480      	push	{r7}
 800641e:	b087      	sub	sp, #28
 8006420:	af00      	add	r7, sp, #0
 8006422:	60f8      	str	r0, [r7, #12]
 8006424:	60b9      	str	r1, [r7, #8]
 8006426:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	6a1b      	ldr	r3, [r3, #32]
 800642c:	f023 0210 	bic.w	r2, r3, #16
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	699b      	ldr	r3, [r3, #24]
 8006438:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	6a1b      	ldr	r3, [r3, #32]
 800643e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006440:	697b      	ldr	r3, [r7, #20]
 8006442:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006446:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	031b      	lsls	r3, r3, #12
 800644c:	697a      	ldr	r2, [r7, #20]
 800644e:	4313      	orrs	r3, r2
 8006450:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006458:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	011b      	lsls	r3, r3, #4
 800645e:	693a      	ldr	r2, [r7, #16]
 8006460:	4313      	orrs	r3, r2
 8006462:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	697a      	ldr	r2, [r7, #20]
 8006468:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	693a      	ldr	r2, [r7, #16]
 800646e:	621a      	str	r2, [r3, #32]
}
 8006470:	bf00      	nop
 8006472:	371c      	adds	r7, #28
 8006474:	46bd      	mov	sp, r7
 8006476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647a:	4770      	bx	lr

0800647c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800647c:	b480      	push	{r7}
 800647e:	b087      	sub	sp, #28
 8006480:	af00      	add	r7, sp, #0
 8006482:	60f8      	str	r0, [r7, #12]
 8006484:	60b9      	str	r1, [r7, #8]
 8006486:	607a      	str	r2, [r7, #4]
 8006488:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	6a1b      	ldr	r3, [r3, #32]
 800648e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	69db      	ldr	r3, [r3, #28]
 800649a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	6a1b      	ldr	r3, [r3, #32]
 80064a0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	f023 0303 	bic.w	r3, r3, #3
 80064a8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80064aa:	697a      	ldr	r2, [r7, #20]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80064b8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	011b      	lsls	r3, r3, #4
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	697a      	ldr	r2, [r7, #20]
 80064c2:	4313      	orrs	r3, r2
 80064c4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80064cc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	021b      	lsls	r3, r3, #8
 80064d2:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80064d6:	693a      	ldr	r2, [r7, #16]
 80064d8:	4313      	orrs	r3, r2
 80064da:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	697a      	ldr	r2, [r7, #20]
 80064e0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	693a      	ldr	r2, [r7, #16]
 80064e6:	621a      	str	r2, [r3, #32]
}
 80064e8:	bf00      	nop
 80064ea:	371c      	adds	r7, #28
 80064ec:	46bd      	mov	sp, r7
 80064ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f2:	4770      	bx	lr

080064f4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b087      	sub	sp, #28
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	60f8      	str	r0, [r7, #12]
 80064fc:	60b9      	str	r1, [r7, #8]
 80064fe:	607a      	str	r2, [r7, #4]
 8006500:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	6a1b      	ldr	r3, [r3, #32]
 8006506:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	69db      	ldr	r3, [r3, #28]
 8006512:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	6a1b      	ldr	r3, [r3, #32]
 8006518:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006520:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	021b      	lsls	r3, r3, #8
 8006526:	697a      	ldr	r2, [r7, #20]
 8006528:	4313      	orrs	r3, r2
 800652a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006532:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	031b      	lsls	r3, r3, #12
 8006538:	b29b      	uxth	r3, r3
 800653a:	697a      	ldr	r2, [r7, #20]
 800653c:	4313      	orrs	r3, r2
 800653e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8006546:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	031b      	lsls	r3, r3, #12
 800654c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8006550:	693a      	ldr	r2, [r7, #16]
 8006552:	4313      	orrs	r3, r2
 8006554:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	697a      	ldr	r2, [r7, #20]
 800655a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	693a      	ldr	r2, [r7, #16]
 8006560:	621a      	str	r2, [r3, #32]
}
 8006562:	bf00      	nop
 8006564:	371c      	adds	r7, #28
 8006566:	46bd      	mov	sp, r7
 8006568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656c:	4770      	bx	lr

0800656e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800656e:	b480      	push	{r7}
 8006570:	b085      	sub	sp, #20
 8006572:	af00      	add	r7, sp, #0
 8006574:	6078      	str	r0, [r7, #4]
 8006576:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006584:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006586:	683a      	ldr	r2, [r7, #0]
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	4313      	orrs	r3, r2
 800658c:	f043 0307 	orr.w	r3, r3, #7
 8006590:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	68fa      	ldr	r2, [r7, #12]
 8006596:	609a      	str	r2, [r3, #8]
}
 8006598:	bf00      	nop
 800659a:	3714      	adds	r7, #20
 800659c:	46bd      	mov	sp, r7
 800659e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a2:	4770      	bx	lr

080065a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b087      	sub	sp, #28
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	60f8      	str	r0, [r7, #12]
 80065ac:	60b9      	str	r1, [r7, #8]
 80065ae:	607a      	str	r2, [r7, #4]
 80065b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	689b      	ldr	r3, [r3, #8]
 80065b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80065be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	021a      	lsls	r2, r3, #8
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	431a      	orrs	r2, r3
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	4313      	orrs	r3, r2
 80065cc:	697a      	ldr	r2, [r7, #20]
 80065ce:	4313      	orrs	r3, r2
 80065d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	697a      	ldr	r2, [r7, #20]
 80065d6:	609a      	str	r2, [r3, #8]
}
 80065d8:	bf00      	nop
 80065da:	371c      	adds	r7, #28
 80065dc:	46bd      	mov	sp, r7
 80065de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e2:	4770      	bx	lr

080065e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b087      	sub	sp, #28
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	60f8      	str	r0, [r7, #12]
 80065ec:	60b9      	str	r1, [r7, #8]
 80065ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	f003 031f 	and.w	r3, r3, #31
 80065f6:	2201      	movs	r2, #1
 80065f8:	fa02 f303 	lsl.w	r3, r2, r3
 80065fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	6a1a      	ldr	r2, [r3, #32]
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	43db      	mvns	r3, r3
 8006606:	401a      	ands	r2, r3
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	6a1a      	ldr	r2, [r3, #32]
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	f003 031f 	and.w	r3, r3, #31
 8006616:	6879      	ldr	r1, [r7, #4]
 8006618:	fa01 f303 	lsl.w	r3, r1, r3
 800661c:	431a      	orrs	r2, r3
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	621a      	str	r2, [r3, #32]
}
 8006622:	bf00      	nop
 8006624:	371c      	adds	r7, #28
 8006626:	46bd      	mov	sp, r7
 8006628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662c:	4770      	bx	lr
	...

08006630 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006630:	b480      	push	{r7}
 8006632:	b085      	sub	sp, #20
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006640:	2b01      	cmp	r3, #1
 8006642:	d101      	bne.n	8006648 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006644:	2302      	movs	r3, #2
 8006646:	e050      	b.n	80066ea <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2201      	movs	r2, #1
 800664c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2202      	movs	r2, #2
 8006654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	689b      	ldr	r3, [r3, #8]
 8006666:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800666e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	68fa      	ldr	r2, [r7, #12]
 8006676:	4313      	orrs	r3, r2
 8006678:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	68fa      	ldr	r2, [r7, #12]
 8006680:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a1c      	ldr	r2, [pc, #112]	; (80066f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d018      	beq.n	80066be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006694:	d013      	beq.n	80066be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a18      	ldr	r2, [pc, #96]	; (80066fc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d00e      	beq.n	80066be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a16      	ldr	r2, [pc, #88]	; (8006700 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d009      	beq.n	80066be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a15      	ldr	r2, [pc, #84]	; (8006704 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d004      	beq.n	80066be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a13      	ldr	r2, [pc, #76]	; (8006708 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d10c      	bne.n	80066d8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	68ba      	ldr	r2, [r7, #8]
 80066cc:	4313      	orrs	r3, r2
 80066ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	68ba      	ldr	r2, [r7, #8]
 80066d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2201      	movs	r2, #1
 80066dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2200      	movs	r2, #0
 80066e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80066e8:	2300      	movs	r3, #0
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3714      	adds	r7, #20
 80066ee:	46bd      	mov	sp, r7
 80066f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f4:	4770      	bx	lr
 80066f6:	bf00      	nop
 80066f8:	40010000 	.word	0x40010000
 80066fc:	40000400 	.word	0x40000400
 8006700:	40000800 	.word	0x40000800
 8006704:	40000c00 	.word	0x40000c00
 8006708:	40014000 	.word	0x40014000

0800670c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800670c:	b480      	push	{r7}
 800670e:	b083      	sub	sp, #12
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006714:	bf00      	nop
 8006716:	370c      	adds	r7, #12
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr

08006720 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006720:	b480      	push	{r7}
 8006722:	b083      	sub	sp, #12
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006728:	bf00      	nop
 800672a:	370c      	adds	r7, #12
 800672c:	46bd      	mov	sp, r7
 800672e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006732:	4770      	bx	lr

08006734 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b082      	sub	sp, #8
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d101      	bne.n	8006746 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006742:	2301      	movs	r3, #1
 8006744:	e03f      	b.n	80067c6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800674c:	b2db      	uxtb	r3, r3
 800674e:	2b00      	cmp	r3, #0
 8006750:	d106      	bne.n	8006760 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2200      	movs	r2, #0
 8006756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	f7fb fc30 	bl	8001fc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2224      	movs	r2, #36	; 0x24
 8006764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	68da      	ldr	r2, [r3, #12]
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006776:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	f000 f929 	bl	80069d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	691a      	ldr	r2, [r3, #16]
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800678c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	695a      	ldr	r2, [r3, #20]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800679c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	68da      	ldr	r2, [r3, #12]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80067ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2200      	movs	r2, #0
 80067b2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2220      	movs	r2, #32
 80067b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2220      	movs	r2, #32
 80067c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80067c4:	2300      	movs	r3, #0
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3708      	adds	r7, #8
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}

080067ce <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067ce:	b580      	push	{r7, lr}
 80067d0:	b08a      	sub	sp, #40	; 0x28
 80067d2:	af02      	add	r7, sp, #8
 80067d4:	60f8      	str	r0, [r7, #12]
 80067d6:	60b9      	str	r1, [r7, #8]
 80067d8:	603b      	str	r3, [r7, #0]
 80067da:	4613      	mov	r3, r2
 80067dc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80067de:	2300      	movs	r3, #0
 80067e0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067e8:	b2db      	uxtb	r3, r3
 80067ea:	2b20      	cmp	r3, #32
 80067ec:	d17c      	bne.n	80068e8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d002      	beq.n	80067fa <HAL_UART_Transmit+0x2c>
 80067f4:	88fb      	ldrh	r3, [r7, #6]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d101      	bne.n	80067fe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80067fa:	2301      	movs	r3, #1
 80067fc:	e075      	b.n	80068ea <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006804:	2b01      	cmp	r3, #1
 8006806:	d101      	bne.n	800680c <HAL_UART_Transmit+0x3e>
 8006808:	2302      	movs	r3, #2
 800680a:	e06e      	b.n	80068ea <HAL_UART_Transmit+0x11c>
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2201      	movs	r2, #1
 8006810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2200      	movs	r2, #0
 8006818:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2221      	movs	r2, #33	; 0x21
 800681e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006822:	f7fb fdc9 	bl	80023b8 <HAL_GetTick>
 8006826:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	88fa      	ldrh	r2, [r7, #6]
 800682c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	88fa      	ldrh	r2, [r7, #6]
 8006832:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800683c:	d108      	bne.n	8006850 <HAL_UART_Transmit+0x82>
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	691b      	ldr	r3, [r3, #16]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d104      	bne.n	8006850 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006846:	2300      	movs	r3, #0
 8006848:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	61bb      	str	r3, [r7, #24]
 800684e:	e003      	b.n	8006858 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006854:	2300      	movs	r3, #0
 8006856:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	2200      	movs	r2, #0
 800685c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006860:	e02a      	b.n	80068b8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	9300      	str	r3, [sp, #0]
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	2200      	movs	r2, #0
 800686a:	2180      	movs	r1, #128	; 0x80
 800686c:	68f8      	ldr	r0, [r7, #12]
 800686e:	f000 f840 	bl	80068f2 <UART_WaitOnFlagUntilTimeout>
 8006872:	4603      	mov	r3, r0
 8006874:	2b00      	cmp	r3, #0
 8006876:	d001      	beq.n	800687c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006878:	2303      	movs	r3, #3
 800687a:	e036      	b.n	80068ea <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800687c:	69fb      	ldr	r3, [r7, #28]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d10b      	bne.n	800689a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	881b      	ldrh	r3, [r3, #0]
 8006886:	461a      	mov	r2, r3
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006890:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006892:	69bb      	ldr	r3, [r7, #24]
 8006894:	3302      	adds	r3, #2
 8006896:	61bb      	str	r3, [r7, #24]
 8006898:	e007      	b.n	80068aa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800689a:	69fb      	ldr	r3, [r7, #28]
 800689c:	781a      	ldrb	r2, [r3, #0]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80068a4:	69fb      	ldr	r3, [r7, #28]
 80068a6:	3301      	adds	r3, #1
 80068a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80068ae:	b29b      	uxth	r3, r3
 80068b0:	3b01      	subs	r3, #1
 80068b2:	b29a      	uxth	r2, r3
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80068bc:	b29b      	uxth	r3, r3
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d1cf      	bne.n	8006862 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	9300      	str	r3, [sp, #0]
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	2200      	movs	r2, #0
 80068ca:	2140      	movs	r1, #64	; 0x40
 80068cc:	68f8      	ldr	r0, [r7, #12]
 80068ce:	f000 f810 	bl	80068f2 <UART_WaitOnFlagUntilTimeout>
 80068d2:	4603      	mov	r3, r0
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d001      	beq.n	80068dc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80068d8:	2303      	movs	r3, #3
 80068da:	e006      	b.n	80068ea <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2220      	movs	r2, #32
 80068e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80068e4:	2300      	movs	r3, #0
 80068e6:	e000      	b.n	80068ea <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80068e8:	2302      	movs	r3, #2
  }
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	3720      	adds	r7, #32
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bd80      	pop	{r7, pc}

080068f2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80068f2:	b580      	push	{r7, lr}
 80068f4:	b090      	sub	sp, #64	; 0x40
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	60f8      	str	r0, [r7, #12]
 80068fa:	60b9      	str	r1, [r7, #8]
 80068fc:	603b      	str	r3, [r7, #0]
 80068fe:	4613      	mov	r3, r2
 8006900:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006902:	e050      	b.n	80069a6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006904:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006906:	f1b3 3fff 	cmp.w	r3, #4294967295
 800690a:	d04c      	beq.n	80069a6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800690c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800690e:	2b00      	cmp	r3, #0
 8006910:	d007      	beq.n	8006922 <UART_WaitOnFlagUntilTimeout+0x30>
 8006912:	f7fb fd51 	bl	80023b8 <HAL_GetTick>
 8006916:	4602      	mov	r2, r0
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	1ad3      	subs	r3, r2, r3
 800691c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800691e:	429a      	cmp	r2, r3
 8006920:	d241      	bcs.n	80069a6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	330c      	adds	r3, #12
 8006928:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800692a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800692c:	e853 3f00 	ldrex	r3, [r3]
 8006930:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006934:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006938:	63fb      	str	r3, [r7, #60]	; 0x3c
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	330c      	adds	r3, #12
 8006940:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006942:	637a      	str	r2, [r7, #52]	; 0x34
 8006944:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006946:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006948:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800694a:	e841 2300 	strex	r3, r2, [r1]
 800694e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006952:	2b00      	cmp	r3, #0
 8006954:	d1e5      	bne.n	8006922 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	3314      	adds	r3, #20
 800695c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800695e:	697b      	ldr	r3, [r7, #20]
 8006960:	e853 3f00 	ldrex	r3, [r3]
 8006964:	613b      	str	r3, [r7, #16]
   return(result);
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	f023 0301 	bic.w	r3, r3, #1
 800696c:	63bb      	str	r3, [r7, #56]	; 0x38
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	3314      	adds	r3, #20
 8006974:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006976:	623a      	str	r2, [r7, #32]
 8006978:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800697a:	69f9      	ldr	r1, [r7, #28]
 800697c:	6a3a      	ldr	r2, [r7, #32]
 800697e:	e841 2300 	strex	r3, r2, [r1]
 8006982:	61bb      	str	r3, [r7, #24]
   return(result);
 8006984:	69bb      	ldr	r3, [r7, #24]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d1e5      	bne.n	8006956 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2220      	movs	r2, #32
 800698e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	2220      	movs	r2, #32
 8006996:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2200      	movs	r2, #0
 800699e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80069a2:	2303      	movs	r3, #3
 80069a4:	e00f      	b.n	80069c6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	681a      	ldr	r2, [r3, #0]
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	4013      	ands	r3, r2
 80069b0:	68ba      	ldr	r2, [r7, #8]
 80069b2:	429a      	cmp	r2, r3
 80069b4:	bf0c      	ite	eq
 80069b6:	2301      	moveq	r3, #1
 80069b8:	2300      	movne	r3, #0
 80069ba:	b2db      	uxtb	r3, r3
 80069bc:	461a      	mov	r2, r3
 80069be:	79fb      	ldrb	r3, [r7, #7]
 80069c0:	429a      	cmp	r2, r3
 80069c2:	d09f      	beq.n	8006904 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80069c4:	2300      	movs	r3, #0
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	3740      	adds	r7, #64	; 0x40
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}
	...

080069d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80069d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80069d4:	b0c0      	sub	sp, #256	; 0x100
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80069dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	691b      	ldr	r3, [r3, #16]
 80069e4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80069e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069ec:	68d9      	ldr	r1, [r3, #12]
 80069ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069f2:	681a      	ldr	r2, [r3, #0]
 80069f4:	ea40 0301 	orr.w	r3, r0, r1
 80069f8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80069fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069fe:	689a      	ldr	r2, [r3, #8]
 8006a00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a04:	691b      	ldr	r3, [r3, #16]
 8006a06:	431a      	orrs	r2, r3
 8006a08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a0c:	695b      	ldr	r3, [r3, #20]
 8006a0e:	431a      	orrs	r2, r3
 8006a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a14:	69db      	ldr	r3, [r3, #28]
 8006a16:	4313      	orrs	r3, r2
 8006a18:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006a1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	68db      	ldr	r3, [r3, #12]
 8006a24:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006a28:	f021 010c 	bic.w	r1, r1, #12
 8006a2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a30:	681a      	ldr	r2, [r3, #0]
 8006a32:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006a36:	430b      	orrs	r3, r1
 8006a38:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006a3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	695b      	ldr	r3, [r3, #20]
 8006a42:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006a46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a4a:	6999      	ldr	r1, [r3, #24]
 8006a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a50:	681a      	ldr	r2, [r3, #0]
 8006a52:	ea40 0301 	orr.w	r3, r0, r1
 8006a56:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a5c:	681a      	ldr	r2, [r3, #0]
 8006a5e:	4b8f      	ldr	r3, [pc, #572]	; (8006c9c <UART_SetConfig+0x2cc>)
 8006a60:	429a      	cmp	r2, r3
 8006a62:	d005      	beq.n	8006a70 <UART_SetConfig+0xa0>
 8006a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a68:	681a      	ldr	r2, [r3, #0]
 8006a6a:	4b8d      	ldr	r3, [pc, #564]	; (8006ca0 <UART_SetConfig+0x2d0>)
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d104      	bne.n	8006a7a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006a70:	f7fd fb06 	bl	8004080 <HAL_RCC_GetPCLK2Freq>
 8006a74:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006a78:	e003      	b.n	8006a82 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006a7a:	f7fd faed 	bl	8004058 <HAL_RCC_GetPCLK1Freq>
 8006a7e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a86:	69db      	ldr	r3, [r3, #28]
 8006a88:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a8c:	f040 810c 	bne.w	8006ca8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006a90:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a94:	2200      	movs	r2, #0
 8006a96:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006a9a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006a9e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006aa2:	4622      	mov	r2, r4
 8006aa4:	462b      	mov	r3, r5
 8006aa6:	1891      	adds	r1, r2, r2
 8006aa8:	65b9      	str	r1, [r7, #88]	; 0x58
 8006aaa:	415b      	adcs	r3, r3
 8006aac:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006aae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006ab2:	4621      	mov	r1, r4
 8006ab4:	eb12 0801 	adds.w	r8, r2, r1
 8006ab8:	4629      	mov	r1, r5
 8006aba:	eb43 0901 	adc.w	r9, r3, r1
 8006abe:	f04f 0200 	mov.w	r2, #0
 8006ac2:	f04f 0300 	mov.w	r3, #0
 8006ac6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006aca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006ace:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006ad2:	4690      	mov	r8, r2
 8006ad4:	4699      	mov	r9, r3
 8006ad6:	4623      	mov	r3, r4
 8006ad8:	eb18 0303 	adds.w	r3, r8, r3
 8006adc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006ae0:	462b      	mov	r3, r5
 8006ae2:	eb49 0303 	adc.w	r3, r9, r3
 8006ae6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006aea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006aee:	685b      	ldr	r3, [r3, #4]
 8006af0:	2200      	movs	r2, #0
 8006af2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006af6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006afa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006afe:	460b      	mov	r3, r1
 8006b00:	18db      	adds	r3, r3, r3
 8006b02:	653b      	str	r3, [r7, #80]	; 0x50
 8006b04:	4613      	mov	r3, r2
 8006b06:	eb42 0303 	adc.w	r3, r2, r3
 8006b0a:	657b      	str	r3, [r7, #84]	; 0x54
 8006b0c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006b10:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006b14:	f7fa f870 	bl	8000bf8 <__aeabi_uldivmod>
 8006b18:	4602      	mov	r2, r0
 8006b1a:	460b      	mov	r3, r1
 8006b1c:	4b61      	ldr	r3, [pc, #388]	; (8006ca4 <UART_SetConfig+0x2d4>)
 8006b1e:	fba3 2302 	umull	r2, r3, r3, r2
 8006b22:	095b      	lsrs	r3, r3, #5
 8006b24:	011c      	lsls	r4, r3, #4
 8006b26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006b30:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006b34:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006b38:	4642      	mov	r2, r8
 8006b3a:	464b      	mov	r3, r9
 8006b3c:	1891      	adds	r1, r2, r2
 8006b3e:	64b9      	str	r1, [r7, #72]	; 0x48
 8006b40:	415b      	adcs	r3, r3
 8006b42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006b44:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006b48:	4641      	mov	r1, r8
 8006b4a:	eb12 0a01 	adds.w	sl, r2, r1
 8006b4e:	4649      	mov	r1, r9
 8006b50:	eb43 0b01 	adc.w	fp, r3, r1
 8006b54:	f04f 0200 	mov.w	r2, #0
 8006b58:	f04f 0300 	mov.w	r3, #0
 8006b5c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006b60:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006b64:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006b68:	4692      	mov	sl, r2
 8006b6a:	469b      	mov	fp, r3
 8006b6c:	4643      	mov	r3, r8
 8006b6e:	eb1a 0303 	adds.w	r3, sl, r3
 8006b72:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006b76:	464b      	mov	r3, r9
 8006b78:	eb4b 0303 	adc.w	r3, fp, r3
 8006b7c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006b80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	2200      	movs	r2, #0
 8006b88:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006b8c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006b90:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006b94:	460b      	mov	r3, r1
 8006b96:	18db      	adds	r3, r3, r3
 8006b98:	643b      	str	r3, [r7, #64]	; 0x40
 8006b9a:	4613      	mov	r3, r2
 8006b9c:	eb42 0303 	adc.w	r3, r2, r3
 8006ba0:	647b      	str	r3, [r7, #68]	; 0x44
 8006ba2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006ba6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006baa:	f7fa f825 	bl	8000bf8 <__aeabi_uldivmod>
 8006bae:	4602      	mov	r2, r0
 8006bb0:	460b      	mov	r3, r1
 8006bb2:	4611      	mov	r1, r2
 8006bb4:	4b3b      	ldr	r3, [pc, #236]	; (8006ca4 <UART_SetConfig+0x2d4>)
 8006bb6:	fba3 2301 	umull	r2, r3, r3, r1
 8006bba:	095b      	lsrs	r3, r3, #5
 8006bbc:	2264      	movs	r2, #100	; 0x64
 8006bbe:	fb02 f303 	mul.w	r3, r2, r3
 8006bc2:	1acb      	subs	r3, r1, r3
 8006bc4:	00db      	lsls	r3, r3, #3
 8006bc6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006bca:	4b36      	ldr	r3, [pc, #216]	; (8006ca4 <UART_SetConfig+0x2d4>)
 8006bcc:	fba3 2302 	umull	r2, r3, r3, r2
 8006bd0:	095b      	lsrs	r3, r3, #5
 8006bd2:	005b      	lsls	r3, r3, #1
 8006bd4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006bd8:	441c      	add	r4, r3
 8006bda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006bde:	2200      	movs	r2, #0
 8006be0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006be4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006be8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006bec:	4642      	mov	r2, r8
 8006bee:	464b      	mov	r3, r9
 8006bf0:	1891      	adds	r1, r2, r2
 8006bf2:	63b9      	str	r1, [r7, #56]	; 0x38
 8006bf4:	415b      	adcs	r3, r3
 8006bf6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006bf8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006bfc:	4641      	mov	r1, r8
 8006bfe:	1851      	adds	r1, r2, r1
 8006c00:	6339      	str	r1, [r7, #48]	; 0x30
 8006c02:	4649      	mov	r1, r9
 8006c04:	414b      	adcs	r3, r1
 8006c06:	637b      	str	r3, [r7, #52]	; 0x34
 8006c08:	f04f 0200 	mov.w	r2, #0
 8006c0c:	f04f 0300 	mov.w	r3, #0
 8006c10:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006c14:	4659      	mov	r1, fp
 8006c16:	00cb      	lsls	r3, r1, #3
 8006c18:	4651      	mov	r1, sl
 8006c1a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c1e:	4651      	mov	r1, sl
 8006c20:	00ca      	lsls	r2, r1, #3
 8006c22:	4610      	mov	r0, r2
 8006c24:	4619      	mov	r1, r3
 8006c26:	4603      	mov	r3, r0
 8006c28:	4642      	mov	r2, r8
 8006c2a:	189b      	adds	r3, r3, r2
 8006c2c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006c30:	464b      	mov	r3, r9
 8006c32:	460a      	mov	r2, r1
 8006c34:	eb42 0303 	adc.w	r3, r2, r3
 8006c38:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c40:	685b      	ldr	r3, [r3, #4]
 8006c42:	2200      	movs	r2, #0
 8006c44:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006c48:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006c4c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006c50:	460b      	mov	r3, r1
 8006c52:	18db      	adds	r3, r3, r3
 8006c54:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c56:	4613      	mov	r3, r2
 8006c58:	eb42 0303 	adc.w	r3, r2, r3
 8006c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006c5e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006c62:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006c66:	f7f9 ffc7 	bl	8000bf8 <__aeabi_uldivmod>
 8006c6a:	4602      	mov	r2, r0
 8006c6c:	460b      	mov	r3, r1
 8006c6e:	4b0d      	ldr	r3, [pc, #52]	; (8006ca4 <UART_SetConfig+0x2d4>)
 8006c70:	fba3 1302 	umull	r1, r3, r3, r2
 8006c74:	095b      	lsrs	r3, r3, #5
 8006c76:	2164      	movs	r1, #100	; 0x64
 8006c78:	fb01 f303 	mul.w	r3, r1, r3
 8006c7c:	1ad3      	subs	r3, r2, r3
 8006c7e:	00db      	lsls	r3, r3, #3
 8006c80:	3332      	adds	r3, #50	; 0x32
 8006c82:	4a08      	ldr	r2, [pc, #32]	; (8006ca4 <UART_SetConfig+0x2d4>)
 8006c84:	fba2 2303 	umull	r2, r3, r2, r3
 8006c88:	095b      	lsrs	r3, r3, #5
 8006c8a:	f003 0207 	and.w	r2, r3, #7
 8006c8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4422      	add	r2, r4
 8006c96:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006c98:	e105      	b.n	8006ea6 <UART_SetConfig+0x4d6>
 8006c9a:	bf00      	nop
 8006c9c:	40011000 	.word	0x40011000
 8006ca0:	40011400 	.word	0x40011400
 8006ca4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006ca8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006cac:	2200      	movs	r2, #0
 8006cae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006cb2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006cb6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006cba:	4642      	mov	r2, r8
 8006cbc:	464b      	mov	r3, r9
 8006cbe:	1891      	adds	r1, r2, r2
 8006cc0:	6239      	str	r1, [r7, #32]
 8006cc2:	415b      	adcs	r3, r3
 8006cc4:	627b      	str	r3, [r7, #36]	; 0x24
 8006cc6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006cca:	4641      	mov	r1, r8
 8006ccc:	1854      	adds	r4, r2, r1
 8006cce:	4649      	mov	r1, r9
 8006cd0:	eb43 0501 	adc.w	r5, r3, r1
 8006cd4:	f04f 0200 	mov.w	r2, #0
 8006cd8:	f04f 0300 	mov.w	r3, #0
 8006cdc:	00eb      	lsls	r3, r5, #3
 8006cde:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006ce2:	00e2      	lsls	r2, r4, #3
 8006ce4:	4614      	mov	r4, r2
 8006ce6:	461d      	mov	r5, r3
 8006ce8:	4643      	mov	r3, r8
 8006cea:	18e3      	adds	r3, r4, r3
 8006cec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006cf0:	464b      	mov	r3, r9
 8006cf2:	eb45 0303 	adc.w	r3, r5, r3
 8006cf6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006cfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cfe:	685b      	ldr	r3, [r3, #4]
 8006d00:	2200      	movs	r2, #0
 8006d02:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006d06:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006d0a:	f04f 0200 	mov.w	r2, #0
 8006d0e:	f04f 0300 	mov.w	r3, #0
 8006d12:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006d16:	4629      	mov	r1, r5
 8006d18:	008b      	lsls	r3, r1, #2
 8006d1a:	4621      	mov	r1, r4
 8006d1c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d20:	4621      	mov	r1, r4
 8006d22:	008a      	lsls	r2, r1, #2
 8006d24:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006d28:	f7f9 ff66 	bl	8000bf8 <__aeabi_uldivmod>
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	460b      	mov	r3, r1
 8006d30:	4b60      	ldr	r3, [pc, #384]	; (8006eb4 <UART_SetConfig+0x4e4>)
 8006d32:	fba3 2302 	umull	r2, r3, r3, r2
 8006d36:	095b      	lsrs	r3, r3, #5
 8006d38:	011c      	lsls	r4, r3, #4
 8006d3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d3e:	2200      	movs	r2, #0
 8006d40:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006d44:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006d48:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006d4c:	4642      	mov	r2, r8
 8006d4e:	464b      	mov	r3, r9
 8006d50:	1891      	adds	r1, r2, r2
 8006d52:	61b9      	str	r1, [r7, #24]
 8006d54:	415b      	adcs	r3, r3
 8006d56:	61fb      	str	r3, [r7, #28]
 8006d58:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006d5c:	4641      	mov	r1, r8
 8006d5e:	1851      	adds	r1, r2, r1
 8006d60:	6139      	str	r1, [r7, #16]
 8006d62:	4649      	mov	r1, r9
 8006d64:	414b      	adcs	r3, r1
 8006d66:	617b      	str	r3, [r7, #20]
 8006d68:	f04f 0200 	mov.w	r2, #0
 8006d6c:	f04f 0300 	mov.w	r3, #0
 8006d70:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006d74:	4659      	mov	r1, fp
 8006d76:	00cb      	lsls	r3, r1, #3
 8006d78:	4651      	mov	r1, sl
 8006d7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d7e:	4651      	mov	r1, sl
 8006d80:	00ca      	lsls	r2, r1, #3
 8006d82:	4610      	mov	r0, r2
 8006d84:	4619      	mov	r1, r3
 8006d86:	4603      	mov	r3, r0
 8006d88:	4642      	mov	r2, r8
 8006d8a:	189b      	adds	r3, r3, r2
 8006d8c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006d90:	464b      	mov	r3, r9
 8006d92:	460a      	mov	r2, r1
 8006d94:	eb42 0303 	adc.w	r3, r2, r3
 8006d98:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	2200      	movs	r2, #0
 8006da4:	67bb      	str	r3, [r7, #120]	; 0x78
 8006da6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006da8:	f04f 0200 	mov.w	r2, #0
 8006dac:	f04f 0300 	mov.w	r3, #0
 8006db0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006db4:	4649      	mov	r1, r9
 8006db6:	008b      	lsls	r3, r1, #2
 8006db8:	4641      	mov	r1, r8
 8006dba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006dbe:	4641      	mov	r1, r8
 8006dc0:	008a      	lsls	r2, r1, #2
 8006dc2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006dc6:	f7f9 ff17 	bl	8000bf8 <__aeabi_uldivmod>
 8006dca:	4602      	mov	r2, r0
 8006dcc:	460b      	mov	r3, r1
 8006dce:	4b39      	ldr	r3, [pc, #228]	; (8006eb4 <UART_SetConfig+0x4e4>)
 8006dd0:	fba3 1302 	umull	r1, r3, r3, r2
 8006dd4:	095b      	lsrs	r3, r3, #5
 8006dd6:	2164      	movs	r1, #100	; 0x64
 8006dd8:	fb01 f303 	mul.w	r3, r1, r3
 8006ddc:	1ad3      	subs	r3, r2, r3
 8006dde:	011b      	lsls	r3, r3, #4
 8006de0:	3332      	adds	r3, #50	; 0x32
 8006de2:	4a34      	ldr	r2, [pc, #208]	; (8006eb4 <UART_SetConfig+0x4e4>)
 8006de4:	fba2 2303 	umull	r2, r3, r2, r3
 8006de8:	095b      	lsrs	r3, r3, #5
 8006dea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006dee:	441c      	add	r4, r3
 8006df0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006df4:	2200      	movs	r2, #0
 8006df6:	673b      	str	r3, [r7, #112]	; 0x70
 8006df8:	677a      	str	r2, [r7, #116]	; 0x74
 8006dfa:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006dfe:	4642      	mov	r2, r8
 8006e00:	464b      	mov	r3, r9
 8006e02:	1891      	adds	r1, r2, r2
 8006e04:	60b9      	str	r1, [r7, #8]
 8006e06:	415b      	adcs	r3, r3
 8006e08:	60fb      	str	r3, [r7, #12]
 8006e0a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006e0e:	4641      	mov	r1, r8
 8006e10:	1851      	adds	r1, r2, r1
 8006e12:	6039      	str	r1, [r7, #0]
 8006e14:	4649      	mov	r1, r9
 8006e16:	414b      	adcs	r3, r1
 8006e18:	607b      	str	r3, [r7, #4]
 8006e1a:	f04f 0200 	mov.w	r2, #0
 8006e1e:	f04f 0300 	mov.w	r3, #0
 8006e22:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006e26:	4659      	mov	r1, fp
 8006e28:	00cb      	lsls	r3, r1, #3
 8006e2a:	4651      	mov	r1, sl
 8006e2c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e30:	4651      	mov	r1, sl
 8006e32:	00ca      	lsls	r2, r1, #3
 8006e34:	4610      	mov	r0, r2
 8006e36:	4619      	mov	r1, r3
 8006e38:	4603      	mov	r3, r0
 8006e3a:	4642      	mov	r2, r8
 8006e3c:	189b      	adds	r3, r3, r2
 8006e3e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006e40:	464b      	mov	r3, r9
 8006e42:	460a      	mov	r2, r1
 8006e44:	eb42 0303 	adc.w	r3, r2, r3
 8006e48:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006e4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	2200      	movs	r2, #0
 8006e52:	663b      	str	r3, [r7, #96]	; 0x60
 8006e54:	667a      	str	r2, [r7, #100]	; 0x64
 8006e56:	f04f 0200 	mov.w	r2, #0
 8006e5a:	f04f 0300 	mov.w	r3, #0
 8006e5e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006e62:	4649      	mov	r1, r9
 8006e64:	008b      	lsls	r3, r1, #2
 8006e66:	4641      	mov	r1, r8
 8006e68:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e6c:	4641      	mov	r1, r8
 8006e6e:	008a      	lsls	r2, r1, #2
 8006e70:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006e74:	f7f9 fec0 	bl	8000bf8 <__aeabi_uldivmod>
 8006e78:	4602      	mov	r2, r0
 8006e7a:	460b      	mov	r3, r1
 8006e7c:	4b0d      	ldr	r3, [pc, #52]	; (8006eb4 <UART_SetConfig+0x4e4>)
 8006e7e:	fba3 1302 	umull	r1, r3, r3, r2
 8006e82:	095b      	lsrs	r3, r3, #5
 8006e84:	2164      	movs	r1, #100	; 0x64
 8006e86:	fb01 f303 	mul.w	r3, r1, r3
 8006e8a:	1ad3      	subs	r3, r2, r3
 8006e8c:	011b      	lsls	r3, r3, #4
 8006e8e:	3332      	adds	r3, #50	; 0x32
 8006e90:	4a08      	ldr	r2, [pc, #32]	; (8006eb4 <UART_SetConfig+0x4e4>)
 8006e92:	fba2 2303 	umull	r2, r3, r2, r3
 8006e96:	095b      	lsrs	r3, r3, #5
 8006e98:	f003 020f 	and.w	r2, r3, #15
 8006e9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4422      	add	r2, r4
 8006ea4:	609a      	str	r2, [r3, #8]
}
 8006ea6:	bf00      	nop
 8006ea8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006eac:	46bd      	mov	sp, r7
 8006eae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006eb2:	bf00      	nop
 8006eb4:	51eb851f 	.word	0x51eb851f

08006eb8 <__NVIC_SetPriority>:
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b083      	sub	sp, #12
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	6039      	str	r1, [r7, #0]
 8006ec2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	db0a      	blt.n	8006ee2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	b2da      	uxtb	r2, r3
 8006ed0:	490c      	ldr	r1, [pc, #48]	; (8006f04 <__NVIC_SetPriority+0x4c>)
 8006ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ed6:	0112      	lsls	r2, r2, #4
 8006ed8:	b2d2      	uxtb	r2, r2
 8006eda:	440b      	add	r3, r1
 8006edc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006ee0:	e00a      	b.n	8006ef8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	b2da      	uxtb	r2, r3
 8006ee6:	4908      	ldr	r1, [pc, #32]	; (8006f08 <__NVIC_SetPriority+0x50>)
 8006ee8:	79fb      	ldrb	r3, [r7, #7]
 8006eea:	f003 030f 	and.w	r3, r3, #15
 8006eee:	3b04      	subs	r3, #4
 8006ef0:	0112      	lsls	r2, r2, #4
 8006ef2:	b2d2      	uxtb	r2, r2
 8006ef4:	440b      	add	r3, r1
 8006ef6:	761a      	strb	r2, [r3, #24]
}
 8006ef8:	bf00      	nop
 8006efa:	370c      	adds	r7, #12
 8006efc:	46bd      	mov	sp, r7
 8006efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f02:	4770      	bx	lr
 8006f04:	e000e100 	.word	0xe000e100
 8006f08:	e000ed00 	.word	0xe000ed00

08006f0c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006f10:	2100      	movs	r1, #0
 8006f12:	f06f 0004 	mvn.w	r0, #4
 8006f16:	f7ff ffcf 	bl	8006eb8 <__NVIC_SetPriority>
#endif
}
 8006f1a:	bf00      	nop
 8006f1c:	bd80      	pop	{r7, pc}
	...

08006f20 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006f20:	b480      	push	{r7}
 8006f22:	b083      	sub	sp, #12
 8006f24:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f26:	f3ef 8305 	mrs	r3, IPSR
 8006f2a:	603b      	str	r3, [r7, #0]
  return(result);
 8006f2c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d003      	beq.n	8006f3a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006f32:	f06f 0305 	mvn.w	r3, #5
 8006f36:	607b      	str	r3, [r7, #4]
 8006f38:	e00c      	b.n	8006f54 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006f3a:	4b0a      	ldr	r3, [pc, #40]	; (8006f64 <osKernelInitialize+0x44>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d105      	bne.n	8006f4e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006f42:	4b08      	ldr	r3, [pc, #32]	; (8006f64 <osKernelInitialize+0x44>)
 8006f44:	2201      	movs	r2, #1
 8006f46:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006f48:	2300      	movs	r3, #0
 8006f4a:	607b      	str	r3, [r7, #4]
 8006f4c:	e002      	b.n	8006f54 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006f4e:	f04f 33ff 	mov.w	r3, #4294967295
 8006f52:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006f54:	687b      	ldr	r3, [r7, #4]
}
 8006f56:	4618      	mov	r0, r3
 8006f58:	370c      	adds	r7, #12
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f60:	4770      	bx	lr
 8006f62:	bf00      	nop
 8006f64:	2000047c 	.word	0x2000047c

08006f68 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b082      	sub	sp, #8
 8006f6c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f6e:	f3ef 8305 	mrs	r3, IPSR
 8006f72:	603b      	str	r3, [r7, #0]
  return(result);
 8006f74:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d003      	beq.n	8006f82 <osKernelStart+0x1a>
    stat = osErrorISR;
 8006f7a:	f06f 0305 	mvn.w	r3, #5
 8006f7e:	607b      	str	r3, [r7, #4]
 8006f80:	e010      	b.n	8006fa4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006f82:	4b0b      	ldr	r3, [pc, #44]	; (8006fb0 <osKernelStart+0x48>)
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	2b01      	cmp	r3, #1
 8006f88:	d109      	bne.n	8006f9e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006f8a:	f7ff ffbf 	bl	8006f0c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006f8e:	4b08      	ldr	r3, [pc, #32]	; (8006fb0 <osKernelStart+0x48>)
 8006f90:	2202      	movs	r2, #2
 8006f92:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006f94:	f001 f8b6 	bl	8008104 <vTaskStartScheduler>
      stat = osOK;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	607b      	str	r3, [r7, #4]
 8006f9c:	e002      	b.n	8006fa4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006f9e:	f04f 33ff 	mov.w	r3, #4294967295
 8006fa2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006fa4:	687b      	ldr	r3, [r7, #4]
}
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	3708      	adds	r7, #8
 8006faa:	46bd      	mov	sp, r7
 8006fac:	bd80      	pop	{r7, pc}
 8006fae:	bf00      	nop
 8006fb0:	2000047c 	.word	0x2000047c

08006fb4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b08e      	sub	sp, #56	; 0x38
 8006fb8:	af04      	add	r7, sp, #16
 8006fba:	60f8      	str	r0, [r7, #12]
 8006fbc:	60b9      	str	r1, [r7, #8]
 8006fbe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006fc4:	f3ef 8305 	mrs	r3, IPSR
 8006fc8:	617b      	str	r3, [r7, #20]
  return(result);
 8006fca:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d17e      	bne.n	80070ce <osThreadNew+0x11a>
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d07b      	beq.n	80070ce <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006fd6:	2380      	movs	r3, #128	; 0x80
 8006fd8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006fda:	2318      	movs	r3, #24
 8006fdc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8006fe2:	f04f 33ff 	mov.w	r3, #4294967295
 8006fe6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d045      	beq.n	800707a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d002      	beq.n	8006ffc <osThreadNew+0x48>
        name = attr->name;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	699b      	ldr	r3, [r3, #24]
 8007000:	2b00      	cmp	r3, #0
 8007002:	d002      	beq.n	800700a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	699b      	ldr	r3, [r3, #24]
 8007008:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800700a:	69fb      	ldr	r3, [r7, #28]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d008      	beq.n	8007022 <osThreadNew+0x6e>
 8007010:	69fb      	ldr	r3, [r7, #28]
 8007012:	2b38      	cmp	r3, #56	; 0x38
 8007014:	d805      	bhi.n	8007022 <osThreadNew+0x6e>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	f003 0301 	and.w	r3, r3, #1
 800701e:	2b00      	cmp	r3, #0
 8007020:	d001      	beq.n	8007026 <osThreadNew+0x72>
        return (NULL);
 8007022:	2300      	movs	r3, #0
 8007024:	e054      	b.n	80070d0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	695b      	ldr	r3, [r3, #20]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d003      	beq.n	8007036 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	695b      	ldr	r3, [r3, #20]
 8007032:	089b      	lsrs	r3, r3, #2
 8007034:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	689b      	ldr	r3, [r3, #8]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d00e      	beq.n	800705c <osThreadNew+0xa8>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	68db      	ldr	r3, [r3, #12]
 8007042:	2bbb      	cmp	r3, #187	; 0xbb
 8007044:	d90a      	bls.n	800705c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800704a:	2b00      	cmp	r3, #0
 800704c:	d006      	beq.n	800705c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	695b      	ldr	r3, [r3, #20]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d002      	beq.n	800705c <osThreadNew+0xa8>
        mem = 1;
 8007056:	2301      	movs	r3, #1
 8007058:	61bb      	str	r3, [r7, #24]
 800705a:	e010      	b.n	800707e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	689b      	ldr	r3, [r3, #8]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d10c      	bne.n	800707e <osThreadNew+0xca>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	68db      	ldr	r3, [r3, #12]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d108      	bne.n	800707e <osThreadNew+0xca>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	691b      	ldr	r3, [r3, #16]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d104      	bne.n	800707e <osThreadNew+0xca>
          mem = 0;
 8007074:	2300      	movs	r3, #0
 8007076:	61bb      	str	r3, [r7, #24]
 8007078:	e001      	b.n	800707e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800707a:	2300      	movs	r3, #0
 800707c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800707e:	69bb      	ldr	r3, [r7, #24]
 8007080:	2b01      	cmp	r3, #1
 8007082:	d110      	bne.n	80070a6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007088:	687a      	ldr	r2, [r7, #4]
 800708a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800708c:	9202      	str	r2, [sp, #8]
 800708e:	9301      	str	r3, [sp, #4]
 8007090:	69fb      	ldr	r3, [r7, #28]
 8007092:	9300      	str	r3, [sp, #0]
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	6a3a      	ldr	r2, [r7, #32]
 8007098:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800709a:	68f8      	ldr	r0, [r7, #12]
 800709c:	f000 fe46 	bl	8007d2c <xTaskCreateStatic>
 80070a0:	4603      	mov	r3, r0
 80070a2:	613b      	str	r3, [r7, #16]
 80070a4:	e013      	b.n	80070ce <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80070a6:	69bb      	ldr	r3, [r7, #24]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d110      	bne.n	80070ce <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80070ac:	6a3b      	ldr	r3, [r7, #32]
 80070ae:	b29a      	uxth	r2, r3
 80070b0:	f107 0310 	add.w	r3, r7, #16
 80070b4:	9301      	str	r3, [sp, #4]
 80070b6:	69fb      	ldr	r3, [r7, #28]
 80070b8:	9300      	str	r3, [sp, #0]
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80070be:	68f8      	ldr	r0, [r7, #12]
 80070c0:	f000 fe91 	bl	8007de6 <xTaskCreate>
 80070c4:	4603      	mov	r3, r0
 80070c6:	2b01      	cmp	r3, #1
 80070c8:	d001      	beq.n	80070ce <osThreadNew+0x11a>
            hTask = NULL;
 80070ca:	2300      	movs	r3, #0
 80070cc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80070ce:	693b      	ldr	r3, [r7, #16]
}
 80070d0:	4618      	mov	r0, r3
 80070d2:	3728      	adds	r7, #40	; 0x28
 80070d4:	46bd      	mov	sp, r7
 80070d6:	bd80      	pop	{r7, pc}

080070d8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80070d8:	b580      	push	{r7, lr}
 80070da:	b084      	sub	sp, #16
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80070e0:	f3ef 8305 	mrs	r3, IPSR
 80070e4:	60bb      	str	r3, [r7, #8]
  return(result);
 80070e6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d003      	beq.n	80070f4 <osDelay+0x1c>
    stat = osErrorISR;
 80070ec:	f06f 0305 	mvn.w	r3, #5
 80070f0:	60fb      	str	r3, [r7, #12]
 80070f2:	e007      	b.n	8007104 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80070f4:	2300      	movs	r3, #0
 80070f6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d002      	beq.n	8007104 <osDelay+0x2c>
      vTaskDelay(ticks);
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f000 ffcc 	bl	800809c <vTaskDelay>
    }
  }

  return (stat);
 8007104:	68fb      	ldr	r3, [r7, #12]
}
 8007106:	4618      	mov	r0, r3
 8007108:	3710      	adds	r7, #16
 800710a:	46bd      	mov	sp, r7
 800710c:	bd80      	pop	{r7, pc}
	...

08007110 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007110:	b480      	push	{r7}
 8007112:	b085      	sub	sp, #20
 8007114:	af00      	add	r7, sp, #0
 8007116:	60f8      	str	r0, [r7, #12]
 8007118:	60b9      	str	r1, [r7, #8]
 800711a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	4a07      	ldr	r2, [pc, #28]	; (800713c <vApplicationGetIdleTaskMemory+0x2c>)
 8007120:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	4a06      	ldr	r2, [pc, #24]	; (8007140 <vApplicationGetIdleTaskMemory+0x30>)
 8007126:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2280      	movs	r2, #128	; 0x80
 800712c:	601a      	str	r2, [r3, #0]
}
 800712e:	bf00      	nop
 8007130:	3714      	adds	r7, #20
 8007132:	46bd      	mov	sp, r7
 8007134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007138:	4770      	bx	lr
 800713a:	bf00      	nop
 800713c:	20000480 	.word	0x20000480
 8007140:	2000053c 	.word	0x2000053c

08007144 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007144:	b480      	push	{r7}
 8007146:	b085      	sub	sp, #20
 8007148:	af00      	add	r7, sp, #0
 800714a:	60f8      	str	r0, [r7, #12]
 800714c:	60b9      	str	r1, [r7, #8]
 800714e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	4a07      	ldr	r2, [pc, #28]	; (8007170 <vApplicationGetTimerTaskMemory+0x2c>)
 8007154:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007156:	68bb      	ldr	r3, [r7, #8]
 8007158:	4a06      	ldr	r2, [pc, #24]	; (8007174 <vApplicationGetTimerTaskMemory+0x30>)
 800715a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007162:	601a      	str	r2, [r3, #0]
}
 8007164:	bf00      	nop
 8007166:	3714      	adds	r7, #20
 8007168:	46bd      	mov	sp, r7
 800716a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716e:	4770      	bx	lr
 8007170:	2000073c 	.word	0x2000073c
 8007174:	200007f8 	.word	0x200007f8

08007178 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007178:	b480      	push	{r7}
 800717a:	b083      	sub	sp, #12
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	f103 0208 	add.w	r2, r3, #8
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	f04f 32ff 	mov.w	r2, #4294967295
 8007190:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	f103 0208 	add.w	r2, r3, #8
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	f103 0208 	add.w	r2, r3, #8
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2200      	movs	r2, #0
 80071aa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80071ac:	bf00      	nop
 80071ae:	370c      	adds	r7, #12
 80071b0:	46bd      	mov	sp, r7
 80071b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b6:	4770      	bx	lr

080071b8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80071b8:	b480      	push	{r7}
 80071ba:	b083      	sub	sp, #12
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2200      	movs	r2, #0
 80071c4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80071c6:	bf00      	nop
 80071c8:	370c      	adds	r7, #12
 80071ca:	46bd      	mov	sp, r7
 80071cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d0:	4770      	bx	lr

080071d2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80071d2:	b480      	push	{r7}
 80071d4:	b085      	sub	sp, #20
 80071d6:	af00      	add	r7, sp, #0
 80071d8:	6078      	str	r0, [r7, #4]
 80071da:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	68fa      	ldr	r2, [r7, #12]
 80071e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	689a      	ldr	r2, [r3, #8]
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	689b      	ldr	r3, [r3, #8]
 80071f4:	683a      	ldr	r2, [r7, #0]
 80071f6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	683a      	ldr	r2, [r7, #0]
 80071fc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	687a      	ldr	r2, [r7, #4]
 8007202:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	1c5a      	adds	r2, r3, #1
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	601a      	str	r2, [r3, #0]
}
 800720e:	bf00      	nop
 8007210:	3714      	adds	r7, #20
 8007212:	46bd      	mov	sp, r7
 8007214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007218:	4770      	bx	lr

0800721a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800721a:	b480      	push	{r7}
 800721c:	b085      	sub	sp, #20
 800721e:	af00      	add	r7, sp, #0
 8007220:	6078      	str	r0, [r7, #4]
 8007222:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007230:	d103      	bne.n	800723a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	691b      	ldr	r3, [r3, #16]
 8007236:	60fb      	str	r3, [r7, #12]
 8007238:	e00c      	b.n	8007254 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	3308      	adds	r3, #8
 800723e:	60fb      	str	r3, [r7, #12]
 8007240:	e002      	b.n	8007248 <vListInsert+0x2e>
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	60fb      	str	r3, [r7, #12]
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	68ba      	ldr	r2, [r7, #8]
 8007250:	429a      	cmp	r2, r3
 8007252:	d2f6      	bcs.n	8007242 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	685a      	ldr	r2, [r3, #4]
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	683a      	ldr	r2, [r7, #0]
 8007262:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	68fa      	ldr	r2, [r7, #12]
 8007268:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	683a      	ldr	r2, [r7, #0]
 800726e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	687a      	ldr	r2, [r7, #4]
 8007274:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	1c5a      	adds	r2, r3, #1
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	601a      	str	r2, [r3, #0]
}
 8007280:	bf00      	nop
 8007282:	3714      	adds	r7, #20
 8007284:	46bd      	mov	sp, r7
 8007286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728a:	4770      	bx	lr

0800728c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800728c:	b480      	push	{r7}
 800728e:	b085      	sub	sp, #20
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	691b      	ldr	r3, [r3, #16]
 8007298:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	685b      	ldr	r3, [r3, #4]
 800729e:	687a      	ldr	r2, [r7, #4]
 80072a0:	6892      	ldr	r2, [r2, #8]
 80072a2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	689b      	ldr	r3, [r3, #8]
 80072a8:	687a      	ldr	r2, [r7, #4]
 80072aa:	6852      	ldr	r2, [r2, #4]
 80072ac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	687a      	ldr	r2, [r7, #4]
 80072b4:	429a      	cmp	r2, r3
 80072b6:	d103      	bne.n	80072c0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	689a      	ldr	r2, [r3, #8]
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2200      	movs	r2, #0
 80072c4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	1e5a      	subs	r2, r3, #1
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
}
 80072d4:	4618      	mov	r0, r3
 80072d6:	3714      	adds	r7, #20
 80072d8:	46bd      	mov	sp, r7
 80072da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072de:	4770      	bx	lr

080072e0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b084      	sub	sp, #16
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
 80072e8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d10a      	bne.n	800730a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80072f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072f8:	f383 8811 	msr	BASEPRI, r3
 80072fc:	f3bf 8f6f 	isb	sy
 8007300:	f3bf 8f4f 	dsb	sy
 8007304:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007306:	bf00      	nop
 8007308:	e7fe      	b.n	8007308 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800730a:	f002 f8b3 	bl	8009474 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	681a      	ldr	r2, [r3, #0]
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007316:	68f9      	ldr	r1, [r7, #12]
 8007318:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800731a:	fb01 f303 	mul.w	r3, r1, r3
 800731e:	441a      	add	r2, r3
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2200      	movs	r2, #0
 8007328:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681a      	ldr	r2, [r3, #0]
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681a      	ldr	r2, [r3, #0]
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800733a:	3b01      	subs	r3, #1
 800733c:	68f9      	ldr	r1, [r7, #12]
 800733e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007340:	fb01 f303 	mul.w	r3, r1, r3
 8007344:	441a      	add	r2, r3
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	22ff      	movs	r2, #255	; 0xff
 800734e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	22ff      	movs	r2, #255	; 0xff
 8007356:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d114      	bne.n	800738a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	691b      	ldr	r3, [r3, #16]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d01a      	beq.n	800739e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	3310      	adds	r3, #16
 800736c:	4618      	mov	r0, r3
 800736e:	f001 f963 	bl	8008638 <xTaskRemoveFromEventList>
 8007372:	4603      	mov	r3, r0
 8007374:	2b00      	cmp	r3, #0
 8007376:	d012      	beq.n	800739e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007378:	4b0c      	ldr	r3, [pc, #48]	; (80073ac <xQueueGenericReset+0xcc>)
 800737a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800737e:	601a      	str	r2, [r3, #0]
 8007380:	f3bf 8f4f 	dsb	sy
 8007384:	f3bf 8f6f 	isb	sy
 8007388:	e009      	b.n	800739e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	3310      	adds	r3, #16
 800738e:	4618      	mov	r0, r3
 8007390:	f7ff fef2 	bl	8007178 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	3324      	adds	r3, #36	; 0x24
 8007398:	4618      	mov	r0, r3
 800739a:	f7ff feed 	bl	8007178 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800739e:	f002 f899 	bl	80094d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80073a2:	2301      	movs	r3, #1
}
 80073a4:	4618      	mov	r0, r3
 80073a6:	3710      	adds	r7, #16
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bd80      	pop	{r7, pc}
 80073ac:	e000ed04 	.word	0xe000ed04

080073b0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b08e      	sub	sp, #56	; 0x38
 80073b4:	af02      	add	r7, sp, #8
 80073b6:	60f8      	str	r0, [r7, #12]
 80073b8:	60b9      	str	r1, [r7, #8]
 80073ba:	607a      	str	r2, [r7, #4]
 80073bc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d10a      	bne.n	80073da <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80073c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073c8:	f383 8811 	msr	BASEPRI, r3
 80073cc:	f3bf 8f6f 	isb	sy
 80073d0:	f3bf 8f4f 	dsb	sy
 80073d4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80073d6:	bf00      	nop
 80073d8:	e7fe      	b.n	80073d8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d10a      	bne.n	80073f6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80073e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073e4:	f383 8811 	msr	BASEPRI, r3
 80073e8:	f3bf 8f6f 	isb	sy
 80073ec:	f3bf 8f4f 	dsb	sy
 80073f0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80073f2:	bf00      	nop
 80073f4:	e7fe      	b.n	80073f4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d002      	beq.n	8007402 <xQueueGenericCreateStatic+0x52>
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d001      	beq.n	8007406 <xQueueGenericCreateStatic+0x56>
 8007402:	2301      	movs	r3, #1
 8007404:	e000      	b.n	8007408 <xQueueGenericCreateStatic+0x58>
 8007406:	2300      	movs	r3, #0
 8007408:	2b00      	cmp	r3, #0
 800740a:	d10a      	bne.n	8007422 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800740c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007410:	f383 8811 	msr	BASEPRI, r3
 8007414:	f3bf 8f6f 	isb	sy
 8007418:	f3bf 8f4f 	dsb	sy
 800741c:	623b      	str	r3, [r7, #32]
}
 800741e:	bf00      	nop
 8007420:	e7fe      	b.n	8007420 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d102      	bne.n	800742e <xQueueGenericCreateStatic+0x7e>
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d101      	bne.n	8007432 <xQueueGenericCreateStatic+0x82>
 800742e:	2301      	movs	r3, #1
 8007430:	e000      	b.n	8007434 <xQueueGenericCreateStatic+0x84>
 8007432:	2300      	movs	r3, #0
 8007434:	2b00      	cmp	r3, #0
 8007436:	d10a      	bne.n	800744e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8007438:	f04f 0350 	mov.w	r3, #80	; 0x50
 800743c:	f383 8811 	msr	BASEPRI, r3
 8007440:	f3bf 8f6f 	isb	sy
 8007444:	f3bf 8f4f 	dsb	sy
 8007448:	61fb      	str	r3, [r7, #28]
}
 800744a:	bf00      	nop
 800744c:	e7fe      	b.n	800744c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800744e:	2350      	movs	r3, #80	; 0x50
 8007450:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	2b50      	cmp	r3, #80	; 0x50
 8007456:	d00a      	beq.n	800746e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007458:	f04f 0350 	mov.w	r3, #80	; 0x50
 800745c:	f383 8811 	msr	BASEPRI, r3
 8007460:	f3bf 8f6f 	isb	sy
 8007464:	f3bf 8f4f 	dsb	sy
 8007468:	61bb      	str	r3, [r7, #24]
}
 800746a:	bf00      	nop
 800746c:	e7fe      	b.n	800746c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800746e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007476:	2b00      	cmp	r3, #0
 8007478:	d00d      	beq.n	8007496 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800747a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800747c:	2201      	movs	r2, #1
 800747e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007482:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007488:	9300      	str	r3, [sp, #0]
 800748a:	4613      	mov	r3, r2
 800748c:	687a      	ldr	r2, [r7, #4]
 800748e:	68b9      	ldr	r1, [r7, #8]
 8007490:	68f8      	ldr	r0, [r7, #12]
 8007492:	f000 f83f 	bl	8007514 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007496:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007498:	4618      	mov	r0, r3
 800749a:	3730      	adds	r7, #48	; 0x30
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}

080074a0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b08a      	sub	sp, #40	; 0x28
 80074a4:	af02      	add	r7, sp, #8
 80074a6:	60f8      	str	r0, [r7, #12]
 80074a8:	60b9      	str	r1, [r7, #8]
 80074aa:	4613      	mov	r3, r2
 80074ac:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d10a      	bne.n	80074ca <xQueueGenericCreate+0x2a>
	__asm volatile
 80074b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074b8:	f383 8811 	msr	BASEPRI, r3
 80074bc:	f3bf 8f6f 	isb	sy
 80074c0:	f3bf 8f4f 	dsb	sy
 80074c4:	613b      	str	r3, [r7, #16]
}
 80074c6:	bf00      	nop
 80074c8:	e7fe      	b.n	80074c8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	68ba      	ldr	r2, [r7, #8]
 80074ce:	fb02 f303 	mul.w	r3, r2, r3
 80074d2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80074d4:	69fb      	ldr	r3, [r7, #28]
 80074d6:	3350      	adds	r3, #80	; 0x50
 80074d8:	4618      	mov	r0, r3
 80074da:	f002 f8ed 	bl	80096b8 <pvPortMalloc>
 80074de:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80074e0:	69bb      	ldr	r3, [r7, #24]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d011      	beq.n	800750a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80074e6:	69bb      	ldr	r3, [r7, #24]
 80074e8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80074ea:	697b      	ldr	r3, [r7, #20]
 80074ec:	3350      	adds	r3, #80	; 0x50
 80074ee:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80074f0:	69bb      	ldr	r3, [r7, #24]
 80074f2:	2200      	movs	r2, #0
 80074f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80074f8:	79fa      	ldrb	r2, [r7, #7]
 80074fa:	69bb      	ldr	r3, [r7, #24]
 80074fc:	9300      	str	r3, [sp, #0]
 80074fe:	4613      	mov	r3, r2
 8007500:	697a      	ldr	r2, [r7, #20]
 8007502:	68b9      	ldr	r1, [r7, #8]
 8007504:	68f8      	ldr	r0, [r7, #12]
 8007506:	f000 f805 	bl	8007514 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800750a:	69bb      	ldr	r3, [r7, #24]
	}
 800750c:	4618      	mov	r0, r3
 800750e:	3720      	adds	r7, #32
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}

08007514 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b084      	sub	sp, #16
 8007518:	af00      	add	r7, sp, #0
 800751a:	60f8      	str	r0, [r7, #12]
 800751c:	60b9      	str	r1, [r7, #8]
 800751e:	607a      	str	r2, [r7, #4]
 8007520:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d103      	bne.n	8007530 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007528:	69bb      	ldr	r3, [r7, #24]
 800752a:	69ba      	ldr	r2, [r7, #24]
 800752c:	601a      	str	r2, [r3, #0]
 800752e:	e002      	b.n	8007536 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007530:	69bb      	ldr	r3, [r7, #24]
 8007532:	687a      	ldr	r2, [r7, #4]
 8007534:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007536:	69bb      	ldr	r3, [r7, #24]
 8007538:	68fa      	ldr	r2, [r7, #12]
 800753a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800753c:	69bb      	ldr	r3, [r7, #24]
 800753e:	68ba      	ldr	r2, [r7, #8]
 8007540:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007542:	2101      	movs	r1, #1
 8007544:	69b8      	ldr	r0, [r7, #24]
 8007546:	f7ff fecb 	bl	80072e0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800754a:	69bb      	ldr	r3, [r7, #24]
 800754c:	78fa      	ldrb	r2, [r7, #3]
 800754e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007552:	bf00      	nop
 8007554:	3710      	adds	r7, #16
 8007556:	46bd      	mov	sp, r7
 8007558:	bd80      	pop	{r7, pc}
	...

0800755c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b08e      	sub	sp, #56	; 0x38
 8007560:	af00      	add	r7, sp, #0
 8007562:	60f8      	str	r0, [r7, #12]
 8007564:	60b9      	str	r1, [r7, #8]
 8007566:	607a      	str	r2, [r7, #4]
 8007568:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800756a:	2300      	movs	r3, #0
 800756c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007574:	2b00      	cmp	r3, #0
 8007576:	d10a      	bne.n	800758e <xQueueGenericSend+0x32>
	__asm volatile
 8007578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800757c:	f383 8811 	msr	BASEPRI, r3
 8007580:	f3bf 8f6f 	isb	sy
 8007584:	f3bf 8f4f 	dsb	sy
 8007588:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800758a:	bf00      	nop
 800758c:	e7fe      	b.n	800758c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d103      	bne.n	800759c <xQueueGenericSend+0x40>
 8007594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007598:	2b00      	cmp	r3, #0
 800759a:	d101      	bne.n	80075a0 <xQueueGenericSend+0x44>
 800759c:	2301      	movs	r3, #1
 800759e:	e000      	b.n	80075a2 <xQueueGenericSend+0x46>
 80075a0:	2300      	movs	r3, #0
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d10a      	bne.n	80075bc <xQueueGenericSend+0x60>
	__asm volatile
 80075a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075aa:	f383 8811 	msr	BASEPRI, r3
 80075ae:	f3bf 8f6f 	isb	sy
 80075b2:	f3bf 8f4f 	dsb	sy
 80075b6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80075b8:	bf00      	nop
 80075ba:	e7fe      	b.n	80075ba <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	2b02      	cmp	r3, #2
 80075c0:	d103      	bne.n	80075ca <xQueueGenericSend+0x6e>
 80075c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075c6:	2b01      	cmp	r3, #1
 80075c8:	d101      	bne.n	80075ce <xQueueGenericSend+0x72>
 80075ca:	2301      	movs	r3, #1
 80075cc:	e000      	b.n	80075d0 <xQueueGenericSend+0x74>
 80075ce:	2300      	movs	r3, #0
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d10a      	bne.n	80075ea <xQueueGenericSend+0x8e>
	__asm volatile
 80075d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075d8:	f383 8811 	msr	BASEPRI, r3
 80075dc:	f3bf 8f6f 	isb	sy
 80075e0:	f3bf 8f4f 	dsb	sy
 80075e4:	623b      	str	r3, [r7, #32]
}
 80075e6:	bf00      	nop
 80075e8:	e7fe      	b.n	80075e8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80075ea:	f001 f9e7 	bl	80089bc <xTaskGetSchedulerState>
 80075ee:	4603      	mov	r3, r0
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d102      	bne.n	80075fa <xQueueGenericSend+0x9e>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d101      	bne.n	80075fe <xQueueGenericSend+0xa2>
 80075fa:	2301      	movs	r3, #1
 80075fc:	e000      	b.n	8007600 <xQueueGenericSend+0xa4>
 80075fe:	2300      	movs	r3, #0
 8007600:	2b00      	cmp	r3, #0
 8007602:	d10a      	bne.n	800761a <xQueueGenericSend+0xbe>
	__asm volatile
 8007604:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007608:	f383 8811 	msr	BASEPRI, r3
 800760c:	f3bf 8f6f 	isb	sy
 8007610:	f3bf 8f4f 	dsb	sy
 8007614:	61fb      	str	r3, [r7, #28]
}
 8007616:	bf00      	nop
 8007618:	e7fe      	b.n	8007618 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800761a:	f001 ff2b 	bl	8009474 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800761e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007620:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007624:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007626:	429a      	cmp	r2, r3
 8007628:	d302      	bcc.n	8007630 <xQueueGenericSend+0xd4>
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	2b02      	cmp	r3, #2
 800762e:	d129      	bne.n	8007684 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007630:	683a      	ldr	r2, [r7, #0]
 8007632:	68b9      	ldr	r1, [r7, #8]
 8007634:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007636:	f000 fa0b 	bl	8007a50 <prvCopyDataToQueue>
 800763a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800763c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800763e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007640:	2b00      	cmp	r3, #0
 8007642:	d010      	beq.n	8007666 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007646:	3324      	adds	r3, #36	; 0x24
 8007648:	4618      	mov	r0, r3
 800764a:	f000 fff5 	bl	8008638 <xTaskRemoveFromEventList>
 800764e:	4603      	mov	r3, r0
 8007650:	2b00      	cmp	r3, #0
 8007652:	d013      	beq.n	800767c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007654:	4b3f      	ldr	r3, [pc, #252]	; (8007754 <xQueueGenericSend+0x1f8>)
 8007656:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800765a:	601a      	str	r2, [r3, #0]
 800765c:	f3bf 8f4f 	dsb	sy
 8007660:	f3bf 8f6f 	isb	sy
 8007664:	e00a      	b.n	800767c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007668:	2b00      	cmp	r3, #0
 800766a:	d007      	beq.n	800767c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800766c:	4b39      	ldr	r3, [pc, #228]	; (8007754 <xQueueGenericSend+0x1f8>)
 800766e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007672:	601a      	str	r2, [r3, #0]
 8007674:	f3bf 8f4f 	dsb	sy
 8007678:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800767c:	f001 ff2a 	bl	80094d4 <vPortExitCritical>
				return pdPASS;
 8007680:	2301      	movs	r3, #1
 8007682:	e063      	b.n	800774c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d103      	bne.n	8007692 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800768a:	f001 ff23 	bl	80094d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800768e:	2300      	movs	r3, #0
 8007690:	e05c      	b.n	800774c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007692:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007694:	2b00      	cmp	r3, #0
 8007696:	d106      	bne.n	80076a6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007698:	f107 0314 	add.w	r3, r7, #20
 800769c:	4618      	mov	r0, r3
 800769e:	f001 f82f 	bl	8008700 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80076a2:	2301      	movs	r3, #1
 80076a4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80076a6:	f001 ff15 	bl	80094d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80076aa:	f000 fd9b 	bl	80081e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80076ae:	f001 fee1 	bl	8009474 <vPortEnterCritical>
 80076b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80076b8:	b25b      	sxtb	r3, r3
 80076ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076be:	d103      	bne.n	80076c8 <xQueueGenericSend+0x16c>
 80076c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076c2:	2200      	movs	r2, #0
 80076c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80076c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80076ce:	b25b      	sxtb	r3, r3
 80076d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076d4:	d103      	bne.n	80076de <xQueueGenericSend+0x182>
 80076d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076d8:	2200      	movs	r2, #0
 80076da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80076de:	f001 fef9 	bl	80094d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80076e2:	1d3a      	adds	r2, r7, #4
 80076e4:	f107 0314 	add.w	r3, r7, #20
 80076e8:	4611      	mov	r1, r2
 80076ea:	4618      	mov	r0, r3
 80076ec:	f001 f81e 	bl	800872c <xTaskCheckForTimeOut>
 80076f0:	4603      	mov	r3, r0
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d124      	bne.n	8007740 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80076f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80076f8:	f000 faa2 	bl	8007c40 <prvIsQueueFull>
 80076fc:	4603      	mov	r3, r0
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d018      	beq.n	8007734 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007704:	3310      	adds	r3, #16
 8007706:	687a      	ldr	r2, [r7, #4]
 8007708:	4611      	mov	r1, r2
 800770a:	4618      	mov	r0, r3
 800770c:	f000 ff44 	bl	8008598 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007710:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007712:	f000 fa2d 	bl	8007b70 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007716:	f000 fd73 	bl	8008200 <xTaskResumeAll>
 800771a:	4603      	mov	r3, r0
 800771c:	2b00      	cmp	r3, #0
 800771e:	f47f af7c 	bne.w	800761a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8007722:	4b0c      	ldr	r3, [pc, #48]	; (8007754 <xQueueGenericSend+0x1f8>)
 8007724:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007728:	601a      	str	r2, [r3, #0]
 800772a:	f3bf 8f4f 	dsb	sy
 800772e:	f3bf 8f6f 	isb	sy
 8007732:	e772      	b.n	800761a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007734:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007736:	f000 fa1b 	bl	8007b70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800773a:	f000 fd61 	bl	8008200 <xTaskResumeAll>
 800773e:	e76c      	b.n	800761a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007740:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007742:	f000 fa15 	bl	8007b70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007746:	f000 fd5b 	bl	8008200 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800774a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800774c:	4618      	mov	r0, r3
 800774e:	3738      	adds	r7, #56	; 0x38
 8007750:	46bd      	mov	sp, r7
 8007752:	bd80      	pop	{r7, pc}
 8007754:	e000ed04 	.word	0xe000ed04

08007758 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b090      	sub	sp, #64	; 0x40
 800775c:	af00      	add	r7, sp, #0
 800775e:	60f8      	str	r0, [r7, #12]
 8007760:	60b9      	str	r1, [r7, #8]
 8007762:	607a      	str	r2, [r7, #4]
 8007764:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800776a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800776c:	2b00      	cmp	r3, #0
 800776e:	d10a      	bne.n	8007786 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007770:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007774:	f383 8811 	msr	BASEPRI, r3
 8007778:	f3bf 8f6f 	isb	sy
 800777c:	f3bf 8f4f 	dsb	sy
 8007780:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007782:	bf00      	nop
 8007784:	e7fe      	b.n	8007784 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d103      	bne.n	8007794 <xQueueGenericSendFromISR+0x3c>
 800778c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800778e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007790:	2b00      	cmp	r3, #0
 8007792:	d101      	bne.n	8007798 <xQueueGenericSendFromISR+0x40>
 8007794:	2301      	movs	r3, #1
 8007796:	e000      	b.n	800779a <xQueueGenericSendFromISR+0x42>
 8007798:	2300      	movs	r3, #0
 800779a:	2b00      	cmp	r3, #0
 800779c:	d10a      	bne.n	80077b4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800779e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077a2:	f383 8811 	msr	BASEPRI, r3
 80077a6:	f3bf 8f6f 	isb	sy
 80077aa:	f3bf 8f4f 	dsb	sy
 80077ae:	627b      	str	r3, [r7, #36]	; 0x24
}
 80077b0:	bf00      	nop
 80077b2:	e7fe      	b.n	80077b2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	2b02      	cmp	r3, #2
 80077b8:	d103      	bne.n	80077c2 <xQueueGenericSendFromISR+0x6a>
 80077ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077be:	2b01      	cmp	r3, #1
 80077c0:	d101      	bne.n	80077c6 <xQueueGenericSendFromISR+0x6e>
 80077c2:	2301      	movs	r3, #1
 80077c4:	e000      	b.n	80077c8 <xQueueGenericSendFromISR+0x70>
 80077c6:	2300      	movs	r3, #0
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d10a      	bne.n	80077e2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80077cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077d0:	f383 8811 	msr	BASEPRI, r3
 80077d4:	f3bf 8f6f 	isb	sy
 80077d8:	f3bf 8f4f 	dsb	sy
 80077dc:	623b      	str	r3, [r7, #32]
}
 80077de:	bf00      	nop
 80077e0:	e7fe      	b.n	80077e0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80077e2:	f001 ff29 	bl	8009638 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80077e6:	f3ef 8211 	mrs	r2, BASEPRI
 80077ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077ee:	f383 8811 	msr	BASEPRI, r3
 80077f2:	f3bf 8f6f 	isb	sy
 80077f6:	f3bf 8f4f 	dsb	sy
 80077fa:	61fa      	str	r2, [r7, #28]
 80077fc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80077fe:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007800:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007804:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007808:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800780a:	429a      	cmp	r2, r3
 800780c:	d302      	bcc.n	8007814 <xQueueGenericSendFromISR+0xbc>
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	2b02      	cmp	r3, #2
 8007812:	d12f      	bne.n	8007874 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007814:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007816:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800781a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800781e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007820:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007822:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007824:	683a      	ldr	r2, [r7, #0]
 8007826:	68b9      	ldr	r1, [r7, #8]
 8007828:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800782a:	f000 f911 	bl	8007a50 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800782e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8007832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007836:	d112      	bne.n	800785e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800783a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800783c:	2b00      	cmp	r3, #0
 800783e:	d016      	beq.n	800786e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007842:	3324      	adds	r3, #36	; 0x24
 8007844:	4618      	mov	r0, r3
 8007846:	f000 fef7 	bl	8008638 <xTaskRemoveFromEventList>
 800784a:	4603      	mov	r3, r0
 800784c:	2b00      	cmp	r3, #0
 800784e:	d00e      	beq.n	800786e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d00b      	beq.n	800786e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2201      	movs	r2, #1
 800785a:	601a      	str	r2, [r3, #0]
 800785c:	e007      	b.n	800786e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800785e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007862:	3301      	adds	r3, #1
 8007864:	b2db      	uxtb	r3, r3
 8007866:	b25a      	sxtb	r2, r3
 8007868:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800786a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800786e:	2301      	movs	r3, #1
 8007870:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8007872:	e001      	b.n	8007878 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007874:	2300      	movs	r3, #0
 8007876:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007878:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800787a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007882:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007884:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007886:	4618      	mov	r0, r3
 8007888:	3740      	adds	r7, #64	; 0x40
 800788a:	46bd      	mov	sp, r7
 800788c:	bd80      	pop	{r7, pc}
	...

08007890 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b08c      	sub	sp, #48	; 0x30
 8007894:	af00      	add	r7, sp, #0
 8007896:	60f8      	str	r0, [r7, #12]
 8007898:	60b9      	str	r1, [r7, #8]
 800789a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800789c:	2300      	movs	r3, #0
 800789e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80078a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d10a      	bne.n	80078c0 <xQueueReceive+0x30>
	__asm volatile
 80078aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078ae:	f383 8811 	msr	BASEPRI, r3
 80078b2:	f3bf 8f6f 	isb	sy
 80078b6:	f3bf 8f4f 	dsb	sy
 80078ba:	623b      	str	r3, [r7, #32]
}
 80078bc:	bf00      	nop
 80078be:	e7fe      	b.n	80078be <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d103      	bne.n	80078ce <xQueueReceive+0x3e>
 80078c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d101      	bne.n	80078d2 <xQueueReceive+0x42>
 80078ce:	2301      	movs	r3, #1
 80078d0:	e000      	b.n	80078d4 <xQueueReceive+0x44>
 80078d2:	2300      	movs	r3, #0
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d10a      	bne.n	80078ee <xQueueReceive+0x5e>
	__asm volatile
 80078d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078dc:	f383 8811 	msr	BASEPRI, r3
 80078e0:	f3bf 8f6f 	isb	sy
 80078e4:	f3bf 8f4f 	dsb	sy
 80078e8:	61fb      	str	r3, [r7, #28]
}
 80078ea:	bf00      	nop
 80078ec:	e7fe      	b.n	80078ec <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80078ee:	f001 f865 	bl	80089bc <xTaskGetSchedulerState>
 80078f2:	4603      	mov	r3, r0
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d102      	bne.n	80078fe <xQueueReceive+0x6e>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d101      	bne.n	8007902 <xQueueReceive+0x72>
 80078fe:	2301      	movs	r3, #1
 8007900:	e000      	b.n	8007904 <xQueueReceive+0x74>
 8007902:	2300      	movs	r3, #0
 8007904:	2b00      	cmp	r3, #0
 8007906:	d10a      	bne.n	800791e <xQueueReceive+0x8e>
	__asm volatile
 8007908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800790c:	f383 8811 	msr	BASEPRI, r3
 8007910:	f3bf 8f6f 	isb	sy
 8007914:	f3bf 8f4f 	dsb	sy
 8007918:	61bb      	str	r3, [r7, #24]
}
 800791a:	bf00      	nop
 800791c:	e7fe      	b.n	800791c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800791e:	f001 fda9 	bl	8009474 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007926:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800792a:	2b00      	cmp	r3, #0
 800792c:	d01f      	beq.n	800796e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800792e:	68b9      	ldr	r1, [r7, #8]
 8007930:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007932:	f000 f8f7 	bl	8007b24 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007938:	1e5a      	subs	r2, r3, #1
 800793a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800793c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800793e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007940:	691b      	ldr	r3, [r3, #16]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d00f      	beq.n	8007966 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007946:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007948:	3310      	adds	r3, #16
 800794a:	4618      	mov	r0, r3
 800794c:	f000 fe74 	bl	8008638 <xTaskRemoveFromEventList>
 8007950:	4603      	mov	r3, r0
 8007952:	2b00      	cmp	r3, #0
 8007954:	d007      	beq.n	8007966 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007956:	4b3d      	ldr	r3, [pc, #244]	; (8007a4c <xQueueReceive+0x1bc>)
 8007958:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800795c:	601a      	str	r2, [r3, #0]
 800795e:	f3bf 8f4f 	dsb	sy
 8007962:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007966:	f001 fdb5 	bl	80094d4 <vPortExitCritical>
				return pdPASS;
 800796a:	2301      	movs	r3, #1
 800796c:	e069      	b.n	8007a42 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d103      	bne.n	800797c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007974:	f001 fdae 	bl	80094d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007978:	2300      	movs	r3, #0
 800797a:	e062      	b.n	8007a42 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800797c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800797e:	2b00      	cmp	r3, #0
 8007980:	d106      	bne.n	8007990 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007982:	f107 0310 	add.w	r3, r7, #16
 8007986:	4618      	mov	r0, r3
 8007988:	f000 feba 	bl	8008700 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800798c:	2301      	movs	r3, #1
 800798e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007990:	f001 fda0 	bl	80094d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007994:	f000 fc26 	bl	80081e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007998:	f001 fd6c 	bl	8009474 <vPortEnterCritical>
 800799c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800799e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80079a2:	b25b      	sxtb	r3, r3
 80079a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079a8:	d103      	bne.n	80079b2 <xQueueReceive+0x122>
 80079aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079ac:	2200      	movs	r2, #0
 80079ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80079b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079b4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80079b8:	b25b      	sxtb	r3, r3
 80079ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079be:	d103      	bne.n	80079c8 <xQueueReceive+0x138>
 80079c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079c2:	2200      	movs	r2, #0
 80079c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80079c8:	f001 fd84 	bl	80094d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80079cc:	1d3a      	adds	r2, r7, #4
 80079ce:	f107 0310 	add.w	r3, r7, #16
 80079d2:	4611      	mov	r1, r2
 80079d4:	4618      	mov	r0, r3
 80079d6:	f000 fea9 	bl	800872c <xTaskCheckForTimeOut>
 80079da:	4603      	mov	r3, r0
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d123      	bne.n	8007a28 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80079e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80079e2:	f000 f917 	bl	8007c14 <prvIsQueueEmpty>
 80079e6:	4603      	mov	r3, r0
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d017      	beq.n	8007a1c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80079ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079ee:	3324      	adds	r3, #36	; 0x24
 80079f0:	687a      	ldr	r2, [r7, #4]
 80079f2:	4611      	mov	r1, r2
 80079f4:	4618      	mov	r0, r3
 80079f6:	f000 fdcf 	bl	8008598 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80079fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80079fc:	f000 f8b8 	bl	8007b70 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007a00:	f000 fbfe 	bl	8008200 <xTaskResumeAll>
 8007a04:	4603      	mov	r3, r0
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d189      	bne.n	800791e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007a0a:	4b10      	ldr	r3, [pc, #64]	; (8007a4c <xQueueReceive+0x1bc>)
 8007a0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a10:	601a      	str	r2, [r3, #0]
 8007a12:	f3bf 8f4f 	dsb	sy
 8007a16:	f3bf 8f6f 	isb	sy
 8007a1a:	e780      	b.n	800791e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007a1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007a1e:	f000 f8a7 	bl	8007b70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007a22:	f000 fbed 	bl	8008200 <xTaskResumeAll>
 8007a26:	e77a      	b.n	800791e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007a28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007a2a:	f000 f8a1 	bl	8007b70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007a2e:	f000 fbe7 	bl	8008200 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007a32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007a34:	f000 f8ee 	bl	8007c14 <prvIsQueueEmpty>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	f43f af6f 	beq.w	800791e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007a40:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007a42:	4618      	mov	r0, r3
 8007a44:	3730      	adds	r7, #48	; 0x30
 8007a46:	46bd      	mov	sp, r7
 8007a48:	bd80      	pop	{r7, pc}
 8007a4a:	bf00      	nop
 8007a4c:	e000ed04 	.word	0xe000ed04

08007a50 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b086      	sub	sp, #24
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	60f8      	str	r0, [r7, #12]
 8007a58:	60b9      	str	r1, [r7, #8]
 8007a5a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a64:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d10d      	bne.n	8007a8a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d14d      	bne.n	8007b12 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	f000 ffbc 	bl	80089f8 <xTaskPriorityDisinherit>
 8007a80:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	2200      	movs	r2, #0
 8007a86:	609a      	str	r2, [r3, #8]
 8007a88:	e043      	b.n	8007b12 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d119      	bne.n	8007ac4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	6858      	ldr	r0, [r3, #4]
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a98:	461a      	mov	r2, r3
 8007a9a:	68b9      	ldr	r1, [r7, #8]
 8007a9c:	f002 f919 	bl	8009cd2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	685a      	ldr	r2, [r3, #4]
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aa8:	441a      	add	r2, r3
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	685a      	ldr	r2, [r3, #4]
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	689b      	ldr	r3, [r3, #8]
 8007ab6:	429a      	cmp	r2, r3
 8007ab8:	d32b      	bcc.n	8007b12 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681a      	ldr	r2, [r3, #0]
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	605a      	str	r2, [r3, #4]
 8007ac2:	e026      	b.n	8007b12 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	68d8      	ldr	r0, [r3, #12]
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007acc:	461a      	mov	r2, r3
 8007ace:	68b9      	ldr	r1, [r7, #8]
 8007ad0:	f002 f8ff 	bl	8009cd2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	68da      	ldr	r2, [r3, #12]
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007adc:	425b      	negs	r3, r3
 8007ade:	441a      	add	r2, r3
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	68da      	ldr	r2, [r3, #12]
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	429a      	cmp	r2, r3
 8007aee:	d207      	bcs.n	8007b00 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	689a      	ldr	r2, [r3, #8]
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007af8:	425b      	negs	r3, r3
 8007afa:	441a      	add	r2, r3
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2b02      	cmp	r3, #2
 8007b04:	d105      	bne.n	8007b12 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d002      	beq.n	8007b12 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007b0c:	693b      	ldr	r3, [r7, #16]
 8007b0e:	3b01      	subs	r3, #1
 8007b10:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007b12:	693b      	ldr	r3, [r7, #16]
 8007b14:	1c5a      	adds	r2, r3, #1
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007b1a:	697b      	ldr	r3, [r7, #20]
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	3718      	adds	r7, #24
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}

08007b24 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b082      	sub	sp, #8
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
 8007b2c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d018      	beq.n	8007b68 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	68da      	ldr	r2, [r3, #12]
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b3e:	441a      	add	r2, r3
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	68da      	ldr	r2, [r3, #12]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	689b      	ldr	r3, [r3, #8]
 8007b4c:	429a      	cmp	r2, r3
 8007b4e:	d303      	bcc.n	8007b58 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681a      	ldr	r2, [r3, #0]
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	68d9      	ldr	r1, [r3, #12]
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b60:	461a      	mov	r2, r3
 8007b62:	6838      	ldr	r0, [r7, #0]
 8007b64:	f002 f8b5 	bl	8009cd2 <memcpy>
	}
}
 8007b68:	bf00      	nop
 8007b6a:	3708      	adds	r7, #8
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	bd80      	pop	{r7, pc}

08007b70 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b084      	sub	sp, #16
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007b78:	f001 fc7c 	bl	8009474 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007b82:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007b84:	e011      	b.n	8007baa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d012      	beq.n	8007bb4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	3324      	adds	r3, #36	; 0x24
 8007b92:	4618      	mov	r0, r3
 8007b94:	f000 fd50 	bl	8008638 <xTaskRemoveFromEventList>
 8007b98:	4603      	mov	r3, r0
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d001      	beq.n	8007ba2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007b9e:	f000 fe27 	bl	80087f0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007ba2:	7bfb      	ldrb	r3, [r7, #15]
 8007ba4:	3b01      	subs	r3, #1
 8007ba6:	b2db      	uxtb	r3, r3
 8007ba8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007baa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	dce9      	bgt.n	8007b86 <prvUnlockQueue+0x16>
 8007bb2:	e000      	b.n	8007bb6 <prvUnlockQueue+0x46>
					break;
 8007bb4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	22ff      	movs	r2, #255	; 0xff
 8007bba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007bbe:	f001 fc89 	bl	80094d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007bc2:	f001 fc57 	bl	8009474 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007bcc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007bce:	e011      	b.n	8007bf4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	691b      	ldr	r3, [r3, #16]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d012      	beq.n	8007bfe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	3310      	adds	r3, #16
 8007bdc:	4618      	mov	r0, r3
 8007bde:	f000 fd2b 	bl	8008638 <xTaskRemoveFromEventList>
 8007be2:	4603      	mov	r3, r0
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d001      	beq.n	8007bec <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007be8:	f000 fe02 	bl	80087f0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007bec:	7bbb      	ldrb	r3, [r7, #14]
 8007bee:	3b01      	subs	r3, #1
 8007bf0:	b2db      	uxtb	r3, r3
 8007bf2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007bf4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	dce9      	bgt.n	8007bd0 <prvUnlockQueue+0x60>
 8007bfc:	e000      	b.n	8007c00 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007bfe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	22ff      	movs	r2, #255	; 0xff
 8007c04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007c08:	f001 fc64 	bl	80094d4 <vPortExitCritical>
}
 8007c0c:	bf00      	nop
 8007c0e:	3710      	adds	r7, #16
 8007c10:	46bd      	mov	sp, r7
 8007c12:	bd80      	pop	{r7, pc}

08007c14 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b084      	sub	sp, #16
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007c1c:	f001 fc2a 	bl	8009474 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d102      	bne.n	8007c2e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007c28:	2301      	movs	r3, #1
 8007c2a:	60fb      	str	r3, [r7, #12]
 8007c2c:	e001      	b.n	8007c32 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007c2e:	2300      	movs	r3, #0
 8007c30:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007c32:	f001 fc4f 	bl	80094d4 <vPortExitCritical>

	return xReturn;
 8007c36:	68fb      	ldr	r3, [r7, #12]
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	3710      	adds	r7, #16
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bd80      	pop	{r7, pc}

08007c40 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b084      	sub	sp, #16
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007c48:	f001 fc14 	bl	8009474 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c54:	429a      	cmp	r2, r3
 8007c56:	d102      	bne.n	8007c5e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007c58:	2301      	movs	r3, #1
 8007c5a:	60fb      	str	r3, [r7, #12]
 8007c5c:	e001      	b.n	8007c62 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007c5e:	2300      	movs	r3, #0
 8007c60:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007c62:	f001 fc37 	bl	80094d4 <vPortExitCritical>

	return xReturn;
 8007c66:	68fb      	ldr	r3, [r7, #12]
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	3710      	adds	r7, #16
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	bd80      	pop	{r7, pc}

08007c70 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007c70:	b480      	push	{r7}
 8007c72:	b085      	sub	sp, #20
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
 8007c78:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	60fb      	str	r3, [r7, #12]
 8007c7e:	e014      	b.n	8007caa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007c80:	4a0f      	ldr	r2, [pc, #60]	; (8007cc0 <vQueueAddToRegistry+0x50>)
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d10b      	bne.n	8007ca4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007c8c:	490c      	ldr	r1, [pc, #48]	; (8007cc0 <vQueueAddToRegistry+0x50>)
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	683a      	ldr	r2, [r7, #0]
 8007c92:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007c96:	4a0a      	ldr	r2, [pc, #40]	; (8007cc0 <vQueueAddToRegistry+0x50>)
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	00db      	lsls	r3, r3, #3
 8007c9c:	4413      	add	r3, r2
 8007c9e:	687a      	ldr	r2, [r7, #4]
 8007ca0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007ca2:	e006      	b.n	8007cb2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	3301      	adds	r3, #1
 8007ca8:	60fb      	str	r3, [r7, #12]
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	2b07      	cmp	r3, #7
 8007cae:	d9e7      	bls.n	8007c80 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007cb0:	bf00      	nop
 8007cb2:	bf00      	nop
 8007cb4:	3714      	adds	r7, #20
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbc:	4770      	bx	lr
 8007cbe:	bf00      	nop
 8007cc0:	20000bf8 	.word	0x20000bf8

08007cc4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b086      	sub	sp, #24
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	60f8      	str	r0, [r7, #12]
 8007ccc:	60b9      	str	r1, [r7, #8]
 8007cce:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007cd4:	f001 fbce 	bl	8009474 <vPortEnterCritical>
 8007cd8:	697b      	ldr	r3, [r7, #20]
 8007cda:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007cde:	b25b      	sxtb	r3, r3
 8007ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ce4:	d103      	bne.n	8007cee <vQueueWaitForMessageRestricted+0x2a>
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007cee:	697b      	ldr	r3, [r7, #20]
 8007cf0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007cf4:	b25b      	sxtb	r3, r3
 8007cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cfa:	d103      	bne.n	8007d04 <vQueueWaitForMessageRestricted+0x40>
 8007cfc:	697b      	ldr	r3, [r7, #20]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007d04:	f001 fbe6 	bl	80094d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007d08:	697b      	ldr	r3, [r7, #20]
 8007d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d106      	bne.n	8007d1e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007d10:	697b      	ldr	r3, [r7, #20]
 8007d12:	3324      	adds	r3, #36	; 0x24
 8007d14:	687a      	ldr	r2, [r7, #4]
 8007d16:	68b9      	ldr	r1, [r7, #8]
 8007d18:	4618      	mov	r0, r3
 8007d1a:	f000 fc61 	bl	80085e0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007d1e:	6978      	ldr	r0, [r7, #20]
 8007d20:	f7ff ff26 	bl	8007b70 <prvUnlockQueue>
	}
 8007d24:	bf00      	nop
 8007d26:	3718      	adds	r7, #24
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	bd80      	pop	{r7, pc}

08007d2c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b08e      	sub	sp, #56	; 0x38
 8007d30:	af04      	add	r7, sp, #16
 8007d32:	60f8      	str	r0, [r7, #12]
 8007d34:	60b9      	str	r1, [r7, #8]
 8007d36:	607a      	str	r2, [r7, #4]
 8007d38:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007d3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d10a      	bne.n	8007d56 <xTaskCreateStatic+0x2a>
	__asm volatile
 8007d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d44:	f383 8811 	msr	BASEPRI, r3
 8007d48:	f3bf 8f6f 	isb	sy
 8007d4c:	f3bf 8f4f 	dsb	sy
 8007d50:	623b      	str	r3, [r7, #32]
}
 8007d52:	bf00      	nop
 8007d54:	e7fe      	b.n	8007d54 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007d56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d10a      	bne.n	8007d72 <xTaskCreateStatic+0x46>
	__asm volatile
 8007d5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d60:	f383 8811 	msr	BASEPRI, r3
 8007d64:	f3bf 8f6f 	isb	sy
 8007d68:	f3bf 8f4f 	dsb	sy
 8007d6c:	61fb      	str	r3, [r7, #28]
}
 8007d6e:	bf00      	nop
 8007d70:	e7fe      	b.n	8007d70 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007d72:	23bc      	movs	r3, #188	; 0xbc
 8007d74:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007d76:	693b      	ldr	r3, [r7, #16]
 8007d78:	2bbc      	cmp	r3, #188	; 0xbc
 8007d7a:	d00a      	beq.n	8007d92 <xTaskCreateStatic+0x66>
	__asm volatile
 8007d7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d80:	f383 8811 	msr	BASEPRI, r3
 8007d84:	f3bf 8f6f 	isb	sy
 8007d88:	f3bf 8f4f 	dsb	sy
 8007d8c:	61bb      	str	r3, [r7, #24]
}
 8007d8e:	bf00      	nop
 8007d90:	e7fe      	b.n	8007d90 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007d92:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007d94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d01e      	beq.n	8007dd8 <xTaskCreateStatic+0xac>
 8007d9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d01b      	beq.n	8007dd8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007da0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007da2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007da6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007da8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dac:	2202      	movs	r2, #2
 8007dae:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007db2:	2300      	movs	r3, #0
 8007db4:	9303      	str	r3, [sp, #12]
 8007db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007db8:	9302      	str	r3, [sp, #8]
 8007dba:	f107 0314 	add.w	r3, r7, #20
 8007dbe:	9301      	str	r3, [sp, #4]
 8007dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dc2:	9300      	str	r3, [sp, #0]
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	687a      	ldr	r2, [r7, #4]
 8007dc8:	68b9      	ldr	r1, [r7, #8]
 8007dca:	68f8      	ldr	r0, [r7, #12]
 8007dcc:	f000 f850 	bl	8007e70 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007dd0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007dd2:	f000 f8f3 	bl	8007fbc <prvAddNewTaskToReadyList>
 8007dd6:	e001      	b.n	8007ddc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007dd8:	2300      	movs	r3, #0
 8007dda:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007ddc:	697b      	ldr	r3, [r7, #20]
	}
 8007dde:	4618      	mov	r0, r3
 8007de0:	3728      	adds	r7, #40	; 0x28
 8007de2:	46bd      	mov	sp, r7
 8007de4:	bd80      	pop	{r7, pc}

08007de6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007de6:	b580      	push	{r7, lr}
 8007de8:	b08c      	sub	sp, #48	; 0x30
 8007dea:	af04      	add	r7, sp, #16
 8007dec:	60f8      	str	r0, [r7, #12]
 8007dee:	60b9      	str	r1, [r7, #8]
 8007df0:	603b      	str	r3, [r7, #0]
 8007df2:	4613      	mov	r3, r2
 8007df4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007df6:	88fb      	ldrh	r3, [r7, #6]
 8007df8:	009b      	lsls	r3, r3, #2
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	f001 fc5c 	bl	80096b8 <pvPortMalloc>
 8007e00:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007e02:	697b      	ldr	r3, [r7, #20]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d00e      	beq.n	8007e26 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007e08:	20bc      	movs	r0, #188	; 0xbc
 8007e0a:	f001 fc55 	bl	80096b8 <pvPortMalloc>
 8007e0e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007e10:	69fb      	ldr	r3, [r7, #28]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d003      	beq.n	8007e1e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007e16:	69fb      	ldr	r3, [r7, #28]
 8007e18:	697a      	ldr	r2, [r7, #20]
 8007e1a:	631a      	str	r2, [r3, #48]	; 0x30
 8007e1c:	e005      	b.n	8007e2a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007e1e:	6978      	ldr	r0, [r7, #20]
 8007e20:	f001 fd16 	bl	8009850 <vPortFree>
 8007e24:	e001      	b.n	8007e2a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007e26:	2300      	movs	r3, #0
 8007e28:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007e2a:	69fb      	ldr	r3, [r7, #28]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d017      	beq.n	8007e60 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007e30:	69fb      	ldr	r3, [r7, #28]
 8007e32:	2200      	movs	r2, #0
 8007e34:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007e38:	88fa      	ldrh	r2, [r7, #6]
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	9303      	str	r3, [sp, #12]
 8007e3e:	69fb      	ldr	r3, [r7, #28]
 8007e40:	9302      	str	r3, [sp, #8]
 8007e42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e44:	9301      	str	r3, [sp, #4]
 8007e46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e48:	9300      	str	r3, [sp, #0]
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	68b9      	ldr	r1, [r7, #8]
 8007e4e:	68f8      	ldr	r0, [r7, #12]
 8007e50:	f000 f80e 	bl	8007e70 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007e54:	69f8      	ldr	r0, [r7, #28]
 8007e56:	f000 f8b1 	bl	8007fbc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	61bb      	str	r3, [r7, #24]
 8007e5e:	e002      	b.n	8007e66 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007e60:	f04f 33ff 	mov.w	r3, #4294967295
 8007e64:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007e66:	69bb      	ldr	r3, [r7, #24]
	}
 8007e68:	4618      	mov	r0, r3
 8007e6a:	3720      	adds	r7, #32
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}

08007e70 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b088      	sub	sp, #32
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	60f8      	str	r0, [r7, #12]
 8007e78:	60b9      	str	r1, [r7, #8]
 8007e7a:	607a      	str	r2, [r7, #4]
 8007e7c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007e7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e80:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	009b      	lsls	r3, r3, #2
 8007e86:	461a      	mov	r2, r3
 8007e88:	21a5      	movs	r1, #165	; 0xa5
 8007e8a:	f001 ff30 	bl	8009cee <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007e98:	3b01      	subs	r3, #1
 8007e9a:	009b      	lsls	r3, r3, #2
 8007e9c:	4413      	add	r3, r2
 8007e9e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007ea0:	69bb      	ldr	r3, [r7, #24]
 8007ea2:	f023 0307 	bic.w	r3, r3, #7
 8007ea6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007ea8:	69bb      	ldr	r3, [r7, #24]
 8007eaa:	f003 0307 	and.w	r3, r3, #7
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d00a      	beq.n	8007ec8 <prvInitialiseNewTask+0x58>
	__asm volatile
 8007eb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eb6:	f383 8811 	msr	BASEPRI, r3
 8007eba:	f3bf 8f6f 	isb	sy
 8007ebe:	f3bf 8f4f 	dsb	sy
 8007ec2:	617b      	str	r3, [r7, #20]
}
 8007ec4:	bf00      	nop
 8007ec6:	e7fe      	b.n	8007ec6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007ec8:	68bb      	ldr	r3, [r7, #8]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d01f      	beq.n	8007f0e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007ece:	2300      	movs	r3, #0
 8007ed0:	61fb      	str	r3, [r7, #28]
 8007ed2:	e012      	b.n	8007efa <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007ed4:	68ba      	ldr	r2, [r7, #8]
 8007ed6:	69fb      	ldr	r3, [r7, #28]
 8007ed8:	4413      	add	r3, r2
 8007eda:	7819      	ldrb	r1, [r3, #0]
 8007edc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ede:	69fb      	ldr	r3, [r7, #28]
 8007ee0:	4413      	add	r3, r2
 8007ee2:	3334      	adds	r3, #52	; 0x34
 8007ee4:	460a      	mov	r2, r1
 8007ee6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007ee8:	68ba      	ldr	r2, [r7, #8]
 8007eea:	69fb      	ldr	r3, [r7, #28]
 8007eec:	4413      	add	r3, r2
 8007eee:	781b      	ldrb	r3, [r3, #0]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d006      	beq.n	8007f02 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007ef4:	69fb      	ldr	r3, [r7, #28]
 8007ef6:	3301      	adds	r3, #1
 8007ef8:	61fb      	str	r3, [r7, #28]
 8007efa:	69fb      	ldr	r3, [r7, #28]
 8007efc:	2b0f      	cmp	r3, #15
 8007efe:	d9e9      	bls.n	8007ed4 <prvInitialiseNewTask+0x64>
 8007f00:	e000      	b.n	8007f04 <prvInitialiseNewTask+0x94>
			{
				break;
 8007f02:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f06:	2200      	movs	r2, #0
 8007f08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007f0c:	e003      	b.n	8007f16 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f10:	2200      	movs	r2, #0
 8007f12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007f16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f18:	2b37      	cmp	r3, #55	; 0x37
 8007f1a:	d901      	bls.n	8007f20 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007f1c:	2337      	movs	r3, #55	; 0x37
 8007f1e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f22:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007f24:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f28:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007f2a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f2e:	2200      	movs	r2, #0
 8007f30:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007f32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f34:	3304      	adds	r3, #4
 8007f36:	4618      	mov	r0, r3
 8007f38:	f7ff f93e 	bl	80071b8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007f3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f3e:	3318      	adds	r3, #24
 8007f40:	4618      	mov	r0, r3
 8007f42:	f7ff f939 	bl	80071b8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007f4a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f4e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007f52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f54:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007f5a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007f5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f5e:	2200      	movs	r2, #0
 8007f60:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007f64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f66:	2200      	movs	r2, #0
 8007f68:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f6e:	3354      	adds	r3, #84	; 0x54
 8007f70:	2260      	movs	r2, #96	; 0x60
 8007f72:	2100      	movs	r1, #0
 8007f74:	4618      	mov	r0, r3
 8007f76:	f001 feba 	bl	8009cee <memset>
 8007f7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f7c:	4a0c      	ldr	r2, [pc, #48]	; (8007fb0 <prvInitialiseNewTask+0x140>)
 8007f7e:	659a      	str	r2, [r3, #88]	; 0x58
 8007f80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f82:	4a0c      	ldr	r2, [pc, #48]	; (8007fb4 <prvInitialiseNewTask+0x144>)
 8007f84:	65da      	str	r2, [r3, #92]	; 0x5c
 8007f86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f88:	4a0b      	ldr	r2, [pc, #44]	; (8007fb8 <prvInitialiseNewTask+0x148>)
 8007f8a:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007f8c:	683a      	ldr	r2, [r7, #0]
 8007f8e:	68f9      	ldr	r1, [r7, #12]
 8007f90:	69b8      	ldr	r0, [r7, #24]
 8007f92:	f001 f941 	bl	8009218 <pxPortInitialiseStack>
 8007f96:	4602      	mov	r2, r0
 8007f98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f9a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007f9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d002      	beq.n	8007fa8 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007fa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fa4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007fa6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007fa8:	bf00      	nop
 8007faa:	3720      	adds	r7, #32
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}
 8007fb0:	0800cc74 	.word	0x0800cc74
 8007fb4:	0800cc94 	.word	0x0800cc94
 8007fb8:	0800cc54 	.word	0x0800cc54

08007fbc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b082      	sub	sp, #8
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007fc4:	f001 fa56 	bl	8009474 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007fc8:	4b2d      	ldr	r3, [pc, #180]	; (8008080 <prvAddNewTaskToReadyList+0xc4>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	3301      	adds	r3, #1
 8007fce:	4a2c      	ldr	r2, [pc, #176]	; (8008080 <prvAddNewTaskToReadyList+0xc4>)
 8007fd0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007fd2:	4b2c      	ldr	r3, [pc, #176]	; (8008084 <prvAddNewTaskToReadyList+0xc8>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d109      	bne.n	8007fee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007fda:	4a2a      	ldr	r2, [pc, #168]	; (8008084 <prvAddNewTaskToReadyList+0xc8>)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007fe0:	4b27      	ldr	r3, [pc, #156]	; (8008080 <prvAddNewTaskToReadyList+0xc4>)
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	2b01      	cmp	r3, #1
 8007fe6:	d110      	bne.n	800800a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007fe8:	f000 fc26 	bl	8008838 <prvInitialiseTaskLists>
 8007fec:	e00d      	b.n	800800a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007fee:	4b26      	ldr	r3, [pc, #152]	; (8008088 <prvAddNewTaskToReadyList+0xcc>)
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d109      	bne.n	800800a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007ff6:	4b23      	ldr	r3, [pc, #140]	; (8008084 <prvAddNewTaskToReadyList+0xc8>)
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008000:	429a      	cmp	r2, r3
 8008002:	d802      	bhi.n	800800a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008004:	4a1f      	ldr	r2, [pc, #124]	; (8008084 <prvAddNewTaskToReadyList+0xc8>)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800800a:	4b20      	ldr	r3, [pc, #128]	; (800808c <prvAddNewTaskToReadyList+0xd0>)
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	3301      	adds	r3, #1
 8008010:	4a1e      	ldr	r2, [pc, #120]	; (800808c <prvAddNewTaskToReadyList+0xd0>)
 8008012:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008014:	4b1d      	ldr	r3, [pc, #116]	; (800808c <prvAddNewTaskToReadyList+0xd0>)
 8008016:	681a      	ldr	r2, [r3, #0]
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008020:	4b1b      	ldr	r3, [pc, #108]	; (8008090 <prvAddNewTaskToReadyList+0xd4>)
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	429a      	cmp	r2, r3
 8008026:	d903      	bls.n	8008030 <prvAddNewTaskToReadyList+0x74>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800802c:	4a18      	ldr	r2, [pc, #96]	; (8008090 <prvAddNewTaskToReadyList+0xd4>)
 800802e:	6013      	str	r3, [r2, #0]
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008034:	4613      	mov	r3, r2
 8008036:	009b      	lsls	r3, r3, #2
 8008038:	4413      	add	r3, r2
 800803a:	009b      	lsls	r3, r3, #2
 800803c:	4a15      	ldr	r2, [pc, #84]	; (8008094 <prvAddNewTaskToReadyList+0xd8>)
 800803e:	441a      	add	r2, r3
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	3304      	adds	r3, #4
 8008044:	4619      	mov	r1, r3
 8008046:	4610      	mov	r0, r2
 8008048:	f7ff f8c3 	bl	80071d2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800804c:	f001 fa42 	bl	80094d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008050:	4b0d      	ldr	r3, [pc, #52]	; (8008088 <prvAddNewTaskToReadyList+0xcc>)
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d00e      	beq.n	8008076 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008058:	4b0a      	ldr	r3, [pc, #40]	; (8008084 <prvAddNewTaskToReadyList+0xc8>)
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008062:	429a      	cmp	r2, r3
 8008064:	d207      	bcs.n	8008076 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008066:	4b0c      	ldr	r3, [pc, #48]	; (8008098 <prvAddNewTaskToReadyList+0xdc>)
 8008068:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800806c:	601a      	str	r2, [r3, #0]
 800806e:	f3bf 8f4f 	dsb	sy
 8008072:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008076:	bf00      	nop
 8008078:	3708      	adds	r7, #8
 800807a:	46bd      	mov	sp, r7
 800807c:	bd80      	pop	{r7, pc}
 800807e:	bf00      	nop
 8008080:	2000110c 	.word	0x2000110c
 8008084:	20000c38 	.word	0x20000c38
 8008088:	20001118 	.word	0x20001118
 800808c:	20001128 	.word	0x20001128
 8008090:	20001114 	.word	0x20001114
 8008094:	20000c3c 	.word	0x20000c3c
 8008098:	e000ed04 	.word	0xe000ed04

0800809c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800809c:	b580      	push	{r7, lr}
 800809e:	b084      	sub	sp, #16
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80080a4:	2300      	movs	r3, #0
 80080a6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d017      	beq.n	80080de <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80080ae:	4b13      	ldr	r3, [pc, #76]	; (80080fc <vTaskDelay+0x60>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d00a      	beq.n	80080cc <vTaskDelay+0x30>
	__asm volatile
 80080b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080ba:	f383 8811 	msr	BASEPRI, r3
 80080be:	f3bf 8f6f 	isb	sy
 80080c2:	f3bf 8f4f 	dsb	sy
 80080c6:	60bb      	str	r3, [r7, #8]
}
 80080c8:	bf00      	nop
 80080ca:	e7fe      	b.n	80080ca <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80080cc:	f000 f88a 	bl	80081e4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80080d0:	2100      	movs	r1, #0
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	f000 fcfe 	bl	8008ad4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80080d8:	f000 f892 	bl	8008200 <xTaskResumeAll>
 80080dc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d107      	bne.n	80080f4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80080e4:	4b06      	ldr	r3, [pc, #24]	; (8008100 <vTaskDelay+0x64>)
 80080e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80080ea:	601a      	str	r2, [r3, #0]
 80080ec:	f3bf 8f4f 	dsb	sy
 80080f0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80080f4:	bf00      	nop
 80080f6:	3710      	adds	r7, #16
 80080f8:	46bd      	mov	sp, r7
 80080fa:	bd80      	pop	{r7, pc}
 80080fc:	20001134 	.word	0x20001134
 8008100:	e000ed04 	.word	0xe000ed04

08008104 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008104:	b580      	push	{r7, lr}
 8008106:	b08a      	sub	sp, #40	; 0x28
 8008108:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800810a:	2300      	movs	r3, #0
 800810c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800810e:	2300      	movs	r3, #0
 8008110:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008112:	463a      	mov	r2, r7
 8008114:	1d39      	adds	r1, r7, #4
 8008116:	f107 0308 	add.w	r3, r7, #8
 800811a:	4618      	mov	r0, r3
 800811c:	f7fe fff8 	bl	8007110 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008120:	6839      	ldr	r1, [r7, #0]
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	68ba      	ldr	r2, [r7, #8]
 8008126:	9202      	str	r2, [sp, #8]
 8008128:	9301      	str	r3, [sp, #4]
 800812a:	2300      	movs	r3, #0
 800812c:	9300      	str	r3, [sp, #0]
 800812e:	2300      	movs	r3, #0
 8008130:	460a      	mov	r2, r1
 8008132:	4924      	ldr	r1, [pc, #144]	; (80081c4 <vTaskStartScheduler+0xc0>)
 8008134:	4824      	ldr	r0, [pc, #144]	; (80081c8 <vTaskStartScheduler+0xc4>)
 8008136:	f7ff fdf9 	bl	8007d2c <xTaskCreateStatic>
 800813a:	4603      	mov	r3, r0
 800813c:	4a23      	ldr	r2, [pc, #140]	; (80081cc <vTaskStartScheduler+0xc8>)
 800813e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008140:	4b22      	ldr	r3, [pc, #136]	; (80081cc <vTaskStartScheduler+0xc8>)
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d002      	beq.n	800814e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008148:	2301      	movs	r3, #1
 800814a:	617b      	str	r3, [r7, #20]
 800814c:	e001      	b.n	8008152 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800814e:	2300      	movs	r3, #0
 8008150:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008152:	697b      	ldr	r3, [r7, #20]
 8008154:	2b01      	cmp	r3, #1
 8008156:	d102      	bne.n	800815e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008158:	f000 fd10 	bl	8008b7c <xTimerCreateTimerTask>
 800815c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800815e:	697b      	ldr	r3, [r7, #20]
 8008160:	2b01      	cmp	r3, #1
 8008162:	d11b      	bne.n	800819c <vTaskStartScheduler+0x98>
	__asm volatile
 8008164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008168:	f383 8811 	msr	BASEPRI, r3
 800816c:	f3bf 8f6f 	isb	sy
 8008170:	f3bf 8f4f 	dsb	sy
 8008174:	613b      	str	r3, [r7, #16]
}
 8008176:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008178:	4b15      	ldr	r3, [pc, #84]	; (80081d0 <vTaskStartScheduler+0xcc>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	3354      	adds	r3, #84	; 0x54
 800817e:	4a15      	ldr	r2, [pc, #84]	; (80081d4 <vTaskStartScheduler+0xd0>)
 8008180:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008182:	4b15      	ldr	r3, [pc, #84]	; (80081d8 <vTaskStartScheduler+0xd4>)
 8008184:	f04f 32ff 	mov.w	r2, #4294967295
 8008188:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800818a:	4b14      	ldr	r3, [pc, #80]	; (80081dc <vTaskStartScheduler+0xd8>)
 800818c:	2201      	movs	r2, #1
 800818e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008190:	4b13      	ldr	r3, [pc, #76]	; (80081e0 <vTaskStartScheduler+0xdc>)
 8008192:	2200      	movs	r2, #0
 8008194:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008196:	f001 f8cb 	bl	8009330 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800819a:	e00e      	b.n	80081ba <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800819c:	697b      	ldr	r3, [r7, #20]
 800819e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081a2:	d10a      	bne.n	80081ba <vTaskStartScheduler+0xb6>
	__asm volatile
 80081a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081a8:	f383 8811 	msr	BASEPRI, r3
 80081ac:	f3bf 8f6f 	isb	sy
 80081b0:	f3bf 8f4f 	dsb	sy
 80081b4:	60fb      	str	r3, [r7, #12]
}
 80081b6:	bf00      	nop
 80081b8:	e7fe      	b.n	80081b8 <vTaskStartScheduler+0xb4>
}
 80081ba:	bf00      	nop
 80081bc:	3718      	adds	r7, #24
 80081be:	46bd      	mov	sp, r7
 80081c0:	bd80      	pop	{r7, pc}
 80081c2:	bf00      	nop
 80081c4:	0800cb8c 	.word	0x0800cb8c
 80081c8:	08008809 	.word	0x08008809
 80081cc:	20001130 	.word	0x20001130
 80081d0:	20000c38 	.word	0x20000c38
 80081d4:	20000010 	.word	0x20000010
 80081d8:	2000112c 	.word	0x2000112c
 80081dc:	20001118 	.word	0x20001118
 80081e0:	20001110 	.word	0x20001110

080081e4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80081e4:	b480      	push	{r7}
 80081e6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80081e8:	4b04      	ldr	r3, [pc, #16]	; (80081fc <vTaskSuspendAll+0x18>)
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	3301      	adds	r3, #1
 80081ee:	4a03      	ldr	r2, [pc, #12]	; (80081fc <vTaskSuspendAll+0x18>)
 80081f0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80081f2:	bf00      	nop
 80081f4:	46bd      	mov	sp, r7
 80081f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fa:	4770      	bx	lr
 80081fc:	20001134 	.word	0x20001134

08008200 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b084      	sub	sp, #16
 8008204:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008206:	2300      	movs	r3, #0
 8008208:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800820a:	2300      	movs	r3, #0
 800820c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800820e:	4b42      	ldr	r3, [pc, #264]	; (8008318 <xTaskResumeAll+0x118>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d10a      	bne.n	800822c <xTaskResumeAll+0x2c>
	__asm volatile
 8008216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800821a:	f383 8811 	msr	BASEPRI, r3
 800821e:	f3bf 8f6f 	isb	sy
 8008222:	f3bf 8f4f 	dsb	sy
 8008226:	603b      	str	r3, [r7, #0]
}
 8008228:	bf00      	nop
 800822a:	e7fe      	b.n	800822a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800822c:	f001 f922 	bl	8009474 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008230:	4b39      	ldr	r3, [pc, #228]	; (8008318 <xTaskResumeAll+0x118>)
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	3b01      	subs	r3, #1
 8008236:	4a38      	ldr	r2, [pc, #224]	; (8008318 <xTaskResumeAll+0x118>)
 8008238:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800823a:	4b37      	ldr	r3, [pc, #220]	; (8008318 <xTaskResumeAll+0x118>)
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d162      	bne.n	8008308 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008242:	4b36      	ldr	r3, [pc, #216]	; (800831c <xTaskResumeAll+0x11c>)
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d05e      	beq.n	8008308 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800824a:	e02f      	b.n	80082ac <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800824c:	4b34      	ldr	r3, [pc, #208]	; (8008320 <xTaskResumeAll+0x120>)
 800824e:	68db      	ldr	r3, [r3, #12]
 8008250:	68db      	ldr	r3, [r3, #12]
 8008252:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	3318      	adds	r3, #24
 8008258:	4618      	mov	r0, r3
 800825a:	f7ff f817 	bl	800728c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	3304      	adds	r3, #4
 8008262:	4618      	mov	r0, r3
 8008264:	f7ff f812 	bl	800728c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800826c:	4b2d      	ldr	r3, [pc, #180]	; (8008324 <xTaskResumeAll+0x124>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	429a      	cmp	r2, r3
 8008272:	d903      	bls.n	800827c <xTaskResumeAll+0x7c>
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008278:	4a2a      	ldr	r2, [pc, #168]	; (8008324 <xTaskResumeAll+0x124>)
 800827a:	6013      	str	r3, [r2, #0]
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008280:	4613      	mov	r3, r2
 8008282:	009b      	lsls	r3, r3, #2
 8008284:	4413      	add	r3, r2
 8008286:	009b      	lsls	r3, r3, #2
 8008288:	4a27      	ldr	r2, [pc, #156]	; (8008328 <xTaskResumeAll+0x128>)
 800828a:	441a      	add	r2, r3
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	3304      	adds	r3, #4
 8008290:	4619      	mov	r1, r3
 8008292:	4610      	mov	r0, r2
 8008294:	f7fe ff9d 	bl	80071d2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800829c:	4b23      	ldr	r3, [pc, #140]	; (800832c <xTaskResumeAll+0x12c>)
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082a2:	429a      	cmp	r2, r3
 80082a4:	d302      	bcc.n	80082ac <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80082a6:	4b22      	ldr	r3, [pc, #136]	; (8008330 <xTaskResumeAll+0x130>)
 80082a8:	2201      	movs	r2, #1
 80082aa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80082ac:	4b1c      	ldr	r3, [pc, #112]	; (8008320 <xTaskResumeAll+0x120>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d1cb      	bne.n	800824c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d001      	beq.n	80082be <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80082ba:	f000 fb5f 	bl	800897c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80082be:	4b1d      	ldr	r3, [pc, #116]	; (8008334 <xTaskResumeAll+0x134>)
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d010      	beq.n	80082ec <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80082ca:	f000 f847 	bl	800835c <xTaskIncrementTick>
 80082ce:	4603      	mov	r3, r0
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d002      	beq.n	80082da <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80082d4:	4b16      	ldr	r3, [pc, #88]	; (8008330 <xTaskResumeAll+0x130>)
 80082d6:	2201      	movs	r2, #1
 80082d8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	3b01      	subs	r3, #1
 80082de:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d1f1      	bne.n	80082ca <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80082e6:	4b13      	ldr	r3, [pc, #76]	; (8008334 <xTaskResumeAll+0x134>)
 80082e8:	2200      	movs	r2, #0
 80082ea:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80082ec:	4b10      	ldr	r3, [pc, #64]	; (8008330 <xTaskResumeAll+0x130>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d009      	beq.n	8008308 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80082f4:	2301      	movs	r3, #1
 80082f6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80082f8:	4b0f      	ldr	r3, [pc, #60]	; (8008338 <xTaskResumeAll+0x138>)
 80082fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082fe:	601a      	str	r2, [r3, #0]
 8008300:	f3bf 8f4f 	dsb	sy
 8008304:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008308:	f001 f8e4 	bl	80094d4 <vPortExitCritical>

	return xAlreadyYielded;
 800830c:	68bb      	ldr	r3, [r7, #8]
}
 800830e:	4618      	mov	r0, r3
 8008310:	3710      	adds	r7, #16
 8008312:	46bd      	mov	sp, r7
 8008314:	bd80      	pop	{r7, pc}
 8008316:	bf00      	nop
 8008318:	20001134 	.word	0x20001134
 800831c:	2000110c 	.word	0x2000110c
 8008320:	200010cc 	.word	0x200010cc
 8008324:	20001114 	.word	0x20001114
 8008328:	20000c3c 	.word	0x20000c3c
 800832c:	20000c38 	.word	0x20000c38
 8008330:	20001120 	.word	0x20001120
 8008334:	2000111c 	.word	0x2000111c
 8008338:	e000ed04 	.word	0xe000ed04

0800833c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800833c:	b480      	push	{r7}
 800833e:	b083      	sub	sp, #12
 8008340:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008342:	4b05      	ldr	r3, [pc, #20]	; (8008358 <xTaskGetTickCount+0x1c>)
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008348:	687b      	ldr	r3, [r7, #4]
}
 800834a:	4618      	mov	r0, r3
 800834c:	370c      	adds	r7, #12
 800834e:	46bd      	mov	sp, r7
 8008350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008354:	4770      	bx	lr
 8008356:	bf00      	nop
 8008358:	20001110 	.word	0x20001110

0800835c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b086      	sub	sp, #24
 8008360:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008362:	2300      	movs	r3, #0
 8008364:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008366:	4b4f      	ldr	r3, [pc, #316]	; (80084a4 <xTaskIncrementTick+0x148>)
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	2b00      	cmp	r3, #0
 800836c:	f040 808f 	bne.w	800848e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008370:	4b4d      	ldr	r3, [pc, #308]	; (80084a8 <xTaskIncrementTick+0x14c>)
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	3301      	adds	r3, #1
 8008376:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008378:	4a4b      	ldr	r2, [pc, #300]	; (80084a8 <xTaskIncrementTick+0x14c>)
 800837a:	693b      	ldr	r3, [r7, #16]
 800837c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800837e:	693b      	ldr	r3, [r7, #16]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d120      	bne.n	80083c6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008384:	4b49      	ldr	r3, [pc, #292]	; (80084ac <xTaskIncrementTick+0x150>)
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d00a      	beq.n	80083a4 <xTaskIncrementTick+0x48>
	__asm volatile
 800838e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008392:	f383 8811 	msr	BASEPRI, r3
 8008396:	f3bf 8f6f 	isb	sy
 800839a:	f3bf 8f4f 	dsb	sy
 800839e:	603b      	str	r3, [r7, #0]
}
 80083a0:	bf00      	nop
 80083a2:	e7fe      	b.n	80083a2 <xTaskIncrementTick+0x46>
 80083a4:	4b41      	ldr	r3, [pc, #260]	; (80084ac <xTaskIncrementTick+0x150>)
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	60fb      	str	r3, [r7, #12]
 80083aa:	4b41      	ldr	r3, [pc, #260]	; (80084b0 <xTaskIncrementTick+0x154>)
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	4a3f      	ldr	r2, [pc, #252]	; (80084ac <xTaskIncrementTick+0x150>)
 80083b0:	6013      	str	r3, [r2, #0]
 80083b2:	4a3f      	ldr	r2, [pc, #252]	; (80084b0 <xTaskIncrementTick+0x154>)
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	6013      	str	r3, [r2, #0]
 80083b8:	4b3e      	ldr	r3, [pc, #248]	; (80084b4 <xTaskIncrementTick+0x158>)
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	3301      	adds	r3, #1
 80083be:	4a3d      	ldr	r2, [pc, #244]	; (80084b4 <xTaskIncrementTick+0x158>)
 80083c0:	6013      	str	r3, [r2, #0]
 80083c2:	f000 fadb 	bl	800897c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80083c6:	4b3c      	ldr	r3, [pc, #240]	; (80084b8 <xTaskIncrementTick+0x15c>)
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	693a      	ldr	r2, [r7, #16]
 80083cc:	429a      	cmp	r2, r3
 80083ce:	d349      	bcc.n	8008464 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80083d0:	4b36      	ldr	r3, [pc, #216]	; (80084ac <xTaskIncrementTick+0x150>)
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d104      	bne.n	80083e4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80083da:	4b37      	ldr	r3, [pc, #220]	; (80084b8 <xTaskIncrementTick+0x15c>)
 80083dc:	f04f 32ff 	mov.w	r2, #4294967295
 80083e0:	601a      	str	r2, [r3, #0]
					break;
 80083e2:	e03f      	b.n	8008464 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083e4:	4b31      	ldr	r3, [pc, #196]	; (80084ac <xTaskIncrementTick+0x150>)
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	68db      	ldr	r3, [r3, #12]
 80083ea:	68db      	ldr	r3, [r3, #12]
 80083ec:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	685b      	ldr	r3, [r3, #4]
 80083f2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80083f4:	693a      	ldr	r2, [r7, #16]
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	429a      	cmp	r2, r3
 80083fa:	d203      	bcs.n	8008404 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80083fc:	4a2e      	ldr	r2, [pc, #184]	; (80084b8 <xTaskIncrementTick+0x15c>)
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008402:	e02f      	b.n	8008464 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	3304      	adds	r3, #4
 8008408:	4618      	mov	r0, r3
 800840a:	f7fe ff3f 	bl	800728c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008412:	2b00      	cmp	r3, #0
 8008414:	d004      	beq.n	8008420 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008416:	68bb      	ldr	r3, [r7, #8]
 8008418:	3318      	adds	r3, #24
 800841a:	4618      	mov	r0, r3
 800841c:	f7fe ff36 	bl	800728c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008424:	4b25      	ldr	r3, [pc, #148]	; (80084bc <xTaskIncrementTick+0x160>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	429a      	cmp	r2, r3
 800842a:	d903      	bls.n	8008434 <xTaskIncrementTick+0xd8>
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008430:	4a22      	ldr	r2, [pc, #136]	; (80084bc <xTaskIncrementTick+0x160>)
 8008432:	6013      	str	r3, [r2, #0]
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008438:	4613      	mov	r3, r2
 800843a:	009b      	lsls	r3, r3, #2
 800843c:	4413      	add	r3, r2
 800843e:	009b      	lsls	r3, r3, #2
 8008440:	4a1f      	ldr	r2, [pc, #124]	; (80084c0 <xTaskIncrementTick+0x164>)
 8008442:	441a      	add	r2, r3
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	3304      	adds	r3, #4
 8008448:	4619      	mov	r1, r3
 800844a:	4610      	mov	r0, r2
 800844c:	f7fe fec1 	bl	80071d2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008454:	4b1b      	ldr	r3, [pc, #108]	; (80084c4 <xTaskIncrementTick+0x168>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800845a:	429a      	cmp	r2, r3
 800845c:	d3b8      	bcc.n	80083d0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800845e:	2301      	movs	r3, #1
 8008460:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008462:	e7b5      	b.n	80083d0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008464:	4b17      	ldr	r3, [pc, #92]	; (80084c4 <xTaskIncrementTick+0x168>)
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800846a:	4915      	ldr	r1, [pc, #84]	; (80084c0 <xTaskIncrementTick+0x164>)
 800846c:	4613      	mov	r3, r2
 800846e:	009b      	lsls	r3, r3, #2
 8008470:	4413      	add	r3, r2
 8008472:	009b      	lsls	r3, r3, #2
 8008474:	440b      	add	r3, r1
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	2b01      	cmp	r3, #1
 800847a:	d901      	bls.n	8008480 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800847c:	2301      	movs	r3, #1
 800847e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008480:	4b11      	ldr	r3, [pc, #68]	; (80084c8 <xTaskIncrementTick+0x16c>)
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d007      	beq.n	8008498 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008488:	2301      	movs	r3, #1
 800848a:	617b      	str	r3, [r7, #20]
 800848c:	e004      	b.n	8008498 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800848e:	4b0f      	ldr	r3, [pc, #60]	; (80084cc <xTaskIncrementTick+0x170>)
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	3301      	adds	r3, #1
 8008494:	4a0d      	ldr	r2, [pc, #52]	; (80084cc <xTaskIncrementTick+0x170>)
 8008496:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008498:	697b      	ldr	r3, [r7, #20]
}
 800849a:	4618      	mov	r0, r3
 800849c:	3718      	adds	r7, #24
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}
 80084a2:	bf00      	nop
 80084a4:	20001134 	.word	0x20001134
 80084a8:	20001110 	.word	0x20001110
 80084ac:	200010c4 	.word	0x200010c4
 80084b0:	200010c8 	.word	0x200010c8
 80084b4:	20001124 	.word	0x20001124
 80084b8:	2000112c 	.word	0x2000112c
 80084bc:	20001114 	.word	0x20001114
 80084c0:	20000c3c 	.word	0x20000c3c
 80084c4:	20000c38 	.word	0x20000c38
 80084c8:	20001120 	.word	0x20001120
 80084cc:	2000111c 	.word	0x2000111c

080084d0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80084d0:	b480      	push	{r7}
 80084d2:	b085      	sub	sp, #20
 80084d4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80084d6:	4b2a      	ldr	r3, [pc, #168]	; (8008580 <vTaskSwitchContext+0xb0>)
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d003      	beq.n	80084e6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80084de:	4b29      	ldr	r3, [pc, #164]	; (8008584 <vTaskSwitchContext+0xb4>)
 80084e0:	2201      	movs	r2, #1
 80084e2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80084e4:	e046      	b.n	8008574 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80084e6:	4b27      	ldr	r3, [pc, #156]	; (8008584 <vTaskSwitchContext+0xb4>)
 80084e8:	2200      	movs	r2, #0
 80084ea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084ec:	4b26      	ldr	r3, [pc, #152]	; (8008588 <vTaskSwitchContext+0xb8>)
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	60fb      	str	r3, [r7, #12]
 80084f2:	e010      	b.n	8008516 <vTaskSwitchContext+0x46>
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d10a      	bne.n	8008510 <vTaskSwitchContext+0x40>
	__asm volatile
 80084fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084fe:	f383 8811 	msr	BASEPRI, r3
 8008502:	f3bf 8f6f 	isb	sy
 8008506:	f3bf 8f4f 	dsb	sy
 800850a:	607b      	str	r3, [r7, #4]
}
 800850c:	bf00      	nop
 800850e:	e7fe      	b.n	800850e <vTaskSwitchContext+0x3e>
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	3b01      	subs	r3, #1
 8008514:	60fb      	str	r3, [r7, #12]
 8008516:	491d      	ldr	r1, [pc, #116]	; (800858c <vTaskSwitchContext+0xbc>)
 8008518:	68fa      	ldr	r2, [r7, #12]
 800851a:	4613      	mov	r3, r2
 800851c:	009b      	lsls	r3, r3, #2
 800851e:	4413      	add	r3, r2
 8008520:	009b      	lsls	r3, r3, #2
 8008522:	440b      	add	r3, r1
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d0e4      	beq.n	80084f4 <vTaskSwitchContext+0x24>
 800852a:	68fa      	ldr	r2, [r7, #12]
 800852c:	4613      	mov	r3, r2
 800852e:	009b      	lsls	r3, r3, #2
 8008530:	4413      	add	r3, r2
 8008532:	009b      	lsls	r3, r3, #2
 8008534:	4a15      	ldr	r2, [pc, #84]	; (800858c <vTaskSwitchContext+0xbc>)
 8008536:	4413      	add	r3, r2
 8008538:	60bb      	str	r3, [r7, #8]
 800853a:	68bb      	ldr	r3, [r7, #8]
 800853c:	685b      	ldr	r3, [r3, #4]
 800853e:	685a      	ldr	r2, [r3, #4]
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	605a      	str	r2, [r3, #4]
 8008544:	68bb      	ldr	r3, [r7, #8]
 8008546:	685a      	ldr	r2, [r3, #4]
 8008548:	68bb      	ldr	r3, [r7, #8]
 800854a:	3308      	adds	r3, #8
 800854c:	429a      	cmp	r2, r3
 800854e:	d104      	bne.n	800855a <vTaskSwitchContext+0x8a>
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	685b      	ldr	r3, [r3, #4]
 8008554:	685a      	ldr	r2, [r3, #4]
 8008556:	68bb      	ldr	r3, [r7, #8]
 8008558:	605a      	str	r2, [r3, #4]
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	685b      	ldr	r3, [r3, #4]
 800855e:	68db      	ldr	r3, [r3, #12]
 8008560:	4a0b      	ldr	r2, [pc, #44]	; (8008590 <vTaskSwitchContext+0xc0>)
 8008562:	6013      	str	r3, [r2, #0]
 8008564:	4a08      	ldr	r2, [pc, #32]	; (8008588 <vTaskSwitchContext+0xb8>)
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800856a:	4b09      	ldr	r3, [pc, #36]	; (8008590 <vTaskSwitchContext+0xc0>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	3354      	adds	r3, #84	; 0x54
 8008570:	4a08      	ldr	r2, [pc, #32]	; (8008594 <vTaskSwitchContext+0xc4>)
 8008572:	6013      	str	r3, [r2, #0]
}
 8008574:	bf00      	nop
 8008576:	3714      	adds	r7, #20
 8008578:	46bd      	mov	sp, r7
 800857a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857e:	4770      	bx	lr
 8008580:	20001134 	.word	0x20001134
 8008584:	20001120 	.word	0x20001120
 8008588:	20001114 	.word	0x20001114
 800858c:	20000c3c 	.word	0x20000c3c
 8008590:	20000c38 	.word	0x20000c38
 8008594:	20000010 	.word	0x20000010

08008598 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b084      	sub	sp, #16
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
 80085a0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d10a      	bne.n	80085be <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80085a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085ac:	f383 8811 	msr	BASEPRI, r3
 80085b0:	f3bf 8f6f 	isb	sy
 80085b4:	f3bf 8f4f 	dsb	sy
 80085b8:	60fb      	str	r3, [r7, #12]
}
 80085ba:	bf00      	nop
 80085bc:	e7fe      	b.n	80085bc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80085be:	4b07      	ldr	r3, [pc, #28]	; (80085dc <vTaskPlaceOnEventList+0x44>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	3318      	adds	r3, #24
 80085c4:	4619      	mov	r1, r3
 80085c6:	6878      	ldr	r0, [r7, #4]
 80085c8:	f7fe fe27 	bl	800721a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80085cc:	2101      	movs	r1, #1
 80085ce:	6838      	ldr	r0, [r7, #0]
 80085d0:	f000 fa80 	bl	8008ad4 <prvAddCurrentTaskToDelayedList>
}
 80085d4:	bf00      	nop
 80085d6:	3710      	adds	r7, #16
 80085d8:	46bd      	mov	sp, r7
 80085da:	bd80      	pop	{r7, pc}
 80085dc:	20000c38 	.word	0x20000c38

080085e0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b086      	sub	sp, #24
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	60f8      	str	r0, [r7, #12]
 80085e8:	60b9      	str	r1, [r7, #8]
 80085ea:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d10a      	bne.n	8008608 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80085f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085f6:	f383 8811 	msr	BASEPRI, r3
 80085fa:	f3bf 8f6f 	isb	sy
 80085fe:	f3bf 8f4f 	dsb	sy
 8008602:	617b      	str	r3, [r7, #20]
}
 8008604:	bf00      	nop
 8008606:	e7fe      	b.n	8008606 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008608:	4b0a      	ldr	r3, [pc, #40]	; (8008634 <vTaskPlaceOnEventListRestricted+0x54>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	3318      	adds	r3, #24
 800860e:	4619      	mov	r1, r3
 8008610:	68f8      	ldr	r0, [r7, #12]
 8008612:	f7fe fdde 	bl	80071d2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d002      	beq.n	8008622 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800861c:	f04f 33ff 	mov.w	r3, #4294967295
 8008620:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008622:	6879      	ldr	r1, [r7, #4]
 8008624:	68b8      	ldr	r0, [r7, #8]
 8008626:	f000 fa55 	bl	8008ad4 <prvAddCurrentTaskToDelayedList>
	}
 800862a:	bf00      	nop
 800862c:	3718      	adds	r7, #24
 800862e:	46bd      	mov	sp, r7
 8008630:	bd80      	pop	{r7, pc}
 8008632:	bf00      	nop
 8008634:	20000c38 	.word	0x20000c38

08008638 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b086      	sub	sp, #24
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	68db      	ldr	r3, [r3, #12]
 8008644:	68db      	ldr	r3, [r3, #12]
 8008646:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008648:	693b      	ldr	r3, [r7, #16]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d10a      	bne.n	8008664 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800864e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008652:	f383 8811 	msr	BASEPRI, r3
 8008656:	f3bf 8f6f 	isb	sy
 800865a:	f3bf 8f4f 	dsb	sy
 800865e:	60fb      	str	r3, [r7, #12]
}
 8008660:	bf00      	nop
 8008662:	e7fe      	b.n	8008662 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008664:	693b      	ldr	r3, [r7, #16]
 8008666:	3318      	adds	r3, #24
 8008668:	4618      	mov	r0, r3
 800866a:	f7fe fe0f 	bl	800728c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800866e:	4b1e      	ldr	r3, [pc, #120]	; (80086e8 <xTaskRemoveFromEventList+0xb0>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d11d      	bne.n	80086b2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008676:	693b      	ldr	r3, [r7, #16]
 8008678:	3304      	adds	r3, #4
 800867a:	4618      	mov	r0, r3
 800867c:	f7fe fe06 	bl	800728c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008684:	4b19      	ldr	r3, [pc, #100]	; (80086ec <xTaskRemoveFromEventList+0xb4>)
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	429a      	cmp	r2, r3
 800868a:	d903      	bls.n	8008694 <xTaskRemoveFromEventList+0x5c>
 800868c:	693b      	ldr	r3, [r7, #16]
 800868e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008690:	4a16      	ldr	r2, [pc, #88]	; (80086ec <xTaskRemoveFromEventList+0xb4>)
 8008692:	6013      	str	r3, [r2, #0]
 8008694:	693b      	ldr	r3, [r7, #16]
 8008696:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008698:	4613      	mov	r3, r2
 800869a:	009b      	lsls	r3, r3, #2
 800869c:	4413      	add	r3, r2
 800869e:	009b      	lsls	r3, r3, #2
 80086a0:	4a13      	ldr	r2, [pc, #76]	; (80086f0 <xTaskRemoveFromEventList+0xb8>)
 80086a2:	441a      	add	r2, r3
 80086a4:	693b      	ldr	r3, [r7, #16]
 80086a6:	3304      	adds	r3, #4
 80086a8:	4619      	mov	r1, r3
 80086aa:	4610      	mov	r0, r2
 80086ac:	f7fe fd91 	bl	80071d2 <vListInsertEnd>
 80086b0:	e005      	b.n	80086be <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80086b2:	693b      	ldr	r3, [r7, #16]
 80086b4:	3318      	adds	r3, #24
 80086b6:	4619      	mov	r1, r3
 80086b8:	480e      	ldr	r0, [pc, #56]	; (80086f4 <xTaskRemoveFromEventList+0xbc>)
 80086ba:	f7fe fd8a 	bl	80071d2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80086be:	693b      	ldr	r3, [r7, #16]
 80086c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086c2:	4b0d      	ldr	r3, [pc, #52]	; (80086f8 <xTaskRemoveFromEventList+0xc0>)
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086c8:	429a      	cmp	r2, r3
 80086ca:	d905      	bls.n	80086d8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80086cc:	2301      	movs	r3, #1
 80086ce:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80086d0:	4b0a      	ldr	r3, [pc, #40]	; (80086fc <xTaskRemoveFromEventList+0xc4>)
 80086d2:	2201      	movs	r2, #1
 80086d4:	601a      	str	r2, [r3, #0]
 80086d6:	e001      	b.n	80086dc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80086d8:	2300      	movs	r3, #0
 80086da:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80086dc:	697b      	ldr	r3, [r7, #20]
}
 80086de:	4618      	mov	r0, r3
 80086e0:	3718      	adds	r7, #24
 80086e2:	46bd      	mov	sp, r7
 80086e4:	bd80      	pop	{r7, pc}
 80086e6:	bf00      	nop
 80086e8:	20001134 	.word	0x20001134
 80086ec:	20001114 	.word	0x20001114
 80086f0:	20000c3c 	.word	0x20000c3c
 80086f4:	200010cc 	.word	0x200010cc
 80086f8:	20000c38 	.word	0x20000c38
 80086fc:	20001120 	.word	0x20001120

08008700 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008700:	b480      	push	{r7}
 8008702:	b083      	sub	sp, #12
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008708:	4b06      	ldr	r3, [pc, #24]	; (8008724 <vTaskInternalSetTimeOutState+0x24>)
 800870a:	681a      	ldr	r2, [r3, #0]
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008710:	4b05      	ldr	r3, [pc, #20]	; (8008728 <vTaskInternalSetTimeOutState+0x28>)
 8008712:	681a      	ldr	r2, [r3, #0]
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	605a      	str	r2, [r3, #4]
}
 8008718:	bf00      	nop
 800871a:	370c      	adds	r7, #12
 800871c:	46bd      	mov	sp, r7
 800871e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008722:	4770      	bx	lr
 8008724:	20001124 	.word	0x20001124
 8008728:	20001110 	.word	0x20001110

0800872c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800872c:	b580      	push	{r7, lr}
 800872e:	b088      	sub	sp, #32
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
 8008734:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d10a      	bne.n	8008752 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800873c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008740:	f383 8811 	msr	BASEPRI, r3
 8008744:	f3bf 8f6f 	isb	sy
 8008748:	f3bf 8f4f 	dsb	sy
 800874c:	613b      	str	r3, [r7, #16]
}
 800874e:	bf00      	nop
 8008750:	e7fe      	b.n	8008750 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d10a      	bne.n	800876e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8008758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800875c:	f383 8811 	msr	BASEPRI, r3
 8008760:	f3bf 8f6f 	isb	sy
 8008764:	f3bf 8f4f 	dsb	sy
 8008768:	60fb      	str	r3, [r7, #12]
}
 800876a:	bf00      	nop
 800876c:	e7fe      	b.n	800876c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800876e:	f000 fe81 	bl	8009474 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008772:	4b1d      	ldr	r3, [pc, #116]	; (80087e8 <xTaskCheckForTimeOut+0xbc>)
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	685b      	ldr	r3, [r3, #4]
 800877c:	69ba      	ldr	r2, [r7, #24]
 800877e:	1ad3      	subs	r3, r2, r3
 8008780:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800878a:	d102      	bne.n	8008792 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800878c:	2300      	movs	r3, #0
 800878e:	61fb      	str	r3, [r7, #28]
 8008790:	e023      	b.n	80087da <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681a      	ldr	r2, [r3, #0]
 8008796:	4b15      	ldr	r3, [pc, #84]	; (80087ec <xTaskCheckForTimeOut+0xc0>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	429a      	cmp	r2, r3
 800879c:	d007      	beq.n	80087ae <xTaskCheckForTimeOut+0x82>
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	69ba      	ldr	r2, [r7, #24]
 80087a4:	429a      	cmp	r2, r3
 80087a6:	d302      	bcc.n	80087ae <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80087a8:	2301      	movs	r3, #1
 80087aa:	61fb      	str	r3, [r7, #28]
 80087ac:	e015      	b.n	80087da <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80087ae:	683b      	ldr	r3, [r7, #0]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	697a      	ldr	r2, [r7, #20]
 80087b4:	429a      	cmp	r2, r3
 80087b6:	d20b      	bcs.n	80087d0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	681a      	ldr	r2, [r3, #0]
 80087bc:	697b      	ldr	r3, [r7, #20]
 80087be:	1ad2      	subs	r2, r2, r3
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f7ff ff9b 	bl	8008700 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80087ca:	2300      	movs	r3, #0
 80087cc:	61fb      	str	r3, [r7, #28]
 80087ce:	e004      	b.n	80087da <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	2200      	movs	r2, #0
 80087d4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80087d6:	2301      	movs	r3, #1
 80087d8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80087da:	f000 fe7b 	bl	80094d4 <vPortExitCritical>

	return xReturn;
 80087de:	69fb      	ldr	r3, [r7, #28]
}
 80087e0:	4618      	mov	r0, r3
 80087e2:	3720      	adds	r7, #32
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bd80      	pop	{r7, pc}
 80087e8:	20001110 	.word	0x20001110
 80087ec:	20001124 	.word	0x20001124

080087f0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80087f0:	b480      	push	{r7}
 80087f2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80087f4:	4b03      	ldr	r3, [pc, #12]	; (8008804 <vTaskMissedYield+0x14>)
 80087f6:	2201      	movs	r2, #1
 80087f8:	601a      	str	r2, [r3, #0]
}
 80087fa:	bf00      	nop
 80087fc:	46bd      	mov	sp, r7
 80087fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008802:	4770      	bx	lr
 8008804:	20001120 	.word	0x20001120

08008808 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008808:	b580      	push	{r7, lr}
 800880a:	b082      	sub	sp, #8
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008810:	f000 f852 	bl	80088b8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008814:	4b06      	ldr	r3, [pc, #24]	; (8008830 <prvIdleTask+0x28>)
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	2b01      	cmp	r3, #1
 800881a:	d9f9      	bls.n	8008810 <prvIdleTask+0x8>
			{
				taskYIELD();
 800881c:	4b05      	ldr	r3, [pc, #20]	; (8008834 <prvIdleTask+0x2c>)
 800881e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008822:	601a      	str	r2, [r3, #0]
 8008824:	f3bf 8f4f 	dsb	sy
 8008828:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800882c:	e7f0      	b.n	8008810 <prvIdleTask+0x8>
 800882e:	bf00      	nop
 8008830:	20000c3c 	.word	0x20000c3c
 8008834:	e000ed04 	.word	0xe000ed04

08008838 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b082      	sub	sp, #8
 800883c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800883e:	2300      	movs	r3, #0
 8008840:	607b      	str	r3, [r7, #4]
 8008842:	e00c      	b.n	800885e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008844:	687a      	ldr	r2, [r7, #4]
 8008846:	4613      	mov	r3, r2
 8008848:	009b      	lsls	r3, r3, #2
 800884a:	4413      	add	r3, r2
 800884c:	009b      	lsls	r3, r3, #2
 800884e:	4a12      	ldr	r2, [pc, #72]	; (8008898 <prvInitialiseTaskLists+0x60>)
 8008850:	4413      	add	r3, r2
 8008852:	4618      	mov	r0, r3
 8008854:	f7fe fc90 	bl	8007178 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	3301      	adds	r3, #1
 800885c:	607b      	str	r3, [r7, #4]
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2b37      	cmp	r3, #55	; 0x37
 8008862:	d9ef      	bls.n	8008844 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008864:	480d      	ldr	r0, [pc, #52]	; (800889c <prvInitialiseTaskLists+0x64>)
 8008866:	f7fe fc87 	bl	8007178 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800886a:	480d      	ldr	r0, [pc, #52]	; (80088a0 <prvInitialiseTaskLists+0x68>)
 800886c:	f7fe fc84 	bl	8007178 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008870:	480c      	ldr	r0, [pc, #48]	; (80088a4 <prvInitialiseTaskLists+0x6c>)
 8008872:	f7fe fc81 	bl	8007178 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008876:	480c      	ldr	r0, [pc, #48]	; (80088a8 <prvInitialiseTaskLists+0x70>)
 8008878:	f7fe fc7e 	bl	8007178 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800887c:	480b      	ldr	r0, [pc, #44]	; (80088ac <prvInitialiseTaskLists+0x74>)
 800887e:	f7fe fc7b 	bl	8007178 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008882:	4b0b      	ldr	r3, [pc, #44]	; (80088b0 <prvInitialiseTaskLists+0x78>)
 8008884:	4a05      	ldr	r2, [pc, #20]	; (800889c <prvInitialiseTaskLists+0x64>)
 8008886:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008888:	4b0a      	ldr	r3, [pc, #40]	; (80088b4 <prvInitialiseTaskLists+0x7c>)
 800888a:	4a05      	ldr	r2, [pc, #20]	; (80088a0 <prvInitialiseTaskLists+0x68>)
 800888c:	601a      	str	r2, [r3, #0]
}
 800888e:	bf00      	nop
 8008890:	3708      	adds	r7, #8
 8008892:	46bd      	mov	sp, r7
 8008894:	bd80      	pop	{r7, pc}
 8008896:	bf00      	nop
 8008898:	20000c3c 	.word	0x20000c3c
 800889c:	2000109c 	.word	0x2000109c
 80088a0:	200010b0 	.word	0x200010b0
 80088a4:	200010cc 	.word	0x200010cc
 80088a8:	200010e0 	.word	0x200010e0
 80088ac:	200010f8 	.word	0x200010f8
 80088b0:	200010c4 	.word	0x200010c4
 80088b4:	200010c8 	.word	0x200010c8

080088b8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b082      	sub	sp, #8
 80088bc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80088be:	e019      	b.n	80088f4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80088c0:	f000 fdd8 	bl	8009474 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088c4:	4b10      	ldr	r3, [pc, #64]	; (8008908 <prvCheckTasksWaitingTermination+0x50>)
 80088c6:	68db      	ldr	r3, [r3, #12]
 80088c8:	68db      	ldr	r3, [r3, #12]
 80088ca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	3304      	adds	r3, #4
 80088d0:	4618      	mov	r0, r3
 80088d2:	f7fe fcdb 	bl	800728c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80088d6:	4b0d      	ldr	r3, [pc, #52]	; (800890c <prvCheckTasksWaitingTermination+0x54>)
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	3b01      	subs	r3, #1
 80088dc:	4a0b      	ldr	r2, [pc, #44]	; (800890c <prvCheckTasksWaitingTermination+0x54>)
 80088de:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80088e0:	4b0b      	ldr	r3, [pc, #44]	; (8008910 <prvCheckTasksWaitingTermination+0x58>)
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	3b01      	subs	r3, #1
 80088e6:	4a0a      	ldr	r2, [pc, #40]	; (8008910 <prvCheckTasksWaitingTermination+0x58>)
 80088e8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80088ea:	f000 fdf3 	bl	80094d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f000 f810 	bl	8008914 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80088f4:	4b06      	ldr	r3, [pc, #24]	; (8008910 <prvCheckTasksWaitingTermination+0x58>)
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d1e1      	bne.n	80088c0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80088fc:	bf00      	nop
 80088fe:	bf00      	nop
 8008900:	3708      	adds	r7, #8
 8008902:	46bd      	mov	sp, r7
 8008904:	bd80      	pop	{r7, pc}
 8008906:	bf00      	nop
 8008908:	200010e0 	.word	0x200010e0
 800890c:	2000110c 	.word	0x2000110c
 8008910:	200010f4 	.word	0x200010f4

08008914 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008914:	b580      	push	{r7, lr}
 8008916:	b084      	sub	sp, #16
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	3354      	adds	r3, #84	; 0x54
 8008920:	4618      	mov	r0, r3
 8008922:	f001 fef9 	bl	800a718 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800892c:	2b00      	cmp	r3, #0
 800892e:	d108      	bne.n	8008942 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008934:	4618      	mov	r0, r3
 8008936:	f000 ff8b 	bl	8009850 <vPortFree>
				vPortFree( pxTCB );
 800893a:	6878      	ldr	r0, [r7, #4]
 800893c:	f000 ff88 	bl	8009850 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008940:	e018      	b.n	8008974 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8008948:	2b01      	cmp	r3, #1
 800894a:	d103      	bne.n	8008954 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800894c:	6878      	ldr	r0, [r7, #4]
 800894e:	f000 ff7f 	bl	8009850 <vPortFree>
	}
 8008952:	e00f      	b.n	8008974 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800895a:	2b02      	cmp	r3, #2
 800895c:	d00a      	beq.n	8008974 <prvDeleteTCB+0x60>
	__asm volatile
 800895e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008962:	f383 8811 	msr	BASEPRI, r3
 8008966:	f3bf 8f6f 	isb	sy
 800896a:	f3bf 8f4f 	dsb	sy
 800896e:	60fb      	str	r3, [r7, #12]
}
 8008970:	bf00      	nop
 8008972:	e7fe      	b.n	8008972 <prvDeleteTCB+0x5e>
	}
 8008974:	bf00      	nop
 8008976:	3710      	adds	r7, #16
 8008978:	46bd      	mov	sp, r7
 800897a:	bd80      	pop	{r7, pc}

0800897c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800897c:	b480      	push	{r7}
 800897e:	b083      	sub	sp, #12
 8008980:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008982:	4b0c      	ldr	r3, [pc, #48]	; (80089b4 <prvResetNextTaskUnblockTime+0x38>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d104      	bne.n	8008996 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800898c:	4b0a      	ldr	r3, [pc, #40]	; (80089b8 <prvResetNextTaskUnblockTime+0x3c>)
 800898e:	f04f 32ff 	mov.w	r2, #4294967295
 8008992:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008994:	e008      	b.n	80089a8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008996:	4b07      	ldr	r3, [pc, #28]	; (80089b4 <prvResetNextTaskUnblockTime+0x38>)
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	68db      	ldr	r3, [r3, #12]
 800899c:	68db      	ldr	r3, [r3, #12]
 800899e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	685b      	ldr	r3, [r3, #4]
 80089a4:	4a04      	ldr	r2, [pc, #16]	; (80089b8 <prvResetNextTaskUnblockTime+0x3c>)
 80089a6:	6013      	str	r3, [r2, #0]
}
 80089a8:	bf00      	nop
 80089aa:	370c      	adds	r7, #12
 80089ac:	46bd      	mov	sp, r7
 80089ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b2:	4770      	bx	lr
 80089b4:	200010c4 	.word	0x200010c4
 80089b8:	2000112c 	.word	0x2000112c

080089bc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80089bc:	b480      	push	{r7}
 80089be:	b083      	sub	sp, #12
 80089c0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80089c2:	4b0b      	ldr	r3, [pc, #44]	; (80089f0 <xTaskGetSchedulerState+0x34>)
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d102      	bne.n	80089d0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80089ca:	2301      	movs	r3, #1
 80089cc:	607b      	str	r3, [r7, #4]
 80089ce:	e008      	b.n	80089e2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80089d0:	4b08      	ldr	r3, [pc, #32]	; (80089f4 <xTaskGetSchedulerState+0x38>)
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d102      	bne.n	80089de <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80089d8:	2302      	movs	r3, #2
 80089da:	607b      	str	r3, [r7, #4]
 80089dc:	e001      	b.n	80089e2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80089de:	2300      	movs	r3, #0
 80089e0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80089e2:	687b      	ldr	r3, [r7, #4]
	}
 80089e4:	4618      	mov	r0, r3
 80089e6:	370c      	adds	r7, #12
 80089e8:	46bd      	mov	sp, r7
 80089ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ee:	4770      	bx	lr
 80089f0:	20001118 	.word	0x20001118
 80089f4:	20001134 	.word	0x20001134

080089f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b086      	sub	sp, #24
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008a04:	2300      	movs	r3, #0
 8008a06:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d056      	beq.n	8008abc <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008a0e:	4b2e      	ldr	r3, [pc, #184]	; (8008ac8 <xTaskPriorityDisinherit+0xd0>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	693a      	ldr	r2, [r7, #16]
 8008a14:	429a      	cmp	r2, r3
 8008a16:	d00a      	beq.n	8008a2e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8008a18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a1c:	f383 8811 	msr	BASEPRI, r3
 8008a20:	f3bf 8f6f 	isb	sy
 8008a24:	f3bf 8f4f 	dsb	sy
 8008a28:	60fb      	str	r3, [r7, #12]
}
 8008a2a:	bf00      	nop
 8008a2c:	e7fe      	b.n	8008a2c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008a2e:	693b      	ldr	r3, [r7, #16]
 8008a30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d10a      	bne.n	8008a4c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8008a36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a3a:	f383 8811 	msr	BASEPRI, r3
 8008a3e:	f3bf 8f6f 	isb	sy
 8008a42:	f3bf 8f4f 	dsb	sy
 8008a46:	60bb      	str	r3, [r7, #8]
}
 8008a48:	bf00      	nop
 8008a4a:	e7fe      	b.n	8008a4a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8008a4c:	693b      	ldr	r3, [r7, #16]
 8008a4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a50:	1e5a      	subs	r2, r3, #1
 8008a52:	693b      	ldr	r3, [r7, #16]
 8008a54:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008a56:	693b      	ldr	r3, [r7, #16]
 8008a58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a5a:	693b      	ldr	r3, [r7, #16]
 8008a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a5e:	429a      	cmp	r2, r3
 8008a60:	d02c      	beq.n	8008abc <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008a62:	693b      	ldr	r3, [r7, #16]
 8008a64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d128      	bne.n	8008abc <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008a6a:	693b      	ldr	r3, [r7, #16]
 8008a6c:	3304      	adds	r3, #4
 8008a6e:	4618      	mov	r0, r3
 8008a70:	f7fe fc0c 	bl	800728c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008a74:	693b      	ldr	r3, [r7, #16]
 8008a76:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008a78:	693b      	ldr	r3, [r7, #16]
 8008a7a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a7c:	693b      	ldr	r3, [r7, #16]
 8008a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a80:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008a84:	693b      	ldr	r3, [r7, #16]
 8008a86:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a8c:	4b0f      	ldr	r3, [pc, #60]	; (8008acc <xTaskPriorityDisinherit+0xd4>)
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	429a      	cmp	r2, r3
 8008a92:	d903      	bls.n	8008a9c <xTaskPriorityDisinherit+0xa4>
 8008a94:	693b      	ldr	r3, [r7, #16]
 8008a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a98:	4a0c      	ldr	r2, [pc, #48]	; (8008acc <xTaskPriorityDisinherit+0xd4>)
 8008a9a:	6013      	str	r3, [r2, #0]
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008aa0:	4613      	mov	r3, r2
 8008aa2:	009b      	lsls	r3, r3, #2
 8008aa4:	4413      	add	r3, r2
 8008aa6:	009b      	lsls	r3, r3, #2
 8008aa8:	4a09      	ldr	r2, [pc, #36]	; (8008ad0 <xTaskPriorityDisinherit+0xd8>)
 8008aaa:	441a      	add	r2, r3
 8008aac:	693b      	ldr	r3, [r7, #16]
 8008aae:	3304      	adds	r3, #4
 8008ab0:	4619      	mov	r1, r3
 8008ab2:	4610      	mov	r0, r2
 8008ab4:	f7fe fb8d 	bl	80071d2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008ab8:	2301      	movs	r3, #1
 8008aba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008abc:	697b      	ldr	r3, [r7, #20]
	}
 8008abe:	4618      	mov	r0, r3
 8008ac0:	3718      	adds	r7, #24
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	bd80      	pop	{r7, pc}
 8008ac6:	bf00      	nop
 8008ac8:	20000c38 	.word	0x20000c38
 8008acc:	20001114 	.word	0x20001114
 8008ad0:	20000c3c 	.word	0x20000c3c

08008ad4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b084      	sub	sp, #16
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
 8008adc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008ade:	4b21      	ldr	r3, [pc, #132]	; (8008b64 <prvAddCurrentTaskToDelayedList+0x90>)
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008ae4:	4b20      	ldr	r3, [pc, #128]	; (8008b68 <prvAddCurrentTaskToDelayedList+0x94>)
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	3304      	adds	r3, #4
 8008aea:	4618      	mov	r0, r3
 8008aec:	f7fe fbce 	bl	800728c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008af6:	d10a      	bne.n	8008b0e <prvAddCurrentTaskToDelayedList+0x3a>
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d007      	beq.n	8008b0e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008afe:	4b1a      	ldr	r3, [pc, #104]	; (8008b68 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	3304      	adds	r3, #4
 8008b04:	4619      	mov	r1, r3
 8008b06:	4819      	ldr	r0, [pc, #100]	; (8008b6c <prvAddCurrentTaskToDelayedList+0x98>)
 8008b08:	f7fe fb63 	bl	80071d2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008b0c:	e026      	b.n	8008b5c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008b0e:	68fa      	ldr	r2, [r7, #12]
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	4413      	add	r3, r2
 8008b14:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008b16:	4b14      	ldr	r3, [pc, #80]	; (8008b68 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	68ba      	ldr	r2, [r7, #8]
 8008b1c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008b1e:	68ba      	ldr	r2, [r7, #8]
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	429a      	cmp	r2, r3
 8008b24:	d209      	bcs.n	8008b3a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b26:	4b12      	ldr	r3, [pc, #72]	; (8008b70 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008b28:	681a      	ldr	r2, [r3, #0]
 8008b2a:	4b0f      	ldr	r3, [pc, #60]	; (8008b68 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	3304      	adds	r3, #4
 8008b30:	4619      	mov	r1, r3
 8008b32:	4610      	mov	r0, r2
 8008b34:	f7fe fb71 	bl	800721a <vListInsert>
}
 8008b38:	e010      	b.n	8008b5c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b3a:	4b0e      	ldr	r3, [pc, #56]	; (8008b74 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008b3c:	681a      	ldr	r2, [r3, #0]
 8008b3e:	4b0a      	ldr	r3, [pc, #40]	; (8008b68 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	3304      	adds	r3, #4
 8008b44:	4619      	mov	r1, r3
 8008b46:	4610      	mov	r0, r2
 8008b48:	f7fe fb67 	bl	800721a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008b4c:	4b0a      	ldr	r3, [pc, #40]	; (8008b78 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	68ba      	ldr	r2, [r7, #8]
 8008b52:	429a      	cmp	r2, r3
 8008b54:	d202      	bcs.n	8008b5c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008b56:	4a08      	ldr	r2, [pc, #32]	; (8008b78 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	6013      	str	r3, [r2, #0]
}
 8008b5c:	bf00      	nop
 8008b5e:	3710      	adds	r7, #16
 8008b60:	46bd      	mov	sp, r7
 8008b62:	bd80      	pop	{r7, pc}
 8008b64:	20001110 	.word	0x20001110
 8008b68:	20000c38 	.word	0x20000c38
 8008b6c:	200010f8 	.word	0x200010f8
 8008b70:	200010c8 	.word	0x200010c8
 8008b74:	200010c4 	.word	0x200010c4
 8008b78:	2000112c 	.word	0x2000112c

08008b7c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b08a      	sub	sp, #40	; 0x28
 8008b80:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008b82:	2300      	movs	r3, #0
 8008b84:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008b86:	f000 fb07 	bl	8009198 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008b8a:	4b1c      	ldr	r3, [pc, #112]	; (8008bfc <xTimerCreateTimerTask+0x80>)
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d021      	beq.n	8008bd6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008b92:	2300      	movs	r3, #0
 8008b94:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008b96:	2300      	movs	r3, #0
 8008b98:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008b9a:	1d3a      	adds	r2, r7, #4
 8008b9c:	f107 0108 	add.w	r1, r7, #8
 8008ba0:	f107 030c 	add.w	r3, r7, #12
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	f7fe facd 	bl	8007144 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008baa:	6879      	ldr	r1, [r7, #4]
 8008bac:	68bb      	ldr	r3, [r7, #8]
 8008bae:	68fa      	ldr	r2, [r7, #12]
 8008bb0:	9202      	str	r2, [sp, #8]
 8008bb2:	9301      	str	r3, [sp, #4]
 8008bb4:	2302      	movs	r3, #2
 8008bb6:	9300      	str	r3, [sp, #0]
 8008bb8:	2300      	movs	r3, #0
 8008bba:	460a      	mov	r2, r1
 8008bbc:	4910      	ldr	r1, [pc, #64]	; (8008c00 <xTimerCreateTimerTask+0x84>)
 8008bbe:	4811      	ldr	r0, [pc, #68]	; (8008c04 <xTimerCreateTimerTask+0x88>)
 8008bc0:	f7ff f8b4 	bl	8007d2c <xTaskCreateStatic>
 8008bc4:	4603      	mov	r3, r0
 8008bc6:	4a10      	ldr	r2, [pc, #64]	; (8008c08 <xTimerCreateTimerTask+0x8c>)
 8008bc8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008bca:	4b0f      	ldr	r3, [pc, #60]	; (8008c08 <xTimerCreateTimerTask+0x8c>)
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d001      	beq.n	8008bd6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008bd2:	2301      	movs	r3, #1
 8008bd4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008bd6:	697b      	ldr	r3, [r7, #20]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d10a      	bne.n	8008bf2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008bdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008be0:	f383 8811 	msr	BASEPRI, r3
 8008be4:	f3bf 8f6f 	isb	sy
 8008be8:	f3bf 8f4f 	dsb	sy
 8008bec:	613b      	str	r3, [r7, #16]
}
 8008bee:	bf00      	nop
 8008bf0:	e7fe      	b.n	8008bf0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008bf2:	697b      	ldr	r3, [r7, #20]
}
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	3718      	adds	r7, #24
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}
 8008bfc:	20001168 	.word	0x20001168
 8008c00:	0800cb94 	.word	0x0800cb94
 8008c04:	08008d41 	.word	0x08008d41
 8008c08:	2000116c 	.word	0x2000116c

08008c0c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b08a      	sub	sp, #40	; 0x28
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	60f8      	str	r0, [r7, #12]
 8008c14:	60b9      	str	r1, [r7, #8]
 8008c16:	607a      	str	r2, [r7, #4]
 8008c18:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d10a      	bne.n	8008c3a <xTimerGenericCommand+0x2e>
	__asm volatile
 8008c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c28:	f383 8811 	msr	BASEPRI, r3
 8008c2c:	f3bf 8f6f 	isb	sy
 8008c30:	f3bf 8f4f 	dsb	sy
 8008c34:	623b      	str	r3, [r7, #32]
}
 8008c36:	bf00      	nop
 8008c38:	e7fe      	b.n	8008c38 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008c3a:	4b1a      	ldr	r3, [pc, #104]	; (8008ca4 <xTimerGenericCommand+0x98>)
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d02a      	beq.n	8008c98 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008c42:	68bb      	ldr	r3, [r7, #8]
 8008c44:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008c4e:	68bb      	ldr	r3, [r7, #8]
 8008c50:	2b05      	cmp	r3, #5
 8008c52:	dc18      	bgt.n	8008c86 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008c54:	f7ff feb2 	bl	80089bc <xTaskGetSchedulerState>
 8008c58:	4603      	mov	r3, r0
 8008c5a:	2b02      	cmp	r3, #2
 8008c5c:	d109      	bne.n	8008c72 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008c5e:	4b11      	ldr	r3, [pc, #68]	; (8008ca4 <xTimerGenericCommand+0x98>)
 8008c60:	6818      	ldr	r0, [r3, #0]
 8008c62:	f107 0110 	add.w	r1, r7, #16
 8008c66:	2300      	movs	r3, #0
 8008c68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c6a:	f7fe fc77 	bl	800755c <xQueueGenericSend>
 8008c6e:	6278      	str	r0, [r7, #36]	; 0x24
 8008c70:	e012      	b.n	8008c98 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008c72:	4b0c      	ldr	r3, [pc, #48]	; (8008ca4 <xTimerGenericCommand+0x98>)
 8008c74:	6818      	ldr	r0, [r3, #0]
 8008c76:	f107 0110 	add.w	r1, r7, #16
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	f7fe fc6d 	bl	800755c <xQueueGenericSend>
 8008c82:	6278      	str	r0, [r7, #36]	; 0x24
 8008c84:	e008      	b.n	8008c98 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008c86:	4b07      	ldr	r3, [pc, #28]	; (8008ca4 <xTimerGenericCommand+0x98>)
 8008c88:	6818      	ldr	r0, [r3, #0]
 8008c8a:	f107 0110 	add.w	r1, r7, #16
 8008c8e:	2300      	movs	r3, #0
 8008c90:	683a      	ldr	r2, [r7, #0]
 8008c92:	f7fe fd61 	bl	8007758 <xQueueGenericSendFromISR>
 8008c96:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	3728      	adds	r7, #40	; 0x28
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}
 8008ca2:	bf00      	nop
 8008ca4:	20001168 	.word	0x20001168

08008ca8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b088      	sub	sp, #32
 8008cac:	af02      	add	r7, sp, #8
 8008cae:	6078      	str	r0, [r7, #4]
 8008cb0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cb2:	4b22      	ldr	r3, [pc, #136]	; (8008d3c <prvProcessExpiredTimer+0x94>)
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	68db      	ldr	r3, [r3, #12]
 8008cb8:	68db      	ldr	r3, [r3, #12]
 8008cba:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008cbc:	697b      	ldr	r3, [r7, #20]
 8008cbe:	3304      	adds	r3, #4
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	f7fe fae3 	bl	800728c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008cc6:	697b      	ldr	r3, [r7, #20]
 8008cc8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008ccc:	f003 0304 	and.w	r3, r3, #4
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d022      	beq.n	8008d1a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008cd4:	697b      	ldr	r3, [r7, #20]
 8008cd6:	699a      	ldr	r2, [r3, #24]
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	18d1      	adds	r1, r2, r3
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	683a      	ldr	r2, [r7, #0]
 8008ce0:	6978      	ldr	r0, [r7, #20]
 8008ce2:	f000 f8d1 	bl	8008e88 <prvInsertTimerInActiveList>
 8008ce6:	4603      	mov	r3, r0
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d01f      	beq.n	8008d2c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008cec:	2300      	movs	r3, #0
 8008cee:	9300      	str	r3, [sp, #0]
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	687a      	ldr	r2, [r7, #4]
 8008cf4:	2100      	movs	r1, #0
 8008cf6:	6978      	ldr	r0, [r7, #20]
 8008cf8:	f7ff ff88 	bl	8008c0c <xTimerGenericCommand>
 8008cfc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008cfe:	693b      	ldr	r3, [r7, #16]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d113      	bne.n	8008d2c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d08:	f383 8811 	msr	BASEPRI, r3
 8008d0c:	f3bf 8f6f 	isb	sy
 8008d10:	f3bf 8f4f 	dsb	sy
 8008d14:	60fb      	str	r3, [r7, #12]
}
 8008d16:	bf00      	nop
 8008d18:	e7fe      	b.n	8008d18 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008d20:	f023 0301 	bic.w	r3, r3, #1
 8008d24:	b2da      	uxtb	r2, r3
 8008d26:	697b      	ldr	r3, [r7, #20]
 8008d28:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008d2c:	697b      	ldr	r3, [r7, #20]
 8008d2e:	6a1b      	ldr	r3, [r3, #32]
 8008d30:	6978      	ldr	r0, [r7, #20]
 8008d32:	4798      	blx	r3
}
 8008d34:	bf00      	nop
 8008d36:	3718      	adds	r7, #24
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	bd80      	pop	{r7, pc}
 8008d3c:	20001160 	.word	0x20001160

08008d40 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b084      	sub	sp, #16
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008d48:	f107 0308 	add.w	r3, r7, #8
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	f000 f857 	bl	8008e00 <prvGetNextExpireTime>
 8008d52:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008d54:	68bb      	ldr	r3, [r7, #8]
 8008d56:	4619      	mov	r1, r3
 8008d58:	68f8      	ldr	r0, [r7, #12]
 8008d5a:	f000 f803 	bl	8008d64 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008d5e:	f000 f8d5 	bl	8008f0c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008d62:	e7f1      	b.n	8008d48 <prvTimerTask+0x8>

08008d64 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b084      	sub	sp, #16
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
 8008d6c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008d6e:	f7ff fa39 	bl	80081e4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008d72:	f107 0308 	add.w	r3, r7, #8
 8008d76:	4618      	mov	r0, r3
 8008d78:	f000 f866 	bl	8008e48 <prvSampleTimeNow>
 8008d7c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d130      	bne.n	8008de6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d10a      	bne.n	8008da0 <prvProcessTimerOrBlockTask+0x3c>
 8008d8a:	687a      	ldr	r2, [r7, #4]
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	429a      	cmp	r2, r3
 8008d90:	d806      	bhi.n	8008da0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008d92:	f7ff fa35 	bl	8008200 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008d96:	68f9      	ldr	r1, [r7, #12]
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	f7ff ff85 	bl	8008ca8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008d9e:	e024      	b.n	8008dea <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d008      	beq.n	8008db8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008da6:	4b13      	ldr	r3, [pc, #76]	; (8008df4 <prvProcessTimerOrBlockTask+0x90>)
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d101      	bne.n	8008db4 <prvProcessTimerOrBlockTask+0x50>
 8008db0:	2301      	movs	r3, #1
 8008db2:	e000      	b.n	8008db6 <prvProcessTimerOrBlockTask+0x52>
 8008db4:	2300      	movs	r3, #0
 8008db6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008db8:	4b0f      	ldr	r3, [pc, #60]	; (8008df8 <prvProcessTimerOrBlockTask+0x94>)
 8008dba:	6818      	ldr	r0, [r3, #0]
 8008dbc:	687a      	ldr	r2, [r7, #4]
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	1ad3      	subs	r3, r2, r3
 8008dc2:	683a      	ldr	r2, [r7, #0]
 8008dc4:	4619      	mov	r1, r3
 8008dc6:	f7fe ff7d 	bl	8007cc4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008dca:	f7ff fa19 	bl	8008200 <xTaskResumeAll>
 8008dce:	4603      	mov	r3, r0
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d10a      	bne.n	8008dea <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008dd4:	4b09      	ldr	r3, [pc, #36]	; (8008dfc <prvProcessTimerOrBlockTask+0x98>)
 8008dd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008dda:	601a      	str	r2, [r3, #0]
 8008ddc:	f3bf 8f4f 	dsb	sy
 8008de0:	f3bf 8f6f 	isb	sy
}
 8008de4:	e001      	b.n	8008dea <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008de6:	f7ff fa0b 	bl	8008200 <xTaskResumeAll>
}
 8008dea:	bf00      	nop
 8008dec:	3710      	adds	r7, #16
 8008dee:	46bd      	mov	sp, r7
 8008df0:	bd80      	pop	{r7, pc}
 8008df2:	bf00      	nop
 8008df4:	20001164 	.word	0x20001164
 8008df8:	20001168 	.word	0x20001168
 8008dfc:	e000ed04 	.word	0xe000ed04

08008e00 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008e00:	b480      	push	{r7}
 8008e02:	b085      	sub	sp, #20
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008e08:	4b0e      	ldr	r3, [pc, #56]	; (8008e44 <prvGetNextExpireTime+0x44>)
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d101      	bne.n	8008e16 <prvGetNextExpireTime+0x16>
 8008e12:	2201      	movs	r2, #1
 8008e14:	e000      	b.n	8008e18 <prvGetNextExpireTime+0x18>
 8008e16:	2200      	movs	r2, #0
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d105      	bne.n	8008e30 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008e24:	4b07      	ldr	r3, [pc, #28]	; (8008e44 <prvGetNextExpireTime+0x44>)
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	68db      	ldr	r3, [r3, #12]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	60fb      	str	r3, [r7, #12]
 8008e2e:	e001      	b.n	8008e34 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008e30:	2300      	movs	r3, #0
 8008e32:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008e34:	68fb      	ldr	r3, [r7, #12]
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3714      	adds	r7, #20
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e40:	4770      	bx	lr
 8008e42:	bf00      	nop
 8008e44:	20001160 	.word	0x20001160

08008e48 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b084      	sub	sp, #16
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008e50:	f7ff fa74 	bl	800833c <xTaskGetTickCount>
 8008e54:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008e56:	4b0b      	ldr	r3, [pc, #44]	; (8008e84 <prvSampleTimeNow+0x3c>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	68fa      	ldr	r2, [r7, #12]
 8008e5c:	429a      	cmp	r2, r3
 8008e5e:	d205      	bcs.n	8008e6c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008e60:	f000 f936 	bl	80090d0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2201      	movs	r2, #1
 8008e68:	601a      	str	r2, [r3, #0]
 8008e6a:	e002      	b.n	8008e72 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008e72:	4a04      	ldr	r2, [pc, #16]	; (8008e84 <prvSampleTimeNow+0x3c>)
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008e78:	68fb      	ldr	r3, [r7, #12]
}
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	3710      	adds	r7, #16
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	bd80      	pop	{r7, pc}
 8008e82:	bf00      	nop
 8008e84:	20001170 	.word	0x20001170

08008e88 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b086      	sub	sp, #24
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	60f8      	str	r0, [r7, #12]
 8008e90:	60b9      	str	r1, [r7, #8]
 8008e92:	607a      	str	r2, [r7, #4]
 8008e94:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008e96:	2300      	movs	r3, #0
 8008e98:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	68ba      	ldr	r2, [r7, #8]
 8008e9e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	68fa      	ldr	r2, [r7, #12]
 8008ea4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008ea6:	68ba      	ldr	r2, [r7, #8]
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	429a      	cmp	r2, r3
 8008eac:	d812      	bhi.n	8008ed4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008eae:	687a      	ldr	r2, [r7, #4]
 8008eb0:	683b      	ldr	r3, [r7, #0]
 8008eb2:	1ad2      	subs	r2, r2, r3
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	699b      	ldr	r3, [r3, #24]
 8008eb8:	429a      	cmp	r2, r3
 8008eba:	d302      	bcc.n	8008ec2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008ebc:	2301      	movs	r3, #1
 8008ebe:	617b      	str	r3, [r7, #20]
 8008ec0:	e01b      	b.n	8008efa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008ec2:	4b10      	ldr	r3, [pc, #64]	; (8008f04 <prvInsertTimerInActiveList+0x7c>)
 8008ec4:	681a      	ldr	r2, [r3, #0]
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	3304      	adds	r3, #4
 8008eca:	4619      	mov	r1, r3
 8008ecc:	4610      	mov	r0, r2
 8008ece:	f7fe f9a4 	bl	800721a <vListInsert>
 8008ed2:	e012      	b.n	8008efa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008ed4:	687a      	ldr	r2, [r7, #4]
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	429a      	cmp	r2, r3
 8008eda:	d206      	bcs.n	8008eea <prvInsertTimerInActiveList+0x62>
 8008edc:	68ba      	ldr	r2, [r7, #8]
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	429a      	cmp	r2, r3
 8008ee2:	d302      	bcc.n	8008eea <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008ee4:	2301      	movs	r3, #1
 8008ee6:	617b      	str	r3, [r7, #20]
 8008ee8:	e007      	b.n	8008efa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008eea:	4b07      	ldr	r3, [pc, #28]	; (8008f08 <prvInsertTimerInActiveList+0x80>)
 8008eec:	681a      	ldr	r2, [r3, #0]
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	3304      	adds	r3, #4
 8008ef2:	4619      	mov	r1, r3
 8008ef4:	4610      	mov	r0, r2
 8008ef6:	f7fe f990 	bl	800721a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008efa:	697b      	ldr	r3, [r7, #20]
}
 8008efc:	4618      	mov	r0, r3
 8008efe:	3718      	adds	r7, #24
 8008f00:	46bd      	mov	sp, r7
 8008f02:	bd80      	pop	{r7, pc}
 8008f04:	20001164 	.word	0x20001164
 8008f08:	20001160 	.word	0x20001160

08008f0c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b08e      	sub	sp, #56	; 0x38
 8008f10:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008f12:	e0ca      	b.n	80090aa <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	da18      	bge.n	8008f4c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008f1a:	1d3b      	adds	r3, r7, #4
 8008f1c:	3304      	adds	r3, #4
 8008f1e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008f20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d10a      	bne.n	8008f3c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008f26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f2a:	f383 8811 	msr	BASEPRI, r3
 8008f2e:	f3bf 8f6f 	isb	sy
 8008f32:	f3bf 8f4f 	dsb	sy
 8008f36:	61fb      	str	r3, [r7, #28]
}
 8008f38:	bf00      	nop
 8008f3a:	e7fe      	b.n	8008f3a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f42:	6850      	ldr	r0, [r2, #4]
 8008f44:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f46:	6892      	ldr	r2, [r2, #8]
 8008f48:	4611      	mov	r1, r2
 8008f4a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	f2c0 80aa 	blt.w	80090a8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f5a:	695b      	ldr	r3, [r3, #20]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d004      	beq.n	8008f6a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f62:	3304      	adds	r3, #4
 8008f64:	4618      	mov	r0, r3
 8008f66:	f7fe f991 	bl	800728c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008f6a:	463b      	mov	r3, r7
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	f7ff ff6b 	bl	8008e48 <prvSampleTimeNow>
 8008f72:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2b09      	cmp	r3, #9
 8008f78:	f200 8097 	bhi.w	80090aa <prvProcessReceivedCommands+0x19e>
 8008f7c:	a201      	add	r2, pc, #4	; (adr r2, 8008f84 <prvProcessReceivedCommands+0x78>)
 8008f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f82:	bf00      	nop
 8008f84:	08008fad 	.word	0x08008fad
 8008f88:	08008fad 	.word	0x08008fad
 8008f8c:	08008fad 	.word	0x08008fad
 8008f90:	08009021 	.word	0x08009021
 8008f94:	08009035 	.word	0x08009035
 8008f98:	0800907f 	.word	0x0800907f
 8008f9c:	08008fad 	.word	0x08008fad
 8008fa0:	08008fad 	.word	0x08008fad
 8008fa4:	08009021 	.word	0x08009021
 8008fa8:	08009035 	.word	0x08009035
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008fac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008fb2:	f043 0301 	orr.w	r3, r3, #1
 8008fb6:	b2da      	uxtb	r2, r3
 8008fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008fbe:	68ba      	ldr	r2, [r7, #8]
 8008fc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fc2:	699b      	ldr	r3, [r3, #24]
 8008fc4:	18d1      	adds	r1, r2, r3
 8008fc6:	68bb      	ldr	r3, [r7, #8]
 8008fc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008fcc:	f7ff ff5c 	bl	8008e88 <prvInsertTimerInActiveList>
 8008fd0:	4603      	mov	r3, r0
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d069      	beq.n	80090aa <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008fd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fd8:	6a1b      	ldr	r3, [r3, #32]
 8008fda:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008fdc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fe0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008fe4:	f003 0304 	and.w	r3, r3, #4
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d05e      	beq.n	80090aa <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008fec:	68ba      	ldr	r2, [r7, #8]
 8008fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ff0:	699b      	ldr	r3, [r3, #24]
 8008ff2:	441a      	add	r2, r3
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	9300      	str	r3, [sp, #0]
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	2100      	movs	r1, #0
 8008ffc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008ffe:	f7ff fe05 	bl	8008c0c <xTimerGenericCommand>
 8009002:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009004:	6a3b      	ldr	r3, [r7, #32]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d14f      	bne.n	80090aa <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800900a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800900e:	f383 8811 	msr	BASEPRI, r3
 8009012:	f3bf 8f6f 	isb	sy
 8009016:	f3bf 8f4f 	dsb	sy
 800901a:	61bb      	str	r3, [r7, #24]
}
 800901c:	bf00      	nop
 800901e:	e7fe      	b.n	800901e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009022:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009026:	f023 0301 	bic.w	r3, r3, #1
 800902a:	b2da      	uxtb	r2, r3
 800902c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800902e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8009032:	e03a      	b.n	80090aa <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009036:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800903a:	f043 0301 	orr.w	r3, r3, #1
 800903e:	b2da      	uxtb	r2, r3
 8009040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009042:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009046:	68ba      	ldr	r2, [r7, #8]
 8009048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800904a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800904c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800904e:	699b      	ldr	r3, [r3, #24]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d10a      	bne.n	800906a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8009054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009058:	f383 8811 	msr	BASEPRI, r3
 800905c:	f3bf 8f6f 	isb	sy
 8009060:	f3bf 8f4f 	dsb	sy
 8009064:	617b      	str	r3, [r7, #20]
}
 8009066:	bf00      	nop
 8009068:	e7fe      	b.n	8009068 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800906a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800906c:	699a      	ldr	r2, [r3, #24]
 800906e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009070:	18d1      	adds	r1, r2, r3
 8009072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009074:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009076:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009078:	f7ff ff06 	bl	8008e88 <prvInsertTimerInActiveList>
					break;
 800907c:	e015      	b.n	80090aa <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800907e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009080:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009084:	f003 0302 	and.w	r3, r3, #2
 8009088:	2b00      	cmp	r3, #0
 800908a:	d103      	bne.n	8009094 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800908c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800908e:	f000 fbdf 	bl	8009850 <vPortFree>
 8009092:	e00a      	b.n	80090aa <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009096:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800909a:	f023 0301 	bic.w	r3, r3, #1
 800909e:	b2da      	uxtb	r2, r3
 80090a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80090a6:	e000      	b.n	80090aa <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80090a8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80090aa:	4b08      	ldr	r3, [pc, #32]	; (80090cc <prvProcessReceivedCommands+0x1c0>)
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	1d39      	adds	r1, r7, #4
 80090b0:	2200      	movs	r2, #0
 80090b2:	4618      	mov	r0, r3
 80090b4:	f7fe fbec 	bl	8007890 <xQueueReceive>
 80090b8:	4603      	mov	r3, r0
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	f47f af2a 	bne.w	8008f14 <prvProcessReceivedCommands+0x8>
	}
}
 80090c0:	bf00      	nop
 80090c2:	bf00      	nop
 80090c4:	3730      	adds	r7, #48	; 0x30
 80090c6:	46bd      	mov	sp, r7
 80090c8:	bd80      	pop	{r7, pc}
 80090ca:	bf00      	nop
 80090cc:	20001168 	.word	0x20001168

080090d0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b088      	sub	sp, #32
 80090d4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80090d6:	e048      	b.n	800916a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80090d8:	4b2d      	ldr	r3, [pc, #180]	; (8009190 <prvSwitchTimerLists+0xc0>)
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	68db      	ldr	r3, [r3, #12]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090e2:	4b2b      	ldr	r3, [pc, #172]	; (8009190 <prvSwitchTimerLists+0xc0>)
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	68db      	ldr	r3, [r3, #12]
 80090e8:	68db      	ldr	r3, [r3, #12]
 80090ea:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	3304      	adds	r3, #4
 80090f0:	4618      	mov	r0, r3
 80090f2:	f7fe f8cb 	bl	800728c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	6a1b      	ldr	r3, [r3, #32]
 80090fa:	68f8      	ldr	r0, [r7, #12]
 80090fc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009104:	f003 0304 	and.w	r3, r3, #4
 8009108:	2b00      	cmp	r3, #0
 800910a:	d02e      	beq.n	800916a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	699b      	ldr	r3, [r3, #24]
 8009110:	693a      	ldr	r2, [r7, #16]
 8009112:	4413      	add	r3, r2
 8009114:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009116:	68ba      	ldr	r2, [r7, #8]
 8009118:	693b      	ldr	r3, [r7, #16]
 800911a:	429a      	cmp	r2, r3
 800911c:	d90e      	bls.n	800913c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	68ba      	ldr	r2, [r7, #8]
 8009122:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	68fa      	ldr	r2, [r7, #12]
 8009128:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800912a:	4b19      	ldr	r3, [pc, #100]	; (8009190 <prvSwitchTimerLists+0xc0>)
 800912c:	681a      	ldr	r2, [r3, #0]
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	3304      	adds	r3, #4
 8009132:	4619      	mov	r1, r3
 8009134:	4610      	mov	r0, r2
 8009136:	f7fe f870 	bl	800721a <vListInsert>
 800913a:	e016      	b.n	800916a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800913c:	2300      	movs	r3, #0
 800913e:	9300      	str	r3, [sp, #0]
 8009140:	2300      	movs	r3, #0
 8009142:	693a      	ldr	r2, [r7, #16]
 8009144:	2100      	movs	r1, #0
 8009146:	68f8      	ldr	r0, [r7, #12]
 8009148:	f7ff fd60 	bl	8008c0c <xTimerGenericCommand>
 800914c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d10a      	bne.n	800916a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8009154:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009158:	f383 8811 	msr	BASEPRI, r3
 800915c:	f3bf 8f6f 	isb	sy
 8009160:	f3bf 8f4f 	dsb	sy
 8009164:	603b      	str	r3, [r7, #0]
}
 8009166:	bf00      	nop
 8009168:	e7fe      	b.n	8009168 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800916a:	4b09      	ldr	r3, [pc, #36]	; (8009190 <prvSwitchTimerLists+0xc0>)
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d1b1      	bne.n	80090d8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009174:	4b06      	ldr	r3, [pc, #24]	; (8009190 <prvSwitchTimerLists+0xc0>)
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800917a:	4b06      	ldr	r3, [pc, #24]	; (8009194 <prvSwitchTimerLists+0xc4>)
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	4a04      	ldr	r2, [pc, #16]	; (8009190 <prvSwitchTimerLists+0xc0>)
 8009180:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009182:	4a04      	ldr	r2, [pc, #16]	; (8009194 <prvSwitchTimerLists+0xc4>)
 8009184:	697b      	ldr	r3, [r7, #20]
 8009186:	6013      	str	r3, [r2, #0]
}
 8009188:	bf00      	nop
 800918a:	3718      	adds	r7, #24
 800918c:	46bd      	mov	sp, r7
 800918e:	bd80      	pop	{r7, pc}
 8009190:	20001160 	.word	0x20001160
 8009194:	20001164 	.word	0x20001164

08009198 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b082      	sub	sp, #8
 800919c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800919e:	f000 f969 	bl	8009474 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80091a2:	4b15      	ldr	r3, [pc, #84]	; (80091f8 <prvCheckForValidListAndQueue+0x60>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d120      	bne.n	80091ec <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80091aa:	4814      	ldr	r0, [pc, #80]	; (80091fc <prvCheckForValidListAndQueue+0x64>)
 80091ac:	f7fd ffe4 	bl	8007178 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80091b0:	4813      	ldr	r0, [pc, #76]	; (8009200 <prvCheckForValidListAndQueue+0x68>)
 80091b2:	f7fd ffe1 	bl	8007178 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80091b6:	4b13      	ldr	r3, [pc, #76]	; (8009204 <prvCheckForValidListAndQueue+0x6c>)
 80091b8:	4a10      	ldr	r2, [pc, #64]	; (80091fc <prvCheckForValidListAndQueue+0x64>)
 80091ba:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80091bc:	4b12      	ldr	r3, [pc, #72]	; (8009208 <prvCheckForValidListAndQueue+0x70>)
 80091be:	4a10      	ldr	r2, [pc, #64]	; (8009200 <prvCheckForValidListAndQueue+0x68>)
 80091c0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80091c2:	2300      	movs	r3, #0
 80091c4:	9300      	str	r3, [sp, #0]
 80091c6:	4b11      	ldr	r3, [pc, #68]	; (800920c <prvCheckForValidListAndQueue+0x74>)
 80091c8:	4a11      	ldr	r2, [pc, #68]	; (8009210 <prvCheckForValidListAndQueue+0x78>)
 80091ca:	2110      	movs	r1, #16
 80091cc:	200a      	movs	r0, #10
 80091ce:	f7fe f8ef 	bl	80073b0 <xQueueGenericCreateStatic>
 80091d2:	4603      	mov	r3, r0
 80091d4:	4a08      	ldr	r2, [pc, #32]	; (80091f8 <prvCheckForValidListAndQueue+0x60>)
 80091d6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80091d8:	4b07      	ldr	r3, [pc, #28]	; (80091f8 <prvCheckForValidListAndQueue+0x60>)
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d005      	beq.n	80091ec <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80091e0:	4b05      	ldr	r3, [pc, #20]	; (80091f8 <prvCheckForValidListAndQueue+0x60>)
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	490b      	ldr	r1, [pc, #44]	; (8009214 <prvCheckForValidListAndQueue+0x7c>)
 80091e6:	4618      	mov	r0, r3
 80091e8:	f7fe fd42 	bl	8007c70 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80091ec:	f000 f972 	bl	80094d4 <vPortExitCritical>
}
 80091f0:	bf00      	nop
 80091f2:	46bd      	mov	sp, r7
 80091f4:	bd80      	pop	{r7, pc}
 80091f6:	bf00      	nop
 80091f8:	20001168 	.word	0x20001168
 80091fc:	20001138 	.word	0x20001138
 8009200:	2000114c 	.word	0x2000114c
 8009204:	20001160 	.word	0x20001160
 8009208:	20001164 	.word	0x20001164
 800920c:	20001214 	.word	0x20001214
 8009210:	20001174 	.word	0x20001174
 8009214:	0800cb9c 	.word	0x0800cb9c

08009218 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009218:	b480      	push	{r7}
 800921a:	b085      	sub	sp, #20
 800921c:	af00      	add	r7, sp, #0
 800921e:	60f8      	str	r0, [r7, #12]
 8009220:	60b9      	str	r1, [r7, #8]
 8009222:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	3b04      	subs	r3, #4
 8009228:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009230:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	3b04      	subs	r3, #4
 8009236:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009238:	68bb      	ldr	r3, [r7, #8]
 800923a:	f023 0201 	bic.w	r2, r3, #1
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	3b04      	subs	r3, #4
 8009246:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009248:	4a0c      	ldr	r2, [pc, #48]	; (800927c <pxPortInitialiseStack+0x64>)
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	3b14      	subs	r3, #20
 8009252:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009254:	687a      	ldr	r2, [r7, #4]
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	3b04      	subs	r3, #4
 800925e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	f06f 0202 	mvn.w	r2, #2
 8009266:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	3b20      	subs	r3, #32
 800926c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800926e:	68fb      	ldr	r3, [r7, #12]
}
 8009270:	4618      	mov	r0, r3
 8009272:	3714      	adds	r7, #20
 8009274:	46bd      	mov	sp, r7
 8009276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927a:	4770      	bx	lr
 800927c:	08009281 	.word	0x08009281

08009280 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009280:	b480      	push	{r7}
 8009282:	b085      	sub	sp, #20
 8009284:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009286:	2300      	movs	r3, #0
 8009288:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800928a:	4b12      	ldr	r3, [pc, #72]	; (80092d4 <prvTaskExitError+0x54>)
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009292:	d00a      	beq.n	80092aa <prvTaskExitError+0x2a>
	__asm volatile
 8009294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009298:	f383 8811 	msr	BASEPRI, r3
 800929c:	f3bf 8f6f 	isb	sy
 80092a0:	f3bf 8f4f 	dsb	sy
 80092a4:	60fb      	str	r3, [r7, #12]
}
 80092a6:	bf00      	nop
 80092a8:	e7fe      	b.n	80092a8 <prvTaskExitError+0x28>
	__asm volatile
 80092aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092ae:	f383 8811 	msr	BASEPRI, r3
 80092b2:	f3bf 8f6f 	isb	sy
 80092b6:	f3bf 8f4f 	dsb	sy
 80092ba:	60bb      	str	r3, [r7, #8]
}
 80092bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80092be:	bf00      	nop
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d0fc      	beq.n	80092c0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80092c6:	bf00      	nop
 80092c8:	bf00      	nop
 80092ca:	3714      	adds	r7, #20
 80092cc:	46bd      	mov	sp, r7
 80092ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d2:	4770      	bx	lr
 80092d4:	2000000c 	.word	0x2000000c
	...

080092e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80092e0:	4b07      	ldr	r3, [pc, #28]	; (8009300 <pxCurrentTCBConst2>)
 80092e2:	6819      	ldr	r1, [r3, #0]
 80092e4:	6808      	ldr	r0, [r1, #0]
 80092e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092ea:	f380 8809 	msr	PSP, r0
 80092ee:	f3bf 8f6f 	isb	sy
 80092f2:	f04f 0000 	mov.w	r0, #0
 80092f6:	f380 8811 	msr	BASEPRI, r0
 80092fa:	4770      	bx	lr
 80092fc:	f3af 8000 	nop.w

08009300 <pxCurrentTCBConst2>:
 8009300:	20000c38 	.word	0x20000c38
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009304:	bf00      	nop
 8009306:	bf00      	nop

08009308 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009308:	4808      	ldr	r0, [pc, #32]	; (800932c <prvPortStartFirstTask+0x24>)
 800930a:	6800      	ldr	r0, [r0, #0]
 800930c:	6800      	ldr	r0, [r0, #0]
 800930e:	f380 8808 	msr	MSP, r0
 8009312:	f04f 0000 	mov.w	r0, #0
 8009316:	f380 8814 	msr	CONTROL, r0
 800931a:	b662      	cpsie	i
 800931c:	b661      	cpsie	f
 800931e:	f3bf 8f4f 	dsb	sy
 8009322:	f3bf 8f6f 	isb	sy
 8009326:	df00      	svc	0
 8009328:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800932a:	bf00      	nop
 800932c:	e000ed08 	.word	0xe000ed08

08009330 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b086      	sub	sp, #24
 8009334:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009336:	4b46      	ldr	r3, [pc, #280]	; (8009450 <xPortStartScheduler+0x120>)
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4a46      	ldr	r2, [pc, #280]	; (8009454 <xPortStartScheduler+0x124>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d10a      	bne.n	8009356 <xPortStartScheduler+0x26>
	__asm volatile
 8009340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009344:	f383 8811 	msr	BASEPRI, r3
 8009348:	f3bf 8f6f 	isb	sy
 800934c:	f3bf 8f4f 	dsb	sy
 8009350:	613b      	str	r3, [r7, #16]
}
 8009352:	bf00      	nop
 8009354:	e7fe      	b.n	8009354 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009356:	4b3e      	ldr	r3, [pc, #248]	; (8009450 <xPortStartScheduler+0x120>)
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	4a3f      	ldr	r2, [pc, #252]	; (8009458 <xPortStartScheduler+0x128>)
 800935c:	4293      	cmp	r3, r2
 800935e:	d10a      	bne.n	8009376 <xPortStartScheduler+0x46>
	__asm volatile
 8009360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009364:	f383 8811 	msr	BASEPRI, r3
 8009368:	f3bf 8f6f 	isb	sy
 800936c:	f3bf 8f4f 	dsb	sy
 8009370:	60fb      	str	r3, [r7, #12]
}
 8009372:	bf00      	nop
 8009374:	e7fe      	b.n	8009374 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009376:	4b39      	ldr	r3, [pc, #228]	; (800945c <xPortStartScheduler+0x12c>)
 8009378:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	781b      	ldrb	r3, [r3, #0]
 800937e:	b2db      	uxtb	r3, r3
 8009380:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009382:	697b      	ldr	r3, [r7, #20]
 8009384:	22ff      	movs	r2, #255	; 0xff
 8009386:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009388:	697b      	ldr	r3, [r7, #20]
 800938a:	781b      	ldrb	r3, [r3, #0]
 800938c:	b2db      	uxtb	r3, r3
 800938e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009390:	78fb      	ldrb	r3, [r7, #3]
 8009392:	b2db      	uxtb	r3, r3
 8009394:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009398:	b2da      	uxtb	r2, r3
 800939a:	4b31      	ldr	r3, [pc, #196]	; (8009460 <xPortStartScheduler+0x130>)
 800939c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800939e:	4b31      	ldr	r3, [pc, #196]	; (8009464 <xPortStartScheduler+0x134>)
 80093a0:	2207      	movs	r2, #7
 80093a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80093a4:	e009      	b.n	80093ba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80093a6:	4b2f      	ldr	r3, [pc, #188]	; (8009464 <xPortStartScheduler+0x134>)
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	3b01      	subs	r3, #1
 80093ac:	4a2d      	ldr	r2, [pc, #180]	; (8009464 <xPortStartScheduler+0x134>)
 80093ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80093b0:	78fb      	ldrb	r3, [r7, #3]
 80093b2:	b2db      	uxtb	r3, r3
 80093b4:	005b      	lsls	r3, r3, #1
 80093b6:	b2db      	uxtb	r3, r3
 80093b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80093ba:	78fb      	ldrb	r3, [r7, #3]
 80093bc:	b2db      	uxtb	r3, r3
 80093be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80093c2:	2b80      	cmp	r3, #128	; 0x80
 80093c4:	d0ef      	beq.n	80093a6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80093c6:	4b27      	ldr	r3, [pc, #156]	; (8009464 <xPortStartScheduler+0x134>)
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f1c3 0307 	rsb	r3, r3, #7
 80093ce:	2b04      	cmp	r3, #4
 80093d0:	d00a      	beq.n	80093e8 <xPortStartScheduler+0xb8>
	__asm volatile
 80093d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093d6:	f383 8811 	msr	BASEPRI, r3
 80093da:	f3bf 8f6f 	isb	sy
 80093de:	f3bf 8f4f 	dsb	sy
 80093e2:	60bb      	str	r3, [r7, #8]
}
 80093e4:	bf00      	nop
 80093e6:	e7fe      	b.n	80093e6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80093e8:	4b1e      	ldr	r3, [pc, #120]	; (8009464 <xPortStartScheduler+0x134>)
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	021b      	lsls	r3, r3, #8
 80093ee:	4a1d      	ldr	r2, [pc, #116]	; (8009464 <xPortStartScheduler+0x134>)
 80093f0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80093f2:	4b1c      	ldr	r3, [pc, #112]	; (8009464 <xPortStartScheduler+0x134>)
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80093fa:	4a1a      	ldr	r2, [pc, #104]	; (8009464 <xPortStartScheduler+0x134>)
 80093fc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	b2da      	uxtb	r2, r3
 8009402:	697b      	ldr	r3, [r7, #20]
 8009404:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009406:	4b18      	ldr	r3, [pc, #96]	; (8009468 <xPortStartScheduler+0x138>)
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	4a17      	ldr	r2, [pc, #92]	; (8009468 <xPortStartScheduler+0x138>)
 800940c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009410:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009412:	4b15      	ldr	r3, [pc, #84]	; (8009468 <xPortStartScheduler+0x138>)
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	4a14      	ldr	r2, [pc, #80]	; (8009468 <xPortStartScheduler+0x138>)
 8009418:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800941c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800941e:	f000 f8dd 	bl	80095dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009422:	4b12      	ldr	r3, [pc, #72]	; (800946c <xPortStartScheduler+0x13c>)
 8009424:	2200      	movs	r2, #0
 8009426:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009428:	f000 f8fc 	bl	8009624 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800942c:	4b10      	ldr	r3, [pc, #64]	; (8009470 <xPortStartScheduler+0x140>)
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	4a0f      	ldr	r2, [pc, #60]	; (8009470 <xPortStartScheduler+0x140>)
 8009432:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009436:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009438:	f7ff ff66 	bl	8009308 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800943c:	f7ff f848 	bl	80084d0 <vTaskSwitchContext>
	prvTaskExitError();
 8009440:	f7ff ff1e 	bl	8009280 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009444:	2300      	movs	r3, #0
}
 8009446:	4618      	mov	r0, r3
 8009448:	3718      	adds	r7, #24
 800944a:	46bd      	mov	sp, r7
 800944c:	bd80      	pop	{r7, pc}
 800944e:	bf00      	nop
 8009450:	e000ed00 	.word	0xe000ed00
 8009454:	410fc271 	.word	0x410fc271
 8009458:	410fc270 	.word	0x410fc270
 800945c:	e000e400 	.word	0xe000e400
 8009460:	20001264 	.word	0x20001264
 8009464:	20001268 	.word	0x20001268
 8009468:	e000ed20 	.word	0xe000ed20
 800946c:	2000000c 	.word	0x2000000c
 8009470:	e000ef34 	.word	0xe000ef34

08009474 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009474:	b480      	push	{r7}
 8009476:	b083      	sub	sp, #12
 8009478:	af00      	add	r7, sp, #0
	__asm volatile
 800947a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800947e:	f383 8811 	msr	BASEPRI, r3
 8009482:	f3bf 8f6f 	isb	sy
 8009486:	f3bf 8f4f 	dsb	sy
 800948a:	607b      	str	r3, [r7, #4]
}
 800948c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800948e:	4b0f      	ldr	r3, [pc, #60]	; (80094cc <vPortEnterCritical+0x58>)
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	3301      	adds	r3, #1
 8009494:	4a0d      	ldr	r2, [pc, #52]	; (80094cc <vPortEnterCritical+0x58>)
 8009496:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009498:	4b0c      	ldr	r3, [pc, #48]	; (80094cc <vPortEnterCritical+0x58>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	2b01      	cmp	r3, #1
 800949e:	d10f      	bne.n	80094c0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80094a0:	4b0b      	ldr	r3, [pc, #44]	; (80094d0 <vPortEnterCritical+0x5c>)
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	b2db      	uxtb	r3, r3
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d00a      	beq.n	80094c0 <vPortEnterCritical+0x4c>
	__asm volatile
 80094aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094ae:	f383 8811 	msr	BASEPRI, r3
 80094b2:	f3bf 8f6f 	isb	sy
 80094b6:	f3bf 8f4f 	dsb	sy
 80094ba:	603b      	str	r3, [r7, #0]
}
 80094bc:	bf00      	nop
 80094be:	e7fe      	b.n	80094be <vPortEnterCritical+0x4a>
	}
}
 80094c0:	bf00      	nop
 80094c2:	370c      	adds	r7, #12
 80094c4:	46bd      	mov	sp, r7
 80094c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ca:	4770      	bx	lr
 80094cc:	2000000c 	.word	0x2000000c
 80094d0:	e000ed04 	.word	0xe000ed04

080094d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80094d4:	b480      	push	{r7}
 80094d6:	b083      	sub	sp, #12
 80094d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80094da:	4b12      	ldr	r3, [pc, #72]	; (8009524 <vPortExitCritical+0x50>)
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d10a      	bne.n	80094f8 <vPortExitCritical+0x24>
	__asm volatile
 80094e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094e6:	f383 8811 	msr	BASEPRI, r3
 80094ea:	f3bf 8f6f 	isb	sy
 80094ee:	f3bf 8f4f 	dsb	sy
 80094f2:	607b      	str	r3, [r7, #4]
}
 80094f4:	bf00      	nop
 80094f6:	e7fe      	b.n	80094f6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80094f8:	4b0a      	ldr	r3, [pc, #40]	; (8009524 <vPortExitCritical+0x50>)
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	3b01      	subs	r3, #1
 80094fe:	4a09      	ldr	r2, [pc, #36]	; (8009524 <vPortExitCritical+0x50>)
 8009500:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009502:	4b08      	ldr	r3, [pc, #32]	; (8009524 <vPortExitCritical+0x50>)
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d105      	bne.n	8009516 <vPortExitCritical+0x42>
 800950a:	2300      	movs	r3, #0
 800950c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	f383 8811 	msr	BASEPRI, r3
}
 8009514:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009516:	bf00      	nop
 8009518:	370c      	adds	r7, #12
 800951a:	46bd      	mov	sp, r7
 800951c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009520:	4770      	bx	lr
 8009522:	bf00      	nop
 8009524:	2000000c 	.word	0x2000000c
	...

08009530 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009530:	f3ef 8009 	mrs	r0, PSP
 8009534:	f3bf 8f6f 	isb	sy
 8009538:	4b15      	ldr	r3, [pc, #84]	; (8009590 <pxCurrentTCBConst>)
 800953a:	681a      	ldr	r2, [r3, #0]
 800953c:	f01e 0f10 	tst.w	lr, #16
 8009540:	bf08      	it	eq
 8009542:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009546:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800954a:	6010      	str	r0, [r2, #0]
 800954c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009550:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009554:	f380 8811 	msr	BASEPRI, r0
 8009558:	f3bf 8f4f 	dsb	sy
 800955c:	f3bf 8f6f 	isb	sy
 8009560:	f7fe ffb6 	bl	80084d0 <vTaskSwitchContext>
 8009564:	f04f 0000 	mov.w	r0, #0
 8009568:	f380 8811 	msr	BASEPRI, r0
 800956c:	bc09      	pop	{r0, r3}
 800956e:	6819      	ldr	r1, [r3, #0]
 8009570:	6808      	ldr	r0, [r1, #0]
 8009572:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009576:	f01e 0f10 	tst.w	lr, #16
 800957a:	bf08      	it	eq
 800957c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009580:	f380 8809 	msr	PSP, r0
 8009584:	f3bf 8f6f 	isb	sy
 8009588:	4770      	bx	lr
 800958a:	bf00      	nop
 800958c:	f3af 8000 	nop.w

08009590 <pxCurrentTCBConst>:
 8009590:	20000c38 	.word	0x20000c38
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009594:	bf00      	nop
 8009596:	bf00      	nop

08009598 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009598:	b580      	push	{r7, lr}
 800959a:	b082      	sub	sp, #8
 800959c:	af00      	add	r7, sp, #0
	__asm volatile
 800959e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095a2:	f383 8811 	msr	BASEPRI, r3
 80095a6:	f3bf 8f6f 	isb	sy
 80095aa:	f3bf 8f4f 	dsb	sy
 80095ae:	607b      	str	r3, [r7, #4]
}
 80095b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80095b2:	f7fe fed3 	bl	800835c <xTaskIncrementTick>
 80095b6:	4603      	mov	r3, r0
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d003      	beq.n	80095c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80095bc:	4b06      	ldr	r3, [pc, #24]	; (80095d8 <xPortSysTickHandler+0x40>)
 80095be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80095c2:	601a      	str	r2, [r3, #0]
 80095c4:	2300      	movs	r3, #0
 80095c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80095c8:	683b      	ldr	r3, [r7, #0]
 80095ca:	f383 8811 	msr	BASEPRI, r3
}
 80095ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80095d0:	bf00      	nop
 80095d2:	3708      	adds	r7, #8
 80095d4:	46bd      	mov	sp, r7
 80095d6:	bd80      	pop	{r7, pc}
 80095d8:	e000ed04 	.word	0xe000ed04

080095dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80095dc:	b480      	push	{r7}
 80095de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80095e0:	4b0b      	ldr	r3, [pc, #44]	; (8009610 <vPortSetupTimerInterrupt+0x34>)
 80095e2:	2200      	movs	r2, #0
 80095e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80095e6:	4b0b      	ldr	r3, [pc, #44]	; (8009614 <vPortSetupTimerInterrupt+0x38>)
 80095e8:	2200      	movs	r2, #0
 80095ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80095ec:	4b0a      	ldr	r3, [pc, #40]	; (8009618 <vPortSetupTimerInterrupt+0x3c>)
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	4a0a      	ldr	r2, [pc, #40]	; (800961c <vPortSetupTimerInterrupt+0x40>)
 80095f2:	fba2 2303 	umull	r2, r3, r2, r3
 80095f6:	099b      	lsrs	r3, r3, #6
 80095f8:	4a09      	ldr	r2, [pc, #36]	; (8009620 <vPortSetupTimerInterrupt+0x44>)
 80095fa:	3b01      	subs	r3, #1
 80095fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80095fe:	4b04      	ldr	r3, [pc, #16]	; (8009610 <vPortSetupTimerInterrupt+0x34>)
 8009600:	2207      	movs	r2, #7
 8009602:	601a      	str	r2, [r3, #0]
}
 8009604:	bf00      	nop
 8009606:	46bd      	mov	sp, r7
 8009608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960c:	4770      	bx	lr
 800960e:	bf00      	nop
 8009610:	e000e010 	.word	0xe000e010
 8009614:	e000e018 	.word	0xe000e018
 8009618:	20000000 	.word	0x20000000
 800961c:	10624dd3 	.word	0x10624dd3
 8009620:	e000e014 	.word	0xe000e014

08009624 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009624:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009634 <vPortEnableVFP+0x10>
 8009628:	6801      	ldr	r1, [r0, #0]
 800962a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800962e:	6001      	str	r1, [r0, #0]
 8009630:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009632:	bf00      	nop
 8009634:	e000ed88 	.word	0xe000ed88

08009638 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009638:	b480      	push	{r7}
 800963a:	b085      	sub	sp, #20
 800963c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800963e:	f3ef 8305 	mrs	r3, IPSR
 8009642:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	2b0f      	cmp	r3, #15
 8009648:	d914      	bls.n	8009674 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800964a:	4a17      	ldr	r2, [pc, #92]	; (80096a8 <vPortValidateInterruptPriority+0x70>)
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	4413      	add	r3, r2
 8009650:	781b      	ldrb	r3, [r3, #0]
 8009652:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009654:	4b15      	ldr	r3, [pc, #84]	; (80096ac <vPortValidateInterruptPriority+0x74>)
 8009656:	781b      	ldrb	r3, [r3, #0]
 8009658:	7afa      	ldrb	r2, [r7, #11]
 800965a:	429a      	cmp	r2, r3
 800965c:	d20a      	bcs.n	8009674 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800965e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009662:	f383 8811 	msr	BASEPRI, r3
 8009666:	f3bf 8f6f 	isb	sy
 800966a:	f3bf 8f4f 	dsb	sy
 800966e:	607b      	str	r3, [r7, #4]
}
 8009670:	bf00      	nop
 8009672:	e7fe      	b.n	8009672 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009674:	4b0e      	ldr	r3, [pc, #56]	; (80096b0 <vPortValidateInterruptPriority+0x78>)
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800967c:	4b0d      	ldr	r3, [pc, #52]	; (80096b4 <vPortValidateInterruptPriority+0x7c>)
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	429a      	cmp	r2, r3
 8009682:	d90a      	bls.n	800969a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8009684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009688:	f383 8811 	msr	BASEPRI, r3
 800968c:	f3bf 8f6f 	isb	sy
 8009690:	f3bf 8f4f 	dsb	sy
 8009694:	603b      	str	r3, [r7, #0]
}
 8009696:	bf00      	nop
 8009698:	e7fe      	b.n	8009698 <vPortValidateInterruptPriority+0x60>
	}
 800969a:	bf00      	nop
 800969c:	3714      	adds	r7, #20
 800969e:	46bd      	mov	sp, r7
 80096a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a4:	4770      	bx	lr
 80096a6:	bf00      	nop
 80096a8:	e000e3f0 	.word	0xe000e3f0
 80096ac:	20001264 	.word	0x20001264
 80096b0:	e000ed0c 	.word	0xe000ed0c
 80096b4:	20001268 	.word	0x20001268

080096b8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b08a      	sub	sp, #40	; 0x28
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80096c0:	2300      	movs	r3, #0
 80096c2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80096c4:	f7fe fd8e 	bl	80081e4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80096c8:	4b5b      	ldr	r3, [pc, #364]	; (8009838 <pvPortMalloc+0x180>)
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d101      	bne.n	80096d4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80096d0:	f000 f920 	bl	8009914 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80096d4:	4b59      	ldr	r3, [pc, #356]	; (800983c <pvPortMalloc+0x184>)
 80096d6:	681a      	ldr	r2, [r3, #0]
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	4013      	ands	r3, r2
 80096dc:	2b00      	cmp	r3, #0
 80096de:	f040 8093 	bne.w	8009808 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d01d      	beq.n	8009724 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80096e8:	2208      	movs	r2, #8
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	4413      	add	r3, r2
 80096ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	f003 0307 	and.w	r3, r3, #7
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d014      	beq.n	8009724 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	f023 0307 	bic.w	r3, r3, #7
 8009700:	3308      	adds	r3, #8
 8009702:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	f003 0307 	and.w	r3, r3, #7
 800970a:	2b00      	cmp	r3, #0
 800970c:	d00a      	beq.n	8009724 <pvPortMalloc+0x6c>
	__asm volatile
 800970e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009712:	f383 8811 	msr	BASEPRI, r3
 8009716:	f3bf 8f6f 	isb	sy
 800971a:	f3bf 8f4f 	dsb	sy
 800971e:	617b      	str	r3, [r7, #20]
}
 8009720:	bf00      	nop
 8009722:	e7fe      	b.n	8009722 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d06e      	beq.n	8009808 <pvPortMalloc+0x150>
 800972a:	4b45      	ldr	r3, [pc, #276]	; (8009840 <pvPortMalloc+0x188>)
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	687a      	ldr	r2, [r7, #4]
 8009730:	429a      	cmp	r2, r3
 8009732:	d869      	bhi.n	8009808 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009734:	4b43      	ldr	r3, [pc, #268]	; (8009844 <pvPortMalloc+0x18c>)
 8009736:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009738:	4b42      	ldr	r3, [pc, #264]	; (8009844 <pvPortMalloc+0x18c>)
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800973e:	e004      	b.n	800974a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009742:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800974a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800974c:	685b      	ldr	r3, [r3, #4]
 800974e:	687a      	ldr	r2, [r7, #4]
 8009750:	429a      	cmp	r2, r3
 8009752:	d903      	bls.n	800975c <pvPortMalloc+0xa4>
 8009754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d1f1      	bne.n	8009740 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800975c:	4b36      	ldr	r3, [pc, #216]	; (8009838 <pvPortMalloc+0x180>)
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009762:	429a      	cmp	r2, r3
 8009764:	d050      	beq.n	8009808 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009766:	6a3b      	ldr	r3, [r7, #32]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	2208      	movs	r2, #8
 800976c:	4413      	add	r3, r2
 800976e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009772:	681a      	ldr	r2, [r3, #0]
 8009774:	6a3b      	ldr	r3, [r7, #32]
 8009776:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800977a:	685a      	ldr	r2, [r3, #4]
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	1ad2      	subs	r2, r2, r3
 8009780:	2308      	movs	r3, #8
 8009782:	005b      	lsls	r3, r3, #1
 8009784:	429a      	cmp	r2, r3
 8009786:	d91f      	bls.n	80097c8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009788:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	4413      	add	r3, r2
 800978e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009790:	69bb      	ldr	r3, [r7, #24]
 8009792:	f003 0307 	and.w	r3, r3, #7
 8009796:	2b00      	cmp	r3, #0
 8009798:	d00a      	beq.n	80097b0 <pvPortMalloc+0xf8>
	__asm volatile
 800979a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800979e:	f383 8811 	msr	BASEPRI, r3
 80097a2:	f3bf 8f6f 	isb	sy
 80097a6:	f3bf 8f4f 	dsb	sy
 80097aa:	613b      	str	r3, [r7, #16]
}
 80097ac:	bf00      	nop
 80097ae:	e7fe      	b.n	80097ae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80097b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097b2:	685a      	ldr	r2, [r3, #4]
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	1ad2      	subs	r2, r2, r3
 80097b8:	69bb      	ldr	r3, [r7, #24]
 80097ba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80097bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097be:	687a      	ldr	r2, [r7, #4]
 80097c0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80097c2:	69b8      	ldr	r0, [r7, #24]
 80097c4:	f000 f908 	bl	80099d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80097c8:	4b1d      	ldr	r3, [pc, #116]	; (8009840 <pvPortMalloc+0x188>)
 80097ca:	681a      	ldr	r2, [r3, #0]
 80097cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097ce:	685b      	ldr	r3, [r3, #4]
 80097d0:	1ad3      	subs	r3, r2, r3
 80097d2:	4a1b      	ldr	r2, [pc, #108]	; (8009840 <pvPortMalloc+0x188>)
 80097d4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80097d6:	4b1a      	ldr	r3, [pc, #104]	; (8009840 <pvPortMalloc+0x188>)
 80097d8:	681a      	ldr	r2, [r3, #0]
 80097da:	4b1b      	ldr	r3, [pc, #108]	; (8009848 <pvPortMalloc+0x190>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	429a      	cmp	r2, r3
 80097e0:	d203      	bcs.n	80097ea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80097e2:	4b17      	ldr	r3, [pc, #92]	; (8009840 <pvPortMalloc+0x188>)
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	4a18      	ldr	r2, [pc, #96]	; (8009848 <pvPortMalloc+0x190>)
 80097e8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80097ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097ec:	685a      	ldr	r2, [r3, #4]
 80097ee:	4b13      	ldr	r3, [pc, #76]	; (800983c <pvPortMalloc+0x184>)
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	431a      	orrs	r2, r3
 80097f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097f6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80097f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097fa:	2200      	movs	r2, #0
 80097fc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80097fe:	4b13      	ldr	r3, [pc, #76]	; (800984c <pvPortMalloc+0x194>)
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	3301      	adds	r3, #1
 8009804:	4a11      	ldr	r2, [pc, #68]	; (800984c <pvPortMalloc+0x194>)
 8009806:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009808:	f7fe fcfa 	bl	8008200 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800980c:	69fb      	ldr	r3, [r7, #28]
 800980e:	f003 0307 	and.w	r3, r3, #7
 8009812:	2b00      	cmp	r3, #0
 8009814:	d00a      	beq.n	800982c <pvPortMalloc+0x174>
	__asm volatile
 8009816:	f04f 0350 	mov.w	r3, #80	; 0x50
 800981a:	f383 8811 	msr	BASEPRI, r3
 800981e:	f3bf 8f6f 	isb	sy
 8009822:	f3bf 8f4f 	dsb	sy
 8009826:	60fb      	str	r3, [r7, #12]
}
 8009828:	bf00      	nop
 800982a:	e7fe      	b.n	800982a <pvPortMalloc+0x172>
	return pvReturn;
 800982c:	69fb      	ldr	r3, [r7, #28]
}
 800982e:	4618      	mov	r0, r3
 8009830:	3728      	adds	r7, #40	; 0x28
 8009832:	46bd      	mov	sp, r7
 8009834:	bd80      	pop	{r7, pc}
 8009836:	bf00      	nop
 8009838:	20003274 	.word	0x20003274
 800983c:	20003288 	.word	0x20003288
 8009840:	20003278 	.word	0x20003278
 8009844:	2000326c 	.word	0x2000326c
 8009848:	2000327c 	.word	0x2000327c
 800984c:	20003280 	.word	0x20003280

08009850 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b086      	sub	sp, #24
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d04d      	beq.n	80098fe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009862:	2308      	movs	r3, #8
 8009864:	425b      	negs	r3, r3
 8009866:	697a      	ldr	r2, [r7, #20]
 8009868:	4413      	add	r3, r2
 800986a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800986c:	697b      	ldr	r3, [r7, #20]
 800986e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009870:	693b      	ldr	r3, [r7, #16]
 8009872:	685a      	ldr	r2, [r3, #4]
 8009874:	4b24      	ldr	r3, [pc, #144]	; (8009908 <vPortFree+0xb8>)
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	4013      	ands	r3, r2
 800987a:	2b00      	cmp	r3, #0
 800987c:	d10a      	bne.n	8009894 <vPortFree+0x44>
	__asm volatile
 800987e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009882:	f383 8811 	msr	BASEPRI, r3
 8009886:	f3bf 8f6f 	isb	sy
 800988a:	f3bf 8f4f 	dsb	sy
 800988e:	60fb      	str	r3, [r7, #12]
}
 8009890:	bf00      	nop
 8009892:	e7fe      	b.n	8009892 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009894:	693b      	ldr	r3, [r7, #16]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d00a      	beq.n	80098b2 <vPortFree+0x62>
	__asm volatile
 800989c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098a0:	f383 8811 	msr	BASEPRI, r3
 80098a4:	f3bf 8f6f 	isb	sy
 80098a8:	f3bf 8f4f 	dsb	sy
 80098ac:	60bb      	str	r3, [r7, #8]
}
 80098ae:	bf00      	nop
 80098b0:	e7fe      	b.n	80098b0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80098b2:	693b      	ldr	r3, [r7, #16]
 80098b4:	685a      	ldr	r2, [r3, #4]
 80098b6:	4b14      	ldr	r3, [pc, #80]	; (8009908 <vPortFree+0xb8>)
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	4013      	ands	r3, r2
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d01e      	beq.n	80098fe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80098c0:	693b      	ldr	r3, [r7, #16]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d11a      	bne.n	80098fe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80098c8:	693b      	ldr	r3, [r7, #16]
 80098ca:	685a      	ldr	r2, [r3, #4]
 80098cc:	4b0e      	ldr	r3, [pc, #56]	; (8009908 <vPortFree+0xb8>)
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	43db      	mvns	r3, r3
 80098d2:	401a      	ands	r2, r3
 80098d4:	693b      	ldr	r3, [r7, #16]
 80098d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80098d8:	f7fe fc84 	bl	80081e4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80098dc:	693b      	ldr	r3, [r7, #16]
 80098de:	685a      	ldr	r2, [r3, #4]
 80098e0:	4b0a      	ldr	r3, [pc, #40]	; (800990c <vPortFree+0xbc>)
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	4413      	add	r3, r2
 80098e6:	4a09      	ldr	r2, [pc, #36]	; (800990c <vPortFree+0xbc>)
 80098e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80098ea:	6938      	ldr	r0, [r7, #16]
 80098ec:	f000 f874 	bl	80099d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80098f0:	4b07      	ldr	r3, [pc, #28]	; (8009910 <vPortFree+0xc0>)
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	3301      	adds	r3, #1
 80098f6:	4a06      	ldr	r2, [pc, #24]	; (8009910 <vPortFree+0xc0>)
 80098f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80098fa:	f7fe fc81 	bl	8008200 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80098fe:	bf00      	nop
 8009900:	3718      	adds	r7, #24
 8009902:	46bd      	mov	sp, r7
 8009904:	bd80      	pop	{r7, pc}
 8009906:	bf00      	nop
 8009908:	20003288 	.word	0x20003288
 800990c:	20003278 	.word	0x20003278
 8009910:	20003284 	.word	0x20003284

08009914 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009914:	b480      	push	{r7}
 8009916:	b085      	sub	sp, #20
 8009918:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800991a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800991e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009920:	4b27      	ldr	r3, [pc, #156]	; (80099c0 <prvHeapInit+0xac>)
 8009922:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	f003 0307 	and.w	r3, r3, #7
 800992a:	2b00      	cmp	r3, #0
 800992c:	d00c      	beq.n	8009948 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	3307      	adds	r3, #7
 8009932:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	f023 0307 	bic.w	r3, r3, #7
 800993a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800993c:	68ba      	ldr	r2, [r7, #8]
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	1ad3      	subs	r3, r2, r3
 8009942:	4a1f      	ldr	r2, [pc, #124]	; (80099c0 <prvHeapInit+0xac>)
 8009944:	4413      	add	r3, r2
 8009946:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800994c:	4a1d      	ldr	r2, [pc, #116]	; (80099c4 <prvHeapInit+0xb0>)
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009952:	4b1c      	ldr	r3, [pc, #112]	; (80099c4 <prvHeapInit+0xb0>)
 8009954:	2200      	movs	r2, #0
 8009956:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	68ba      	ldr	r2, [r7, #8]
 800995c:	4413      	add	r3, r2
 800995e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009960:	2208      	movs	r2, #8
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	1a9b      	subs	r3, r3, r2
 8009966:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	f023 0307 	bic.w	r3, r3, #7
 800996e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	4a15      	ldr	r2, [pc, #84]	; (80099c8 <prvHeapInit+0xb4>)
 8009974:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009976:	4b14      	ldr	r3, [pc, #80]	; (80099c8 <prvHeapInit+0xb4>)
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	2200      	movs	r2, #0
 800997c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800997e:	4b12      	ldr	r3, [pc, #72]	; (80099c8 <prvHeapInit+0xb4>)
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	2200      	movs	r2, #0
 8009984:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800998a:	683b      	ldr	r3, [r7, #0]
 800998c:	68fa      	ldr	r2, [r7, #12]
 800998e:	1ad2      	subs	r2, r2, r3
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009994:	4b0c      	ldr	r3, [pc, #48]	; (80099c8 <prvHeapInit+0xb4>)
 8009996:	681a      	ldr	r2, [r3, #0]
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	685b      	ldr	r3, [r3, #4]
 80099a0:	4a0a      	ldr	r2, [pc, #40]	; (80099cc <prvHeapInit+0xb8>)
 80099a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	685b      	ldr	r3, [r3, #4]
 80099a8:	4a09      	ldr	r2, [pc, #36]	; (80099d0 <prvHeapInit+0xbc>)
 80099aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80099ac:	4b09      	ldr	r3, [pc, #36]	; (80099d4 <prvHeapInit+0xc0>)
 80099ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80099b2:	601a      	str	r2, [r3, #0]
}
 80099b4:	bf00      	nop
 80099b6:	3714      	adds	r7, #20
 80099b8:	46bd      	mov	sp, r7
 80099ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099be:	4770      	bx	lr
 80099c0:	2000126c 	.word	0x2000126c
 80099c4:	2000326c 	.word	0x2000326c
 80099c8:	20003274 	.word	0x20003274
 80099cc:	2000327c 	.word	0x2000327c
 80099d0:	20003278 	.word	0x20003278
 80099d4:	20003288 	.word	0x20003288

080099d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80099d8:	b480      	push	{r7}
 80099da:	b085      	sub	sp, #20
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80099e0:	4b28      	ldr	r3, [pc, #160]	; (8009a84 <prvInsertBlockIntoFreeList+0xac>)
 80099e2:	60fb      	str	r3, [r7, #12]
 80099e4:	e002      	b.n	80099ec <prvInsertBlockIntoFreeList+0x14>
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	60fb      	str	r3, [r7, #12]
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	687a      	ldr	r2, [r7, #4]
 80099f2:	429a      	cmp	r2, r3
 80099f4:	d8f7      	bhi.n	80099e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	685b      	ldr	r3, [r3, #4]
 80099fe:	68ba      	ldr	r2, [r7, #8]
 8009a00:	4413      	add	r3, r2
 8009a02:	687a      	ldr	r2, [r7, #4]
 8009a04:	429a      	cmp	r2, r3
 8009a06:	d108      	bne.n	8009a1a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	685a      	ldr	r2, [r3, #4]
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	685b      	ldr	r3, [r3, #4]
 8009a10:	441a      	add	r2, r3
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	685b      	ldr	r3, [r3, #4]
 8009a22:	68ba      	ldr	r2, [r7, #8]
 8009a24:	441a      	add	r2, r3
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	429a      	cmp	r2, r3
 8009a2c:	d118      	bne.n	8009a60 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	681a      	ldr	r2, [r3, #0]
 8009a32:	4b15      	ldr	r3, [pc, #84]	; (8009a88 <prvInsertBlockIntoFreeList+0xb0>)
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	429a      	cmp	r2, r3
 8009a38:	d00d      	beq.n	8009a56 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	685a      	ldr	r2, [r3, #4]
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	685b      	ldr	r3, [r3, #4]
 8009a44:	441a      	add	r2, r3
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	681a      	ldr	r2, [r3, #0]
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	601a      	str	r2, [r3, #0]
 8009a54:	e008      	b.n	8009a68 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009a56:	4b0c      	ldr	r3, [pc, #48]	; (8009a88 <prvInsertBlockIntoFreeList+0xb0>)
 8009a58:	681a      	ldr	r2, [r3, #0]
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	601a      	str	r2, [r3, #0]
 8009a5e:	e003      	b.n	8009a68 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	681a      	ldr	r2, [r3, #0]
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009a68:	68fa      	ldr	r2, [r7, #12]
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	429a      	cmp	r2, r3
 8009a6e:	d002      	beq.n	8009a76 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	687a      	ldr	r2, [r7, #4]
 8009a74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009a76:	bf00      	nop
 8009a78:	3714      	adds	r7, #20
 8009a7a:	46bd      	mov	sp, r7
 8009a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a80:	4770      	bx	lr
 8009a82:	bf00      	nop
 8009a84:	2000326c 	.word	0x2000326c
 8009a88:	20003274 	.word	0x20003274

08009a8c <__errno>:
 8009a8c:	4b01      	ldr	r3, [pc, #4]	; (8009a94 <__errno+0x8>)
 8009a8e:	6818      	ldr	r0, [r3, #0]
 8009a90:	4770      	bx	lr
 8009a92:	bf00      	nop
 8009a94:	20000010 	.word	0x20000010

08009a98 <std>:
 8009a98:	2300      	movs	r3, #0
 8009a9a:	b510      	push	{r4, lr}
 8009a9c:	4604      	mov	r4, r0
 8009a9e:	e9c0 3300 	strd	r3, r3, [r0]
 8009aa2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009aa6:	6083      	str	r3, [r0, #8]
 8009aa8:	8181      	strh	r1, [r0, #12]
 8009aaa:	6643      	str	r3, [r0, #100]	; 0x64
 8009aac:	81c2      	strh	r2, [r0, #14]
 8009aae:	6183      	str	r3, [r0, #24]
 8009ab0:	4619      	mov	r1, r3
 8009ab2:	2208      	movs	r2, #8
 8009ab4:	305c      	adds	r0, #92	; 0x5c
 8009ab6:	f000 f91a 	bl	8009cee <memset>
 8009aba:	4b05      	ldr	r3, [pc, #20]	; (8009ad0 <std+0x38>)
 8009abc:	6263      	str	r3, [r4, #36]	; 0x24
 8009abe:	4b05      	ldr	r3, [pc, #20]	; (8009ad4 <std+0x3c>)
 8009ac0:	62a3      	str	r3, [r4, #40]	; 0x28
 8009ac2:	4b05      	ldr	r3, [pc, #20]	; (8009ad8 <std+0x40>)
 8009ac4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009ac6:	4b05      	ldr	r3, [pc, #20]	; (8009adc <std+0x44>)
 8009ac8:	6224      	str	r4, [r4, #32]
 8009aca:	6323      	str	r3, [r4, #48]	; 0x30
 8009acc:	bd10      	pop	{r4, pc}
 8009ace:	bf00      	nop
 8009ad0:	0800a831 	.word	0x0800a831
 8009ad4:	0800a853 	.word	0x0800a853
 8009ad8:	0800a88b 	.word	0x0800a88b
 8009adc:	0800a8af 	.word	0x0800a8af

08009ae0 <_cleanup_r>:
 8009ae0:	4901      	ldr	r1, [pc, #4]	; (8009ae8 <_cleanup_r+0x8>)
 8009ae2:	f000 b8af 	b.w	8009c44 <_fwalk_reent>
 8009ae6:	bf00      	nop
 8009ae8:	0800b701 	.word	0x0800b701

08009aec <__sfmoreglue>:
 8009aec:	b570      	push	{r4, r5, r6, lr}
 8009aee:	2268      	movs	r2, #104	; 0x68
 8009af0:	1e4d      	subs	r5, r1, #1
 8009af2:	4355      	muls	r5, r2
 8009af4:	460e      	mov	r6, r1
 8009af6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009afa:	f000 f921 	bl	8009d40 <_malloc_r>
 8009afe:	4604      	mov	r4, r0
 8009b00:	b140      	cbz	r0, 8009b14 <__sfmoreglue+0x28>
 8009b02:	2100      	movs	r1, #0
 8009b04:	e9c0 1600 	strd	r1, r6, [r0]
 8009b08:	300c      	adds	r0, #12
 8009b0a:	60a0      	str	r0, [r4, #8]
 8009b0c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009b10:	f000 f8ed 	bl	8009cee <memset>
 8009b14:	4620      	mov	r0, r4
 8009b16:	bd70      	pop	{r4, r5, r6, pc}

08009b18 <__sfp_lock_acquire>:
 8009b18:	4801      	ldr	r0, [pc, #4]	; (8009b20 <__sfp_lock_acquire+0x8>)
 8009b1a:	f000 b8d8 	b.w	8009cce <__retarget_lock_acquire_recursive>
 8009b1e:	bf00      	nop
 8009b20:	2000328d 	.word	0x2000328d

08009b24 <__sfp_lock_release>:
 8009b24:	4801      	ldr	r0, [pc, #4]	; (8009b2c <__sfp_lock_release+0x8>)
 8009b26:	f000 b8d3 	b.w	8009cd0 <__retarget_lock_release_recursive>
 8009b2a:	bf00      	nop
 8009b2c:	2000328d 	.word	0x2000328d

08009b30 <__sinit_lock_acquire>:
 8009b30:	4801      	ldr	r0, [pc, #4]	; (8009b38 <__sinit_lock_acquire+0x8>)
 8009b32:	f000 b8cc 	b.w	8009cce <__retarget_lock_acquire_recursive>
 8009b36:	bf00      	nop
 8009b38:	2000328e 	.word	0x2000328e

08009b3c <__sinit_lock_release>:
 8009b3c:	4801      	ldr	r0, [pc, #4]	; (8009b44 <__sinit_lock_release+0x8>)
 8009b3e:	f000 b8c7 	b.w	8009cd0 <__retarget_lock_release_recursive>
 8009b42:	bf00      	nop
 8009b44:	2000328e 	.word	0x2000328e

08009b48 <__sinit>:
 8009b48:	b510      	push	{r4, lr}
 8009b4a:	4604      	mov	r4, r0
 8009b4c:	f7ff fff0 	bl	8009b30 <__sinit_lock_acquire>
 8009b50:	69a3      	ldr	r3, [r4, #24]
 8009b52:	b11b      	cbz	r3, 8009b5c <__sinit+0x14>
 8009b54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b58:	f7ff bff0 	b.w	8009b3c <__sinit_lock_release>
 8009b5c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009b60:	6523      	str	r3, [r4, #80]	; 0x50
 8009b62:	4b13      	ldr	r3, [pc, #76]	; (8009bb0 <__sinit+0x68>)
 8009b64:	4a13      	ldr	r2, [pc, #76]	; (8009bb4 <__sinit+0x6c>)
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	62a2      	str	r2, [r4, #40]	; 0x28
 8009b6a:	42a3      	cmp	r3, r4
 8009b6c:	bf04      	itt	eq
 8009b6e:	2301      	moveq	r3, #1
 8009b70:	61a3      	streq	r3, [r4, #24]
 8009b72:	4620      	mov	r0, r4
 8009b74:	f000 f820 	bl	8009bb8 <__sfp>
 8009b78:	6060      	str	r0, [r4, #4]
 8009b7a:	4620      	mov	r0, r4
 8009b7c:	f000 f81c 	bl	8009bb8 <__sfp>
 8009b80:	60a0      	str	r0, [r4, #8]
 8009b82:	4620      	mov	r0, r4
 8009b84:	f000 f818 	bl	8009bb8 <__sfp>
 8009b88:	2200      	movs	r2, #0
 8009b8a:	60e0      	str	r0, [r4, #12]
 8009b8c:	2104      	movs	r1, #4
 8009b8e:	6860      	ldr	r0, [r4, #4]
 8009b90:	f7ff ff82 	bl	8009a98 <std>
 8009b94:	68a0      	ldr	r0, [r4, #8]
 8009b96:	2201      	movs	r2, #1
 8009b98:	2109      	movs	r1, #9
 8009b9a:	f7ff ff7d 	bl	8009a98 <std>
 8009b9e:	68e0      	ldr	r0, [r4, #12]
 8009ba0:	2202      	movs	r2, #2
 8009ba2:	2112      	movs	r1, #18
 8009ba4:	f7ff ff78 	bl	8009a98 <std>
 8009ba8:	2301      	movs	r3, #1
 8009baa:	61a3      	str	r3, [r4, #24]
 8009bac:	e7d2      	b.n	8009b54 <__sinit+0xc>
 8009bae:	bf00      	nop
 8009bb0:	0800ccb4 	.word	0x0800ccb4
 8009bb4:	08009ae1 	.word	0x08009ae1

08009bb8 <__sfp>:
 8009bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bba:	4607      	mov	r7, r0
 8009bbc:	f7ff ffac 	bl	8009b18 <__sfp_lock_acquire>
 8009bc0:	4b1e      	ldr	r3, [pc, #120]	; (8009c3c <__sfp+0x84>)
 8009bc2:	681e      	ldr	r6, [r3, #0]
 8009bc4:	69b3      	ldr	r3, [r6, #24]
 8009bc6:	b913      	cbnz	r3, 8009bce <__sfp+0x16>
 8009bc8:	4630      	mov	r0, r6
 8009bca:	f7ff ffbd 	bl	8009b48 <__sinit>
 8009bce:	3648      	adds	r6, #72	; 0x48
 8009bd0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009bd4:	3b01      	subs	r3, #1
 8009bd6:	d503      	bpl.n	8009be0 <__sfp+0x28>
 8009bd8:	6833      	ldr	r3, [r6, #0]
 8009bda:	b30b      	cbz	r3, 8009c20 <__sfp+0x68>
 8009bdc:	6836      	ldr	r6, [r6, #0]
 8009bde:	e7f7      	b.n	8009bd0 <__sfp+0x18>
 8009be0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009be4:	b9d5      	cbnz	r5, 8009c1c <__sfp+0x64>
 8009be6:	4b16      	ldr	r3, [pc, #88]	; (8009c40 <__sfp+0x88>)
 8009be8:	60e3      	str	r3, [r4, #12]
 8009bea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009bee:	6665      	str	r5, [r4, #100]	; 0x64
 8009bf0:	f000 f86c 	bl	8009ccc <__retarget_lock_init_recursive>
 8009bf4:	f7ff ff96 	bl	8009b24 <__sfp_lock_release>
 8009bf8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009bfc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009c00:	6025      	str	r5, [r4, #0]
 8009c02:	61a5      	str	r5, [r4, #24]
 8009c04:	2208      	movs	r2, #8
 8009c06:	4629      	mov	r1, r5
 8009c08:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009c0c:	f000 f86f 	bl	8009cee <memset>
 8009c10:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009c14:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009c18:	4620      	mov	r0, r4
 8009c1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c1c:	3468      	adds	r4, #104	; 0x68
 8009c1e:	e7d9      	b.n	8009bd4 <__sfp+0x1c>
 8009c20:	2104      	movs	r1, #4
 8009c22:	4638      	mov	r0, r7
 8009c24:	f7ff ff62 	bl	8009aec <__sfmoreglue>
 8009c28:	4604      	mov	r4, r0
 8009c2a:	6030      	str	r0, [r6, #0]
 8009c2c:	2800      	cmp	r0, #0
 8009c2e:	d1d5      	bne.n	8009bdc <__sfp+0x24>
 8009c30:	f7ff ff78 	bl	8009b24 <__sfp_lock_release>
 8009c34:	230c      	movs	r3, #12
 8009c36:	603b      	str	r3, [r7, #0]
 8009c38:	e7ee      	b.n	8009c18 <__sfp+0x60>
 8009c3a:	bf00      	nop
 8009c3c:	0800ccb4 	.word	0x0800ccb4
 8009c40:	ffff0001 	.word	0xffff0001

08009c44 <_fwalk_reent>:
 8009c44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c48:	4606      	mov	r6, r0
 8009c4a:	4688      	mov	r8, r1
 8009c4c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009c50:	2700      	movs	r7, #0
 8009c52:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009c56:	f1b9 0901 	subs.w	r9, r9, #1
 8009c5a:	d505      	bpl.n	8009c68 <_fwalk_reent+0x24>
 8009c5c:	6824      	ldr	r4, [r4, #0]
 8009c5e:	2c00      	cmp	r4, #0
 8009c60:	d1f7      	bne.n	8009c52 <_fwalk_reent+0xe>
 8009c62:	4638      	mov	r0, r7
 8009c64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c68:	89ab      	ldrh	r3, [r5, #12]
 8009c6a:	2b01      	cmp	r3, #1
 8009c6c:	d907      	bls.n	8009c7e <_fwalk_reent+0x3a>
 8009c6e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009c72:	3301      	adds	r3, #1
 8009c74:	d003      	beq.n	8009c7e <_fwalk_reent+0x3a>
 8009c76:	4629      	mov	r1, r5
 8009c78:	4630      	mov	r0, r6
 8009c7a:	47c0      	blx	r8
 8009c7c:	4307      	orrs	r7, r0
 8009c7e:	3568      	adds	r5, #104	; 0x68
 8009c80:	e7e9      	b.n	8009c56 <_fwalk_reent+0x12>
	...

08009c84 <__libc_init_array>:
 8009c84:	b570      	push	{r4, r5, r6, lr}
 8009c86:	4d0d      	ldr	r5, [pc, #52]	; (8009cbc <__libc_init_array+0x38>)
 8009c88:	4c0d      	ldr	r4, [pc, #52]	; (8009cc0 <__libc_init_array+0x3c>)
 8009c8a:	1b64      	subs	r4, r4, r5
 8009c8c:	10a4      	asrs	r4, r4, #2
 8009c8e:	2600      	movs	r6, #0
 8009c90:	42a6      	cmp	r6, r4
 8009c92:	d109      	bne.n	8009ca8 <__libc_init_array+0x24>
 8009c94:	4d0b      	ldr	r5, [pc, #44]	; (8009cc4 <__libc_init_array+0x40>)
 8009c96:	4c0c      	ldr	r4, [pc, #48]	; (8009cc8 <__libc_init_array+0x44>)
 8009c98:	f002 fe78 	bl	800c98c <_init>
 8009c9c:	1b64      	subs	r4, r4, r5
 8009c9e:	10a4      	asrs	r4, r4, #2
 8009ca0:	2600      	movs	r6, #0
 8009ca2:	42a6      	cmp	r6, r4
 8009ca4:	d105      	bne.n	8009cb2 <__libc_init_array+0x2e>
 8009ca6:	bd70      	pop	{r4, r5, r6, pc}
 8009ca8:	f855 3b04 	ldr.w	r3, [r5], #4
 8009cac:	4798      	blx	r3
 8009cae:	3601      	adds	r6, #1
 8009cb0:	e7ee      	b.n	8009c90 <__libc_init_array+0xc>
 8009cb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8009cb6:	4798      	blx	r3
 8009cb8:	3601      	adds	r6, #1
 8009cba:	e7f2      	b.n	8009ca2 <__libc_init_array+0x1e>
 8009cbc:	0800d034 	.word	0x0800d034
 8009cc0:	0800d034 	.word	0x0800d034
 8009cc4:	0800d034 	.word	0x0800d034
 8009cc8:	0800d038 	.word	0x0800d038

08009ccc <__retarget_lock_init_recursive>:
 8009ccc:	4770      	bx	lr

08009cce <__retarget_lock_acquire_recursive>:
 8009cce:	4770      	bx	lr

08009cd0 <__retarget_lock_release_recursive>:
 8009cd0:	4770      	bx	lr

08009cd2 <memcpy>:
 8009cd2:	440a      	add	r2, r1
 8009cd4:	4291      	cmp	r1, r2
 8009cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8009cda:	d100      	bne.n	8009cde <memcpy+0xc>
 8009cdc:	4770      	bx	lr
 8009cde:	b510      	push	{r4, lr}
 8009ce0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009ce4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009ce8:	4291      	cmp	r1, r2
 8009cea:	d1f9      	bne.n	8009ce0 <memcpy+0xe>
 8009cec:	bd10      	pop	{r4, pc}

08009cee <memset>:
 8009cee:	4402      	add	r2, r0
 8009cf0:	4603      	mov	r3, r0
 8009cf2:	4293      	cmp	r3, r2
 8009cf4:	d100      	bne.n	8009cf8 <memset+0xa>
 8009cf6:	4770      	bx	lr
 8009cf8:	f803 1b01 	strb.w	r1, [r3], #1
 8009cfc:	e7f9      	b.n	8009cf2 <memset+0x4>
	...

08009d00 <sbrk_aligned>:
 8009d00:	b570      	push	{r4, r5, r6, lr}
 8009d02:	4e0e      	ldr	r6, [pc, #56]	; (8009d3c <sbrk_aligned+0x3c>)
 8009d04:	460c      	mov	r4, r1
 8009d06:	6831      	ldr	r1, [r6, #0]
 8009d08:	4605      	mov	r5, r0
 8009d0a:	b911      	cbnz	r1, 8009d12 <sbrk_aligned+0x12>
 8009d0c:	f000 fd60 	bl	800a7d0 <_sbrk_r>
 8009d10:	6030      	str	r0, [r6, #0]
 8009d12:	4621      	mov	r1, r4
 8009d14:	4628      	mov	r0, r5
 8009d16:	f000 fd5b 	bl	800a7d0 <_sbrk_r>
 8009d1a:	1c43      	adds	r3, r0, #1
 8009d1c:	d00a      	beq.n	8009d34 <sbrk_aligned+0x34>
 8009d1e:	1cc4      	adds	r4, r0, #3
 8009d20:	f024 0403 	bic.w	r4, r4, #3
 8009d24:	42a0      	cmp	r0, r4
 8009d26:	d007      	beq.n	8009d38 <sbrk_aligned+0x38>
 8009d28:	1a21      	subs	r1, r4, r0
 8009d2a:	4628      	mov	r0, r5
 8009d2c:	f000 fd50 	bl	800a7d0 <_sbrk_r>
 8009d30:	3001      	adds	r0, #1
 8009d32:	d101      	bne.n	8009d38 <sbrk_aligned+0x38>
 8009d34:	f04f 34ff 	mov.w	r4, #4294967295
 8009d38:	4620      	mov	r0, r4
 8009d3a:	bd70      	pop	{r4, r5, r6, pc}
 8009d3c:	20003294 	.word	0x20003294

08009d40 <_malloc_r>:
 8009d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d44:	1ccd      	adds	r5, r1, #3
 8009d46:	f025 0503 	bic.w	r5, r5, #3
 8009d4a:	3508      	adds	r5, #8
 8009d4c:	2d0c      	cmp	r5, #12
 8009d4e:	bf38      	it	cc
 8009d50:	250c      	movcc	r5, #12
 8009d52:	2d00      	cmp	r5, #0
 8009d54:	4607      	mov	r7, r0
 8009d56:	db01      	blt.n	8009d5c <_malloc_r+0x1c>
 8009d58:	42a9      	cmp	r1, r5
 8009d5a:	d905      	bls.n	8009d68 <_malloc_r+0x28>
 8009d5c:	230c      	movs	r3, #12
 8009d5e:	603b      	str	r3, [r7, #0]
 8009d60:	2600      	movs	r6, #0
 8009d62:	4630      	mov	r0, r6
 8009d64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d68:	4e2e      	ldr	r6, [pc, #184]	; (8009e24 <_malloc_r+0xe4>)
 8009d6a:	f001 fd23 	bl	800b7b4 <__malloc_lock>
 8009d6e:	6833      	ldr	r3, [r6, #0]
 8009d70:	461c      	mov	r4, r3
 8009d72:	bb34      	cbnz	r4, 8009dc2 <_malloc_r+0x82>
 8009d74:	4629      	mov	r1, r5
 8009d76:	4638      	mov	r0, r7
 8009d78:	f7ff ffc2 	bl	8009d00 <sbrk_aligned>
 8009d7c:	1c43      	adds	r3, r0, #1
 8009d7e:	4604      	mov	r4, r0
 8009d80:	d14d      	bne.n	8009e1e <_malloc_r+0xde>
 8009d82:	6834      	ldr	r4, [r6, #0]
 8009d84:	4626      	mov	r6, r4
 8009d86:	2e00      	cmp	r6, #0
 8009d88:	d140      	bne.n	8009e0c <_malloc_r+0xcc>
 8009d8a:	6823      	ldr	r3, [r4, #0]
 8009d8c:	4631      	mov	r1, r6
 8009d8e:	4638      	mov	r0, r7
 8009d90:	eb04 0803 	add.w	r8, r4, r3
 8009d94:	f000 fd1c 	bl	800a7d0 <_sbrk_r>
 8009d98:	4580      	cmp	r8, r0
 8009d9a:	d13a      	bne.n	8009e12 <_malloc_r+0xd2>
 8009d9c:	6821      	ldr	r1, [r4, #0]
 8009d9e:	3503      	adds	r5, #3
 8009da0:	1a6d      	subs	r5, r5, r1
 8009da2:	f025 0503 	bic.w	r5, r5, #3
 8009da6:	3508      	adds	r5, #8
 8009da8:	2d0c      	cmp	r5, #12
 8009daa:	bf38      	it	cc
 8009dac:	250c      	movcc	r5, #12
 8009dae:	4629      	mov	r1, r5
 8009db0:	4638      	mov	r0, r7
 8009db2:	f7ff ffa5 	bl	8009d00 <sbrk_aligned>
 8009db6:	3001      	adds	r0, #1
 8009db8:	d02b      	beq.n	8009e12 <_malloc_r+0xd2>
 8009dba:	6823      	ldr	r3, [r4, #0]
 8009dbc:	442b      	add	r3, r5
 8009dbe:	6023      	str	r3, [r4, #0]
 8009dc0:	e00e      	b.n	8009de0 <_malloc_r+0xa0>
 8009dc2:	6822      	ldr	r2, [r4, #0]
 8009dc4:	1b52      	subs	r2, r2, r5
 8009dc6:	d41e      	bmi.n	8009e06 <_malloc_r+0xc6>
 8009dc8:	2a0b      	cmp	r2, #11
 8009dca:	d916      	bls.n	8009dfa <_malloc_r+0xba>
 8009dcc:	1961      	adds	r1, r4, r5
 8009dce:	42a3      	cmp	r3, r4
 8009dd0:	6025      	str	r5, [r4, #0]
 8009dd2:	bf18      	it	ne
 8009dd4:	6059      	strne	r1, [r3, #4]
 8009dd6:	6863      	ldr	r3, [r4, #4]
 8009dd8:	bf08      	it	eq
 8009dda:	6031      	streq	r1, [r6, #0]
 8009ddc:	5162      	str	r2, [r4, r5]
 8009dde:	604b      	str	r3, [r1, #4]
 8009de0:	4638      	mov	r0, r7
 8009de2:	f104 060b 	add.w	r6, r4, #11
 8009de6:	f001 fceb 	bl	800b7c0 <__malloc_unlock>
 8009dea:	f026 0607 	bic.w	r6, r6, #7
 8009dee:	1d23      	adds	r3, r4, #4
 8009df0:	1af2      	subs	r2, r6, r3
 8009df2:	d0b6      	beq.n	8009d62 <_malloc_r+0x22>
 8009df4:	1b9b      	subs	r3, r3, r6
 8009df6:	50a3      	str	r3, [r4, r2]
 8009df8:	e7b3      	b.n	8009d62 <_malloc_r+0x22>
 8009dfa:	6862      	ldr	r2, [r4, #4]
 8009dfc:	42a3      	cmp	r3, r4
 8009dfe:	bf0c      	ite	eq
 8009e00:	6032      	streq	r2, [r6, #0]
 8009e02:	605a      	strne	r2, [r3, #4]
 8009e04:	e7ec      	b.n	8009de0 <_malloc_r+0xa0>
 8009e06:	4623      	mov	r3, r4
 8009e08:	6864      	ldr	r4, [r4, #4]
 8009e0a:	e7b2      	b.n	8009d72 <_malloc_r+0x32>
 8009e0c:	4634      	mov	r4, r6
 8009e0e:	6876      	ldr	r6, [r6, #4]
 8009e10:	e7b9      	b.n	8009d86 <_malloc_r+0x46>
 8009e12:	230c      	movs	r3, #12
 8009e14:	603b      	str	r3, [r7, #0]
 8009e16:	4638      	mov	r0, r7
 8009e18:	f001 fcd2 	bl	800b7c0 <__malloc_unlock>
 8009e1c:	e7a1      	b.n	8009d62 <_malloc_r+0x22>
 8009e1e:	6025      	str	r5, [r4, #0]
 8009e20:	e7de      	b.n	8009de0 <_malloc_r+0xa0>
 8009e22:	bf00      	nop
 8009e24:	20003290 	.word	0x20003290

08009e28 <__cvt>:
 8009e28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e2c:	ec55 4b10 	vmov	r4, r5, d0
 8009e30:	2d00      	cmp	r5, #0
 8009e32:	460e      	mov	r6, r1
 8009e34:	4619      	mov	r1, r3
 8009e36:	462b      	mov	r3, r5
 8009e38:	bfbb      	ittet	lt
 8009e3a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009e3e:	461d      	movlt	r5, r3
 8009e40:	2300      	movge	r3, #0
 8009e42:	232d      	movlt	r3, #45	; 0x2d
 8009e44:	700b      	strb	r3, [r1, #0]
 8009e46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e48:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009e4c:	4691      	mov	r9, r2
 8009e4e:	f023 0820 	bic.w	r8, r3, #32
 8009e52:	bfbc      	itt	lt
 8009e54:	4622      	movlt	r2, r4
 8009e56:	4614      	movlt	r4, r2
 8009e58:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009e5c:	d005      	beq.n	8009e6a <__cvt+0x42>
 8009e5e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009e62:	d100      	bne.n	8009e66 <__cvt+0x3e>
 8009e64:	3601      	adds	r6, #1
 8009e66:	2102      	movs	r1, #2
 8009e68:	e000      	b.n	8009e6c <__cvt+0x44>
 8009e6a:	2103      	movs	r1, #3
 8009e6c:	ab03      	add	r3, sp, #12
 8009e6e:	9301      	str	r3, [sp, #4]
 8009e70:	ab02      	add	r3, sp, #8
 8009e72:	9300      	str	r3, [sp, #0]
 8009e74:	ec45 4b10 	vmov	d0, r4, r5
 8009e78:	4653      	mov	r3, sl
 8009e7a:	4632      	mov	r2, r6
 8009e7c:	f000 fdcc 	bl	800aa18 <_dtoa_r>
 8009e80:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009e84:	4607      	mov	r7, r0
 8009e86:	d102      	bne.n	8009e8e <__cvt+0x66>
 8009e88:	f019 0f01 	tst.w	r9, #1
 8009e8c:	d022      	beq.n	8009ed4 <__cvt+0xac>
 8009e8e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009e92:	eb07 0906 	add.w	r9, r7, r6
 8009e96:	d110      	bne.n	8009eba <__cvt+0x92>
 8009e98:	783b      	ldrb	r3, [r7, #0]
 8009e9a:	2b30      	cmp	r3, #48	; 0x30
 8009e9c:	d10a      	bne.n	8009eb4 <__cvt+0x8c>
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	4620      	mov	r0, r4
 8009ea4:	4629      	mov	r1, r5
 8009ea6:	f7f6 fe17 	bl	8000ad8 <__aeabi_dcmpeq>
 8009eaa:	b918      	cbnz	r0, 8009eb4 <__cvt+0x8c>
 8009eac:	f1c6 0601 	rsb	r6, r6, #1
 8009eb0:	f8ca 6000 	str.w	r6, [sl]
 8009eb4:	f8da 3000 	ldr.w	r3, [sl]
 8009eb8:	4499      	add	r9, r3
 8009eba:	2200      	movs	r2, #0
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	4620      	mov	r0, r4
 8009ec0:	4629      	mov	r1, r5
 8009ec2:	f7f6 fe09 	bl	8000ad8 <__aeabi_dcmpeq>
 8009ec6:	b108      	cbz	r0, 8009ecc <__cvt+0xa4>
 8009ec8:	f8cd 900c 	str.w	r9, [sp, #12]
 8009ecc:	2230      	movs	r2, #48	; 0x30
 8009ece:	9b03      	ldr	r3, [sp, #12]
 8009ed0:	454b      	cmp	r3, r9
 8009ed2:	d307      	bcc.n	8009ee4 <__cvt+0xbc>
 8009ed4:	9b03      	ldr	r3, [sp, #12]
 8009ed6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009ed8:	1bdb      	subs	r3, r3, r7
 8009eda:	4638      	mov	r0, r7
 8009edc:	6013      	str	r3, [r2, #0]
 8009ede:	b004      	add	sp, #16
 8009ee0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ee4:	1c59      	adds	r1, r3, #1
 8009ee6:	9103      	str	r1, [sp, #12]
 8009ee8:	701a      	strb	r2, [r3, #0]
 8009eea:	e7f0      	b.n	8009ece <__cvt+0xa6>

08009eec <__exponent>:
 8009eec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009eee:	4603      	mov	r3, r0
 8009ef0:	2900      	cmp	r1, #0
 8009ef2:	bfb8      	it	lt
 8009ef4:	4249      	neglt	r1, r1
 8009ef6:	f803 2b02 	strb.w	r2, [r3], #2
 8009efa:	bfb4      	ite	lt
 8009efc:	222d      	movlt	r2, #45	; 0x2d
 8009efe:	222b      	movge	r2, #43	; 0x2b
 8009f00:	2909      	cmp	r1, #9
 8009f02:	7042      	strb	r2, [r0, #1]
 8009f04:	dd2a      	ble.n	8009f5c <__exponent+0x70>
 8009f06:	f10d 0407 	add.w	r4, sp, #7
 8009f0a:	46a4      	mov	ip, r4
 8009f0c:	270a      	movs	r7, #10
 8009f0e:	46a6      	mov	lr, r4
 8009f10:	460a      	mov	r2, r1
 8009f12:	fb91 f6f7 	sdiv	r6, r1, r7
 8009f16:	fb07 1516 	mls	r5, r7, r6, r1
 8009f1a:	3530      	adds	r5, #48	; 0x30
 8009f1c:	2a63      	cmp	r2, #99	; 0x63
 8009f1e:	f104 34ff 	add.w	r4, r4, #4294967295
 8009f22:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009f26:	4631      	mov	r1, r6
 8009f28:	dcf1      	bgt.n	8009f0e <__exponent+0x22>
 8009f2a:	3130      	adds	r1, #48	; 0x30
 8009f2c:	f1ae 0502 	sub.w	r5, lr, #2
 8009f30:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009f34:	1c44      	adds	r4, r0, #1
 8009f36:	4629      	mov	r1, r5
 8009f38:	4561      	cmp	r1, ip
 8009f3a:	d30a      	bcc.n	8009f52 <__exponent+0x66>
 8009f3c:	f10d 0209 	add.w	r2, sp, #9
 8009f40:	eba2 020e 	sub.w	r2, r2, lr
 8009f44:	4565      	cmp	r5, ip
 8009f46:	bf88      	it	hi
 8009f48:	2200      	movhi	r2, #0
 8009f4a:	4413      	add	r3, r2
 8009f4c:	1a18      	subs	r0, r3, r0
 8009f4e:	b003      	add	sp, #12
 8009f50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009f56:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009f5a:	e7ed      	b.n	8009f38 <__exponent+0x4c>
 8009f5c:	2330      	movs	r3, #48	; 0x30
 8009f5e:	3130      	adds	r1, #48	; 0x30
 8009f60:	7083      	strb	r3, [r0, #2]
 8009f62:	70c1      	strb	r1, [r0, #3]
 8009f64:	1d03      	adds	r3, r0, #4
 8009f66:	e7f1      	b.n	8009f4c <__exponent+0x60>

08009f68 <_printf_float>:
 8009f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f6c:	ed2d 8b02 	vpush	{d8}
 8009f70:	b08d      	sub	sp, #52	; 0x34
 8009f72:	460c      	mov	r4, r1
 8009f74:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009f78:	4616      	mov	r6, r2
 8009f7a:	461f      	mov	r7, r3
 8009f7c:	4605      	mov	r5, r0
 8009f7e:	f001 fbfb 	bl	800b778 <_localeconv_r>
 8009f82:	f8d0 a000 	ldr.w	sl, [r0]
 8009f86:	4650      	mov	r0, sl
 8009f88:	f7f6 f92a 	bl	80001e0 <strlen>
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	930a      	str	r3, [sp, #40]	; 0x28
 8009f90:	6823      	ldr	r3, [r4, #0]
 8009f92:	9305      	str	r3, [sp, #20]
 8009f94:	f8d8 3000 	ldr.w	r3, [r8]
 8009f98:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009f9c:	3307      	adds	r3, #7
 8009f9e:	f023 0307 	bic.w	r3, r3, #7
 8009fa2:	f103 0208 	add.w	r2, r3, #8
 8009fa6:	f8c8 2000 	str.w	r2, [r8]
 8009faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fae:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009fb2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009fb6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009fba:	9307      	str	r3, [sp, #28]
 8009fbc:	f8cd 8018 	str.w	r8, [sp, #24]
 8009fc0:	ee08 0a10 	vmov	s16, r0
 8009fc4:	4b9f      	ldr	r3, [pc, #636]	; (800a244 <_printf_float+0x2dc>)
 8009fc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009fca:	f04f 32ff 	mov.w	r2, #4294967295
 8009fce:	f7f6 fdb5 	bl	8000b3c <__aeabi_dcmpun>
 8009fd2:	bb88      	cbnz	r0, 800a038 <_printf_float+0xd0>
 8009fd4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009fd8:	4b9a      	ldr	r3, [pc, #616]	; (800a244 <_printf_float+0x2dc>)
 8009fda:	f04f 32ff 	mov.w	r2, #4294967295
 8009fde:	f7f6 fd8f 	bl	8000b00 <__aeabi_dcmple>
 8009fe2:	bb48      	cbnz	r0, 800a038 <_printf_float+0xd0>
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	4640      	mov	r0, r8
 8009fea:	4649      	mov	r1, r9
 8009fec:	f7f6 fd7e 	bl	8000aec <__aeabi_dcmplt>
 8009ff0:	b110      	cbz	r0, 8009ff8 <_printf_float+0x90>
 8009ff2:	232d      	movs	r3, #45	; 0x2d
 8009ff4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ff8:	4b93      	ldr	r3, [pc, #588]	; (800a248 <_printf_float+0x2e0>)
 8009ffa:	4894      	ldr	r0, [pc, #592]	; (800a24c <_printf_float+0x2e4>)
 8009ffc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a000:	bf94      	ite	ls
 800a002:	4698      	movls	r8, r3
 800a004:	4680      	movhi	r8, r0
 800a006:	2303      	movs	r3, #3
 800a008:	6123      	str	r3, [r4, #16]
 800a00a:	9b05      	ldr	r3, [sp, #20]
 800a00c:	f023 0204 	bic.w	r2, r3, #4
 800a010:	6022      	str	r2, [r4, #0]
 800a012:	f04f 0900 	mov.w	r9, #0
 800a016:	9700      	str	r7, [sp, #0]
 800a018:	4633      	mov	r3, r6
 800a01a:	aa0b      	add	r2, sp, #44	; 0x2c
 800a01c:	4621      	mov	r1, r4
 800a01e:	4628      	mov	r0, r5
 800a020:	f000 f9d8 	bl	800a3d4 <_printf_common>
 800a024:	3001      	adds	r0, #1
 800a026:	f040 8090 	bne.w	800a14a <_printf_float+0x1e2>
 800a02a:	f04f 30ff 	mov.w	r0, #4294967295
 800a02e:	b00d      	add	sp, #52	; 0x34
 800a030:	ecbd 8b02 	vpop	{d8}
 800a034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a038:	4642      	mov	r2, r8
 800a03a:	464b      	mov	r3, r9
 800a03c:	4640      	mov	r0, r8
 800a03e:	4649      	mov	r1, r9
 800a040:	f7f6 fd7c 	bl	8000b3c <__aeabi_dcmpun>
 800a044:	b140      	cbz	r0, 800a058 <_printf_float+0xf0>
 800a046:	464b      	mov	r3, r9
 800a048:	2b00      	cmp	r3, #0
 800a04a:	bfbc      	itt	lt
 800a04c:	232d      	movlt	r3, #45	; 0x2d
 800a04e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a052:	487f      	ldr	r0, [pc, #508]	; (800a250 <_printf_float+0x2e8>)
 800a054:	4b7f      	ldr	r3, [pc, #508]	; (800a254 <_printf_float+0x2ec>)
 800a056:	e7d1      	b.n	8009ffc <_printf_float+0x94>
 800a058:	6863      	ldr	r3, [r4, #4]
 800a05a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a05e:	9206      	str	r2, [sp, #24]
 800a060:	1c5a      	adds	r2, r3, #1
 800a062:	d13f      	bne.n	800a0e4 <_printf_float+0x17c>
 800a064:	2306      	movs	r3, #6
 800a066:	6063      	str	r3, [r4, #4]
 800a068:	9b05      	ldr	r3, [sp, #20]
 800a06a:	6861      	ldr	r1, [r4, #4]
 800a06c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a070:	2300      	movs	r3, #0
 800a072:	9303      	str	r3, [sp, #12]
 800a074:	ab0a      	add	r3, sp, #40	; 0x28
 800a076:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a07a:	ab09      	add	r3, sp, #36	; 0x24
 800a07c:	ec49 8b10 	vmov	d0, r8, r9
 800a080:	9300      	str	r3, [sp, #0]
 800a082:	6022      	str	r2, [r4, #0]
 800a084:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a088:	4628      	mov	r0, r5
 800a08a:	f7ff fecd 	bl	8009e28 <__cvt>
 800a08e:	9b06      	ldr	r3, [sp, #24]
 800a090:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a092:	2b47      	cmp	r3, #71	; 0x47
 800a094:	4680      	mov	r8, r0
 800a096:	d108      	bne.n	800a0aa <_printf_float+0x142>
 800a098:	1cc8      	adds	r0, r1, #3
 800a09a:	db02      	blt.n	800a0a2 <_printf_float+0x13a>
 800a09c:	6863      	ldr	r3, [r4, #4]
 800a09e:	4299      	cmp	r1, r3
 800a0a0:	dd41      	ble.n	800a126 <_printf_float+0x1be>
 800a0a2:	f1ab 0b02 	sub.w	fp, fp, #2
 800a0a6:	fa5f fb8b 	uxtb.w	fp, fp
 800a0aa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a0ae:	d820      	bhi.n	800a0f2 <_printf_float+0x18a>
 800a0b0:	3901      	subs	r1, #1
 800a0b2:	465a      	mov	r2, fp
 800a0b4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a0b8:	9109      	str	r1, [sp, #36]	; 0x24
 800a0ba:	f7ff ff17 	bl	8009eec <__exponent>
 800a0be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a0c0:	1813      	adds	r3, r2, r0
 800a0c2:	2a01      	cmp	r2, #1
 800a0c4:	4681      	mov	r9, r0
 800a0c6:	6123      	str	r3, [r4, #16]
 800a0c8:	dc02      	bgt.n	800a0d0 <_printf_float+0x168>
 800a0ca:	6822      	ldr	r2, [r4, #0]
 800a0cc:	07d2      	lsls	r2, r2, #31
 800a0ce:	d501      	bpl.n	800a0d4 <_printf_float+0x16c>
 800a0d0:	3301      	adds	r3, #1
 800a0d2:	6123      	str	r3, [r4, #16]
 800a0d4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d09c      	beq.n	800a016 <_printf_float+0xae>
 800a0dc:	232d      	movs	r3, #45	; 0x2d
 800a0de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a0e2:	e798      	b.n	800a016 <_printf_float+0xae>
 800a0e4:	9a06      	ldr	r2, [sp, #24]
 800a0e6:	2a47      	cmp	r2, #71	; 0x47
 800a0e8:	d1be      	bne.n	800a068 <_printf_float+0x100>
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d1bc      	bne.n	800a068 <_printf_float+0x100>
 800a0ee:	2301      	movs	r3, #1
 800a0f0:	e7b9      	b.n	800a066 <_printf_float+0xfe>
 800a0f2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a0f6:	d118      	bne.n	800a12a <_printf_float+0x1c2>
 800a0f8:	2900      	cmp	r1, #0
 800a0fa:	6863      	ldr	r3, [r4, #4]
 800a0fc:	dd0b      	ble.n	800a116 <_printf_float+0x1ae>
 800a0fe:	6121      	str	r1, [r4, #16]
 800a100:	b913      	cbnz	r3, 800a108 <_printf_float+0x1a0>
 800a102:	6822      	ldr	r2, [r4, #0]
 800a104:	07d0      	lsls	r0, r2, #31
 800a106:	d502      	bpl.n	800a10e <_printf_float+0x1a6>
 800a108:	3301      	adds	r3, #1
 800a10a:	440b      	add	r3, r1
 800a10c:	6123      	str	r3, [r4, #16]
 800a10e:	65a1      	str	r1, [r4, #88]	; 0x58
 800a110:	f04f 0900 	mov.w	r9, #0
 800a114:	e7de      	b.n	800a0d4 <_printf_float+0x16c>
 800a116:	b913      	cbnz	r3, 800a11e <_printf_float+0x1b6>
 800a118:	6822      	ldr	r2, [r4, #0]
 800a11a:	07d2      	lsls	r2, r2, #31
 800a11c:	d501      	bpl.n	800a122 <_printf_float+0x1ba>
 800a11e:	3302      	adds	r3, #2
 800a120:	e7f4      	b.n	800a10c <_printf_float+0x1a4>
 800a122:	2301      	movs	r3, #1
 800a124:	e7f2      	b.n	800a10c <_printf_float+0x1a4>
 800a126:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a12a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a12c:	4299      	cmp	r1, r3
 800a12e:	db05      	blt.n	800a13c <_printf_float+0x1d4>
 800a130:	6823      	ldr	r3, [r4, #0]
 800a132:	6121      	str	r1, [r4, #16]
 800a134:	07d8      	lsls	r0, r3, #31
 800a136:	d5ea      	bpl.n	800a10e <_printf_float+0x1a6>
 800a138:	1c4b      	adds	r3, r1, #1
 800a13a:	e7e7      	b.n	800a10c <_printf_float+0x1a4>
 800a13c:	2900      	cmp	r1, #0
 800a13e:	bfd4      	ite	le
 800a140:	f1c1 0202 	rsble	r2, r1, #2
 800a144:	2201      	movgt	r2, #1
 800a146:	4413      	add	r3, r2
 800a148:	e7e0      	b.n	800a10c <_printf_float+0x1a4>
 800a14a:	6823      	ldr	r3, [r4, #0]
 800a14c:	055a      	lsls	r2, r3, #21
 800a14e:	d407      	bmi.n	800a160 <_printf_float+0x1f8>
 800a150:	6923      	ldr	r3, [r4, #16]
 800a152:	4642      	mov	r2, r8
 800a154:	4631      	mov	r1, r6
 800a156:	4628      	mov	r0, r5
 800a158:	47b8      	blx	r7
 800a15a:	3001      	adds	r0, #1
 800a15c:	d12c      	bne.n	800a1b8 <_printf_float+0x250>
 800a15e:	e764      	b.n	800a02a <_printf_float+0xc2>
 800a160:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a164:	f240 80e0 	bls.w	800a328 <_printf_float+0x3c0>
 800a168:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a16c:	2200      	movs	r2, #0
 800a16e:	2300      	movs	r3, #0
 800a170:	f7f6 fcb2 	bl	8000ad8 <__aeabi_dcmpeq>
 800a174:	2800      	cmp	r0, #0
 800a176:	d034      	beq.n	800a1e2 <_printf_float+0x27a>
 800a178:	4a37      	ldr	r2, [pc, #220]	; (800a258 <_printf_float+0x2f0>)
 800a17a:	2301      	movs	r3, #1
 800a17c:	4631      	mov	r1, r6
 800a17e:	4628      	mov	r0, r5
 800a180:	47b8      	blx	r7
 800a182:	3001      	adds	r0, #1
 800a184:	f43f af51 	beq.w	800a02a <_printf_float+0xc2>
 800a188:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a18c:	429a      	cmp	r2, r3
 800a18e:	db02      	blt.n	800a196 <_printf_float+0x22e>
 800a190:	6823      	ldr	r3, [r4, #0]
 800a192:	07d8      	lsls	r0, r3, #31
 800a194:	d510      	bpl.n	800a1b8 <_printf_float+0x250>
 800a196:	ee18 3a10 	vmov	r3, s16
 800a19a:	4652      	mov	r2, sl
 800a19c:	4631      	mov	r1, r6
 800a19e:	4628      	mov	r0, r5
 800a1a0:	47b8      	blx	r7
 800a1a2:	3001      	adds	r0, #1
 800a1a4:	f43f af41 	beq.w	800a02a <_printf_float+0xc2>
 800a1a8:	f04f 0800 	mov.w	r8, #0
 800a1ac:	f104 091a 	add.w	r9, r4, #26
 800a1b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1b2:	3b01      	subs	r3, #1
 800a1b4:	4543      	cmp	r3, r8
 800a1b6:	dc09      	bgt.n	800a1cc <_printf_float+0x264>
 800a1b8:	6823      	ldr	r3, [r4, #0]
 800a1ba:	079b      	lsls	r3, r3, #30
 800a1bc:	f100 8105 	bmi.w	800a3ca <_printf_float+0x462>
 800a1c0:	68e0      	ldr	r0, [r4, #12]
 800a1c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1c4:	4298      	cmp	r0, r3
 800a1c6:	bfb8      	it	lt
 800a1c8:	4618      	movlt	r0, r3
 800a1ca:	e730      	b.n	800a02e <_printf_float+0xc6>
 800a1cc:	2301      	movs	r3, #1
 800a1ce:	464a      	mov	r2, r9
 800a1d0:	4631      	mov	r1, r6
 800a1d2:	4628      	mov	r0, r5
 800a1d4:	47b8      	blx	r7
 800a1d6:	3001      	adds	r0, #1
 800a1d8:	f43f af27 	beq.w	800a02a <_printf_float+0xc2>
 800a1dc:	f108 0801 	add.w	r8, r8, #1
 800a1e0:	e7e6      	b.n	800a1b0 <_printf_float+0x248>
 800a1e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	dc39      	bgt.n	800a25c <_printf_float+0x2f4>
 800a1e8:	4a1b      	ldr	r2, [pc, #108]	; (800a258 <_printf_float+0x2f0>)
 800a1ea:	2301      	movs	r3, #1
 800a1ec:	4631      	mov	r1, r6
 800a1ee:	4628      	mov	r0, r5
 800a1f0:	47b8      	blx	r7
 800a1f2:	3001      	adds	r0, #1
 800a1f4:	f43f af19 	beq.w	800a02a <_printf_float+0xc2>
 800a1f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a1fc:	4313      	orrs	r3, r2
 800a1fe:	d102      	bne.n	800a206 <_printf_float+0x29e>
 800a200:	6823      	ldr	r3, [r4, #0]
 800a202:	07d9      	lsls	r1, r3, #31
 800a204:	d5d8      	bpl.n	800a1b8 <_printf_float+0x250>
 800a206:	ee18 3a10 	vmov	r3, s16
 800a20a:	4652      	mov	r2, sl
 800a20c:	4631      	mov	r1, r6
 800a20e:	4628      	mov	r0, r5
 800a210:	47b8      	blx	r7
 800a212:	3001      	adds	r0, #1
 800a214:	f43f af09 	beq.w	800a02a <_printf_float+0xc2>
 800a218:	f04f 0900 	mov.w	r9, #0
 800a21c:	f104 0a1a 	add.w	sl, r4, #26
 800a220:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a222:	425b      	negs	r3, r3
 800a224:	454b      	cmp	r3, r9
 800a226:	dc01      	bgt.n	800a22c <_printf_float+0x2c4>
 800a228:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a22a:	e792      	b.n	800a152 <_printf_float+0x1ea>
 800a22c:	2301      	movs	r3, #1
 800a22e:	4652      	mov	r2, sl
 800a230:	4631      	mov	r1, r6
 800a232:	4628      	mov	r0, r5
 800a234:	47b8      	blx	r7
 800a236:	3001      	adds	r0, #1
 800a238:	f43f aef7 	beq.w	800a02a <_printf_float+0xc2>
 800a23c:	f109 0901 	add.w	r9, r9, #1
 800a240:	e7ee      	b.n	800a220 <_printf_float+0x2b8>
 800a242:	bf00      	nop
 800a244:	7fefffff 	.word	0x7fefffff
 800a248:	0800ccb8 	.word	0x0800ccb8
 800a24c:	0800ccbc 	.word	0x0800ccbc
 800a250:	0800ccc4 	.word	0x0800ccc4
 800a254:	0800ccc0 	.word	0x0800ccc0
 800a258:	0800ccc8 	.word	0x0800ccc8
 800a25c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a25e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a260:	429a      	cmp	r2, r3
 800a262:	bfa8      	it	ge
 800a264:	461a      	movge	r2, r3
 800a266:	2a00      	cmp	r2, #0
 800a268:	4691      	mov	r9, r2
 800a26a:	dc37      	bgt.n	800a2dc <_printf_float+0x374>
 800a26c:	f04f 0b00 	mov.w	fp, #0
 800a270:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a274:	f104 021a 	add.w	r2, r4, #26
 800a278:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a27a:	9305      	str	r3, [sp, #20]
 800a27c:	eba3 0309 	sub.w	r3, r3, r9
 800a280:	455b      	cmp	r3, fp
 800a282:	dc33      	bgt.n	800a2ec <_printf_float+0x384>
 800a284:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a288:	429a      	cmp	r2, r3
 800a28a:	db3b      	blt.n	800a304 <_printf_float+0x39c>
 800a28c:	6823      	ldr	r3, [r4, #0]
 800a28e:	07da      	lsls	r2, r3, #31
 800a290:	d438      	bmi.n	800a304 <_printf_float+0x39c>
 800a292:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a294:	9a05      	ldr	r2, [sp, #20]
 800a296:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a298:	1a9a      	subs	r2, r3, r2
 800a29a:	eba3 0901 	sub.w	r9, r3, r1
 800a29e:	4591      	cmp	r9, r2
 800a2a0:	bfa8      	it	ge
 800a2a2:	4691      	movge	r9, r2
 800a2a4:	f1b9 0f00 	cmp.w	r9, #0
 800a2a8:	dc35      	bgt.n	800a316 <_printf_float+0x3ae>
 800a2aa:	f04f 0800 	mov.w	r8, #0
 800a2ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a2b2:	f104 0a1a 	add.w	sl, r4, #26
 800a2b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a2ba:	1a9b      	subs	r3, r3, r2
 800a2bc:	eba3 0309 	sub.w	r3, r3, r9
 800a2c0:	4543      	cmp	r3, r8
 800a2c2:	f77f af79 	ble.w	800a1b8 <_printf_float+0x250>
 800a2c6:	2301      	movs	r3, #1
 800a2c8:	4652      	mov	r2, sl
 800a2ca:	4631      	mov	r1, r6
 800a2cc:	4628      	mov	r0, r5
 800a2ce:	47b8      	blx	r7
 800a2d0:	3001      	adds	r0, #1
 800a2d2:	f43f aeaa 	beq.w	800a02a <_printf_float+0xc2>
 800a2d6:	f108 0801 	add.w	r8, r8, #1
 800a2da:	e7ec      	b.n	800a2b6 <_printf_float+0x34e>
 800a2dc:	4613      	mov	r3, r2
 800a2de:	4631      	mov	r1, r6
 800a2e0:	4642      	mov	r2, r8
 800a2e2:	4628      	mov	r0, r5
 800a2e4:	47b8      	blx	r7
 800a2e6:	3001      	adds	r0, #1
 800a2e8:	d1c0      	bne.n	800a26c <_printf_float+0x304>
 800a2ea:	e69e      	b.n	800a02a <_printf_float+0xc2>
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	4631      	mov	r1, r6
 800a2f0:	4628      	mov	r0, r5
 800a2f2:	9205      	str	r2, [sp, #20]
 800a2f4:	47b8      	blx	r7
 800a2f6:	3001      	adds	r0, #1
 800a2f8:	f43f ae97 	beq.w	800a02a <_printf_float+0xc2>
 800a2fc:	9a05      	ldr	r2, [sp, #20]
 800a2fe:	f10b 0b01 	add.w	fp, fp, #1
 800a302:	e7b9      	b.n	800a278 <_printf_float+0x310>
 800a304:	ee18 3a10 	vmov	r3, s16
 800a308:	4652      	mov	r2, sl
 800a30a:	4631      	mov	r1, r6
 800a30c:	4628      	mov	r0, r5
 800a30e:	47b8      	blx	r7
 800a310:	3001      	adds	r0, #1
 800a312:	d1be      	bne.n	800a292 <_printf_float+0x32a>
 800a314:	e689      	b.n	800a02a <_printf_float+0xc2>
 800a316:	9a05      	ldr	r2, [sp, #20]
 800a318:	464b      	mov	r3, r9
 800a31a:	4442      	add	r2, r8
 800a31c:	4631      	mov	r1, r6
 800a31e:	4628      	mov	r0, r5
 800a320:	47b8      	blx	r7
 800a322:	3001      	adds	r0, #1
 800a324:	d1c1      	bne.n	800a2aa <_printf_float+0x342>
 800a326:	e680      	b.n	800a02a <_printf_float+0xc2>
 800a328:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a32a:	2a01      	cmp	r2, #1
 800a32c:	dc01      	bgt.n	800a332 <_printf_float+0x3ca>
 800a32e:	07db      	lsls	r3, r3, #31
 800a330:	d538      	bpl.n	800a3a4 <_printf_float+0x43c>
 800a332:	2301      	movs	r3, #1
 800a334:	4642      	mov	r2, r8
 800a336:	4631      	mov	r1, r6
 800a338:	4628      	mov	r0, r5
 800a33a:	47b8      	blx	r7
 800a33c:	3001      	adds	r0, #1
 800a33e:	f43f ae74 	beq.w	800a02a <_printf_float+0xc2>
 800a342:	ee18 3a10 	vmov	r3, s16
 800a346:	4652      	mov	r2, sl
 800a348:	4631      	mov	r1, r6
 800a34a:	4628      	mov	r0, r5
 800a34c:	47b8      	blx	r7
 800a34e:	3001      	adds	r0, #1
 800a350:	f43f ae6b 	beq.w	800a02a <_printf_float+0xc2>
 800a354:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a358:	2200      	movs	r2, #0
 800a35a:	2300      	movs	r3, #0
 800a35c:	f7f6 fbbc 	bl	8000ad8 <__aeabi_dcmpeq>
 800a360:	b9d8      	cbnz	r0, 800a39a <_printf_float+0x432>
 800a362:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a364:	f108 0201 	add.w	r2, r8, #1
 800a368:	3b01      	subs	r3, #1
 800a36a:	4631      	mov	r1, r6
 800a36c:	4628      	mov	r0, r5
 800a36e:	47b8      	blx	r7
 800a370:	3001      	adds	r0, #1
 800a372:	d10e      	bne.n	800a392 <_printf_float+0x42a>
 800a374:	e659      	b.n	800a02a <_printf_float+0xc2>
 800a376:	2301      	movs	r3, #1
 800a378:	4652      	mov	r2, sl
 800a37a:	4631      	mov	r1, r6
 800a37c:	4628      	mov	r0, r5
 800a37e:	47b8      	blx	r7
 800a380:	3001      	adds	r0, #1
 800a382:	f43f ae52 	beq.w	800a02a <_printf_float+0xc2>
 800a386:	f108 0801 	add.w	r8, r8, #1
 800a38a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a38c:	3b01      	subs	r3, #1
 800a38e:	4543      	cmp	r3, r8
 800a390:	dcf1      	bgt.n	800a376 <_printf_float+0x40e>
 800a392:	464b      	mov	r3, r9
 800a394:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a398:	e6dc      	b.n	800a154 <_printf_float+0x1ec>
 800a39a:	f04f 0800 	mov.w	r8, #0
 800a39e:	f104 0a1a 	add.w	sl, r4, #26
 800a3a2:	e7f2      	b.n	800a38a <_printf_float+0x422>
 800a3a4:	2301      	movs	r3, #1
 800a3a6:	4642      	mov	r2, r8
 800a3a8:	e7df      	b.n	800a36a <_printf_float+0x402>
 800a3aa:	2301      	movs	r3, #1
 800a3ac:	464a      	mov	r2, r9
 800a3ae:	4631      	mov	r1, r6
 800a3b0:	4628      	mov	r0, r5
 800a3b2:	47b8      	blx	r7
 800a3b4:	3001      	adds	r0, #1
 800a3b6:	f43f ae38 	beq.w	800a02a <_printf_float+0xc2>
 800a3ba:	f108 0801 	add.w	r8, r8, #1
 800a3be:	68e3      	ldr	r3, [r4, #12]
 800a3c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a3c2:	1a5b      	subs	r3, r3, r1
 800a3c4:	4543      	cmp	r3, r8
 800a3c6:	dcf0      	bgt.n	800a3aa <_printf_float+0x442>
 800a3c8:	e6fa      	b.n	800a1c0 <_printf_float+0x258>
 800a3ca:	f04f 0800 	mov.w	r8, #0
 800a3ce:	f104 0919 	add.w	r9, r4, #25
 800a3d2:	e7f4      	b.n	800a3be <_printf_float+0x456>

0800a3d4 <_printf_common>:
 800a3d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3d8:	4616      	mov	r6, r2
 800a3da:	4699      	mov	r9, r3
 800a3dc:	688a      	ldr	r2, [r1, #8]
 800a3de:	690b      	ldr	r3, [r1, #16]
 800a3e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a3e4:	4293      	cmp	r3, r2
 800a3e6:	bfb8      	it	lt
 800a3e8:	4613      	movlt	r3, r2
 800a3ea:	6033      	str	r3, [r6, #0]
 800a3ec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a3f0:	4607      	mov	r7, r0
 800a3f2:	460c      	mov	r4, r1
 800a3f4:	b10a      	cbz	r2, 800a3fa <_printf_common+0x26>
 800a3f6:	3301      	adds	r3, #1
 800a3f8:	6033      	str	r3, [r6, #0]
 800a3fa:	6823      	ldr	r3, [r4, #0]
 800a3fc:	0699      	lsls	r1, r3, #26
 800a3fe:	bf42      	ittt	mi
 800a400:	6833      	ldrmi	r3, [r6, #0]
 800a402:	3302      	addmi	r3, #2
 800a404:	6033      	strmi	r3, [r6, #0]
 800a406:	6825      	ldr	r5, [r4, #0]
 800a408:	f015 0506 	ands.w	r5, r5, #6
 800a40c:	d106      	bne.n	800a41c <_printf_common+0x48>
 800a40e:	f104 0a19 	add.w	sl, r4, #25
 800a412:	68e3      	ldr	r3, [r4, #12]
 800a414:	6832      	ldr	r2, [r6, #0]
 800a416:	1a9b      	subs	r3, r3, r2
 800a418:	42ab      	cmp	r3, r5
 800a41a:	dc26      	bgt.n	800a46a <_printf_common+0x96>
 800a41c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a420:	1e13      	subs	r3, r2, #0
 800a422:	6822      	ldr	r2, [r4, #0]
 800a424:	bf18      	it	ne
 800a426:	2301      	movne	r3, #1
 800a428:	0692      	lsls	r2, r2, #26
 800a42a:	d42b      	bmi.n	800a484 <_printf_common+0xb0>
 800a42c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a430:	4649      	mov	r1, r9
 800a432:	4638      	mov	r0, r7
 800a434:	47c0      	blx	r8
 800a436:	3001      	adds	r0, #1
 800a438:	d01e      	beq.n	800a478 <_printf_common+0xa4>
 800a43a:	6823      	ldr	r3, [r4, #0]
 800a43c:	68e5      	ldr	r5, [r4, #12]
 800a43e:	6832      	ldr	r2, [r6, #0]
 800a440:	f003 0306 	and.w	r3, r3, #6
 800a444:	2b04      	cmp	r3, #4
 800a446:	bf08      	it	eq
 800a448:	1aad      	subeq	r5, r5, r2
 800a44a:	68a3      	ldr	r3, [r4, #8]
 800a44c:	6922      	ldr	r2, [r4, #16]
 800a44e:	bf0c      	ite	eq
 800a450:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a454:	2500      	movne	r5, #0
 800a456:	4293      	cmp	r3, r2
 800a458:	bfc4      	itt	gt
 800a45a:	1a9b      	subgt	r3, r3, r2
 800a45c:	18ed      	addgt	r5, r5, r3
 800a45e:	2600      	movs	r6, #0
 800a460:	341a      	adds	r4, #26
 800a462:	42b5      	cmp	r5, r6
 800a464:	d11a      	bne.n	800a49c <_printf_common+0xc8>
 800a466:	2000      	movs	r0, #0
 800a468:	e008      	b.n	800a47c <_printf_common+0xa8>
 800a46a:	2301      	movs	r3, #1
 800a46c:	4652      	mov	r2, sl
 800a46e:	4649      	mov	r1, r9
 800a470:	4638      	mov	r0, r7
 800a472:	47c0      	blx	r8
 800a474:	3001      	adds	r0, #1
 800a476:	d103      	bne.n	800a480 <_printf_common+0xac>
 800a478:	f04f 30ff 	mov.w	r0, #4294967295
 800a47c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a480:	3501      	adds	r5, #1
 800a482:	e7c6      	b.n	800a412 <_printf_common+0x3e>
 800a484:	18e1      	adds	r1, r4, r3
 800a486:	1c5a      	adds	r2, r3, #1
 800a488:	2030      	movs	r0, #48	; 0x30
 800a48a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a48e:	4422      	add	r2, r4
 800a490:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a494:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a498:	3302      	adds	r3, #2
 800a49a:	e7c7      	b.n	800a42c <_printf_common+0x58>
 800a49c:	2301      	movs	r3, #1
 800a49e:	4622      	mov	r2, r4
 800a4a0:	4649      	mov	r1, r9
 800a4a2:	4638      	mov	r0, r7
 800a4a4:	47c0      	blx	r8
 800a4a6:	3001      	adds	r0, #1
 800a4a8:	d0e6      	beq.n	800a478 <_printf_common+0xa4>
 800a4aa:	3601      	adds	r6, #1
 800a4ac:	e7d9      	b.n	800a462 <_printf_common+0x8e>
	...

0800a4b0 <_printf_i>:
 800a4b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a4b4:	7e0f      	ldrb	r7, [r1, #24]
 800a4b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a4b8:	2f78      	cmp	r7, #120	; 0x78
 800a4ba:	4691      	mov	r9, r2
 800a4bc:	4680      	mov	r8, r0
 800a4be:	460c      	mov	r4, r1
 800a4c0:	469a      	mov	sl, r3
 800a4c2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a4c6:	d807      	bhi.n	800a4d8 <_printf_i+0x28>
 800a4c8:	2f62      	cmp	r7, #98	; 0x62
 800a4ca:	d80a      	bhi.n	800a4e2 <_printf_i+0x32>
 800a4cc:	2f00      	cmp	r7, #0
 800a4ce:	f000 80d8 	beq.w	800a682 <_printf_i+0x1d2>
 800a4d2:	2f58      	cmp	r7, #88	; 0x58
 800a4d4:	f000 80a3 	beq.w	800a61e <_printf_i+0x16e>
 800a4d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a4dc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a4e0:	e03a      	b.n	800a558 <_printf_i+0xa8>
 800a4e2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a4e6:	2b15      	cmp	r3, #21
 800a4e8:	d8f6      	bhi.n	800a4d8 <_printf_i+0x28>
 800a4ea:	a101      	add	r1, pc, #4	; (adr r1, 800a4f0 <_printf_i+0x40>)
 800a4ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a4f0:	0800a549 	.word	0x0800a549
 800a4f4:	0800a55d 	.word	0x0800a55d
 800a4f8:	0800a4d9 	.word	0x0800a4d9
 800a4fc:	0800a4d9 	.word	0x0800a4d9
 800a500:	0800a4d9 	.word	0x0800a4d9
 800a504:	0800a4d9 	.word	0x0800a4d9
 800a508:	0800a55d 	.word	0x0800a55d
 800a50c:	0800a4d9 	.word	0x0800a4d9
 800a510:	0800a4d9 	.word	0x0800a4d9
 800a514:	0800a4d9 	.word	0x0800a4d9
 800a518:	0800a4d9 	.word	0x0800a4d9
 800a51c:	0800a669 	.word	0x0800a669
 800a520:	0800a58d 	.word	0x0800a58d
 800a524:	0800a64b 	.word	0x0800a64b
 800a528:	0800a4d9 	.word	0x0800a4d9
 800a52c:	0800a4d9 	.word	0x0800a4d9
 800a530:	0800a68b 	.word	0x0800a68b
 800a534:	0800a4d9 	.word	0x0800a4d9
 800a538:	0800a58d 	.word	0x0800a58d
 800a53c:	0800a4d9 	.word	0x0800a4d9
 800a540:	0800a4d9 	.word	0x0800a4d9
 800a544:	0800a653 	.word	0x0800a653
 800a548:	682b      	ldr	r3, [r5, #0]
 800a54a:	1d1a      	adds	r2, r3, #4
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	602a      	str	r2, [r5, #0]
 800a550:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a554:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a558:	2301      	movs	r3, #1
 800a55a:	e0a3      	b.n	800a6a4 <_printf_i+0x1f4>
 800a55c:	6820      	ldr	r0, [r4, #0]
 800a55e:	6829      	ldr	r1, [r5, #0]
 800a560:	0606      	lsls	r6, r0, #24
 800a562:	f101 0304 	add.w	r3, r1, #4
 800a566:	d50a      	bpl.n	800a57e <_printf_i+0xce>
 800a568:	680e      	ldr	r6, [r1, #0]
 800a56a:	602b      	str	r3, [r5, #0]
 800a56c:	2e00      	cmp	r6, #0
 800a56e:	da03      	bge.n	800a578 <_printf_i+0xc8>
 800a570:	232d      	movs	r3, #45	; 0x2d
 800a572:	4276      	negs	r6, r6
 800a574:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a578:	485e      	ldr	r0, [pc, #376]	; (800a6f4 <_printf_i+0x244>)
 800a57a:	230a      	movs	r3, #10
 800a57c:	e019      	b.n	800a5b2 <_printf_i+0x102>
 800a57e:	680e      	ldr	r6, [r1, #0]
 800a580:	602b      	str	r3, [r5, #0]
 800a582:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a586:	bf18      	it	ne
 800a588:	b236      	sxthne	r6, r6
 800a58a:	e7ef      	b.n	800a56c <_printf_i+0xbc>
 800a58c:	682b      	ldr	r3, [r5, #0]
 800a58e:	6820      	ldr	r0, [r4, #0]
 800a590:	1d19      	adds	r1, r3, #4
 800a592:	6029      	str	r1, [r5, #0]
 800a594:	0601      	lsls	r1, r0, #24
 800a596:	d501      	bpl.n	800a59c <_printf_i+0xec>
 800a598:	681e      	ldr	r6, [r3, #0]
 800a59a:	e002      	b.n	800a5a2 <_printf_i+0xf2>
 800a59c:	0646      	lsls	r6, r0, #25
 800a59e:	d5fb      	bpl.n	800a598 <_printf_i+0xe8>
 800a5a0:	881e      	ldrh	r6, [r3, #0]
 800a5a2:	4854      	ldr	r0, [pc, #336]	; (800a6f4 <_printf_i+0x244>)
 800a5a4:	2f6f      	cmp	r7, #111	; 0x6f
 800a5a6:	bf0c      	ite	eq
 800a5a8:	2308      	moveq	r3, #8
 800a5aa:	230a      	movne	r3, #10
 800a5ac:	2100      	movs	r1, #0
 800a5ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a5b2:	6865      	ldr	r5, [r4, #4]
 800a5b4:	60a5      	str	r5, [r4, #8]
 800a5b6:	2d00      	cmp	r5, #0
 800a5b8:	bfa2      	ittt	ge
 800a5ba:	6821      	ldrge	r1, [r4, #0]
 800a5bc:	f021 0104 	bicge.w	r1, r1, #4
 800a5c0:	6021      	strge	r1, [r4, #0]
 800a5c2:	b90e      	cbnz	r6, 800a5c8 <_printf_i+0x118>
 800a5c4:	2d00      	cmp	r5, #0
 800a5c6:	d04d      	beq.n	800a664 <_printf_i+0x1b4>
 800a5c8:	4615      	mov	r5, r2
 800a5ca:	fbb6 f1f3 	udiv	r1, r6, r3
 800a5ce:	fb03 6711 	mls	r7, r3, r1, r6
 800a5d2:	5dc7      	ldrb	r7, [r0, r7]
 800a5d4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a5d8:	4637      	mov	r7, r6
 800a5da:	42bb      	cmp	r3, r7
 800a5dc:	460e      	mov	r6, r1
 800a5de:	d9f4      	bls.n	800a5ca <_printf_i+0x11a>
 800a5e0:	2b08      	cmp	r3, #8
 800a5e2:	d10b      	bne.n	800a5fc <_printf_i+0x14c>
 800a5e4:	6823      	ldr	r3, [r4, #0]
 800a5e6:	07de      	lsls	r6, r3, #31
 800a5e8:	d508      	bpl.n	800a5fc <_printf_i+0x14c>
 800a5ea:	6923      	ldr	r3, [r4, #16]
 800a5ec:	6861      	ldr	r1, [r4, #4]
 800a5ee:	4299      	cmp	r1, r3
 800a5f0:	bfde      	ittt	le
 800a5f2:	2330      	movle	r3, #48	; 0x30
 800a5f4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a5f8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a5fc:	1b52      	subs	r2, r2, r5
 800a5fe:	6122      	str	r2, [r4, #16]
 800a600:	f8cd a000 	str.w	sl, [sp]
 800a604:	464b      	mov	r3, r9
 800a606:	aa03      	add	r2, sp, #12
 800a608:	4621      	mov	r1, r4
 800a60a:	4640      	mov	r0, r8
 800a60c:	f7ff fee2 	bl	800a3d4 <_printf_common>
 800a610:	3001      	adds	r0, #1
 800a612:	d14c      	bne.n	800a6ae <_printf_i+0x1fe>
 800a614:	f04f 30ff 	mov.w	r0, #4294967295
 800a618:	b004      	add	sp, #16
 800a61a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a61e:	4835      	ldr	r0, [pc, #212]	; (800a6f4 <_printf_i+0x244>)
 800a620:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a624:	6829      	ldr	r1, [r5, #0]
 800a626:	6823      	ldr	r3, [r4, #0]
 800a628:	f851 6b04 	ldr.w	r6, [r1], #4
 800a62c:	6029      	str	r1, [r5, #0]
 800a62e:	061d      	lsls	r5, r3, #24
 800a630:	d514      	bpl.n	800a65c <_printf_i+0x1ac>
 800a632:	07df      	lsls	r7, r3, #31
 800a634:	bf44      	itt	mi
 800a636:	f043 0320 	orrmi.w	r3, r3, #32
 800a63a:	6023      	strmi	r3, [r4, #0]
 800a63c:	b91e      	cbnz	r6, 800a646 <_printf_i+0x196>
 800a63e:	6823      	ldr	r3, [r4, #0]
 800a640:	f023 0320 	bic.w	r3, r3, #32
 800a644:	6023      	str	r3, [r4, #0]
 800a646:	2310      	movs	r3, #16
 800a648:	e7b0      	b.n	800a5ac <_printf_i+0xfc>
 800a64a:	6823      	ldr	r3, [r4, #0]
 800a64c:	f043 0320 	orr.w	r3, r3, #32
 800a650:	6023      	str	r3, [r4, #0]
 800a652:	2378      	movs	r3, #120	; 0x78
 800a654:	4828      	ldr	r0, [pc, #160]	; (800a6f8 <_printf_i+0x248>)
 800a656:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a65a:	e7e3      	b.n	800a624 <_printf_i+0x174>
 800a65c:	0659      	lsls	r1, r3, #25
 800a65e:	bf48      	it	mi
 800a660:	b2b6      	uxthmi	r6, r6
 800a662:	e7e6      	b.n	800a632 <_printf_i+0x182>
 800a664:	4615      	mov	r5, r2
 800a666:	e7bb      	b.n	800a5e0 <_printf_i+0x130>
 800a668:	682b      	ldr	r3, [r5, #0]
 800a66a:	6826      	ldr	r6, [r4, #0]
 800a66c:	6961      	ldr	r1, [r4, #20]
 800a66e:	1d18      	adds	r0, r3, #4
 800a670:	6028      	str	r0, [r5, #0]
 800a672:	0635      	lsls	r5, r6, #24
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	d501      	bpl.n	800a67c <_printf_i+0x1cc>
 800a678:	6019      	str	r1, [r3, #0]
 800a67a:	e002      	b.n	800a682 <_printf_i+0x1d2>
 800a67c:	0670      	lsls	r0, r6, #25
 800a67e:	d5fb      	bpl.n	800a678 <_printf_i+0x1c8>
 800a680:	8019      	strh	r1, [r3, #0]
 800a682:	2300      	movs	r3, #0
 800a684:	6123      	str	r3, [r4, #16]
 800a686:	4615      	mov	r5, r2
 800a688:	e7ba      	b.n	800a600 <_printf_i+0x150>
 800a68a:	682b      	ldr	r3, [r5, #0]
 800a68c:	1d1a      	adds	r2, r3, #4
 800a68e:	602a      	str	r2, [r5, #0]
 800a690:	681d      	ldr	r5, [r3, #0]
 800a692:	6862      	ldr	r2, [r4, #4]
 800a694:	2100      	movs	r1, #0
 800a696:	4628      	mov	r0, r5
 800a698:	f7f5 fdaa 	bl	80001f0 <memchr>
 800a69c:	b108      	cbz	r0, 800a6a2 <_printf_i+0x1f2>
 800a69e:	1b40      	subs	r0, r0, r5
 800a6a0:	6060      	str	r0, [r4, #4]
 800a6a2:	6863      	ldr	r3, [r4, #4]
 800a6a4:	6123      	str	r3, [r4, #16]
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a6ac:	e7a8      	b.n	800a600 <_printf_i+0x150>
 800a6ae:	6923      	ldr	r3, [r4, #16]
 800a6b0:	462a      	mov	r2, r5
 800a6b2:	4649      	mov	r1, r9
 800a6b4:	4640      	mov	r0, r8
 800a6b6:	47d0      	blx	sl
 800a6b8:	3001      	adds	r0, #1
 800a6ba:	d0ab      	beq.n	800a614 <_printf_i+0x164>
 800a6bc:	6823      	ldr	r3, [r4, #0]
 800a6be:	079b      	lsls	r3, r3, #30
 800a6c0:	d413      	bmi.n	800a6ea <_printf_i+0x23a>
 800a6c2:	68e0      	ldr	r0, [r4, #12]
 800a6c4:	9b03      	ldr	r3, [sp, #12]
 800a6c6:	4298      	cmp	r0, r3
 800a6c8:	bfb8      	it	lt
 800a6ca:	4618      	movlt	r0, r3
 800a6cc:	e7a4      	b.n	800a618 <_printf_i+0x168>
 800a6ce:	2301      	movs	r3, #1
 800a6d0:	4632      	mov	r2, r6
 800a6d2:	4649      	mov	r1, r9
 800a6d4:	4640      	mov	r0, r8
 800a6d6:	47d0      	blx	sl
 800a6d8:	3001      	adds	r0, #1
 800a6da:	d09b      	beq.n	800a614 <_printf_i+0x164>
 800a6dc:	3501      	adds	r5, #1
 800a6de:	68e3      	ldr	r3, [r4, #12]
 800a6e0:	9903      	ldr	r1, [sp, #12]
 800a6e2:	1a5b      	subs	r3, r3, r1
 800a6e4:	42ab      	cmp	r3, r5
 800a6e6:	dcf2      	bgt.n	800a6ce <_printf_i+0x21e>
 800a6e8:	e7eb      	b.n	800a6c2 <_printf_i+0x212>
 800a6ea:	2500      	movs	r5, #0
 800a6ec:	f104 0619 	add.w	r6, r4, #25
 800a6f0:	e7f5      	b.n	800a6de <_printf_i+0x22e>
 800a6f2:	bf00      	nop
 800a6f4:	0800ccca 	.word	0x0800ccca
 800a6f8:	0800ccdb 	.word	0x0800ccdb

0800a6fc <cleanup_glue>:
 800a6fc:	b538      	push	{r3, r4, r5, lr}
 800a6fe:	460c      	mov	r4, r1
 800a700:	6809      	ldr	r1, [r1, #0]
 800a702:	4605      	mov	r5, r0
 800a704:	b109      	cbz	r1, 800a70a <cleanup_glue+0xe>
 800a706:	f7ff fff9 	bl	800a6fc <cleanup_glue>
 800a70a:	4621      	mov	r1, r4
 800a70c:	4628      	mov	r0, r5
 800a70e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a712:	f001 bbf5 	b.w	800bf00 <_free_r>
	...

0800a718 <_reclaim_reent>:
 800a718:	4b2c      	ldr	r3, [pc, #176]	; (800a7cc <_reclaim_reent+0xb4>)
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	4283      	cmp	r3, r0
 800a71e:	b570      	push	{r4, r5, r6, lr}
 800a720:	4604      	mov	r4, r0
 800a722:	d051      	beq.n	800a7c8 <_reclaim_reent+0xb0>
 800a724:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800a726:	b143      	cbz	r3, 800a73a <_reclaim_reent+0x22>
 800a728:	68db      	ldr	r3, [r3, #12]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d14a      	bne.n	800a7c4 <_reclaim_reent+0xac>
 800a72e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a730:	6819      	ldr	r1, [r3, #0]
 800a732:	b111      	cbz	r1, 800a73a <_reclaim_reent+0x22>
 800a734:	4620      	mov	r0, r4
 800a736:	f001 fbe3 	bl	800bf00 <_free_r>
 800a73a:	6961      	ldr	r1, [r4, #20]
 800a73c:	b111      	cbz	r1, 800a744 <_reclaim_reent+0x2c>
 800a73e:	4620      	mov	r0, r4
 800a740:	f001 fbde 	bl	800bf00 <_free_r>
 800a744:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a746:	b111      	cbz	r1, 800a74e <_reclaim_reent+0x36>
 800a748:	4620      	mov	r0, r4
 800a74a:	f001 fbd9 	bl	800bf00 <_free_r>
 800a74e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800a750:	b111      	cbz	r1, 800a758 <_reclaim_reent+0x40>
 800a752:	4620      	mov	r0, r4
 800a754:	f001 fbd4 	bl	800bf00 <_free_r>
 800a758:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800a75a:	b111      	cbz	r1, 800a762 <_reclaim_reent+0x4a>
 800a75c:	4620      	mov	r0, r4
 800a75e:	f001 fbcf 	bl	800bf00 <_free_r>
 800a762:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800a764:	b111      	cbz	r1, 800a76c <_reclaim_reent+0x54>
 800a766:	4620      	mov	r0, r4
 800a768:	f001 fbca 	bl	800bf00 <_free_r>
 800a76c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800a76e:	b111      	cbz	r1, 800a776 <_reclaim_reent+0x5e>
 800a770:	4620      	mov	r0, r4
 800a772:	f001 fbc5 	bl	800bf00 <_free_r>
 800a776:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800a778:	b111      	cbz	r1, 800a780 <_reclaim_reent+0x68>
 800a77a:	4620      	mov	r0, r4
 800a77c:	f001 fbc0 	bl	800bf00 <_free_r>
 800a780:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a782:	b111      	cbz	r1, 800a78a <_reclaim_reent+0x72>
 800a784:	4620      	mov	r0, r4
 800a786:	f001 fbbb 	bl	800bf00 <_free_r>
 800a78a:	69a3      	ldr	r3, [r4, #24]
 800a78c:	b1e3      	cbz	r3, 800a7c8 <_reclaim_reent+0xb0>
 800a78e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a790:	4620      	mov	r0, r4
 800a792:	4798      	blx	r3
 800a794:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800a796:	b1b9      	cbz	r1, 800a7c8 <_reclaim_reent+0xb0>
 800a798:	4620      	mov	r0, r4
 800a79a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a79e:	f7ff bfad 	b.w	800a6fc <cleanup_glue>
 800a7a2:	5949      	ldr	r1, [r1, r5]
 800a7a4:	b941      	cbnz	r1, 800a7b8 <_reclaim_reent+0xa0>
 800a7a6:	3504      	adds	r5, #4
 800a7a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a7aa:	2d80      	cmp	r5, #128	; 0x80
 800a7ac:	68d9      	ldr	r1, [r3, #12]
 800a7ae:	d1f8      	bne.n	800a7a2 <_reclaim_reent+0x8a>
 800a7b0:	4620      	mov	r0, r4
 800a7b2:	f001 fba5 	bl	800bf00 <_free_r>
 800a7b6:	e7ba      	b.n	800a72e <_reclaim_reent+0x16>
 800a7b8:	680e      	ldr	r6, [r1, #0]
 800a7ba:	4620      	mov	r0, r4
 800a7bc:	f001 fba0 	bl	800bf00 <_free_r>
 800a7c0:	4631      	mov	r1, r6
 800a7c2:	e7ef      	b.n	800a7a4 <_reclaim_reent+0x8c>
 800a7c4:	2500      	movs	r5, #0
 800a7c6:	e7ef      	b.n	800a7a8 <_reclaim_reent+0x90>
 800a7c8:	bd70      	pop	{r4, r5, r6, pc}
 800a7ca:	bf00      	nop
 800a7cc:	20000010 	.word	0x20000010

0800a7d0 <_sbrk_r>:
 800a7d0:	b538      	push	{r3, r4, r5, lr}
 800a7d2:	4d06      	ldr	r5, [pc, #24]	; (800a7ec <_sbrk_r+0x1c>)
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	4604      	mov	r4, r0
 800a7d8:	4608      	mov	r0, r1
 800a7da:	602b      	str	r3, [r5, #0]
 800a7dc:	f7f7 fd14 	bl	8002208 <_sbrk>
 800a7e0:	1c43      	adds	r3, r0, #1
 800a7e2:	d102      	bne.n	800a7ea <_sbrk_r+0x1a>
 800a7e4:	682b      	ldr	r3, [r5, #0]
 800a7e6:	b103      	cbz	r3, 800a7ea <_sbrk_r+0x1a>
 800a7e8:	6023      	str	r3, [r4, #0]
 800a7ea:	bd38      	pop	{r3, r4, r5, pc}
 800a7ec:	20003298 	.word	0x20003298

0800a7f0 <siprintf>:
 800a7f0:	b40e      	push	{r1, r2, r3}
 800a7f2:	b500      	push	{lr}
 800a7f4:	b09c      	sub	sp, #112	; 0x70
 800a7f6:	ab1d      	add	r3, sp, #116	; 0x74
 800a7f8:	9002      	str	r0, [sp, #8]
 800a7fa:	9006      	str	r0, [sp, #24]
 800a7fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a800:	4809      	ldr	r0, [pc, #36]	; (800a828 <siprintf+0x38>)
 800a802:	9107      	str	r1, [sp, #28]
 800a804:	9104      	str	r1, [sp, #16]
 800a806:	4909      	ldr	r1, [pc, #36]	; (800a82c <siprintf+0x3c>)
 800a808:	f853 2b04 	ldr.w	r2, [r3], #4
 800a80c:	9105      	str	r1, [sp, #20]
 800a80e:	6800      	ldr	r0, [r0, #0]
 800a810:	9301      	str	r3, [sp, #4]
 800a812:	a902      	add	r1, sp, #8
 800a814:	f001 fc1c 	bl	800c050 <_svfiprintf_r>
 800a818:	9b02      	ldr	r3, [sp, #8]
 800a81a:	2200      	movs	r2, #0
 800a81c:	701a      	strb	r2, [r3, #0]
 800a81e:	b01c      	add	sp, #112	; 0x70
 800a820:	f85d eb04 	ldr.w	lr, [sp], #4
 800a824:	b003      	add	sp, #12
 800a826:	4770      	bx	lr
 800a828:	20000010 	.word	0x20000010
 800a82c:	ffff0208 	.word	0xffff0208

0800a830 <__sread>:
 800a830:	b510      	push	{r4, lr}
 800a832:	460c      	mov	r4, r1
 800a834:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a838:	f001 fd0a 	bl	800c250 <_read_r>
 800a83c:	2800      	cmp	r0, #0
 800a83e:	bfab      	itete	ge
 800a840:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a842:	89a3      	ldrhlt	r3, [r4, #12]
 800a844:	181b      	addge	r3, r3, r0
 800a846:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a84a:	bfac      	ite	ge
 800a84c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a84e:	81a3      	strhlt	r3, [r4, #12]
 800a850:	bd10      	pop	{r4, pc}

0800a852 <__swrite>:
 800a852:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a856:	461f      	mov	r7, r3
 800a858:	898b      	ldrh	r3, [r1, #12]
 800a85a:	05db      	lsls	r3, r3, #23
 800a85c:	4605      	mov	r5, r0
 800a85e:	460c      	mov	r4, r1
 800a860:	4616      	mov	r6, r2
 800a862:	d505      	bpl.n	800a870 <__swrite+0x1e>
 800a864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a868:	2302      	movs	r3, #2
 800a86a:	2200      	movs	r2, #0
 800a86c:	f000 ff88 	bl	800b780 <_lseek_r>
 800a870:	89a3      	ldrh	r3, [r4, #12]
 800a872:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a876:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a87a:	81a3      	strh	r3, [r4, #12]
 800a87c:	4632      	mov	r2, r6
 800a87e:	463b      	mov	r3, r7
 800a880:	4628      	mov	r0, r5
 800a882:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a886:	f000 b817 	b.w	800a8b8 <_write_r>

0800a88a <__sseek>:
 800a88a:	b510      	push	{r4, lr}
 800a88c:	460c      	mov	r4, r1
 800a88e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a892:	f000 ff75 	bl	800b780 <_lseek_r>
 800a896:	1c43      	adds	r3, r0, #1
 800a898:	89a3      	ldrh	r3, [r4, #12]
 800a89a:	bf15      	itete	ne
 800a89c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a89e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a8a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a8a6:	81a3      	strheq	r3, [r4, #12]
 800a8a8:	bf18      	it	ne
 800a8aa:	81a3      	strhne	r3, [r4, #12]
 800a8ac:	bd10      	pop	{r4, pc}

0800a8ae <__sclose>:
 800a8ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8b2:	f000 b813 	b.w	800a8dc <_close_r>
	...

0800a8b8 <_write_r>:
 800a8b8:	b538      	push	{r3, r4, r5, lr}
 800a8ba:	4d07      	ldr	r5, [pc, #28]	; (800a8d8 <_write_r+0x20>)
 800a8bc:	4604      	mov	r4, r0
 800a8be:	4608      	mov	r0, r1
 800a8c0:	4611      	mov	r1, r2
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	602a      	str	r2, [r5, #0]
 800a8c6:	461a      	mov	r2, r3
 800a8c8:	f7f7 fc4d 	bl	8002166 <_write>
 800a8cc:	1c43      	adds	r3, r0, #1
 800a8ce:	d102      	bne.n	800a8d6 <_write_r+0x1e>
 800a8d0:	682b      	ldr	r3, [r5, #0]
 800a8d2:	b103      	cbz	r3, 800a8d6 <_write_r+0x1e>
 800a8d4:	6023      	str	r3, [r4, #0]
 800a8d6:	bd38      	pop	{r3, r4, r5, pc}
 800a8d8:	20003298 	.word	0x20003298

0800a8dc <_close_r>:
 800a8dc:	b538      	push	{r3, r4, r5, lr}
 800a8de:	4d06      	ldr	r5, [pc, #24]	; (800a8f8 <_close_r+0x1c>)
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	4604      	mov	r4, r0
 800a8e4:	4608      	mov	r0, r1
 800a8e6:	602b      	str	r3, [r5, #0]
 800a8e8:	f7f7 fc59 	bl	800219e <_close>
 800a8ec:	1c43      	adds	r3, r0, #1
 800a8ee:	d102      	bne.n	800a8f6 <_close_r+0x1a>
 800a8f0:	682b      	ldr	r3, [r5, #0]
 800a8f2:	b103      	cbz	r3, 800a8f6 <_close_r+0x1a>
 800a8f4:	6023      	str	r3, [r4, #0]
 800a8f6:	bd38      	pop	{r3, r4, r5, pc}
 800a8f8:	20003298 	.word	0x20003298

0800a8fc <quorem>:
 800a8fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a900:	6903      	ldr	r3, [r0, #16]
 800a902:	690c      	ldr	r4, [r1, #16]
 800a904:	42a3      	cmp	r3, r4
 800a906:	4607      	mov	r7, r0
 800a908:	f2c0 8081 	blt.w	800aa0e <quorem+0x112>
 800a90c:	3c01      	subs	r4, #1
 800a90e:	f101 0814 	add.w	r8, r1, #20
 800a912:	f100 0514 	add.w	r5, r0, #20
 800a916:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a91a:	9301      	str	r3, [sp, #4]
 800a91c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a920:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a924:	3301      	adds	r3, #1
 800a926:	429a      	cmp	r2, r3
 800a928:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a92c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a930:	fbb2 f6f3 	udiv	r6, r2, r3
 800a934:	d331      	bcc.n	800a99a <quorem+0x9e>
 800a936:	f04f 0e00 	mov.w	lr, #0
 800a93a:	4640      	mov	r0, r8
 800a93c:	46ac      	mov	ip, r5
 800a93e:	46f2      	mov	sl, lr
 800a940:	f850 2b04 	ldr.w	r2, [r0], #4
 800a944:	b293      	uxth	r3, r2
 800a946:	fb06 e303 	mla	r3, r6, r3, lr
 800a94a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a94e:	b29b      	uxth	r3, r3
 800a950:	ebaa 0303 	sub.w	r3, sl, r3
 800a954:	f8dc a000 	ldr.w	sl, [ip]
 800a958:	0c12      	lsrs	r2, r2, #16
 800a95a:	fa13 f38a 	uxtah	r3, r3, sl
 800a95e:	fb06 e202 	mla	r2, r6, r2, lr
 800a962:	9300      	str	r3, [sp, #0]
 800a964:	9b00      	ldr	r3, [sp, #0]
 800a966:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a96a:	b292      	uxth	r2, r2
 800a96c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a970:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a974:	f8bd 3000 	ldrh.w	r3, [sp]
 800a978:	4581      	cmp	r9, r0
 800a97a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a97e:	f84c 3b04 	str.w	r3, [ip], #4
 800a982:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a986:	d2db      	bcs.n	800a940 <quorem+0x44>
 800a988:	f855 300b 	ldr.w	r3, [r5, fp]
 800a98c:	b92b      	cbnz	r3, 800a99a <quorem+0x9e>
 800a98e:	9b01      	ldr	r3, [sp, #4]
 800a990:	3b04      	subs	r3, #4
 800a992:	429d      	cmp	r5, r3
 800a994:	461a      	mov	r2, r3
 800a996:	d32e      	bcc.n	800a9f6 <quorem+0xfa>
 800a998:	613c      	str	r4, [r7, #16]
 800a99a:	4638      	mov	r0, r7
 800a99c:	f001 f998 	bl	800bcd0 <__mcmp>
 800a9a0:	2800      	cmp	r0, #0
 800a9a2:	db24      	blt.n	800a9ee <quorem+0xf2>
 800a9a4:	3601      	adds	r6, #1
 800a9a6:	4628      	mov	r0, r5
 800a9a8:	f04f 0c00 	mov.w	ip, #0
 800a9ac:	f858 2b04 	ldr.w	r2, [r8], #4
 800a9b0:	f8d0 e000 	ldr.w	lr, [r0]
 800a9b4:	b293      	uxth	r3, r2
 800a9b6:	ebac 0303 	sub.w	r3, ip, r3
 800a9ba:	0c12      	lsrs	r2, r2, #16
 800a9bc:	fa13 f38e 	uxtah	r3, r3, lr
 800a9c0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a9c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a9c8:	b29b      	uxth	r3, r3
 800a9ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a9ce:	45c1      	cmp	r9, r8
 800a9d0:	f840 3b04 	str.w	r3, [r0], #4
 800a9d4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a9d8:	d2e8      	bcs.n	800a9ac <quorem+0xb0>
 800a9da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a9de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a9e2:	b922      	cbnz	r2, 800a9ee <quorem+0xf2>
 800a9e4:	3b04      	subs	r3, #4
 800a9e6:	429d      	cmp	r5, r3
 800a9e8:	461a      	mov	r2, r3
 800a9ea:	d30a      	bcc.n	800aa02 <quorem+0x106>
 800a9ec:	613c      	str	r4, [r7, #16]
 800a9ee:	4630      	mov	r0, r6
 800a9f0:	b003      	add	sp, #12
 800a9f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9f6:	6812      	ldr	r2, [r2, #0]
 800a9f8:	3b04      	subs	r3, #4
 800a9fa:	2a00      	cmp	r2, #0
 800a9fc:	d1cc      	bne.n	800a998 <quorem+0x9c>
 800a9fe:	3c01      	subs	r4, #1
 800aa00:	e7c7      	b.n	800a992 <quorem+0x96>
 800aa02:	6812      	ldr	r2, [r2, #0]
 800aa04:	3b04      	subs	r3, #4
 800aa06:	2a00      	cmp	r2, #0
 800aa08:	d1f0      	bne.n	800a9ec <quorem+0xf0>
 800aa0a:	3c01      	subs	r4, #1
 800aa0c:	e7eb      	b.n	800a9e6 <quorem+0xea>
 800aa0e:	2000      	movs	r0, #0
 800aa10:	e7ee      	b.n	800a9f0 <quorem+0xf4>
 800aa12:	0000      	movs	r0, r0
 800aa14:	0000      	movs	r0, r0
	...

0800aa18 <_dtoa_r>:
 800aa18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa1c:	ed2d 8b04 	vpush	{d8-d9}
 800aa20:	ec57 6b10 	vmov	r6, r7, d0
 800aa24:	b093      	sub	sp, #76	; 0x4c
 800aa26:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800aa28:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800aa2c:	9106      	str	r1, [sp, #24]
 800aa2e:	ee10 aa10 	vmov	sl, s0
 800aa32:	4604      	mov	r4, r0
 800aa34:	9209      	str	r2, [sp, #36]	; 0x24
 800aa36:	930c      	str	r3, [sp, #48]	; 0x30
 800aa38:	46bb      	mov	fp, r7
 800aa3a:	b975      	cbnz	r5, 800aa5a <_dtoa_r+0x42>
 800aa3c:	2010      	movs	r0, #16
 800aa3e:	f000 feb1 	bl	800b7a4 <malloc>
 800aa42:	4602      	mov	r2, r0
 800aa44:	6260      	str	r0, [r4, #36]	; 0x24
 800aa46:	b920      	cbnz	r0, 800aa52 <_dtoa_r+0x3a>
 800aa48:	4ba7      	ldr	r3, [pc, #668]	; (800ace8 <_dtoa_r+0x2d0>)
 800aa4a:	21ea      	movs	r1, #234	; 0xea
 800aa4c:	48a7      	ldr	r0, [pc, #668]	; (800acec <_dtoa_r+0x2d4>)
 800aa4e:	f001 fc11 	bl	800c274 <__assert_func>
 800aa52:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800aa56:	6005      	str	r5, [r0, #0]
 800aa58:	60c5      	str	r5, [r0, #12]
 800aa5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa5c:	6819      	ldr	r1, [r3, #0]
 800aa5e:	b151      	cbz	r1, 800aa76 <_dtoa_r+0x5e>
 800aa60:	685a      	ldr	r2, [r3, #4]
 800aa62:	604a      	str	r2, [r1, #4]
 800aa64:	2301      	movs	r3, #1
 800aa66:	4093      	lsls	r3, r2
 800aa68:	608b      	str	r3, [r1, #8]
 800aa6a:	4620      	mov	r0, r4
 800aa6c:	f000 feee 	bl	800b84c <_Bfree>
 800aa70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa72:	2200      	movs	r2, #0
 800aa74:	601a      	str	r2, [r3, #0]
 800aa76:	1e3b      	subs	r3, r7, #0
 800aa78:	bfaa      	itet	ge
 800aa7a:	2300      	movge	r3, #0
 800aa7c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800aa80:	f8c8 3000 	strge.w	r3, [r8]
 800aa84:	4b9a      	ldr	r3, [pc, #616]	; (800acf0 <_dtoa_r+0x2d8>)
 800aa86:	bfbc      	itt	lt
 800aa88:	2201      	movlt	r2, #1
 800aa8a:	f8c8 2000 	strlt.w	r2, [r8]
 800aa8e:	ea33 030b 	bics.w	r3, r3, fp
 800aa92:	d11b      	bne.n	800aacc <_dtoa_r+0xb4>
 800aa94:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aa96:	f242 730f 	movw	r3, #9999	; 0x270f
 800aa9a:	6013      	str	r3, [r2, #0]
 800aa9c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aaa0:	4333      	orrs	r3, r6
 800aaa2:	f000 8592 	beq.w	800b5ca <_dtoa_r+0xbb2>
 800aaa6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aaa8:	b963      	cbnz	r3, 800aac4 <_dtoa_r+0xac>
 800aaaa:	4b92      	ldr	r3, [pc, #584]	; (800acf4 <_dtoa_r+0x2dc>)
 800aaac:	e022      	b.n	800aaf4 <_dtoa_r+0xdc>
 800aaae:	4b92      	ldr	r3, [pc, #584]	; (800acf8 <_dtoa_r+0x2e0>)
 800aab0:	9301      	str	r3, [sp, #4]
 800aab2:	3308      	adds	r3, #8
 800aab4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800aab6:	6013      	str	r3, [r2, #0]
 800aab8:	9801      	ldr	r0, [sp, #4]
 800aaba:	b013      	add	sp, #76	; 0x4c
 800aabc:	ecbd 8b04 	vpop	{d8-d9}
 800aac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aac4:	4b8b      	ldr	r3, [pc, #556]	; (800acf4 <_dtoa_r+0x2dc>)
 800aac6:	9301      	str	r3, [sp, #4]
 800aac8:	3303      	adds	r3, #3
 800aaca:	e7f3      	b.n	800aab4 <_dtoa_r+0x9c>
 800aacc:	2200      	movs	r2, #0
 800aace:	2300      	movs	r3, #0
 800aad0:	4650      	mov	r0, sl
 800aad2:	4659      	mov	r1, fp
 800aad4:	f7f6 f800 	bl	8000ad8 <__aeabi_dcmpeq>
 800aad8:	ec4b ab19 	vmov	d9, sl, fp
 800aadc:	4680      	mov	r8, r0
 800aade:	b158      	cbz	r0, 800aaf8 <_dtoa_r+0xe0>
 800aae0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aae2:	2301      	movs	r3, #1
 800aae4:	6013      	str	r3, [r2, #0]
 800aae6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	f000 856b 	beq.w	800b5c4 <_dtoa_r+0xbac>
 800aaee:	4883      	ldr	r0, [pc, #524]	; (800acfc <_dtoa_r+0x2e4>)
 800aaf0:	6018      	str	r0, [r3, #0]
 800aaf2:	1e43      	subs	r3, r0, #1
 800aaf4:	9301      	str	r3, [sp, #4]
 800aaf6:	e7df      	b.n	800aab8 <_dtoa_r+0xa0>
 800aaf8:	ec4b ab10 	vmov	d0, sl, fp
 800aafc:	aa10      	add	r2, sp, #64	; 0x40
 800aafe:	a911      	add	r1, sp, #68	; 0x44
 800ab00:	4620      	mov	r0, r4
 800ab02:	f001 f98b 	bl	800be1c <__d2b>
 800ab06:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800ab0a:	ee08 0a10 	vmov	s16, r0
 800ab0e:	2d00      	cmp	r5, #0
 800ab10:	f000 8084 	beq.w	800ac1c <_dtoa_r+0x204>
 800ab14:	ee19 3a90 	vmov	r3, s19
 800ab18:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ab1c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800ab20:	4656      	mov	r6, sl
 800ab22:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800ab26:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ab2a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800ab2e:	4b74      	ldr	r3, [pc, #464]	; (800ad00 <_dtoa_r+0x2e8>)
 800ab30:	2200      	movs	r2, #0
 800ab32:	4630      	mov	r0, r6
 800ab34:	4639      	mov	r1, r7
 800ab36:	f7f5 fbaf 	bl	8000298 <__aeabi_dsub>
 800ab3a:	a365      	add	r3, pc, #404	; (adr r3, 800acd0 <_dtoa_r+0x2b8>)
 800ab3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab40:	f7f5 fd62 	bl	8000608 <__aeabi_dmul>
 800ab44:	a364      	add	r3, pc, #400	; (adr r3, 800acd8 <_dtoa_r+0x2c0>)
 800ab46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab4a:	f7f5 fba7 	bl	800029c <__adddf3>
 800ab4e:	4606      	mov	r6, r0
 800ab50:	4628      	mov	r0, r5
 800ab52:	460f      	mov	r7, r1
 800ab54:	f7f5 fcee 	bl	8000534 <__aeabi_i2d>
 800ab58:	a361      	add	r3, pc, #388	; (adr r3, 800ace0 <_dtoa_r+0x2c8>)
 800ab5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab5e:	f7f5 fd53 	bl	8000608 <__aeabi_dmul>
 800ab62:	4602      	mov	r2, r0
 800ab64:	460b      	mov	r3, r1
 800ab66:	4630      	mov	r0, r6
 800ab68:	4639      	mov	r1, r7
 800ab6a:	f7f5 fb97 	bl	800029c <__adddf3>
 800ab6e:	4606      	mov	r6, r0
 800ab70:	460f      	mov	r7, r1
 800ab72:	f7f5 fff9 	bl	8000b68 <__aeabi_d2iz>
 800ab76:	2200      	movs	r2, #0
 800ab78:	9000      	str	r0, [sp, #0]
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	4630      	mov	r0, r6
 800ab7e:	4639      	mov	r1, r7
 800ab80:	f7f5 ffb4 	bl	8000aec <__aeabi_dcmplt>
 800ab84:	b150      	cbz	r0, 800ab9c <_dtoa_r+0x184>
 800ab86:	9800      	ldr	r0, [sp, #0]
 800ab88:	f7f5 fcd4 	bl	8000534 <__aeabi_i2d>
 800ab8c:	4632      	mov	r2, r6
 800ab8e:	463b      	mov	r3, r7
 800ab90:	f7f5 ffa2 	bl	8000ad8 <__aeabi_dcmpeq>
 800ab94:	b910      	cbnz	r0, 800ab9c <_dtoa_r+0x184>
 800ab96:	9b00      	ldr	r3, [sp, #0]
 800ab98:	3b01      	subs	r3, #1
 800ab9a:	9300      	str	r3, [sp, #0]
 800ab9c:	9b00      	ldr	r3, [sp, #0]
 800ab9e:	2b16      	cmp	r3, #22
 800aba0:	d85a      	bhi.n	800ac58 <_dtoa_r+0x240>
 800aba2:	9a00      	ldr	r2, [sp, #0]
 800aba4:	4b57      	ldr	r3, [pc, #348]	; (800ad04 <_dtoa_r+0x2ec>)
 800aba6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800abaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abae:	ec51 0b19 	vmov	r0, r1, d9
 800abb2:	f7f5 ff9b 	bl	8000aec <__aeabi_dcmplt>
 800abb6:	2800      	cmp	r0, #0
 800abb8:	d050      	beq.n	800ac5c <_dtoa_r+0x244>
 800abba:	9b00      	ldr	r3, [sp, #0]
 800abbc:	3b01      	subs	r3, #1
 800abbe:	9300      	str	r3, [sp, #0]
 800abc0:	2300      	movs	r3, #0
 800abc2:	930b      	str	r3, [sp, #44]	; 0x2c
 800abc4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800abc6:	1b5d      	subs	r5, r3, r5
 800abc8:	1e6b      	subs	r3, r5, #1
 800abca:	9305      	str	r3, [sp, #20]
 800abcc:	bf45      	ittet	mi
 800abce:	f1c5 0301 	rsbmi	r3, r5, #1
 800abd2:	9304      	strmi	r3, [sp, #16]
 800abd4:	2300      	movpl	r3, #0
 800abd6:	2300      	movmi	r3, #0
 800abd8:	bf4c      	ite	mi
 800abda:	9305      	strmi	r3, [sp, #20]
 800abdc:	9304      	strpl	r3, [sp, #16]
 800abde:	9b00      	ldr	r3, [sp, #0]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	db3d      	blt.n	800ac60 <_dtoa_r+0x248>
 800abe4:	9b05      	ldr	r3, [sp, #20]
 800abe6:	9a00      	ldr	r2, [sp, #0]
 800abe8:	920a      	str	r2, [sp, #40]	; 0x28
 800abea:	4413      	add	r3, r2
 800abec:	9305      	str	r3, [sp, #20]
 800abee:	2300      	movs	r3, #0
 800abf0:	9307      	str	r3, [sp, #28]
 800abf2:	9b06      	ldr	r3, [sp, #24]
 800abf4:	2b09      	cmp	r3, #9
 800abf6:	f200 8089 	bhi.w	800ad0c <_dtoa_r+0x2f4>
 800abfa:	2b05      	cmp	r3, #5
 800abfc:	bfc4      	itt	gt
 800abfe:	3b04      	subgt	r3, #4
 800ac00:	9306      	strgt	r3, [sp, #24]
 800ac02:	9b06      	ldr	r3, [sp, #24]
 800ac04:	f1a3 0302 	sub.w	r3, r3, #2
 800ac08:	bfcc      	ite	gt
 800ac0a:	2500      	movgt	r5, #0
 800ac0c:	2501      	movle	r5, #1
 800ac0e:	2b03      	cmp	r3, #3
 800ac10:	f200 8087 	bhi.w	800ad22 <_dtoa_r+0x30a>
 800ac14:	e8df f003 	tbb	[pc, r3]
 800ac18:	59383a2d 	.word	0x59383a2d
 800ac1c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800ac20:	441d      	add	r5, r3
 800ac22:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ac26:	2b20      	cmp	r3, #32
 800ac28:	bfc1      	itttt	gt
 800ac2a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ac2e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800ac32:	fa0b f303 	lslgt.w	r3, fp, r3
 800ac36:	fa26 f000 	lsrgt.w	r0, r6, r0
 800ac3a:	bfda      	itte	le
 800ac3c:	f1c3 0320 	rsble	r3, r3, #32
 800ac40:	fa06 f003 	lslle.w	r0, r6, r3
 800ac44:	4318      	orrgt	r0, r3
 800ac46:	f7f5 fc65 	bl	8000514 <__aeabi_ui2d>
 800ac4a:	2301      	movs	r3, #1
 800ac4c:	4606      	mov	r6, r0
 800ac4e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800ac52:	3d01      	subs	r5, #1
 800ac54:	930e      	str	r3, [sp, #56]	; 0x38
 800ac56:	e76a      	b.n	800ab2e <_dtoa_r+0x116>
 800ac58:	2301      	movs	r3, #1
 800ac5a:	e7b2      	b.n	800abc2 <_dtoa_r+0x1aa>
 800ac5c:	900b      	str	r0, [sp, #44]	; 0x2c
 800ac5e:	e7b1      	b.n	800abc4 <_dtoa_r+0x1ac>
 800ac60:	9b04      	ldr	r3, [sp, #16]
 800ac62:	9a00      	ldr	r2, [sp, #0]
 800ac64:	1a9b      	subs	r3, r3, r2
 800ac66:	9304      	str	r3, [sp, #16]
 800ac68:	4253      	negs	r3, r2
 800ac6a:	9307      	str	r3, [sp, #28]
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	930a      	str	r3, [sp, #40]	; 0x28
 800ac70:	e7bf      	b.n	800abf2 <_dtoa_r+0x1da>
 800ac72:	2300      	movs	r3, #0
 800ac74:	9308      	str	r3, [sp, #32]
 800ac76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	dc55      	bgt.n	800ad28 <_dtoa_r+0x310>
 800ac7c:	2301      	movs	r3, #1
 800ac7e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ac82:	461a      	mov	r2, r3
 800ac84:	9209      	str	r2, [sp, #36]	; 0x24
 800ac86:	e00c      	b.n	800aca2 <_dtoa_r+0x28a>
 800ac88:	2301      	movs	r3, #1
 800ac8a:	e7f3      	b.n	800ac74 <_dtoa_r+0x25c>
 800ac8c:	2300      	movs	r3, #0
 800ac8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ac90:	9308      	str	r3, [sp, #32]
 800ac92:	9b00      	ldr	r3, [sp, #0]
 800ac94:	4413      	add	r3, r2
 800ac96:	9302      	str	r3, [sp, #8]
 800ac98:	3301      	adds	r3, #1
 800ac9a:	2b01      	cmp	r3, #1
 800ac9c:	9303      	str	r3, [sp, #12]
 800ac9e:	bfb8      	it	lt
 800aca0:	2301      	movlt	r3, #1
 800aca2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800aca4:	2200      	movs	r2, #0
 800aca6:	6042      	str	r2, [r0, #4]
 800aca8:	2204      	movs	r2, #4
 800acaa:	f102 0614 	add.w	r6, r2, #20
 800acae:	429e      	cmp	r6, r3
 800acb0:	6841      	ldr	r1, [r0, #4]
 800acb2:	d93d      	bls.n	800ad30 <_dtoa_r+0x318>
 800acb4:	4620      	mov	r0, r4
 800acb6:	f000 fd89 	bl	800b7cc <_Balloc>
 800acba:	9001      	str	r0, [sp, #4]
 800acbc:	2800      	cmp	r0, #0
 800acbe:	d13b      	bne.n	800ad38 <_dtoa_r+0x320>
 800acc0:	4b11      	ldr	r3, [pc, #68]	; (800ad08 <_dtoa_r+0x2f0>)
 800acc2:	4602      	mov	r2, r0
 800acc4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800acc8:	e6c0      	b.n	800aa4c <_dtoa_r+0x34>
 800acca:	2301      	movs	r3, #1
 800accc:	e7df      	b.n	800ac8e <_dtoa_r+0x276>
 800acce:	bf00      	nop
 800acd0:	636f4361 	.word	0x636f4361
 800acd4:	3fd287a7 	.word	0x3fd287a7
 800acd8:	8b60c8b3 	.word	0x8b60c8b3
 800acdc:	3fc68a28 	.word	0x3fc68a28
 800ace0:	509f79fb 	.word	0x509f79fb
 800ace4:	3fd34413 	.word	0x3fd34413
 800ace8:	0800ccf9 	.word	0x0800ccf9
 800acec:	0800cd10 	.word	0x0800cd10
 800acf0:	7ff00000 	.word	0x7ff00000
 800acf4:	0800ccf5 	.word	0x0800ccf5
 800acf8:	0800ccec 	.word	0x0800ccec
 800acfc:	0800ccc9 	.word	0x0800ccc9
 800ad00:	3ff80000 	.word	0x3ff80000
 800ad04:	0800ce00 	.word	0x0800ce00
 800ad08:	0800cd6b 	.word	0x0800cd6b
 800ad0c:	2501      	movs	r5, #1
 800ad0e:	2300      	movs	r3, #0
 800ad10:	9306      	str	r3, [sp, #24]
 800ad12:	9508      	str	r5, [sp, #32]
 800ad14:	f04f 33ff 	mov.w	r3, #4294967295
 800ad18:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ad1c:	2200      	movs	r2, #0
 800ad1e:	2312      	movs	r3, #18
 800ad20:	e7b0      	b.n	800ac84 <_dtoa_r+0x26c>
 800ad22:	2301      	movs	r3, #1
 800ad24:	9308      	str	r3, [sp, #32]
 800ad26:	e7f5      	b.n	800ad14 <_dtoa_r+0x2fc>
 800ad28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad2a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ad2e:	e7b8      	b.n	800aca2 <_dtoa_r+0x28a>
 800ad30:	3101      	adds	r1, #1
 800ad32:	6041      	str	r1, [r0, #4]
 800ad34:	0052      	lsls	r2, r2, #1
 800ad36:	e7b8      	b.n	800acaa <_dtoa_r+0x292>
 800ad38:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ad3a:	9a01      	ldr	r2, [sp, #4]
 800ad3c:	601a      	str	r2, [r3, #0]
 800ad3e:	9b03      	ldr	r3, [sp, #12]
 800ad40:	2b0e      	cmp	r3, #14
 800ad42:	f200 809d 	bhi.w	800ae80 <_dtoa_r+0x468>
 800ad46:	2d00      	cmp	r5, #0
 800ad48:	f000 809a 	beq.w	800ae80 <_dtoa_r+0x468>
 800ad4c:	9b00      	ldr	r3, [sp, #0]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	dd32      	ble.n	800adb8 <_dtoa_r+0x3a0>
 800ad52:	4ab7      	ldr	r2, [pc, #732]	; (800b030 <_dtoa_r+0x618>)
 800ad54:	f003 030f 	and.w	r3, r3, #15
 800ad58:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ad5c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ad60:	9b00      	ldr	r3, [sp, #0]
 800ad62:	05d8      	lsls	r0, r3, #23
 800ad64:	ea4f 1723 	mov.w	r7, r3, asr #4
 800ad68:	d516      	bpl.n	800ad98 <_dtoa_r+0x380>
 800ad6a:	4bb2      	ldr	r3, [pc, #712]	; (800b034 <_dtoa_r+0x61c>)
 800ad6c:	ec51 0b19 	vmov	r0, r1, d9
 800ad70:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ad74:	f7f5 fd72 	bl	800085c <__aeabi_ddiv>
 800ad78:	f007 070f 	and.w	r7, r7, #15
 800ad7c:	4682      	mov	sl, r0
 800ad7e:	468b      	mov	fp, r1
 800ad80:	2503      	movs	r5, #3
 800ad82:	4eac      	ldr	r6, [pc, #688]	; (800b034 <_dtoa_r+0x61c>)
 800ad84:	b957      	cbnz	r7, 800ad9c <_dtoa_r+0x384>
 800ad86:	4642      	mov	r2, r8
 800ad88:	464b      	mov	r3, r9
 800ad8a:	4650      	mov	r0, sl
 800ad8c:	4659      	mov	r1, fp
 800ad8e:	f7f5 fd65 	bl	800085c <__aeabi_ddiv>
 800ad92:	4682      	mov	sl, r0
 800ad94:	468b      	mov	fp, r1
 800ad96:	e028      	b.n	800adea <_dtoa_r+0x3d2>
 800ad98:	2502      	movs	r5, #2
 800ad9a:	e7f2      	b.n	800ad82 <_dtoa_r+0x36a>
 800ad9c:	07f9      	lsls	r1, r7, #31
 800ad9e:	d508      	bpl.n	800adb2 <_dtoa_r+0x39a>
 800ada0:	4640      	mov	r0, r8
 800ada2:	4649      	mov	r1, r9
 800ada4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ada8:	f7f5 fc2e 	bl	8000608 <__aeabi_dmul>
 800adac:	3501      	adds	r5, #1
 800adae:	4680      	mov	r8, r0
 800adb0:	4689      	mov	r9, r1
 800adb2:	107f      	asrs	r7, r7, #1
 800adb4:	3608      	adds	r6, #8
 800adb6:	e7e5      	b.n	800ad84 <_dtoa_r+0x36c>
 800adb8:	f000 809b 	beq.w	800aef2 <_dtoa_r+0x4da>
 800adbc:	9b00      	ldr	r3, [sp, #0]
 800adbe:	4f9d      	ldr	r7, [pc, #628]	; (800b034 <_dtoa_r+0x61c>)
 800adc0:	425e      	negs	r6, r3
 800adc2:	4b9b      	ldr	r3, [pc, #620]	; (800b030 <_dtoa_r+0x618>)
 800adc4:	f006 020f 	and.w	r2, r6, #15
 800adc8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800adcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800add0:	ec51 0b19 	vmov	r0, r1, d9
 800add4:	f7f5 fc18 	bl	8000608 <__aeabi_dmul>
 800add8:	1136      	asrs	r6, r6, #4
 800adda:	4682      	mov	sl, r0
 800addc:	468b      	mov	fp, r1
 800adde:	2300      	movs	r3, #0
 800ade0:	2502      	movs	r5, #2
 800ade2:	2e00      	cmp	r6, #0
 800ade4:	d17a      	bne.n	800aedc <_dtoa_r+0x4c4>
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d1d3      	bne.n	800ad92 <_dtoa_r+0x37a>
 800adea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800adec:	2b00      	cmp	r3, #0
 800adee:	f000 8082 	beq.w	800aef6 <_dtoa_r+0x4de>
 800adf2:	4b91      	ldr	r3, [pc, #580]	; (800b038 <_dtoa_r+0x620>)
 800adf4:	2200      	movs	r2, #0
 800adf6:	4650      	mov	r0, sl
 800adf8:	4659      	mov	r1, fp
 800adfa:	f7f5 fe77 	bl	8000aec <__aeabi_dcmplt>
 800adfe:	2800      	cmp	r0, #0
 800ae00:	d079      	beq.n	800aef6 <_dtoa_r+0x4de>
 800ae02:	9b03      	ldr	r3, [sp, #12]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d076      	beq.n	800aef6 <_dtoa_r+0x4de>
 800ae08:	9b02      	ldr	r3, [sp, #8]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	dd36      	ble.n	800ae7c <_dtoa_r+0x464>
 800ae0e:	9b00      	ldr	r3, [sp, #0]
 800ae10:	4650      	mov	r0, sl
 800ae12:	4659      	mov	r1, fp
 800ae14:	1e5f      	subs	r7, r3, #1
 800ae16:	2200      	movs	r2, #0
 800ae18:	4b88      	ldr	r3, [pc, #544]	; (800b03c <_dtoa_r+0x624>)
 800ae1a:	f7f5 fbf5 	bl	8000608 <__aeabi_dmul>
 800ae1e:	9e02      	ldr	r6, [sp, #8]
 800ae20:	4682      	mov	sl, r0
 800ae22:	468b      	mov	fp, r1
 800ae24:	3501      	adds	r5, #1
 800ae26:	4628      	mov	r0, r5
 800ae28:	f7f5 fb84 	bl	8000534 <__aeabi_i2d>
 800ae2c:	4652      	mov	r2, sl
 800ae2e:	465b      	mov	r3, fp
 800ae30:	f7f5 fbea 	bl	8000608 <__aeabi_dmul>
 800ae34:	4b82      	ldr	r3, [pc, #520]	; (800b040 <_dtoa_r+0x628>)
 800ae36:	2200      	movs	r2, #0
 800ae38:	f7f5 fa30 	bl	800029c <__adddf3>
 800ae3c:	46d0      	mov	r8, sl
 800ae3e:	46d9      	mov	r9, fp
 800ae40:	4682      	mov	sl, r0
 800ae42:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800ae46:	2e00      	cmp	r6, #0
 800ae48:	d158      	bne.n	800aefc <_dtoa_r+0x4e4>
 800ae4a:	4b7e      	ldr	r3, [pc, #504]	; (800b044 <_dtoa_r+0x62c>)
 800ae4c:	2200      	movs	r2, #0
 800ae4e:	4640      	mov	r0, r8
 800ae50:	4649      	mov	r1, r9
 800ae52:	f7f5 fa21 	bl	8000298 <__aeabi_dsub>
 800ae56:	4652      	mov	r2, sl
 800ae58:	465b      	mov	r3, fp
 800ae5a:	4680      	mov	r8, r0
 800ae5c:	4689      	mov	r9, r1
 800ae5e:	f7f5 fe63 	bl	8000b28 <__aeabi_dcmpgt>
 800ae62:	2800      	cmp	r0, #0
 800ae64:	f040 8295 	bne.w	800b392 <_dtoa_r+0x97a>
 800ae68:	4652      	mov	r2, sl
 800ae6a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ae6e:	4640      	mov	r0, r8
 800ae70:	4649      	mov	r1, r9
 800ae72:	f7f5 fe3b 	bl	8000aec <__aeabi_dcmplt>
 800ae76:	2800      	cmp	r0, #0
 800ae78:	f040 8289 	bne.w	800b38e <_dtoa_r+0x976>
 800ae7c:	ec5b ab19 	vmov	sl, fp, d9
 800ae80:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	f2c0 8148 	blt.w	800b118 <_dtoa_r+0x700>
 800ae88:	9a00      	ldr	r2, [sp, #0]
 800ae8a:	2a0e      	cmp	r2, #14
 800ae8c:	f300 8144 	bgt.w	800b118 <_dtoa_r+0x700>
 800ae90:	4b67      	ldr	r3, [pc, #412]	; (800b030 <_dtoa_r+0x618>)
 800ae92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ae96:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ae9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	f280 80d5 	bge.w	800b04c <_dtoa_r+0x634>
 800aea2:	9b03      	ldr	r3, [sp, #12]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	f300 80d1 	bgt.w	800b04c <_dtoa_r+0x634>
 800aeaa:	f040 826f 	bne.w	800b38c <_dtoa_r+0x974>
 800aeae:	4b65      	ldr	r3, [pc, #404]	; (800b044 <_dtoa_r+0x62c>)
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	4640      	mov	r0, r8
 800aeb4:	4649      	mov	r1, r9
 800aeb6:	f7f5 fba7 	bl	8000608 <__aeabi_dmul>
 800aeba:	4652      	mov	r2, sl
 800aebc:	465b      	mov	r3, fp
 800aebe:	f7f5 fe29 	bl	8000b14 <__aeabi_dcmpge>
 800aec2:	9e03      	ldr	r6, [sp, #12]
 800aec4:	4637      	mov	r7, r6
 800aec6:	2800      	cmp	r0, #0
 800aec8:	f040 8245 	bne.w	800b356 <_dtoa_r+0x93e>
 800aecc:	9d01      	ldr	r5, [sp, #4]
 800aece:	2331      	movs	r3, #49	; 0x31
 800aed0:	f805 3b01 	strb.w	r3, [r5], #1
 800aed4:	9b00      	ldr	r3, [sp, #0]
 800aed6:	3301      	adds	r3, #1
 800aed8:	9300      	str	r3, [sp, #0]
 800aeda:	e240      	b.n	800b35e <_dtoa_r+0x946>
 800aedc:	07f2      	lsls	r2, r6, #31
 800aede:	d505      	bpl.n	800aeec <_dtoa_r+0x4d4>
 800aee0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aee4:	f7f5 fb90 	bl	8000608 <__aeabi_dmul>
 800aee8:	3501      	adds	r5, #1
 800aeea:	2301      	movs	r3, #1
 800aeec:	1076      	asrs	r6, r6, #1
 800aeee:	3708      	adds	r7, #8
 800aef0:	e777      	b.n	800ade2 <_dtoa_r+0x3ca>
 800aef2:	2502      	movs	r5, #2
 800aef4:	e779      	b.n	800adea <_dtoa_r+0x3d2>
 800aef6:	9f00      	ldr	r7, [sp, #0]
 800aef8:	9e03      	ldr	r6, [sp, #12]
 800aefa:	e794      	b.n	800ae26 <_dtoa_r+0x40e>
 800aefc:	9901      	ldr	r1, [sp, #4]
 800aefe:	4b4c      	ldr	r3, [pc, #304]	; (800b030 <_dtoa_r+0x618>)
 800af00:	4431      	add	r1, r6
 800af02:	910d      	str	r1, [sp, #52]	; 0x34
 800af04:	9908      	ldr	r1, [sp, #32]
 800af06:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800af0a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800af0e:	2900      	cmp	r1, #0
 800af10:	d043      	beq.n	800af9a <_dtoa_r+0x582>
 800af12:	494d      	ldr	r1, [pc, #308]	; (800b048 <_dtoa_r+0x630>)
 800af14:	2000      	movs	r0, #0
 800af16:	f7f5 fca1 	bl	800085c <__aeabi_ddiv>
 800af1a:	4652      	mov	r2, sl
 800af1c:	465b      	mov	r3, fp
 800af1e:	f7f5 f9bb 	bl	8000298 <__aeabi_dsub>
 800af22:	9d01      	ldr	r5, [sp, #4]
 800af24:	4682      	mov	sl, r0
 800af26:	468b      	mov	fp, r1
 800af28:	4649      	mov	r1, r9
 800af2a:	4640      	mov	r0, r8
 800af2c:	f7f5 fe1c 	bl	8000b68 <__aeabi_d2iz>
 800af30:	4606      	mov	r6, r0
 800af32:	f7f5 faff 	bl	8000534 <__aeabi_i2d>
 800af36:	4602      	mov	r2, r0
 800af38:	460b      	mov	r3, r1
 800af3a:	4640      	mov	r0, r8
 800af3c:	4649      	mov	r1, r9
 800af3e:	f7f5 f9ab 	bl	8000298 <__aeabi_dsub>
 800af42:	3630      	adds	r6, #48	; 0x30
 800af44:	f805 6b01 	strb.w	r6, [r5], #1
 800af48:	4652      	mov	r2, sl
 800af4a:	465b      	mov	r3, fp
 800af4c:	4680      	mov	r8, r0
 800af4e:	4689      	mov	r9, r1
 800af50:	f7f5 fdcc 	bl	8000aec <__aeabi_dcmplt>
 800af54:	2800      	cmp	r0, #0
 800af56:	d163      	bne.n	800b020 <_dtoa_r+0x608>
 800af58:	4642      	mov	r2, r8
 800af5a:	464b      	mov	r3, r9
 800af5c:	4936      	ldr	r1, [pc, #216]	; (800b038 <_dtoa_r+0x620>)
 800af5e:	2000      	movs	r0, #0
 800af60:	f7f5 f99a 	bl	8000298 <__aeabi_dsub>
 800af64:	4652      	mov	r2, sl
 800af66:	465b      	mov	r3, fp
 800af68:	f7f5 fdc0 	bl	8000aec <__aeabi_dcmplt>
 800af6c:	2800      	cmp	r0, #0
 800af6e:	f040 80b5 	bne.w	800b0dc <_dtoa_r+0x6c4>
 800af72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af74:	429d      	cmp	r5, r3
 800af76:	d081      	beq.n	800ae7c <_dtoa_r+0x464>
 800af78:	4b30      	ldr	r3, [pc, #192]	; (800b03c <_dtoa_r+0x624>)
 800af7a:	2200      	movs	r2, #0
 800af7c:	4650      	mov	r0, sl
 800af7e:	4659      	mov	r1, fp
 800af80:	f7f5 fb42 	bl	8000608 <__aeabi_dmul>
 800af84:	4b2d      	ldr	r3, [pc, #180]	; (800b03c <_dtoa_r+0x624>)
 800af86:	4682      	mov	sl, r0
 800af88:	468b      	mov	fp, r1
 800af8a:	4640      	mov	r0, r8
 800af8c:	4649      	mov	r1, r9
 800af8e:	2200      	movs	r2, #0
 800af90:	f7f5 fb3a 	bl	8000608 <__aeabi_dmul>
 800af94:	4680      	mov	r8, r0
 800af96:	4689      	mov	r9, r1
 800af98:	e7c6      	b.n	800af28 <_dtoa_r+0x510>
 800af9a:	4650      	mov	r0, sl
 800af9c:	4659      	mov	r1, fp
 800af9e:	f7f5 fb33 	bl	8000608 <__aeabi_dmul>
 800afa2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800afa4:	9d01      	ldr	r5, [sp, #4]
 800afa6:	930f      	str	r3, [sp, #60]	; 0x3c
 800afa8:	4682      	mov	sl, r0
 800afaa:	468b      	mov	fp, r1
 800afac:	4649      	mov	r1, r9
 800afae:	4640      	mov	r0, r8
 800afb0:	f7f5 fdda 	bl	8000b68 <__aeabi_d2iz>
 800afb4:	4606      	mov	r6, r0
 800afb6:	f7f5 fabd 	bl	8000534 <__aeabi_i2d>
 800afba:	3630      	adds	r6, #48	; 0x30
 800afbc:	4602      	mov	r2, r0
 800afbe:	460b      	mov	r3, r1
 800afc0:	4640      	mov	r0, r8
 800afc2:	4649      	mov	r1, r9
 800afc4:	f7f5 f968 	bl	8000298 <__aeabi_dsub>
 800afc8:	f805 6b01 	strb.w	r6, [r5], #1
 800afcc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800afce:	429d      	cmp	r5, r3
 800afd0:	4680      	mov	r8, r0
 800afd2:	4689      	mov	r9, r1
 800afd4:	f04f 0200 	mov.w	r2, #0
 800afd8:	d124      	bne.n	800b024 <_dtoa_r+0x60c>
 800afda:	4b1b      	ldr	r3, [pc, #108]	; (800b048 <_dtoa_r+0x630>)
 800afdc:	4650      	mov	r0, sl
 800afde:	4659      	mov	r1, fp
 800afe0:	f7f5 f95c 	bl	800029c <__adddf3>
 800afe4:	4602      	mov	r2, r0
 800afe6:	460b      	mov	r3, r1
 800afe8:	4640      	mov	r0, r8
 800afea:	4649      	mov	r1, r9
 800afec:	f7f5 fd9c 	bl	8000b28 <__aeabi_dcmpgt>
 800aff0:	2800      	cmp	r0, #0
 800aff2:	d173      	bne.n	800b0dc <_dtoa_r+0x6c4>
 800aff4:	4652      	mov	r2, sl
 800aff6:	465b      	mov	r3, fp
 800aff8:	4913      	ldr	r1, [pc, #76]	; (800b048 <_dtoa_r+0x630>)
 800affa:	2000      	movs	r0, #0
 800affc:	f7f5 f94c 	bl	8000298 <__aeabi_dsub>
 800b000:	4602      	mov	r2, r0
 800b002:	460b      	mov	r3, r1
 800b004:	4640      	mov	r0, r8
 800b006:	4649      	mov	r1, r9
 800b008:	f7f5 fd70 	bl	8000aec <__aeabi_dcmplt>
 800b00c:	2800      	cmp	r0, #0
 800b00e:	f43f af35 	beq.w	800ae7c <_dtoa_r+0x464>
 800b012:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b014:	1e6b      	subs	r3, r5, #1
 800b016:	930f      	str	r3, [sp, #60]	; 0x3c
 800b018:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b01c:	2b30      	cmp	r3, #48	; 0x30
 800b01e:	d0f8      	beq.n	800b012 <_dtoa_r+0x5fa>
 800b020:	9700      	str	r7, [sp, #0]
 800b022:	e049      	b.n	800b0b8 <_dtoa_r+0x6a0>
 800b024:	4b05      	ldr	r3, [pc, #20]	; (800b03c <_dtoa_r+0x624>)
 800b026:	f7f5 faef 	bl	8000608 <__aeabi_dmul>
 800b02a:	4680      	mov	r8, r0
 800b02c:	4689      	mov	r9, r1
 800b02e:	e7bd      	b.n	800afac <_dtoa_r+0x594>
 800b030:	0800ce00 	.word	0x0800ce00
 800b034:	0800cdd8 	.word	0x0800cdd8
 800b038:	3ff00000 	.word	0x3ff00000
 800b03c:	40240000 	.word	0x40240000
 800b040:	401c0000 	.word	0x401c0000
 800b044:	40140000 	.word	0x40140000
 800b048:	3fe00000 	.word	0x3fe00000
 800b04c:	9d01      	ldr	r5, [sp, #4]
 800b04e:	4656      	mov	r6, sl
 800b050:	465f      	mov	r7, fp
 800b052:	4642      	mov	r2, r8
 800b054:	464b      	mov	r3, r9
 800b056:	4630      	mov	r0, r6
 800b058:	4639      	mov	r1, r7
 800b05a:	f7f5 fbff 	bl	800085c <__aeabi_ddiv>
 800b05e:	f7f5 fd83 	bl	8000b68 <__aeabi_d2iz>
 800b062:	4682      	mov	sl, r0
 800b064:	f7f5 fa66 	bl	8000534 <__aeabi_i2d>
 800b068:	4642      	mov	r2, r8
 800b06a:	464b      	mov	r3, r9
 800b06c:	f7f5 facc 	bl	8000608 <__aeabi_dmul>
 800b070:	4602      	mov	r2, r0
 800b072:	460b      	mov	r3, r1
 800b074:	4630      	mov	r0, r6
 800b076:	4639      	mov	r1, r7
 800b078:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800b07c:	f7f5 f90c 	bl	8000298 <__aeabi_dsub>
 800b080:	f805 6b01 	strb.w	r6, [r5], #1
 800b084:	9e01      	ldr	r6, [sp, #4]
 800b086:	9f03      	ldr	r7, [sp, #12]
 800b088:	1bae      	subs	r6, r5, r6
 800b08a:	42b7      	cmp	r7, r6
 800b08c:	4602      	mov	r2, r0
 800b08e:	460b      	mov	r3, r1
 800b090:	d135      	bne.n	800b0fe <_dtoa_r+0x6e6>
 800b092:	f7f5 f903 	bl	800029c <__adddf3>
 800b096:	4642      	mov	r2, r8
 800b098:	464b      	mov	r3, r9
 800b09a:	4606      	mov	r6, r0
 800b09c:	460f      	mov	r7, r1
 800b09e:	f7f5 fd43 	bl	8000b28 <__aeabi_dcmpgt>
 800b0a2:	b9d0      	cbnz	r0, 800b0da <_dtoa_r+0x6c2>
 800b0a4:	4642      	mov	r2, r8
 800b0a6:	464b      	mov	r3, r9
 800b0a8:	4630      	mov	r0, r6
 800b0aa:	4639      	mov	r1, r7
 800b0ac:	f7f5 fd14 	bl	8000ad8 <__aeabi_dcmpeq>
 800b0b0:	b110      	cbz	r0, 800b0b8 <_dtoa_r+0x6a0>
 800b0b2:	f01a 0f01 	tst.w	sl, #1
 800b0b6:	d110      	bne.n	800b0da <_dtoa_r+0x6c2>
 800b0b8:	4620      	mov	r0, r4
 800b0ba:	ee18 1a10 	vmov	r1, s16
 800b0be:	f000 fbc5 	bl	800b84c <_Bfree>
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	9800      	ldr	r0, [sp, #0]
 800b0c6:	702b      	strb	r3, [r5, #0]
 800b0c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b0ca:	3001      	adds	r0, #1
 800b0cc:	6018      	str	r0, [r3, #0]
 800b0ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	f43f acf1 	beq.w	800aab8 <_dtoa_r+0xa0>
 800b0d6:	601d      	str	r5, [r3, #0]
 800b0d8:	e4ee      	b.n	800aab8 <_dtoa_r+0xa0>
 800b0da:	9f00      	ldr	r7, [sp, #0]
 800b0dc:	462b      	mov	r3, r5
 800b0de:	461d      	mov	r5, r3
 800b0e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b0e4:	2a39      	cmp	r2, #57	; 0x39
 800b0e6:	d106      	bne.n	800b0f6 <_dtoa_r+0x6de>
 800b0e8:	9a01      	ldr	r2, [sp, #4]
 800b0ea:	429a      	cmp	r2, r3
 800b0ec:	d1f7      	bne.n	800b0de <_dtoa_r+0x6c6>
 800b0ee:	9901      	ldr	r1, [sp, #4]
 800b0f0:	2230      	movs	r2, #48	; 0x30
 800b0f2:	3701      	adds	r7, #1
 800b0f4:	700a      	strb	r2, [r1, #0]
 800b0f6:	781a      	ldrb	r2, [r3, #0]
 800b0f8:	3201      	adds	r2, #1
 800b0fa:	701a      	strb	r2, [r3, #0]
 800b0fc:	e790      	b.n	800b020 <_dtoa_r+0x608>
 800b0fe:	4ba6      	ldr	r3, [pc, #664]	; (800b398 <_dtoa_r+0x980>)
 800b100:	2200      	movs	r2, #0
 800b102:	f7f5 fa81 	bl	8000608 <__aeabi_dmul>
 800b106:	2200      	movs	r2, #0
 800b108:	2300      	movs	r3, #0
 800b10a:	4606      	mov	r6, r0
 800b10c:	460f      	mov	r7, r1
 800b10e:	f7f5 fce3 	bl	8000ad8 <__aeabi_dcmpeq>
 800b112:	2800      	cmp	r0, #0
 800b114:	d09d      	beq.n	800b052 <_dtoa_r+0x63a>
 800b116:	e7cf      	b.n	800b0b8 <_dtoa_r+0x6a0>
 800b118:	9a08      	ldr	r2, [sp, #32]
 800b11a:	2a00      	cmp	r2, #0
 800b11c:	f000 80d7 	beq.w	800b2ce <_dtoa_r+0x8b6>
 800b120:	9a06      	ldr	r2, [sp, #24]
 800b122:	2a01      	cmp	r2, #1
 800b124:	f300 80ba 	bgt.w	800b29c <_dtoa_r+0x884>
 800b128:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b12a:	2a00      	cmp	r2, #0
 800b12c:	f000 80b2 	beq.w	800b294 <_dtoa_r+0x87c>
 800b130:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b134:	9e07      	ldr	r6, [sp, #28]
 800b136:	9d04      	ldr	r5, [sp, #16]
 800b138:	9a04      	ldr	r2, [sp, #16]
 800b13a:	441a      	add	r2, r3
 800b13c:	9204      	str	r2, [sp, #16]
 800b13e:	9a05      	ldr	r2, [sp, #20]
 800b140:	2101      	movs	r1, #1
 800b142:	441a      	add	r2, r3
 800b144:	4620      	mov	r0, r4
 800b146:	9205      	str	r2, [sp, #20]
 800b148:	f000 fc38 	bl	800b9bc <__i2b>
 800b14c:	4607      	mov	r7, r0
 800b14e:	2d00      	cmp	r5, #0
 800b150:	dd0c      	ble.n	800b16c <_dtoa_r+0x754>
 800b152:	9b05      	ldr	r3, [sp, #20]
 800b154:	2b00      	cmp	r3, #0
 800b156:	dd09      	ble.n	800b16c <_dtoa_r+0x754>
 800b158:	42ab      	cmp	r3, r5
 800b15a:	9a04      	ldr	r2, [sp, #16]
 800b15c:	bfa8      	it	ge
 800b15e:	462b      	movge	r3, r5
 800b160:	1ad2      	subs	r2, r2, r3
 800b162:	9204      	str	r2, [sp, #16]
 800b164:	9a05      	ldr	r2, [sp, #20]
 800b166:	1aed      	subs	r5, r5, r3
 800b168:	1ad3      	subs	r3, r2, r3
 800b16a:	9305      	str	r3, [sp, #20]
 800b16c:	9b07      	ldr	r3, [sp, #28]
 800b16e:	b31b      	cbz	r3, 800b1b8 <_dtoa_r+0x7a0>
 800b170:	9b08      	ldr	r3, [sp, #32]
 800b172:	2b00      	cmp	r3, #0
 800b174:	f000 80af 	beq.w	800b2d6 <_dtoa_r+0x8be>
 800b178:	2e00      	cmp	r6, #0
 800b17a:	dd13      	ble.n	800b1a4 <_dtoa_r+0x78c>
 800b17c:	4639      	mov	r1, r7
 800b17e:	4632      	mov	r2, r6
 800b180:	4620      	mov	r0, r4
 800b182:	f000 fcdb 	bl	800bb3c <__pow5mult>
 800b186:	ee18 2a10 	vmov	r2, s16
 800b18a:	4601      	mov	r1, r0
 800b18c:	4607      	mov	r7, r0
 800b18e:	4620      	mov	r0, r4
 800b190:	f000 fc2a 	bl	800b9e8 <__multiply>
 800b194:	ee18 1a10 	vmov	r1, s16
 800b198:	4680      	mov	r8, r0
 800b19a:	4620      	mov	r0, r4
 800b19c:	f000 fb56 	bl	800b84c <_Bfree>
 800b1a0:	ee08 8a10 	vmov	s16, r8
 800b1a4:	9b07      	ldr	r3, [sp, #28]
 800b1a6:	1b9a      	subs	r2, r3, r6
 800b1a8:	d006      	beq.n	800b1b8 <_dtoa_r+0x7a0>
 800b1aa:	ee18 1a10 	vmov	r1, s16
 800b1ae:	4620      	mov	r0, r4
 800b1b0:	f000 fcc4 	bl	800bb3c <__pow5mult>
 800b1b4:	ee08 0a10 	vmov	s16, r0
 800b1b8:	2101      	movs	r1, #1
 800b1ba:	4620      	mov	r0, r4
 800b1bc:	f000 fbfe 	bl	800b9bc <__i2b>
 800b1c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	4606      	mov	r6, r0
 800b1c6:	f340 8088 	ble.w	800b2da <_dtoa_r+0x8c2>
 800b1ca:	461a      	mov	r2, r3
 800b1cc:	4601      	mov	r1, r0
 800b1ce:	4620      	mov	r0, r4
 800b1d0:	f000 fcb4 	bl	800bb3c <__pow5mult>
 800b1d4:	9b06      	ldr	r3, [sp, #24]
 800b1d6:	2b01      	cmp	r3, #1
 800b1d8:	4606      	mov	r6, r0
 800b1da:	f340 8081 	ble.w	800b2e0 <_dtoa_r+0x8c8>
 800b1de:	f04f 0800 	mov.w	r8, #0
 800b1e2:	6933      	ldr	r3, [r6, #16]
 800b1e4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b1e8:	6918      	ldr	r0, [r3, #16]
 800b1ea:	f000 fb97 	bl	800b91c <__hi0bits>
 800b1ee:	f1c0 0020 	rsb	r0, r0, #32
 800b1f2:	9b05      	ldr	r3, [sp, #20]
 800b1f4:	4418      	add	r0, r3
 800b1f6:	f010 001f 	ands.w	r0, r0, #31
 800b1fa:	f000 8092 	beq.w	800b322 <_dtoa_r+0x90a>
 800b1fe:	f1c0 0320 	rsb	r3, r0, #32
 800b202:	2b04      	cmp	r3, #4
 800b204:	f340 808a 	ble.w	800b31c <_dtoa_r+0x904>
 800b208:	f1c0 001c 	rsb	r0, r0, #28
 800b20c:	9b04      	ldr	r3, [sp, #16]
 800b20e:	4403      	add	r3, r0
 800b210:	9304      	str	r3, [sp, #16]
 800b212:	9b05      	ldr	r3, [sp, #20]
 800b214:	4403      	add	r3, r0
 800b216:	4405      	add	r5, r0
 800b218:	9305      	str	r3, [sp, #20]
 800b21a:	9b04      	ldr	r3, [sp, #16]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	dd07      	ble.n	800b230 <_dtoa_r+0x818>
 800b220:	ee18 1a10 	vmov	r1, s16
 800b224:	461a      	mov	r2, r3
 800b226:	4620      	mov	r0, r4
 800b228:	f000 fce2 	bl	800bbf0 <__lshift>
 800b22c:	ee08 0a10 	vmov	s16, r0
 800b230:	9b05      	ldr	r3, [sp, #20]
 800b232:	2b00      	cmp	r3, #0
 800b234:	dd05      	ble.n	800b242 <_dtoa_r+0x82a>
 800b236:	4631      	mov	r1, r6
 800b238:	461a      	mov	r2, r3
 800b23a:	4620      	mov	r0, r4
 800b23c:	f000 fcd8 	bl	800bbf0 <__lshift>
 800b240:	4606      	mov	r6, r0
 800b242:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b244:	2b00      	cmp	r3, #0
 800b246:	d06e      	beq.n	800b326 <_dtoa_r+0x90e>
 800b248:	ee18 0a10 	vmov	r0, s16
 800b24c:	4631      	mov	r1, r6
 800b24e:	f000 fd3f 	bl	800bcd0 <__mcmp>
 800b252:	2800      	cmp	r0, #0
 800b254:	da67      	bge.n	800b326 <_dtoa_r+0x90e>
 800b256:	9b00      	ldr	r3, [sp, #0]
 800b258:	3b01      	subs	r3, #1
 800b25a:	ee18 1a10 	vmov	r1, s16
 800b25e:	9300      	str	r3, [sp, #0]
 800b260:	220a      	movs	r2, #10
 800b262:	2300      	movs	r3, #0
 800b264:	4620      	mov	r0, r4
 800b266:	f000 fb13 	bl	800b890 <__multadd>
 800b26a:	9b08      	ldr	r3, [sp, #32]
 800b26c:	ee08 0a10 	vmov	s16, r0
 800b270:	2b00      	cmp	r3, #0
 800b272:	f000 81b1 	beq.w	800b5d8 <_dtoa_r+0xbc0>
 800b276:	2300      	movs	r3, #0
 800b278:	4639      	mov	r1, r7
 800b27a:	220a      	movs	r2, #10
 800b27c:	4620      	mov	r0, r4
 800b27e:	f000 fb07 	bl	800b890 <__multadd>
 800b282:	9b02      	ldr	r3, [sp, #8]
 800b284:	2b00      	cmp	r3, #0
 800b286:	4607      	mov	r7, r0
 800b288:	f300 808e 	bgt.w	800b3a8 <_dtoa_r+0x990>
 800b28c:	9b06      	ldr	r3, [sp, #24]
 800b28e:	2b02      	cmp	r3, #2
 800b290:	dc51      	bgt.n	800b336 <_dtoa_r+0x91e>
 800b292:	e089      	b.n	800b3a8 <_dtoa_r+0x990>
 800b294:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b296:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b29a:	e74b      	b.n	800b134 <_dtoa_r+0x71c>
 800b29c:	9b03      	ldr	r3, [sp, #12]
 800b29e:	1e5e      	subs	r6, r3, #1
 800b2a0:	9b07      	ldr	r3, [sp, #28]
 800b2a2:	42b3      	cmp	r3, r6
 800b2a4:	bfbf      	itttt	lt
 800b2a6:	9b07      	ldrlt	r3, [sp, #28]
 800b2a8:	9607      	strlt	r6, [sp, #28]
 800b2aa:	1af2      	sublt	r2, r6, r3
 800b2ac:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b2ae:	bfb6      	itet	lt
 800b2b0:	189b      	addlt	r3, r3, r2
 800b2b2:	1b9e      	subge	r6, r3, r6
 800b2b4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800b2b6:	9b03      	ldr	r3, [sp, #12]
 800b2b8:	bfb8      	it	lt
 800b2ba:	2600      	movlt	r6, #0
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	bfb7      	itett	lt
 800b2c0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800b2c4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800b2c8:	1a9d      	sublt	r5, r3, r2
 800b2ca:	2300      	movlt	r3, #0
 800b2cc:	e734      	b.n	800b138 <_dtoa_r+0x720>
 800b2ce:	9e07      	ldr	r6, [sp, #28]
 800b2d0:	9d04      	ldr	r5, [sp, #16]
 800b2d2:	9f08      	ldr	r7, [sp, #32]
 800b2d4:	e73b      	b.n	800b14e <_dtoa_r+0x736>
 800b2d6:	9a07      	ldr	r2, [sp, #28]
 800b2d8:	e767      	b.n	800b1aa <_dtoa_r+0x792>
 800b2da:	9b06      	ldr	r3, [sp, #24]
 800b2dc:	2b01      	cmp	r3, #1
 800b2de:	dc18      	bgt.n	800b312 <_dtoa_r+0x8fa>
 800b2e0:	f1ba 0f00 	cmp.w	sl, #0
 800b2e4:	d115      	bne.n	800b312 <_dtoa_r+0x8fa>
 800b2e6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b2ea:	b993      	cbnz	r3, 800b312 <_dtoa_r+0x8fa>
 800b2ec:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b2f0:	0d1b      	lsrs	r3, r3, #20
 800b2f2:	051b      	lsls	r3, r3, #20
 800b2f4:	b183      	cbz	r3, 800b318 <_dtoa_r+0x900>
 800b2f6:	9b04      	ldr	r3, [sp, #16]
 800b2f8:	3301      	adds	r3, #1
 800b2fa:	9304      	str	r3, [sp, #16]
 800b2fc:	9b05      	ldr	r3, [sp, #20]
 800b2fe:	3301      	adds	r3, #1
 800b300:	9305      	str	r3, [sp, #20]
 800b302:	f04f 0801 	mov.w	r8, #1
 800b306:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b308:	2b00      	cmp	r3, #0
 800b30a:	f47f af6a 	bne.w	800b1e2 <_dtoa_r+0x7ca>
 800b30e:	2001      	movs	r0, #1
 800b310:	e76f      	b.n	800b1f2 <_dtoa_r+0x7da>
 800b312:	f04f 0800 	mov.w	r8, #0
 800b316:	e7f6      	b.n	800b306 <_dtoa_r+0x8ee>
 800b318:	4698      	mov	r8, r3
 800b31a:	e7f4      	b.n	800b306 <_dtoa_r+0x8ee>
 800b31c:	f43f af7d 	beq.w	800b21a <_dtoa_r+0x802>
 800b320:	4618      	mov	r0, r3
 800b322:	301c      	adds	r0, #28
 800b324:	e772      	b.n	800b20c <_dtoa_r+0x7f4>
 800b326:	9b03      	ldr	r3, [sp, #12]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	dc37      	bgt.n	800b39c <_dtoa_r+0x984>
 800b32c:	9b06      	ldr	r3, [sp, #24]
 800b32e:	2b02      	cmp	r3, #2
 800b330:	dd34      	ble.n	800b39c <_dtoa_r+0x984>
 800b332:	9b03      	ldr	r3, [sp, #12]
 800b334:	9302      	str	r3, [sp, #8]
 800b336:	9b02      	ldr	r3, [sp, #8]
 800b338:	b96b      	cbnz	r3, 800b356 <_dtoa_r+0x93e>
 800b33a:	4631      	mov	r1, r6
 800b33c:	2205      	movs	r2, #5
 800b33e:	4620      	mov	r0, r4
 800b340:	f000 faa6 	bl	800b890 <__multadd>
 800b344:	4601      	mov	r1, r0
 800b346:	4606      	mov	r6, r0
 800b348:	ee18 0a10 	vmov	r0, s16
 800b34c:	f000 fcc0 	bl	800bcd0 <__mcmp>
 800b350:	2800      	cmp	r0, #0
 800b352:	f73f adbb 	bgt.w	800aecc <_dtoa_r+0x4b4>
 800b356:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b358:	9d01      	ldr	r5, [sp, #4]
 800b35a:	43db      	mvns	r3, r3
 800b35c:	9300      	str	r3, [sp, #0]
 800b35e:	f04f 0800 	mov.w	r8, #0
 800b362:	4631      	mov	r1, r6
 800b364:	4620      	mov	r0, r4
 800b366:	f000 fa71 	bl	800b84c <_Bfree>
 800b36a:	2f00      	cmp	r7, #0
 800b36c:	f43f aea4 	beq.w	800b0b8 <_dtoa_r+0x6a0>
 800b370:	f1b8 0f00 	cmp.w	r8, #0
 800b374:	d005      	beq.n	800b382 <_dtoa_r+0x96a>
 800b376:	45b8      	cmp	r8, r7
 800b378:	d003      	beq.n	800b382 <_dtoa_r+0x96a>
 800b37a:	4641      	mov	r1, r8
 800b37c:	4620      	mov	r0, r4
 800b37e:	f000 fa65 	bl	800b84c <_Bfree>
 800b382:	4639      	mov	r1, r7
 800b384:	4620      	mov	r0, r4
 800b386:	f000 fa61 	bl	800b84c <_Bfree>
 800b38a:	e695      	b.n	800b0b8 <_dtoa_r+0x6a0>
 800b38c:	2600      	movs	r6, #0
 800b38e:	4637      	mov	r7, r6
 800b390:	e7e1      	b.n	800b356 <_dtoa_r+0x93e>
 800b392:	9700      	str	r7, [sp, #0]
 800b394:	4637      	mov	r7, r6
 800b396:	e599      	b.n	800aecc <_dtoa_r+0x4b4>
 800b398:	40240000 	.word	0x40240000
 800b39c:	9b08      	ldr	r3, [sp, #32]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	f000 80ca 	beq.w	800b538 <_dtoa_r+0xb20>
 800b3a4:	9b03      	ldr	r3, [sp, #12]
 800b3a6:	9302      	str	r3, [sp, #8]
 800b3a8:	2d00      	cmp	r5, #0
 800b3aa:	dd05      	ble.n	800b3b8 <_dtoa_r+0x9a0>
 800b3ac:	4639      	mov	r1, r7
 800b3ae:	462a      	mov	r2, r5
 800b3b0:	4620      	mov	r0, r4
 800b3b2:	f000 fc1d 	bl	800bbf0 <__lshift>
 800b3b6:	4607      	mov	r7, r0
 800b3b8:	f1b8 0f00 	cmp.w	r8, #0
 800b3bc:	d05b      	beq.n	800b476 <_dtoa_r+0xa5e>
 800b3be:	6879      	ldr	r1, [r7, #4]
 800b3c0:	4620      	mov	r0, r4
 800b3c2:	f000 fa03 	bl	800b7cc <_Balloc>
 800b3c6:	4605      	mov	r5, r0
 800b3c8:	b928      	cbnz	r0, 800b3d6 <_dtoa_r+0x9be>
 800b3ca:	4b87      	ldr	r3, [pc, #540]	; (800b5e8 <_dtoa_r+0xbd0>)
 800b3cc:	4602      	mov	r2, r0
 800b3ce:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b3d2:	f7ff bb3b 	b.w	800aa4c <_dtoa_r+0x34>
 800b3d6:	693a      	ldr	r2, [r7, #16]
 800b3d8:	3202      	adds	r2, #2
 800b3da:	0092      	lsls	r2, r2, #2
 800b3dc:	f107 010c 	add.w	r1, r7, #12
 800b3e0:	300c      	adds	r0, #12
 800b3e2:	f7fe fc76 	bl	8009cd2 <memcpy>
 800b3e6:	2201      	movs	r2, #1
 800b3e8:	4629      	mov	r1, r5
 800b3ea:	4620      	mov	r0, r4
 800b3ec:	f000 fc00 	bl	800bbf0 <__lshift>
 800b3f0:	9b01      	ldr	r3, [sp, #4]
 800b3f2:	f103 0901 	add.w	r9, r3, #1
 800b3f6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800b3fa:	4413      	add	r3, r2
 800b3fc:	9305      	str	r3, [sp, #20]
 800b3fe:	f00a 0301 	and.w	r3, sl, #1
 800b402:	46b8      	mov	r8, r7
 800b404:	9304      	str	r3, [sp, #16]
 800b406:	4607      	mov	r7, r0
 800b408:	4631      	mov	r1, r6
 800b40a:	ee18 0a10 	vmov	r0, s16
 800b40e:	f7ff fa75 	bl	800a8fc <quorem>
 800b412:	4641      	mov	r1, r8
 800b414:	9002      	str	r0, [sp, #8]
 800b416:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b41a:	ee18 0a10 	vmov	r0, s16
 800b41e:	f000 fc57 	bl	800bcd0 <__mcmp>
 800b422:	463a      	mov	r2, r7
 800b424:	9003      	str	r0, [sp, #12]
 800b426:	4631      	mov	r1, r6
 800b428:	4620      	mov	r0, r4
 800b42a:	f000 fc6d 	bl	800bd08 <__mdiff>
 800b42e:	68c2      	ldr	r2, [r0, #12]
 800b430:	f109 3bff 	add.w	fp, r9, #4294967295
 800b434:	4605      	mov	r5, r0
 800b436:	bb02      	cbnz	r2, 800b47a <_dtoa_r+0xa62>
 800b438:	4601      	mov	r1, r0
 800b43a:	ee18 0a10 	vmov	r0, s16
 800b43e:	f000 fc47 	bl	800bcd0 <__mcmp>
 800b442:	4602      	mov	r2, r0
 800b444:	4629      	mov	r1, r5
 800b446:	4620      	mov	r0, r4
 800b448:	9207      	str	r2, [sp, #28]
 800b44a:	f000 f9ff 	bl	800b84c <_Bfree>
 800b44e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800b452:	ea43 0102 	orr.w	r1, r3, r2
 800b456:	9b04      	ldr	r3, [sp, #16]
 800b458:	430b      	orrs	r3, r1
 800b45a:	464d      	mov	r5, r9
 800b45c:	d10f      	bne.n	800b47e <_dtoa_r+0xa66>
 800b45e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b462:	d02a      	beq.n	800b4ba <_dtoa_r+0xaa2>
 800b464:	9b03      	ldr	r3, [sp, #12]
 800b466:	2b00      	cmp	r3, #0
 800b468:	dd02      	ble.n	800b470 <_dtoa_r+0xa58>
 800b46a:	9b02      	ldr	r3, [sp, #8]
 800b46c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b470:	f88b a000 	strb.w	sl, [fp]
 800b474:	e775      	b.n	800b362 <_dtoa_r+0x94a>
 800b476:	4638      	mov	r0, r7
 800b478:	e7ba      	b.n	800b3f0 <_dtoa_r+0x9d8>
 800b47a:	2201      	movs	r2, #1
 800b47c:	e7e2      	b.n	800b444 <_dtoa_r+0xa2c>
 800b47e:	9b03      	ldr	r3, [sp, #12]
 800b480:	2b00      	cmp	r3, #0
 800b482:	db04      	blt.n	800b48e <_dtoa_r+0xa76>
 800b484:	9906      	ldr	r1, [sp, #24]
 800b486:	430b      	orrs	r3, r1
 800b488:	9904      	ldr	r1, [sp, #16]
 800b48a:	430b      	orrs	r3, r1
 800b48c:	d122      	bne.n	800b4d4 <_dtoa_r+0xabc>
 800b48e:	2a00      	cmp	r2, #0
 800b490:	ddee      	ble.n	800b470 <_dtoa_r+0xa58>
 800b492:	ee18 1a10 	vmov	r1, s16
 800b496:	2201      	movs	r2, #1
 800b498:	4620      	mov	r0, r4
 800b49a:	f000 fba9 	bl	800bbf0 <__lshift>
 800b49e:	4631      	mov	r1, r6
 800b4a0:	ee08 0a10 	vmov	s16, r0
 800b4a4:	f000 fc14 	bl	800bcd0 <__mcmp>
 800b4a8:	2800      	cmp	r0, #0
 800b4aa:	dc03      	bgt.n	800b4b4 <_dtoa_r+0xa9c>
 800b4ac:	d1e0      	bne.n	800b470 <_dtoa_r+0xa58>
 800b4ae:	f01a 0f01 	tst.w	sl, #1
 800b4b2:	d0dd      	beq.n	800b470 <_dtoa_r+0xa58>
 800b4b4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b4b8:	d1d7      	bne.n	800b46a <_dtoa_r+0xa52>
 800b4ba:	2339      	movs	r3, #57	; 0x39
 800b4bc:	f88b 3000 	strb.w	r3, [fp]
 800b4c0:	462b      	mov	r3, r5
 800b4c2:	461d      	mov	r5, r3
 800b4c4:	3b01      	subs	r3, #1
 800b4c6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b4ca:	2a39      	cmp	r2, #57	; 0x39
 800b4cc:	d071      	beq.n	800b5b2 <_dtoa_r+0xb9a>
 800b4ce:	3201      	adds	r2, #1
 800b4d0:	701a      	strb	r2, [r3, #0]
 800b4d2:	e746      	b.n	800b362 <_dtoa_r+0x94a>
 800b4d4:	2a00      	cmp	r2, #0
 800b4d6:	dd07      	ble.n	800b4e8 <_dtoa_r+0xad0>
 800b4d8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b4dc:	d0ed      	beq.n	800b4ba <_dtoa_r+0xaa2>
 800b4de:	f10a 0301 	add.w	r3, sl, #1
 800b4e2:	f88b 3000 	strb.w	r3, [fp]
 800b4e6:	e73c      	b.n	800b362 <_dtoa_r+0x94a>
 800b4e8:	9b05      	ldr	r3, [sp, #20]
 800b4ea:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b4ee:	4599      	cmp	r9, r3
 800b4f0:	d047      	beq.n	800b582 <_dtoa_r+0xb6a>
 800b4f2:	ee18 1a10 	vmov	r1, s16
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	220a      	movs	r2, #10
 800b4fa:	4620      	mov	r0, r4
 800b4fc:	f000 f9c8 	bl	800b890 <__multadd>
 800b500:	45b8      	cmp	r8, r7
 800b502:	ee08 0a10 	vmov	s16, r0
 800b506:	f04f 0300 	mov.w	r3, #0
 800b50a:	f04f 020a 	mov.w	r2, #10
 800b50e:	4641      	mov	r1, r8
 800b510:	4620      	mov	r0, r4
 800b512:	d106      	bne.n	800b522 <_dtoa_r+0xb0a>
 800b514:	f000 f9bc 	bl	800b890 <__multadd>
 800b518:	4680      	mov	r8, r0
 800b51a:	4607      	mov	r7, r0
 800b51c:	f109 0901 	add.w	r9, r9, #1
 800b520:	e772      	b.n	800b408 <_dtoa_r+0x9f0>
 800b522:	f000 f9b5 	bl	800b890 <__multadd>
 800b526:	4639      	mov	r1, r7
 800b528:	4680      	mov	r8, r0
 800b52a:	2300      	movs	r3, #0
 800b52c:	220a      	movs	r2, #10
 800b52e:	4620      	mov	r0, r4
 800b530:	f000 f9ae 	bl	800b890 <__multadd>
 800b534:	4607      	mov	r7, r0
 800b536:	e7f1      	b.n	800b51c <_dtoa_r+0xb04>
 800b538:	9b03      	ldr	r3, [sp, #12]
 800b53a:	9302      	str	r3, [sp, #8]
 800b53c:	9d01      	ldr	r5, [sp, #4]
 800b53e:	ee18 0a10 	vmov	r0, s16
 800b542:	4631      	mov	r1, r6
 800b544:	f7ff f9da 	bl	800a8fc <quorem>
 800b548:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b54c:	9b01      	ldr	r3, [sp, #4]
 800b54e:	f805 ab01 	strb.w	sl, [r5], #1
 800b552:	1aea      	subs	r2, r5, r3
 800b554:	9b02      	ldr	r3, [sp, #8]
 800b556:	4293      	cmp	r3, r2
 800b558:	dd09      	ble.n	800b56e <_dtoa_r+0xb56>
 800b55a:	ee18 1a10 	vmov	r1, s16
 800b55e:	2300      	movs	r3, #0
 800b560:	220a      	movs	r2, #10
 800b562:	4620      	mov	r0, r4
 800b564:	f000 f994 	bl	800b890 <__multadd>
 800b568:	ee08 0a10 	vmov	s16, r0
 800b56c:	e7e7      	b.n	800b53e <_dtoa_r+0xb26>
 800b56e:	9b02      	ldr	r3, [sp, #8]
 800b570:	2b00      	cmp	r3, #0
 800b572:	bfc8      	it	gt
 800b574:	461d      	movgt	r5, r3
 800b576:	9b01      	ldr	r3, [sp, #4]
 800b578:	bfd8      	it	le
 800b57a:	2501      	movle	r5, #1
 800b57c:	441d      	add	r5, r3
 800b57e:	f04f 0800 	mov.w	r8, #0
 800b582:	ee18 1a10 	vmov	r1, s16
 800b586:	2201      	movs	r2, #1
 800b588:	4620      	mov	r0, r4
 800b58a:	f000 fb31 	bl	800bbf0 <__lshift>
 800b58e:	4631      	mov	r1, r6
 800b590:	ee08 0a10 	vmov	s16, r0
 800b594:	f000 fb9c 	bl	800bcd0 <__mcmp>
 800b598:	2800      	cmp	r0, #0
 800b59a:	dc91      	bgt.n	800b4c0 <_dtoa_r+0xaa8>
 800b59c:	d102      	bne.n	800b5a4 <_dtoa_r+0xb8c>
 800b59e:	f01a 0f01 	tst.w	sl, #1
 800b5a2:	d18d      	bne.n	800b4c0 <_dtoa_r+0xaa8>
 800b5a4:	462b      	mov	r3, r5
 800b5a6:	461d      	mov	r5, r3
 800b5a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b5ac:	2a30      	cmp	r2, #48	; 0x30
 800b5ae:	d0fa      	beq.n	800b5a6 <_dtoa_r+0xb8e>
 800b5b0:	e6d7      	b.n	800b362 <_dtoa_r+0x94a>
 800b5b2:	9a01      	ldr	r2, [sp, #4]
 800b5b4:	429a      	cmp	r2, r3
 800b5b6:	d184      	bne.n	800b4c2 <_dtoa_r+0xaaa>
 800b5b8:	9b00      	ldr	r3, [sp, #0]
 800b5ba:	3301      	adds	r3, #1
 800b5bc:	9300      	str	r3, [sp, #0]
 800b5be:	2331      	movs	r3, #49	; 0x31
 800b5c0:	7013      	strb	r3, [r2, #0]
 800b5c2:	e6ce      	b.n	800b362 <_dtoa_r+0x94a>
 800b5c4:	4b09      	ldr	r3, [pc, #36]	; (800b5ec <_dtoa_r+0xbd4>)
 800b5c6:	f7ff ba95 	b.w	800aaf4 <_dtoa_r+0xdc>
 800b5ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	f47f aa6e 	bne.w	800aaae <_dtoa_r+0x96>
 800b5d2:	4b07      	ldr	r3, [pc, #28]	; (800b5f0 <_dtoa_r+0xbd8>)
 800b5d4:	f7ff ba8e 	b.w	800aaf4 <_dtoa_r+0xdc>
 800b5d8:	9b02      	ldr	r3, [sp, #8]
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	dcae      	bgt.n	800b53c <_dtoa_r+0xb24>
 800b5de:	9b06      	ldr	r3, [sp, #24]
 800b5e0:	2b02      	cmp	r3, #2
 800b5e2:	f73f aea8 	bgt.w	800b336 <_dtoa_r+0x91e>
 800b5e6:	e7a9      	b.n	800b53c <_dtoa_r+0xb24>
 800b5e8:	0800cd6b 	.word	0x0800cd6b
 800b5ec:	0800ccc8 	.word	0x0800ccc8
 800b5f0:	0800ccec 	.word	0x0800ccec

0800b5f4 <__sflush_r>:
 800b5f4:	898a      	ldrh	r2, [r1, #12]
 800b5f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5fa:	4605      	mov	r5, r0
 800b5fc:	0710      	lsls	r0, r2, #28
 800b5fe:	460c      	mov	r4, r1
 800b600:	d458      	bmi.n	800b6b4 <__sflush_r+0xc0>
 800b602:	684b      	ldr	r3, [r1, #4]
 800b604:	2b00      	cmp	r3, #0
 800b606:	dc05      	bgt.n	800b614 <__sflush_r+0x20>
 800b608:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	dc02      	bgt.n	800b614 <__sflush_r+0x20>
 800b60e:	2000      	movs	r0, #0
 800b610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b614:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b616:	2e00      	cmp	r6, #0
 800b618:	d0f9      	beq.n	800b60e <__sflush_r+0x1a>
 800b61a:	2300      	movs	r3, #0
 800b61c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b620:	682f      	ldr	r7, [r5, #0]
 800b622:	602b      	str	r3, [r5, #0]
 800b624:	d032      	beq.n	800b68c <__sflush_r+0x98>
 800b626:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b628:	89a3      	ldrh	r3, [r4, #12]
 800b62a:	075a      	lsls	r2, r3, #29
 800b62c:	d505      	bpl.n	800b63a <__sflush_r+0x46>
 800b62e:	6863      	ldr	r3, [r4, #4]
 800b630:	1ac0      	subs	r0, r0, r3
 800b632:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b634:	b10b      	cbz	r3, 800b63a <__sflush_r+0x46>
 800b636:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b638:	1ac0      	subs	r0, r0, r3
 800b63a:	2300      	movs	r3, #0
 800b63c:	4602      	mov	r2, r0
 800b63e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b640:	6a21      	ldr	r1, [r4, #32]
 800b642:	4628      	mov	r0, r5
 800b644:	47b0      	blx	r6
 800b646:	1c43      	adds	r3, r0, #1
 800b648:	89a3      	ldrh	r3, [r4, #12]
 800b64a:	d106      	bne.n	800b65a <__sflush_r+0x66>
 800b64c:	6829      	ldr	r1, [r5, #0]
 800b64e:	291d      	cmp	r1, #29
 800b650:	d82c      	bhi.n	800b6ac <__sflush_r+0xb8>
 800b652:	4a2a      	ldr	r2, [pc, #168]	; (800b6fc <__sflush_r+0x108>)
 800b654:	40ca      	lsrs	r2, r1
 800b656:	07d6      	lsls	r6, r2, #31
 800b658:	d528      	bpl.n	800b6ac <__sflush_r+0xb8>
 800b65a:	2200      	movs	r2, #0
 800b65c:	6062      	str	r2, [r4, #4]
 800b65e:	04d9      	lsls	r1, r3, #19
 800b660:	6922      	ldr	r2, [r4, #16]
 800b662:	6022      	str	r2, [r4, #0]
 800b664:	d504      	bpl.n	800b670 <__sflush_r+0x7c>
 800b666:	1c42      	adds	r2, r0, #1
 800b668:	d101      	bne.n	800b66e <__sflush_r+0x7a>
 800b66a:	682b      	ldr	r3, [r5, #0]
 800b66c:	b903      	cbnz	r3, 800b670 <__sflush_r+0x7c>
 800b66e:	6560      	str	r0, [r4, #84]	; 0x54
 800b670:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b672:	602f      	str	r7, [r5, #0]
 800b674:	2900      	cmp	r1, #0
 800b676:	d0ca      	beq.n	800b60e <__sflush_r+0x1a>
 800b678:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b67c:	4299      	cmp	r1, r3
 800b67e:	d002      	beq.n	800b686 <__sflush_r+0x92>
 800b680:	4628      	mov	r0, r5
 800b682:	f000 fc3d 	bl	800bf00 <_free_r>
 800b686:	2000      	movs	r0, #0
 800b688:	6360      	str	r0, [r4, #52]	; 0x34
 800b68a:	e7c1      	b.n	800b610 <__sflush_r+0x1c>
 800b68c:	6a21      	ldr	r1, [r4, #32]
 800b68e:	2301      	movs	r3, #1
 800b690:	4628      	mov	r0, r5
 800b692:	47b0      	blx	r6
 800b694:	1c41      	adds	r1, r0, #1
 800b696:	d1c7      	bne.n	800b628 <__sflush_r+0x34>
 800b698:	682b      	ldr	r3, [r5, #0]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d0c4      	beq.n	800b628 <__sflush_r+0x34>
 800b69e:	2b1d      	cmp	r3, #29
 800b6a0:	d001      	beq.n	800b6a6 <__sflush_r+0xb2>
 800b6a2:	2b16      	cmp	r3, #22
 800b6a4:	d101      	bne.n	800b6aa <__sflush_r+0xb6>
 800b6a6:	602f      	str	r7, [r5, #0]
 800b6a8:	e7b1      	b.n	800b60e <__sflush_r+0x1a>
 800b6aa:	89a3      	ldrh	r3, [r4, #12]
 800b6ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6b0:	81a3      	strh	r3, [r4, #12]
 800b6b2:	e7ad      	b.n	800b610 <__sflush_r+0x1c>
 800b6b4:	690f      	ldr	r7, [r1, #16]
 800b6b6:	2f00      	cmp	r7, #0
 800b6b8:	d0a9      	beq.n	800b60e <__sflush_r+0x1a>
 800b6ba:	0793      	lsls	r3, r2, #30
 800b6bc:	680e      	ldr	r6, [r1, #0]
 800b6be:	bf08      	it	eq
 800b6c0:	694b      	ldreq	r3, [r1, #20]
 800b6c2:	600f      	str	r7, [r1, #0]
 800b6c4:	bf18      	it	ne
 800b6c6:	2300      	movne	r3, #0
 800b6c8:	eba6 0807 	sub.w	r8, r6, r7
 800b6cc:	608b      	str	r3, [r1, #8]
 800b6ce:	f1b8 0f00 	cmp.w	r8, #0
 800b6d2:	dd9c      	ble.n	800b60e <__sflush_r+0x1a>
 800b6d4:	6a21      	ldr	r1, [r4, #32]
 800b6d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b6d8:	4643      	mov	r3, r8
 800b6da:	463a      	mov	r2, r7
 800b6dc:	4628      	mov	r0, r5
 800b6de:	47b0      	blx	r6
 800b6e0:	2800      	cmp	r0, #0
 800b6e2:	dc06      	bgt.n	800b6f2 <__sflush_r+0xfe>
 800b6e4:	89a3      	ldrh	r3, [r4, #12]
 800b6e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6ea:	81a3      	strh	r3, [r4, #12]
 800b6ec:	f04f 30ff 	mov.w	r0, #4294967295
 800b6f0:	e78e      	b.n	800b610 <__sflush_r+0x1c>
 800b6f2:	4407      	add	r7, r0
 800b6f4:	eba8 0800 	sub.w	r8, r8, r0
 800b6f8:	e7e9      	b.n	800b6ce <__sflush_r+0xda>
 800b6fa:	bf00      	nop
 800b6fc:	20400001 	.word	0x20400001

0800b700 <_fflush_r>:
 800b700:	b538      	push	{r3, r4, r5, lr}
 800b702:	690b      	ldr	r3, [r1, #16]
 800b704:	4605      	mov	r5, r0
 800b706:	460c      	mov	r4, r1
 800b708:	b913      	cbnz	r3, 800b710 <_fflush_r+0x10>
 800b70a:	2500      	movs	r5, #0
 800b70c:	4628      	mov	r0, r5
 800b70e:	bd38      	pop	{r3, r4, r5, pc}
 800b710:	b118      	cbz	r0, 800b71a <_fflush_r+0x1a>
 800b712:	6983      	ldr	r3, [r0, #24]
 800b714:	b90b      	cbnz	r3, 800b71a <_fflush_r+0x1a>
 800b716:	f7fe fa17 	bl	8009b48 <__sinit>
 800b71a:	4b14      	ldr	r3, [pc, #80]	; (800b76c <_fflush_r+0x6c>)
 800b71c:	429c      	cmp	r4, r3
 800b71e:	d11b      	bne.n	800b758 <_fflush_r+0x58>
 800b720:	686c      	ldr	r4, [r5, #4]
 800b722:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b726:	2b00      	cmp	r3, #0
 800b728:	d0ef      	beq.n	800b70a <_fflush_r+0xa>
 800b72a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b72c:	07d0      	lsls	r0, r2, #31
 800b72e:	d404      	bmi.n	800b73a <_fflush_r+0x3a>
 800b730:	0599      	lsls	r1, r3, #22
 800b732:	d402      	bmi.n	800b73a <_fflush_r+0x3a>
 800b734:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b736:	f7fe faca 	bl	8009cce <__retarget_lock_acquire_recursive>
 800b73a:	4628      	mov	r0, r5
 800b73c:	4621      	mov	r1, r4
 800b73e:	f7ff ff59 	bl	800b5f4 <__sflush_r>
 800b742:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b744:	07da      	lsls	r2, r3, #31
 800b746:	4605      	mov	r5, r0
 800b748:	d4e0      	bmi.n	800b70c <_fflush_r+0xc>
 800b74a:	89a3      	ldrh	r3, [r4, #12]
 800b74c:	059b      	lsls	r3, r3, #22
 800b74e:	d4dd      	bmi.n	800b70c <_fflush_r+0xc>
 800b750:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b752:	f7fe fabd 	bl	8009cd0 <__retarget_lock_release_recursive>
 800b756:	e7d9      	b.n	800b70c <_fflush_r+0xc>
 800b758:	4b05      	ldr	r3, [pc, #20]	; (800b770 <_fflush_r+0x70>)
 800b75a:	429c      	cmp	r4, r3
 800b75c:	d101      	bne.n	800b762 <_fflush_r+0x62>
 800b75e:	68ac      	ldr	r4, [r5, #8]
 800b760:	e7df      	b.n	800b722 <_fflush_r+0x22>
 800b762:	4b04      	ldr	r3, [pc, #16]	; (800b774 <_fflush_r+0x74>)
 800b764:	429c      	cmp	r4, r3
 800b766:	bf08      	it	eq
 800b768:	68ec      	ldreq	r4, [r5, #12]
 800b76a:	e7da      	b.n	800b722 <_fflush_r+0x22>
 800b76c:	0800cc74 	.word	0x0800cc74
 800b770:	0800cc94 	.word	0x0800cc94
 800b774:	0800cc54 	.word	0x0800cc54

0800b778 <_localeconv_r>:
 800b778:	4800      	ldr	r0, [pc, #0]	; (800b77c <_localeconv_r+0x4>)
 800b77a:	4770      	bx	lr
 800b77c:	20000164 	.word	0x20000164

0800b780 <_lseek_r>:
 800b780:	b538      	push	{r3, r4, r5, lr}
 800b782:	4d07      	ldr	r5, [pc, #28]	; (800b7a0 <_lseek_r+0x20>)
 800b784:	4604      	mov	r4, r0
 800b786:	4608      	mov	r0, r1
 800b788:	4611      	mov	r1, r2
 800b78a:	2200      	movs	r2, #0
 800b78c:	602a      	str	r2, [r5, #0]
 800b78e:	461a      	mov	r2, r3
 800b790:	f7f6 fd2c 	bl	80021ec <_lseek>
 800b794:	1c43      	adds	r3, r0, #1
 800b796:	d102      	bne.n	800b79e <_lseek_r+0x1e>
 800b798:	682b      	ldr	r3, [r5, #0]
 800b79a:	b103      	cbz	r3, 800b79e <_lseek_r+0x1e>
 800b79c:	6023      	str	r3, [r4, #0]
 800b79e:	bd38      	pop	{r3, r4, r5, pc}
 800b7a0:	20003298 	.word	0x20003298

0800b7a4 <malloc>:
 800b7a4:	4b02      	ldr	r3, [pc, #8]	; (800b7b0 <malloc+0xc>)
 800b7a6:	4601      	mov	r1, r0
 800b7a8:	6818      	ldr	r0, [r3, #0]
 800b7aa:	f7fe bac9 	b.w	8009d40 <_malloc_r>
 800b7ae:	bf00      	nop
 800b7b0:	20000010 	.word	0x20000010

0800b7b4 <__malloc_lock>:
 800b7b4:	4801      	ldr	r0, [pc, #4]	; (800b7bc <__malloc_lock+0x8>)
 800b7b6:	f7fe ba8a 	b.w	8009cce <__retarget_lock_acquire_recursive>
 800b7ba:	bf00      	nop
 800b7bc:	2000328c 	.word	0x2000328c

0800b7c0 <__malloc_unlock>:
 800b7c0:	4801      	ldr	r0, [pc, #4]	; (800b7c8 <__malloc_unlock+0x8>)
 800b7c2:	f7fe ba85 	b.w	8009cd0 <__retarget_lock_release_recursive>
 800b7c6:	bf00      	nop
 800b7c8:	2000328c 	.word	0x2000328c

0800b7cc <_Balloc>:
 800b7cc:	b570      	push	{r4, r5, r6, lr}
 800b7ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b7d0:	4604      	mov	r4, r0
 800b7d2:	460d      	mov	r5, r1
 800b7d4:	b976      	cbnz	r6, 800b7f4 <_Balloc+0x28>
 800b7d6:	2010      	movs	r0, #16
 800b7d8:	f7ff ffe4 	bl	800b7a4 <malloc>
 800b7dc:	4602      	mov	r2, r0
 800b7de:	6260      	str	r0, [r4, #36]	; 0x24
 800b7e0:	b920      	cbnz	r0, 800b7ec <_Balloc+0x20>
 800b7e2:	4b18      	ldr	r3, [pc, #96]	; (800b844 <_Balloc+0x78>)
 800b7e4:	4818      	ldr	r0, [pc, #96]	; (800b848 <_Balloc+0x7c>)
 800b7e6:	2166      	movs	r1, #102	; 0x66
 800b7e8:	f000 fd44 	bl	800c274 <__assert_func>
 800b7ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b7f0:	6006      	str	r6, [r0, #0]
 800b7f2:	60c6      	str	r6, [r0, #12]
 800b7f4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b7f6:	68f3      	ldr	r3, [r6, #12]
 800b7f8:	b183      	cbz	r3, 800b81c <_Balloc+0x50>
 800b7fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b7fc:	68db      	ldr	r3, [r3, #12]
 800b7fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b802:	b9b8      	cbnz	r0, 800b834 <_Balloc+0x68>
 800b804:	2101      	movs	r1, #1
 800b806:	fa01 f605 	lsl.w	r6, r1, r5
 800b80a:	1d72      	adds	r2, r6, #5
 800b80c:	0092      	lsls	r2, r2, #2
 800b80e:	4620      	mov	r0, r4
 800b810:	f000 fb60 	bl	800bed4 <_calloc_r>
 800b814:	b160      	cbz	r0, 800b830 <_Balloc+0x64>
 800b816:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b81a:	e00e      	b.n	800b83a <_Balloc+0x6e>
 800b81c:	2221      	movs	r2, #33	; 0x21
 800b81e:	2104      	movs	r1, #4
 800b820:	4620      	mov	r0, r4
 800b822:	f000 fb57 	bl	800bed4 <_calloc_r>
 800b826:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b828:	60f0      	str	r0, [r6, #12]
 800b82a:	68db      	ldr	r3, [r3, #12]
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d1e4      	bne.n	800b7fa <_Balloc+0x2e>
 800b830:	2000      	movs	r0, #0
 800b832:	bd70      	pop	{r4, r5, r6, pc}
 800b834:	6802      	ldr	r2, [r0, #0]
 800b836:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b83a:	2300      	movs	r3, #0
 800b83c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b840:	e7f7      	b.n	800b832 <_Balloc+0x66>
 800b842:	bf00      	nop
 800b844:	0800ccf9 	.word	0x0800ccf9
 800b848:	0800cd7c 	.word	0x0800cd7c

0800b84c <_Bfree>:
 800b84c:	b570      	push	{r4, r5, r6, lr}
 800b84e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b850:	4605      	mov	r5, r0
 800b852:	460c      	mov	r4, r1
 800b854:	b976      	cbnz	r6, 800b874 <_Bfree+0x28>
 800b856:	2010      	movs	r0, #16
 800b858:	f7ff ffa4 	bl	800b7a4 <malloc>
 800b85c:	4602      	mov	r2, r0
 800b85e:	6268      	str	r0, [r5, #36]	; 0x24
 800b860:	b920      	cbnz	r0, 800b86c <_Bfree+0x20>
 800b862:	4b09      	ldr	r3, [pc, #36]	; (800b888 <_Bfree+0x3c>)
 800b864:	4809      	ldr	r0, [pc, #36]	; (800b88c <_Bfree+0x40>)
 800b866:	218a      	movs	r1, #138	; 0x8a
 800b868:	f000 fd04 	bl	800c274 <__assert_func>
 800b86c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b870:	6006      	str	r6, [r0, #0]
 800b872:	60c6      	str	r6, [r0, #12]
 800b874:	b13c      	cbz	r4, 800b886 <_Bfree+0x3a>
 800b876:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b878:	6862      	ldr	r2, [r4, #4]
 800b87a:	68db      	ldr	r3, [r3, #12]
 800b87c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b880:	6021      	str	r1, [r4, #0]
 800b882:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b886:	bd70      	pop	{r4, r5, r6, pc}
 800b888:	0800ccf9 	.word	0x0800ccf9
 800b88c:	0800cd7c 	.word	0x0800cd7c

0800b890 <__multadd>:
 800b890:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b894:	690d      	ldr	r5, [r1, #16]
 800b896:	4607      	mov	r7, r0
 800b898:	460c      	mov	r4, r1
 800b89a:	461e      	mov	r6, r3
 800b89c:	f101 0c14 	add.w	ip, r1, #20
 800b8a0:	2000      	movs	r0, #0
 800b8a2:	f8dc 3000 	ldr.w	r3, [ip]
 800b8a6:	b299      	uxth	r1, r3
 800b8a8:	fb02 6101 	mla	r1, r2, r1, r6
 800b8ac:	0c1e      	lsrs	r6, r3, #16
 800b8ae:	0c0b      	lsrs	r3, r1, #16
 800b8b0:	fb02 3306 	mla	r3, r2, r6, r3
 800b8b4:	b289      	uxth	r1, r1
 800b8b6:	3001      	adds	r0, #1
 800b8b8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b8bc:	4285      	cmp	r5, r0
 800b8be:	f84c 1b04 	str.w	r1, [ip], #4
 800b8c2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b8c6:	dcec      	bgt.n	800b8a2 <__multadd+0x12>
 800b8c8:	b30e      	cbz	r6, 800b90e <__multadd+0x7e>
 800b8ca:	68a3      	ldr	r3, [r4, #8]
 800b8cc:	42ab      	cmp	r3, r5
 800b8ce:	dc19      	bgt.n	800b904 <__multadd+0x74>
 800b8d0:	6861      	ldr	r1, [r4, #4]
 800b8d2:	4638      	mov	r0, r7
 800b8d4:	3101      	adds	r1, #1
 800b8d6:	f7ff ff79 	bl	800b7cc <_Balloc>
 800b8da:	4680      	mov	r8, r0
 800b8dc:	b928      	cbnz	r0, 800b8ea <__multadd+0x5a>
 800b8de:	4602      	mov	r2, r0
 800b8e0:	4b0c      	ldr	r3, [pc, #48]	; (800b914 <__multadd+0x84>)
 800b8e2:	480d      	ldr	r0, [pc, #52]	; (800b918 <__multadd+0x88>)
 800b8e4:	21b5      	movs	r1, #181	; 0xb5
 800b8e6:	f000 fcc5 	bl	800c274 <__assert_func>
 800b8ea:	6922      	ldr	r2, [r4, #16]
 800b8ec:	3202      	adds	r2, #2
 800b8ee:	f104 010c 	add.w	r1, r4, #12
 800b8f2:	0092      	lsls	r2, r2, #2
 800b8f4:	300c      	adds	r0, #12
 800b8f6:	f7fe f9ec 	bl	8009cd2 <memcpy>
 800b8fa:	4621      	mov	r1, r4
 800b8fc:	4638      	mov	r0, r7
 800b8fe:	f7ff ffa5 	bl	800b84c <_Bfree>
 800b902:	4644      	mov	r4, r8
 800b904:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b908:	3501      	adds	r5, #1
 800b90a:	615e      	str	r6, [r3, #20]
 800b90c:	6125      	str	r5, [r4, #16]
 800b90e:	4620      	mov	r0, r4
 800b910:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b914:	0800cd6b 	.word	0x0800cd6b
 800b918:	0800cd7c 	.word	0x0800cd7c

0800b91c <__hi0bits>:
 800b91c:	0c03      	lsrs	r3, r0, #16
 800b91e:	041b      	lsls	r3, r3, #16
 800b920:	b9d3      	cbnz	r3, 800b958 <__hi0bits+0x3c>
 800b922:	0400      	lsls	r0, r0, #16
 800b924:	2310      	movs	r3, #16
 800b926:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b92a:	bf04      	itt	eq
 800b92c:	0200      	lsleq	r0, r0, #8
 800b92e:	3308      	addeq	r3, #8
 800b930:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b934:	bf04      	itt	eq
 800b936:	0100      	lsleq	r0, r0, #4
 800b938:	3304      	addeq	r3, #4
 800b93a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b93e:	bf04      	itt	eq
 800b940:	0080      	lsleq	r0, r0, #2
 800b942:	3302      	addeq	r3, #2
 800b944:	2800      	cmp	r0, #0
 800b946:	db05      	blt.n	800b954 <__hi0bits+0x38>
 800b948:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b94c:	f103 0301 	add.w	r3, r3, #1
 800b950:	bf08      	it	eq
 800b952:	2320      	moveq	r3, #32
 800b954:	4618      	mov	r0, r3
 800b956:	4770      	bx	lr
 800b958:	2300      	movs	r3, #0
 800b95a:	e7e4      	b.n	800b926 <__hi0bits+0xa>

0800b95c <__lo0bits>:
 800b95c:	6803      	ldr	r3, [r0, #0]
 800b95e:	f013 0207 	ands.w	r2, r3, #7
 800b962:	4601      	mov	r1, r0
 800b964:	d00b      	beq.n	800b97e <__lo0bits+0x22>
 800b966:	07da      	lsls	r2, r3, #31
 800b968:	d423      	bmi.n	800b9b2 <__lo0bits+0x56>
 800b96a:	0798      	lsls	r0, r3, #30
 800b96c:	bf49      	itett	mi
 800b96e:	085b      	lsrmi	r3, r3, #1
 800b970:	089b      	lsrpl	r3, r3, #2
 800b972:	2001      	movmi	r0, #1
 800b974:	600b      	strmi	r3, [r1, #0]
 800b976:	bf5c      	itt	pl
 800b978:	600b      	strpl	r3, [r1, #0]
 800b97a:	2002      	movpl	r0, #2
 800b97c:	4770      	bx	lr
 800b97e:	b298      	uxth	r0, r3
 800b980:	b9a8      	cbnz	r0, 800b9ae <__lo0bits+0x52>
 800b982:	0c1b      	lsrs	r3, r3, #16
 800b984:	2010      	movs	r0, #16
 800b986:	b2da      	uxtb	r2, r3
 800b988:	b90a      	cbnz	r2, 800b98e <__lo0bits+0x32>
 800b98a:	3008      	adds	r0, #8
 800b98c:	0a1b      	lsrs	r3, r3, #8
 800b98e:	071a      	lsls	r2, r3, #28
 800b990:	bf04      	itt	eq
 800b992:	091b      	lsreq	r3, r3, #4
 800b994:	3004      	addeq	r0, #4
 800b996:	079a      	lsls	r2, r3, #30
 800b998:	bf04      	itt	eq
 800b99a:	089b      	lsreq	r3, r3, #2
 800b99c:	3002      	addeq	r0, #2
 800b99e:	07da      	lsls	r2, r3, #31
 800b9a0:	d403      	bmi.n	800b9aa <__lo0bits+0x4e>
 800b9a2:	085b      	lsrs	r3, r3, #1
 800b9a4:	f100 0001 	add.w	r0, r0, #1
 800b9a8:	d005      	beq.n	800b9b6 <__lo0bits+0x5a>
 800b9aa:	600b      	str	r3, [r1, #0]
 800b9ac:	4770      	bx	lr
 800b9ae:	4610      	mov	r0, r2
 800b9b0:	e7e9      	b.n	800b986 <__lo0bits+0x2a>
 800b9b2:	2000      	movs	r0, #0
 800b9b4:	4770      	bx	lr
 800b9b6:	2020      	movs	r0, #32
 800b9b8:	4770      	bx	lr
	...

0800b9bc <__i2b>:
 800b9bc:	b510      	push	{r4, lr}
 800b9be:	460c      	mov	r4, r1
 800b9c0:	2101      	movs	r1, #1
 800b9c2:	f7ff ff03 	bl	800b7cc <_Balloc>
 800b9c6:	4602      	mov	r2, r0
 800b9c8:	b928      	cbnz	r0, 800b9d6 <__i2b+0x1a>
 800b9ca:	4b05      	ldr	r3, [pc, #20]	; (800b9e0 <__i2b+0x24>)
 800b9cc:	4805      	ldr	r0, [pc, #20]	; (800b9e4 <__i2b+0x28>)
 800b9ce:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b9d2:	f000 fc4f 	bl	800c274 <__assert_func>
 800b9d6:	2301      	movs	r3, #1
 800b9d8:	6144      	str	r4, [r0, #20]
 800b9da:	6103      	str	r3, [r0, #16]
 800b9dc:	bd10      	pop	{r4, pc}
 800b9de:	bf00      	nop
 800b9e0:	0800cd6b 	.word	0x0800cd6b
 800b9e4:	0800cd7c 	.word	0x0800cd7c

0800b9e8 <__multiply>:
 800b9e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9ec:	4691      	mov	r9, r2
 800b9ee:	690a      	ldr	r2, [r1, #16]
 800b9f0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b9f4:	429a      	cmp	r2, r3
 800b9f6:	bfb8      	it	lt
 800b9f8:	460b      	movlt	r3, r1
 800b9fa:	460c      	mov	r4, r1
 800b9fc:	bfbc      	itt	lt
 800b9fe:	464c      	movlt	r4, r9
 800ba00:	4699      	movlt	r9, r3
 800ba02:	6927      	ldr	r7, [r4, #16]
 800ba04:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ba08:	68a3      	ldr	r3, [r4, #8]
 800ba0a:	6861      	ldr	r1, [r4, #4]
 800ba0c:	eb07 060a 	add.w	r6, r7, sl
 800ba10:	42b3      	cmp	r3, r6
 800ba12:	b085      	sub	sp, #20
 800ba14:	bfb8      	it	lt
 800ba16:	3101      	addlt	r1, #1
 800ba18:	f7ff fed8 	bl	800b7cc <_Balloc>
 800ba1c:	b930      	cbnz	r0, 800ba2c <__multiply+0x44>
 800ba1e:	4602      	mov	r2, r0
 800ba20:	4b44      	ldr	r3, [pc, #272]	; (800bb34 <__multiply+0x14c>)
 800ba22:	4845      	ldr	r0, [pc, #276]	; (800bb38 <__multiply+0x150>)
 800ba24:	f240 115d 	movw	r1, #349	; 0x15d
 800ba28:	f000 fc24 	bl	800c274 <__assert_func>
 800ba2c:	f100 0514 	add.w	r5, r0, #20
 800ba30:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ba34:	462b      	mov	r3, r5
 800ba36:	2200      	movs	r2, #0
 800ba38:	4543      	cmp	r3, r8
 800ba3a:	d321      	bcc.n	800ba80 <__multiply+0x98>
 800ba3c:	f104 0314 	add.w	r3, r4, #20
 800ba40:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ba44:	f109 0314 	add.w	r3, r9, #20
 800ba48:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ba4c:	9202      	str	r2, [sp, #8]
 800ba4e:	1b3a      	subs	r2, r7, r4
 800ba50:	3a15      	subs	r2, #21
 800ba52:	f022 0203 	bic.w	r2, r2, #3
 800ba56:	3204      	adds	r2, #4
 800ba58:	f104 0115 	add.w	r1, r4, #21
 800ba5c:	428f      	cmp	r7, r1
 800ba5e:	bf38      	it	cc
 800ba60:	2204      	movcc	r2, #4
 800ba62:	9201      	str	r2, [sp, #4]
 800ba64:	9a02      	ldr	r2, [sp, #8]
 800ba66:	9303      	str	r3, [sp, #12]
 800ba68:	429a      	cmp	r2, r3
 800ba6a:	d80c      	bhi.n	800ba86 <__multiply+0x9e>
 800ba6c:	2e00      	cmp	r6, #0
 800ba6e:	dd03      	ble.n	800ba78 <__multiply+0x90>
 800ba70:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d05a      	beq.n	800bb2e <__multiply+0x146>
 800ba78:	6106      	str	r6, [r0, #16]
 800ba7a:	b005      	add	sp, #20
 800ba7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba80:	f843 2b04 	str.w	r2, [r3], #4
 800ba84:	e7d8      	b.n	800ba38 <__multiply+0x50>
 800ba86:	f8b3 a000 	ldrh.w	sl, [r3]
 800ba8a:	f1ba 0f00 	cmp.w	sl, #0
 800ba8e:	d024      	beq.n	800bada <__multiply+0xf2>
 800ba90:	f104 0e14 	add.w	lr, r4, #20
 800ba94:	46a9      	mov	r9, r5
 800ba96:	f04f 0c00 	mov.w	ip, #0
 800ba9a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ba9e:	f8d9 1000 	ldr.w	r1, [r9]
 800baa2:	fa1f fb82 	uxth.w	fp, r2
 800baa6:	b289      	uxth	r1, r1
 800baa8:	fb0a 110b 	mla	r1, sl, fp, r1
 800baac:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800bab0:	f8d9 2000 	ldr.w	r2, [r9]
 800bab4:	4461      	add	r1, ip
 800bab6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800baba:	fb0a c20b 	mla	r2, sl, fp, ip
 800babe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800bac2:	b289      	uxth	r1, r1
 800bac4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800bac8:	4577      	cmp	r7, lr
 800baca:	f849 1b04 	str.w	r1, [r9], #4
 800bace:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bad2:	d8e2      	bhi.n	800ba9a <__multiply+0xb2>
 800bad4:	9a01      	ldr	r2, [sp, #4]
 800bad6:	f845 c002 	str.w	ip, [r5, r2]
 800bada:	9a03      	ldr	r2, [sp, #12]
 800badc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bae0:	3304      	adds	r3, #4
 800bae2:	f1b9 0f00 	cmp.w	r9, #0
 800bae6:	d020      	beq.n	800bb2a <__multiply+0x142>
 800bae8:	6829      	ldr	r1, [r5, #0]
 800baea:	f104 0c14 	add.w	ip, r4, #20
 800baee:	46ae      	mov	lr, r5
 800baf0:	f04f 0a00 	mov.w	sl, #0
 800baf4:	f8bc b000 	ldrh.w	fp, [ip]
 800baf8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800bafc:	fb09 220b 	mla	r2, r9, fp, r2
 800bb00:	4492      	add	sl, r2
 800bb02:	b289      	uxth	r1, r1
 800bb04:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800bb08:	f84e 1b04 	str.w	r1, [lr], #4
 800bb0c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bb10:	f8be 1000 	ldrh.w	r1, [lr]
 800bb14:	0c12      	lsrs	r2, r2, #16
 800bb16:	fb09 1102 	mla	r1, r9, r2, r1
 800bb1a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800bb1e:	4567      	cmp	r7, ip
 800bb20:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800bb24:	d8e6      	bhi.n	800baf4 <__multiply+0x10c>
 800bb26:	9a01      	ldr	r2, [sp, #4]
 800bb28:	50a9      	str	r1, [r5, r2]
 800bb2a:	3504      	adds	r5, #4
 800bb2c:	e79a      	b.n	800ba64 <__multiply+0x7c>
 800bb2e:	3e01      	subs	r6, #1
 800bb30:	e79c      	b.n	800ba6c <__multiply+0x84>
 800bb32:	bf00      	nop
 800bb34:	0800cd6b 	.word	0x0800cd6b
 800bb38:	0800cd7c 	.word	0x0800cd7c

0800bb3c <__pow5mult>:
 800bb3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb40:	4615      	mov	r5, r2
 800bb42:	f012 0203 	ands.w	r2, r2, #3
 800bb46:	4606      	mov	r6, r0
 800bb48:	460f      	mov	r7, r1
 800bb4a:	d007      	beq.n	800bb5c <__pow5mult+0x20>
 800bb4c:	4c25      	ldr	r4, [pc, #148]	; (800bbe4 <__pow5mult+0xa8>)
 800bb4e:	3a01      	subs	r2, #1
 800bb50:	2300      	movs	r3, #0
 800bb52:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bb56:	f7ff fe9b 	bl	800b890 <__multadd>
 800bb5a:	4607      	mov	r7, r0
 800bb5c:	10ad      	asrs	r5, r5, #2
 800bb5e:	d03d      	beq.n	800bbdc <__pow5mult+0xa0>
 800bb60:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800bb62:	b97c      	cbnz	r4, 800bb84 <__pow5mult+0x48>
 800bb64:	2010      	movs	r0, #16
 800bb66:	f7ff fe1d 	bl	800b7a4 <malloc>
 800bb6a:	4602      	mov	r2, r0
 800bb6c:	6270      	str	r0, [r6, #36]	; 0x24
 800bb6e:	b928      	cbnz	r0, 800bb7c <__pow5mult+0x40>
 800bb70:	4b1d      	ldr	r3, [pc, #116]	; (800bbe8 <__pow5mult+0xac>)
 800bb72:	481e      	ldr	r0, [pc, #120]	; (800bbec <__pow5mult+0xb0>)
 800bb74:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800bb78:	f000 fb7c 	bl	800c274 <__assert_func>
 800bb7c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bb80:	6004      	str	r4, [r0, #0]
 800bb82:	60c4      	str	r4, [r0, #12]
 800bb84:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bb88:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bb8c:	b94c      	cbnz	r4, 800bba2 <__pow5mult+0x66>
 800bb8e:	f240 2171 	movw	r1, #625	; 0x271
 800bb92:	4630      	mov	r0, r6
 800bb94:	f7ff ff12 	bl	800b9bc <__i2b>
 800bb98:	2300      	movs	r3, #0
 800bb9a:	f8c8 0008 	str.w	r0, [r8, #8]
 800bb9e:	4604      	mov	r4, r0
 800bba0:	6003      	str	r3, [r0, #0]
 800bba2:	f04f 0900 	mov.w	r9, #0
 800bba6:	07eb      	lsls	r3, r5, #31
 800bba8:	d50a      	bpl.n	800bbc0 <__pow5mult+0x84>
 800bbaa:	4639      	mov	r1, r7
 800bbac:	4622      	mov	r2, r4
 800bbae:	4630      	mov	r0, r6
 800bbb0:	f7ff ff1a 	bl	800b9e8 <__multiply>
 800bbb4:	4639      	mov	r1, r7
 800bbb6:	4680      	mov	r8, r0
 800bbb8:	4630      	mov	r0, r6
 800bbba:	f7ff fe47 	bl	800b84c <_Bfree>
 800bbbe:	4647      	mov	r7, r8
 800bbc0:	106d      	asrs	r5, r5, #1
 800bbc2:	d00b      	beq.n	800bbdc <__pow5mult+0xa0>
 800bbc4:	6820      	ldr	r0, [r4, #0]
 800bbc6:	b938      	cbnz	r0, 800bbd8 <__pow5mult+0x9c>
 800bbc8:	4622      	mov	r2, r4
 800bbca:	4621      	mov	r1, r4
 800bbcc:	4630      	mov	r0, r6
 800bbce:	f7ff ff0b 	bl	800b9e8 <__multiply>
 800bbd2:	6020      	str	r0, [r4, #0]
 800bbd4:	f8c0 9000 	str.w	r9, [r0]
 800bbd8:	4604      	mov	r4, r0
 800bbda:	e7e4      	b.n	800bba6 <__pow5mult+0x6a>
 800bbdc:	4638      	mov	r0, r7
 800bbde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbe2:	bf00      	nop
 800bbe4:	0800cec8 	.word	0x0800cec8
 800bbe8:	0800ccf9 	.word	0x0800ccf9
 800bbec:	0800cd7c 	.word	0x0800cd7c

0800bbf0 <__lshift>:
 800bbf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbf4:	460c      	mov	r4, r1
 800bbf6:	6849      	ldr	r1, [r1, #4]
 800bbf8:	6923      	ldr	r3, [r4, #16]
 800bbfa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bbfe:	68a3      	ldr	r3, [r4, #8]
 800bc00:	4607      	mov	r7, r0
 800bc02:	4691      	mov	r9, r2
 800bc04:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bc08:	f108 0601 	add.w	r6, r8, #1
 800bc0c:	42b3      	cmp	r3, r6
 800bc0e:	db0b      	blt.n	800bc28 <__lshift+0x38>
 800bc10:	4638      	mov	r0, r7
 800bc12:	f7ff fddb 	bl	800b7cc <_Balloc>
 800bc16:	4605      	mov	r5, r0
 800bc18:	b948      	cbnz	r0, 800bc2e <__lshift+0x3e>
 800bc1a:	4602      	mov	r2, r0
 800bc1c:	4b2a      	ldr	r3, [pc, #168]	; (800bcc8 <__lshift+0xd8>)
 800bc1e:	482b      	ldr	r0, [pc, #172]	; (800bccc <__lshift+0xdc>)
 800bc20:	f240 11d9 	movw	r1, #473	; 0x1d9
 800bc24:	f000 fb26 	bl	800c274 <__assert_func>
 800bc28:	3101      	adds	r1, #1
 800bc2a:	005b      	lsls	r3, r3, #1
 800bc2c:	e7ee      	b.n	800bc0c <__lshift+0x1c>
 800bc2e:	2300      	movs	r3, #0
 800bc30:	f100 0114 	add.w	r1, r0, #20
 800bc34:	f100 0210 	add.w	r2, r0, #16
 800bc38:	4618      	mov	r0, r3
 800bc3a:	4553      	cmp	r3, sl
 800bc3c:	db37      	blt.n	800bcae <__lshift+0xbe>
 800bc3e:	6920      	ldr	r0, [r4, #16]
 800bc40:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bc44:	f104 0314 	add.w	r3, r4, #20
 800bc48:	f019 091f 	ands.w	r9, r9, #31
 800bc4c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bc50:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800bc54:	d02f      	beq.n	800bcb6 <__lshift+0xc6>
 800bc56:	f1c9 0e20 	rsb	lr, r9, #32
 800bc5a:	468a      	mov	sl, r1
 800bc5c:	f04f 0c00 	mov.w	ip, #0
 800bc60:	681a      	ldr	r2, [r3, #0]
 800bc62:	fa02 f209 	lsl.w	r2, r2, r9
 800bc66:	ea42 020c 	orr.w	r2, r2, ip
 800bc6a:	f84a 2b04 	str.w	r2, [sl], #4
 800bc6e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc72:	4298      	cmp	r0, r3
 800bc74:	fa22 fc0e 	lsr.w	ip, r2, lr
 800bc78:	d8f2      	bhi.n	800bc60 <__lshift+0x70>
 800bc7a:	1b03      	subs	r3, r0, r4
 800bc7c:	3b15      	subs	r3, #21
 800bc7e:	f023 0303 	bic.w	r3, r3, #3
 800bc82:	3304      	adds	r3, #4
 800bc84:	f104 0215 	add.w	r2, r4, #21
 800bc88:	4290      	cmp	r0, r2
 800bc8a:	bf38      	it	cc
 800bc8c:	2304      	movcc	r3, #4
 800bc8e:	f841 c003 	str.w	ip, [r1, r3]
 800bc92:	f1bc 0f00 	cmp.w	ip, #0
 800bc96:	d001      	beq.n	800bc9c <__lshift+0xac>
 800bc98:	f108 0602 	add.w	r6, r8, #2
 800bc9c:	3e01      	subs	r6, #1
 800bc9e:	4638      	mov	r0, r7
 800bca0:	612e      	str	r6, [r5, #16]
 800bca2:	4621      	mov	r1, r4
 800bca4:	f7ff fdd2 	bl	800b84c <_Bfree>
 800bca8:	4628      	mov	r0, r5
 800bcaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcae:	f842 0f04 	str.w	r0, [r2, #4]!
 800bcb2:	3301      	adds	r3, #1
 800bcb4:	e7c1      	b.n	800bc3a <__lshift+0x4a>
 800bcb6:	3904      	subs	r1, #4
 800bcb8:	f853 2b04 	ldr.w	r2, [r3], #4
 800bcbc:	f841 2f04 	str.w	r2, [r1, #4]!
 800bcc0:	4298      	cmp	r0, r3
 800bcc2:	d8f9      	bhi.n	800bcb8 <__lshift+0xc8>
 800bcc4:	e7ea      	b.n	800bc9c <__lshift+0xac>
 800bcc6:	bf00      	nop
 800bcc8:	0800cd6b 	.word	0x0800cd6b
 800bccc:	0800cd7c 	.word	0x0800cd7c

0800bcd0 <__mcmp>:
 800bcd0:	b530      	push	{r4, r5, lr}
 800bcd2:	6902      	ldr	r2, [r0, #16]
 800bcd4:	690c      	ldr	r4, [r1, #16]
 800bcd6:	1b12      	subs	r2, r2, r4
 800bcd8:	d10e      	bne.n	800bcf8 <__mcmp+0x28>
 800bcda:	f100 0314 	add.w	r3, r0, #20
 800bcde:	3114      	adds	r1, #20
 800bce0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bce4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bce8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bcec:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bcf0:	42a5      	cmp	r5, r4
 800bcf2:	d003      	beq.n	800bcfc <__mcmp+0x2c>
 800bcf4:	d305      	bcc.n	800bd02 <__mcmp+0x32>
 800bcf6:	2201      	movs	r2, #1
 800bcf8:	4610      	mov	r0, r2
 800bcfa:	bd30      	pop	{r4, r5, pc}
 800bcfc:	4283      	cmp	r3, r0
 800bcfe:	d3f3      	bcc.n	800bce8 <__mcmp+0x18>
 800bd00:	e7fa      	b.n	800bcf8 <__mcmp+0x28>
 800bd02:	f04f 32ff 	mov.w	r2, #4294967295
 800bd06:	e7f7      	b.n	800bcf8 <__mcmp+0x28>

0800bd08 <__mdiff>:
 800bd08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd0c:	460c      	mov	r4, r1
 800bd0e:	4606      	mov	r6, r0
 800bd10:	4611      	mov	r1, r2
 800bd12:	4620      	mov	r0, r4
 800bd14:	4690      	mov	r8, r2
 800bd16:	f7ff ffdb 	bl	800bcd0 <__mcmp>
 800bd1a:	1e05      	subs	r5, r0, #0
 800bd1c:	d110      	bne.n	800bd40 <__mdiff+0x38>
 800bd1e:	4629      	mov	r1, r5
 800bd20:	4630      	mov	r0, r6
 800bd22:	f7ff fd53 	bl	800b7cc <_Balloc>
 800bd26:	b930      	cbnz	r0, 800bd36 <__mdiff+0x2e>
 800bd28:	4b3a      	ldr	r3, [pc, #232]	; (800be14 <__mdiff+0x10c>)
 800bd2a:	4602      	mov	r2, r0
 800bd2c:	f240 2132 	movw	r1, #562	; 0x232
 800bd30:	4839      	ldr	r0, [pc, #228]	; (800be18 <__mdiff+0x110>)
 800bd32:	f000 fa9f 	bl	800c274 <__assert_func>
 800bd36:	2301      	movs	r3, #1
 800bd38:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bd3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd40:	bfa4      	itt	ge
 800bd42:	4643      	movge	r3, r8
 800bd44:	46a0      	movge	r8, r4
 800bd46:	4630      	mov	r0, r6
 800bd48:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bd4c:	bfa6      	itte	ge
 800bd4e:	461c      	movge	r4, r3
 800bd50:	2500      	movge	r5, #0
 800bd52:	2501      	movlt	r5, #1
 800bd54:	f7ff fd3a 	bl	800b7cc <_Balloc>
 800bd58:	b920      	cbnz	r0, 800bd64 <__mdiff+0x5c>
 800bd5a:	4b2e      	ldr	r3, [pc, #184]	; (800be14 <__mdiff+0x10c>)
 800bd5c:	4602      	mov	r2, r0
 800bd5e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800bd62:	e7e5      	b.n	800bd30 <__mdiff+0x28>
 800bd64:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bd68:	6926      	ldr	r6, [r4, #16]
 800bd6a:	60c5      	str	r5, [r0, #12]
 800bd6c:	f104 0914 	add.w	r9, r4, #20
 800bd70:	f108 0514 	add.w	r5, r8, #20
 800bd74:	f100 0e14 	add.w	lr, r0, #20
 800bd78:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800bd7c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bd80:	f108 0210 	add.w	r2, r8, #16
 800bd84:	46f2      	mov	sl, lr
 800bd86:	2100      	movs	r1, #0
 800bd88:	f859 3b04 	ldr.w	r3, [r9], #4
 800bd8c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bd90:	fa1f f883 	uxth.w	r8, r3
 800bd94:	fa11 f18b 	uxtah	r1, r1, fp
 800bd98:	0c1b      	lsrs	r3, r3, #16
 800bd9a:	eba1 0808 	sub.w	r8, r1, r8
 800bd9e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bda2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bda6:	fa1f f888 	uxth.w	r8, r8
 800bdaa:	1419      	asrs	r1, r3, #16
 800bdac:	454e      	cmp	r6, r9
 800bdae:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bdb2:	f84a 3b04 	str.w	r3, [sl], #4
 800bdb6:	d8e7      	bhi.n	800bd88 <__mdiff+0x80>
 800bdb8:	1b33      	subs	r3, r6, r4
 800bdba:	3b15      	subs	r3, #21
 800bdbc:	f023 0303 	bic.w	r3, r3, #3
 800bdc0:	3304      	adds	r3, #4
 800bdc2:	3415      	adds	r4, #21
 800bdc4:	42a6      	cmp	r6, r4
 800bdc6:	bf38      	it	cc
 800bdc8:	2304      	movcc	r3, #4
 800bdca:	441d      	add	r5, r3
 800bdcc:	4473      	add	r3, lr
 800bdce:	469e      	mov	lr, r3
 800bdd0:	462e      	mov	r6, r5
 800bdd2:	4566      	cmp	r6, ip
 800bdd4:	d30e      	bcc.n	800bdf4 <__mdiff+0xec>
 800bdd6:	f10c 0203 	add.w	r2, ip, #3
 800bdda:	1b52      	subs	r2, r2, r5
 800bddc:	f022 0203 	bic.w	r2, r2, #3
 800bde0:	3d03      	subs	r5, #3
 800bde2:	45ac      	cmp	ip, r5
 800bde4:	bf38      	it	cc
 800bde6:	2200      	movcc	r2, #0
 800bde8:	441a      	add	r2, r3
 800bdea:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800bdee:	b17b      	cbz	r3, 800be10 <__mdiff+0x108>
 800bdf0:	6107      	str	r7, [r0, #16]
 800bdf2:	e7a3      	b.n	800bd3c <__mdiff+0x34>
 800bdf4:	f856 8b04 	ldr.w	r8, [r6], #4
 800bdf8:	fa11 f288 	uxtah	r2, r1, r8
 800bdfc:	1414      	asrs	r4, r2, #16
 800bdfe:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800be02:	b292      	uxth	r2, r2
 800be04:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800be08:	f84e 2b04 	str.w	r2, [lr], #4
 800be0c:	1421      	asrs	r1, r4, #16
 800be0e:	e7e0      	b.n	800bdd2 <__mdiff+0xca>
 800be10:	3f01      	subs	r7, #1
 800be12:	e7ea      	b.n	800bdea <__mdiff+0xe2>
 800be14:	0800cd6b 	.word	0x0800cd6b
 800be18:	0800cd7c 	.word	0x0800cd7c

0800be1c <__d2b>:
 800be1c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800be20:	4689      	mov	r9, r1
 800be22:	2101      	movs	r1, #1
 800be24:	ec57 6b10 	vmov	r6, r7, d0
 800be28:	4690      	mov	r8, r2
 800be2a:	f7ff fccf 	bl	800b7cc <_Balloc>
 800be2e:	4604      	mov	r4, r0
 800be30:	b930      	cbnz	r0, 800be40 <__d2b+0x24>
 800be32:	4602      	mov	r2, r0
 800be34:	4b25      	ldr	r3, [pc, #148]	; (800becc <__d2b+0xb0>)
 800be36:	4826      	ldr	r0, [pc, #152]	; (800bed0 <__d2b+0xb4>)
 800be38:	f240 310a 	movw	r1, #778	; 0x30a
 800be3c:	f000 fa1a 	bl	800c274 <__assert_func>
 800be40:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800be44:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800be48:	bb35      	cbnz	r5, 800be98 <__d2b+0x7c>
 800be4a:	2e00      	cmp	r6, #0
 800be4c:	9301      	str	r3, [sp, #4]
 800be4e:	d028      	beq.n	800bea2 <__d2b+0x86>
 800be50:	4668      	mov	r0, sp
 800be52:	9600      	str	r6, [sp, #0]
 800be54:	f7ff fd82 	bl	800b95c <__lo0bits>
 800be58:	9900      	ldr	r1, [sp, #0]
 800be5a:	b300      	cbz	r0, 800be9e <__d2b+0x82>
 800be5c:	9a01      	ldr	r2, [sp, #4]
 800be5e:	f1c0 0320 	rsb	r3, r0, #32
 800be62:	fa02 f303 	lsl.w	r3, r2, r3
 800be66:	430b      	orrs	r3, r1
 800be68:	40c2      	lsrs	r2, r0
 800be6a:	6163      	str	r3, [r4, #20]
 800be6c:	9201      	str	r2, [sp, #4]
 800be6e:	9b01      	ldr	r3, [sp, #4]
 800be70:	61a3      	str	r3, [r4, #24]
 800be72:	2b00      	cmp	r3, #0
 800be74:	bf14      	ite	ne
 800be76:	2202      	movne	r2, #2
 800be78:	2201      	moveq	r2, #1
 800be7a:	6122      	str	r2, [r4, #16]
 800be7c:	b1d5      	cbz	r5, 800beb4 <__d2b+0x98>
 800be7e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800be82:	4405      	add	r5, r0
 800be84:	f8c9 5000 	str.w	r5, [r9]
 800be88:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800be8c:	f8c8 0000 	str.w	r0, [r8]
 800be90:	4620      	mov	r0, r4
 800be92:	b003      	add	sp, #12
 800be94:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be98:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800be9c:	e7d5      	b.n	800be4a <__d2b+0x2e>
 800be9e:	6161      	str	r1, [r4, #20]
 800bea0:	e7e5      	b.n	800be6e <__d2b+0x52>
 800bea2:	a801      	add	r0, sp, #4
 800bea4:	f7ff fd5a 	bl	800b95c <__lo0bits>
 800bea8:	9b01      	ldr	r3, [sp, #4]
 800beaa:	6163      	str	r3, [r4, #20]
 800beac:	2201      	movs	r2, #1
 800beae:	6122      	str	r2, [r4, #16]
 800beb0:	3020      	adds	r0, #32
 800beb2:	e7e3      	b.n	800be7c <__d2b+0x60>
 800beb4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800beb8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bebc:	f8c9 0000 	str.w	r0, [r9]
 800bec0:	6918      	ldr	r0, [r3, #16]
 800bec2:	f7ff fd2b 	bl	800b91c <__hi0bits>
 800bec6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800beca:	e7df      	b.n	800be8c <__d2b+0x70>
 800becc:	0800cd6b 	.word	0x0800cd6b
 800bed0:	0800cd7c 	.word	0x0800cd7c

0800bed4 <_calloc_r>:
 800bed4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bed6:	fba1 2402 	umull	r2, r4, r1, r2
 800beda:	b94c      	cbnz	r4, 800bef0 <_calloc_r+0x1c>
 800bedc:	4611      	mov	r1, r2
 800bede:	9201      	str	r2, [sp, #4]
 800bee0:	f7fd ff2e 	bl	8009d40 <_malloc_r>
 800bee4:	9a01      	ldr	r2, [sp, #4]
 800bee6:	4605      	mov	r5, r0
 800bee8:	b930      	cbnz	r0, 800bef8 <_calloc_r+0x24>
 800beea:	4628      	mov	r0, r5
 800beec:	b003      	add	sp, #12
 800beee:	bd30      	pop	{r4, r5, pc}
 800bef0:	220c      	movs	r2, #12
 800bef2:	6002      	str	r2, [r0, #0]
 800bef4:	2500      	movs	r5, #0
 800bef6:	e7f8      	b.n	800beea <_calloc_r+0x16>
 800bef8:	4621      	mov	r1, r4
 800befa:	f7fd fef8 	bl	8009cee <memset>
 800befe:	e7f4      	b.n	800beea <_calloc_r+0x16>

0800bf00 <_free_r>:
 800bf00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bf02:	2900      	cmp	r1, #0
 800bf04:	d044      	beq.n	800bf90 <_free_r+0x90>
 800bf06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf0a:	9001      	str	r0, [sp, #4]
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	f1a1 0404 	sub.w	r4, r1, #4
 800bf12:	bfb8      	it	lt
 800bf14:	18e4      	addlt	r4, r4, r3
 800bf16:	f7ff fc4d 	bl	800b7b4 <__malloc_lock>
 800bf1a:	4a1e      	ldr	r2, [pc, #120]	; (800bf94 <_free_r+0x94>)
 800bf1c:	9801      	ldr	r0, [sp, #4]
 800bf1e:	6813      	ldr	r3, [r2, #0]
 800bf20:	b933      	cbnz	r3, 800bf30 <_free_r+0x30>
 800bf22:	6063      	str	r3, [r4, #4]
 800bf24:	6014      	str	r4, [r2, #0]
 800bf26:	b003      	add	sp, #12
 800bf28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bf2c:	f7ff bc48 	b.w	800b7c0 <__malloc_unlock>
 800bf30:	42a3      	cmp	r3, r4
 800bf32:	d908      	bls.n	800bf46 <_free_r+0x46>
 800bf34:	6825      	ldr	r5, [r4, #0]
 800bf36:	1961      	adds	r1, r4, r5
 800bf38:	428b      	cmp	r3, r1
 800bf3a:	bf01      	itttt	eq
 800bf3c:	6819      	ldreq	r1, [r3, #0]
 800bf3e:	685b      	ldreq	r3, [r3, #4]
 800bf40:	1949      	addeq	r1, r1, r5
 800bf42:	6021      	streq	r1, [r4, #0]
 800bf44:	e7ed      	b.n	800bf22 <_free_r+0x22>
 800bf46:	461a      	mov	r2, r3
 800bf48:	685b      	ldr	r3, [r3, #4]
 800bf4a:	b10b      	cbz	r3, 800bf50 <_free_r+0x50>
 800bf4c:	42a3      	cmp	r3, r4
 800bf4e:	d9fa      	bls.n	800bf46 <_free_r+0x46>
 800bf50:	6811      	ldr	r1, [r2, #0]
 800bf52:	1855      	adds	r5, r2, r1
 800bf54:	42a5      	cmp	r5, r4
 800bf56:	d10b      	bne.n	800bf70 <_free_r+0x70>
 800bf58:	6824      	ldr	r4, [r4, #0]
 800bf5a:	4421      	add	r1, r4
 800bf5c:	1854      	adds	r4, r2, r1
 800bf5e:	42a3      	cmp	r3, r4
 800bf60:	6011      	str	r1, [r2, #0]
 800bf62:	d1e0      	bne.n	800bf26 <_free_r+0x26>
 800bf64:	681c      	ldr	r4, [r3, #0]
 800bf66:	685b      	ldr	r3, [r3, #4]
 800bf68:	6053      	str	r3, [r2, #4]
 800bf6a:	4421      	add	r1, r4
 800bf6c:	6011      	str	r1, [r2, #0]
 800bf6e:	e7da      	b.n	800bf26 <_free_r+0x26>
 800bf70:	d902      	bls.n	800bf78 <_free_r+0x78>
 800bf72:	230c      	movs	r3, #12
 800bf74:	6003      	str	r3, [r0, #0]
 800bf76:	e7d6      	b.n	800bf26 <_free_r+0x26>
 800bf78:	6825      	ldr	r5, [r4, #0]
 800bf7a:	1961      	adds	r1, r4, r5
 800bf7c:	428b      	cmp	r3, r1
 800bf7e:	bf04      	itt	eq
 800bf80:	6819      	ldreq	r1, [r3, #0]
 800bf82:	685b      	ldreq	r3, [r3, #4]
 800bf84:	6063      	str	r3, [r4, #4]
 800bf86:	bf04      	itt	eq
 800bf88:	1949      	addeq	r1, r1, r5
 800bf8a:	6021      	streq	r1, [r4, #0]
 800bf8c:	6054      	str	r4, [r2, #4]
 800bf8e:	e7ca      	b.n	800bf26 <_free_r+0x26>
 800bf90:	b003      	add	sp, #12
 800bf92:	bd30      	pop	{r4, r5, pc}
 800bf94:	20003290 	.word	0x20003290

0800bf98 <__ssputs_r>:
 800bf98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf9c:	688e      	ldr	r6, [r1, #8]
 800bf9e:	429e      	cmp	r6, r3
 800bfa0:	4682      	mov	sl, r0
 800bfa2:	460c      	mov	r4, r1
 800bfa4:	4690      	mov	r8, r2
 800bfa6:	461f      	mov	r7, r3
 800bfa8:	d838      	bhi.n	800c01c <__ssputs_r+0x84>
 800bfaa:	898a      	ldrh	r2, [r1, #12]
 800bfac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bfb0:	d032      	beq.n	800c018 <__ssputs_r+0x80>
 800bfb2:	6825      	ldr	r5, [r4, #0]
 800bfb4:	6909      	ldr	r1, [r1, #16]
 800bfb6:	eba5 0901 	sub.w	r9, r5, r1
 800bfba:	6965      	ldr	r5, [r4, #20]
 800bfbc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bfc0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bfc4:	3301      	adds	r3, #1
 800bfc6:	444b      	add	r3, r9
 800bfc8:	106d      	asrs	r5, r5, #1
 800bfca:	429d      	cmp	r5, r3
 800bfcc:	bf38      	it	cc
 800bfce:	461d      	movcc	r5, r3
 800bfd0:	0553      	lsls	r3, r2, #21
 800bfd2:	d531      	bpl.n	800c038 <__ssputs_r+0xa0>
 800bfd4:	4629      	mov	r1, r5
 800bfd6:	f7fd feb3 	bl	8009d40 <_malloc_r>
 800bfda:	4606      	mov	r6, r0
 800bfdc:	b950      	cbnz	r0, 800bff4 <__ssputs_r+0x5c>
 800bfde:	230c      	movs	r3, #12
 800bfe0:	f8ca 3000 	str.w	r3, [sl]
 800bfe4:	89a3      	ldrh	r3, [r4, #12]
 800bfe6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bfea:	81a3      	strh	r3, [r4, #12]
 800bfec:	f04f 30ff 	mov.w	r0, #4294967295
 800bff0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bff4:	6921      	ldr	r1, [r4, #16]
 800bff6:	464a      	mov	r2, r9
 800bff8:	f7fd fe6b 	bl	8009cd2 <memcpy>
 800bffc:	89a3      	ldrh	r3, [r4, #12]
 800bffe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c002:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c006:	81a3      	strh	r3, [r4, #12]
 800c008:	6126      	str	r6, [r4, #16]
 800c00a:	6165      	str	r5, [r4, #20]
 800c00c:	444e      	add	r6, r9
 800c00e:	eba5 0509 	sub.w	r5, r5, r9
 800c012:	6026      	str	r6, [r4, #0]
 800c014:	60a5      	str	r5, [r4, #8]
 800c016:	463e      	mov	r6, r7
 800c018:	42be      	cmp	r6, r7
 800c01a:	d900      	bls.n	800c01e <__ssputs_r+0x86>
 800c01c:	463e      	mov	r6, r7
 800c01e:	6820      	ldr	r0, [r4, #0]
 800c020:	4632      	mov	r2, r6
 800c022:	4641      	mov	r1, r8
 800c024:	f000 f968 	bl	800c2f8 <memmove>
 800c028:	68a3      	ldr	r3, [r4, #8]
 800c02a:	1b9b      	subs	r3, r3, r6
 800c02c:	60a3      	str	r3, [r4, #8]
 800c02e:	6823      	ldr	r3, [r4, #0]
 800c030:	4433      	add	r3, r6
 800c032:	6023      	str	r3, [r4, #0]
 800c034:	2000      	movs	r0, #0
 800c036:	e7db      	b.n	800bff0 <__ssputs_r+0x58>
 800c038:	462a      	mov	r2, r5
 800c03a:	f000 f977 	bl	800c32c <_realloc_r>
 800c03e:	4606      	mov	r6, r0
 800c040:	2800      	cmp	r0, #0
 800c042:	d1e1      	bne.n	800c008 <__ssputs_r+0x70>
 800c044:	6921      	ldr	r1, [r4, #16]
 800c046:	4650      	mov	r0, sl
 800c048:	f7ff ff5a 	bl	800bf00 <_free_r>
 800c04c:	e7c7      	b.n	800bfde <__ssputs_r+0x46>
	...

0800c050 <_svfiprintf_r>:
 800c050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c054:	4698      	mov	r8, r3
 800c056:	898b      	ldrh	r3, [r1, #12]
 800c058:	061b      	lsls	r3, r3, #24
 800c05a:	b09d      	sub	sp, #116	; 0x74
 800c05c:	4607      	mov	r7, r0
 800c05e:	460d      	mov	r5, r1
 800c060:	4614      	mov	r4, r2
 800c062:	d50e      	bpl.n	800c082 <_svfiprintf_r+0x32>
 800c064:	690b      	ldr	r3, [r1, #16]
 800c066:	b963      	cbnz	r3, 800c082 <_svfiprintf_r+0x32>
 800c068:	2140      	movs	r1, #64	; 0x40
 800c06a:	f7fd fe69 	bl	8009d40 <_malloc_r>
 800c06e:	6028      	str	r0, [r5, #0]
 800c070:	6128      	str	r0, [r5, #16]
 800c072:	b920      	cbnz	r0, 800c07e <_svfiprintf_r+0x2e>
 800c074:	230c      	movs	r3, #12
 800c076:	603b      	str	r3, [r7, #0]
 800c078:	f04f 30ff 	mov.w	r0, #4294967295
 800c07c:	e0d1      	b.n	800c222 <_svfiprintf_r+0x1d2>
 800c07e:	2340      	movs	r3, #64	; 0x40
 800c080:	616b      	str	r3, [r5, #20]
 800c082:	2300      	movs	r3, #0
 800c084:	9309      	str	r3, [sp, #36]	; 0x24
 800c086:	2320      	movs	r3, #32
 800c088:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c08c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c090:	2330      	movs	r3, #48	; 0x30
 800c092:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c23c <_svfiprintf_r+0x1ec>
 800c096:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c09a:	f04f 0901 	mov.w	r9, #1
 800c09e:	4623      	mov	r3, r4
 800c0a0:	469a      	mov	sl, r3
 800c0a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c0a6:	b10a      	cbz	r2, 800c0ac <_svfiprintf_r+0x5c>
 800c0a8:	2a25      	cmp	r2, #37	; 0x25
 800c0aa:	d1f9      	bne.n	800c0a0 <_svfiprintf_r+0x50>
 800c0ac:	ebba 0b04 	subs.w	fp, sl, r4
 800c0b0:	d00b      	beq.n	800c0ca <_svfiprintf_r+0x7a>
 800c0b2:	465b      	mov	r3, fp
 800c0b4:	4622      	mov	r2, r4
 800c0b6:	4629      	mov	r1, r5
 800c0b8:	4638      	mov	r0, r7
 800c0ba:	f7ff ff6d 	bl	800bf98 <__ssputs_r>
 800c0be:	3001      	adds	r0, #1
 800c0c0:	f000 80aa 	beq.w	800c218 <_svfiprintf_r+0x1c8>
 800c0c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c0c6:	445a      	add	r2, fp
 800c0c8:	9209      	str	r2, [sp, #36]	; 0x24
 800c0ca:	f89a 3000 	ldrb.w	r3, [sl]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	f000 80a2 	beq.w	800c218 <_svfiprintf_r+0x1c8>
 800c0d4:	2300      	movs	r3, #0
 800c0d6:	f04f 32ff 	mov.w	r2, #4294967295
 800c0da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c0de:	f10a 0a01 	add.w	sl, sl, #1
 800c0e2:	9304      	str	r3, [sp, #16]
 800c0e4:	9307      	str	r3, [sp, #28]
 800c0e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c0ea:	931a      	str	r3, [sp, #104]	; 0x68
 800c0ec:	4654      	mov	r4, sl
 800c0ee:	2205      	movs	r2, #5
 800c0f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0f4:	4851      	ldr	r0, [pc, #324]	; (800c23c <_svfiprintf_r+0x1ec>)
 800c0f6:	f7f4 f87b 	bl	80001f0 <memchr>
 800c0fa:	9a04      	ldr	r2, [sp, #16]
 800c0fc:	b9d8      	cbnz	r0, 800c136 <_svfiprintf_r+0xe6>
 800c0fe:	06d0      	lsls	r0, r2, #27
 800c100:	bf44      	itt	mi
 800c102:	2320      	movmi	r3, #32
 800c104:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c108:	0711      	lsls	r1, r2, #28
 800c10a:	bf44      	itt	mi
 800c10c:	232b      	movmi	r3, #43	; 0x2b
 800c10e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c112:	f89a 3000 	ldrb.w	r3, [sl]
 800c116:	2b2a      	cmp	r3, #42	; 0x2a
 800c118:	d015      	beq.n	800c146 <_svfiprintf_r+0xf6>
 800c11a:	9a07      	ldr	r2, [sp, #28]
 800c11c:	4654      	mov	r4, sl
 800c11e:	2000      	movs	r0, #0
 800c120:	f04f 0c0a 	mov.w	ip, #10
 800c124:	4621      	mov	r1, r4
 800c126:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c12a:	3b30      	subs	r3, #48	; 0x30
 800c12c:	2b09      	cmp	r3, #9
 800c12e:	d94e      	bls.n	800c1ce <_svfiprintf_r+0x17e>
 800c130:	b1b0      	cbz	r0, 800c160 <_svfiprintf_r+0x110>
 800c132:	9207      	str	r2, [sp, #28]
 800c134:	e014      	b.n	800c160 <_svfiprintf_r+0x110>
 800c136:	eba0 0308 	sub.w	r3, r0, r8
 800c13a:	fa09 f303 	lsl.w	r3, r9, r3
 800c13e:	4313      	orrs	r3, r2
 800c140:	9304      	str	r3, [sp, #16]
 800c142:	46a2      	mov	sl, r4
 800c144:	e7d2      	b.n	800c0ec <_svfiprintf_r+0x9c>
 800c146:	9b03      	ldr	r3, [sp, #12]
 800c148:	1d19      	adds	r1, r3, #4
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	9103      	str	r1, [sp, #12]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	bfbb      	ittet	lt
 800c152:	425b      	neglt	r3, r3
 800c154:	f042 0202 	orrlt.w	r2, r2, #2
 800c158:	9307      	strge	r3, [sp, #28]
 800c15a:	9307      	strlt	r3, [sp, #28]
 800c15c:	bfb8      	it	lt
 800c15e:	9204      	strlt	r2, [sp, #16]
 800c160:	7823      	ldrb	r3, [r4, #0]
 800c162:	2b2e      	cmp	r3, #46	; 0x2e
 800c164:	d10c      	bne.n	800c180 <_svfiprintf_r+0x130>
 800c166:	7863      	ldrb	r3, [r4, #1]
 800c168:	2b2a      	cmp	r3, #42	; 0x2a
 800c16a:	d135      	bne.n	800c1d8 <_svfiprintf_r+0x188>
 800c16c:	9b03      	ldr	r3, [sp, #12]
 800c16e:	1d1a      	adds	r2, r3, #4
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	9203      	str	r2, [sp, #12]
 800c174:	2b00      	cmp	r3, #0
 800c176:	bfb8      	it	lt
 800c178:	f04f 33ff 	movlt.w	r3, #4294967295
 800c17c:	3402      	adds	r4, #2
 800c17e:	9305      	str	r3, [sp, #20]
 800c180:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c24c <_svfiprintf_r+0x1fc>
 800c184:	7821      	ldrb	r1, [r4, #0]
 800c186:	2203      	movs	r2, #3
 800c188:	4650      	mov	r0, sl
 800c18a:	f7f4 f831 	bl	80001f0 <memchr>
 800c18e:	b140      	cbz	r0, 800c1a2 <_svfiprintf_r+0x152>
 800c190:	2340      	movs	r3, #64	; 0x40
 800c192:	eba0 000a 	sub.w	r0, r0, sl
 800c196:	fa03 f000 	lsl.w	r0, r3, r0
 800c19a:	9b04      	ldr	r3, [sp, #16]
 800c19c:	4303      	orrs	r3, r0
 800c19e:	3401      	adds	r4, #1
 800c1a0:	9304      	str	r3, [sp, #16]
 800c1a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1a6:	4826      	ldr	r0, [pc, #152]	; (800c240 <_svfiprintf_r+0x1f0>)
 800c1a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c1ac:	2206      	movs	r2, #6
 800c1ae:	f7f4 f81f 	bl	80001f0 <memchr>
 800c1b2:	2800      	cmp	r0, #0
 800c1b4:	d038      	beq.n	800c228 <_svfiprintf_r+0x1d8>
 800c1b6:	4b23      	ldr	r3, [pc, #140]	; (800c244 <_svfiprintf_r+0x1f4>)
 800c1b8:	bb1b      	cbnz	r3, 800c202 <_svfiprintf_r+0x1b2>
 800c1ba:	9b03      	ldr	r3, [sp, #12]
 800c1bc:	3307      	adds	r3, #7
 800c1be:	f023 0307 	bic.w	r3, r3, #7
 800c1c2:	3308      	adds	r3, #8
 800c1c4:	9303      	str	r3, [sp, #12]
 800c1c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1c8:	4433      	add	r3, r6
 800c1ca:	9309      	str	r3, [sp, #36]	; 0x24
 800c1cc:	e767      	b.n	800c09e <_svfiprintf_r+0x4e>
 800c1ce:	fb0c 3202 	mla	r2, ip, r2, r3
 800c1d2:	460c      	mov	r4, r1
 800c1d4:	2001      	movs	r0, #1
 800c1d6:	e7a5      	b.n	800c124 <_svfiprintf_r+0xd4>
 800c1d8:	2300      	movs	r3, #0
 800c1da:	3401      	adds	r4, #1
 800c1dc:	9305      	str	r3, [sp, #20]
 800c1de:	4619      	mov	r1, r3
 800c1e0:	f04f 0c0a 	mov.w	ip, #10
 800c1e4:	4620      	mov	r0, r4
 800c1e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c1ea:	3a30      	subs	r2, #48	; 0x30
 800c1ec:	2a09      	cmp	r2, #9
 800c1ee:	d903      	bls.n	800c1f8 <_svfiprintf_r+0x1a8>
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d0c5      	beq.n	800c180 <_svfiprintf_r+0x130>
 800c1f4:	9105      	str	r1, [sp, #20]
 800c1f6:	e7c3      	b.n	800c180 <_svfiprintf_r+0x130>
 800c1f8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c1fc:	4604      	mov	r4, r0
 800c1fe:	2301      	movs	r3, #1
 800c200:	e7f0      	b.n	800c1e4 <_svfiprintf_r+0x194>
 800c202:	ab03      	add	r3, sp, #12
 800c204:	9300      	str	r3, [sp, #0]
 800c206:	462a      	mov	r2, r5
 800c208:	4b0f      	ldr	r3, [pc, #60]	; (800c248 <_svfiprintf_r+0x1f8>)
 800c20a:	a904      	add	r1, sp, #16
 800c20c:	4638      	mov	r0, r7
 800c20e:	f7fd feab 	bl	8009f68 <_printf_float>
 800c212:	1c42      	adds	r2, r0, #1
 800c214:	4606      	mov	r6, r0
 800c216:	d1d6      	bne.n	800c1c6 <_svfiprintf_r+0x176>
 800c218:	89ab      	ldrh	r3, [r5, #12]
 800c21a:	065b      	lsls	r3, r3, #25
 800c21c:	f53f af2c 	bmi.w	800c078 <_svfiprintf_r+0x28>
 800c220:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c222:	b01d      	add	sp, #116	; 0x74
 800c224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c228:	ab03      	add	r3, sp, #12
 800c22a:	9300      	str	r3, [sp, #0]
 800c22c:	462a      	mov	r2, r5
 800c22e:	4b06      	ldr	r3, [pc, #24]	; (800c248 <_svfiprintf_r+0x1f8>)
 800c230:	a904      	add	r1, sp, #16
 800c232:	4638      	mov	r0, r7
 800c234:	f7fe f93c 	bl	800a4b0 <_printf_i>
 800c238:	e7eb      	b.n	800c212 <_svfiprintf_r+0x1c2>
 800c23a:	bf00      	nop
 800c23c:	0800ced4 	.word	0x0800ced4
 800c240:	0800cede 	.word	0x0800cede
 800c244:	08009f69 	.word	0x08009f69
 800c248:	0800bf99 	.word	0x0800bf99
 800c24c:	0800ceda 	.word	0x0800ceda

0800c250 <_read_r>:
 800c250:	b538      	push	{r3, r4, r5, lr}
 800c252:	4d07      	ldr	r5, [pc, #28]	; (800c270 <_read_r+0x20>)
 800c254:	4604      	mov	r4, r0
 800c256:	4608      	mov	r0, r1
 800c258:	4611      	mov	r1, r2
 800c25a:	2200      	movs	r2, #0
 800c25c:	602a      	str	r2, [r5, #0]
 800c25e:	461a      	mov	r2, r3
 800c260:	f7f5 ff64 	bl	800212c <_read>
 800c264:	1c43      	adds	r3, r0, #1
 800c266:	d102      	bne.n	800c26e <_read_r+0x1e>
 800c268:	682b      	ldr	r3, [r5, #0]
 800c26a:	b103      	cbz	r3, 800c26e <_read_r+0x1e>
 800c26c:	6023      	str	r3, [r4, #0]
 800c26e:	bd38      	pop	{r3, r4, r5, pc}
 800c270:	20003298 	.word	0x20003298

0800c274 <__assert_func>:
 800c274:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c276:	4614      	mov	r4, r2
 800c278:	461a      	mov	r2, r3
 800c27a:	4b09      	ldr	r3, [pc, #36]	; (800c2a0 <__assert_func+0x2c>)
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	4605      	mov	r5, r0
 800c280:	68d8      	ldr	r0, [r3, #12]
 800c282:	b14c      	cbz	r4, 800c298 <__assert_func+0x24>
 800c284:	4b07      	ldr	r3, [pc, #28]	; (800c2a4 <__assert_func+0x30>)
 800c286:	9100      	str	r1, [sp, #0]
 800c288:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c28c:	4906      	ldr	r1, [pc, #24]	; (800c2a8 <__assert_func+0x34>)
 800c28e:	462b      	mov	r3, r5
 800c290:	f000 f80e 	bl	800c2b0 <fiprintf>
 800c294:	f000 faa0 	bl	800c7d8 <abort>
 800c298:	4b04      	ldr	r3, [pc, #16]	; (800c2ac <__assert_func+0x38>)
 800c29a:	461c      	mov	r4, r3
 800c29c:	e7f3      	b.n	800c286 <__assert_func+0x12>
 800c29e:	bf00      	nop
 800c2a0:	20000010 	.word	0x20000010
 800c2a4:	0800cee5 	.word	0x0800cee5
 800c2a8:	0800cef2 	.word	0x0800cef2
 800c2ac:	0800cf20 	.word	0x0800cf20

0800c2b0 <fiprintf>:
 800c2b0:	b40e      	push	{r1, r2, r3}
 800c2b2:	b503      	push	{r0, r1, lr}
 800c2b4:	4601      	mov	r1, r0
 800c2b6:	ab03      	add	r3, sp, #12
 800c2b8:	4805      	ldr	r0, [pc, #20]	; (800c2d0 <fiprintf+0x20>)
 800c2ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2be:	6800      	ldr	r0, [r0, #0]
 800c2c0:	9301      	str	r3, [sp, #4]
 800c2c2:	f000 f88b 	bl	800c3dc <_vfiprintf_r>
 800c2c6:	b002      	add	sp, #8
 800c2c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800c2cc:	b003      	add	sp, #12
 800c2ce:	4770      	bx	lr
 800c2d0:	20000010 	.word	0x20000010

0800c2d4 <__ascii_mbtowc>:
 800c2d4:	b082      	sub	sp, #8
 800c2d6:	b901      	cbnz	r1, 800c2da <__ascii_mbtowc+0x6>
 800c2d8:	a901      	add	r1, sp, #4
 800c2da:	b142      	cbz	r2, 800c2ee <__ascii_mbtowc+0x1a>
 800c2dc:	b14b      	cbz	r3, 800c2f2 <__ascii_mbtowc+0x1e>
 800c2de:	7813      	ldrb	r3, [r2, #0]
 800c2e0:	600b      	str	r3, [r1, #0]
 800c2e2:	7812      	ldrb	r2, [r2, #0]
 800c2e4:	1e10      	subs	r0, r2, #0
 800c2e6:	bf18      	it	ne
 800c2e8:	2001      	movne	r0, #1
 800c2ea:	b002      	add	sp, #8
 800c2ec:	4770      	bx	lr
 800c2ee:	4610      	mov	r0, r2
 800c2f0:	e7fb      	b.n	800c2ea <__ascii_mbtowc+0x16>
 800c2f2:	f06f 0001 	mvn.w	r0, #1
 800c2f6:	e7f8      	b.n	800c2ea <__ascii_mbtowc+0x16>

0800c2f8 <memmove>:
 800c2f8:	4288      	cmp	r0, r1
 800c2fa:	b510      	push	{r4, lr}
 800c2fc:	eb01 0402 	add.w	r4, r1, r2
 800c300:	d902      	bls.n	800c308 <memmove+0x10>
 800c302:	4284      	cmp	r4, r0
 800c304:	4623      	mov	r3, r4
 800c306:	d807      	bhi.n	800c318 <memmove+0x20>
 800c308:	1e43      	subs	r3, r0, #1
 800c30a:	42a1      	cmp	r1, r4
 800c30c:	d008      	beq.n	800c320 <memmove+0x28>
 800c30e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c312:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c316:	e7f8      	b.n	800c30a <memmove+0x12>
 800c318:	4402      	add	r2, r0
 800c31a:	4601      	mov	r1, r0
 800c31c:	428a      	cmp	r2, r1
 800c31e:	d100      	bne.n	800c322 <memmove+0x2a>
 800c320:	bd10      	pop	{r4, pc}
 800c322:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c326:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c32a:	e7f7      	b.n	800c31c <memmove+0x24>

0800c32c <_realloc_r>:
 800c32c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c330:	4680      	mov	r8, r0
 800c332:	4614      	mov	r4, r2
 800c334:	460e      	mov	r6, r1
 800c336:	b921      	cbnz	r1, 800c342 <_realloc_r+0x16>
 800c338:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c33c:	4611      	mov	r1, r2
 800c33e:	f7fd bcff 	b.w	8009d40 <_malloc_r>
 800c342:	b92a      	cbnz	r2, 800c350 <_realloc_r+0x24>
 800c344:	f7ff fddc 	bl	800bf00 <_free_r>
 800c348:	4625      	mov	r5, r4
 800c34a:	4628      	mov	r0, r5
 800c34c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c350:	f000 faae 	bl	800c8b0 <_malloc_usable_size_r>
 800c354:	4284      	cmp	r4, r0
 800c356:	4607      	mov	r7, r0
 800c358:	d802      	bhi.n	800c360 <_realloc_r+0x34>
 800c35a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c35e:	d812      	bhi.n	800c386 <_realloc_r+0x5a>
 800c360:	4621      	mov	r1, r4
 800c362:	4640      	mov	r0, r8
 800c364:	f7fd fcec 	bl	8009d40 <_malloc_r>
 800c368:	4605      	mov	r5, r0
 800c36a:	2800      	cmp	r0, #0
 800c36c:	d0ed      	beq.n	800c34a <_realloc_r+0x1e>
 800c36e:	42bc      	cmp	r4, r7
 800c370:	4622      	mov	r2, r4
 800c372:	4631      	mov	r1, r6
 800c374:	bf28      	it	cs
 800c376:	463a      	movcs	r2, r7
 800c378:	f7fd fcab 	bl	8009cd2 <memcpy>
 800c37c:	4631      	mov	r1, r6
 800c37e:	4640      	mov	r0, r8
 800c380:	f7ff fdbe 	bl	800bf00 <_free_r>
 800c384:	e7e1      	b.n	800c34a <_realloc_r+0x1e>
 800c386:	4635      	mov	r5, r6
 800c388:	e7df      	b.n	800c34a <_realloc_r+0x1e>

0800c38a <__sfputc_r>:
 800c38a:	6893      	ldr	r3, [r2, #8]
 800c38c:	3b01      	subs	r3, #1
 800c38e:	2b00      	cmp	r3, #0
 800c390:	b410      	push	{r4}
 800c392:	6093      	str	r3, [r2, #8]
 800c394:	da08      	bge.n	800c3a8 <__sfputc_r+0x1e>
 800c396:	6994      	ldr	r4, [r2, #24]
 800c398:	42a3      	cmp	r3, r4
 800c39a:	db01      	blt.n	800c3a0 <__sfputc_r+0x16>
 800c39c:	290a      	cmp	r1, #10
 800c39e:	d103      	bne.n	800c3a8 <__sfputc_r+0x1e>
 800c3a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c3a4:	f000 b94a 	b.w	800c63c <__swbuf_r>
 800c3a8:	6813      	ldr	r3, [r2, #0]
 800c3aa:	1c58      	adds	r0, r3, #1
 800c3ac:	6010      	str	r0, [r2, #0]
 800c3ae:	7019      	strb	r1, [r3, #0]
 800c3b0:	4608      	mov	r0, r1
 800c3b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c3b6:	4770      	bx	lr

0800c3b8 <__sfputs_r>:
 800c3b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3ba:	4606      	mov	r6, r0
 800c3bc:	460f      	mov	r7, r1
 800c3be:	4614      	mov	r4, r2
 800c3c0:	18d5      	adds	r5, r2, r3
 800c3c2:	42ac      	cmp	r4, r5
 800c3c4:	d101      	bne.n	800c3ca <__sfputs_r+0x12>
 800c3c6:	2000      	movs	r0, #0
 800c3c8:	e007      	b.n	800c3da <__sfputs_r+0x22>
 800c3ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3ce:	463a      	mov	r2, r7
 800c3d0:	4630      	mov	r0, r6
 800c3d2:	f7ff ffda 	bl	800c38a <__sfputc_r>
 800c3d6:	1c43      	adds	r3, r0, #1
 800c3d8:	d1f3      	bne.n	800c3c2 <__sfputs_r+0xa>
 800c3da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c3dc <_vfiprintf_r>:
 800c3dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3e0:	460d      	mov	r5, r1
 800c3e2:	b09d      	sub	sp, #116	; 0x74
 800c3e4:	4614      	mov	r4, r2
 800c3e6:	4698      	mov	r8, r3
 800c3e8:	4606      	mov	r6, r0
 800c3ea:	b118      	cbz	r0, 800c3f4 <_vfiprintf_r+0x18>
 800c3ec:	6983      	ldr	r3, [r0, #24]
 800c3ee:	b90b      	cbnz	r3, 800c3f4 <_vfiprintf_r+0x18>
 800c3f0:	f7fd fbaa 	bl	8009b48 <__sinit>
 800c3f4:	4b89      	ldr	r3, [pc, #548]	; (800c61c <_vfiprintf_r+0x240>)
 800c3f6:	429d      	cmp	r5, r3
 800c3f8:	d11b      	bne.n	800c432 <_vfiprintf_r+0x56>
 800c3fa:	6875      	ldr	r5, [r6, #4]
 800c3fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c3fe:	07d9      	lsls	r1, r3, #31
 800c400:	d405      	bmi.n	800c40e <_vfiprintf_r+0x32>
 800c402:	89ab      	ldrh	r3, [r5, #12]
 800c404:	059a      	lsls	r2, r3, #22
 800c406:	d402      	bmi.n	800c40e <_vfiprintf_r+0x32>
 800c408:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c40a:	f7fd fc60 	bl	8009cce <__retarget_lock_acquire_recursive>
 800c40e:	89ab      	ldrh	r3, [r5, #12]
 800c410:	071b      	lsls	r3, r3, #28
 800c412:	d501      	bpl.n	800c418 <_vfiprintf_r+0x3c>
 800c414:	692b      	ldr	r3, [r5, #16]
 800c416:	b9eb      	cbnz	r3, 800c454 <_vfiprintf_r+0x78>
 800c418:	4629      	mov	r1, r5
 800c41a:	4630      	mov	r0, r6
 800c41c:	f000 f96e 	bl	800c6fc <__swsetup_r>
 800c420:	b1c0      	cbz	r0, 800c454 <_vfiprintf_r+0x78>
 800c422:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c424:	07dc      	lsls	r4, r3, #31
 800c426:	d50e      	bpl.n	800c446 <_vfiprintf_r+0x6a>
 800c428:	f04f 30ff 	mov.w	r0, #4294967295
 800c42c:	b01d      	add	sp, #116	; 0x74
 800c42e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c432:	4b7b      	ldr	r3, [pc, #492]	; (800c620 <_vfiprintf_r+0x244>)
 800c434:	429d      	cmp	r5, r3
 800c436:	d101      	bne.n	800c43c <_vfiprintf_r+0x60>
 800c438:	68b5      	ldr	r5, [r6, #8]
 800c43a:	e7df      	b.n	800c3fc <_vfiprintf_r+0x20>
 800c43c:	4b79      	ldr	r3, [pc, #484]	; (800c624 <_vfiprintf_r+0x248>)
 800c43e:	429d      	cmp	r5, r3
 800c440:	bf08      	it	eq
 800c442:	68f5      	ldreq	r5, [r6, #12]
 800c444:	e7da      	b.n	800c3fc <_vfiprintf_r+0x20>
 800c446:	89ab      	ldrh	r3, [r5, #12]
 800c448:	0598      	lsls	r0, r3, #22
 800c44a:	d4ed      	bmi.n	800c428 <_vfiprintf_r+0x4c>
 800c44c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c44e:	f7fd fc3f 	bl	8009cd0 <__retarget_lock_release_recursive>
 800c452:	e7e9      	b.n	800c428 <_vfiprintf_r+0x4c>
 800c454:	2300      	movs	r3, #0
 800c456:	9309      	str	r3, [sp, #36]	; 0x24
 800c458:	2320      	movs	r3, #32
 800c45a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c45e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c462:	2330      	movs	r3, #48	; 0x30
 800c464:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c628 <_vfiprintf_r+0x24c>
 800c468:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c46c:	f04f 0901 	mov.w	r9, #1
 800c470:	4623      	mov	r3, r4
 800c472:	469a      	mov	sl, r3
 800c474:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c478:	b10a      	cbz	r2, 800c47e <_vfiprintf_r+0xa2>
 800c47a:	2a25      	cmp	r2, #37	; 0x25
 800c47c:	d1f9      	bne.n	800c472 <_vfiprintf_r+0x96>
 800c47e:	ebba 0b04 	subs.w	fp, sl, r4
 800c482:	d00b      	beq.n	800c49c <_vfiprintf_r+0xc0>
 800c484:	465b      	mov	r3, fp
 800c486:	4622      	mov	r2, r4
 800c488:	4629      	mov	r1, r5
 800c48a:	4630      	mov	r0, r6
 800c48c:	f7ff ff94 	bl	800c3b8 <__sfputs_r>
 800c490:	3001      	adds	r0, #1
 800c492:	f000 80aa 	beq.w	800c5ea <_vfiprintf_r+0x20e>
 800c496:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c498:	445a      	add	r2, fp
 800c49a:	9209      	str	r2, [sp, #36]	; 0x24
 800c49c:	f89a 3000 	ldrb.w	r3, [sl]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	f000 80a2 	beq.w	800c5ea <_vfiprintf_r+0x20e>
 800c4a6:	2300      	movs	r3, #0
 800c4a8:	f04f 32ff 	mov.w	r2, #4294967295
 800c4ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c4b0:	f10a 0a01 	add.w	sl, sl, #1
 800c4b4:	9304      	str	r3, [sp, #16]
 800c4b6:	9307      	str	r3, [sp, #28]
 800c4b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c4bc:	931a      	str	r3, [sp, #104]	; 0x68
 800c4be:	4654      	mov	r4, sl
 800c4c0:	2205      	movs	r2, #5
 800c4c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4c6:	4858      	ldr	r0, [pc, #352]	; (800c628 <_vfiprintf_r+0x24c>)
 800c4c8:	f7f3 fe92 	bl	80001f0 <memchr>
 800c4cc:	9a04      	ldr	r2, [sp, #16]
 800c4ce:	b9d8      	cbnz	r0, 800c508 <_vfiprintf_r+0x12c>
 800c4d0:	06d1      	lsls	r1, r2, #27
 800c4d2:	bf44      	itt	mi
 800c4d4:	2320      	movmi	r3, #32
 800c4d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c4da:	0713      	lsls	r3, r2, #28
 800c4dc:	bf44      	itt	mi
 800c4de:	232b      	movmi	r3, #43	; 0x2b
 800c4e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c4e4:	f89a 3000 	ldrb.w	r3, [sl]
 800c4e8:	2b2a      	cmp	r3, #42	; 0x2a
 800c4ea:	d015      	beq.n	800c518 <_vfiprintf_r+0x13c>
 800c4ec:	9a07      	ldr	r2, [sp, #28]
 800c4ee:	4654      	mov	r4, sl
 800c4f0:	2000      	movs	r0, #0
 800c4f2:	f04f 0c0a 	mov.w	ip, #10
 800c4f6:	4621      	mov	r1, r4
 800c4f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c4fc:	3b30      	subs	r3, #48	; 0x30
 800c4fe:	2b09      	cmp	r3, #9
 800c500:	d94e      	bls.n	800c5a0 <_vfiprintf_r+0x1c4>
 800c502:	b1b0      	cbz	r0, 800c532 <_vfiprintf_r+0x156>
 800c504:	9207      	str	r2, [sp, #28]
 800c506:	e014      	b.n	800c532 <_vfiprintf_r+0x156>
 800c508:	eba0 0308 	sub.w	r3, r0, r8
 800c50c:	fa09 f303 	lsl.w	r3, r9, r3
 800c510:	4313      	orrs	r3, r2
 800c512:	9304      	str	r3, [sp, #16]
 800c514:	46a2      	mov	sl, r4
 800c516:	e7d2      	b.n	800c4be <_vfiprintf_r+0xe2>
 800c518:	9b03      	ldr	r3, [sp, #12]
 800c51a:	1d19      	adds	r1, r3, #4
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	9103      	str	r1, [sp, #12]
 800c520:	2b00      	cmp	r3, #0
 800c522:	bfbb      	ittet	lt
 800c524:	425b      	neglt	r3, r3
 800c526:	f042 0202 	orrlt.w	r2, r2, #2
 800c52a:	9307      	strge	r3, [sp, #28]
 800c52c:	9307      	strlt	r3, [sp, #28]
 800c52e:	bfb8      	it	lt
 800c530:	9204      	strlt	r2, [sp, #16]
 800c532:	7823      	ldrb	r3, [r4, #0]
 800c534:	2b2e      	cmp	r3, #46	; 0x2e
 800c536:	d10c      	bne.n	800c552 <_vfiprintf_r+0x176>
 800c538:	7863      	ldrb	r3, [r4, #1]
 800c53a:	2b2a      	cmp	r3, #42	; 0x2a
 800c53c:	d135      	bne.n	800c5aa <_vfiprintf_r+0x1ce>
 800c53e:	9b03      	ldr	r3, [sp, #12]
 800c540:	1d1a      	adds	r2, r3, #4
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	9203      	str	r2, [sp, #12]
 800c546:	2b00      	cmp	r3, #0
 800c548:	bfb8      	it	lt
 800c54a:	f04f 33ff 	movlt.w	r3, #4294967295
 800c54e:	3402      	adds	r4, #2
 800c550:	9305      	str	r3, [sp, #20]
 800c552:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c638 <_vfiprintf_r+0x25c>
 800c556:	7821      	ldrb	r1, [r4, #0]
 800c558:	2203      	movs	r2, #3
 800c55a:	4650      	mov	r0, sl
 800c55c:	f7f3 fe48 	bl	80001f0 <memchr>
 800c560:	b140      	cbz	r0, 800c574 <_vfiprintf_r+0x198>
 800c562:	2340      	movs	r3, #64	; 0x40
 800c564:	eba0 000a 	sub.w	r0, r0, sl
 800c568:	fa03 f000 	lsl.w	r0, r3, r0
 800c56c:	9b04      	ldr	r3, [sp, #16]
 800c56e:	4303      	orrs	r3, r0
 800c570:	3401      	adds	r4, #1
 800c572:	9304      	str	r3, [sp, #16]
 800c574:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c578:	482c      	ldr	r0, [pc, #176]	; (800c62c <_vfiprintf_r+0x250>)
 800c57a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c57e:	2206      	movs	r2, #6
 800c580:	f7f3 fe36 	bl	80001f0 <memchr>
 800c584:	2800      	cmp	r0, #0
 800c586:	d03f      	beq.n	800c608 <_vfiprintf_r+0x22c>
 800c588:	4b29      	ldr	r3, [pc, #164]	; (800c630 <_vfiprintf_r+0x254>)
 800c58a:	bb1b      	cbnz	r3, 800c5d4 <_vfiprintf_r+0x1f8>
 800c58c:	9b03      	ldr	r3, [sp, #12]
 800c58e:	3307      	adds	r3, #7
 800c590:	f023 0307 	bic.w	r3, r3, #7
 800c594:	3308      	adds	r3, #8
 800c596:	9303      	str	r3, [sp, #12]
 800c598:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c59a:	443b      	add	r3, r7
 800c59c:	9309      	str	r3, [sp, #36]	; 0x24
 800c59e:	e767      	b.n	800c470 <_vfiprintf_r+0x94>
 800c5a0:	fb0c 3202 	mla	r2, ip, r2, r3
 800c5a4:	460c      	mov	r4, r1
 800c5a6:	2001      	movs	r0, #1
 800c5a8:	e7a5      	b.n	800c4f6 <_vfiprintf_r+0x11a>
 800c5aa:	2300      	movs	r3, #0
 800c5ac:	3401      	adds	r4, #1
 800c5ae:	9305      	str	r3, [sp, #20]
 800c5b0:	4619      	mov	r1, r3
 800c5b2:	f04f 0c0a 	mov.w	ip, #10
 800c5b6:	4620      	mov	r0, r4
 800c5b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c5bc:	3a30      	subs	r2, #48	; 0x30
 800c5be:	2a09      	cmp	r2, #9
 800c5c0:	d903      	bls.n	800c5ca <_vfiprintf_r+0x1ee>
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d0c5      	beq.n	800c552 <_vfiprintf_r+0x176>
 800c5c6:	9105      	str	r1, [sp, #20]
 800c5c8:	e7c3      	b.n	800c552 <_vfiprintf_r+0x176>
 800c5ca:	fb0c 2101 	mla	r1, ip, r1, r2
 800c5ce:	4604      	mov	r4, r0
 800c5d0:	2301      	movs	r3, #1
 800c5d2:	e7f0      	b.n	800c5b6 <_vfiprintf_r+0x1da>
 800c5d4:	ab03      	add	r3, sp, #12
 800c5d6:	9300      	str	r3, [sp, #0]
 800c5d8:	462a      	mov	r2, r5
 800c5da:	4b16      	ldr	r3, [pc, #88]	; (800c634 <_vfiprintf_r+0x258>)
 800c5dc:	a904      	add	r1, sp, #16
 800c5de:	4630      	mov	r0, r6
 800c5e0:	f7fd fcc2 	bl	8009f68 <_printf_float>
 800c5e4:	4607      	mov	r7, r0
 800c5e6:	1c78      	adds	r0, r7, #1
 800c5e8:	d1d6      	bne.n	800c598 <_vfiprintf_r+0x1bc>
 800c5ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c5ec:	07d9      	lsls	r1, r3, #31
 800c5ee:	d405      	bmi.n	800c5fc <_vfiprintf_r+0x220>
 800c5f0:	89ab      	ldrh	r3, [r5, #12]
 800c5f2:	059a      	lsls	r2, r3, #22
 800c5f4:	d402      	bmi.n	800c5fc <_vfiprintf_r+0x220>
 800c5f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c5f8:	f7fd fb6a 	bl	8009cd0 <__retarget_lock_release_recursive>
 800c5fc:	89ab      	ldrh	r3, [r5, #12]
 800c5fe:	065b      	lsls	r3, r3, #25
 800c600:	f53f af12 	bmi.w	800c428 <_vfiprintf_r+0x4c>
 800c604:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c606:	e711      	b.n	800c42c <_vfiprintf_r+0x50>
 800c608:	ab03      	add	r3, sp, #12
 800c60a:	9300      	str	r3, [sp, #0]
 800c60c:	462a      	mov	r2, r5
 800c60e:	4b09      	ldr	r3, [pc, #36]	; (800c634 <_vfiprintf_r+0x258>)
 800c610:	a904      	add	r1, sp, #16
 800c612:	4630      	mov	r0, r6
 800c614:	f7fd ff4c 	bl	800a4b0 <_printf_i>
 800c618:	e7e4      	b.n	800c5e4 <_vfiprintf_r+0x208>
 800c61a:	bf00      	nop
 800c61c:	0800cc74 	.word	0x0800cc74
 800c620:	0800cc94 	.word	0x0800cc94
 800c624:	0800cc54 	.word	0x0800cc54
 800c628:	0800ced4 	.word	0x0800ced4
 800c62c:	0800cede 	.word	0x0800cede
 800c630:	08009f69 	.word	0x08009f69
 800c634:	0800c3b9 	.word	0x0800c3b9
 800c638:	0800ceda 	.word	0x0800ceda

0800c63c <__swbuf_r>:
 800c63c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c63e:	460e      	mov	r6, r1
 800c640:	4614      	mov	r4, r2
 800c642:	4605      	mov	r5, r0
 800c644:	b118      	cbz	r0, 800c64e <__swbuf_r+0x12>
 800c646:	6983      	ldr	r3, [r0, #24]
 800c648:	b90b      	cbnz	r3, 800c64e <__swbuf_r+0x12>
 800c64a:	f7fd fa7d 	bl	8009b48 <__sinit>
 800c64e:	4b21      	ldr	r3, [pc, #132]	; (800c6d4 <__swbuf_r+0x98>)
 800c650:	429c      	cmp	r4, r3
 800c652:	d12b      	bne.n	800c6ac <__swbuf_r+0x70>
 800c654:	686c      	ldr	r4, [r5, #4]
 800c656:	69a3      	ldr	r3, [r4, #24]
 800c658:	60a3      	str	r3, [r4, #8]
 800c65a:	89a3      	ldrh	r3, [r4, #12]
 800c65c:	071a      	lsls	r2, r3, #28
 800c65e:	d52f      	bpl.n	800c6c0 <__swbuf_r+0x84>
 800c660:	6923      	ldr	r3, [r4, #16]
 800c662:	b36b      	cbz	r3, 800c6c0 <__swbuf_r+0x84>
 800c664:	6923      	ldr	r3, [r4, #16]
 800c666:	6820      	ldr	r0, [r4, #0]
 800c668:	1ac0      	subs	r0, r0, r3
 800c66a:	6963      	ldr	r3, [r4, #20]
 800c66c:	b2f6      	uxtb	r6, r6
 800c66e:	4283      	cmp	r3, r0
 800c670:	4637      	mov	r7, r6
 800c672:	dc04      	bgt.n	800c67e <__swbuf_r+0x42>
 800c674:	4621      	mov	r1, r4
 800c676:	4628      	mov	r0, r5
 800c678:	f7ff f842 	bl	800b700 <_fflush_r>
 800c67c:	bb30      	cbnz	r0, 800c6cc <__swbuf_r+0x90>
 800c67e:	68a3      	ldr	r3, [r4, #8]
 800c680:	3b01      	subs	r3, #1
 800c682:	60a3      	str	r3, [r4, #8]
 800c684:	6823      	ldr	r3, [r4, #0]
 800c686:	1c5a      	adds	r2, r3, #1
 800c688:	6022      	str	r2, [r4, #0]
 800c68a:	701e      	strb	r6, [r3, #0]
 800c68c:	6963      	ldr	r3, [r4, #20]
 800c68e:	3001      	adds	r0, #1
 800c690:	4283      	cmp	r3, r0
 800c692:	d004      	beq.n	800c69e <__swbuf_r+0x62>
 800c694:	89a3      	ldrh	r3, [r4, #12]
 800c696:	07db      	lsls	r3, r3, #31
 800c698:	d506      	bpl.n	800c6a8 <__swbuf_r+0x6c>
 800c69a:	2e0a      	cmp	r6, #10
 800c69c:	d104      	bne.n	800c6a8 <__swbuf_r+0x6c>
 800c69e:	4621      	mov	r1, r4
 800c6a0:	4628      	mov	r0, r5
 800c6a2:	f7ff f82d 	bl	800b700 <_fflush_r>
 800c6a6:	b988      	cbnz	r0, 800c6cc <__swbuf_r+0x90>
 800c6a8:	4638      	mov	r0, r7
 800c6aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c6ac:	4b0a      	ldr	r3, [pc, #40]	; (800c6d8 <__swbuf_r+0x9c>)
 800c6ae:	429c      	cmp	r4, r3
 800c6b0:	d101      	bne.n	800c6b6 <__swbuf_r+0x7a>
 800c6b2:	68ac      	ldr	r4, [r5, #8]
 800c6b4:	e7cf      	b.n	800c656 <__swbuf_r+0x1a>
 800c6b6:	4b09      	ldr	r3, [pc, #36]	; (800c6dc <__swbuf_r+0xa0>)
 800c6b8:	429c      	cmp	r4, r3
 800c6ba:	bf08      	it	eq
 800c6bc:	68ec      	ldreq	r4, [r5, #12]
 800c6be:	e7ca      	b.n	800c656 <__swbuf_r+0x1a>
 800c6c0:	4621      	mov	r1, r4
 800c6c2:	4628      	mov	r0, r5
 800c6c4:	f000 f81a 	bl	800c6fc <__swsetup_r>
 800c6c8:	2800      	cmp	r0, #0
 800c6ca:	d0cb      	beq.n	800c664 <__swbuf_r+0x28>
 800c6cc:	f04f 37ff 	mov.w	r7, #4294967295
 800c6d0:	e7ea      	b.n	800c6a8 <__swbuf_r+0x6c>
 800c6d2:	bf00      	nop
 800c6d4:	0800cc74 	.word	0x0800cc74
 800c6d8:	0800cc94 	.word	0x0800cc94
 800c6dc:	0800cc54 	.word	0x0800cc54

0800c6e0 <__ascii_wctomb>:
 800c6e0:	b149      	cbz	r1, 800c6f6 <__ascii_wctomb+0x16>
 800c6e2:	2aff      	cmp	r2, #255	; 0xff
 800c6e4:	bf85      	ittet	hi
 800c6e6:	238a      	movhi	r3, #138	; 0x8a
 800c6e8:	6003      	strhi	r3, [r0, #0]
 800c6ea:	700a      	strbls	r2, [r1, #0]
 800c6ec:	f04f 30ff 	movhi.w	r0, #4294967295
 800c6f0:	bf98      	it	ls
 800c6f2:	2001      	movls	r0, #1
 800c6f4:	4770      	bx	lr
 800c6f6:	4608      	mov	r0, r1
 800c6f8:	4770      	bx	lr
	...

0800c6fc <__swsetup_r>:
 800c6fc:	4b32      	ldr	r3, [pc, #200]	; (800c7c8 <__swsetup_r+0xcc>)
 800c6fe:	b570      	push	{r4, r5, r6, lr}
 800c700:	681d      	ldr	r5, [r3, #0]
 800c702:	4606      	mov	r6, r0
 800c704:	460c      	mov	r4, r1
 800c706:	b125      	cbz	r5, 800c712 <__swsetup_r+0x16>
 800c708:	69ab      	ldr	r3, [r5, #24]
 800c70a:	b913      	cbnz	r3, 800c712 <__swsetup_r+0x16>
 800c70c:	4628      	mov	r0, r5
 800c70e:	f7fd fa1b 	bl	8009b48 <__sinit>
 800c712:	4b2e      	ldr	r3, [pc, #184]	; (800c7cc <__swsetup_r+0xd0>)
 800c714:	429c      	cmp	r4, r3
 800c716:	d10f      	bne.n	800c738 <__swsetup_r+0x3c>
 800c718:	686c      	ldr	r4, [r5, #4]
 800c71a:	89a3      	ldrh	r3, [r4, #12]
 800c71c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c720:	0719      	lsls	r1, r3, #28
 800c722:	d42c      	bmi.n	800c77e <__swsetup_r+0x82>
 800c724:	06dd      	lsls	r5, r3, #27
 800c726:	d411      	bmi.n	800c74c <__swsetup_r+0x50>
 800c728:	2309      	movs	r3, #9
 800c72a:	6033      	str	r3, [r6, #0]
 800c72c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c730:	81a3      	strh	r3, [r4, #12]
 800c732:	f04f 30ff 	mov.w	r0, #4294967295
 800c736:	e03e      	b.n	800c7b6 <__swsetup_r+0xba>
 800c738:	4b25      	ldr	r3, [pc, #148]	; (800c7d0 <__swsetup_r+0xd4>)
 800c73a:	429c      	cmp	r4, r3
 800c73c:	d101      	bne.n	800c742 <__swsetup_r+0x46>
 800c73e:	68ac      	ldr	r4, [r5, #8]
 800c740:	e7eb      	b.n	800c71a <__swsetup_r+0x1e>
 800c742:	4b24      	ldr	r3, [pc, #144]	; (800c7d4 <__swsetup_r+0xd8>)
 800c744:	429c      	cmp	r4, r3
 800c746:	bf08      	it	eq
 800c748:	68ec      	ldreq	r4, [r5, #12]
 800c74a:	e7e6      	b.n	800c71a <__swsetup_r+0x1e>
 800c74c:	0758      	lsls	r0, r3, #29
 800c74e:	d512      	bpl.n	800c776 <__swsetup_r+0x7a>
 800c750:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c752:	b141      	cbz	r1, 800c766 <__swsetup_r+0x6a>
 800c754:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c758:	4299      	cmp	r1, r3
 800c75a:	d002      	beq.n	800c762 <__swsetup_r+0x66>
 800c75c:	4630      	mov	r0, r6
 800c75e:	f7ff fbcf 	bl	800bf00 <_free_r>
 800c762:	2300      	movs	r3, #0
 800c764:	6363      	str	r3, [r4, #52]	; 0x34
 800c766:	89a3      	ldrh	r3, [r4, #12]
 800c768:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c76c:	81a3      	strh	r3, [r4, #12]
 800c76e:	2300      	movs	r3, #0
 800c770:	6063      	str	r3, [r4, #4]
 800c772:	6923      	ldr	r3, [r4, #16]
 800c774:	6023      	str	r3, [r4, #0]
 800c776:	89a3      	ldrh	r3, [r4, #12]
 800c778:	f043 0308 	orr.w	r3, r3, #8
 800c77c:	81a3      	strh	r3, [r4, #12]
 800c77e:	6923      	ldr	r3, [r4, #16]
 800c780:	b94b      	cbnz	r3, 800c796 <__swsetup_r+0x9a>
 800c782:	89a3      	ldrh	r3, [r4, #12]
 800c784:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c788:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c78c:	d003      	beq.n	800c796 <__swsetup_r+0x9a>
 800c78e:	4621      	mov	r1, r4
 800c790:	4630      	mov	r0, r6
 800c792:	f000 f84d 	bl	800c830 <__smakebuf_r>
 800c796:	89a0      	ldrh	r0, [r4, #12]
 800c798:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c79c:	f010 0301 	ands.w	r3, r0, #1
 800c7a0:	d00a      	beq.n	800c7b8 <__swsetup_r+0xbc>
 800c7a2:	2300      	movs	r3, #0
 800c7a4:	60a3      	str	r3, [r4, #8]
 800c7a6:	6963      	ldr	r3, [r4, #20]
 800c7a8:	425b      	negs	r3, r3
 800c7aa:	61a3      	str	r3, [r4, #24]
 800c7ac:	6923      	ldr	r3, [r4, #16]
 800c7ae:	b943      	cbnz	r3, 800c7c2 <__swsetup_r+0xc6>
 800c7b0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c7b4:	d1ba      	bne.n	800c72c <__swsetup_r+0x30>
 800c7b6:	bd70      	pop	{r4, r5, r6, pc}
 800c7b8:	0781      	lsls	r1, r0, #30
 800c7ba:	bf58      	it	pl
 800c7bc:	6963      	ldrpl	r3, [r4, #20]
 800c7be:	60a3      	str	r3, [r4, #8]
 800c7c0:	e7f4      	b.n	800c7ac <__swsetup_r+0xb0>
 800c7c2:	2000      	movs	r0, #0
 800c7c4:	e7f7      	b.n	800c7b6 <__swsetup_r+0xba>
 800c7c6:	bf00      	nop
 800c7c8:	20000010 	.word	0x20000010
 800c7cc:	0800cc74 	.word	0x0800cc74
 800c7d0:	0800cc94 	.word	0x0800cc94
 800c7d4:	0800cc54 	.word	0x0800cc54

0800c7d8 <abort>:
 800c7d8:	b508      	push	{r3, lr}
 800c7da:	2006      	movs	r0, #6
 800c7dc:	f000 f898 	bl	800c910 <raise>
 800c7e0:	2001      	movs	r0, #1
 800c7e2:	f7f5 fc99 	bl	8002118 <_exit>

0800c7e6 <__swhatbuf_r>:
 800c7e6:	b570      	push	{r4, r5, r6, lr}
 800c7e8:	460e      	mov	r6, r1
 800c7ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7ee:	2900      	cmp	r1, #0
 800c7f0:	b096      	sub	sp, #88	; 0x58
 800c7f2:	4614      	mov	r4, r2
 800c7f4:	461d      	mov	r5, r3
 800c7f6:	da08      	bge.n	800c80a <__swhatbuf_r+0x24>
 800c7f8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c7fc:	2200      	movs	r2, #0
 800c7fe:	602a      	str	r2, [r5, #0]
 800c800:	061a      	lsls	r2, r3, #24
 800c802:	d410      	bmi.n	800c826 <__swhatbuf_r+0x40>
 800c804:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c808:	e00e      	b.n	800c828 <__swhatbuf_r+0x42>
 800c80a:	466a      	mov	r2, sp
 800c80c:	f000 f89c 	bl	800c948 <_fstat_r>
 800c810:	2800      	cmp	r0, #0
 800c812:	dbf1      	blt.n	800c7f8 <__swhatbuf_r+0x12>
 800c814:	9a01      	ldr	r2, [sp, #4]
 800c816:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c81a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c81e:	425a      	negs	r2, r3
 800c820:	415a      	adcs	r2, r3
 800c822:	602a      	str	r2, [r5, #0]
 800c824:	e7ee      	b.n	800c804 <__swhatbuf_r+0x1e>
 800c826:	2340      	movs	r3, #64	; 0x40
 800c828:	2000      	movs	r0, #0
 800c82a:	6023      	str	r3, [r4, #0]
 800c82c:	b016      	add	sp, #88	; 0x58
 800c82e:	bd70      	pop	{r4, r5, r6, pc}

0800c830 <__smakebuf_r>:
 800c830:	898b      	ldrh	r3, [r1, #12]
 800c832:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c834:	079d      	lsls	r5, r3, #30
 800c836:	4606      	mov	r6, r0
 800c838:	460c      	mov	r4, r1
 800c83a:	d507      	bpl.n	800c84c <__smakebuf_r+0x1c>
 800c83c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c840:	6023      	str	r3, [r4, #0]
 800c842:	6123      	str	r3, [r4, #16]
 800c844:	2301      	movs	r3, #1
 800c846:	6163      	str	r3, [r4, #20]
 800c848:	b002      	add	sp, #8
 800c84a:	bd70      	pop	{r4, r5, r6, pc}
 800c84c:	ab01      	add	r3, sp, #4
 800c84e:	466a      	mov	r2, sp
 800c850:	f7ff ffc9 	bl	800c7e6 <__swhatbuf_r>
 800c854:	9900      	ldr	r1, [sp, #0]
 800c856:	4605      	mov	r5, r0
 800c858:	4630      	mov	r0, r6
 800c85a:	f7fd fa71 	bl	8009d40 <_malloc_r>
 800c85e:	b948      	cbnz	r0, 800c874 <__smakebuf_r+0x44>
 800c860:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c864:	059a      	lsls	r2, r3, #22
 800c866:	d4ef      	bmi.n	800c848 <__smakebuf_r+0x18>
 800c868:	f023 0303 	bic.w	r3, r3, #3
 800c86c:	f043 0302 	orr.w	r3, r3, #2
 800c870:	81a3      	strh	r3, [r4, #12]
 800c872:	e7e3      	b.n	800c83c <__smakebuf_r+0xc>
 800c874:	4b0d      	ldr	r3, [pc, #52]	; (800c8ac <__smakebuf_r+0x7c>)
 800c876:	62b3      	str	r3, [r6, #40]	; 0x28
 800c878:	89a3      	ldrh	r3, [r4, #12]
 800c87a:	6020      	str	r0, [r4, #0]
 800c87c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c880:	81a3      	strh	r3, [r4, #12]
 800c882:	9b00      	ldr	r3, [sp, #0]
 800c884:	6163      	str	r3, [r4, #20]
 800c886:	9b01      	ldr	r3, [sp, #4]
 800c888:	6120      	str	r0, [r4, #16]
 800c88a:	b15b      	cbz	r3, 800c8a4 <__smakebuf_r+0x74>
 800c88c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c890:	4630      	mov	r0, r6
 800c892:	f000 f86b 	bl	800c96c <_isatty_r>
 800c896:	b128      	cbz	r0, 800c8a4 <__smakebuf_r+0x74>
 800c898:	89a3      	ldrh	r3, [r4, #12]
 800c89a:	f023 0303 	bic.w	r3, r3, #3
 800c89e:	f043 0301 	orr.w	r3, r3, #1
 800c8a2:	81a3      	strh	r3, [r4, #12]
 800c8a4:	89a0      	ldrh	r0, [r4, #12]
 800c8a6:	4305      	orrs	r5, r0
 800c8a8:	81a5      	strh	r5, [r4, #12]
 800c8aa:	e7cd      	b.n	800c848 <__smakebuf_r+0x18>
 800c8ac:	08009ae1 	.word	0x08009ae1

0800c8b0 <_malloc_usable_size_r>:
 800c8b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c8b4:	1f18      	subs	r0, r3, #4
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	bfbc      	itt	lt
 800c8ba:	580b      	ldrlt	r3, [r1, r0]
 800c8bc:	18c0      	addlt	r0, r0, r3
 800c8be:	4770      	bx	lr

0800c8c0 <_raise_r>:
 800c8c0:	291f      	cmp	r1, #31
 800c8c2:	b538      	push	{r3, r4, r5, lr}
 800c8c4:	4604      	mov	r4, r0
 800c8c6:	460d      	mov	r5, r1
 800c8c8:	d904      	bls.n	800c8d4 <_raise_r+0x14>
 800c8ca:	2316      	movs	r3, #22
 800c8cc:	6003      	str	r3, [r0, #0]
 800c8ce:	f04f 30ff 	mov.w	r0, #4294967295
 800c8d2:	bd38      	pop	{r3, r4, r5, pc}
 800c8d4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c8d6:	b112      	cbz	r2, 800c8de <_raise_r+0x1e>
 800c8d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c8dc:	b94b      	cbnz	r3, 800c8f2 <_raise_r+0x32>
 800c8de:	4620      	mov	r0, r4
 800c8e0:	f000 f830 	bl	800c944 <_getpid_r>
 800c8e4:	462a      	mov	r2, r5
 800c8e6:	4601      	mov	r1, r0
 800c8e8:	4620      	mov	r0, r4
 800c8ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c8ee:	f000 b817 	b.w	800c920 <_kill_r>
 800c8f2:	2b01      	cmp	r3, #1
 800c8f4:	d00a      	beq.n	800c90c <_raise_r+0x4c>
 800c8f6:	1c59      	adds	r1, r3, #1
 800c8f8:	d103      	bne.n	800c902 <_raise_r+0x42>
 800c8fa:	2316      	movs	r3, #22
 800c8fc:	6003      	str	r3, [r0, #0]
 800c8fe:	2001      	movs	r0, #1
 800c900:	e7e7      	b.n	800c8d2 <_raise_r+0x12>
 800c902:	2400      	movs	r4, #0
 800c904:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c908:	4628      	mov	r0, r5
 800c90a:	4798      	blx	r3
 800c90c:	2000      	movs	r0, #0
 800c90e:	e7e0      	b.n	800c8d2 <_raise_r+0x12>

0800c910 <raise>:
 800c910:	4b02      	ldr	r3, [pc, #8]	; (800c91c <raise+0xc>)
 800c912:	4601      	mov	r1, r0
 800c914:	6818      	ldr	r0, [r3, #0]
 800c916:	f7ff bfd3 	b.w	800c8c0 <_raise_r>
 800c91a:	bf00      	nop
 800c91c:	20000010 	.word	0x20000010

0800c920 <_kill_r>:
 800c920:	b538      	push	{r3, r4, r5, lr}
 800c922:	4d07      	ldr	r5, [pc, #28]	; (800c940 <_kill_r+0x20>)
 800c924:	2300      	movs	r3, #0
 800c926:	4604      	mov	r4, r0
 800c928:	4608      	mov	r0, r1
 800c92a:	4611      	mov	r1, r2
 800c92c:	602b      	str	r3, [r5, #0]
 800c92e:	f7f5 fbe3 	bl	80020f8 <_kill>
 800c932:	1c43      	adds	r3, r0, #1
 800c934:	d102      	bne.n	800c93c <_kill_r+0x1c>
 800c936:	682b      	ldr	r3, [r5, #0]
 800c938:	b103      	cbz	r3, 800c93c <_kill_r+0x1c>
 800c93a:	6023      	str	r3, [r4, #0]
 800c93c:	bd38      	pop	{r3, r4, r5, pc}
 800c93e:	bf00      	nop
 800c940:	20003298 	.word	0x20003298

0800c944 <_getpid_r>:
 800c944:	f7f5 bbd0 	b.w	80020e8 <_getpid>

0800c948 <_fstat_r>:
 800c948:	b538      	push	{r3, r4, r5, lr}
 800c94a:	4d07      	ldr	r5, [pc, #28]	; (800c968 <_fstat_r+0x20>)
 800c94c:	2300      	movs	r3, #0
 800c94e:	4604      	mov	r4, r0
 800c950:	4608      	mov	r0, r1
 800c952:	4611      	mov	r1, r2
 800c954:	602b      	str	r3, [r5, #0]
 800c956:	f7f5 fc2e 	bl	80021b6 <_fstat>
 800c95a:	1c43      	adds	r3, r0, #1
 800c95c:	d102      	bne.n	800c964 <_fstat_r+0x1c>
 800c95e:	682b      	ldr	r3, [r5, #0]
 800c960:	b103      	cbz	r3, 800c964 <_fstat_r+0x1c>
 800c962:	6023      	str	r3, [r4, #0]
 800c964:	bd38      	pop	{r3, r4, r5, pc}
 800c966:	bf00      	nop
 800c968:	20003298 	.word	0x20003298

0800c96c <_isatty_r>:
 800c96c:	b538      	push	{r3, r4, r5, lr}
 800c96e:	4d06      	ldr	r5, [pc, #24]	; (800c988 <_isatty_r+0x1c>)
 800c970:	2300      	movs	r3, #0
 800c972:	4604      	mov	r4, r0
 800c974:	4608      	mov	r0, r1
 800c976:	602b      	str	r3, [r5, #0]
 800c978:	f7f5 fc2d 	bl	80021d6 <_isatty>
 800c97c:	1c43      	adds	r3, r0, #1
 800c97e:	d102      	bne.n	800c986 <_isatty_r+0x1a>
 800c980:	682b      	ldr	r3, [r5, #0]
 800c982:	b103      	cbz	r3, 800c986 <_isatty_r+0x1a>
 800c984:	6023      	str	r3, [r4, #0]
 800c986:	bd38      	pop	{r3, r4, r5, pc}
 800c988:	20003298 	.word	0x20003298

0800c98c <_init>:
 800c98c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c98e:	bf00      	nop
 800c990:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c992:	bc08      	pop	{r3}
 800c994:	469e      	mov	lr, r3
 800c996:	4770      	bx	lr

0800c998 <_fini>:
 800c998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c99a:	bf00      	nop
 800c99c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c99e:	bc08      	pop	{r3}
 800c9a0:	469e      	mov	lr, r3
 800c9a2:	4770      	bx	lr
