// Seed: 1414402999
module module_0 (
    output tri1 id_0,
    output tri id_1,
    input wor id_2,
    output tri1 id_3,
    output tri0 id_4,
    output uwire id_5,
    input tri0 id_6,
    input wor id_7,
    output wor id_8,
    input supply1 id_9,
    input tri0 id_10,
    input uwire module_0,
    input wire id_12,
    input tri1 id_13,
    output wire id_14
    , id_17,
    output tri1 id_15
);
  id_18(
      .id_0(id_15),
      .id_1(),
      .id_2(0),
      .id_3("" * 1 & 1'b0 & id_12 < id_8 & 1),
      .id_4(1),
      .id_5(id_14)
  );
endmodule
module module_1 (
    output uwire id_0,
    input  wor   id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.type_3 = 0;
endmodule
