/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire [29:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  reg [12:0] celloutsig_0_31z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [3:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [27:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [22:0] celloutsig_1_5z;
  wire [42:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[35] | ~(in_data[6]);
  assign celloutsig_0_42z = celloutsig_0_31z[7] | ~(celloutsig_0_29z[4]);
  assign celloutsig_0_4z = celloutsig_0_2z | ~(in_data[18]);
  assign celloutsig_1_0z = in_data[143] | ~(in_data[112]);
  assign celloutsig_1_3z = celloutsig_1_1z[2] | ~(celloutsig_1_1z[4]);
  assign celloutsig_1_18z = celloutsig_1_5z[3] | ~(in_data[125]);
  assign celloutsig_0_8z = celloutsig_0_5z[5] | ~(celloutsig_0_6z[13]);
  assign celloutsig_0_11z = celloutsig_0_6z[25] | ~(celloutsig_0_10z[2]);
  assign celloutsig_0_13z = celloutsig_0_6z[27] | ~(celloutsig_0_1z[2]);
  assign celloutsig_0_17z = in_data[44] | ~(celloutsig_0_7z[3]);
  assign celloutsig_0_18z = celloutsig_0_16z[4] | ~(celloutsig_0_7z[1]);
  assign celloutsig_0_20z = celloutsig_0_11z | ~(celloutsig_0_19z[6]);
  assign celloutsig_0_21z = celloutsig_0_10z[10] | ~(celloutsig_0_10z[0]);
  assign celloutsig_0_23z = celloutsig_0_13z | ~(celloutsig_0_18z);
  assign celloutsig_0_24z = celloutsig_0_17z | ~(celloutsig_0_16z[5]);
  assign celloutsig_0_2z = in_data[76] | ~(celloutsig_0_1z[0]);
  assign celloutsig_0_43z = in_data[73] ? { celloutsig_0_16z[4:2], celloutsig_0_20z } : celloutsig_0_10z[7:4];
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[116:103] : in_data[164:151];
  assign celloutsig_1_5z = in_data[124] ? { in_data[165:144], celloutsig_1_3z } : { in_data[140], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_10z };
  assign { celloutsig_1_11z[2], celloutsig_1_11z[0] } = celloutsig_1_10z[2] ? { 1'h1, celloutsig_1_10z[0] } : { 1'h0, celloutsig_1_0z };
  assign celloutsig_1_8z[42:1] = celloutsig_1_3z ? { in_data[120:106], celloutsig_1_10z[3], celloutsig_1_11z[2], celloutsig_1_10z[1], celloutsig_1_11z[0], celloutsig_1_5z } : { in_data[124:99], celloutsig_1_10z[3], celloutsig_1_11z[2], celloutsig_1_10z[1], celloutsig_1_11z[0], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_12z = celloutsig_1_8z[5] ? { celloutsig_1_2z[2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_10z } : celloutsig_1_9z[9:3];
  assign celloutsig_1_19z = celloutsig_1_2z[0] ? celloutsig_1_12z[4:1] : celloutsig_1_2z[5:2];
  assign celloutsig_0_10z = celloutsig_0_0z ? { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z } : { celloutsig_0_6z[17:6], celloutsig_0_8z };
  assign celloutsig_0_12z = celloutsig_0_8z ? celloutsig_0_6z[20:18] : celloutsig_0_6z[27:25];
  assign celloutsig_0_1z = in_data[67] ? in_data[87:85] : in_data[58:56];
  assign celloutsig_0_29z = celloutsig_0_18z ? { 1'h1, celloutsig_0_23z, celloutsig_0_6z } : { in_data[10:0], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_24z };
  assign celloutsig_0_3z = in_data[71:58] - { in_data[88], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_2z = in_data[179:174] - in_data[137:132];
  assign celloutsig_1_10z = { in_data[120:118], celloutsig_1_3z } - { celloutsig_1_2z[2:0], celloutsig_1_0z };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } - { celloutsig_0_3z[2], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_9z = celloutsig_1_5z[17:8] - { celloutsig_1_10z[3], celloutsig_1_11z[2], celloutsig_1_10z[1], celloutsig_1_11z[0], celloutsig_1_2z };
  assign celloutsig_0_6z = { in_data[78:58], celloutsig_0_5z } - in_data[55:28];
  assign celloutsig_0_7z = { celloutsig_0_3z[11:8], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z } - { in_data[64:58], celloutsig_0_2z };
  assign celloutsig_0_9z = celloutsig_0_7z[4:1] - { celloutsig_0_7z[2], celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_12z[1:0], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_12z } - { in_data[52:48], celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_15z = celloutsig_0_10z[3:1] - { celloutsig_0_1z[2:1], celloutsig_0_4z };
  assign celloutsig_0_16z = { celloutsig_0_5z[3:0], celloutsig_0_12z } - celloutsig_0_6z[11:5];
  assign celloutsig_0_19z = { celloutsig_0_14z[5:2], celloutsig_0_18z, celloutsig_0_1z } - { in_data[53:50], celloutsig_0_9z };
  assign celloutsig_0_25z = { celloutsig_0_9z[3:1], celloutsig_0_0z } - { celloutsig_0_14z[3:2], celloutsig_0_8z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_31z = 13'h0000;
    else if (celloutsig_1_19z[0]) celloutsig_0_31z = { celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_18z };
  assign celloutsig_1_11z[1] = celloutsig_1_10z[1];
  assign celloutsig_1_8z[0] = celloutsig_1_0z;
  assign { out_data[128], out_data[99:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
