<?xml version="1.0"?>
<block name="nand_gate.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:3d21117a59a4771d96663b8b74b651f1b5c85530b8782fec0fe24f8ca4276873" atom_netlist_id="SHA256:d222bbfe34421d82574cccfbb3bc6a34307a12a81f5469c1efdb8192f82ae74e">
	<inputs>in_a in_b</inputs>
	<outputs>out:out</outputs>
	<clocks></clocks>
	<block name="$iopadmap$nand_gate.out.genblk1.t_inv" instance="BLK-TL-IOPAD[0]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$abc$1572$iopadmap$out</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">$true</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="$iopadmap$nand_gate.out.obuft" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">OLOGICE3[0].TQ[0]-&gt;OLOGICE3.TQ_to_IOB33.T</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="$iopadmap$nand_gate.out.obuft" instance="IOB33_MODES[0]" mode="OBUFT">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">IOB33.T[0]-&gt;T</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="$iopadmap$nand_gate.out.obuft" instance="OBUFT_VPR[0]">
					<attributes>
						<attribute name="src">"/home/joe/opt/symbiflow/xc7/install/share/symbiflow/techmaps/xc7_vpr/techmap/cells_map.v:1940.5-1944.4|/home/joe/opt/symbiflow/xc7/install/share/symbiflow/techmaps/xc7_vpr/techmap/cells_map.v:2083.5-2087.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IO_LOC_PAIRS">"out:U16"</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUFT_VPR.I</port>
						<port name="T">IOB33_MODES.T[0]-&gt;IOB33_MODES.T_to_OBUFT_VPR.T</port>
					</inputs>
					<outputs>
						<port name="O">out</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:out" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUFT_VPR[0].O[0]-&gt;OBUFT_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="$iopadmap$nand_gate.out.genblk1.t_inv" instance="OLOGICE3[0]" mode="OLOGIC">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">BLK-TL-IOPAD.OLOGICE3_T1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_T1_to_OLOGICE3.T1</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGIC_OFF[0].OQ[0]-&gt;OLOGIC_OFF.OQ_to_OLOGICE3.OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">OLOGIC_TFF[0].TQ[0]-&gt;OLOGIC_TFF.TQ_to_OLOGICE3.TQ</port>
			</outputs>
			<clocks />
			<block name="$iopadmap$nand_gate.out.genblk1.t_inv" instance="OLOGIC_TFF[0]" mode="T_INV">
				<inputs>
					<port name="CLK">open</port>
					<port name="SR">open</port>
					<port name="T1">OLOGICE3.T1[0]-&gt;OLOGICE3.T1_to_OLOGIC_TFF.T1</port>
					<port name="T2">open</port>
					<port name="TCE">open</port>
				</inputs>
				<outputs>
					<port name="TFB">open</port>
					<port name="TQ">T_INV[0].TO[0]-&gt;TO</port>
				</outputs>
				<clocks />
				<block name="$iopadmap$nand_gate.out.genblk1.t_inv" instance="T_INV[0]">
					<attributes>
						<attribute name="src">"/home/joe/opt/symbiflow/xc7/install/share/symbiflow/techmaps/xc7_vpr/techmap/cells_map.v:1940.5-1944.4|/home/joe/opt/symbiflow/xc7/install/share/symbiflow/techmaps/xc7_vpr/techmap/cells_map.v:1969.11-1972.6"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="TI">OLOGIC_TFF.T1[0]-&gt;TI</port>
					</inputs>
					<outputs>
						<port name="TO">$iopadmap$nand_gate.out.t</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="OLOGIC_OFF[0]" mode="PASSTHROUGH" pb_type_num_modes="2">
				<inputs>
					<port name="CLK">open</port>
					<port name="D1">OLOGICE3.D1[0]-&gt;OLOGICE3.D1_to_OLOGIC_OFF.D1</port>
					<port name="D2">open</port>
					<port name="OCE">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="OFB">open</port>
					<port name="OQ">OLOGIC_OFF[0].D1[0]-&gt;D1_to_OQ</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$abc$1572$iopadmap$out" instance="BLK-TL-SLICEL[1]" mode="default">
		<inputs>
			<port name="A1">open</port>
			<port name="A2">$techmap1577$abc$1572$auto$blifparse.cc:515:parse_blif$1573.A[1]</port>
			<port name="A3">$techmap1577$abc$1572$auto$blifparse.cc:515:parse_blif$1573.A[0]</port>
			<port name="A4">open</port>
			<port name="A5">open</port>
			<port name="A6">open</port>
			<port name="AX">open</port>
			<port name="B1">open</port>
			<port name="B2">open</port>
			<port name="B3">open</port>
			<port name="B4">open</port>
			<port name="B5">open</port>
			<port name="B6">open</port>
			<port name="BX">open</port>
			<port name="C1">open</port>
			<port name="C2">open</port>
			<port name="C3">open</port>
			<port name="C4">open</port>
			<port name="C5">open</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">open</port>
			<port name="D1">open</port>
			<port name="D2">open</port>
			<port name="D3">open</port>
			<port name="D4">open</port>
			<port name="D5">open</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">open</port>
			<port name="BMUX">open</port>
			<port name="BQ">open</port>
			<port name="C">open</port>
			<port name="CMUX">open</port>
			<port name="COUT">open</port>
			<port name="CQ">open</port>
			<port name="D">open</port>
			<port name="DMUX">open</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open</port>
		</clocks>
		<block name="$abc$1572$iopadmap$out" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">open</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">open</port>
				<port name="A5">open</port>
				<port name="A6">open</port>
				<port name="AX">open</port>
				<port name="B1">open</port>
				<port name="B2">open</port>
				<port name="B3">open</port>
				<port name="B4">open</port>
				<port name="B5">open</port>
				<port name="B6">open</port>
				<port name="BX">open</port>
				<port name="C1">open</port>
				<port name="C2">open</port>
				<port name="C3">open</port>
				<port name="C4">open</port>
				<port name="C5">open</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">open</port>
				<port name="D1">open</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">open</port>
				<port name="BMUX">open</port>
				<port name="BQ">open</port>
				<port name="C">open</port>
				<port name="CMUX">open</port>
				<port name="COUT">open</port>
				<port name="CQ">open</port>
				<port name="D">open</port>
				<port name="DMUX">open</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
			</clocks>
			<block name="$abc$1572$iopadmap$out" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">open</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">open</port>
					<port name="A5">open</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">open</port>
					<port name="B2">open</port>
					<port name="B3">open</port>
					<port name="B4">open</port>
					<port name="B5">open</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">open</port>
					<port name="C2">open</port>
					<port name="C3">open</port>
					<port name="C4">open</port>
					<port name="C5">open</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">open</port>
					<port name="D2">open</port>
					<port name="D3">open</port>
					<port name="D4">open</port>
					<port name="D5">open</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">open</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">open</port>
					<port name="BO6">open</port>
					<port name="CO5">open</port>
					<port name="CO6">open</port>
					<port name="DO5">open</port>
					<port name="DO6">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$abc$1572$iopadmap$out" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">open</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">open</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">A5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="open" instance="A5LUT[0]" />
					<block name="$abc$1572$iopadmap$out" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">open ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$1572$iopadmap$out" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT open open</port>
								<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1572$iopadmap$out</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="BLUT[0]" />
				<block name="open" instance="CLUT[0]" />
				<block name="open" instance="DLUT[0]" />
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="open" instance="COMMON_SLICE[0]" mode="default" pb_type_num_modes="1">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">open</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">open</port>
					<port name="BO6">open</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">open</port>
					<port name="CO6">open</port>
					<port name="CX">open</port>
					<port name="DO5">open</port>
					<port name="DO6">open</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO6[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">open</port>
					<port name="BMUX">open</port>
					<port name="BQ">open</port>
					<port name="C">open</port>
					<port name="CMUX">open</port>
					<port name="COUT">open</port>
					<port name="CQ">open</port>
					<port name="D">open</port>
					<port name="DMUX">open</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">open</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="open" instance="CEUSEDMUX[0]" />
				<block name="open" instance="SLICE_FF[0]" />
				<block name="open" instance="SRUSEDMUX[0]" />
			</block>
		</block>
	</block>
	<block name="in_a" instance="BLK-TL-IOPAD[2]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">open</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">ILOGICE3[0].O[0]-&gt;ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="4">
			<inputs>
				<port name="BITSLIP">open</port>
				<port name="CE1">open</port>
				<port name="CE2">open</port>
				<port name="D">IOB33[0].I[0]-&gt;IOB33.I_to_ILOGICE3.D</port>
				<port name="DDLY">open</port>
				<port name="DYNCLKDIVPSEL">open</port>
				<port name="DYNCLKDIVSEL">open</port>
				<port name="DYNCLKSEL">open</port>
				<port name="OFB">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="TFB">open</port>
			</inputs>
			<outputs>
				<port name="O">ILOGICE3[0].D[0]-&gt;D_O</port>
				<port name="Q1">open</port>
				<port name="Q2">open</port>
				<port name="Q3">open</port>
				<port name="Q4">open</port>
				<port name="Q5">open</port>
				<port name="Q6">open</port>
				<port name="Q7">open</port>
				<port name="Q8">open</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVP">open</port>
				<port name="OCLK">open</port>
				<port name="OCLKB">open</port>
			</clocks>
		</block>
		<block name="in_a" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">open</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">IOB33_MODES[0].I[0]-&gt;I</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="in_a" instance="IOB33_MODES[0]" mode="IBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">open</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">IBUF_VPR[0].O[0]-&gt;IBUF_VPR.O_to_IOB33_MODES.I</port>
				</outputs>
				<clocks />
				<block name="$iopadmap$nand_gate.in_a" instance="IBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/home/joe/opt/symbiflow/xc7/install/share/symbiflow/techmaps/xc7_vpr/techmap/cells_map.v:1916.5-1919.4"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_IN">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS25_LVCMOS33_LVTTL_IN">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_50">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_60">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">1</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="IBUF_LOW_PWR">00000000000000000000000000000000</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_40">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="IO_LOC_PAIRS">"in_a:V16"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_IN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
					</parameters>
					<inputs>
						<port name="I">inpad[0].inpad[0]-&gt;inpat.inpad_to_IBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">$techmap1577$abc$1572$auto$blifparse.cc:515:parse_blif$1573.A[0]</port>
					</outputs>
					<clocks />
				</block>
				<block name="in_a" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">in_a</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" />
	</block>
	<block name="in_b" instance="BLK-TL-IOPAD[3]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">open</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">ILOGICE3[0].O[0]-&gt;ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="4">
			<inputs>
				<port name="BITSLIP">open</port>
				<port name="CE1">open</port>
				<port name="CE2">open</port>
				<port name="D">IOB33[0].I[0]-&gt;IOB33.I_to_ILOGICE3.D</port>
				<port name="DDLY">open</port>
				<port name="DYNCLKDIVPSEL">open</port>
				<port name="DYNCLKDIVSEL">open</port>
				<port name="DYNCLKSEL">open</port>
				<port name="OFB">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="TFB">open</port>
			</inputs>
			<outputs>
				<port name="O">ILOGICE3[0].D[0]-&gt;D_O</port>
				<port name="Q1">open</port>
				<port name="Q2">open</port>
				<port name="Q3">open</port>
				<port name="Q4">open</port>
				<port name="Q5">open</port>
				<port name="Q6">open</port>
				<port name="Q7">open</port>
				<port name="Q8">open</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVP">open</port>
				<port name="OCLK">open</port>
				<port name="OCLKB">open</port>
			</clocks>
		</block>
		<block name="in_b" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">open</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">IOB33_MODES[0].I[0]-&gt;I</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="in_b" instance="IOB33_MODES[0]" mode="IBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">open</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">IBUF_VPR[0].O[0]-&gt;IBUF_VPR.O_to_IOB33_MODES.I</port>
				</outputs>
				<clocks />
				<block name="$iopadmap$nand_gate.in_b" instance="IBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/home/joe/opt/symbiflow/xc7/install/share/symbiflow/techmaps/xc7_vpr/techmap/cells_map.v:1916.5-1919.4"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_IN">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS25_LVCMOS33_LVTTL_IN">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_50">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_60">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">1</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="IBUF_LOW_PWR">00000000000000000000000000000000</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_40">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="IO_LOC_PAIRS">"in_b:V17"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_IN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
					</parameters>
					<inputs>
						<port name="I">inpad[0].inpad[0]-&gt;inpat.inpad_to_IBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">$techmap1577$abc$1572$auto$blifparse.cc:515:parse_blif$1573.A[1]</port>
					</outputs>
					<clocks />
				</block>
				<block name="in_b" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">in_b</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" />
	</block>
	<block name="$true" instance="SYN-VCC[4]" mode="default">
		<inputs />
		<outputs>
			<port name="VCC">VCC[0].VCC[0]-&gt;VCC.VCC_to_SYN-VCC.VCC</port>
		</outputs>
		<clocks />
		<block name="$true" instance="VCC[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="VCC">$true</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
