Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jan  8 17:15:02 2019
| Host         : DESKTOP-5PUP7CD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 72 register/latch pins with no clock driven by root clock pin: div/counter_reg[13]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   7996.509        0.000                      0                   57        0.246        0.000                      0                   57        3.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)           Period(ns)      Frequency(MHz)
-----        ------------           ----------      --------------
sys_clk_pin  {0.000 4.000}          8000.000        0.125           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin      7996.509        0.000                      0                   57        0.246        0.000                      0                   57        3.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack     7996.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7996.509ns  (required time - arrival time)
  Source:                 pwm_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8000.000ns  (sys_clk_pin rise@8000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.704ns (22.024%)  route 2.493ns (77.976%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 8005.497 - 8000.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.893     5.991    clk_IBUF_BUFG
    SLICE_X80Y125        FDRE                                         r  pwm_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.456     6.447 f  pwm_count_reg[3]/Q
                         net (fo=8, routed)           1.168     7.615    pwm_count_reg__0[3]
    SLICE_X80Y121        LUT6 (Prop_lut6_I4_O)        0.124     7.739 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.433     8.172    pwm_duty0[7]_i_2_n_0
    SLICE_X80Y121        LUT3 (Prop_lut3_I1_O)        0.124     8.296 r  pwm_duty0[7]_i_1/O
                         net (fo=8, routed)           0.891     9.187    pwm_duty0[7]_i_1_n_0
    SLICE_X80Y120        FDRE                                         r  pwm_duty0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404  8001.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293  8003.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8003.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.708  8005.496    clk_IBUF_BUFG
    SLICE_X80Y120        FDRE                                         r  pwm_duty0_reg[3]/C
                         clock pessimism              0.441  8005.938    
                         clock uncertainty           -0.035  8005.902    
    SLICE_X80Y120        FDRE (Setup_fdre_C_CE)      -0.205  8005.697    pwm_duty0_reg[3]
  -------------------------------------------------------------------
                         required time                       8005.697    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                               7996.509    

Slack (MET) :             7996.509ns  (required time - arrival time)
  Source:                 pwm_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8000.000ns  (sys_clk_pin rise@8000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.704ns (22.024%)  route 2.493ns (77.976%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 8005.497 - 8000.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.893     5.991    clk_IBUF_BUFG
    SLICE_X80Y125        FDRE                                         r  pwm_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.456     6.447 f  pwm_count_reg[3]/Q
                         net (fo=8, routed)           1.168     7.615    pwm_count_reg__0[3]
    SLICE_X80Y121        LUT6 (Prop_lut6_I4_O)        0.124     7.739 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.433     8.172    pwm_duty0[7]_i_2_n_0
    SLICE_X80Y121        LUT3 (Prop_lut3_I1_O)        0.124     8.296 r  pwm_duty0[7]_i_1/O
                         net (fo=8, routed)           0.891     9.187    pwm_duty0[7]_i_1_n_0
    SLICE_X80Y120        FDRE                                         r  pwm_duty0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404  8001.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293  8003.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8003.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.708  8005.496    clk_IBUF_BUFG
    SLICE_X80Y120        FDRE                                         r  pwm_duty0_reg[4]/C
                         clock pessimism              0.441  8005.938    
                         clock uncertainty           -0.035  8005.902    
    SLICE_X80Y120        FDRE (Setup_fdre_C_CE)      -0.205  8005.697    pwm_duty0_reg[4]
  -------------------------------------------------------------------
                         required time                       8005.697    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                               7996.509    

Slack (MET) :             7996.509ns  (required time - arrival time)
  Source:                 pwm_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8000.000ns  (sys_clk_pin rise@8000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.704ns (22.024%)  route 2.493ns (77.976%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 8005.497 - 8000.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.893     5.991    clk_IBUF_BUFG
    SLICE_X80Y125        FDRE                                         r  pwm_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.456     6.447 f  pwm_count_reg[3]/Q
                         net (fo=8, routed)           1.168     7.615    pwm_count_reg__0[3]
    SLICE_X80Y121        LUT6 (Prop_lut6_I4_O)        0.124     7.739 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.433     8.172    pwm_duty0[7]_i_2_n_0
    SLICE_X80Y121        LUT3 (Prop_lut3_I1_O)        0.124     8.296 r  pwm_duty0[7]_i_1/O
                         net (fo=8, routed)           0.891     9.187    pwm_duty0[7]_i_1_n_0
    SLICE_X80Y120        FDRE                                         r  pwm_duty0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404  8001.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293  8003.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8003.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.708  8005.496    clk_IBUF_BUFG
    SLICE_X80Y120        FDRE                                         r  pwm_duty0_reg[6]/C
                         clock pessimism              0.441  8005.938    
                         clock uncertainty           -0.035  8005.902    
    SLICE_X80Y120        FDRE (Setup_fdre_C_CE)      -0.205  8005.697    pwm_duty0_reg[6]
  -------------------------------------------------------------------
                         required time                       8005.697    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                               7996.509    

Slack (MET) :             7996.509ns  (required time - arrival time)
  Source:                 pwm_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8000.000ns  (sys_clk_pin rise@8000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.704ns (22.024%)  route 2.493ns (77.976%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 8005.497 - 8000.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.893     5.991    clk_IBUF_BUFG
    SLICE_X80Y125        FDRE                                         r  pwm_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.456     6.447 f  pwm_count_reg[3]/Q
                         net (fo=8, routed)           1.168     7.615    pwm_count_reg__0[3]
    SLICE_X80Y121        LUT6 (Prop_lut6_I4_O)        0.124     7.739 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.433     8.172    pwm_duty0[7]_i_2_n_0
    SLICE_X80Y121        LUT3 (Prop_lut3_I1_O)        0.124     8.296 r  pwm_duty0[7]_i_1/O
                         net (fo=8, routed)           0.891     9.187    pwm_duty0[7]_i_1_n_0
    SLICE_X80Y120        FDRE                                         r  pwm_duty0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404  8001.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293  8003.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8003.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.708  8005.496    clk_IBUF_BUFG
    SLICE_X80Y120        FDRE                                         r  pwm_duty0_reg[7]/C
                         clock pessimism              0.441  8005.938    
                         clock uncertainty           -0.035  8005.902    
    SLICE_X80Y120        FDRE (Setup_fdre_C_CE)      -0.205  8005.697    pwm_duty0_reg[7]
  -------------------------------------------------------------------
                         required time                       8005.697    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                               7996.509    

Slack (MET) :             7996.712ns  (required time - arrival time)
  Source:                 div/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            div/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8000.000ns  (sys_clk_pin rise@8000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.973ns (28.946%)  route 2.388ns (71.054%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.271ns = ( 8005.271 - 8000.000 ) 
    Source Clock Delay      (SCD):    5.754ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.656     5.754    div/dClk
    SLICE_X50Y46         FDRE                                         r  div/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.518     6.272 r  div/counter_reg[13]/Q
                         net (fo=1, routed)           0.577     6.848    div/dClkD
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.949 r  div/dClkD_BUFG_inst/O
                         net (fo=74, routed)          1.812     8.761    div/dClkD_BUFG
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.354     9.115 r  div/counter_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.115    div/counter_reg[13]_i_1_n_6
    SLICE_X50Y46         FDRE                                         r  div/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404  8001.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293  8003.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8003.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.482  8005.271    div/dClk
    SLICE_X50Y46         FDRE                                         r  div/counter_reg[13]/C
                         clock pessimism              0.483  8005.753    
                         clock uncertainty           -0.035  8005.718    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.109  8005.827    div/counter_reg[13]
  -------------------------------------------------------------------
                         required time                       8005.827    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                               7996.712    

Slack (MET) :             7996.771ns  (required time - arrival time)
  Source:                 myxadc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            myxadc/U0/DEN
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8000.000ns  (sys_clk_pin rise@8000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 1.527ns (65.073%)  route 0.820ns (34.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 8005.491 - 8000.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.893     5.991    myxadc/dclk_in
    XADC_X0Y0            XADC                                         r  myxadc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.527     7.518 r  myxadc/U0/EOC
                         net (fo=1, routed)           0.820     8.337    myxadc/den_in
    XADC_X0Y0            XADC                                         r  myxadc/U0/DEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404  8001.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293  8003.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8003.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.702  8005.490    myxadc/dclk_in
    XADC_X0Y0            XADC                                         r  myxadc/U0/DCLK
                         clock pessimism              0.500  8005.991    
                         clock uncertainty           -0.035  8005.956    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DEN)
                                                     -0.848  8005.107    myxadc/U0
  -------------------------------------------------------------------
                         required time                       8005.108    
                         arrival time                          -8.337    
  -------------------------------------------------------------------
                         slack                               7996.771    

Slack (MET) :             7996.837ns  (required time - arrival time)
  Source:                 pwm_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8000.000ns  (sys_clk_pin rise@8000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.704ns (24.538%)  route 2.165ns (75.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 8005.497 - 8000.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.893     5.991    clk_IBUF_BUFG
    SLICE_X80Y125        FDRE                                         r  pwm_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.456     6.447 f  pwm_count_reg[3]/Q
                         net (fo=8, routed)           1.168     7.615    pwm_count_reg__0[3]
    SLICE_X80Y121        LUT6 (Prop_lut6_I4_O)        0.124     7.739 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.433     8.172    pwm_duty0[7]_i_2_n_0
    SLICE_X80Y121        LUT3 (Prop_lut3_I1_O)        0.124     8.296 r  pwm_duty0[7]_i_1/O
                         net (fo=8, routed)           0.564     8.860    pwm_duty0[7]_i_1_n_0
    SLICE_X81Y120        FDRE                                         r  pwm_duty0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404  8001.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293  8003.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8003.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.708  8005.496    clk_IBUF_BUFG
    SLICE_X81Y120        FDRE                                         r  pwm_duty0_reg[0]/C
                         clock pessimism              0.441  8005.938    
                         clock uncertainty           -0.035  8005.902    
    SLICE_X81Y120        FDRE (Setup_fdre_C_CE)      -0.205  8005.697    pwm_duty0_reg[0]
  -------------------------------------------------------------------
                         required time                       8005.697    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                               7996.837    

Slack (MET) :             7996.837ns  (required time - arrival time)
  Source:                 pwm_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8000.000ns  (sys_clk_pin rise@8000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.704ns (24.538%)  route 2.165ns (75.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 8005.497 - 8000.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.893     5.991    clk_IBUF_BUFG
    SLICE_X80Y125        FDRE                                         r  pwm_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.456     6.447 f  pwm_count_reg[3]/Q
                         net (fo=8, routed)           1.168     7.615    pwm_count_reg__0[3]
    SLICE_X80Y121        LUT6 (Prop_lut6_I4_O)        0.124     7.739 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.433     8.172    pwm_duty0[7]_i_2_n_0
    SLICE_X80Y121        LUT3 (Prop_lut3_I1_O)        0.124     8.296 r  pwm_duty0[7]_i_1/O
                         net (fo=8, routed)           0.564     8.860    pwm_duty0[7]_i_1_n_0
    SLICE_X81Y120        FDRE                                         r  pwm_duty0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404  8001.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293  8003.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8003.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.708  8005.496    clk_IBUF_BUFG
    SLICE_X81Y120        FDRE                                         r  pwm_duty0_reg[1]/C
                         clock pessimism              0.441  8005.938    
                         clock uncertainty           -0.035  8005.902    
    SLICE_X81Y120        FDRE (Setup_fdre_C_CE)      -0.205  8005.697    pwm_duty0_reg[1]
  -------------------------------------------------------------------
                         required time                       8005.697    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                               7996.837    

Slack (MET) :             7996.837ns  (required time - arrival time)
  Source:                 pwm_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8000.000ns  (sys_clk_pin rise@8000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.704ns (24.538%)  route 2.165ns (75.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 8005.497 - 8000.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.893     5.991    clk_IBUF_BUFG
    SLICE_X80Y125        FDRE                                         r  pwm_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.456     6.447 f  pwm_count_reg[3]/Q
                         net (fo=8, routed)           1.168     7.615    pwm_count_reg__0[3]
    SLICE_X80Y121        LUT6 (Prop_lut6_I4_O)        0.124     7.739 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.433     8.172    pwm_duty0[7]_i_2_n_0
    SLICE_X80Y121        LUT3 (Prop_lut3_I1_O)        0.124     8.296 r  pwm_duty0[7]_i_1/O
                         net (fo=8, routed)           0.564     8.860    pwm_duty0[7]_i_1_n_0
    SLICE_X81Y120        FDRE                                         r  pwm_duty0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404  8001.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293  8003.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8003.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.708  8005.496    clk_IBUF_BUFG
    SLICE_X81Y120        FDRE                                         r  pwm_duty0_reg[2]/C
                         clock pessimism              0.441  8005.938    
                         clock uncertainty           -0.035  8005.902    
    SLICE_X81Y120        FDRE (Setup_fdre_C_CE)      -0.205  8005.697    pwm_duty0_reg[2]
  -------------------------------------------------------------------
                         required time                       8005.697    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                               7996.837    

Slack (MET) :             7996.837ns  (required time - arrival time)
  Source:                 pwm_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8000.000ns  (sys_clk_pin rise@8000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.704ns (24.538%)  route 2.165ns (75.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 8005.497 - 8000.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.893     5.991    clk_IBUF_BUFG
    SLICE_X80Y125        FDRE                                         r  pwm_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.456     6.447 f  pwm_count_reg[3]/Q
                         net (fo=8, routed)           1.168     7.615    pwm_count_reg__0[3]
    SLICE_X80Y121        LUT6 (Prop_lut6_I4_O)        0.124     7.739 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.433     8.172    pwm_duty0[7]_i_2_n_0
    SLICE_X80Y121        LUT3 (Prop_lut3_I1_O)        0.124     8.296 r  pwm_duty0[7]_i_1/O
                         net (fo=8, routed)           0.564     8.860    pwm_duty0[7]_i_1_n_0
    SLICE_X81Y120        FDRE                                         r  pwm_duty0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404  8001.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293  8003.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8003.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.708  8005.496    clk_IBUF_BUFG
    SLICE_X81Y120        FDRE                                         r  pwm_duty0_reg[5]/C
                         clock pessimism              0.441  8005.938    
                         clock uncertainty           -0.035  8005.902    
    SLICE_X81Y120        FDRE (Setup_fdre_C_CE)      -0.205  8005.697    pwm_duty0_reg[5]
  -------------------------------------------------------------------
                         required time                       8005.697    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                               7996.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.330%)  route 0.192ns (57.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.653     1.763    clk_IBUF_BUFG
    SLICE_X80Y123        FDRE                                         r  data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y123        FDRE (Prop_fdre_C_Q)         0.141     1.904 r  data0_reg[6]/Q
                         net (fo=6, routed)           0.192     2.097    data0[6]
    SLICE_X80Y120        FDRE                                         r  pwm_duty0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.927     2.294    clk_IBUF_BUFG
    SLICE_X80Y120        FDRE                                         r  pwm_duty0_reg[6]/C
                         clock pessimism             -0.513     1.780    
    SLICE_X80Y120        FDRE (Hold_fdre_C_D)         0.070     1.850    pwm_duty0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.980%)  route 0.195ns (58.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.653     1.763    clk_IBUF_BUFG
    SLICE_X80Y123        FDRE                                         r  data0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y123        FDRE (Prop_fdre_C_Q)         0.141     1.904 r  data0_reg[7]/Q
                         net (fo=6, routed)           0.195     2.099    data0[7]
    SLICE_X80Y120        FDRE                                         r  pwm_duty0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.927     2.294    clk_IBUF_BUFG
    SLICE_X80Y120        FDRE                                         r  pwm_duty0_reg[7]/C
                         clock pessimism             -0.513     1.780    
    SLICE_X80Y120        FDRE (Hold_fdre_C_D)         0.072     1.852    pwm_duty0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 data0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_duty0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.387%)  route 0.200ns (58.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.653     1.763    clk_IBUF_BUFG
    SLICE_X80Y123        FDRE                                         r  data0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y123        FDRE (Prop_fdre_C_Q)         0.141     1.904 r  data0_reg[3]/Q
                         net (fo=5, routed)           0.200     2.104    data0[3]
    SLICE_X80Y120        FDRE                                         r  pwm_duty0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.927     2.294    clk_IBUF_BUFG
    SLICE_X80Y120        FDRE                                         r  pwm_duty0_reg[3]/C
                         clock pessimism             -0.513     1.780    
    SLICE_X80Y120        FDRE (Hold_fdre_C_D)         0.070     1.850    pwm_duty0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            div/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     1.668    div/dClk
    SLICE_X50Y45         FDRE                                         r  div/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     1.832 r  div/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.946    div/counter_reg_n_0_[10]
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.056 r  div/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.056    div/counter_reg[8]_i_1_n_5
    SLICE_X50Y45         FDRE                                         r  div/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.825     2.192    div/dClk
    SLICE_X50Y45         FDRE                                         r  div/counter_reg[10]/C
                         clock pessimism             -0.524     1.668    
    SLICE_X50Y45         FDRE (Hold_fdre_C_D)         0.134     1.802    div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            div/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     1.668    div/dClk
    SLICE_X50Y43         FDRE                                         r  div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164     1.832 r  div/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.946    div/counter_reg_n_0_[2]
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.056 r  div/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.056    div/counter_reg[0]_i_1_n_5
    SLICE_X50Y43         FDRE                                         r  div/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.825     2.192    div/dClk
    SLICE_X50Y43         FDRE                                         r  div/counter_reg[2]/C
                         clock pessimism             -0.524     1.668    
    SLICE_X50Y43         FDRE (Hold_fdre_C_D)         0.134     1.802    div/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            div/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     1.668    div/dClk
    SLICE_X50Y44         FDRE                                         r  div/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.164     1.832 r  div/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.946    div/counter_reg_n_0_[6]
    SLICE_X50Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.056 r  div/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.056    div/counter_reg[4]_i_1_n_5
    SLICE_X50Y44         FDRE                                         r  div/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.825     2.192    div/dClk
    SLICE_X50Y44         FDRE                                         r  div/counter_reg[6]/C
                         clock pessimism             -0.524     1.668    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.134     1.802    div/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            pwm_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.227ns (65.246%)  route 0.121ns (34.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.655     1.765    clk_IBUF_BUFG
    SLICE_X80Y121        FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        FDRE (Prop_fdre_C_Q)         0.128     1.893 r  pwm_count_reg[2]/Q
                         net (fo=9, routed)           0.121     2.014    pwm_count_reg__0[2]
    SLICE_X80Y121        LUT6 (Prop_lut6_I3_O)        0.099     2.113 r  pwm_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.113    pwm_count[5]_i_1_n_0
    SLICE_X80Y121        FDRE                                         r  pwm_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.926     2.293    clk_IBUF_BUFG
    SLICE_X80Y121        FDRE                                         r  pwm_count_reg[5]/C
                         clock pessimism             -0.527     1.765    
    SLICE_X80Y121        FDRE (Hold_fdre_C_D)         0.092     1.857    pwm_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 _drdy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            _drdy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.930%)  route 0.212ns (60.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.652     1.762    clk_IBUF_BUFG
    SLICE_X81Y125        FDRE                                         r  _drdy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.141     1.903 r  _drdy_reg[0]/Q
                         net (fo=2, routed)           0.212     2.116    _drdy[0]
    SLICE_X81Y125        FDRE                                         r  _drdy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.922     2.289    clk_IBUF_BUFG
    SLICE_X81Y125        FDRE                                         r  _drdy_reg[1]/C
                         clock pessimism             -0.526     1.762    
    SLICE_X81Y125        FDRE (Hold_fdre_C_D)         0.066     1.828    _drdy_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 div/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            div/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     1.668    div/dClk
    SLICE_X50Y45         FDRE                                         r  div/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     1.832 r  div/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.946    div/counter_reg_n_0_[10]
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.092 r  div/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.092    div/counter_reg[8]_i_1_n_4
    SLICE_X50Y45         FDRE                                         r  div/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.825     2.192    div/dClk
    SLICE_X50Y45         FDRE                                         r  div/counter_reg[11]/C
                         clock pessimism             -0.524     1.668    
    SLICE_X50Y45         FDRE (Hold_fdre_C_D)         0.134     1.802    div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 div/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Destination:            div/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     1.668    div/dClk
    SLICE_X50Y43         FDRE                                         r  div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164     1.832 r  div/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.946    div/counter_reg_n_0_[2]
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.092 r  div/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.092    div/counter_reg[0]_i_1_n_4
    SLICE_X50Y43         FDRE                                         r  div/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.825     2.192    div/dClk
    SLICE_X50Y43         FDRE                                         r  div/counter_reg[3]/C
                         clock pessimism             -0.524     1.668    
    SLICE_X50Y43         FDRE (Hold_fdre_C_D)         0.134     1.802    div/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8000.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         8000.000    7996.000   XADC_X0Y0       myxadc/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         8000.000    7997.845   BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         8000.000    7999.000   SLICE_X81Y125   _drdy_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         8000.000    7999.000   SLICE_X81Y125   _drdy_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         8000.000    7999.000   SLICE_X81Y123   data0_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         8000.000    7999.000   SLICE_X81Y123   data0_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         8000.000    7999.000   SLICE_X81Y123   data0_reg[2]/C
Min Period        n/a     FDRE/C     n/a            1.000         8000.000    7999.000   SLICE_X80Y123   data0_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         8000.000    7999.000   SLICE_X80Y123   data0_reg[4]/C
Min Period        n/a     FDRE/C     n/a            1.000         8000.000    7999.000   SLICE_X81Y123   data0_reg[5]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         7996.000    7995.499   SLICE_X80Y121   pwm_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         7996.000    7995.499   SLICE_X80Y121   pwm_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         7996.000    7995.499   SLICE_X80Y121   pwm_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         7996.000    7995.499   SLICE_X80Y121   pwm_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         7996.000    7995.499   SLICE_X80Y121   pwm_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         7996.000    7995.499   SLICE_X80Y121   pwm_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         7996.000    7995.499   SLICE_X81Y120   pwm_duty0_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         7996.000    7995.499   SLICE_X81Y120   pwm_duty0_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         7996.000    7995.499   SLICE_X81Y120   pwm_duty0_reg[1]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         7996.000    7995.499   SLICE_X81Y120   pwm_duty0_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y125   _drdy_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y125   _drdy_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y123   data0_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y123   data0_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y123   data0_reg[2]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X80Y123   data0_reg[3]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X80Y123   data0_reg[4]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y123   data0_reg[5]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X80Y123   data0_reg[6]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X80Y123   data0_reg[7]/C



