
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Oct  8 20:37:51 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aa/FPGA_space/FIR/build_linux'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1808.402 ; gain = 0.000 ; free physical = 8261 ; free virtual = 14866
INFO: [Netlist 29-17] Analyzing 3854 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Finished Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc:50]
Finished Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Project 1-1714] 17 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 1 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2093.898 ; gain = 0.000 ; free physical = 8090 ; free virtual = 14696
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 

12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2093.898 ; gain = 562.113 ; free physical = 8090 ; free virtual = 14696
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2210.898 ; gain = 117.000 ; free physical = 8027 ; free virtual = 14633

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14a1eb577

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2695.852 ; gain = 484.953 ; free physical = 7513 ; free virtual = 14136

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 14a1eb577

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3035.711 ; gain = 0.000 ; free physical = 7179 ; free virtual = 13802

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 14a1eb577

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3035.711 ; gain = 0.000 ; free physical = 7179 ; free virtual = 13802
Phase 1 Initialization | Checksum: 14a1eb577

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3035.711 ; gain = 0.000 ; free physical = 7179 ; free virtual = 13802

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 14a1eb577

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3035.711 ; gain = 0.000 ; free physical = 7174 ; free virtual = 13797

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 14a1eb577

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3035.711 ; gain = 0.000 ; free physical = 7168 ; free virtual = 13791
Phase 2 Timer Update And Timing Data Collection | Checksum: 14a1eb577

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3035.711 ; gain = 0.000 ; free physical = 7168 ; free virtual = 13791

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 11 inverter(s) to 29 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 191bab0da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3035.711 ; gain = 0.000 ; free physical = 7166 ; free virtual = 13789
Retarget | Checksum: 191bab0da
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 44 cells
INFO: [Opt 31-1021] In phase Retarget, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 17972c38c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3035.711 ; gain = 0.000 ; free physical = 7194 ; free virtual = 13817
Constant propagation | Checksum: 17972c38c
INFO: [Opt 31-389] Phase Constant propagation created 1495 cells and removed 3959 cells
INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3035.711 ; gain = 0.000 ; free physical = 7193 ; free virtual = 13816
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3035.711 ; gain = 0.000 ; free physical = 7166 ; free virtual = 13790
Phase 5 Sweep | Checksum: 17de61b58

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3035.711 ; gain = 0.000 ; free physical = 7167 ; free virtual = 13790
Sweep | Checksum: 17de61b58
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 25 cells
INFO: [Opt 31-1021] In phase Sweep, 121 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 17de61b58

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3067.727 ; gain = 32.016 ; free physical = 7166 ; free virtual = 13789
BUFG optimization | Checksum: 17de61b58
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 17de61b58

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3067.727 ; gain = 32.016 ; free physical = 7165 ; free virtual = 13788
Shift Register Optimization | Checksum: 17de61b58
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 17de61b58

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3067.727 ; gain = 32.016 ; free physical = 7165 ; free virtual = 13789
Post Processing Netlist | Checksum: 17de61b58
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 53 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1062428fe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3067.727 ; gain = 32.016 ; free physical = 7163 ; free virtual = 13787

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3067.727 ; gain = 0.000 ; free physical = 7163 ; free virtual = 13787
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1062428fe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3067.727 ; gain = 32.016 ; free physical = 7163 ; free virtual = 13787
Phase 9 Finalization | Checksum: 1062428fe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3067.727 ; gain = 32.016 ; free physical = 7163 ; free virtual = 13787
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              44  |                                             47  |
|  Constant propagation         |            1495  |            3959  |                                             47  |
|  Sweep                        |               0  |              25  |                                            121  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             53  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1062428fe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3067.727 ; gain = 32.016 ; free physical = 7163 ; free virtual = 13787

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 1 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 139d8b9bd

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6910 ; free virtual = 13537
Ending Power Optimization Task | Checksum: 139d8b9bd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3412.977 ; gain = 345.250 ; free physical = 6910 ; free virtual = 13537

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 139d8b9bd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6910 ; free virtual = 13537

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6910 ; free virtual = 13537
Ending Netlist Obfuscation Task | Checksum: 1014405aa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6910 ; free virtual = 13537
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3412.977 ; gain = 1319.078 ; free physical = 6910 ; free virtual = 13537
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6909 ; free virtual = 13538
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6909 ; free virtual = 13538
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6900 ; free virtual = 13534
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6899 ; free virtual = 13533
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6899 ; free virtual = 13533
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6898 ; free virtual = 13532
Write Physdb Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6898 ; free virtual = 13532
INFO: [Common 17-1381] The checkpoint '/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6888 ; free virtual = 13524
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6f885814

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6888 ; free virtual = 13523
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6888 ; free virtual = 13523

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dd0c50dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6870 ; free virtual = 13506

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d770de78

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6848 ; free virtual = 13486

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d770de78

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6848 ; free virtual = 13486
Phase 1 Placer Initialization | Checksum: d770de78

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6848 ; free virtual = 13486

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 5bfdb76b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6847 ; free virtual = 13485

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: dbbf768f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6848 ; free virtual = 13486

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: dbbf768f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6848 ; free virtual = 13486

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 132c6a522

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6831 ; free virtual = 13470

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 16101a20f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6831 ; free virtual = 13470

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 4 LUTNM shape to break, 2017 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 0, total 4, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 970 nets or LUTs. Breaked 4 LUTs, combined 966 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6828 ; free virtual = 13469

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            4  |            966  |                   970  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            4  |            966  |                   970  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 13304fd56

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6827 ; free virtual = 13468
Phase 2.5 Global Place Phase2 | Checksum: 108833900

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6827 ; free virtual = 13468
Phase 2 Global Placement | Checksum: 108833900

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6827 ; free virtual = 13468

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f2fb5a6b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6826 ; free virtual = 13467

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24d124428

Time (s): cpu = 00:00:56 ; elapsed = 00:00:24 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6823 ; free virtual = 13465

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d9ceb6fe

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6825 ; free virtual = 13467

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 158e3793b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6825 ; free virtual = 13467

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 22d45b29f

Time (s): cpu = 00:01:04 ; elapsed = 00:00:27 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6821 ; free virtual = 13463

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14b56d2eb

Time (s): cpu = 00:01:09 ; elapsed = 00:00:34 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6818 ; free virtual = 13460

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 136634528

Time (s): cpu = 00:01:10 ; elapsed = 00:00:35 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6817 ; free virtual = 13459

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 11c0e340e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:35 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6817 ; free virtual = 13459

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 143d7b764

Time (s): cpu = 00:01:20 ; elapsed = 00:00:38 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6815 ; free virtual = 13457
Phase 3 Detail Placement | Checksum: 143d7b764

Time (s): cpu = 00:01:20 ; elapsed = 00:00:38 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6815 ; free virtual = 13457

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 193d2a682

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.264 | TNS=-0.508 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c9045bfb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6812 ; free virtual = 13454
INFO: [Place 46-33] Processed net design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U128/ap_block_pp0_stage0_subdone, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/flow_control_loop_pipe_sequential_init_U/empty_100_fu_794, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U192/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/fir_top_0/inst/fir_int_int_shift_reg0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 5 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 5, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1ced3c017

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6812 ; free virtual = 13454
Phase 4.1.1.1 BUFG Insertion | Checksum: 193d2a682

Time (s): cpu = 00:01:31 ; elapsed = 00:00:43 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6812 ; free virtual = 13454

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.359. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d8132a1f

Time (s): cpu = 00:01:45 ; elapsed = 00:00:52 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6810 ; free virtual = 13452

Time (s): cpu = 00:01:45 ; elapsed = 00:00:52 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6810 ; free virtual = 13452
Phase 4.1 Post Commit Optimization | Checksum: 1d8132a1f

Time (s): cpu = 00:01:45 ; elapsed = 00:00:53 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6810 ; free virtual = 13452

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d8132a1f

Time (s): cpu = 00:01:46 ; elapsed = 00:00:53 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6809 ; free virtual = 13451

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d8132a1f

Time (s): cpu = 00:01:46 ; elapsed = 00:00:53 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6809 ; free virtual = 13451
Phase 4.3 Placer Reporting | Checksum: 1d8132a1f

Time (s): cpu = 00:01:46 ; elapsed = 00:00:53 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6809 ; free virtual = 13451

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6809 ; free virtual = 13451

Time (s): cpu = 00:01:46 ; elapsed = 00:00:53 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6809 ; free virtual = 13451
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f6fb9519

Time (s): cpu = 00:01:46 ; elapsed = 00:00:53 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6809 ; free virtual = 13451
Ending Placer Task | Checksum: 13498f7c8

Time (s): cpu = 00:01:47 ; elapsed = 00:00:53 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6807 ; free virtual = 13449
91 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:49 ; elapsed = 00:00:54 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6807 ; free virtual = 13449
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6801 ; free virtual = 13443
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6807 ; free virtual = 13450
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6802 ; free virtual = 13453
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6753 ; free virtual = 13452
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6753 ; free virtual = 13452
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6752 ; free virtual = 13452
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6747 ; free virtual = 13451
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6747 ; free virtual = 13452
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6747 ; free virtual = 13452
INFO: [Common 17-1381] The checkpoint '/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6798 ; free virtual = 13453
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.359 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6787 ; free virtual = 13451
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6735 ; free virtual = 13448
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6735 ; free virtual = 13448
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6736 ; free virtual = 13449
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6731 ; free virtual = 13449
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6730 ; free virtual = 13449
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6730 ; free virtual = 13449
INFO: [Common 17-1381] The checkpoint '/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1f28ff7a ConstDB: 0 ShapeSum: ff76855e RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: c60c1dfb | NumContArr: 3e3846d3 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 289965a08

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6716 ; free virtual = 13386

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 289965a08

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6715 ; free virtual = 13386

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 289965a08

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3412.977 ; gain = 0.000 ; free physical = 6715 ; free virtual = 13386
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 128f70489

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 3434.621 ; gain = 21.645 ; free physical = 6669 ; free virtual = 13340
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.358  | TNS=0.000  | WHS=-0.245 | THS=-428.670|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 54688
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 54688
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 179255880

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 3458.621 ; gain = 45.645 ; free physical = 6642 ; free virtual = 13312

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 179255880

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 3458.621 ; gain = 45.645 ; free physical = 6642 ; free virtual = 13312

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 19b914695

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 3669.488 ; gain = 256.512 ; free physical = 6431 ; free virtual = 13102
Phase 4 Initial Routing | Checksum: 19b914695

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 3669.488 ; gain = 256.512 ; free physical = 6431 ; free virtual = 13102

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 11208
 Number of Nodes with overlaps = 4309
 Number of Nodes with overlaps = 2021
 Number of Nodes with overlaps = 823
 Number of Nodes with overlaps = 254
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.347 | TNS=-2.131 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1d5296126

Time (s): cpu = 00:01:35 ; elapsed = 00:00:37 . Memory (MB): peak = 3669.488 ; gain = 256.512 ; free physical = 6425 ; free virtual = 13096

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 830
 Number of Nodes with overlaps = 351
 Number of Nodes with overlaps = 164
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.083 | TNS=-0.147 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2abaaa7a3

Time (s): cpu = 00:01:47 ; elapsed = 00:00:42 . Memory (MB): peak = 3669.488 ; gain = 256.512 ; free physical = 6424 ; free virtual = 13095

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 1225
 Number of Nodes with overlaps = 472
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.025 | TNS=-0.025 | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 2deeddf67

Time (s): cpu = 00:02:02 ; elapsed = 00:00:49 . Memory (MB): peak = 3669.488 ; gain = 256.512 ; free physical = 6424 ; free virtual = 13095

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 890
 Number of Nodes with overlaps = 311
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.023 | TNS=-0.023 | WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 2f875a09a

Time (s): cpu = 00:02:17 ; elapsed = 00:00:56 . Memory (MB): peak = 3669.488 ; gain = 256.512 ; free physical = 6421 ; free virtual = 13092
Phase 5 Rip-up And Reroute | Checksum: 2f875a09a

Time (s): cpu = 00:02:17 ; elapsed = 00:00:56 . Memory (MB): peak = 3669.488 ; gain = 256.512 ; free physical = 6421 ; free virtual = 13092

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2313d0c06

Time (s): cpu = 00:02:20 ; elapsed = 00:00:57 . Memory (MB): peak = 3669.488 ; gain = 256.512 ; free physical = 6419 ; free virtual = 13090
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.049  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2313d0c06

Time (s): cpu = 00:02:20 ; elapsed = 00:00:57 . Memory (MB): peak = 3669.488 ; gain = 256.512 ; free physical = 6419 ; free virtual = 13090

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2313d0c06

Time (s): cpu = 00:02:20 ; elapsed = 00:00:57 . Memory (MB): peak = 3669.488 ; gain = 256.512 ; free physical = 6419 ; free virtual = 13090
Phase 6 Delay and Skew Optimization | Checksum: 2313d0c06

Time (s): cpu = 00:02:20 ; elapsed = 00:00:57 . Memory (MB): peak = 3669.488 ; gain = 256.512 ; free physical = 6419 ; free virtual = 13090

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.049  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 220377146

Time (s): cpu = 00:02:22 ; elapsed = 00:00:58 . Memory (MB): peak = 3669.488 ; gain = 256.512 ; free physical = 6411 ; free virtual = 13082
Phase 7 Post Hold Fix | Checksum: 220377146

Time (s): cpu = 00:02:22 ; elapsed = 00:00:58 . Memory (MB): peak = 3669.488 ; gain = 256.512 ; free physical = 6411 ; free virtual = 13082

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.6256 %
  Global Horizontal Routing Utilization  = 15.047 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 220377146

Time (s): cpu = 00:02:23 ; elapsed = 00:00:58 . Memory (MB): peak = 3669.488 ; gain = 256.512 ; free physical = 6411 ; free virtual = 13082

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 220377146

Time (s): cpu = 00:02:23 ; elapsed = 00:00:58 . Memory (MB): peak = 3669.488 ; gain = 256.512 ; free physical = 6411 ; free virtual = 13082

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d91d08b

Time (s): cpu = 00:02:25 ; elapsed = 00:00:59 . Memory (MB): peak = 3669.488 ; gain = 256.512 ; free physical = 6424 ; free virtual = 13095

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d91d08b

Time (s): cpu = 00:02:25 ; elapsed = 00:00:59 . Memory (MB): peak = 3669.488 ; gain = 256.512 ; free physical = 6424 ; free virtual = 13095

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.049  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d91d08b

Time (s): cpu = 00:02:26 ; elapsed = 00:00:59 . Memory (MB): peak = 3669.488 ; gain = 256.512 ; free physical = 6424 ; free virtual = 13095
Total Elapsed time in route_design: 59.16 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 20c258c2d

Time (s): cpu = 00:02:26 ; elapsed = 00:00:59 . Memory (MB): peak = 3669.488 ; gain = 256.512 ; free physical = 6425 ; free virtual = 13096
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 20c258c2d

Time (s): cpu = 00:02:26 ; elapsed = 00:01:00 . Memory (MB): peak = 3669.488 ; gain = 256.512 ; free physical = 6411 ; free virtual = 13082

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:27 ; elapsed = 00:01:00 . Memory (MB): peak = 3669.488 ; gain = 256.512 ; free physical = 6411 ; free virtual = 13082
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
137 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:47 ; elapsed = 00:00:15 . Memory (MB): peak = 3725.516 ; gain = 56.027 ; free physical = 6392 ; free virtual = 13075
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3725.516 ; gain = 0.000 ; free physical = 6381 ; free virtual = 13075
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3725.516 ; gain = 0.000 ; free physical = 6329 ; free virtual = 13069
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3725.516 ; gain = 0.000 ; free physical = 6329 ; free virtual = 13069
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3725.516 ; gain = 0.000 ; free physical = 6320 ; free virtual = 13068
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3725.516 ; gain = 0.000 ; free physical = 6316 ; free virtual = 13068
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3725.516 ; gain = 0.000 ; free physical = 6315 ; free virtual = 13068
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3725.516 ; gain = 0.000 ; free physical = 6315 ; free virtual = 13068
INFO: [Common 17-1381] The checkpoint '/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
149 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 4052.340 ; gain = 286.805 ; free physical = 6010 ; free virtual = 12718
INFO: [Common 17-206] Exiting Vivado at Wed Oct  8 20:40:54 2025...
