{"vcs1":{"timestamp_begin":1682388405.511479031, "rt":0.92, "ut":0.24, "st":0.14}}
{"vcselab":{"timestamp_begin":1682388406.469234838, "rt":1.02, "ut":0.20, "st":0.29}}
{"link":{"timestamp_begin":1682388407.515226261, "rt":2.10, "ut":0.06, "st":1.73}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682388405.212192809}
{"VCS_COMP_START_TIME": 1682388405.212192809}
{"VCS_COMP_END_TIME": 1682388410.351725364}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340744}}
{"stitch_vcselab": {"peak_mem": 238988}}
