<stg><name>attention</name>


<trans_list>

<trans id="807" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="18" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln584" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="18" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln584" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="19" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln590" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln590" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="20" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="20" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="22" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="23" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="24" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="24" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="25" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln607" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln607" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="26" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="27" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="27" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="31" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="32" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln628" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="32" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln628" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln636" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="34" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln636" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="35" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="53" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln653" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="54" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln653" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="61" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="62" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="63" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="63" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="65" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln673" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln673" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="66" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln675" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="66" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln675" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="68" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln683" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln683" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln688" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="69" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln688" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="70" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="71" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln697" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="72" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln697" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln736" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="76" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln736" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:0  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_23), !map !182

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:1  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_22), !map !189

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:2  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_21), !map !195

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:3  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_20), !map !201

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:4  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_19), !map !207

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:5  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_18), !map !213

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:6  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_17), !map !219

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:7  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_16), !map !225

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:8  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_15), !map !231

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:9  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_14), !map !237

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:10  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_13), !map !243

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:11  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_12), !map !249

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:12  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_11), !map !255

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:13  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_10), !map !261

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:14  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_9), !map !267

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:15  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_8), !map !273

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:16  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_7), !map !279

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:17  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_6), !map !285

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:18  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_5), !map !291

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:19  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_4), !map !297

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:20  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_3), !map !303

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:21  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_2), !map !309

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:22  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_1), !map !315

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:23  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_0), !map !321

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:24  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_23), !map !327

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:25  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_22), !map !331

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:26  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_21), !map !335

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:27  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_20), !map !339

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:28  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_19), !map !343

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:29  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_18), !map !347

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:30  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_17), !map !351

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:31  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_16), !map !355

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:32  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_15), !map !359

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:33  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_14), !map !363

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:34  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_13), !map !367

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:35  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_12), !map !371

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:36  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_11), !map !375

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:37  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_10), !map !379

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:38  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_9), !map !383

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:39  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_8), !map !387

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:40  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_7), !map !391

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:41  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_6), !map !395

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:42  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_5), !map !399

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:43  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_4), !map !403

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:44  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_3), !map !407

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:45  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_2), !map !411

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:46  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_1), !map !415

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:47  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_0), !map !419

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:48  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_23), !map !423

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:49  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_22), !map !427

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:50  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_21), !map !431

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:51  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_20), !map !435

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:52  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_19), !map !439

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:53  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_18), !map !443

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:54  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_17), !map !447

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:55  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_16), !map !451

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:56  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_15), !map !455

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:57  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_14), !map !459

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:58  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_13), !map !463

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:59  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_12), !map !467

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:60  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_11), !map !471

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:61  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_10), !map !475

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:62  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_9), !map !479

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:63  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_8), !map !483

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:64  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_7), !map !487

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:65  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_6), !map !491

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:66  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_5), !map !495

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:67  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_4), !map !499

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:68  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_3), !map !503

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:69  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_2), !map !507

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:70  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_1), !map !511

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:71  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_0), !map !515

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:72  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_23), !map !519

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:73  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_22), !map !523

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:74  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_21), !map !527

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:75  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_20), !map !531

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:76  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_19), !map !535

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:77  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_18), !map !539

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:78  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_17), !map !543

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:79  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_16), !map !547

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:80  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_15), !map !551

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:81  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_14), !map !555

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:82  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_13), !map !559

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:83  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_12), !map !563

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:84  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_11), !map !567

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:85  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_10), !map !571

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:86  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_9), !map !575

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:87  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_8), !map !579

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:88  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_7), !map !583

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:89  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_6), !map !587

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:90  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_5), !map !591

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:91  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_4), !map !595

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:92  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_3), !map !599

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:93  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_2), !map !603

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:94  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_1), !map !607

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader198.preheader.0:95  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_0), !map !611

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader198.preheader.0:96  call void (...)* @_ssdm_op_SpecBitsMap([1536 x float]* %v264), !map !615

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader198.preheader.0:97  call void (...)* @_ssdm_op_SpecBitsMap(float %v266) nounwind, !map !620

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader198.preheader.0:98  call void (...)* @_ssdm_op_SpecBitsMap(float %v268) nounwind, !map !626

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader198.preheader.0:99  call void (...)* @_ssdm_op_SpecBitsMap(float %v270) nounwind, !map !630

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader198.preheader.0:100  call void (...)* @_ssdm_op_SpecBitsMap(float %v272) nounwind, !map !634

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader198.preheader.0:101  call void (...)* @_ssdm_op_SpecBitsMap([960 x float]* %v273), !map !638

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader198.preheader.0:102  call void (...)* @_ssdm_op_SpecBitsMap([960 x float]* %v274), !map !645

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader198.preheader.0:103  call void (...)* @_ssdm_op_SpecBitsMap([1536 x float]* %v275) nounwind, !map !649

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader198.preheader.0:104  call void (...)* @_ssdm_op_SpecBitsMap([1536 x float]* %v276) nounwind, !map !654

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader198.preheader.0:105  call void (...)* @_ssdm_op_SpecBitsMap([7680 x float]* %v277), !map !658

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader198.preheader.0:106  call void (...)* @_ssdm_op_SpecBitsMap([7680 x float]* %v278), !map !665

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader198.preheader.0:107  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v279) nounwind, !map !669

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader198.preheader.0:108  call void (...)* @_ssdm_op_SpecBitsMap([1536 x float]* %v280), !map !673

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader198.preheader.0:109  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @attention_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader198.preheader.0:110  %v272_read = call float @_ssdm_op_Read.ap_auto.float(float %v272)

]]></Node>
<StgValue><ssdm name="v272_read"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader198.preheader.0:111  %v270_read = call float @_ssdm_op_Read.ap_auto.float(float %v270)

]]></Node>
<StgValue><ssdm name="v270_read"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader198.preheader.0:112  %v268_read = call float @_ssdm_op_Read.ap_auto.float(float %v268)

]]></Node>
<StgValue><ssdm name="v268_read"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader198.preheader.0:113  %v266_read = call float @_ssdm_op_Read.ap_auto.float(float %v266)

]]></Node>
<StgValue><ssdm name="v266_read"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="64">
<![CDATA[
.preheader198.preheader.0:114  %rms_hidden_states_0 = alloca [1536 x float], align 16

]]></Node>
<StgValue><ssdm name="rms_hidden_states_0"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="64">
<![CDATA[
.preheader198.preheader.0:115  %q_proj_re = alloca [1536 x float], align 4

]]></Node>
<StgValue><ssdm name="q_proj_re"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="64">
<![CDATA[
.preheader198.preheader.0:116  %k_proj_re = alloca [1536 x float], align 4

]]></Node>
<StgValue><ssdm name="k_proj_re"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="64">
<![CDATA[
.preheader198.preheader.0:117  %v_proj_re = alloca [1536 x float], align 4

]]></Node>
<StgValue><ssdm name="v_proj_re"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="64">
<![CDATA[
.preheader198.preheader.0:118  %q_embed_0 = alloca [1536 x float], align 4

]]></Node>
<StgValue><ssdm name="q_embed_0"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="64">
<![CDATA[
.preheader198.preheader.0:119  %k_embed_0 = alloca [1536 x float], align 4

]]></Node>
<StgValue><ssdm name="k_embed_0"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="64">
<![CDATA[
.preheader198.preheader.0:120  %updated_k_cache = alloca [9216 x float], align 4

]]></Node>
<StgValue><ssdm name="updated_k_cache"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="64">
<![CDATA[
.preheader198.preheader.0:121  %updated_v_cache = alloca [9216 x float], align 4

]]></Node>
<StgValue><ssdm name="updated_v_cache"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="64">
<![CDATA[
.preheader198.preheader.0:122  %attn_weights_0 = alloca [96 x float], align 4

]]></Node>
<StgValue><ssdm name="attn_weights_0"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="64">
<![CDATA[
.preheader198.preheader.0:123  %softmax_attn_weights = alloca [96 x float], align 4

]]></Node>
<StgValue><ssdm name="softmax_attn_weights"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="64">
<![CDATA[
.preheader198.preheader.0:124  %attn_output_0 = alloca [1536 x float], align 4

]]></Node>
<StgValue><ssdm name="attn_output_0"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="64">
<![CDATA[
.preheader198.preheader.0:125  %attn_output_2D = alloca [1536 x float], align 4

]]></Node>
<StgValue><ssdm name="attn_output_2D"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="64">
<![CDATA[
.preheader198.preheader.0:126  %rms_attn_output_0 = alloca [1536 x float], align 16

]]></Node>
<StgValue><ssdm name="rms_attn_output_0"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
.preheader198.preheader.0:127  br label %.preheader198.0

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader198.0:0  %v284_0_0 = phi i11 [ %add_ln480, %0 ], [ 0, %.preheader198.preheader.0 ]

]]></Node>
<StgValue><ssdm name="v284_0_0"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader198.0:1  %icmp_ln480 = icmp eq i11 %v284_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln480"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader198.0:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader198.0:3  %add_ln480 = add i11 %v284_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln480"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader198.0:4  br i1 %icmp_ln480, label %.preheader195.preheader, label %0

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln481 = zext i11 %v284_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln481"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %rms_hidden_states_0_1 = getelementptr [1536 x float]* %rms_hidden_states_0, i64 0, i64 %zext_ln481

]]></Node>
<StgValue><ssdm name="rms_hidden_states_0_1"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store float 0.000000e+00, float* %rms_hidden_states_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln481"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader198.0

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="56" op_6_bw="52" op_7_bw="49" op_8_bw="44" op_9_bw="27" op_10_bw="8">
<![CDATA[
.preheader195.preheader:0  call fastcc void @rms_norm([1536 x float]* %v264, [1536 x float]* %v275, [1536 x float]* %rms_hidden_states_0)

]]></Node>
<StgValue><ssdm name="call_ln485"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="216" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="56" op_6_bw="52" op_7_bw="49" op_8_bw="44" op_9_bw="27" op_10_bw="8">
<![CDATA[
.preheader195.preheader:0  call fastcc void @rms_norm([1536 x float]* %v264, [1536 x float]* %v275, [1536 x float]* %rms_hidden_states_0)

]]></Node>
<StgValue><ssdm name="call_ln485"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="217" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader195.preheader:1  %scales_0_V = call fastcc i32 @quantize_activation([1536 x float]* %rms_hidden_states_0, [1536 x i8]* @quantized_hidden_sta_96)

]]></Node>
<StgValue><ssdm name="scales_0_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="218" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader195.preheader:1  %scales_0_V = call fastcc i32 @quantize_activation([1536 x float]* %rms_hidden_states_0, [1536 x i8]* @quantized_hidden_sta_96)

]]></Node>
<StgValue><ssdm name="scales_0_V"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
.preheader195.preheader:2  br label %.preheader194.0

]]></Node>
<StgValue><ssdm name="br_ln502"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader194.0:0  %v295_0_0 = phi i11 [ %add_ln502, %1 ], [ 0, %.preheader195.preheader ]

]]></Node>
<StgValue><ssdm name="v295_0_0"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader194.0:1  %icmp_ln502 = icmp eq i11 %v295_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln502"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader194.0:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader194.0:3  %add_ln502 = add i11 %v295_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln502"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader194.0:4  br i1 %icmp_ln502, label %.preheader192.0.preheader, label %1

]]></Node>
<StgValue><ssdm name="br_ln502"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln503 = zext i11 %v295_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln503"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %q_proj_re_addr = getelementptr [1536 x float]* %q_proj_re, i64 0, i64 %zext_ln503

]]></Node>
<StgValue><ssdm name="q_proj_re_addr"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store float 0.000000e+00, float* %q_proj_re_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln503"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader194.0

]]></Node>
<StgValue><ssdm name="br_ln502"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
.preheader192.0.preheader:0  br label %.preheader192.0

]]></Node>
<StgValue><ssdm name="br_ln508"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader192.0:0  %v298_0_0 = phi i11 [ %add_ln508, %2 ], [ 0, %.preheader192.0.preheader ]

]]></Node>
<StgValue><ssdm name="v298_0_0"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader192.0:1  %icmp_ln508 = icmp eq i11 %v298_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln508"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader192.0:2  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader192.0:3  %add_ln508 = add i11 %v298_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln508"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader192.0:4  br i1 %icmp_ln508, label %.preheader190.0.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln508"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln509 = zext i11 %v298_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln509"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %k_proj_re_addr = getelementptr [1536 x float]* %k_proj_re, i64 0, i64 %zext_ln509

]]></Node>
<StgValue><ssdm name="k_proj_re_addr"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store float 0.000000e+00, float* %k_proj_re_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln509"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader192.0

]]></Node>
<StgValue><ssdm name="br_ln508"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
.preheader190.0.preheader:0  br label %.preheader190.0

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader190.0:0  %v301_0_0 = phi i11 [ %add_ln514, %3 ], [ 0, %.preheader190.0.preheader ]

]]></Node>
<StgValue><ssdm name="v301_0_0"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader190.0:1  %icmp_ln514 = icmp eq i11 %v301_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln514"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader190.0:2  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader190.0:3  %add_ln514 = add i11 %v301_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln514"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader190.0:4  br i1 %icmp_ln514, label %.preheader191.1_ifconv, label %3

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln515 = zext i11 %v301_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln515"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %v_proj_re_addr = getelementptr [1536 x float]* %v_proj_re, i64 0, i64 %zext_ln515

]]></Node>
<StgValue><ssdm name="v_proj_re_addr"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store float 0.000000e+00, float* %v_proj_re_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln515"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader190.0

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="32">
<![CDATA[
.preheader191.1_ifconv:0  %d_assign = fpext float %v266_read to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="250" st_id="9" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="32">
<![CDATA[
.preheader191.1_ifconv:0  %d_assign = fpext float %v266_read to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64">
<![CDATA[
.preheader191.1_ifconv:1  %ireg_V = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="63" op_0_bw="64">
<![CDATA[
.preheader191.1_ifconv:2  %trunc_ln556 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:3  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader191.1_ifconv:4  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="11">
<![CDATA[
.preheader191.1_ifconv:5  %zext_ln461 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="zext_ln461"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="52" op_0_bw="64">
<![CDATA[
.preheader191.1_ifconv:6  %trunc_ln565 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.preheader191.1_ifconv:7  %tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="54" op_0_bw="53">
<![CDATA[
.preheader191.1_ifconv:8  %p_Result_59 = zext i53 %tmp to i54

]]></Node>
<StgValue><ssdm name="p_Result_59"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader191.1_ifconv:9  %man_V_1 = sub i54 0, %p_Result_59

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader191.1_ifconv:10  %man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %p_Result_59

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader191.1_ifconv:11  %icmp_ln571 = icmp eq i63 %trunc_ln556, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:12  %F2 = sub i12 1075, %zext_ln461

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:13  %icmp_ln581 = icmp sgt i12 %F2, 20

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:14  %add_ln581 = add i12 -20, %F2

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:15  %sub_ln581 = sub i12 20, %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader191.1_ifconv:16  %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:18  %icmp_ln582 = icmp eq i12 %F2, 20

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="54">
<![CDATA[
.preheader191.1_ifconv:19  %trunc_ln583 = trunc i54 %man_V_2 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader191.1_ifconv:21  %tmp_43 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="12">
<![CDATA[
.preheader191.1_ifconv:17  %sext_ln581 = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:20  %icmp_ln585 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader191.1_ifconv:22  %icmp_ln603 = icmp eq i7 %tmp_43, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="54" op_0_bw="32">
<![CDATA[
.preheader191.1_ifconv:23  %zext_ln586 = zext i32 %sext_ln581 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader191.1_ifconv:24  %ashr_ln586 = ashr i54 %man_V_2, %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="54">
<![CDATA[
.preheader191.1_ifconv:25  %trunc_ln586 = trunc i54 %ashr_ln586 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32">
<![CDATA[
.preheader191.1_ifconv:26  %bitcast_ln696 = bitcast float %v266_read to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:27  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:28  %select_ln588 = select i1 %tmp_52, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader191.1_ifconv:29  %shl_ln604 = shl i32 %trunc_ln583, %sext_ln581

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:30  %xor_ln571 = xor i1 %icmp_ln571, true

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:31  %and_ln582 = and i1 %icmp_ln582, %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:32  %or_ln582 = or i1 %icmp_ln571, %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:33  %xor_ln582 = xor i1 %or_ln582, true

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:34  %and_ln581 = and i1 %icmp_ln581, %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:35  %xor_ln585 = xor i1 %icmp_ln585, true

]]></Node>
<StgValue><ssdm name="xor_ln585"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:36  %and_ln585 = and i1 %and_ln581, %xor_ln585

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:37  %and_ln585_2 = and i1 %and_ln581, %icmp_ln585

]]></Node>
<StgValue><ssdm name="and_ln585_2"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:38  %or_ln581 = or i1 %or_ln582, %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:39  %xor_ln581 = xor i1 %or_ln581, true

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:40  %and_ln603 = and i1 %icmp_ln603, %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:41  %select_ln603 = select i1 %and_ln603, i32 %shl_ln604, i32 %trunc_ln586

]]></Node>
<StgValue><ssdm name="select_ln603"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:42  %or_ln603 = or i1 %and_ln603, %and_ln585_2

]]></Node>
<StgValue><ssdm name="or_ln603"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:43  %select_ln603_4 = select i1 %and_ln585, i32 %select_ln588, i32 %trunc_ln583

]]></Node>
<StgValue><ssdm name="select_ln603_4"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:44  %or_ln603_3 = or i1 %and_ln585, %and_ln582

]]></Node>
<StgValue><ssdm name="or_ln603_3"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:45  %select_ln603_5 = select i1 %or_ln603, i32 %select_ln603, i32 %select_ln603_4

]]></Node>
<StgValue><ssdm name="select_ln603_5"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:46  %or_ln603_4 = or i1 %or_ln603, %or_ln603_3

]]></Node>
<StgValue><ssdm name="or_ln603_4"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:47  %v302_V = select i1 %or_ln603_4, i32 %select_ln603_5, i32 0

]]></Node>
<StgValue><ssdm name="v302_V"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="32">
<![CDATA[
.preheader191.1_ifconv:48  %d_assign_1 = fpext float %v268_read to double

]]></Node>
<StgValue><ssdm name="d_assign_1"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="32">
<![CDATA[
.preheader191.1_ifconv:96  %d_assign_2 = fpext float %v270_read to double

]]></Node>
<StgValue><ssdm name="d_assign_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="300" st_id="11" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="32">
<![CDATA[
.preheader191.1_ifconv:48  %d_assign_1 = fpext float %v268_read to double

]]></Node>
<StgValue><ssdm name="d_assign_1"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64">
<![CDATA[
.preheader191.1_ifconv:49  %ireg_V_1 = bitcast double %d_assign_1 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="63" op_0_bw="64">
<![CDATA[
.preheader191.1_ifconv:50  %trunc_ln556_1 = trunc i64 %ireg_V_1 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556_1"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:51  %p_Result_60 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_60"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader191.1_ifconv:52  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="12" op_0_bw="11">
<![CDATA[
.preheader191.1_ifconv:53  %zext_ln461_1 = zext i11 %exp_tmp_V_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_1"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="52" op_0_bw="64">
<![CDATA[
.preheader191.1_ifconv:54  %trunc_ln565_1 = trunc i64 %ireg_V_1 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_1"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.preheader191.1_ifconv:55  %tmp_s = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_1)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="54" op_0_bw="53">
<![CDATA[
.preheader191.1_ifconv:56  %p_Result_61 = zext i53 %tmp_s to i54

]]></Node>
<StgValue><ssdm name="p_Result_61"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader191.1_ifconv:57  %man_V_4 = sub i54 0, %p_Result_61

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader191.1_ifconv:58  %man_V_5 = select i1 %p_Result_60, i54 %man_V_4, i54 %p_Result_61

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader191.1_ifconv:59  %icmp_ln571_1 = icmp eq i63 %trunc_ln556_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_1"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:60  %F2_1 = sub i12 1075, %zext_ln461_1

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:61  %icmp_ln581_1 = icmp sgt i12 %F2_1, 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_1"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:62  %add_ln581_1 = add i12 -20, %F2_1

]]></Node>
<StgValue><ssdm name="add_ln581_1"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:63  %sub_ln581_1 = sub i12 20, %F2_1

]]></Node>
<StgValue><ssdm name="sub_ln581_1"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader191.1_ifconv:64  %sh_amt_1 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:66  %icmp_ln582_1 = icmp eq i12 %F2_1, 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_1"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="54">
<![CDATA[
.preheader191.1_ifconv:67  %trunc_ln583_1 = trunc i54 %man_V_5 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln583_1"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader191.1_ifconv:69  %tmp_56 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="32">
<![CDATA[
.preheader191.1_ifconv:96  %d_assign_2 = fpext float %v270_read to double

]]></Node>
<StgValue><ssdm name="d_assign_2"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64">
<![CDATA[
.preheader191.1_ifconv:97  %ireg_V_2 = bitcast double %d_assign_2 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_2"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="63" op_0_bw="64">
<![CDATA[
.preheader191.1_ifconv:98  %trunc_ln556_2 = trunc i64 %ireg_V_2 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556_2"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:99  %p_Result_62 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_62"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader191.1_ifconv:100  %exp_tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_2"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="12" op_0_bw="11">
<![CDATA[
.preheader191.1_ifconv:101  %zext_ln461_2 = zext i11 %exp_tmp_V_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_2"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="52" op_0_bw="64">
<![CDATA[
.preheader191.1_ifconv:102  %trunc_ln565_2 = trunc i64 %ireg_V_2 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_2"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.preheader191.1_ifconv:103  %tmp_8 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_2)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="54" op_0_bw="53">
<![CDATA[
.preheader191.1_ifconv:104  %p_Result_63 = zext i53 %tmp_8 to i54

]]></Node>
<StgValue><ssdm name="p_Result_63"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader191.1_ifconv:105  %man_V_7 = sub i54 0, %p_Result_63

]]></Node>
<StgValue><ssdm name="man_V_7"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader191.1_ifconv:106  %man_V_8 = select i1 %p_Result_62, i54 %man_V_7, i54 %p_Result_63

]]></Node>
<StgValue><ssdm name="man_V_8"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader191.1_ifconv:107  %icmp_ln571_2 = icmp eq i63 %trunc_ln556_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_2"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:108  %F2_2 = sub i12 1075, %zext_ln461_2

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="333" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:109  %icmp_ln581_2 = icmp sgt i12 %F2_2, 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_2"/></StgValue>
</operation>

<operation id="334" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:110  %add_ln581_2 = add i12 -20, %F2_2

]]></Node>
<StgValue><ssdm name="add_ln581_2"/></StgValue>
</operation>

<operation id="335" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:111  %sub_ln581_2 = sub i12 20, %F2_2

]]></Node>
<StgValue><ssdm name="sub_ln581_2"/></StgValue>
</operation>

<operation id="336" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader191.1_ifconv:112  %sh_amt_2 = select i1 %icmp_ln581_2, i12 %add_ln581_2, i12 %sub_ln581_2

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="337" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:114  %icmp_ln582_2 = icmp eq i12 %F2_2, 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_2"/></StgValue>
</operation>

<operation id="338" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="54">
<![CDATA[
.preheader191.1_ifconv:115  %trunc_ln583_2 = trunc i54 %man_V_8 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln583_2"/></StgValue>
</operation>

<operation id="339" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader191.1_ifconv:117  %tmp_69 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_2, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="340" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="32" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="32" op_123_bw="32">
<![CDATA[
.preheader191.1_ifconv:192  call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v265_0, [24576 x i8]* %v265_1, [24576 x i8]* %v265_2, [24576 x i8]* %v265_3, [24576 x i8]* %v265_4, [24576 x i8]* %v265_5, [24576 x i8]* %v265_6, [24576 x i8]* %v265_7, [24576 x i8]* %v265_8, [24576 x i8]* %v265_9, [24576 x i8]* %v265_10, [24576 x i8]* %v265_11, [24576 x i8]* %v265_12, [24576 x i8]* %v265_13, [24576 x i8]* %v265_14, [24576 x i8]* %v265_15, [24576 x i8]* %v265_16, [24576 x i8]* %v265_17, [24576 x i8]* %v265_18, [24576 x i8]* %v265_19, [24576 x i8]* %v265_20, [24576 x i8]* %v265_21, [24576 x i8]* %v265_22, [24576 x i8]* %v265_23, i32 %v302_V, [1536 x float]* %q_proj_re)

]]></Node>
<StgValue><ssdm name="call_ln549"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="12">
<![CDATA[
.preheader191.1_ifconv:65  %sext_ln581_1 = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_1"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:68  %icmp_ln585_1 = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_1"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader191.1_ifconv:70  %icmp_ln603_1 = icmp eq i7 %tmp_56, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_1"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="54" op_0_bw="32">
<![CDATA[
.preheader191.1_ifconv:71  %zext_ln586_1 = zext i32 %sext_ln581_1 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_1"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader191.1_ifconv:72  %ashr_ln586_1 = ashr i54 %man_V_5, %zext_ln586_1

]]></Node>
<StgValue><ssdm name="ashr_ln586_1"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="54">
<![CDATA[
.preheader191.1_ifconv:73  %trunc_ln586_1 = trunc i54 %ashr_ln586_1 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln586_1"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32">
<![CDATA[
.preheader191.1_ifconv:74  %bitcast_ln696_3 = bitcast float %v268_read to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_3"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:75  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:76  %select_ln588_1 = select i1 %tmp_57, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln588_1"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader191.1_ifconv:77  %shl_ln604_1 = shl i32 %trunc_ln583_1, %sext_ln581_1

]]></Node>
<StgValue><ssdm name="shl_ln604_1"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:78  %xor_ln571_1 = xor i1 %icmp_ln571_1, true

]]></Node>
<StgValue><ssdm name="xor_ln571_1"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:79  %and_ln582_1 = and i1 %icmp_ln582_1, %xor_ln571_1

]]></Node>
<StgValue><ssdm name="and_ln582_1"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:80  %or_ln582_1 = or i1 %icmp_ln571_1, %icmp_ln582_1

]]></Node>
<StgValue><ssdm name="or_ln582_1"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:81  %xor_ln582_1 = xor i1 %or_ln582_1, true

]]></Node>
<StgValue><ssdm name="xor_ln582_1"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:82  %and_ln581_1 = and i1 %icmp_ln581_1, %xor_ln582_1

]]></Node>
<StgValue><ssdm name="and_ln581_1"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:83  %xor_ln585_1 = xor i1 %icmp_ln585_1, true

]]></Node>
<StgValue><ssdm name="xor_ln585_1"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:84  %and_ln585_3 = and i1 %and_ln581_1, %xor_ln585_1

]]></Node>
<StgValue><ssdm name="and_ln585_3"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:85  %and_ln585_4 = and i1 %and_ln581_1, %icmp_ln585_1

]]></Node>
<StgValue><ssdm name="and_ln585_4"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:86  %or_ln581_1 = or i1 %or_ln582_1, %icmp_ln581_1

]]></Node>
<StgValue><ssdm name="or_ln581_1"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:87  %xor_ln581_1 = xor i1 %or_ln581_1, true

]]></Node>
<StgValue><ssdm name="xor_ln581_1"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:88  %and_ln603_1 = and i1 %icmp_ln603_1, %xor_ln581_1

]]></Node>
<StgValue><ssdm name="and_ln603_1"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:89  %select_ln603_7 = select i1 %and_ln603_1, i32 %shl_ln604_1, i32 %trunc_ln586_1

]]></Node>
<StgValue><ssdm name="select_ln603_7"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:90  %or_ln603_5 = or i1 %and_ln603_1, %and_ln585_4

]]></Node>
<StgValue><ssdm name="or_ln603_5"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:91  %select_ln603_8 = select i1 %and_ln585_3, i32 %select_ln588_1, i32 %trunc_ln583_1

]]></Node>
<StgValue><ssdm name="select_ln603_8"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:92  %or_ln603_6 = or i1 %and_ln585_3, %and_ln582_1

]]></Node>
<StgValue><ssdm name="or_ln603_6"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:93  %select_ln603_9 = select i1 %or_ln603_5, i32 %select_ln603_7, i32 %select_ln603_8

]]></Node>
<StgValue><ssdm name="select_ln603_9"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:94  %or_ln603_7 = or i1 %or_ln603_5, %or_ln603_6

]]></Node>
<StgValue><ssdm name="or_ln603_7"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:95  %v304_V = select i1 %or_ln603_7, i32 %select_ln603_9, i32 0

]]></Node>
<StgValue><ssdm name="v304_V"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="12">
<![CDATA[
.preheader191.1_ifconv:113  %sext_ln581_2 = sext i12 %sh_amt_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_2"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:116  %icmp_ln585_2 = icmp ult i12 %sh_amt_2, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_2"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader191.1_ifconv:118  %icmp_ln603_2 = icmp eq i7 %tmp_69, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_2"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="54" op_0_bw="32">
<![CDATA[
.preheader191.1_ifconv:119  %zext_ln586_2 = zext i32 %sext_ln581_2 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_2"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader191.1_ifconv:120  %ashr_ln586_2 = ashr i54 %man_V_8, %zext_ln586_2

]]></Node>
<StgValue><ssdm name="ashr_ln586_2"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="54">
<![CDATA[
.preheader191.1_ifconv:121  %trunc_ln586_2 = trunc i54 %ashr_ln586_2 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln586_2"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32">
<![CDATA[
.preheader191.1_ifconv:122  %bitcast_ln696_5 = bitcast float %v270_read to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_5"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:123  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:124  %select_ln588_2 = select i1 %tmp_70, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln588_2"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader191.1_ifconv:125  %shl_ln604_2 = shl i32 %trunc_ln583_2, %sext_ln581_2

]]></Node>
<StgValue><ssdm name="shl_ln604_2"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:126  %xor_ln571_2 = xor i1 %icmp_ln571_2, true

]]></Node>
<StgValue><ssdm name="xor_ln571_2"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:127  %and_ln582_2 = and i1 %icmp_ln582_2, %xor_ln571_2

]]></Node>
<StgValue><ssdm name="and_ln582_2"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:128  %or_ln582_2 = or i1 %icmp_ln571_2, %icmp_ln582_2

]]></Node>
<StgValue><ssdm name="or_ln582_2"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:129  %xor_ln582_2 = xor i1 %or_ln582_2, true

]]></Node>
<StgValue><ssdm name="xor_ln582_2"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:130  %and_ln581_2 = and i1 %icmp_ln581_2, %xor_ln582_2

]]></Node>
<StgValue><ssdm name="and_ln581_2"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:131  %xor_ln585_2 = xor i1 %icmp_ln585_2, true

]]></Node>
<StgValue><ssdm name="xor_ln585_2"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:132  %and_ln585_5 = and i1 %and_ln581_2, %xor_ln585_2

]]></Node>
<StgValue><ssdm name="and_ln585_5"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:133  %and_ln585_6 = and i1 %and_ln581_2, %icmp_ln585_2

]]></Node>
<StgValue><ssdm name="and_ln585_6"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:134  %or_ln581_2 = or i1 %or_ln582_2, %icmp_ln581_2

]]></Node>
<StgValue><ssdm name="or_ln581_2"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:135  %xor_ln581_2 = xor i1 %or_ln581_2, true

]]></Node>
<StgValue><ssdm name="xor_ln581_2"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:136  %and_ln603_2 = and i1 %icmp_ln603_2, %xor_ln581_2

]]></Node>
<StgValue><ssdm name="and_ln603_2"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:137  %select_ln603_11 = select i1 %and_ln603_2, i32 %shl_ln604_2, i32 %trunc_ln586_2

]]></Node>
<StgValue><ssdm name="select_ln603_11"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:138  %or_ln603_8 = or i1 %and_ln603_2, %and_ln585_6

]]></Node>
<StgValue><ssdm name="or_ln603_8"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:139  %select_ln603_12 = select i1 %and_ln585_5, i32 %select_ln588_2, i32 %trunc_ln583_2

]]></Node>
<StgValue><ssdm name="select_ln603_12"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:140  %or_ln603_9 = or i1 %and_ln585_5, %and_ln582_2

]]></Node>
<StgValue><ssdm name="or_ln603_9"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:141  %select_ln603_13 = select i1 %or_ln603_8, i32 %select_ln603_11, i32 %select_ln603_12

]]></Node>
<StgValue><ssdm name="select_ln603_13"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:142  %or_ln603_10 = or i1 %or_ln603_8, %or_ln603_9

]]></Node>
<StgValue><ssdm name="or_ln603_10"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:143  %v306_V = select i1 %or_ln603_10, i32 %select_ln603_13, i32 0

]]></Node>
<StgValue><ssdm name="v306_V"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="32" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="32" op_123_bw="32">
<![CDATA[
.preheader191.1_ifconv:192  call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v265_0, [24576 x i8]* %v265_1, [24576 x i8]* %v265_2, [24576 x i8]* %v265_3, [24576 x i8]* %v265_4, [24576 x i8]* %v265_5, [24576 x i8]* %v265_6, [24576 x i8]* %v265_7, [24576 x i8]* %v265_8, [24576 x i8]* %v265_9, [24576 x i8]* %v265_10, [24576 x i8]* %v265_11, [24576 x i8]* %v265_12, [24576 x i8]* %v265_13, [24576 x i8]* %v265_14, [24576 x i8]* %v265_15, [24576 x i8]* %v265_16, [24576 x i8]* %v265_17, [24576 x i8]* %v265_18, [24576 x i8]* %v265_19, [24576 x i8]* %v265_20, [24576 x i8]* %v265_21, [24576 x i8]* %v265_22, [24576 x i8]* %v265_23, i32 %v302_V, [1536 x float]* %q_proj_re)

]]></Node>
<StgValue><ssdm name="call_ln549"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="398" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="32" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="32" op_123_bw="32">
<![CDATA[
.preheader191.1_ifconv:193  call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v267_0, [24576 x i8]* %v267_1, [24576 x i8]* %v267_2, [24576 x i8]* %v267_3, [24576 x i8]* %v267_4, [24576 x i8]* %v267_5, [24576 x i8]* %v267_6, [24576 x i8]* %v267_7, [24576 x i8]* %v267_8, [24576 x i8]* %v267_9, [24576 x i8]* %v267_10, [24576 x i8]* %v267_11, [24576 x i8]* %v267_12, [24576 x i8]* %v267_13, [24576 x i8]* %v267_14, [24576 x i8]* %v267_15, [24576 x i8]* %v267_16, [24576 x i8]* %v267_17, [24576 x i8]* %v267_18, [24576 x i8]* %v267_19, [24576 x i8]* %v267_20, [24576 x i8]* %v267_21, [24576 x i8]* %v267_22, [24576 x i8]* %v267_23, i32 %v304_V, [1536 x float]* %k_proj_re)

]]></Node>
<StgValue><ssdm name="call_ln551"/></StgValue>
</operation>

<operation id="399" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="32" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="32" op_123_bw="32">
<![CDATA[
.preheader191.1_ifconv:194  call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v269_0, [24576 x i8]* %v269_1, [24576 x i8]* %v269_2, [24576 x i8]* %v269_3, [24576 x i8]* %v269_4, [24576 x i8]* %v269_5, [24576 x i8]* %v269_6, [24576 x i8]* %v269_7, [24576 x i8]* %v269_8, [24576 x i8]* %v269_9, [24576 x i8]* %v269_10, [24576 x i8]* %v269_11, [24576 x i8]* %v269_12, [24576 x i8]* %v269_13, [24576 x i8]* %v269_14, [24576 x i8]* %v269_15, [24576 x i8]* %v269_16, [24576 x i8]* %v269_17, [24576 x i8]* %v269_18, [24576 x i8]* %v269_19, [24576 x i8]* %v269_20, [24576 x i8]* %v269_21, [24576 x i8]* %v269_22, [24576 x i8]* %v269_23, i32 %v306_V, [1536 x float]* %v_proj_re)

]]></Node>
<StgValue><ssdm name="call_ln553"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader191.1_ifconv:195  call fastcc void @reshape_2D_to_3D([1536 x float]* %q_proj_re, [1536 x float]* @q_proj_0)

]]></Node>
<StgValue><ssdm name="call_ln578"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="401" st_id="14" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="32">
<![CDATA[
.preheader191.1_ifconv:144  %d_assign_3 = fpext float %v272_read to double

]]></Node>
<StgValue><ssdm name="d_assign_3"/></StgValue>
</operation>

<operation id="402" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="32" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="32" op_123_bw="32">
<![CDATA[
.preheader191.1_ifconv:193  call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v267_0, [24576 x i8]* %v267_1, [24576 x i8]* %v267_2, [24576 x i8]* %v267_3, [24576 x i8]* %v267_4, [24576 x i8]* %v267_5, [24576 x i8]* %v267_6, [24576 x i8]* %v267_7, [24576 x i8]* %v267_8, [24576 x i8]* %v267_9, [24576 x i8]* %v267_10, [24576 x i8]* %v267_11, [24576 x i8]* %v267_12, [24576 x i8]* %v267_13, [24576 x i8]* %v267_14, [24576 x i8]* %v267_15, [24576 x i8]* %v267_16, [24576 x i8]* %v267_17, [24576 x i8]* %v267_18, [24576 x i8]* %v267_19, [24576 x i8]* %v267_20, [24576 x i8]* %v267_21, [24576 x i8]* %v267_22, [24576 x i8]* %v267_23, i32 %v304_V, [1536 x float]* %k_proj_re)

]]></Node>
<StgValue><ssdm name="call_ln551"/></StgValue>
</operation>

<operation id="403" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="32" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="32" op_123_bw="32">
<![CDATA[
.preheader191.1_ifconv:194  call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v269_0, [24576 x i8]* %v269_1, [24576 x i8]* %v269_2, [24576 x i8]* %v269_3, [24576 x i8]* %v269_4, [24576 x i8]* %v269_5, [24576 x i8]* %v269_6, [24576 x i8]* %v269_7, [24576 x i8]* %v269_8, [24576 x i8]* %v269_9, [24576 x i8]* %v269_10, [24576 x i8]* %v269_11, [24576 x i8]* %v269_12, [24576 x i8]* %v269_13, [24576 x i8]* %v269_14, [24576 x i8]* %v269_15, [24576 x i8]* %v269_16, [24576 x i8]* %v269_17, [24576 x i8]* %v269_18, [24576 x i8]* %v269_19, [24576 x i8]* %v269_20, [24576 x i8]* %v269_21, [24576 x i8]* %v269_22, [24576 x i8]* %v269_23, i32 %v306_V, [1536 x float]* %v_proj_re)

]]></Node>
<StgValue><ssdm name="call_ln553"/></StgValue>
</operation>

<operation id="404" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader191.1_ifconv:195  call fastcc void @reshape_2D_to_3D([1536 x float]* %q_proj_re, [1536 x float]* @q_proj_0)

]]></Node>
<StgValue><ssdm name="call_ln578"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="405" st_id="15" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="32">
<![CDATA[
.preheader191.1_ifconv:144  %d_assign_3 = fpext float %v272_read to double

]]></Node>
<StgValue><ssdm name="d_assign_3"/></StgValue>
</operation>

<operation id="406" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64">
<![CDATA[
.preheader191.1_ifconv:145  %ireg_V_3 = bitcast double %d_assign_3 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_3"/></StgValue>
</operation>

<operation id="407" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="63" op_0_bw="64">
<![CDATA[
.preheader191.1_ifconv:146  %trunc_ln556_3 = trunc i64 %ireg_V_3 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556_3"/></StgValue>
</operation>

<operation id="408" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:147  %p_Result_64 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_64"/></StgValue>
</operation>

<operation id="409" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader191.1_ifconv:148  %exp_tmp_V_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_3"/></StgValue>
</operation>

<operation id="410" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="11">
<![CDATA[
.preheader191.1_ifconv:149  %zext_ln461_3 = zext i11 %exp_tmp_V_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_3"/></StgValue>
</operation>

<operation id="411" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="52" op_0_bw="64">
<![CDATA[
.preheader191.1_ifconv:150  %trunc_ln565_3 = trunc i64 %ireg_V_3 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_3"/></StgValue>
</operation>

<operation id="412" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.preheader191.1_ifconv:151  %tmp_9 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_3)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="413" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="54" op_0_bw="53">
<![CDATA[
.preheader191.1_ifconv:152  %p_Result_65 = zext i53 %tmp_9 to i54

]]></Node>
<StgValue><ssdm name="p_Result_65"/></StgValue>
</operation>

<operation id="414" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader191.1_ifconv:153  %man_V_10 = sub i54 0, %p_Result_65

]]></Node>
<StgValue><ssdm name="man_V_10"/></StgValue>
</operation>

<operation id="415" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader191.1_ifconv:154  %man_V_11 = select i1 %p_Result_64, i54 %man_V_10, i54 %p_Result_65

]]></Node>
<StgValue><ssdm name="man_V_11"/></StgValue>
</operation>

<operation id="416" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader191.1_ifconv:155  %icmp_ln571_3 = icmp eq i63 %trunc_ln556_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_3"/></StgValue>
</operation>

<operation id="417" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:156  %F2_3 = sub i12 1075, %zext_ln461_3

]]></Node>
<StgValue><ssdm name="F2_3"/></StgValue>
</operation>

<operation id="418" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:157  %icmp_ln581_3 = icmp sgt i12 %F2_3, 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_3"/></StgValue>
</operation>

<operation id="419" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:158  %add_ln581_3 = add i12 -20, %F2_3

]]></Node>
<StgValue><ssdm name="add_ln581_3"/></StgValue>
</operation>

<operation id="420" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:159  %sub_ln581_3 = sub i12 20, %F2_3

]]></Node>
<StgValue><ssdm name="sub_ln581_3"/></StgValue>
</operation>

<operation id="421" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader191.1_ifconv:160  %sh_amt_3 = select i1 %icmp_ln581_3, i12 %add_ln581_3, i12 %sub_ln581_3

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="422" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:162  %icmp_ln582_3 = icmp eq i12 %F2_3, 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_3"/></StgValue>
</operation>

<operation id="423" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="54">
<![CDATA[
.preheader191.1_ifconv:163  %trunc_ln583_3 = trunc i54 %man_V_11 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln583_3"/></StgValue>
</operation>

<operation id="424" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader191.1_ifconv:165  %tmp_72 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_3, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="425" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader191.1_ifconv:196  call fastcc void @reshape_2D_to_3D([1536 x float]* %k_proj_re, [1536 x float]* @k_proj_0)

]]></Node>
<StgValue><ssdm name="call_ln579"/></StgValue>
</operation>

<operation id="426" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader191.1_ifconv:197  call fastcc void @reshape_2D_to_3D([1536 x float]* %v_proj_re, [1536 x float]* @v_proj_0)

]]></Node>
<StgValue><ssdm name="call_ln580"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="427" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="12">
<![CDATA[
.preheader191.1_ifconv:161  %sext_ln581_3 = sext i12 %sh_amt_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_3"/></StgValue>
</operation>

<operation id="428" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader191.1_ifconv:164  %icmp_ln585_3 = icmp ult i12 %sh_amt_3, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_3"/></StgValue>
</operation>

<operation id="429" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader191.1_ifconv:166  %icmp_ln603_3 = icmp eq i7 %tmp_72, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_3"/></StgValue>
</operation>

<operation id="430" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="54" op_0_bw="32">
<![CDATA[
.preheader191.1_ifconv:167  %zext_ln586_3 = zext i32 %sext_ln581_3 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_3"/></StgValue>
</operation>

<operation id="431" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader191.1_ifconv:168  %ashr_ln586_3 = ashr i54 %man_V_11, %zext_ln586_3

]]></Node>
<StgValue><ssdm name="ashr_ln586_3"/></StgValue>
</operation>

<operation id="432" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="54">
<![CDATA[
.preheader191.1_ifconv:169  %trunc_ln586_3 = trunc i54 %ashr_ln586_3 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln586_3"/></StgValue>
</operation>

<operation id="433" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32">
<![CDATA[
.preheader191.1_ifconv:170  %bitcast_ln696_7 = bitcast float %v272_read to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_7"/></StgValue>
</operation>

<operation id="434" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:171  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="435" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:172  %select_ln588_3 = select i1 %tmp_73, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln588_3"/></StgValue>
</operation>

<operation id="436" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader191.1_ifconv:173  %shl_ln604_3 = shl i32 %trunc_ln583_3, %sext_ln581_3

]]></Node>
<StgValue><ssdm name="shl_ln604_3"/></StgValue>
</operation>

<operation id="437" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:174  %xor_ln571_3 = xor i1 %icmp_ln571_3, true

]]></Node>
<StgValue><ssdm name="xor_ln571_3"/></StgValue>
</operation>

<operation id="438" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:175  %and_ln582_3 = and i1 %icmp_ln582_3, %xor_ln571_3

]]></Node>
<StgValue><ssdm name="and_ln582_3"/></StgValue>
</operation>

<operation id="439" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:176  %or_ln582_3 = or i1 %icmp_ln571_3, %icmp_ln582_3

]]></Node>
<StgValue><ssdm name="or_ln582_3"/></StgValue>
</operation>

<operation id="440" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:177  %xor_ln582_3 = xor i1 %or_ln582_3, true

]]></Node>
<StgValue><ssdm name="xor_ln582_3"/></StgValue>
</operation>

<operation id="441" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:178  %and_ln581_3 = and i1 %icmp_ln581_3, %xor_ln582_3

]]></Node>
<StgValue><ssdm name="and_ln581_3"/></StgValue>
</operation>

<operation id="442" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:179  %xor_ln585_3 = xor i1 %icmp_ln585_3, true

]]></Node>
<StgValue><ssdm name="xor_ln585_3"/></StgValue>
</operation>

<operation id="443" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:180  %and_ln585_7 = and i1 %and_ln581_3, %xor_ln585_3

]]></Node>
<StgValue><ssdm name="and_ln585_7"/></StgValue>
</operation>

<operation id="444" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:181  %and_ln585_8 = and i1 %and_ln581_3, %icmp_ln585_3

]]></Node>
<StgValue><ssdm name="and_ln585_8"/></StgValue>
</operation>

<operation id="445" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:182  %or_ln581_3 = or i1 %or_ln582_3, %icmp_ln581_3

]]></Node>
<StgValue><ssdm name="or_ln581_3"/></StgValue>
</operation>

<operation id="446" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:183  %xor_ln581_3 = xor i1 %or_ln581_3, true

]]></Node>
<StgValue><ssdm name="xor_ln581_3"/></StgValue>
</operation>

<operation id="447" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:184  %and_ln603_3 = and i1 %icmp_ln603_3, %xor_ln581_3

]]></Node>
<StgValue><ssdm name="and_ln603_3"/></StgValue>
</operation>

<operation id="448" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:185  %select_ln603_15 = select i1 %and_ln603_3, i32 %shl_ln604_3, i32 %trunc_ln586_3

]]></Node>
<StgValue><ssdm name="select_ln603_15"/></StgValue>
</operation>

<operation id="449" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:186  %or_ln603_11 = or i1 %and_ln603_3, %and_ln585_8

]]></Node>
<StgValue><ssdm name="or_ln603_11"/></StgValue>
</operation>

<operation id="450" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:187  %select_ln603_16 = select i1 %and_ln585_7, i32 %select_ln588_3, i32 %trunc_ln583_3

]]></Node>
<StgValue><ssdm name="select_ln603_16"/></StgValue>
</operation>

<operation id="451" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:188  %or_ln603_12 = or i1 %and_ln585_7, %and_ln582_3

]]></Node>
<StgValue><ssdm name="or_ln603_12"/></StgValue>
</operation>

<operation id="452" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:189  %select_ln603_17 = select i1 %or_ln603_11, i32 %select_ln603_15, i32 %select_ln603_16

]]></Node>
<StgValue><ssdm name="select_ln603_17"/></StgValue>
</operation>

<operation id="453" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader191.1_ifconv:190  %or_ln603_13 = or i1 %or_ln603_11, %or_ln603_12

]]></Node>
<StgValue><ssdm name="or_ln603_13"/></StgValue>
</operation>

<operation id="454" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader191.1_ifconv:191  %v308_V = select i1 %or_ln603_13, i32 %select_ln603_17, i32 0

]]></Node>
<StgValue><ssdm name="v308_V"/></StgValue>
</operation>

<operation id="455" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader191.1_ifconv:196  call fastcc void @reshape_2D_to_3D([1536 x float]* %k_proj_re, [1536 x float]* @k_proj_0)

]]></Node>
<StgValue><ssdm name="call_ln579"/></StgValue>
</operation>

<operation id="456" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader191.1_ifconv:197  call fastcc void @reshape_2D_to_3D([1536 x float]* %v_proj_re, [1536 x float]* @v_proj_0)

]]></Node>
<StgValue><ssdm name="call_ln580"/></StgValue>
</operation>

<operation id="457" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
.preheader191.1_ifconv:198  br label %.preheader178.1

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="458" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader178.1:0  %v334_0 = phi i5 [ 0, %.preheader191.1_ifconv ], [ %v334, %.preheader178.1.loopexit ]

]]></Node>
<StgValue><ssdm name="v334_0"/></StgValue>
</operation>

<operation id="459" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader178.1:1  %icmp_ln582_4 = icmp eq i5 %v334_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln582_4"/></StgValue>
</operation>

<operation id="460" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader178.1:2  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="461" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader178.1:3  %v334 = add i5 %v334_0, 1

]]></Node>
<StgValue><ssdm name="v334"/></StgValue>
</operation>

<operation id="462" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader178.1:4  br i1 %icmp_ln582_4, label %.preheader176.preheader, label %.preheader178.preheader

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="463" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.preheader178.preheader:0  %tmp_28 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v334_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="464" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader178.preheader:1  %tmp_29 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v334_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="465" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="12" op_0_bw="10">
<![CDATA[
.preheader178.preheader:2  %zext_ln585 = zext i10 %tmp_29 to i12

]]></Node>
<StgValue><ssdm name="zext_ln585"/></StgValue>
</operation>

<operation id="466" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader178.preheader:3  %sub_ln585 = sub i12 %tmp_28, %zext_ln585

]]></Node>
<StgValue><ssdm name="sub_ln585"/></StgValue>
</operation>

<operation id="467" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
.preheader178.preheader:4  br label %.preheader177.0

]]></Node>
<StgValue><ssdm name="br_ln584"/></StgValue>
</operation>

<operation id="468" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0">
<![CDATA[
.preheader176.preheader:0  br label %.preheader176

]]></Node>
<StgValue><ssdm name="br_ln590"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="469" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader177.0:0  %v336_0_0 = phi i7 [ %add_ln584, %4 ], [ 0, %.preheader178.preheader ]

]]></Node>
<StgValue><ssdm name="v336_0_0"/></StgValue>
</operation>

<operation id="470" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader177.0:1  %icmp_ln584 = icmp eq i7 %v336_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln584"/></StgValue>
</operation>

<operation id="471" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader177.0:2  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="472" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader177.0:3  %add_ln584 = add i7 %v336_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln584"/></StgValue>
</operation>

<operation id="473" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader177.0:4  br i1 %icmp_ln584, label %.preheader178.1.loopexit, label %4

]]></Node>
<StgValue><ssdm name="br_ln584"/></StgValue>
</operation>

<operation id="474" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln584" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="12" op_0_bw="7">
<![CDATA[
:0  %zext_ln585_1 = zext i7 %v336_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln585_1"/></StgValue>
</operation>

<operation id="475" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln584" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln585 = add i12 %sub_ln585, %zext_ln585_1

]]></Node>
<StgValue><ssdm name="add_ln585"/></StgValue>
</operation>

<operation id="476" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln584" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="12">
<![CDATA[
:2  %sext_ln585 = sext i12 %add_ln585 to i64

]]></Node>
<StgValue><ssdm name="sext_ln585"/></StgValue>
</operation>

<operation id="477" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln584" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %q_embed_0_addr = getelementptr [1536 x float]* %q_embed_0, i64 0, i64 %sext_ln585

]]></Node>
<StgValue><ssdm name="q_embed_0_addr"/></StgValue>
</operation>

<operation id="478" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln584" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:4  store float 0.000000e+00, float* %q_embed_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln585"/></StgValue>
</operation>

<operation id="479" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln584" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader177.0

]]></Node>
<StgValue><ssdm name="br_ln584"/></StgValue>
</operation>

<operation id="480" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln584" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
.preheader178.1.loopexit:0  br label %.preheader178.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="481" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader176:0  %v338_0 = phi i5 [ %v338, %.preheader176.loopexit ], [ 0, %.preheader176.preheader ]

]]></Node>
<StgValue><ssdm name="v338_0"/></StgValue>
</operation>

<operation id="482" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader176:1  %icmp_ln590 = icmp eq i5 %v338_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln590"/></StgValue>
</operation>

<operation id="483" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader176:2  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="484" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader176:3  %v338 = add i5 %v338_0, 1

]]></Node>
<StgValue><ssdm name="v338"/></StgValue>
</operation>

<operation id="485" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader176:4  br i1 %icmp_ln590, label %6, label %.preheader175.preheader

]]></Node>
<StgValue><ssdm name="br_ln590"/></StgValue>
</operation>

<operation id="486" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln590" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.preheader175.preheader:0  %tmp_30 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v338_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="487" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln590" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader175.preheader:1  %tmp_31 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v338_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="488" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln590" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="12" op_0_bw="10">
<![CDATA[
.preheader175.preheader:2  %zext_ln593 = zext i10 %tmp_31 to i12

]]></Node>
<StgValue><ssdm name="zext_ln593"/></StgValue>
</operation>

<operation id="489" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln590" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader175.preheader:3  %sub_ln593 = sub i12 %tmp_30, %zext_ln593

]]></Node>
<StgValue><ssdm name="sub_ln593"/></StgValue>
</operation>

<operation id="490" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln590" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0">
<![CDATA[
.preheader175.preheader:4  br label %.preheader174.0

]]></Node>
<StgValue><ssdm name="br_ln592"/></StgValue>
</operation>

<operation id="491" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln590" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:0  call fastcc void @apply_rotary_pos_emb([960 x float]* %v273, [960 x float]* %v274, [1536 x float]* %q_embed_0, [1536 x float]* %k_embed_0)

]]></Node>
<StgValue><ssdm name="call_ln597"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="492" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader174.0:0  %v340_0_0 = phi i7 [ %add_ln592, %5 ], [ 0, %.preheader175.preheader ]

]]></Node>
<StgValue><ssdm name="v340_0_0"/></StgValue>
</operation>

<operation id="493" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader174.0:1  %icmp_ln592 = icmp eq i7 %v340_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln592"/></StgValue>
</operation>

<operation id="494" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader174.0:2  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="495" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader174.0:3  %add_ln592 = add i7 %v340_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln592"/></StgValue>
</operation>

<operation id="496" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader174.0:4  br i1 %icmp_ln592, label %.preheader176.loopexit, label %5

]]></Node>
<StgValue><ssdm name="br_ln592"/></StgValue>
</operation>

<operation id="497" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="12" op_0_bw="7">
<![CDATA[
:0  %zext_ln593_1 = zext i7 %v340_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln593_1"/></StgValue>
</operation>

<operation id="498" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln593 = add i12 %sub_ln593, %zext_ln593_1

]]></Node>
<StgValue><ssdm name="add_ln593"/></StgValue>
</operation>

<operation id="499" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="12">
<![CDATA[
:2  %sext_ln593 = sext i12 %add_ln593 to i64

]]></Node>
<StgValue><ssdm name="sext_ln593"/></StgValue>
</operation>

<operation id="500" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %k_embed_0_addr = getelementptr [1536 x float]* %k_embed_0, i64 0, i64 %sext_ln593

]]></Node>
<StgValue><ssdm name="k_embed_0_addr"/></StgValue>
</operation>

<operation id="501" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:4  store float 0.000000e+00, float* %k_embed_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln593"/></StgValue>
</operation>

<operation id="502" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader174.0

]]></Node>
<StgValue><ssdm name="br_ln592"/></StgValue>
</operation>

<operation id="503" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln592" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0">
<![CDATA[
.preheader176.loopexit:0  br label %.preheader176

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="504" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:0  call fastcc void @apply_rotary_pos_emb([960 x float]* %v273, [960 x float]* %v274, [1536 x float]* %q_embed_0, [1536 x float]* %k_embed_0)

]]></Node>
<StgValue><ssdm name="call_ln597"/></StgValue>
</operation>

<operation id="505" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln599"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="506" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit:0  %v342_0 = phi i5 [ 0, %6 ], [ %v342, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="v342_0"/></StgValue>
</operation>

<operation id="507" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %icmp_ln599 = icmp eq i5 %v342_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln599"/></StgValue>
</operation>

<operation id="508" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="509" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %v342 = add i5 %v342_0, 1

]]></Node>
<StgValue><ssdm name="v342"/></StgValue>
</operation>

<operation id="510" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln599, label %.preheader171.preheader, label %.preheader173.preheader

]]></Node>
<StgValue><ssdm name="br_ln599"/></StgValue>
</operation>

<operation id="511" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader173.preheader:0  %tmp_32 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v342_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="512" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="9" op_0_bw="8">
<![CDATA[
.preheader173.preheader:1  %zext_ln602 = zext i8 %tmp_32 to i9

]]></Node>
<StgValue><ssdm name="zext_ln602"/></StgValue>
</operation>

<operation id="513" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader173.preheader:2  %tmp_33 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v342_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="514" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="9" op_0_bw="6">
<![CDATA[
.preheader173.preheader:3  %zext_ln602_1 = zext i6 %tmp_33 to i9

]]></Node>
<StgValue><ssdm name="zext_ln602_1"/></StgValue>
</operation>

<operation id="515" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader173.preheader:4  %sub_ln602 = sub i9 %zext_ln602, %zext_ln602_1

]]></Node>
<StgValue><ssdm name="sub_ln602"/></StgValue>
</operation>

<operation id="516" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="10" op_0_bw="9">
<![CDATA[
.preheader173.preheader:5  %sext_ln602 = sext i9 %sub_ln602 to i10

]]></Node>
<StgValue><ssdm name="sext_ln602"/></StgValue>
</operation>

<operation id="517" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
.preheader173.preheader:6  br label %.preheader173

]]></Node>
<StgValue><ssdm name="br_ln600"/></StgValue>
</operation>

<operation id="518" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0">
<![CDATA[
.preheader171.preheader:0  br label %.preheader171

]]></Node>
<StgValue><ssdm name="br_ln607"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="519" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader173:0  %v343_0 = phi i3 [ 0, %.preheader173.preheader ], [ %v343, %.preheader173.loopexit ]

]]></Node>
<StgValue><ssdm name="v343_0"/></StgValue>
</operation>

<operation id="520" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader173:1  %icmp_ln600 = icmp eq i3 %v343_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln600"/></StgValue>
</operation>

<operation id="521" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader173:2  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="522" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader173:3  %v343 = add i3 %v343_0, 1

]]></Node>
<StgValue><ssdm name="v343"/></StgValue>
</operation>

<operation id="523" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader173:4  br i1 %icmp_ln600, label %.loopexit.loopexit, label %.preheader172.preheader

]]></Node>
<StgValue><ssdm name="br_ln600"/></StgValue>
</operation>

<operation id="524" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="10" op_0_bw="3">
<![CDATA[
.preheader172.preheader:0  %zext_ln602_2 = zext i3 %v343_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln602_2"/></StgValue>
</operation>

<operation id="525" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader172.preheader:1  %add_ln602 = add i10 %zext_ln602_2, %sext_ln602

]]></Node>
<StgValue><ssdm name="add_ln602"/></StgValue>
</operation>

<operation id="526" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="8" op_0_bw="10">
<![CDATA[
.preheader172.preheader:2  %trunc_ln602 = trunc i10 %add_ln602 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln602"/></StgValue>
</operation>

<operation id="527" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.preheader172.preheader:3  %p_shl8_cast = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %trunc_ln602, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="528" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
.preheader172.preheader:4  %p_shl9_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln602, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="529" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader172.preheader:5  %sub_ln602_1 = sub i15 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="sub_ln602_1"/></StgValue>
</operation>

<operation id="530" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
.preheader172.preheader:6  br label %.preheader172

]]></Node>
<StgValue><ssdm name="br_ln601"/></StgValue>
</operation>

<operation id="531" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln600" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="532" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader172:0  %v344_0 = phi i7 [ %v344, %7 ], [ 0, %.preheader172.preheader ]

]]></Node>
<StgValue><ssdm name="v344_0"/></StgValue>
</operation>

<operation id="533" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader172:1  %icmp_ln601 = icmp eq i7 %v344_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln601"/></StgValue>
</operation>

<operation id="534" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader172:2  %empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="535" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader172:3  %v344 = add i7 %v344_0, 1

]]></Node>
<StgValue><ssdm name="v344"/></StgValue>
</operation>

<operation id="536" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader172:4  br i1 %icmp_ln601, label %.preheader173.loopexit, label %7

]]></Node>
<StgValue><ssdm name="br_ln601"/></StgValue>
</operation>

<operation id="537" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="15" op_0_bw="7">
<![CDATA[
:0  %zext_ln602_3 = zext i7 %v344_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln602_3"/></StgValue>
</operation>

<operation id="538" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln602_1 = add i15 %sub_ln602_1, %zext_ln602_3

]]></Node>
<StgValue><ssdm name="add_ln602_1"/></StgValue>
</operation>

<operation id="539" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="15">
<![CDATA[
:2  %zext_ln602_4 = zext i15 %add_ln602_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln602_4"/></StgValue>
</operation>

<operation id="540" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %updated_k_cache_addr = getelementptr [9216 x float]* %updated_k_cache, i64 0, i64 %zext_ln602_4

]]></Node>
<StgValue><ssdm name="updated_k_cache_addr"/></StgValue>
</operation>

<operation id="541" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:4  store float 0.000000e+00, float* %updated_k_cache_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln602"/></StgValue>
</operation>

<operation id="542" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader172

]]></Node>
<StgValue><ssdm name="br_ln601"/></StgValue>
</operation>

<operation id="543" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0">
<![CDATA[
.preheader173.loopexit:0  br label %.preheader173

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="544" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader171:0  %v346_0 = phi i5 [ %v346, %.preheader171.loopexit ], [ 0, %.preheader171.preheader ]

]]></Node>
<StgValue><ssdm name="v346_0"/></StgValue>
</operation>

<operation id="545" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader171:1  %icmp_ln607 = icmp eq i5 %v346_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln607"/></StgValue>
</operation>

<operation id="546" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader171:2  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="547" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader171:3  %v346 = add i5 %v346_0, 1

]]></Node>
<StgValue><ssdm name="v346"/></StgValue>
</operation>

<operation id="548" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader171:4  br i1 %icmp_ln607, label %9, label %.preheader170.preheader

]]></Node>
<StgValue><ssdm name="br_ln607"/></StgValue>
</operation>

<operation id="549" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln607" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader170.preheader:0  %tmp_34 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v346_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="550" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln607" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="9" op_0_bw="8">
<![CDATA[
.preheader170.preheader:1  %zext_ln610 = zext i8 %tmp_34 to i9

]]></Node>
<StgValue><ssdm name="zext_ln610"/></StgValue>
</operation>

<operation id="551" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln607" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader170.preheader:2  %tmp_35 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v346_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="552" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln607" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="9" op_0_bw="6">
<![CDATA[
.preheader170.preheader:3  %zext_ln610_1 = zext i6 %tmp_35 to i9

]]></Node>
<StgValue><ssdm name="zext_ln610_1"/></StgValue>
</operation>

<operation id="553" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln607" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader170.preheader:4  %sub_ln610 = sub i9 %zext_ln610, %zext_ln610_1

]]></Node>
<StgValue><ssdm name="sub_ln610"/></StgValue>
</operation>

<operation id="554" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln607" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="10" op_0_bw="9">
<![CDATA[
.preheader170.preheader:5  %sext_ln610 = sext i9 %sub_ln610 to i10

]]></Node>
<StgValue><ssdm name="sext_ln610"/></StgValue>
</operation>

<operation id="555" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln607" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0">
<![CDATA[
.preheader170.preheader:6  br label %.preheader170

]]></Node>
<StgValue><ssdm name="br_ln608"/></StgValue>
</operation>

<operation id="556" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln607" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:0  call fastcc void @cache_update([7680 x float]* %v277, [1536 x float]* %k_embed_0, [9216 x float]* %updated_k_cache)

]]></Node>
<StgValue><ssdm name="call_ln614"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="557" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader170:0  %v347_0 = phi i3 [ 0, %.preheader170.preheader ], [ %v347, %.preheader170.loopexit ]

]]></Node>
<StgValue><ssdm name="v347_0"/></StgValue>
</operation>

<operation id="558" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader170:1  %icmp_ln608 = icmp eq i3 %v347_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln608"/></StgValue>
</operation>

<operation id="559" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader170:2  %empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="560" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader170:3  %v347 = add i3 %v347_0, 1

]]></Node>
<StgValue><ssdm name="v347"/></StgValue>
</operation>

<operation id="561" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader170:4  br i1 %icmp_ln608, label %.preheader171.loopexit, label %.preheader169.preheader

]]></Node>
<StgValue><ssdm name="br_ln608"/></StgValue>
</operation>

<operation id="562" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="10" op_0_bw="3">
<![CDATA[
.preheader169.preheader:0  %zext_ln610_2 = zext i3 %v347_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln610_2"/></StgValue>
</operation>

<operation id="563" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader169.preheader:1  %add_ln610 = add i10 %zext_ln610_2, %sext_ln610

]]></Node>
<StgValue><ssdm name="add_ln610"/></StgValue>
</operation>

<operation id="564" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="10">
<![CDATA[
.preheader169.preheader:2  %trunc_ln610 = trunc i10 %add_ln610 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln610"/></StgValue>
</operation>

<operation id="565" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.preheader169.preheader:3  %p_shl_cast = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %trunc_ln610, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="566" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
.preheader169.preheader:4  %p_shl2_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln610, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="567" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader169.preheader:5  %sub_ln610_1 = sub i15 %p_shl_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="sub_ln610_1"/></StgValue>
</operation>

<operation id="568" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0">
<![CDATA[
.preheader169.preheader:6  br label %.preheader169

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="569" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
.preheader171.loopexit:0  br label %.preheader171

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="570" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader169:0  %v348_0 = phi i7 [ %v348, %8 ], [ 0, %.preheader169.preheader ]

]]></Node>
<StgValue><ssdm name="v348_0"/></StgValue>
</operation>

<operation id="571" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader169:1  %icmp_ln609 = icmp eq i7 %v348_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln609"/></StgValue>
</operation>

<operation id="572" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader169:2  %empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="573" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader169:3  %v348 = add i7 %v348_0, 1

]]></Node>
<StgValue><ssdm name="v348"/></StgValue>
</operation>

<operation id="574" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader169:4  br i1 %icmp_ln609, label %.preheader170.loopexit, label %8

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="575" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="15" op_0_bw="7">
<![CDATA[
:0  %zext_ln610_3 = zext i7 %v348_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln610_3"/></StgValue>
</operation>

<operation id="576" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln610_1 = add i15 %sub_ln610_1, %zext_ln610_3

]]></Node>
<StgValue><ssdm name="add_ln610_1"/></StgValue>
</operation>

<operation id="577" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="15">
<![CDATA[
:2  %zext_ln610_4 = zext i15 %add_ln610_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln610_4"/></StgValue>
</operation>

<operation id="578" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %updated_v_cache_addr = getelementptr [9216 x float]* %updated_v_cache, i64 0, i64 %zext_ln610_4

]]></Node>
<StgValue><ssdm name="updated_v_cache_addr"/></StgValue>
</operation>

<operation id="579" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:4  store float 0.000000e+00, float* %updated_v_cache_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln610"/></StgValue>
</operation>

<operation id="580" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader169

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="581" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln609" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0">
<![CDATA[
.preheader170.loopexit:0  br label %.preheader170

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="582" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:0  call fastcc void @cache_update([7680 x float]* %v277, [1536 x float]* %k_embed_0, [9216 x float]* %updated_k_cache)

]]></Node>
<StgValue><ssdm name="call_ln614"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="583" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1  call fastcc void @cache_update([7680 x float]* %v278, [1536 x float]* @v_proj_0, [9216 x float]* %updated_v_cache)

]]></Node>
<StgValue><ssdm name="call_ln615"/></StgValue>
</operation>

<operation id="584" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @transpose_last_two_d([9216 x float]* %updated_k_cache, [9216 x float]* @k_proj_transposed)

]]></Node>
<StgValue><ssdm name="call_ln624"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="585" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1  call fastcc void @cache_update([7680 x float]* %v278, [1536 x float]* @v_proj_0, [9216 x float]* %updated_v_cache)

]]></Node>
<StgValue><ssdm name="call_ln615"/></StgValue>
</operation>

<operation id="586" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @transpose_last_two_d([9216 x float]* %updated_k_cache, [9216 x float]* @k_proj_transposed)

]]></Node>
<StgValue><ssdm name="call_ln624"/></StgValue>
</operation>

<operation id="587" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader166.1

]]></Node>
<StgValue><ssdm name="br_ln626"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="588" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader166.1:0  %v354_0 = phi i5 [ 0, %9 ], [ %v354, %.preheader166.1.loopexit ]

]]></Node>
<StgValue><ssdm name="v354_0"/></StgValue>
</operation>

<operation id="589" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader166.1:1  %icmp_ln626 = icmp eq i5 %v354_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln626"/></StgValue>
</operation>

<operation id="590" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader166.1:2  %empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="591" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader166.1:3  %v354 = add i5 %v354_0, 1

]]></Node>
<StgValue><ssdm name="v354"/></StgValue>
</operation>

<operation id="592" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader166.1:4  br i1 %icmp_ln626, label %11, label %.preheader166.preheader

]]></Node>
<StgValue><ssdm name="br_ln626"/></StgValue>
</operation>

<operation id="593" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader166.preheader:0  %tmp_36 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v354_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="594" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader166.preheader:1  %tmp_37 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v354_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="595" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="6">
<![CDATA[
.preheader166.preheader:2  %zext_ln629 = zext i6 %tmp_37 to i8

]]></Node>
<StgValue><ssdm name="zext_ln629"/></StgValue>
</operation>

<operation id="596" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader166.preheader:3  %sub_ln629 = sub i8 %tmp_36, %zext_ln629

]]></Node>
<StgValue><ssdm name="sub_ln629"/></StgValue>
</operation>

<operation id="597" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
.preheader166.preheader:4  br label %.preheader165.0

]]></Node>
<StgValue><ssdm name="br_ln628"/></StgValue>
</operation>

<operation id="598" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @GEMM_3D_float([1536 x float]* %q_embed_0, [96 x float]* %attn_weights_0)

]]></Node>
<StgValue><ssdm name="call_ln633"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="599" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader165.0:0  %v356_0_0 = phi i3 [ %add_ln628, %10 ], [ 0, %.preheader166.preheader ]

]]></Node>
<StgValue><ssdm name="v356_0_0"/></StgValue>
</operation>

<operation id="600" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader165.0:1  %icmp_ln628 = icmp eq i3 %v356_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln628"/></StgValue>
</operation>

<operation id="601" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader165.0:2  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="602" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader165.0:3  %add_ln628 = add i3 %v356_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln628"/></StgValue>
</operation>

<operation id="603" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader165.0:4  br i1 %icmp_ln628, label %.preheader166.1.loopexit, label %10

]]></Node>
<StgValue><ssdm name="br_ln628"/></StgValue>
</operation>

<operation id="604" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln628" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="3">
<![CDATA[
:0  %zext_ln629_1 = zext i3 %v356_0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln629_1"/></StgValue>
</operation>

<operation id="605" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln628" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln629 = add i8 %sub_ln629, %zext_ln629_1

]]></Node>
<StgValue><ssdm name="add_ln629"/></StgValue>
</operation>

<operation id="606" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln628" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="8">
<![CDATA[
:2  %sext_ln629 = sext i8 %add_ln629 to i64

]]></Node>
<StgValue><ssdm name="sext_ln629"/></StgValue>
</operation>

<operation id="607" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln628" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %attn_weights_0_addr = getelementptr [96 x float]* %attn_weights_0, i64 0, i64 %sext_ln629

]]></Node>
<StgValue><ssdm name="attn_weights_0_addr"/></StgValue>
</operation>

<operation id="608" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln628" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float 0.000000e+00, float* %attn_weights_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln629"/></StgValue>
</operation>

<operation id="609" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln628" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader165.0

]]></Node>
<StgValue><ssdm name="br_ln628"/></StgValue>
</operation>

<operation id="610" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln628" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0">
<![CDATA[
.preheader166.1.loopexit:0  br label %.preheader166.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="611" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @GEMM_3D_float([1536 x float]* %q_embed_0, [96 x float]* %attn_weights_0)

]]></Node>
<StgValue><ssdm name="call_ln633"/></StgValue>
</operation>

<operation id="612" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %12

]]></Node>
<StgValue><ssdm name="br_ln636"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="613" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i11_0 = phi i5 [ 0, %11 ], [ %i11, %l_S_j_1_j10_end ]

]]></Node>
<StgValue><ssdm name="i11_0"/></StgValue>
</operation>

<operation id="614" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln636 = icmp eq i5 %i11_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln636"/></StgValue>
</operation>

<operation id="615" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="616" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i11 = add i5 %i11_0, 1

]]></Node>
<StgValue><ssdm name="i11"/></StgValue>
</operation>

<operation id="617" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln636, label %.preheader163.preheader.0.preheader, label %l_S_j_1_j10_begin

]]></Node>
<StgValue><ssdm name="br_ln636"/></StgValue>
</operation>

<operation id="618" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_j_1_j10_begin:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str51) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln636"/></StgValue>
</operation>

<operation id="619" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
l_S_j_1_j10_begin:1  %tmp_38 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i11_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="620" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
l_S_j_1_j10_begin:2  %tmp_39 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i11_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="621" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="6">
<![CDATA[
l_S_j_1_j10_begin:3  %zext_ln639 = zext i6 %tmp_39 to i8

]]></Node>
<StgValue><ssdm name="zext_ln639"/></StgValue>
</operation>

<operation id="622" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_S_j_1_j10_begin:4  %sub_ln639 = sub i8 %tmp_38, %zext_ln639

]]></Node>
<StgValue><ssdm name="sub_ln639"/></StgValue>
</operation>

<operation id="623" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_j_1_j10_begin:5  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str52) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="624" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_1_j10_begin:6  br label %13

]]></Node>
<StgValue><ssdm name="br_ln638"/></StgValue>
</operation>

<operation id="625" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln636" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0">
<![CDATA[
.preheader163.preheader.0.preheader:0  br label %.preheader163.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln653"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="626" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %k10_0_0 = phi i3 [ 0, %l_S_j_1_j10_begin ], [ %add_ln638, %14 ]

]]></Node>
<StgValue><ssdm name="k10_0_0"/></StgValue>
</operation>

<operation id="627" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln638 = icmp eq i3 %k10_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln638"/></StgValue>
</operation>

<operation id="628" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="629" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln638 = add i3 %k10_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln638"/></StgValue>
</operation>

<operation id="630" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln638, label %l_S_j_1_j10_end, label %14

]]></Node>
<StgValue><ssdm name="br_ln638"/></StgValue>
</operation>

<operation id="631" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="3">
<![CDATA[
:1  %zext_ln639_1 = zext i3 %k10_0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln639_1"/></StgValue>
</operation>

<operation id="632" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %add_ln639 = add i8 %sub_ln639, %zext_ln639_1

]]></Node>
<StgValue><ssdm name="add_ln639"/></StgValue>
</operation>

<operation id="633" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="8">
<![CDATA[
:3  %sext_ln639 = sext i8 %add_ln639 to i64

]]></Node>
<StgValue><ssdm name="sext_ln639"/></StgValue>
</operation>

<operation id="634" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %attn_weights_0_addr_2 = getelementptr [96 x float]* %attn_weights_0, i64 0, i64 %sext_ln639

]]></Node>
<StgValue><ssdm name="attn_weights_0_addr_2"/></StgValue>
</operation>

<operation id="635" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="7">
<![CDATA[
:5  %attn_weights_0_load_1 = load float* %attn_weights_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="attn_weights_0_load_1"/></StgValue>
</operation>

<operation id="636" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_j_1_j10_end:0  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str52, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="637" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_1_j10_end:1  br label %12

]]></Node>
<StgValue><ssdm name="br_ln636"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="638" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="7">
<![CDATA[
:5  %attn_weights_0_load_1 = load float* %attn_weights_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="attn_weights_0_load_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="639" st_id="37" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="640" st_id="38" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="641" st_id="39" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="642" st_id="40" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="643" st_id="41" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="644" st_id="42" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="645" st_id="43" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="646" st_id="44" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="647" st_id="45" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="648" st_id="46" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="649" st_id="47" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="650" st_id="48" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="651" st_id="49" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="652" st_id="50" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="653" st_id="51" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="654" st_id="52" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="655" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str53) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln638"/></StgValue>
</operation>

<operation id="656" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  store float %v, float* %attn_weights_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln642"/></StgValue>
</operation>

<operation id="657" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %13

]]></Node>
<StgValue><ssdm name="br_ln638"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="658" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader163.preheader.0:0  %h6_0 = phi i5 [ %h6, %15 ], [ 0, %.preheader163.preheader.0.preheader ]

]]></Node>
<StgValue><ssdm name="h6_0"/></StgValue>
</operation>

<operation id="659" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader163.preheader.0:1  %icmp_ln653 = icmp eq i5 %h6_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln653"/></StgValue>
</operation>

<operation id="660" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader163.preheader.0:2  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="661" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader163.preheader.0:3  %h6 = add i5 %h6_0, 1

]]></Node>
<StgValue><ssdm name="h6"/></StgValue>
</operation>

<operation id="662" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader163.preheader.0:4  br i1 %icmp_ln653, label %.preheader162.preheader, label %15

]]></Node>
<StgValue><ssdm name="br_ln653"/></StgValue>
</operation>

<operation id="663" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln653" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:1  %tmp_40 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %h6_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="664" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln653" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:2  %tmp_41 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h6_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="665" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln653" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="6">
<![CDATA[
:3  %zext_ln657 = zext i6 %tmp_41 to i8

]]></Node>
<StgValue><ssdm name="zext_ln657"/></StgValue>
</operation>

<operation id="666" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln653" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %sub_ln657 = sub i8 %tmp_40, %zext_ln657

]]></Node>
<StgValue><ssdm name="sub_ln657"/></StgValue>
</operation>

<operation id="667" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln653" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="8">
<![CDATA[
:5  %sext_ln657 = sext i8 %sub_ln657 to i64

]]></Node>
<StgValue><ssdm name="sext_ln657"/></StgValue>
</operation>

<operation id="668" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln653" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %attn_weights_0_addr_1 = getelementptr [96 x float]* %attn_weights_0, i64 0, i64 %sext_ln657

]]></Node>
<StgValue><ssdm name="attn_weights_0_addr_1"/></StgValue>
</operation>

<operation id="669" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln653" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="7">
<![CDATA[
:7  %attn_weights_0_load = load float* %attn_weights_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="attn_weights_0_load"/></StgValue>
</operation>

<operation id="670" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln653" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="0">
<![CDATA[
.preheader162.preheader:0  br label %.preheader162

]]></Node>
<StgValue><ssdm name="br_ln664"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="671" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="7">
<![CDATA[
:7  %attn_weights_0_load = load float* %attn_weights_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="attn_weights_0_load"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="672" st_id="56" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v2 = fadd float %attn_weights_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="673" st_id="57" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v2 = fadd float %attn_weights_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="674" st_id="58" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v2 = fadd float %attn_weights_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="675" st_id="59" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v2 = fadd float %attn_weights_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="676" st_id="60" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v2 = fadd float %attn_weights_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="677" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str54) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln653"/></StgValue>
</operation>

<operation id="678" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
:9  store float %v2, float* %attn_weights_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln659"/></StgValue>
</operation>

<operation id="679" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader163.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln653"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="680" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader162:0  %v374_0 = phi i5 [ %v374, %.preheader162.loopexit ], [ 0, %.preheader162.preheader ]

]]></Node>
<StgValue><ssdm name="v374_0"/></StgValue>
</operation>

<operation id="681" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader162:1  %icmp_ln664 = icmp eq i5 %v374_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln664"/></StgValue>
</operation>

<operation id="682" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader162:2  %empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="683" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader162:3  %v374 = add i5 %v374_0, 1

]]></Node>
<StgValue><ssdm name="v374"/></StgValue>
</operation>

<operation id="684" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader162:4  br i1 %icmp_ln664, label %17, label %.preheader161.preheader

]]></Node>
<StgValue><ssdm name="br_ln664"/></StgValue>
</operation>

<operation id="685" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader161.preheader:0  %tmp_42 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v374_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="686" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader161.preheader:1  %tmp_44 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v374_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="687" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="6">
<![CDATA[
.preheader161.preheader:2  %zext_ln667 = zext i6 %tmp_44 to i8

]]></Node>
<StgValue><ssdm name="zext_ln667"/></StgValue>
</operation>

<operation id="688" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader161.preheader:3  %sub_ln667 = sub i8 %tmp_42, %zext_ln667

]]></Node>
<StgValue><ssdm name="sub_ln667"/></StgValue>
</operation>

<operation id="689" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0">
<![CDATA[
.preheader161.preheader:4  br label %.preheader160.0

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="690" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8" op_10_bw="0">
<![CDATA[
:0  call fastcc void @softmax([96 x float]* %attn_weights_0, [96 x float]* %softmax_attn_weights)

]]></Node>
<StgValue><ssdm name="call_ln671"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="691" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader160.0:0  %v376_0_0 = phi i3 [ %add_ln666, %16 ], [ 0, %.preheader161.preheader ]

]]></Node>
<StgValue><ssdm name="v376_0_0"/></StgValue>
</operation>

<operation id="692" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader160.0:1  %icmp_ln666 = icmp eq i3 %v376_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln666"/></StgValue>
</operation>

<operation id="693" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader160.0:2  %empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="694" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader160.0:3  %add_ln666 = add i3 %v376_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln666"/></StgValue>
</operation>

<operation id="695" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader160.0:4  br i1 %icmp_ln666, label %.preheader162.loopexit, label %16

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="696" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="8" op_0_bw="3">
<![CDATA[
:0  %zext_ln667_1 = zext i3 %v376_0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln667_1"/></StgValue>
</operation>

<operation id="697" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln667 = add i8 %sub_ln667, %zext_ln667_1

]]></Node>
<StgValue><ssdm name="add_ln667"/></StgValue>
</operation>

<operation id="698" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="8">
<![CDATA[
:2  %sext_ln667 = sext i8 %add_ln667 to i64

]]></Node>
<StgValue><ssdm name="sext_ln667"/></StgValue>
</operation>

<operation id="699" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %softmax_attn_weights_1 = getelementptr [96 x float]* %softmax_attn_weights, i64 0, i64 %sext_ln667

]]></Node>
<StgValue><ssdm name="softmax_attn_weights_1"/></StgValue>
</operation>

<operation id="700" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float 0.000000e+00, float* %softmax_attn_weights_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln667"/></StgValue>
</operation>

<operation id="701" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader160.0

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="702" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0">
<![CDATA[
.preheader162.loopexit:0  br label %.preheader162

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="703" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8" op_10_bw="0">
<![CDATA[
:0  call fastcc void @softmax([96 x float]* %attn_weights_0, [96 x float]* %softmax_attn_weights)

]]></Node>
<StgValue><ssdm name="call_ln671"/></StgValue>
</operation>

<operation id="704" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader159.1

]]></Node>
<StgValue><ssdm name="br_ln673"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="705" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader159.1:0  %v378_0 = phi i5 [ 0, %17 ], [ %v378, %.preheader159.1.loopexit ]

]]></Node>
<StgValue><ssdm name="v378_0"/></StgValue>
</operation>

<operation id="706" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader159.1:1  %icmp_ln673 = icmp eq i5 %v378_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln673"/></StgValue>
</operation>

<operation id="707" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader159.1:2  %empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="708" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader159.1:3  %v378 = add i5 %v378_0, 1

]]></Node>
<StgValue><ssdm name="v378"/></StgValue>
</operation>

<operation id="709" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader159.1:4  br i1 %icmp_ln673, label %.preheader157.preheader.0, label %.preheader159.preheader

]]></Node>
<StgValue><ssdm name="br_ln673"/></StgValue>
</operation>

<operation id="710" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln673" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.preheader159.preheader:0  %tmp_45 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v378_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="711" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln673" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader159.preheader:1  %tmp_46 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v378_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="712" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln673" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="12" op_0_bw="10">
<![CDATA[
.preheader159.preheader:2  %zext_ln676 = zext i10 %tmp_46 to i12

]]></Node>
<StgValue><ssdm name="zext_ln676"/></StgValue>
</operation>

<operation id="713" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln673" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader159.preheader:3  %sub_ln676 = sub i12 %tmp_45, %zext_ln676

]]></Node>
<StgValue><ssdm name="sub_ln676"/></StgValue>
</operation>

<operation id="714" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln673" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0">
<![CDATA[
.preheader159.preheader:4  br label %.preheader158.0

]]></Node>
<StgValue><ssdm name="br_ln675"/></StgValue>
</operation>

<operation id="715" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln673" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader157.preheader.0:0  call fastcc void @GEMM_3D_float2([96 x float]* %softmax_attn_weights, [9216 x float]* %updated_v_cache, [1536 x float]* %attn_output_0)

]]></Node>
<StgValue><ssdm name="call_ln680"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="716" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader158.0:0  %v380_0_0 = phi i7 [ %add_ln675, %18 ], [ 0, %.preheader159.preheader ]

]]></Node>
<StgValue><ssdm name="v380_0_0"/></StgValue>
</operation>

<operation id="717" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader158.0:1  %icmp_ln675 = icmp eq i7 %v380_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln675"/></StgValue>
</operation>

<operation id="718" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader158.0:2  %empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="719" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader158.0:3  %add_ln675 = add i7 %v380_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln675"/></StgValue>
</operation>

<operation id="720" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader158.0:4  br i1 %icmp_ln675, label %.preheader159.1.loopexit, label %18

]]></Node>
<StgValue><ssdm name="br_ln675"/></StgValue>
</operation>

<operation id="721" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="12" op_0_bw="7">
<![CDATA[
:0  %zext_ln676_1 = zext i7 %v380_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln676_1"/></StgValue>
</operation>

<operation id="722" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln676 = add i12 %sub_ln676, %zext_ln676_1

]]></Node>
<StgValue><ssdm name="add_ln676"/></StgValue>
</operation>

<operation id="723" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="12">
<![CDATA[
:2  %sext_ln676 = sext i12 %add_ln676 to i64

]]></Node>
<StgValue><ssdm name="sext_ln676"/></StgValue>
</operation>

<operation id="724" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %attn_output_0_addr = getelementptr [1536 x float]* %attn_output_0, i64 0, i64 %sext_ln676

]]></Node>
<StgValue><ssdm name="attn_output_0_addr"/></StgValue>
</operation>

<operation id="725" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:4  store float 0.000000e+00, float* %attn_output_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln676"/></StgValue>
</operation>

<operation id="726" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader158.0

]]></Node>
<StgValue><ssdm name="br_ln675"/></StgValue>
</operation>

<operation id="727" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln675" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="0">
<![CDATA[
.preheader159.1.loopexit:0  br label %.preheader159.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="728" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader157.preheader.0:0  call fastcc void @GEMM_3D_float2([96 x float]* %softmax_attn_weights, [9216 x float]* %updated_v_cache, [1536 x float]* %attn_output_0)

]]></Node>
<StgValue><ssdm name="call_ln680"/></StgValue>
</operation>

<operation id="729" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="0">
<![CDATA[
.preheader157.preheader.0:1  br label %.preheader157.0

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="730" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader157.0:0  %v383_0_0 = phi i11 [ %add_ln683, %19 ], [ 0, %.preheader157.preheader.0 ]

]]></Node>
<StgValue><ssdm name="v383_0_0"/></StgValue>
</operation>

<operation id="731" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader157.0:1  %icmp_ln683 = icmp eq i11 %v383_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln683"/></StgValue>
</operation>

<operation id="732" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader157.0:2  %empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="733" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader157.0:3  %add_ln683 = add i11 %v383_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln683"/></StgValue>
</operation>

<operation id="734" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader157.0:4  br i1 %icmp_ln683, label %l_S_s_7_s4_begin, label %19

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="735" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln683" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln684 = zext i11 %v383_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln684"/></StgValue>
</operation>

<operation id="736" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln683" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %attn_output_2D_addr = getelementptr [1536 x float]* %attn_output_2D, i64 0, i64 %zext_ln684

]]></Node>
<StgValue><ssdm name="attn_output_2D_addr"/></StgValue>
</operation>

<operation id="737" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln683" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store float 0.000000e+00, float* %attn_output_2D_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln684"/></StgValue>
</operation>

<operation id="738" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln683" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader157.0

]]></Node>
<StgValue><ssdm name="br_ln683"/></StgValue>
</operation>

<operation id="739" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln683" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_s_7_s4_begin:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str57) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="740" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln683" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0">
<![CDATA[
l_S_s_7_s4_begin:1  br label %20

]]></Node>
<StgValue><ssdm name="br_ln688"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="741" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %h7_0_0 = phi i5 [ 0, %l_S_s_7_s4_begin ], [ %add_ln688, %l_S_h_7_h7_end ]

]]></Node>
<StgValue><ssdm name="h7_0_0"/></StgValue>
</operation>

<operation id="742" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln688 = icmp eq i5 %h7_0_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln688"/></StgValue>
</operation>

<operation id="743" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="744" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln688 = add i5 %h7_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln688"/></StgValue>
</operation>

<operation id="745" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln688, label %l_S_s_7_s4_end, label %l_S_h_7_h7_begin

]]></Node>
<StgValue><ssdm name="br_ln688"/></StgValue>
</operation>

<operation id="746" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln688" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_h_7_h7_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str58) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln688"/></StgValue>
</operation>

<operation id="747" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln688" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_h_7_h7_begin:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str58) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="748" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln688" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
l_S_h_7_h7_begin:2  %tmp_47 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %h7_0_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="749" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln688" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
l_S_h_7_h7_begin:3  %tmp_48 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h7_0_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="750" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln688" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="12" op_0_bw="10">
<![CDATA[
l_S_h_7_h7_begin:4  %zext_ln690 = zext i10 %tmp_48 to i12

]]></Node>
<StgValue><ssdm name="zext_ln690"/></StgValue>
</operation>

<operation id="751" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln688" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_S_h_7_h7_begin:5  %sub_ln690 = sub i12 %tmp_47, %zext_ln690

]]></Node>
<StgValue><ssdm name="sub_ln690"/></StgValue>
</operation>

<operation id="752" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln688" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="4" op_0_bw="5">
<![CDATA[
l_S_h_7_h7_begin:6  %trunc_ln691 = trunc i5 %h7_0_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln691"/></StgValue>
</operation>

<operation id="753" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln688" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
l_S_h_7_h7_begin:7  %shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %trunc_ln691, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="754" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln688" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="12" op_0_bw="11">
<![CDATA[
l_S_h_7_h7_begin:8  %zext_ln691_1 = zext i11 %shl_ln to i12

]]></Node>
<StgValue><ssdm name="zext_ln691_1"/></StgValue>
</operation>

<operation id="755" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln688" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
l_S_h_7_h7_begin:9  %shl_ln691_1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln691, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln691_1"/></StgValue>
</operation>

<operation id="756" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln688" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="12" op_0_bw="9">
<![CDATA[
l_S_h_7_h7_begin:10  %zext_ln691_2 = zext i9 %shl_ln691_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln691_2"/></StgValue>
</operation>

<operation id="757" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln688" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_S_h_7_h7_begin:11  %sub_ln691 = sub i12 %zext_ln691_1, %zext_ln691_2

]]></Node>
<StgValue><ssdm name="sub_ln691"/></StgValue>
</operation>

<operation id="758" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln688" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="0">
<![CDATA[
l_S_h_7_h7_begin:12  br label %21

]]></Node>
<StgValue><ssdm name="br_ln689"/></StgValue>
</operation>

<operation id="759" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln688" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_s_7_s4_end:0  %empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str57, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="760" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln688" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="0">
<![CDATA[
l_S_s_7_s4_end:1  br label %.preheader154.0

]]></Node>
<StgValue><ssdm name="br_ln697"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="761" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %d4_0_0 = phi i7 [ 0, %l_S_h_7_h7_begin ], [ %add_ln689, %22 ]

]]></Node>
<StgValue><ssdm name="d4_0_0"/></StgValue>
</operation>

<operation id="762" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="12" op_0_bw="7">
<![CDATA[
:1  %zext_ln689 = zext i7 %d4_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln689"/></StgValue>
</operation>

<operation id="763" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln689 = icmp eq i7 %d4_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln689"/></StgValue>
</operation>

<operation id="764" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="765" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %add_ln689 = add i7 %d4_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln689"/></StgValue>
</operation>

<operation id="766" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln689, label %l_S_h_7_h7_end, label %22

]]></Node>
<StgValue><ssdm name="br_ln689"/></StgValue>
</operation>

<operation id="767" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln690 = add i12 %sub_ln690, %zext_ln689

]]></Node>
<StgValue><ssdm name="add_ln690"/></StgValue>
</operation>

<operation id="768" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="12">
<![CDATA[
:2  %sext_ln690 = sext i12 %add_ln690 to i64

]]></Node>
<StgValue><ssdm name="sext_ln690"/></StgValue>
</operation>

<operation id="769" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %attn_output_0_addr_1 = getelementptr [1536 x float]* %attn_output_0, i64 0, i64 %sext_ln690

]]></Node>
<StgValue><ssdm name="attn_output_0_addr_1"/></StgValue>
</operation>

<operation id="770" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="11">
<![CDATA[
:4  %attn_output_0_load = load float* %attn_output_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="attn_output_0_load"/></StgValue>
</operation>

<operation id="771" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %add_ln691 = add i12 %zext_ln689, %sub_ln691

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="772" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_h_7_h7_end:0  %empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str58, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="773" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="0">
<![CDATA[
l_S_h_7_h7_end:1  br label %20

]]></Node>
<StgValue><ssdm name="br_ln688"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="774" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str59) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln689"/></StgValue>
</operation>

<operation id="775" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="11">
<![CDATA[
:4  %attn_output_0_load = load float* %attn_output_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="attn_output_0_load"/></StgValue>
</operation>

<operation id="776" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="12">
<![CDATA[
:6  %sext_ln691 = sext i12 %add_ln691 to i32

]]></Node>
<StgValue><ssdm name="sext_ln691"/></StgValue>
</operation>

<operation id="777" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="32">
<![CDATA[
:7  %zext_ln691 = zext i32 %sext_ln691 to i64

]]></Node>
<StgValue><ssdm name="zext_ln691"/></StgValue>
</operation>

<operation id="778" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %attn_output_2D_addr_1 = getelementptr [1536 x float]* %attn_output_2D, i64 0, i64 %zext_ln691

]]></Node>
<StgValue><ssdm name="attn_output_2D_addr_1"/></StgValue>
</operation>

<operation id="779" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:9  store float %attn_output_0_load, float* %attn_output_2D_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="780" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %21

]]></Node>
<StgValue><ssdm name="br_ln689"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="781" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader154.0:0  %v390_0_0 = phi i11 [ %add_ln697, %23 ], [ 0, %l_S_s_7_s4_end ]

]]></Node>
<StgValue><ssdm name="v390_0_0"/></StgValue>
</operation>

<operation id="782" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader154.0:1  %icmp_ln697 = icmp eq i11 %v390_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln697"/></StgValue>
</operation>

<operation id="783" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader154.0:2  %empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="784" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader154.0:3  %add_ln697 = add i11 %v390_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln697"/></StgValue>
</operation>

<operation id="785" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader154.0:4  br i1 %icmp_ln697, label %.preheader151.preheader, label %23

]]></Node>
<StgValue><ssdm name="br_ln697"/></StgValue>
</operation>

<operation id="786" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln697" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln698 = zext i11 %v390_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln698"/></StgValue>
</operation>

<operation id="787" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln697" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %rms_attn_output_0_a = getelementptr [1536 x float]* %rms_attn_output_0, i64 0, i64 %zext_ln698

]]></Node>
<StgValue><ssdm name="rms_attn_output_0_a"/></StgValue>
</operation>

<operation id="788" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln697" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store float 0.000000e+00, float* %rms_attn_output_0_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln698"/></StgValue>
</operation>

<operation id="789" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln697" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader154.0

]]></Node>
<StgValue><ssdm name="br_ln697"/></StgValue>
</operation>

<operation id="790" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln697" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="56" op_6_bw="52" op_7_bw="49" op_8_bw="44" op_9_bw="27" op_10_bw="8">
<![CDATA[
.preheader151.preheader:0  call fastcc void @rms_norm([1536 x float]* %attn_output_2D, [1536 x float]* %v276, [1536 x float]* %rms_attn_output_0)

]]></Node>
<StgValue><ssdm name="call_ln702"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="791" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="56" op_6_bw="52" op_7_bw="49" op_8_bw="44" op_9_bw="27" op_10_bw="8">
<![CDATA[
.preheader151.preheader:0  call fastcc void @rms_norm([1536 x float]* %attn_output_2D, [1536 x float]* %v276, [1536 x float]* %rms_attn_output_0)

]]></Node>
<StgValue><ssdm name="call_ln702"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="792" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader151.preheader:1  %final_scales_0_V = call fastcc i32 @quantize_activation([1536 x float]* %rms_attn_output_0, [1536 x i8]* @quantized_final_outp_96)

]]></Node>
<StgValue><ssdm name="final_scales_0_V"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="793" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader151.preheader:1  %final_scales_0_V = call fastcc i32 @quantize_activation([1536 x float]* %rms_attn_output_0, [1536 x i8]* @quantized_final_outp_96)

]]></Node>
<StgValue><ssdm name="final_scales_0_V"/></StgValue>
</operation>

<operation id="794" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0">
<![CDATA[
.preheader151.preheader:2  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln736"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="795" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader.0:0  %v408_0_0 = phi i11 [ %add_ln736, %24 ], [ 0, %.preheader151.preheader ]

]]></Node>
<StgValue><ssdm name="v408_0_0"/></StgValue>
</operation>

<operation id="796" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0:1  %icmp_ln736 = icmp eq i11 %v408_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln736"/></StgValue>
</operation>

<operation id="797" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:2  %empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="798" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0:3  %add_ln736 = add i11 %v408_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln736"/></StgValue>
</operation>

<operation id="799" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:4  br i1 %icmp_ln736, label %.preheader147.1, label %24

]]></Node>
<StgValue><ssdm name="br_ln736"/></StgValue>
</operation>

<operation id="800" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln736" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln737 = zext i11 %v408_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln737"/></StgValue>
</operation>

<operation id="801" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln736" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %v280_addr = getelementptr [1536 x float]* %v280, i64 0, i64 %zext_ln737

]]></Node>
<StgValue><ssdm name="v280_addr"/></StgValue>
</operation>

<operation id="802" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln736" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store float 0.000000e+00, float* %v280_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln737"/></StgValue>
</operation>

<operation id="803" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln736" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln736"/></StgValue>
</operation>

<operation id="804" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln736" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="32" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="32" op_123_bw="32">
<![CDATA[
.preheader147.1:0  call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_final_outp_95, [16 x i8]* @quantized_final_outp_94, [16 x i8]* @quantized_final_outp_93, [16 x i8]* @quantized_final_outp_92, [16 x i8]* @quantized_final_outp_91, [16 x i8]* @quantized_final_outp_90, [16 x i8]* @quantized_final_outp_89, [16 x i8]* @quantized_final_outp_88, [16 x i8]* @quantized_final_outp_47, [16 x i8]* @quantized_final_outp_46, [16 x i8]* @quantized_final_outp_45, [16 x i8]* @quantized_final_outp_44, [16 x i8]* @quantized_final_outp_27, [16 x i8]* @quantized_final_outp_26, [16 x i8]* @quantized_final_outp_25, [16 x i8]* @quantized_final_outp_24, [16 x i8]* @quantized_final_outp_23, [16 x i8]* @quantized_final_outp_22, [16 x i8]* @quantized_final_outp_21, [16 x i8]* @quantized_final_outp_20, [16 x i8]* @quantized_final_outp_19, [16 x i8]* @quantized_final_outp_18, [16 x i8]* @quantized_final_outp_17, [16 x i8]* @quantized_final_outp_16, [16 x i8]* @quantized_final_outp_15, [16 x i8]* @quantized_final_outp_14, [16 x i8]* @quantized_final_outp_13, [16 x i8]* @quantized_final_outp_12, [16 x i8]* @quantized_final_outp_11, [16 x i8]* @quantized_final_outp_10, [16 x i8]* @quantized_final_outp_9, [16 x i8]* @quantized_final_outp_8, [16 x i8]* @quantized_final_outp_7, [16 x i8]* @quantized_final_outp_6, [16 x i8]* @quantized_final_outp_5, [16 x i8]* @quantized_final_outp_4, [16 x i8]* @quantized_final_outp_3, [16 x i8]* @quantized_final_outp_2, [16 x i8]* @quantized_final_outp_1, [16 x i8]* @quantized_final_outp, [16 x i8]* @quantized_final_outp_87, [16 x i8]* @quantized_final_outp_86, [16 x i8]* @quantized_final_outp_85, [16 x i8]* @quantized_final_outp_84, [16 x i8]* @quantized_final_outp_83, [16 x i8]* @quantized_final_outp_82, [16 x i8]* @quantized_final_outp_81, [16 x i8]* @quantized_final_outp_80, [16 x i8]* @quantized_final_outp_79, [16 x i8]* @quantized_final_outp_78, [16 x i8]* @quantized_final_outp_77, [16 x i8]* @quantized_final_outp_76, [16 x i8]* @quantized_final_outp_75, [16 x i8]* @quantized_final_outp_74, [16 x i8]* @quantized_final_outp_73, [16 x i8]* @quantized_final_outp_72, [16 x i8]* @quantized_final_outp_71, [16 x i8]* @quantized_final_outp_70, [16 x i8]* @quantized_final_outp_69, [16 x i8]* @quantized_final_outp_68, [16 x i8]* @quantized_final_outp_67, [16 x i8]* @quantized_final_outp_66, [16 x i8]* @quantized_final_outp_65, [16 x i8]* @quantized_final_outp_64, [16 x i8]* @quantized_final_outp_63, [16 x i8]* @quantized_final_outp_62, [16 x i8]* @quantized_final_outp_61, [16 x i8]* @quantized_final_outp_60, [16 x i8]* @quantized_final_outp_59, [16 x i8]* @quantized_final_outp_58, [16 x i8]* @quantized_final_outp_57, [16 x i8]* @quantized_final_outp_56, [16 x i8]* @quantized_final_outp_55, [16 x i8]* @quantized_final_outp_54, [16 x i8]* @quantized_final_outp_53, [16 x i8]* @quantized_final_outp_52, [16 x i8]* @quantized_final_outp_51, [16 x i8]* @quantized_final_outp_50, [16 x i8]* @quantized_final_outp_49, [16 x i8]* @quantized_final_outp_48, [16 x i8]* @quantized_final_outp_43, [16 x i8]* @quantized_final_outp_42, [16 x i8]* @quantized_final_outp_41, [16 x i8]* @quantized_final_outp_40, [16 x i8]* @quantized_final_outp_39, [16 x i8]* @quantized_final_outp_38, [16 x i8]* @quantized_final_outp_37, [16 x i8]* @quantized_final_outp_36, [16 x i8]* @quantized_final_outp_35, [16 x i8]* @quantized_final_outp_34, [16 x i8]* @quantized_final_outp_33, [16 x i8]* @quantized_final_outp_32, [16 x i8]* @quantized_final_outp_31, [16 x i8]* @quantized_final_outp_30, [16 x i8]* @quantized_final_outp_29, [16 x i8]* @quantized_final_outp_28, i32 %final_scales_0_V, [24576 x i8]* %v271_0, [24576 x i8]* %v271_1, [24576 x i8]* %v271_2, [24576 x i8]* %v271_3, [24576 x i8]* %v271_4, [24576 x i8]* %v271_5, [24576 x i8]* %v271_6, [24576 x i8]* %v271_7, [24576 x i8]* %v271_8, [24576 x i8]* %v271_9, [24576 x i8]* %v271_10, [24576 x i8]* %v271_11, [24576 x i8]* %v271_12, [24576 x i8]* %v271_13, [24576 x i8]* %v271_14, [24576 x i8]* %v271_15, [24576 x i8]* %v271_16, [24576 x i8]* %v271_17, [24576 x i8]* %v271_18, [24576 x i8]* %v271_19, [24576 x i8]* %v271_20, [24576 x i8]* %v271_21, [24576 x i8]* %v271_22, [24576 x i8]* %v271_23, i32 %v308_V, [1536 x float]* %v280)

]]></Node>
<StgValue><ssdm name="call_ln741"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="805" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="32" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="32" op_123_bw="32">
<![CDATA[
.preheader147.1:0  call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_final_outp_95, [16 x i8]* @quantized_final_outp_94, [16 x i8]* @quantized_final_outp_93, [16 x i8]* @quantized_final_outp_92, [16 x i8]* @quantized_final_outp_91, [16 x i8]* @quantized_final_outp_90, [16 x i8]* @quantized_final_outp_89, [16 x i8]* @quantized_final_outp_88, [16 x i8]* @quantized_final_outp_47, [16 x i8]* @quantized_final_outp_46, [16 x i8]* @quantized_final_outp_45, [16 x i8]* @quantized_final_outp_44, [16 x i8]* @quantized_final_outp_27, [16 x i8]* @quantized_final_outp_26, [16 x i8]* @quantized_final_outp_25, [16 x i8]* @quantized_final_outp_24, [16 x i8]* @quantized_final_outp_23, [16 x i8]* @quantized_final_outp_22, [16 x i8]* @quantized_final_outp_21, [16 x i8]* @quantized_final_outp_20, [16 x i8]* @quantized_final_outp_19, [16 x i8]* @quantized_final_outp_18, [16 x i8]* @quantized_final_outp_17, [16 x i8]* @quantized_final_outp_16, [16 x i8]* @quantized_final_outp_15, [16 x i8]* @quantized_final_outp_14, [16 x i8]* @quantized_final_outp_13, [16 x i8]* @quantized_final_outp_12, [16 x i8]* @quantized_final_outp_11, [16 x i8]* @quantized_final_outp_10, [16 x i8]* @quantized_final_outp_9, [16 x i8]* @quantized_final_outp_8, [16 x i8]* @quantized_final_outp_7, [16 x i8]* @quantized_final_outp_6, [16 x i8]* @quantized_final_outp_5, [16 x i8]* @quantized_final_outp_4, [16 x i8]* @quantized_final_outp_3, [16 x i8]* @quantized_final_outp_2, [16 x i8]* @quantized_final_outp_1, [16 x i8]* @quantized_final_outp, [16 x i8]* @quantized_final_outp_87, [16 x i8]* @quantized_final_outp_86, [16 x i8]* @quantized_final_outp_85, [16 x i8]* @quantized_final_outp_84, [16 x i8]* @quantized_final_outp_83, [16 x i8]* @quantized_final_outp_82, [16 x i8]* @quantized_final_outp_81, [16 x i8]* @quantized_final_outp_80, [16 x i8]* @quantized_final_outp_79, [16 x i8]* @quantized_final_outp_78, [16 x i8]* @quantized_final_outp_77, [16 x i8]* @quantized_final_outp_76, [16 x i8]* @quantized_final_outp_75, [16 x i8]* @quantized_final_outp_74, [16 x i8]* @quantized_final_outp_73, [16 x i8]* @quantized_final_outp_72, [16 x i8]* @quantized_final_outp_71, [16 x i8]* @quantized_final_outp_70, [16 x i8]* @quantized_final_outp_69, [16 x i8]* @quantized_final_outp_68, [16 x i8]* @quantized_final_outp_67, [16 x i8]* @quantized_final_outp_66, [16 x i8]* @quantized_final_outp_65, [16 x i8]* @quantized_final_outp_64, [16 x i8]* @quantized_final_outp_63, [16 x i8]* @quantized_final_outp_62, [16 x i8]* @quantized_final_outp_61, [16 x i8]* @quantized_final_outp_60, [16 x i8]* @quantized_final_outp_59, [16 x i8]* @quantized_final_outp_58, [16 x i8]* @quantized_final_outp_57, [16 x i8]* @quantized_final_outp_56, [16 x i8]* @quantized_final_outp_55, [16 x i8]* @quantized_final_outp_54, [16 x i8]* @quantized_final_outp_53, [16 x i8]* @quantized_final_outp_52, [16 x i8]* @quantized_final_outp_51, [16 x i8]* @quantized_final_outp_50, [16 x i8]* @quantized_final_outp_49, [16 x i8]* @quantized_final_outp_48, [16 x i8]* @quantized_final_outp_43, [16 x i8]* @quantized_final_outp_42, [16 x i8]* @quantized_final_outp_41, [16 x i8]* @quantized_final_outp_40, [16 x i8]* @quantized_final_outp_39, [16 x i8]* @quantized_final_outp_38, [16 x i8]* @quantized_final_outp_37, [16 x i8]* @quantized_final_outp_36, [16 x i8]* @quantized_final_outp_35, [16 x i8]* @quantized_final_outp_34, [16 x i8]* @quantized_final_outp_33, [16 x i8]* @quantized_final_outp_32, [16 x i8]* @quantized_final_outp_31, [16 x i8]* @quantized_final_outp_30, [16 x i8]* @quantized_final_outp_29, [16 x i8]* @quantized_final_outp_28, i32 %final_scales_0_V, [24576 x i8]* %v271_0, [24576 x i8]* %v271_1, [24576 x i8]* %v271_2, [24576 x i8]* %v271_3, [24576 x i8]* %v271_4, [24576 x i8]* %v271_5, [24576 x i8]* %v271_6, [24576 x i8]* %v271_7, [24576 x i8]* %v271_8, [24576 x i8]* %v271_9, [24576 x i8]* %v271_10, [24576 x i8]* %v271_11, [24576 x i8]* %v271_12, [24576 x i8]* %v271_13, [24576 x i8]* %v271_14, [24576 x i8]* %v271_15, [24576 x i8]* %v271_16, [24576 x i8]* %v271_17, [24576 x i8]* %v271_18, [24576 x i8]* %v271_19, [24576 x i8]* %v271_20, [24576 x i8]* %v271_21, [24576 x i8]* %v271_22, [24576 x i8]* %v271_23, i32 %v308_V, [1536 x float]* %v280)

]]></Node>
<StgValue><ssdm name="call_ln741"/></StgValue>
</operation>

<operation id="806" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0">
<![CDATA[
.preheader147.1:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln742"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
