      +access+r
      routex_rx_buf_test.sv
      routex.sv
      
      /home/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv
      /home/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
      /home/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv
      /home/cad/Xilinx/Vivado/2022.2/data/verilog/src/glbl.v

      +libext+.v
      -y /home/cad/Xilinx/Vivado/2021.2/data/verilog/src/unisims
