$date
	Sun Oct 23 03:29:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1037255
b11000 !
1"
#1037258
b11000 &
b11000 %
1$
#1037259
0"
#1037262
b1100 &
b1100 %
#1037266
b110 &
b110 %
#1037270
b11 &
b11 %
#1037274
b1010 &
b1010 %
#1037278
b101 &
b101 %
#1037282
b10000 &
b10000 %
#1037286
b1000 &
b1000 %
#1037290
b100 &
b100 %
#1037294
b10 &
b10 %
#1037298
b1 &
b1 %
1#
#1037302
b0 &
0#
b0 %
0$
#2006479
b1010 !
1"
#2006482
b1010 &
b1010 %
1$
#2006483
0"
#2006486
b101 &
b101 %
#2006490
b10000 &
b10000 %
#2006494
b1000 &
b1000 %
#2006498
b100 &
b100 %
#2006502
b10 &
b10 %
#2006506
b1 &
b1 %
1#
#2006510
b0 &
0#
b0 %
0$
#3047169
b1 !
1"
#3047170
b1 &
b1 %
1$
#3047171
0"
#3047174
1#
#3047178
b0 &
b0 %
0#
0$
#4500012
