
#GPIO2
set_property PACKAGE_PIN AA6 [get_ports BCLK]
set_property IOSTANDARD LVCMOS33 [get_ports BCLK]
#GPIO3
set_property PACKAGE_PIN Y6 [get_ports LRCLK]
set_property IOSTANDARD LVCMOS33 [get_ports LRCLK]
#GPIO1
set_property PACKAGE_PIN AA7 [get_ports SDATA_I]
set_property IOSTANDARD LVCMOS33 [get_ports SDATA_I]
#GPIO0
set_property PACKAGE_PIN Y8 [get_ports SDATA_O]
set_property IOSTANDARD LVCMOS33 [get_ports SDATA_O]
#MCLK
set_property PACKAGE_PIN AB2 [get_ports MCLK]
set_property IOSTANDARD LVCMOS33 [get_ports MCLK]

set_property PACKAGE_PIN AB4 [get_ports IIC_0_scl_io]
set_property IOSTANDARD LVCMOS33 [get_ports IIC_0_scl_io]

set_property PACKAGE_PIN AB5 [get_ports IIC_0_sda_io]
set_property IOSTANDARD LVCMOS33 [get_ports IIC_0_sda_io]
#ADR0
set_property PACKAGE_PIN AB1 [get_ports {addrbit0[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {addrbit0[0]}]
#ADR1
set_property PACKAGE_PIN Y5 [get_ports {addrbit1[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {addrbit1[0]}]



#set_property PACKAGE_PIN Y11 [get_ports s_data_o_monitor]
#set_property IOSTANDARD LVCMOS33 [get_ports s_data_o_monitor]






create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list effects_loop_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 3 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {effects_loop_i/multiply_window_0/inst/multiply_window_v1_0_M_AXIS_inst/curr_out_state[0]} {effects_loop_i/multiply_window_0/inst/multiply_window_v1_0_M_AXIS_inst/curr_out_state[1]} {effects_loop_i/multiply_window_0/inst/multiply_window_v1_0_M_AXIS_inst/curr_out_state[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {effects_loop_i/multiply_window_0/inst/multiply_window_v1_0_S_AXIS_inst/aclk_state[0]} {effects_loop_i/multiply_window_0/inst/multiply_window_v1_0_S_AXIS_inst/aclk_state[1]} {effects_loop_i/multiply_window_0/inst/multiply_window_v1_0_S_AXIS_inst/aclk_state[2]} {effects_loop_i/multiply_window_0/inst/multiply_window_v1_0_S_AXIS_inst/aclk_state[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 5 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/curr_dispatch_state[0]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/curr_dispatch_state[1]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/curr_dispatch_state[2]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/curr_dispatch_state[3]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/curr_dispatch_state[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[0]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[1]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[2]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[3]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[4]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[5]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[6]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[7]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[8]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[9]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[10]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[11]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[12]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[13]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[14]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[15]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[16]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[17]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[18]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[19]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[20]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[21]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[22]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[23]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[24]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[25]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[26]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[27]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[28]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[29]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[30]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_outaddr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/axis_tdest[0]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/axis_tdest[1]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/axis_tdest[2]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/axis_tdest[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[0]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[1]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[2]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[3]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[4]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[5]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[6]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[7]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[8]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[9]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[10]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[11]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[12]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[13]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[14]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[15]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[16]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[17]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[18]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[19]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[20]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[21]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[22]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[23]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[24]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[25]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[26]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[27]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[28]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[29]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[30]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_inaddr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[0]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[1]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[2]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[3]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[4]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[5]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[6]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[7]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[8]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[9]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[10]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[11]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[12]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[13]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[14]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[15]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[16]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[17]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[18]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[19]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[20]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[21]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[22]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[23]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[24]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[25]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[26]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[27]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[28]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[29]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[30]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/desc_cmd[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 3 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/ipic_type[0]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/ipic_type[1]} {effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/ipic_type[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[0]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[1]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[2]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[3]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[4]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[5]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[6]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[7]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[8]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[9]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[10]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[11]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[12]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[13]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[14]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[15]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[16]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[17]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[18]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[19]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[20]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[21]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[22]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[23]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[24]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[25]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[26]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[27]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[28]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[29]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[30]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_din[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 128 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[0]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[1]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[2]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[3]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[4]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[5]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[6]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[7]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[8]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[9]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[10]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[11]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[12]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[13]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[14]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[15]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[16]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[17]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[18]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[19]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[20]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[21]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[22]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[23]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[24]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[25]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[26]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[27]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[28]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[29]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[30]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[31]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[32]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[33]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[34]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[35]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[36]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[37]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[38]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[39]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[40]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[41]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[42]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[43]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[44]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[45]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[46]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[47]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[48]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[49]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[50]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[51]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[52]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[53]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[54]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[55]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[56]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[57]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[58]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[59]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[60]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[61]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[62]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[63]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[64]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[65]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[66]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[67]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[68]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[69]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[70]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[71]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[72]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[73]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[74]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[75]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[76]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[77]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[78]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[79]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[80]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[81]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[82]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[83]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[84]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[85]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[86]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[87]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[88]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[89]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[90]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[91]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[92]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[93]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[94]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[95]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[96]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[97]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[98]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[99]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[100]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[101]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[102]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[103]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[104]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[105]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[106]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[107]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[108]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[109]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[110]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[111]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[112]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[113]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[114]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[115]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[116]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[117]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[118]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[119]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[120]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[121]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[122]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[123]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[124]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[125]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[126]} {effects_loop_i/axidma_middleware_v1_0/inst/descfifo_dout[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list effects_loop_i/axidma_middleware_v1_0/inst/descfifo_empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list effects_loop_i/axidma_middleware_v1_0/inst/descfifo_full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list effects_loop_i/axidma_middleware_v1_0/inst/descfifo_rd_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list effects_loop_i/axidma_middleware_v1_0/inst/descfifo_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list effects_loop_i/axidma_middleware_v1_0/inst/descfifo_wr_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/ipic_done]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list effects_loop_i/axidma_middleware_v1_0/inst/ipic_lite_state_machine_inst/ipic_start]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list effects_loop_i/multiply_window_0/inst/multiply_window_v1_0_S_AXIS_inst/res_fifo_empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list effects_loop_i/multiply_window_0/inst/multiply_window_v1_0_S_AXIS_inst/res_fifo_full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list effects_loop_i/multiply_window_0/inst/res_fifo_rd_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list effects_loop_i/multiply_window_0/inst/res_fifo_valid]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
