$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module mod_main $end
   $var wire 1 # i_clk $end
   $var wire 1 $ i_E $end
   $scope module i_D $end
    $var wire 4 % Tag [3:0] $end
    $var wire 8 & Data [7:0] $end
   $upscope $end
   $scope module o_Q $end
    $var wire 4 ' Tag [3:0] $end
    $var wire 8 ( Data [7:0] $end
   $upscope $end
   $scope module o_nQ $end
    $var wire 4 ) Tag [3:0] $end
    $var wire 8 * Data [7:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b0000 %
b00000000 &
b0000 '
b00000000 (
b1111 )
b11111111 *
#20
#40
1#
b00000001 &
#60
0#
#80
1#
b0001 %
b00001010 &
#100
0#
#120
1#
b0010 %
b00001011 &
#140
0#
#160
1#
b0011 %
b00001100 &
#180
0#
#200
1#
0$
b0100 %
b00001101 &
b0100 '
b00001101 (
b1011 )
b11110010 *
#220
0#
#240
1#
b0101 %
b00001110 &
b0101 '
b00001110 (
b1010 )
b11110001 *
#260
0#
#280
1#
b0110 %
b00001111 &
b0110 '
b00001111 (
b1001 )
b11110000 *
#300
0#
#320
1#
1$
b0111 %
b00010000 &
b0000 '
b00000000 (
b1111 )
b11111111 *
#340
0#
#360
1#
b0000 %
b00000000 &
#380
0#
#400
1#
#420
0#
#440
1#
#460
0#
#480
1#
#500
0#
#520
1#
#540
0#
#560
1#
#580
0#
#600
1#
#620
0#
#640
1#
#660
0#
#680
1#
#700
0#
#720
1#
#740
0#
#760
1#
#780
0#
#800
1#
#820
0#
#840
1#
#860
0#
#880
1#
#900
0#
#920
1#
#940
0#
#960
1#
#980
0#
#1000
1#
#1020
0#
#1040
1#
#1060
0#
#1080
1#
#1100
0#
#1120
1#
#1140
0#
#1160
1#
#1180
0#
#1200
1#
#1220
0#
#1240
1#
#1260
0#
#1280
1#
#1300
0#
#1320
1#
#1340
0#
#1360
1#
#1380
0#
#1400
1#
#1420
0#
#1440
1#
#1460
0#
#1480
1#
#1500
0#
#1520
1#
#1540
0#
#1560
1#
#1580
0#
#1600
1#
#1620
0#
#1640
1#
#1660
0#
#1680
1#
#1700
0#
#1720
1#
#1740
0#
#1760
1#
#1780
0#
#1800
1#
#1820
0#
#1840
1#
#1860
0#
#1880
1#
#1900
0#
#1920
1#
#1940
0#
#1960
1#
#1980
0#
